
Hello.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e9c4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001228  0800eb58  0800eb58  0000fb58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fd80  0800fd80  00011254  2**0
                  CONTENTS
  4 .ARM          00000008  0800fd80  0800fd80  00010d80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fd88  0800fd88  00011254  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fd88  0800fd88  00010d88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fd8c  0800fd8c  00010d8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000254  20000000  0800fd90  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00011254  2**0
                  CONTENTS
 10 .bss          0000078c  20000254  20000254  00011254  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200009e0  200009e0  00011254  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00011254  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016385  00000000  00000000  00011284  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000344b  00000000  00000000  00027609  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001418  00000000  00000000  0002aa58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fe2  00000000  00000000  0002be70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000255c0  00000000  00000000  0002ce52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001bc24  00000000  00000000  00052412  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d6a60  00000000  00000000  0006e036  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00144a96  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006958  00000000  00000000  00144adc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004b  00000000  00000000  0014b434  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000254 	.word	0x20000254
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800eb3c 	.word	0x0800eb3c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000258 	.word	0x20000258
 80001cc:	0800eb3c 	.word	0x0800eb3c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_ldivmod>:
 8000c48:	b97b      	cbnz	r3, 8000c6a <__aeabi_ldivmod+0x22>
 8000c4a:	b972      	cbnz	r2, 8000c6a <__aeabi_ldivmod+0x22>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bfbe      	ittt	lt
 8000c50:	2000      	movlt	r0, #0
 8000c52:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000c56:	e006      	blt.n	8000c66 <__aeabi_ldivmod+0x1e>
 8000c58:	bf08      	it	eq
 8000c5a:	2800      	cmpeq	r0, #0
 8000c5c:	bf1c      	itt	ne
 8000c5e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000c62:	f04f 30ff 	movne.w	r0, #4294967295
 8000c66:	f000 b9d3 	b.w	8001010 <__aeabi_idiv0>
 8000c6a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c6e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c72:	2900      	cmp	r1, #0
 8000c74:	db09      	blt.n	8000c8a <__aeabi_ldivmod+0x42>
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	db1a      	blt.n	8000cb0 <__aeabi_ldivmod+0x68>
 8000c7a:	f000 f84d 	bl	8000d18 <__udivmoddi4>
 8000c7e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c82:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c86:	b004      	add	sp, #16
 8000c88:	4770      	bx	lr
 8000c8a:	4240      	negs	r0, r0
 8000c8c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	db1b      	blt.n	8000ccc <__aeabi_ldivmod+0x84>
 8000c94:	f000 f840 	bl	8000d18 <__udivmoddi4>
 8000c98:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca0:	b004      	add	sp, #16
 8000ca2:	4240      	negs	r0, r0
 8000ca4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ca8:	4252      	negs	r2, r2
 8000caa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cae:	4770      	bx	lr
 8000cb0:	4252      	negs	r2, r2
 8000cb2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cb6:	f000 f82f 	bl	8000d18 <__udivmoddi4>
 8000cba:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cbe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc2:	b004      	add	sp, #16
 8000cc4:	4240      	negs	r0, r0
 8000cc6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cca:	4770      	bx	lr
 8000ccc:	4252      	negs	r2, r2
 8000cce:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cd2:	f000 f821 	bl	8000d18 <__udivmoddi4>
 8000cd6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cda:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cde:	b004      	add	sp, #16
 8000ce0:	4252      	negs	r2, r2
 8000ce2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_uldivmod>:
 8000ce8:	b953      	cbnz	r3, 8000d00 <__aeabi_uldivmod+0x18>
 8000cea:	b94a      	cbnz	r2, 8000d00 <__aeabi_uldivmod+0x18>
 8000cec:	2900      	cmp	r1, #0
 8000cee:	bf08      	it	eq
 8000cf0:	2800      	cmpeq	r0, #0
 8000cf2:	bf1c      	itt	ne
 8000cf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cfc:	f000 b988 	b.w	8001010 <__aeabi_idiv0>
 8000d00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d08:	f000 f806 	bl	8000d18 <__udivmoddi4>
 8000d0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d14:	b004      	add	sp, #16
 8000d16:	4770      	bx	lr

08000d18 <__udivmoddi4>:
 8000d18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d1c:	9d08      	ldr	r5, [sp, #32]
 8000d1e:	468e      	mov	lr, r1
 8000d20:	4604      	mov	r4, r0
 8000d22:	4688      	mov	r8, r1
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d14a      	bne.n	8000dbe <__udivmoddi4+0xa6>
 8000d28:	428a      	cmp	r2, r1
 8000d2a:	4617      	mov	r7, r2
 8000d2c:	d962      	bls.n	8000df4 <__udivmoddi4+0xdc>
 8000d2e:	fab2 f682 	clz	r6, r2
 8000d32:	b14e      	cbz	r6, 8000d48 <__udivmoddi4+0x30>
 8000d34:	f1c6 0320 	rsb	r3, r6, #32
 8000d38:	fa01 f806 	lsl.w	r8, r1, r6
 8000d3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d40:	40b7      	lsls	r7, r6
 8000d42:	ea43 0808 	orr.w	r8, r3, r8
 8000d46:	40b4      	lsls	r4, r6
 8000d48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d4c:	fa1f fc87 	uxth.w	ip, r7
 8000d50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d54:	0c23      	lsrs	r3, r4, #16
 8000d56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d62:	429a      	cmp	r2, r3
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0x62>
 8000d66:	18fb      	adds	r3, r7, r3
 8000d68:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d6c:	f080 80ea 	bcs.w	8000f44 <__udivmoddi4+0x22c>
 8000d70:	429a      	cmp	r2, r3
 8000d72:	f240 80e7 	bls.w	8000f44 <__udivmoddi4+0x22c>
 8000d76:	3902      	subs	r1, #2
 8000d78:	443b      	add	r3, r7
 8000d7a:	1a9a      	subs	r2, r3, r2
 8000d7c:	b2a3      	uxth	r3, r4
 8000d7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d8e:	459c      	cmp	ip, r3
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x8e>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d98:	f080 80d6 	bcs.w	8000f48 <__udivmoddi4+0x230>
 8000d9c:	459c      	cmp	ip, r3
 8000d9e:	f240 80d3 	bls.w	8000f48 <__udivmoddi4+0x230>
 8000da2:	443b      	add	r3, r7
 8000da4:	3802      	subs	r0, #2
 8000da6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000daa:	eba3 030c 	sub.w	r3, r3, ip
 8000dae:	2100      	movs	r1, #0
 8000db0:	b11d      	cbz	r5, 8000dba <__udivmoddi4+0xa2>
 8000db2:	40f3      	lsrs	r3, r6
 8000db4:	2200      	movs	r2, #0
 8000db6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d905      	bls.n	8000dce <__udivmoddi4+0xb6>
 8000dc2:	b10d      	cbz	r5, 8000dc8 <__udivmoddi4+0xb0>
 8000dc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000dc8:	2100      	movs	r1, #0
 8000dca:	4608      	mov	r0, r1
 8000dcc:	e7f5      	b.n	8000dba <__udivmoddi4+0xa2>
 8000dce:	fab3 f183 	clz	r1, r3
 8000dd2:	2900      	cmp	r1, #0
 8000dd4:	d146      	bne.n	8000e64 <__udivmoddi4+0x14c>
 8000dd6:	4573      	cmp	r3, lr
 8000dd8:	d302      	bcc.n	8000de0 <__udivmoddi4+0xc8>
 8000dda:	4282      	cmp	r2, r0
 8000ddc:	f200 8105 	bhi.w	8000fea <__udivmoddi4+0x2d2>
 8000de0:	1a84      	subs	r4, r0, r2
 8000de2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000de6:	2001      	movs	r0, #1
 8000de8:	4690      	mov	r8, r2
 8000dea:	2d00      	cmp	r5, #0
 8000dec:	d0e5      	beq.n	8000dba <__udivmoddi4+0xa2>
 8000dee:	e9c5 4800 	strd	r4, r8, [r5]
 8000df2:	e7e2      	b.n	8000dba <__udivmoddi4+0xa2>
 8000df4:	2a00      	cmp	r2, #0
 8000df6:	f000 8090 	beq.w	8000f1a <__udivmoddi4+0x202>
 8000dfa:	fab2 f682 	clz	r6, r2
 8000dfe:	2e00      	cmp	r6, #0
 8000e00:	f040 80a4 	bne.w	8000f4c <__udivmoddi4+0x234>
 8000e04:	1a8a      	subs	r2, r1, r2
 8000e06:	0c03      	lsrs	r3, r0, #16
 8000e08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e0c:	b280      	uxth	r0, r0
 8000e0e:	b2bc      	uxth	r4, r7
 8000e10:	2101      	movs	r1, #1
 8000e12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000e22:	429a      	cmp	r2, r3
 8000e24:	d907      	bls.n	8000e36 <__udivmoddi4+0x11e>
 8000e26:	18fb      	adds	r3, r7, r3
 8000e28:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e2c:	d202      	bcs.n	8000e34 <__udivmoddi4+0x11c>
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	f200 80e0 	bhi.w	8000ff4 <__udivmoddi4+0x2dc>
 8000e34:	46c4      	mov	ip, r8
 8000e36:	1a9b      	subs	r3, r3, r2
 8000e38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e44:	fb02 f404 	mul.w	r4, r2, r4
 8000e48:	429c      	cmp	r4, r3
 8000e4a:	d907      	bls.n	8000e5c <__udivmoddi4+0x144>
 8000e4c:	18fb      	adds	r3, r7, r3
 8000e4e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e52:	d202      	bcs.n	8000e5a <__udivmoddi4+0x142>
 8000e54:	429c      	cmp	r4, r3
 8000e56:	f200 80ca 	bhi.w	8000fee <__udivmoddi4+0x2d6>
 8000e5a:	4602      	mov	r2, r0
 8000e5c:	1b1b      	subs	r3, r3, r4
 8000e5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e62:	e7a5      	b.n	8000db0 <__udivmoddi4+0x98>
 8000e64:	f1c1 0620 	rsb	r6, r1, #32
 8000e68:	408b      	lsls	r3, r1
 8000e6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e6e:	431f      	orrs	r7, r3
 8000e70:	fa0e f401 	lsl.w	r4, lr, r1
 8000e74:	fa20 f306 	lsr.w	r3, r0, r6
 8000e78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e80:	4323      	orrs	r3, r4
 8000e82:	fa00 f801 	lsl.w	r8, r0, r1
 8000e86:	fa1f fc87 	uxth.w	ip, r7
 8000e8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e8e:	0c1c      	lsrs	r4, r3, #16
 8000e90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e9c:	45a6      	cmp	lr, r4
 8000e9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000ea2:	d909      	bls.n	8000eb8 <__udivmoddi4+0x1a0>
 8000ea4:	193c      	adds	r4, r7, r4
 8000ea6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eaa:	f080 809c 	bcs.w	8000fe6 <__udivmoddi4+0x2ce>
 8000eae:	45a6      	cmp	lr, r4
 8000eb0:	f240 8099 	bls.w	8000fe6 <__udivmoddi4+0x2ce>
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	443c      	add	r4, r7
 8000eb8:	eba4 040e 	sub.w	r4, r4, lr
 8000ebc:	fa1f fe83 	uxth.w	lr, r3
 8000ec0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ec4:	fb09 4413 	mls	r4, r9, r3, r4
 8000ec8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ecc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ed0:	45a4      	cmp	ip, r4
 8000ed2:	d908      	bls.n	8000ee6 <__udivmoddi4+0x1ce>
 8000ed4:	193c      	adds	r4, r7, r4
 8000ed6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000eda:	f080 8082 	bcs.w	8000fe2 <__udivmoddi4+0x2ca>
 8000ede:	45a4      	cmp	ip, r4
 8000ee0:	d97f      	bls.n	8000fe2 <__udivmoddi4+0x2ca>
 8000ee2:	3b02      	subs	r3, #2
 8000ee4:	443c      	add	r4, r7
 8000ee6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000eea:	eba4 040c 	sub.w	r4, r4, ip
 8000eee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ef2:	4564      	cmp	r4, ip
 8000ef4:	4673      	mov	r3, lr
 8000ef6:	46e1      	mov	r9, ip
 8000ef8:	d362      	bcc.n	8000fc0 <__udivmoddi4+0x2a8>
 8000efa:	d05f      	beq.n	8000fbc <__udivmoddi4+0x2a4>
 8000efc:	b15d      	cbz	r5, 8000f16 <__udivmoddi4+0x1fe>
 8000efe:	ebb8 0203 	subs.w	r2, r8, r3
 8000f02:	eb64 0409 	sbc.w	r4, r4, r9
 8000f06:	fa04 f606 	lsl.w	r6, r4, r6
 8000f0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000f0e:	431e      	orrs	r6, r3
 8000f10:	40cc      	lsrs	r4, r1
 8000f12:	e9c5 6400 	strd	r6, r4, [r5]
 8000f16:	2100      	movs	r1, #0
 8000f18:	e74f      	b.n	8000dba <__udivmoddi4+0xa2>
 8000f1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f1e:	0c01      	lsrs	r1, r0, #16
 8000f20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f24:	b280      	uxth	r0, r0
 8000f26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f2a:	463b      	mov	r3, r7
 8000f2c:	4638      	mov	r0, r7
 8000f2e:	463c      	mov	r4, r7
 8000f30:	46b8      	mov	r8, r7
 8000f32:	46be      	mov	lr, r7
 8000f34:	2620      	movs	r6, #32
 8000f36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f3a:	eba2 0208 	sub.w	r2, r2, r8
 8000f3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f42:	e766      	b.n	8000e12 <__udivmoddi4+0xfa>
 8000f44:	4601      	mov	r1, r0
 8000f46:	e718      	b.n	8000d7a <__udivmoddi4+0x62>
 8000f48:	4610      	mov	r0, r2
 8000f4a:	e72c      	b.n	8000da6 <__udivmoddi4+0x8e>
 8000f4c:	f1c6 0220 	rsb	r2, r6, #32
 8000f50:	fa2e f302 	lsr.w	r3, lr, r2
 8000f54:	40b7      	lsls	r7, r6
 8000f56:	40b1      	lsls	r1, r6
 8000f58:	fa20 f202 	lsr.w	r2, r0, r2
 8000f5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f60:	430a      	orrs	r2, r1
 8000f62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f66:	b2bc      	uxth	r4, r7
 8000f68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f6c:	0c11      	lsrs	r1, r2, #16
 8000f6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f72:	fb08 f904 	mul.w	r9, r8, r4
 8000f76:	40b0      	lsls	r0, r6
 8000f78:	4589      	cmp	r9, r1
 8000f7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f7e:	b280      	uxth	r0, r0
 8000f80:	d93e      	bls.n	8001000 <__udivmoddi4+0x2e8>
 8000f82:	1879      	adds	r1, r7, r1
 8000f84:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f88:	d201      	bcs.n	8000f8e <__udivmoddi4+0x276>
 8000f8a:	4589      	cmp	r9, r1
 8000f8c:	d81f      	bhi.n	8000fce <__udivmoddi4+0x2b6>
 8000f8e:	eba1 0109 	sub.w	r1, r1, r9
 8000f92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f96:	fb09 f804 	mul.w	r8, r9, r4
 8000f9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f9e:	b292      	uxth	r2, r2
 8000fa0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fa4:	4542      	cmp	r2, r8
 8000fa6:	d229      	bcs.n	8000ffc <__udivmoddi4+0x2e4>
 8000fa8:	18ba      	adds	r2, r7, r2
 8000faa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fae:	d2c4      	bcs.n	8000f3a <__udivmoddi4+0x222>
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d2c2      	bcs.n	8000f3a <__udivmoddi4+0x222>
 8000fb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000fb8:	443a      	add	r2, r7
 8000fba:	e7be      	b.n	8000f3a <__udivmoddi4+0x222>
 8000fbc:	45f0      	cmp	r8, lr
 8000fbe:	d29d      	bcs.n	8000efc <__udivmoddi4+0x1e4>
 8000fc0:	ebbe 0302 	subs.w	r3, lr, r2
 8000fc4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fc8:	3801      	subs	r0, #1
 8000fca:	46e1      	mov	r9, ip
 8000fcc:	e796      	b.n	8000efc <__udivmoddi4+0x1e4>
 8000fce:	eba7 0909 	sub.w	r9, r7, r9
 8000fd2:	4449      	add	r1, r9
 8000fd4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fd8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fdc:	fb09 f804 	mul.w	r8, r9, r4
 8000fe0:	e7db      	b.n	8000f9a <__udivmoddi4+0x282>
 8000fe2:	4673      	mov	r3, lr
 8000fe4:	e77f      	b.n	8000ee6 <__udivmoddi4+0x1ce>
 8000fe6:	4650      	mov	r0, sl
 8000fe8:	e766      	b.n	8000eb8 <__udivmoddi4+0x1a0>
 8000fea:	4608      	mov	r0, r1
 8000fec:	e6fd      	b.n	8000dea <__udivmoddi4+0xd2>
 8000fee:	443b      	add	r3, r7
 8000ff0:	3a02      	subs	r2, #2
 8000ff2:	e733      	b.n	8000e5c <__udivmoddi4+0x144>
 8000ff4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ff8:	443b      	add	r3, r7
 8000ffa:	e71c      	b.n	8000e36 <__udivmoddi4+0x11e>
 8000ffc:	4649      	mov	r1, r9
 8000ffe:	e79c      	b.n	8000f3a <__udivmoddi4+0x222>
 8001000:	eba1 0109 	sub.w	r1, r1, r9
 8001004:	46c4      	mov	ip, r8
 8001006:	fbb1 f9fe 	udiv	r9, r1, lr
 800100a:	fb09 f804 	mul.w	r8, r9, r4
 800100e:	e7c4      	b.n	8000f9a <__udivmoddi4+0x282>

08001010 <__aeabi_idiv0>:
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop

08001014 <set_int_enable>:
 *  interrupt is used.
 *  @param[in]  enable      1 to enable interrupt.
 *  @return     0 if successful.
 */
static int set_int_enable(unsigned char enable)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b088      	sub	sp, #32
 8001018:	af04      	add	r7, sp, #16
 800101a:	4603      	mov	r3, r0
 800101c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.dmp_on) {
 800101e:	4b32      	ldr	r3, [pc, #200]	@ (80010e8 <set_int_enable+0xd4>)
 8001020:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001024:	2b00      	cmp	r3, #0
 8001026:	d025      	beq.n	8001074 <set_int_enable+0x60>
        if (enable)
 8001028:	79fb      	ldrb	r3, [r7, #7]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d002      	beq.n	8001034 <set_int_enable+0x20>
            tmp = BIT_DMP_INT_EN;
 800102e:	2302      	movs	r3, #2
 8001030:	73fb      	strb	r3, [r7, #15]
 8001032:	e001      	b.n	8001038 <set_int_enable+0x24>
        else
            tmp = 0x00;
 8001034:	2300      	movs	r3, #0
 8001036:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 8001038:	4b2b      	ldr	r3, [pc, #172]	@ (80010e8 <set_int_enable+0xd4>)
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	005b      	lsls	r3, r3, #1
 8001040:	b299      	uxth	r1, r3
 8001042:	4b29      	ldr	r3, [pc, #164]	@ (80010e8 <set_int_enable+0xd4>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	7bdb      	ldrb	r3, [r3, #15]
 8001048:	461a      	mov	r2, r3
 800104a:	2305      	movs	r3, #5
 800104c:	9302      	str	r3, [sp, #8]
 800104e:	2301      	movs	r3, #1
 8001050:	9301      	str	r3, [sp, #4]
 8001052:	f107 030f 	add.w	r3, r7, #15
 8001056:	9300      	str	r3, [sp, #0]
 8001058:	2301      	movs	r3, #1
 800105a:	4824      	ldr	r0, [pc, #144]	@ (80010ec <set_int_enable+0xd8>)
 800105c:	f006 fd24 	bl	8007aa8 <HAL_I2C_Mem_Write>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d002      	beq.n	800106c <set_int_enable+0x58>
            return -1;
 8001066:	f04f 33ff 	mov.w	r3, #4294967295
 800106a:	e039      	b.n	80010e0 <set_int_enable+0xcc>
        st.chip_cfg.int_enable = tmp;
 800106c:	7bfa      	ldrb	r2, [r7, #15]
 800106e:	4b1e      	ldr	r3, [pc, #120]	@ (80010e8 <set_int_enable+0xd4>)
 8001070:	745a      	strb	r2, [r3, #17]
 8001072:	e034      	b.n	80010de <set_int_enable+0xca>
    } else {
        if (!st.chip_cfg.sensors)
 8001074:	4b1c      	ldr	r3, [pc, #112]	@ (80010e8 <set_int_enable+0xd4>)
 8001076:	7a9b      	ldrb	r3, [r3, #10]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d102      	bne.n	8001082 <set_int_enable+0x6e>
            return -1;
 800107c:	f04f 33ff 	mov.w	r3, #4294967295
 8001080:	e02e      	b.n	80010e0 <set_int_enable+0xcc>
        if (enable && st.chip_cfg.int_enable)
 8001082:	79fb      	ldrb	r3, [r7, #7]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d005      	beq.n	8001094 <set_int_enable+0x80>
 8001088:	4b17      	ldr	r3, [pc, #92]	@ (80010e8 <set_int_enable+0xd4>)
 800108a:	7c5b      	ldrb	r3, [r3, #17]
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <set_int_enable+0x80>
            return 0;
 8001090:	2300      	movs	r3, #0
 8001092:	e025      	b.n	80010e0 <set_int_enable+0xcc>
        if (enable)
 8001094:	79fb      	ldrb	r3, [r7, #7]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d002      	beq.n	80010a0 <set_int_enable+0x8c>
            tmp = BIT_DATA_RDY_EN;
 800109a:	2301      	movs	r3, #1
 800109c:	73fb      	strb	r3, [r7, #15]
 800109e:	e001      	b.n	80010a4 <set_int_enable+0x90>
        else
            tmp = 0x00;
 80010a0:	2300      	movs	r3, #0
 80010a2:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 80010a4:	4b10      	ldr	r3, [pc, #64]	@ (80010e8 <set_int_enable+0xd4>)
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	005b      	lsls	r3, r3, #1
 80010ac:	b299      	uxth	r1, r3
 80010ae:	4b0e      	ldr	r3, [pc, #56]	@ (80010e8 <set_int_enable+0xd4>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	7bdb      	ldrb	r3, [r3, #15]
 80010b4:	461a      	mov	r2, r3
 80010b6:	2305      	movs	r3, #5
 80010b8:	9302      	str	r3, [sp, #8]
 80010ba:	2301      	movs	r3, #1
 80010bc:	9301      	str	r3, [sp, #4]
 80010be:	f107 030f 	add.w	r3, r7, #15
 80010c2:	9300      	str	r3, [sp, #0]
 80010c4:	2301      	movs	r3, #1
 80010c6:	4809      	ldr	r0, [pc, #36]	@ (80010ec <set_int_enable+0xd8>)
 80010c8:	f006 fcee 	bl	8007aa8 <HAL_I2C_Mem_Write>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d002      	beq.n	80010d8 <set_int_enable+0xc4>
            return -1;
 80010d2:	f04f 33ff 	mov.w	r3, #4294967295
 80010d6:	e003      	b.n	80010e0 <set_int_enable+0xcc>
        st.chip_cfg.int_enable = tmp;
 80010d8:	7bfa      	ldrb	r2, [r7, #15]
 80010da:	4b03      	ldr	r3, [pc, #12]	@ (80010e8 <set_int_enable+0xd4>)
 80010dc:	745a      	strb	r2, [r3, #17]
    }
    return 0;
 80010de:	2300      	movs	r3, #0
}
 80010e0:	4618      	mov	r0, r3
 80010e2:	3710      	adds	r7, #16
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	20000000 	.word	0x20000000
 80010ec:	200002d4 	.word	0x200002d4

080010f0 <mpu_init>:
 *  Data ready interrupt: Disabled, active low, unlatched.
 *  @param[in]  int_param   Platform-specific parameters to interrupt API.
 *  @return     0 if successful.
 */
int mpu_init(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b086      	sub	sp, #24
 80010f4:	af04      	add	r7, sp, #16
    unsigned char data[6], rev;

    /* Reset device. */
    data[0] = 0x80;//BIT_RESET;
 80010f6:	2380      	movs	r3, #128	@ 0x80
 80010f8:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &(data[0])))
 80010fa:	4b95      	ldr	r3, [pc, #596]	@ (8001350 <mpu_init+0x260>)
 80010fc:	685b      	ldr	r3, [r3, #4]
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	005b      	lsls	r3, r3, #1
 8001102:	b299      	uxth	r1, r3
 8001104:	4b92      	ldr	r3, [pc, #584]	@ (8001350 <mpu_init+0x260>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	7c9b      	ldrb	r3, [r3, #18]
 800110a:	461a      	mov	r2, r3
 800110c:	2305      	movs	r3, #5
 800110e:	9302      	str	r3, [sp, #8]
 8001110:	2301      	movs	r3, #1
 8001112:	9301      	str	r3, [sp, #4]
 8001114:	463b      	mov	r3, r7
 8001116:	9300      	str	r3, [sp, #0]
 8001118:	2301      	movs	r3, #1
 800111a:	488e      	ldr	r0, [pc, #568]	@ (8001354 <mpu_init+0x264>)
 800111c:	f006 fcc4 	bl	8007aa8 <HAL_I2C_Mem_Write>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d002      	beq.n	800112c <mpu_init+0x3c>
        return -1;
 8001126:	f04f 33ff 	mov.w	r3, #4294967295
 800112a:	e10c      	b.n	8001346 <mpu_init+0x256>
    delay_ms(100);
 800112c:	2064      	movs	r0, #100	@ 0x64
 800112e:	f005 fff9 	bl	8007124 <HAL_Delay>

    /* Wake up chip. */
    data[0] = 0x00;
 8001132:	2300      	movs	r3, #0
 8001134:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &(data[0])))
 8001136:	4b86      	ldr	r3, [pc, #536]	@ (8001350 <mpu_init+0x260>)
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	005b      	lsls	r3, r3, #1
 800113e:	b299      	uxth	r1, r3
 8001140:	4b83      	ldr	r3, [pc, #524]	@ (8001350 <mpu_init+0x260>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	7c9b      	ldrb	r3, [r3, #18]
 8001146:	461a      	mov	r2, r3
 8001148:	2305      	movs	r3, #5
 800114a:	9302      	str	r3, [sp, #8]
 800114c:	2301      	movs	r3, #1
 800114e:	9301      	str	r3, [sp, #4]
 8001150:	463b      	mov	r3, r7
 8001152:	9300      	str	r3, [sp, #0]
 8001154:	2301      	movs	r3, #1
 8001156:	487f      	ldr	r0, [pc, #508]	@ (8001354 <mpu_init+0x264>)
 8001158:	f006 fca6 	bl	8007aa8 <HAL_I2C_Mem_Write>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d002      	beq.n	8001168 <mpu_init+0x78>
        return -1;
 8001162:	f04f 33ff 	mov.w	r3, #4294967295
 8001166:	e0ee      	b.n	8001346 <mpu_init+0x256>

#if defined MPU6050
    /* Check product revision. */
    if (i2c_read(st.hw->addr, st.reg->accel_offs, 6, data))
 8001168:	4b79      	ldr	r3, [pc, #484]	@ (8001350 <mpu_init+0x260>)
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	005b      	lsls	r3, r3, #1
 8001170:	b299      	uxth	r1, r3
 8001172:	4b77      	ldr	r3, [pc, #476]	@ (8001350 <mpu_init+0x260>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	7d9b      	ldrb	r3, [r3, #22]
 8001178:	461a      	mov	r2, r3
 800117a:	2305      	movs	r3, #5
 800117c:	9302      	str	r3, [sp, #8]
 800117e:	2306      	movs	r3, #6
 8001180:	9301      	str	r3, [sp, #4]
 8001182:	463b      	mov	r3, r7
 8001184:	9300      	str	r3, [sp, #0]
 8001186:	2301      	movs	r3, #1
 8001188:	4872      	ldr	r0, [pc, #456]	@ (8001354 <mpu_init+0x264>)
 800118a:	f006 fd87 	bl	8007c9c <HAL_I2C_Mem_Read>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d002      	beq.n	800119a <mpu_init+0xaa>
        return -1;
 8001194:	f04f 33ff 	mov.w	r3, #4294967295
 8001198:	e0d5      	b.n	8001346 <mpu_init+0x256>
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 800119a:	797b      	ldrb	r3, [r7, #5]
 800119c:	b25b      	sxtb	r3, r3
 800119e:	009b      	lsls	r3, r3, #2
 80011a0:	b25b      	sxtb	r3, r3
 80011a2:	f003 0304 	and.w	r3, r3, #4
 80011a6:	b25a      	sxtb	r2, r3
 80011a8:	78fb      	ldrb	r3, [r7, #3]
 80011aa:	b25b      	sxtb	r3, r3
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	b25b      	sxtb	r3, r3
 80011b0:	f003 0302 	and.w	r3, r3, #2
 80011b4:	b25b      	sxtb	r3, r3
 80011b6:	4313      	orrs	r3, r2
 80011b8:	b25a      	sxtb	r2, r3
        (data[1] & 0x01);
 80011ba:	787b      	ldrb	r3, [r7, #1]
 80011bc:	b25b      	sxtb	r3, r3
 80011be:	f003 0301 	and.w	r3, r3, #1
 80011c2:	b25b      	sxtb	r3, r3
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 80011c4:	4313      	orrs	r3, r2
 80011c6:	b25b      	sxtb	r3, r3
 80011c8:	71fb      	strb	r3, [r7, #7]

    if (rev) {
 80011ca:	79fb      	ldrb	r3, [r7, #7]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d015      	beq.n	80011fc <mpu_init+0x10c>
        /* Congrats, these parts are better. */
        if (rev == 1)
 80011d0:	79fb      	ldrb	r3, [r7, #7]
 80011d2:	2b01      	cmp	r3, #1
 80011d4:	d103      	bne.n	80011de <mpu_init+0xee>
            st.chip_cfg.accel_half = 1;
 80011d6:	4b5e      	ldr	r3, [pc, #376]	@ (8001350 <mpu_init+0x260>)
 80011d8:	2201      	movs	r2, #1
 80011da:	74da      	strb	r2, [r3, #19]
 80011dc:	e041      	b.n	8001262 <mpu_init+0x172>
        else if (rev == 2)
 80011de:	79fb      	ldrb	r3, [r7, #7]
 80011e0:	2b02      	cmp	r3, #2
 80011e2:	d103      	bne.n	80011ec <mpu_init+0xfc>
            st.chip_cfg.accel_half = 0;
 80011e4:	4b5a      	ldr	r3, [pc, #360]	@ (8001350 <mpu_init+0x260>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	74da      	strb	r2, [r3, #19]
 80011ea:	e03a      	b.n	8001262 <mpu_init+0x172>
        else {
            log_e("Unsupported software product rev %d.\n",rev);
 80011ec:	79fb      	ldrb	r3, [r7, #7]
 80011ee:	4619      	mov	r1, r3
 80011f0:	4859      	ldr	r0, [pc, #356]	@ (8001358 <mpu_init+0x268>)
 80011f2:	f00a fd17 	bl	800bc24 <iprintf>
            return -1;
 80011f6:	f04f 33ff 	mov.w	r3, #4294967295
 80011fa:	e0a4      	b.n	8001346 <mpu_init+0x256>
        }
    } else {
        if (i2c_read(st.hw->addr, st.reg->prod_id, 1, &(data[0])))
 80011fc:	4b54      	ldr	r3, [pc, #336]	@ (8001350 <mpu_init+0x260>)
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	005b      	lsls	r3, r3, #1
 8001204:	b299      	uxth	r1, r3
 8001206:	4b52      	ldr	r3, [pc, #328]	@ (8001350 <mpu_init+0x260>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	78db      	ldrb	r3, [r3, #3]
 800120c:	461a      	mov	r2, r3
 800120e:	2305      	movs	r3, #5
 8001210:	9302      	str	r3, [sp, #8]
 8001212:	2301      	movs	r3, #1
 8001214:	9301      	str	r3, [sp, #4]
 8001216:	463b      	mov	r3, r7
 8001218:	9300      	str	r3, [sp, #0]
 800121a:	2301      	movs	r3, #1
 800121c:	484d      	ldr	r0, [pc, #308]	@ (8001354 <mpu_init+0x264>)
 800121e:	f006 fd3d 	bl	8007c9c <HAL_I2C_Mem_Read>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d002      	beq.n	800122e <mpu_init+0x13e>
            return -1;
 8001228:	f04f 33ff 	mov.w	r3, #4294967295
 800122c:	e08b      	b.n	8001346 <mpu_init+0x256>
        rev = data[0] & 0x0F;
 800122e:	783b      	ldrb	r3, [r7, #0]
 8001230:	f003 030f 	and.w	r3, r3, #15
 8001234:	71fb      	strb	r3, [r7, #7]
        if (!rev) {
 8001236:	79fb      	ldrb	r3, [r7, #7]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d105      	bne.n	8001248 <mpu_init+0x158>
            log_e("Product ID read as 0 indicates device is either incompatible or an MPU3050.\r\n");
 800123c:	4847      	ldr	r0, [pc, #284]	@ (800135c <mpu_init+0x26c>)
 800123e:	f00a fd59 	bl	800bcf4 <puts>
            return -1;
 8001242:	f04f 33ff 	mov.w	r3, #4294967295
 8001246:	e07e      	b.n	8001346 <mpu_init+0x256>
        } else if (rev == 4) {
 8001248:	79fb      	ldrb	r3, [r7, #7]
 800124a:	2b04      	cmp	r3, #4
 800124c:	d106      	bne.n	800125c <mpu_init+0x16c>
            log_i("Half sensitivity part found.\r\n");
 800124e:	4844      	ldr	r0, [pc, #272]	@ (8001360 <mpu_init+0x270>)
 8001250:	f00a fd50 	bl	800bcf4 <puts>
            st.chip_cfg.accel_half = 1;
 8001254:	4b3e      	ldr	r3, [pc, #248]	@ (8001350 <mpu_init+0x260>)
 8001256:	2201      	movs	r2, #1
 8001258:	74da      	strb	r2, [r3, #19]
 800125a:	e002      	b.n	8001262 <mpu_init+0x172>
        } else
            st.chip_cfg.accel_half = 0;
 800125c:	4b3c      	ldr	r3, [pc, #240]	@ (8001350 <mpu_init+0x260>)
 800125e:	2200      	movs	r2, #0
 8001260:	74da      	strb	r2, [r3, #19]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, data))
        return -1;
#endif

    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.sensors = 0xFF;
 8001262:	4b3b      	ldr	r3, [pc, #236]	@ (8001350 <mpu_init+0x260>)
 8001264:	22ff      	movs	r2, #255	@ 0xff
 8001266:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.gyro_fsr = 0xFF;
 8001268:	4b39      	ldr	r3, [pc, #228]	@ (8001350 <mpu_init+0x260>)
 800126a:	22ff      	movs	r2, #255	@ 0xff
 800126c:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 800126e:	4b38      	ldr	r3, [pc, #224]	@ (8001350 <mpu_init+0x260>)
 8001270:	22ff      	movs	r2, #255	@ 0xff
 8001272:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 8001274:	4b36      	ldr	r3, [pc, #216]	@ (8001350 <mpu_init+0x260>)
 8001276:	22ff      	movs	r2, #255	@ 0xff
 8001278:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 800127a:	4b35      	ldr	r3, [pc, #212]	@ (8001350 <mpu_init+0x260>)
 800127c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001280:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.fifo_enable = 0xFF;
 8001282:	4b33      	ldr	r3, [pc, #204]	@ (8001350 <mpu_init+0x260>)
 8001284:	22ff      	movs	r2, #255	@ 0xff
 8001286:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.bypass_mode = 0xFF;
 8001288:	4b31      	ldr	r3, [pc, #196]	@ (8001350 <mpu_init+0x260>)
 800128a:	22ff      	movs	r2, #255	@ 0xff
 800128c:	749a      	strb	r2, [r3, #18]
#ifdef AK89xx_SECONDARY
    st.chip_cfg.compass_sample_rate = 0xFFFF;
#endif
    /* mpu_set_sensors always preserves this setting. */
    st.chip_cfg.clk_src = INV_CLK_PLL;
 800128e:	4b30      	ldr	r3, [pc, #192]	@ (8001350 <mpu_init+0x260>)
 8001290:	2201      	movs	r2, #1
 8001292:	731a      	strb	r2, [r3, #12]
    /* Handled in next call to mpu_set_bypass. */
    st.chip_cfg.active_low_int = 1;
 8001294:	4b2e      	ldr	r3, [pc, #184]	@ (8001350 <mpu_init+0x260>)
 8001296:	2201      	movs	r2, #1
 8001298:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    st.chip_cfg.latched_int = 0;
 800129c:	4b2c      	ldr	r3, [pc, #176]	@ (8001350 <mpu_init+0x260>)
 800129e:	2200      	movs	r2, #0
 80012a0:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    st.chip_cfg.int_motion_only = 0;
 80012a4:	4b2a      	ldr	r3, [pc, #168]	@ (8001350 <mpu_init+0x260>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	755a      	strb	r2, [r3, #21]
    st.chip_cfg.lp_accel_mode = 0;
 80012aa:	4b29      	ldr	r3, [pc, #164]	@ (8001350 <mpu_init+0x260>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	751a      	strb	r2, [r3, #20]
    memset(&st.chip_cfg.cache, 0, sizeof(st.chip_cfg.cache));
 80012b0:	220c      	movs	r2, #12
 80012b2:	2100      	movs	r1, #0
 80012b4:	482b      	ldr	r0, [pc, #172]	@ (8001364 <mpu_init+0x274>)
 80012b6:	f00a fe2f 	bl	800bf18 <memset>
    st.chip_cfg.dmp_on = 0;
 80012ba:	4b25      	ldr	r3, [pc, #148]	@ (8001350 <mpu_init+0x260>)
 80012bc:	2200      	movs	r2, #0
 80012be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    st.chip_cfg.dmp_loaded = 0;
 80012c2:	4b23      	ldr	r3, [pc, #140]	@ (8001350 <mpu_init+0x260>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = 0;
 80012ca:	4b21      	ldr	r3, [pc, #132]	@ (8001350 <mpu_init+0x260>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	84da      	strh	r2, [r3, #38]	@ 0x26

    if (mpu_set_gyro_fsr(2000))
 80012d0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80012d4:	f000 fa76 	bl	80017c4 <mpu_set_gyro_fsr>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d002      	beq.n	80012e4 <mpu_init+0x1f4>
        return -1;
 80012de:	f04f 33ff 	mov.w	r3, #4294967295
 80012e2:	e030      	b.n	8001346 <mpu_init+0x256>
    if (mpu_set_accel_fsr(2))
 80012e4:	2002      	movs	r0, #2
 80012e6:	f000 fb07 	bl	80018f8 <mpu_set_accel_fsr>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d002      	beq.n	80012f6 <mpu_init+0x206>
        return -1;
 80012f0:	f04f 33ff 	mov.w	r3, #4294967295
 80012f4:	e027      	b.n	8001346 <mpu_init+0x256>
    if (mpu_set_lpf(42))
 80012f6:	202a      	movs	r0, #42	@ 0x2a
 80012f8:	f000 fbae 	bl	8001a58 <mpu_set_lpf>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d002      	beq.n	8001308 <mpu_init+0x218>
        return -1;
 8001302:	f04f 33ff 	mov.w	r3, #4294967295
 8001306:	e01e      	b.n	8001346 <mpu_init+0x256>
    if (mpu_set_sample_rate(50))
 8001308:	2032      	movs	r0, #50	@ 0x32
 800130a:	f000 fc19 	bl	8001b40 <mpu_set_sample_rate>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d002      	beq.n	800131a <mpu_init+0x22a>
        return -1;
 8001314:	f04f 33ff 	mov.w	r3, #4294967295
 8001318:	e015      	b.n	8001346 <mpu_init+0x256>
    if (mpu_configure_fifo(0))
 800131a:	2000      	movs	r0, #0
 800131c:	f000 fd0a 	bl	8001d34 <mpu_configure_fifo>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d002      	beq.n	800132c <mpu_init+0x23c>
        return -1;
 8001326:	f04f 33ff 	mov.w	r3, #4294967295
 800132a:	e00c      	b.n	8001346 <mpu_init+0x256>
    setup_compass();
    if (mpu_set_compass_sample_rate(10))
        return -1;
#else
    /* Already disabled by setup_compass. */
    if (mpu_set_bypass(0))
 800132c:	2000      	movs	r0, #0
 800132e:	f000 fe89 	bl	8002044 <mpu_set_bypass>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d002      	beq.n	800133e <mpu_init+0x24e>
        return -1;
 8001338:	f04f 33ff 	mov.w	r3, #4294967295
 800133c:	e003      	b.n	8001346 <mpu_init+0x256>
#endif

    mpu_set_sensors(0);
 800133e:	2000      	movs	r0, #0
 8001340:	f000 fd4a 	bl	8001dd8 <mpu_set_sensors>
    return 0;
 8001344:	2300      	movs	r3, #0
}
 8001346:	4618      	mov	r0, r3
 8001348:	3708      	adds	r7, #8
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	20000000 	.word	0x20000000
 8001354:	200002d4 	.word	0x200002d4
 8001358:	0800eb58 	.word	0x0800eb58
 800135c:	0800eb80 	.word	0x0800eb80
 8001360:	0800ebd0 	.word	0x0800ebd0
 8001364:	20000016 	.word	0x20000016

08001368 <mpu_lp_accel_mode>:
 *  @param[in]  rate        Minimum sampling rate, or zero to disable LP
 *                          accel mode.
 *  @return     0 if successful.
 */
int mpu_lp_accel_mode(unsigned char rate)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b088      	sub	sp, #32
 800136c:	af04      	add	r7, sp, #16
 800136e:	4603      	mov	r3, r0
 8001370:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp[2];

    if (rate > 40)
 8001372:	79fb      	ldrb	r3, [r7, #7]
 8001374:	2b28      	cmp	r3, #40	@ 0x28
 8001376:	d902      	bls.n	800137e <mpu_lp_accel_mode+0x16>
        return -1;
 8001378:	f04f 33ff 	mov.w	r3, #4294967295
 800137c:	e07d      	b.n	800147a <mpu_lp_accel_mode+0x112>

    if (!rate) {
 800137e:	79fb      	ldrb	r3, [r7, #7]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d125      	bne.n	80013d0 <mpu_lp_accel_mode+0x68>
        mpu_set_int_latched(0);
 8001384:	2000      	movs	r0, #0
 8001386:	f000 ff5b 	bl	8002240 <mpu_set_int_latched>
        tmp[0] = 0;
 800138a:	2300      	movs	r3, #0
 800138c:	733b      	strb	r3, [r7, #12]
        tmp[1] = BIT_STBY_XYZG;
 800138e:	2307      	movs	r3, #7
 8001390:	737b      	strb	r3, [r7, #13]
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 8001392:	4b3c      	ldr	r3, [pc, #240]	@ (8001484 <mpu_lp_accel_mode+0x11c>)
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	005b      	lsls	r3, r3, #1
 800139a:	b299      	uxth	r1, r3
 800139c:	4b39      	ldr	r3, [pc, #228]	@ (8001484 <mpu_lp_accel_mode+0x11c>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	7c9b      	ldrb	r3, [r3, #18]
 80013a2:	461a      	mov	r2, r3
 80013a4:	2305      	movs	r3, #5
 80013a6:	9302      	str	r3, [sp, #8]
 80013a8:	2302      	movs	r3, #2
 80013aa:	9301      	str	r3, [sp, #4]
 80013ac:	f107 030c 	add.w	r3, r7, #12
 80013b0:	9300      	str	r3, [sp, #0]
 80013b2:	2301      	movs	r3, #1
 80013b4:	4834      	ldr	r0, [pc, #208]	@ (8001488 <mpu_lp_accel_mode+0x120>)
 80013b6:	f006 fb77 	bl	8007aa8 <HAL_I2C_Mem_Write>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d002      	beq.n	80013c6 <mpu_lp_accel_mode+0x5e>
            return -1;
 80013c0:	f04f 33ff 	mov.w	r3, #4294967295
 80013c4:	e059      	b.n	800147a <mpu_lp_accel_mode+0x112>
        st.chip_cfg.lp_accel_mode = 0;
 80013c6:	4b2f      	ldr	r3, [pc, #188]	@ (8001484 <mpu_lp_accel_mode+0x11c>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	751a      	strb	r2, [r3, #20]
        return 0;
 80013cc:	2300      	movs	r3, #0
 80013ce:	e054      	b.n	800147a <mpu_lp_accel_mode+0x112>
     * it gets a chance to deassert the interrupt pin; therefore, we shift this
     * responsibility over to the MCU.
     *
     * Any register read will clear the interrupt.
     */
    mpu_set_int_latched(1);
 80013d0:	2001      	movs	r0, #1
 80013d2:	f000 ff35 	bl	8002240 <mpu_set_int_latched>
#if defined MPU6050
    tmp[0] = BIT_LPA_CYCLE;
 80013d6:	2320      	movs	r3, #32
 80013d8:	733b      	strb	r3, [r7, #12]
    if (rate == 1) {
 80013da:	79fb      	ldrb	r3, [r7, #7]
 80013dc:	2b01      	cmp	r3, #1
 80013de:	d105      	bne.n	80013ec <mpu_lp_accel_mode+0x84>
        tmp[1] = INV_LPA_1_25HZ;
 80013e0:	2300      	movs	r3, #0
 80013e2:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 80013e4:	2005      	movs	r0, #5
 80013e6:	f000 fb37 	bl	8001a58 <mpu_set_lpf>
 80013ea:	e016      	b.n	800141a <mpu_lp_accel_mode+0xb2>
    } else if (rate <= 5) {
 80013ec:	79fb      	ldrb	r3, [r7, #7]
 80013ee:	2b05      	cmp	r3, #5
 80013f0:	d805      	bhi.n	80013fe <mpu_lp_accel_mode+0x96>
        tmp[1] = INV_LPA_5HZ;
 80013f2:	2301      	movs	r3, #1
 80013f4:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 80013f6:	2005      	movs	r0, #5
 80013f8:	f000 fb2e 	bl	8001a58 <mpu_set_lpf>
 80013fc:	e00d      	b.n	800141a <mpu_lp_accel_mode+0xb2>
    } else if (rate <= 20) {
 80013fe:	79fb      	ldrb	r3, [r7, #7]
 8001400:	2b14      	cmp	r3, #20
 8001402:	d805      	bhi.n	8001410 <mpu_lp_accel_mode+0xa8>
        tmp[1] = INV_LPA_20HZ;
 8001404:	2302      	movs	r3, #2
 8001406:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(10);
 8001408:	200a      	movs	r0, #10
 800140a:	f000 fb25 	bl	8001a58 <mpu_set_lpf>
 800140e:	e004      	b.n	800141a <mpu_lp_accel_mode+0xb2>
    } else {
        tmp[1] = INV_LPA_40HZ;
 8001410:	2303      	movs	r3, #3
 8001412:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(20);
 8001414:	2014      	movs	r0, #20
 8001416:	f000 fb1f 	bl	8001a58 <mpu_set_lpf>
    }
    tmp[1] = (tmp[1] << 6) | BIT_STBY_XYZG;
 800141a:	7b7b      	ldrb	r3, [r7, #13]
 800141c:	b25b      	sxtb	r3, r3
 800141e:	019b      	lsls	r3, r3, #6
 8001420:	b25b      	sxtb	r3, r3
 8001422:	f043 0307 	orr.w	r3, r3, #7
 8001426:	b25b      	sxtb	r3, r3
 8001428:	b2db      	uxtb	r3, r3
 800142a:	737b      	strb	r3, [r7, #13]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 800142c:	4b15      	ldr	r3, [pc, #84]	@ (8001484 <mpu_lp_accel_mode+0x11c>)
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	005b      	lsls	r3, r3, #1
 8001434:	b299      	uxth	r1, r3
 8001436:	4b13      	ldr	r3, [pc, #76]	@ (8001484 <mpu_lp_accel_mode+0x11c>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	7c9b      	ldrb	r3, [r3, #18]
 800143c:	461a      	mov	r2, r3
 800143e:	2305      	movs	r3, #5
 8001440:	9302      	str	r3, [sp, #8]
 8001442:	2302      	movs	r3, #2
 8001444:	9301      	str	r3, [sp, #4]
 8001446:	f107 030c 	add.w	r3, r7, #12
 800144a:	9300      	str	r3, [sp, #0]
 800144c:	2301      	movs	r3, #1
 800144e:	480e      	ldr	r0, [pc, #56]	@ (8001488 <mpu_lp_accel_mode+0x120>)
 8001450:	f006 fb2a 	bl	8007aa8 <HAL_I2C_Mem_Write>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d002      	beq.n	8001460 <mpu_lp_accel_mode+0xf8>
        return -1;
 800145a:	f04f 33ff 	mov.w	r3, #4294967295
 800145e:	e00c      	b.n	800147a <mpu_lp_accel_mode+0x112>
        return -1;
    tmp[0] = BIT_LPA_CYCLE;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
        return -1;
#endif
    st.chip_cfg.sensors = INV_XYZ_ACCEL;
 8001460:	4b08      	ldr	r3, [pc, #32]	@ (8001484 <mpu_lp_accel_mode+0x11c>)
 8001462:	2208      	movs	r2, #8
 8001464:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.clk_src = 0;
 8001466:	4b07      	ldr	r3, [pc, #28]	@ (8001484 <mpu_lp_accel_mode+0x11c>)
 8001468:	2200      	movs	r2, #0
 800146a:	731a      	strb	r2, [r3, #12]
    st.chip_cfg.lp_accel_mode = 1;
 800146c:	4b05      	ldr	r3, [pc, #20]	@ (8001484 <mpu_lp_accel_mode+0x11c>)
 800146e:	2201      	movs	r2, #1
 8001470:	751a      	strb	r2, [r3, #20]
    mpu_configure_fifo(0);
 8001472:	2000      	movs	r0, #0
 8001474:	f000 fc5e 	bl	8001d34 <mpu_configure_fifo>

    return 0;
 8001478:	2300      	movs	r3, #0
}
 800147a:	4618      	mov	r0, r3
 800147c:	3710      	adds	r7, #16
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	20000000 	.word	0x20000000
 8001488:	200002d4 	.word	0x200002d4

0800148c <mpu_reset_fifo>:
/**
 *  @brief  Reset FIFO read/write pointers.
 *  @return 0 if successful.
 */
int mpu_reset_fifo(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b086      	sub	sp, #24
 8001490:	af04      	add	r7, sp, #16
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8001492:	4b9e      	ldr	r3, [pc, #632]	@ (800170c <mpu_reset_fifo+0x280>)
 8001494:	7a9b      	ldrb	r3, [r3, #10]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d102      	bne.n	80014a0 <mpu_reset_fifo+0x14>
        return -1;
 800149a:	f04f 33ff 	mov.w	r3, #4294967295
 800149e:	e153      	b.n	8001748 <mpu_reset_fifo+0x2bc>

    data = 0;
 80014a0:	2300      	movs	r3, #0
 80014a2:	71fb      	strb	r3, [r7, #7]
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 80014a4:	4b99      	ldr	r3, [pc, #612]	@ (800170c <mpu_reset_fifo+0x280>)
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	005b      	lsls	r3, r3, #1
 80014ac:	b299      	uxth	r1, r3
 80014ae:	4b97      	ldr	r3, [pc, #604]	@ (800170c <mpu_reset_fifo+0x280>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	7bdb      	ldrb	r3, [r3, #15]
 80014b4:	461a      	mov	r2, r3
 80014b6:	2305      	movs	r3, #5
 80014b8:	9302      	str	r3, [sp, #8]
 80014ba:	2301      	movs	r3, #1
 80014bc:	9301      	str	r3, [sp, #4]
 80014be:	1dfb      	adds	r3, r7, #7
 80014c0:	9300      	str	r3, [sp, #0]
 80014c2:	2301      	movs	r3, #1
 80014c4:	4892      	ldr	r0, [pc, #584]	@ (8001710 <mpu_reset_fifo+0x284>)
 80014c6:	f006 faef 	bl	8007aa8 <HAL_I2C_Mem_Write>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d002      	beq.n	80014d6 <mpu_reset_fifo+0x4a>
        return -1;
 80014d0:	f04f 33ff 	mov.w	r3, #4294967295
 80014d4:	e138      	b.n	8001748 <mpu_reset_fifo+0x2bc>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 80014d6:	4b8d      	ldr	r3, [pc, #564]	@ (800170c <mpu_reset_fifo+0x280>)
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	005b      	lsls	r3, r3, #1
 80014de:	b299      	uxth	r1, r3
 80014e0:	4b8a      	ldr	r3, [pc, #552]	@ (800170c <mpu_reset_fifo+0x280>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	795b      	ldrb	r3, [r3, #5]
 80014e6:	461a      	mov	r2, r3
 80014e8:	2305      	movs	r3, #5
 80014ea:	9302      	str	r3, [sp, #8]
 80014ec:	2301      	movs	r3, #1
 80014ee:	9301      	str	r3, [sp, #4]
 80014f0:	1dfb      	adds	r3, r7, #7
 80014f2:	9300      	str	r3, [sp, #0]
 80014f4:	2301      	movs	r3, #1
 80014f6:	4886      	ldr	r0, [pc, #536]	@ (8001710 <mpu_reset_fifo+0x284>)
 80014f8:	f006 fad6 	bl	8007aa8 <HAL_I2C_Mem_Write>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d002      	beq.n	8001508 <mpu_reset_fifo+0x7c>
        return -1;
 8001502:	f04f 33ff 	mov.w	r3, #4294967295
 8001506:	e11f      	b.n	8001748 <mpu_reset_fifo+0x2bc>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001508:	4b80      	ldr	r3, [pc, #512]	@ (800170c <mpu_reset_fifo+0x280>)
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	781b      	ldrb	r3, [r3, #0]
 800150e:	005b      	lsls	r3, r3, #1
 8001510:	b299      	uxth	r1, r3
 8001512:	4b7e      	ldr	r3, [pc, #504]	@ (800170c <mpu_reset_fifo+0x280>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	791b      	ldrb	r3, [r3, #4]
 8001518:	461a      	mov	r2, r3
 800151a:	2305      	movs	r3, #5
 800151c:	9302      	str	r3, [sp, #8]
 800151e:	2301      	movs	r3, #1
 8001520:	9301      	str	r3, [sp, #4]
 8001522:	1dfb      	adds	r3, r7, #7
 8001524:	9300      	str	r3, [sp, #0]
 8001526:	2301      	movs	r3, #1
 8001528:	4879      	ldr	r0, [pc, #484]	@ (8001710 <mpu_reset_fifo+0x284>)
 800152a:	f006 fabd 	bl	8007aa8 <HAL_I2C_Mem_Write>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d002      	beq.n	800153a <mpu_reset_fifo+0xae>
        return -1;
 8001534:	f04f 33ff 	mov.w	r3, #4294967295
 8001538:	e106      	b.n	8001748 <mpu_reset_fifo+0x2bc>

    if (st.chip_cfg.dmp_on) {
 800153a:	4b74      	ldr	r3, [pc, #464]	@ (800170c <mpu_reset_fifo+0x280>)
 800153c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001540:	2b00      	cmp	r3, #0
 8001542:	d07e      	beq.n	8001642 <mpu_reset_fifo+0x1b6>
        data = BIT_FIFO_RST | BIT_DMP_RST;
 8001544:	230c      	movs	r3, #12
 8001546:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001548:	4b70      	ldr	r3, [pc, #448]	@ (800170c <mpu_reset_fifo+0x280>)
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	005b      	lsls	r3, r3, #1
 8001550:	b299      	uxth	r1, r3
 8001552:	4b6e      	ldr	r3, [pc, #440]	@ (800170c <mpu_reset_fifo+0x280>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	791b      	ldrb	r3, [r3, #4]
 8001558:	461a      	mov	r2, r3
 800155a:	2305      	movs	r3, #5
 800155c:	9302      	str	r3, [sp, #8]
 800155e:	2301      	movs	r3, #1
 8001560:	9301      	str	r3, [sp, #4]
 8001562:	1dfb      	adds	r3, r7, #7
 8001564:	9300      	str	r3, [sp, #0]
 8001566:	2301      	movs	r3, #1
 8001568:	4869      	ldr	r0, [pc, #420]	@ (8001710 <mpu_reset_fifo+0x284>)
 800156a:	f006 fa9d 	bl	8007aa8 <HAL_I2C_Mem_Write>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d002      	beq.n	800157a <mpu_reset_fifo+0xee>
            return -1;
 8001574:	f04f 33ff 	mov.w	r3, #4294967295
 8001578:	e0e6      	b.n	8001748 <mpu_reset_fifo+0x2bc>
       
        data = BIT_DMP_EN | BIT_FIFO_EN;
 800157a:	23c0      	movs	r3, #192	@ 0xc0
 800157c:	71fb      	strb	r3, [r7, #7]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 800157e:	4b63      	ldr	r3, [pc, #396]	@ (800170c <mpu_reset_fifo+0x280>)
 8001580:	7a9b      	ldrb	r3, [r3, #10]
 8001582:	f003 0301 	and.w	r3, r3, #1
 8001586:	2b00      	cmp	r3, #0
 8001588:	d004      	beq.n	8001594 <mpu_reset_fifo+0x108>
            data |= BIT_AUX_IF_EN;
 800158a:	79fb      	ldrb	r3, [r7, #7]
 800158c:	f043 0320 	orr.w	r3, r3, #32
 8001590:	b2db      	uxtb	r3, r3
 8001592:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001594:	4b5d      	ldr	r3, [pc, #372]	@ (800170c <mpu_reset_fifo+0x280>)
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	005b      	lsls	r3, r3, #1
 800159c:	b299      	uxth	r1, r3
 800159e:	4b5b      	ldr	r3, [pc, #364]	@ (800170c <mpu_reset_fifo+0x280>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	791b      	ldrb	r3, [r3, #4]
 80015a4:	461a      	mov	r2, r3
 80015a6:	2305      	movs	r3, #5
 80015a8:	9302      	str	r3, [sp, #8]
 80015aa:	2301      	movs	r3, #1
 80015ac:	9301      	str	r3, [sp, #4]
 80015ae:	1dfb      	adds	r3, r7, #7
 80015b0:	9300      	str	r3, [sp, #0]
 80015b2:	2301      	movs	r3, #1
 80015b4:	4856      	ldr	r0, [pc, #344]	@ (8001710 <mpu_reset_fifo+0x284>)
 80015b6:	f006 fa77 	bl	8007aa8 <HAL_I2C_Mem_Write>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d002      	beq.n	80015c6 <mpu_reset_fifo+0x13a>
            return -1;
 80015c0:	f04f 33ff 	mov.w	r3, #4294967295
 80015c4:	e0c0      	b.n	8001748 <mpu_reset_fifo+0x2bc>
        if (st.chip_cfg.int_enable)
 80015c6:	4b51      	ldr	r3, [pc, #324]	@ (800170c <mpu_reset_fifo+0x280>)
 80015c8:	7c5b      	ldrb	r3, [r3, #17]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d002      	beq.n	80015d4 <mpu_reset_fifo+0x148>
            data = BIT_DMP_INT_EN;
 80015ce:	2302      	movs	r3, #2
 80015d0:	71fb      	strb	r3, [r7, #7]
 80015d2:	e001      	b.n	80015d8 <mpu_reset_fifo+0x14c>
        else
            data = 0;
 80015d4:	2300      	movs	r3, #0
 80015d6:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 80015d8:	4b4c      	ldr	r3, [pc, #304]	@ (800170c <mpu_reset_fifo+0x280>)
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	005b      	lsls	r3, r3, #1
 80015e0:	b299      	uxth	r1, r3
 80015e2:	4b4a      	ldr	r3, [pc, #296]	@ (800170c <mpu_reset_fifo+0x280>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	7bdb      	ldrb	r3, [r3, #15]
 80015e8:	461a      	mov	r2, r3
 80015ea:	2305      	movs	r3, #5
 80015ec:	9302      	str	r3, [sp, #8]
 80015ee:	2301      	movs	r3, #1
 80015f0:	9301      	str	r3, [sp, #4]
 80015f2:	1dfb      	adds	r3, r7, #7
 80015f4:	9300      	str	r3, [sp, #0]
 80015f6:	2301      	movs	r3, #1
 80015f8:	4845      	ldr	r0, [pc, #276]	@ (8001710 <mpu_reset_fifo+0x284>)
 80015fa:	f006 fa55 	bl	8007aa8 <HAL_I2C_Mem_Write>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d002      	beq.n	800160a <mpu_reset_fifo+0x17e>
            return -1;
 8001604:	f04f 33ff 	mov.w	r3, #4294967295
 8001608:	e09e      	b.n	8001748 <mpu_reset_fifo+0x2bc>
        data = 0;
 800160a:	2300      	movs	r3, #0
 800160c:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 800160e:	4b3f      	ldr	r3, [pc, #252]	@ (800170c <mpu_reset_fifo+0x280>)
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	005b      	lsls	r3, r3, #1
 8001616:	b299      	uxth	r1, r3
 8001618:	4b3c      	ldr	r3, [pc, #240]	@ (800170c <mpu_reset_fifo+0x280>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	795b      	ldrb	r3, [r3, #5]
 800161e:	461a      	mov	r2, r3
 8001620:	2305      	movs	r3, #5
 8001622:	9302      	str	r3, [sp, #8]
 8001624:	2301      	movs	r3, #1
 8001626:	9301      	str	r3, [sp, #4]
 8001628:	1dfb      	adds	r3, r7, #7
 800162a:	9300      	str	r3, [sp, #0]
 800162c:	2301      	movs	r3, #1
 800162e:	4838      	ldr	r0, [pc, #224]	@ (8001710 <mpu_reset_fifo+0x284>)
 8001630:	f006 fa3a 	bl	8007aa8 <HAL_I2C_Mem_Write>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	f000 8085 	beq.w	8001746 <mpu_reset_fifo+0x2ba>
            return -1;
 800163c:	f04f 33ff 	mov.w	r3, #4294967295
 8001640:	e082      	b.n	8001748 <mpu_reset_fifo+0x2bc>
    } else {
        data = BIT_FIFO_RST;
 8001642:	2304      	movs	r3, #4
 8001644:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001646:	4b31      	ldr	r3, [pc, #196]	@ (800170c <mpu_reset_fifo+0x280>)
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	781b      	ldrb	r3, [r3, #0]
 800164c:	005b      	lsls	r3, r3, #1
 800164e:	b299      	uxth	r1, r3
 8001650:	4b2e      	ldr	r3, [pc, #184]	@ (800170c <mpu_reset_fifo+0x280>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	791b      	ldrb	r3, [r3, #4]
 8001656:	461a      	mov	r2, r3
 8001658:	2305      	movs	r3, #5
 800165a:	9302      	str	r3, [sp, #8]
 800165c:	2301      	movs	r3, #1
 800165e:	9301      	str	r3, [sp, #4]
 8001660:	1dfb      	adds	r3, r7, #7
 8001662:	9300      	str	r3, [sp, #0]
 8001664:	2301      	movs	r3, #1
 8001666:	482a      	ldr	r0, [pc, #168]	@ (8001710 <mpu_reset_fifo+0x284>)
 8001668:	f006 fa1e 	bl	8007aa8 <HAL_I2C_Mem_Write>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d002      	beq.n	8001678 <mpu_reset_fifo+0x1ec>
            return -1;
 8001672:	f04f 33ff 	mov.w	r3, #4294967295
 8001676:	e067      	b.n	8001748 <mpu_reset_fifo+0x2bc>
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
 8001678:	4b24      	ldr	r3, [pc, #144]	@ (800170c <mpu_reset_fifo+0x280>)
 800167a:	7c9b      	ldrb	r3, [r3, #18]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d105      	bne.n	800168c <mpu_reset_fifo+0x200>
 8001680:	4b22      	ldr	r3, [pc, #136]	@ (800170c <mpu_reset_fifo+0x280>)
 8001682:	7a9b      	ldrb	r3, [r3, #10]
 8001684:	f003 0301 	and.w	r3, r3, #1
 8001688:	2b00      	cmp	r3, #0
 800168a:	d102      	bne.n	8001692 <mpu_reset_fifo+0x206>
            data = BIT_FIFO_EN;
 800168c:	2340      	movs	r3, #64	@ 0x40
 800168e:	71fb      	strb	r3, [r7, #7]
 8001690:	e001      	b.n	8001696 <mpu_reset_fifo+0x20a>
        else
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
 8001692:	2360      	movs	r3, #96	@ 0x60
 8001694:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001696:	4b1d      	ldr	r3, [pc, #116]	@ (800170c <mpu_reset_fifo+0x280>)
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	005b      	lsls	r3, r3, #1
 800169e:	b299      	uxth	r1, r3
 80016a0:	4b1a      	ldr	r3, [pc, #104]	@ (800170c <mpu_reset_fifo+0x280>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	791b      	ldrb	r3, [r3, #4]
 80016a6:	461a      	mov	r2, r3
 80016a8:	2305      	movs	r3, #5
 80016aa:	9302      	str	r3, [sp, #8]
 80016ac:	2301      	movs	r3, #1
 80016ae:	9301      	str	r3, [sp, #4]
 80016b0:	1dfb      	adds	r3, r7, #7
 80016b2:	9300      	str	r3, [sp, #0]
 80016b4:	2301      	movs	r3, #1
 80016b6:	4816      	ldr	r0, [pc, #88]	@ (8001710 <mpu_reset_fifo+0x284>)
 80016b8:	f006 f9f6 	bl	8007aa8 <HAL_I2C_Mem_Write>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d002      	beq.n	80016c8 <mpu_reset_fifo+0x23c>
            return -1;
 80016c2:	f04f 33ff 	mov.w	r3, #4294967295
 80016c6:	e03f      	b.n	8001748 <mpu_reset_fifo+0x2bc>
    
        if (st.chip_cfg.int_enable)
 80016c8:	4b10      	ldr	r3, [pc, #64]	@ (800170c <mpu_reset_fifo+0x280>)
 80016ca:	7c5b      	ldrb	r3, [r3, #17]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d002      	beq.n	80016d6 <mpu_reset_fifo+0x24a>
            data = BIT_DATA_RDY_EN;
 80016d0:	2301      	movs	r3, #1
 80016d2:	71fb      	strb	r3, [r7, #7]
 80016d4:	e001      	b.n	80016da <mpu_reset_fifo+0x24e>
        else
            data = 0;
 80016d6:	2300      	movs	r3, #0
 80016d8:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 80016da:	4b0c      	ldr	r3, [pc, #48]	@ (800170c <mpu_reset_fifo+0x280>)
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	005b      	lsls	r3, r3, #1
 80016e2:	b299      	uxth	r1, r3
 80016e4:	4b09      	ldr	r3, [pc, #36]	@ (800170c <mpu_reset_fifo+0x280>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	7bdb      	ldrb	r3, [r3, #15]
 80016ea:	461a      	mov	r2, r3
 80016ec:	2305      	movs	r3, #5
 80016ee:	9302      	str	r3, [sp, #8]
 80016f0:	2301      	movs	r3, #1
 80016f2:	9301      	str	r3, [sp, #4]
 80016f4:	1dfb      	adds	r3, r7, #7
 80016f6:	9300      	str	r3, [sp, #0]
 80016f8:	2301      	movs	r3, #1
 80016fa:	4805      	ldr	r0, [pc, #20]	@ (8001710 <mpu_reset_fifo+0x284>)
 80016fc:	f006 f9d4 	bl	8007aa8 <HAL_I2C_Mem_Write>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d006      	beq.n	8001714 <mpu_reset_fifo+0x288>
            return -1;
 8001706:	f04f 33ff 	mov.w	r3, #4294967295
 800170a:	e01d      	b.n	8001748 <mpu_reset_fifo+0x2bc>
 800170c:	20000000 	.word	0x20000000
 8001710:	200002d4 	.word	0x200002d4
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
 8001714:	4b0e      	ldr	r3, [pc, #56]	@ (8001750 <mpu_reset_fifo+0x2c4>)
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	781b      	ldrb	r3, [r3, #0]
 800171a:	005b      	lsls	r3, r3, #1
 800171c:	b299      	uxth	r1, r3
 800171e:	4b0c      	ldr	r3, [pc, #48]	@ (8001750 <mpu_reset_fifo+0x2c4>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	795b      	ldrb	r3, [r3, #5]
 8001724:	461a      	mov	r2, r3
 8001726:	2305      	movs	r3, #5
 8001728:	9302      	str	r3, [sp, #8]
 800172a:	2301      	movs	r3, #1
 800172c:	9301      	str	r3, [sp, #4]
 800172e:	4b09      	ldr	r3, [pc, #36]	@ (8001754 <mpu_reset_fifo+0x2c8>)
 8001730:	9300      	str	r3, [sp, #0]
 8001732:	2301      	movs	r3, #1
 8001734:	4808      	ldr	r0, [pc, #32]	@ (8001758 <mpu_reset_fifo+0x2cc>)
 8001736:	f006 f9b7 	bl	8007aa8 <HAL_I2C_Mem_Write>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d002      	beq.n	8001746 <mpu_reset_fifo+0x2ba>
            return -1;
 8001740:	f04f 33ff 	mov.w	r3, #4294967295
 8001744:	e000      	b.n	8001748 <mpu_reset_fifo+0x2bc>
    }
    return 0;
 8001746:	2300      	movs	r3, #0
}
 8001748:	4618      	mov	r0, r3
 800174a:	3708      	adds	r7, #8
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}
 8001750:	20000000 	.word	0x20000000
 8001754:	20000010 	.word	0x20000010
 8001758:	200002d4 	.word	0x200002d4

0800175c <mpu_get_gyro_fsr>:
 *  @brief      Get the gyro full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_gyro_fsr(unsigned short *fsr)
{
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8001764:	4b16      	ldr	r3, [pc, #88]	@ (80017c0 <mpu_get_gyro_fsr+0x64>)
 8001766:	7a1b      	ldrb	r3, [r3, #8]
 8001768:	2b03      	cmp	r3, #3
 800176a:	d81e      	bhi.n	80017aa <mpu_get_gyro_fsr+0x4e>
 800176c:	a201      	add	r2, pc, #4	@ (adr r2, 8001774 <mpu_get_gyro_fsr+0x18>)
 800176e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001772:	bf00      	nop
 8001774:	08001785 	.word	0x08001785
 8001778:	0800178d 	.word	0x0800178d
 800177c:	08001797 	.word	0x08001797
 8001780:	080017a1 	.word	0x080017a1
    case INV_FSR_250DPS:
        fsr[0] = 250;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	22fa      	movs	r2, #250	@ 0xfa
 8001788:	801a      	strh	r2, [r3, #0]
        break;
 800178a:	e012      	b.n	80017b2 <mpu_get_gyro_fsr+0x56>
    case INV_FSR_500DPS:
        fsr[0] = 500;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001792:	801a      	strh	r2, [r3, #0]
        break;
 8001794:	e00d      	b.n	80017b2 <mpu_get_gyro_fsr+0x56>
    case INV_FSR_1000DPS:
        fsr[0] = 1000;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800179c:	801a      	strh	r2, [r3, #0]
        break;
 800179e:	e008      	b.n	80017b2 <mpu_get_gyro_fsr+0x56>
    case INV_FSR_2000DPS:
        fsr[0] = 2000;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80017a6:	801a      	strh	r2, [r3, #0]
        break;
 80017a8:	e003      	b.n	80017b2 <mpu_get_gyro_fsr+0x56>
    default:
        fsr[0] = 0;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2200      	movs	r2, #0
 80017ae:	801a      	strh	r2, [r3, #0]
        break;
 80017b0:	bf00      	nop
    }
    return 0;
 80017b2:	2300      	movs	r3, #0
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr
 80017c0:	20000000 	.word	0x20000000

080017c4 <mpu_set_gyro_fsr>:
 *  @brief      Set the gyro full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_gyro_fsr(unsigned short fsr)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b088      	sub	sp, #32
 80017c8:	af04      	add	r7, sp, #16
 80017ca:	4603      	mov	r3, r0
 80017cc:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 80017ce:	4b2b      	ldr	r3, [pc, #172]	@ (800187c <mpu_set_gyro_fsr+0xb8>)
 80017d0:	7a9b      	ldrb	r3, [r3, #10]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d102      	bne.n	80017dc <mpu_set_gyro_fsr+0x18>
        return -1;
 80017d6:	f04f 33ff 	mov.w	r3, #4294967295
 80017da:	e04a      	b.n	8001872 <mpu_set_gyro_fsr+0xae>

    switch (fsr) {
 80017dc:	88fb      	ldrh	r3, [r7, #6]
 80017de:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80017e2:	d017      	beq.n	8001814 <mpu_set_gyro_fsr+0x50>
 80017e4:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80017e8:	dc17      	bgt.n	800181a <mpu_set_gyro_fsr+0x56>
 80017ea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80017ee:	d00e      	beq.n	800180e <mpu_set_gyro_fsr+0x4a>
 80017f0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80017f4:	dc11      	bgt.n	800181a <mpu_set_gyro_fsr+0x56>
 80017f6:	2bfa      	cmp	r3, #250	@ 0xfa
 80017f8:	d003      	beq.n	8001802 <mpu_set_gyro_fsr+0x3e>
 80017fa:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80017fe:	d003      	beq.n	8001808 <mpu_set_gyro_fsr+0x44>
 8001800:	e00b      	b.n	800181a <mpu_set_gyro_fsr+0x56>
    case 250:
        data = INV_FSR_250DPS << 3;
 8001802:	2300      	movs	r3, #0
 8001804:	73fb      	strb	r3, [r7, #15]
        break;
 8001806:	e00b      	b.n	8001820 <mpu_set_gyro_fsr+0x5c>
    case 500:
        data = INV_FSR_500DPS << 3;
 8001808:	2308      	movs	r3, #8
 800180a:	73fb      	strb	r3, [r7, #15]
        break;
 800180c:	e008      	b.n	8001820 <mpu_set_gyro_fsr+0x5c>
    case 1000:
        data = INV_FSR_1000DPS << 3;
 800180e:	2310      	movs	r3, #16
 8001810:	73fb      	strb	r3, [r7, #15]
        break;
 8001812:	e005      	b.n	8001820 <mpu_set_gyro_fsr+0x5c>
    case 2000:
        data = INV_FSR_2000DPS << 3;
 8001814:	2318      	movs	r3, #24
 8001816:	73fb      	strb	r3, [r7, #15]
        break;
 8001818:	e002      	b.n	8001820 <mpu_set_gyro_fsr+0x5c>
    default:
        return -1;
 800181a:	f04f 33ff 	mov.w	r3, #4294967295
 800181e:	e028      	b.n	8001872 <mpu_set_gyro_fsr+0xae>
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
 8001820:	4b16      	ldr	r3, [pc, #88]	@ (800187c <mpu_set_gyro_fsr+0xb8>)
 8001822:	7a1a      	ldrb	r2, [r3, #8]
 8001824:	7bfb      	ldrb	r3, [r7, #15]
 8001826:	08db      	lsrs	r3, r3, #3
 8001828:	b2db      	uxtb	r3, r3
 800182a:	429a      	cmp	r2, r3
 800182c:	d101      	bne.n	8001832 <mpu_set_gyro_fsr+0x6e>
        return 0;
 800182e:	2300      	movs	r3, #0
 8001830:	e01f      	b.n	8001872 <mpu_set_gyro_fsr+0xae>
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
 8001832:	4b12      	ldr	r3, [pc, #72]	@ (800187c <mpu_set_gyro_fsr+0xb8>)
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	005b      	lsls	r3, r3, #1
 800183a:	b299      	uxth	r1, r3
 800183c:	4b0f      	ldr	r3, [pc, #60]	@ (800187c <mpu_set_gyro_fsr+0xb8>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	799b      	ldrb	r3, [r3, #6]
 8001842:	461a      	mov	r2, r3
 8001844:	2305      	movs	r3, #5
 8001846:	9302      	str	r3, [sp, #8]
 8001848:	2301      	movs	r3, #1
 800184a:	9301      	str	r3, [sp, #4]
 800184c:	f107 030f 	add.w	r3, r7, #15
 8001850:	9300      	str	r3, [sp, #0]
 8001852:	2301      	movs	r3, #1
 8001854:	480a      	ldr	r0, [pc, #40]	@ (8001880 <mpu_set_gyro_fsr+0xbc>)
 8001856:	f006 f927 	bl	8007aa8 <HAL_I2C_Mem_Write>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d002      	beq.n	8001866 <mpu_set_gyro_fsr+0xa2>
        return -1;
 8001860:	f04f 33ff 	mov.w	r3, #4294967295
 8001864:	e005      	b.n	8001872 <mpu_set_gyro_fsr+0xae>
    st.chip_cfg.gyro_fsr = data >> 3;
 8001866:	7bfb      	ldrb	r3, [r7, #15]
 8001868:	08db      	lsrs	r3, r3, #3
 800186a:	b2da      	uxtb	r2, r3
 800186c:	4b03      	ldr	r3, [pc, #12]	@ (800187c <mpu_set_gyro_fsr+0xb8>)
 800186e:	721a      	strb	r2, [r3, #8]
    return 0;
 8001870:	2300      	movs	r3, #0
}
 8001872:	4618      	mov	r0, r3
 8001874:	3710      	adds	r7, #16
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	20000000 	.word	0x20000000
 8001880:	200002d4 	.word	0x200002d4

08001884 <mpu_get_accel_fsr>:
 *  @brief      Get the accel full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_accel_fsr(unsigned char *fsr)
{
 8001884:	b480      	push	{r7}
 8001886:	b083      	sub	sp, #12
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 800188c:	4b19      	ldr	r3, [pc, #100]	@ (80018f4 <mpu_get_accel_fsr+0x70>)
 800188e:	7a5b      	ldrb	r3, [r3, #9]
 8001890:	2b03      	cmp	r3, #3
 8001892:	d81b      	bhi.n	80018cc <mpu_get_accel_fsr+0x48>
 8001894:	a201      	add	r2, pc, #4	@ (adr r2, 800189c <mpu_get_accel_fsr+0x18>)
 8001896:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800189a:	bf00      	nop
 800189c:	080018ad 	.word	0x080018ad
 80018a0:	080018b5 	.word	0x080018b5
 80018a4:	080018bd 	.word	0x080018bd
 80018a8:	080018c5 	.word	0x080018c5
    case INV_FSR_2G:
        fsr[0] = 2;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2202      	movs	r2, #2
 80018b0:	701a      	strb	r2, [r3, #0]
        break;
 80018b2:	e00e      	b.n	80018d2 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_4G:
        fsr[0] = 4;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2204      	movs	r2, #4
 80018b8:	701a      	strb	r2, [r3, #0]
        break;
 80018ba:	e00a      	b.n	80018d2 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_8G:
        fsr[0] = 8;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2208      	movs	r2, #8
 80018c0:	701a      	strb	r2, [r3, #0]
        break;
 80018c2:	e006      	b.n	80018d2 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_16G:
        fsr[0] = 16;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2210      	movs	r2, #16
 80018c8:	701a      	strb	r2, [r3, #0]
        break;
 80018ca:	e002      	b.n	80018d2 <mpu_get_accel_fsr+0x4e>
    default:
        return -1;
 80018cc:	f04f 33ff 	mov.w	r3, #4294967295
 80018d0:	e00a      	b.n	80018e8 <mpu_get_accel_fsr+0x64>
    }
    if (st.chip_cfg.accel_half)
 80018d2:	4b08      	ldr	r3, [pc, #32]	@ (80018f4 <mpu_get_accel_fsr+0x70>)
 80018d4:	7cdb      	ldrb	r3, [r3, #19]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d005      	beq.n	80018e6 <mpu_get_accel_fsr+0x62>
        fsr[0] <<= 1;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	005b      	lsls	r3, r3, #1
 80018e0:	b2da      	uxtb	r2, r3
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	701a      	strb	r2, [r3, #0]
    return 0;
 80018e6:	2300      	movs	r3, #0
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	370c      	adds	r7, #12
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr
 80018f4:	20000000 	.word	0x20000000

080018f8 <mpu_set_accel_fsr>:
 *  @brief      Set the accel full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_accel_fsr(unsigned char fsr)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b088      	sub	sp, #32
 80018fc:	af04      	add	r7, sp, #16
 80018fe:	4603      	mov	r3, r0
 8001900:	71fb      	strb	r3, [r7, #7]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8001902:	4b34      	ldr	r3, [pc, #208]	@ (80019d4 <mpu_set_accel_fsr+0xdc>)
 8001904:	7a9b      	ldrb	r3, [r3, #10]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d102      	bne.n	8001910 <mpu_set_accel_fsr+0x18>
        return -1;
 800190a:	f04f 33ff 	mov.w	r3, #4294967295
 800190e:	e05d      	b.n	80019cc <mpu_set_accel_fsr+0xd4>

    switch (fsr) {
 8001910:	79fb      	ldrb	r3, [r7, #7]
 8001912:	3b02      	subs	r3, #2
 8001914:	2b0e      	cmp	r3, #14
 8001916:	d82d      	bhi.n	8001974 <mpu_set_accel_fsr+0x7c>
 8001918:	a201      	add	r2, pc, #4	@ (adr r2, 8001920 <mpu_set_accel_fsr+0x28>)
 800191a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800191e:	bf00      	nop
 8001920:	0800195d 	.word	0x0800195d
 8001924:	08001975 	.word	0x08001975
 8001928:	08001963 	.word	0x08001963
 800192c:	08001975 	.word	0x08001975
 8001930:	08001975 	.word	0x08001975
 8001934:	08001975 	.word	0x08001975
 8001938:	08001969 	.word	0x08001969
 800193c:	08001975 	.word	0x08001975
 8001940:	08001975 	.word	0x08001975
 8001944:	08001975 	.word	0x08001975
 8001948:	08001975 	.word	0x08001975
 800194c:	08001975 	.word	0x08001975
 8001950:	08001975 	.word	0x08001975
 8001954:	08001975 	.word	0x08001975
 8001958:	0800196f 	.word	0x0800196f
    case 2:
        data = INV_FSR_2G << 3;
 800195c:	2300      	movs	r3, #0
 800195e:	73fb      	strb	r3, [r7, #15]
        break;
 8001960:	e00b      	b.n	800197a <mpu_set_accel_fsr+0x82>
    case 4:
        data = INV_FSR_4G << 3;
 8001962:	2308      	movs	r3, #8
 8001964:	73fb      	strb	r3, [r7, #15]
        break;
 8001966:	e008      	b.n	800197a <mpu_set_accel_fsr+0x82>
    case 8:
        data = INV_FSR_8G << 3;
 8001968:	2310      	movs	r3, #16
 800196a:	73fb      	strb	r3, [r7, #15]
        break;
 800196c:	e005      	b.n	800197a <mpu_set_accel_fsr+0x82>
    case 16:
        data = INV_FSR_16G << 3;
 800196e:	2318      	movs	r3, #24
 8001970:	73fb      	strb	r3, [r7, #15]
        break;
 8001972:	e002      	b.n	800197a <mpu_set_accel_fsr+0x82>
    default:
        return -1;
 8001974:	f04f 33ff 	mov.w	r3, #4294967295
 8001978:	e028      	b.n	80019cc <mpu_set_accel_fsr+0xd4>
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
 800197a:	4b16      	ldr	r3, [pc, #88]	@ (80019d4 <mpu_set_accel_fsr+0xdc>)
 800197c:	7a5a      	ldrb	r2, [r3, #9]
 800197e:	7bfb      	ldrb	r3, [r7, #15]
 8001980:	08db      	lsrs	r3, r3, #3
 8001982:	b2db      	uxtb	r3, r3
 8001984:	429a      	cmp	r2, r3
 8001986:	d101      	bne.n	800198c <mpu_set_accel_fsr+0x94>
        return 0;
 8001988:	2300      	movs	r3, #0
 800198a:	e01f      	b.n	80019cc <mpu_set_accel_fsr+0xd4>
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
 800198c:	4b11      	ldr	r3, [pc, #68]	@ (80019d4 <mpu_set_accel_fsr+0xdc>)
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	005b      	lsls	r3, r3, #1
 8001994:	b299      	uxth	r1, r3
 8001996:	4b0f      	ldr	r3, [pc, #60]	@ (80019d4 <mpu_set_accel_fsr+0xdc>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	79db      	ldrb	r3, [r3, #7]
 800199c:	461a      	mov	r2, r3
 800199e:	2305      	movs	r3, #5
 80019a0:	9302      	str	r3, [sp, #8]
 80019a2:	2301      	movs	r3, #1
 80019a4:	9301      	str	r3, [sp, #4]
 80019a6:	f107 030f 	add.w	r3, r7, #15
 80019aa:	9300      	str	r3, [sp, #0]
 80019ac:	2301      	movs	r3, #1
 80019ae:	480a      	ldr	r0, [pc, #40]	@ (80019d8 <mpu_set_accel_fsr+0xe0>)
 80019b0:	f006 f87a 	bl	8007aa8 <HAL_I2C_Mem_Write>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d002      	beq.n	80019c0 <mpu_set_accel_fsr+0xc8>
        return -1;
 80019ba:	f04f 33ff 	mov.w	r3, #4294967295
 80019be:	e005      	b.n	80019cc <mpu_set_accel_fsr+0xd4>
    st.chip_cfg.accel_fsr = data >> 3;
 80019c0:	7bfb      	ldrb	r3, [r7, #15]
 80019c2:	08db      	lsrs	r3, r3, #3
 80019c4:	b2da      	uxtb	r2, r3
 80019c6:	4b03      	ldr	r3, [pc, #12]	@ (80019d4 <mpu_set_accel_fsr+0xdc>)
 80019c8:	725a      	strb	r2, [r3, #9]
    return 0;
 80019ca:	2300      	movs	r3, #0
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	3710      	adds	r7, #16
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	20000000 	.word	0x20000000
 80019d8:	200002d4 	.word	0x200002d4

080019dc <mpu_get_lpf>:
 *  @brief      Get the current DLPF setting.
 *  @param[out] lpf Current LPF setting.
 *  0 if successful.
 */
int mpu_get_lpf(unsigned short *lpf)
{
 80019dc:	b480      	push	{r7}
 80019de:	b083      	sub	sp, #12
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.lpf) {
 80019e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001a54 <mpu_get_lpf+0x78>)
 80019e6:	7adb      	ldrb	r3, [r3, #11]
 80019e8:	3b01      	subs	r3, #1
 80019ea:	2b05      	cmp	r3, #5
 80019ec:	d826      	bhi.n	8001a3c <mpu_get_lpf+0x60>
 80019ee:	a201      	add	r2, pc, #4	@ (adr r2, 80019f4 <mpu_get_lpf+0x18>)
 80019f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019f4:	08001a0d 	.word	0x08001a0d
 80019f8:	08001a15 	.word	0x08001a15
 80019fc:	08001a1d 	.word	0x08001a1d
 8001a00:	08001a25 	.word	0x08001a25
 8001a04:	08001a2d 	.word	0x08001a2d
 8001a08:	08001a35 	.word	0x08001a35
    case INV_FILTER_188HZ:
        lpf[0] = 188;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	22bc      	movs	r2, #188	@ 0xbc
 8001a10:	801a      	strh	r2, [r3, #0]
        break;
 8001a12:	e017      	b.n	8001a44 <mpu_get_lpf+0x68>
    case INV_FILTER_98HZ:
        lpf[0] = 98;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	2262      	movs	r2, #98	@ 0x62
 8001a18:	801a      	strh	r2, [r3, #0]
        break;
 8001a1a:	e013      	b.n	8001a44 <mpu_get_lpf+0x68>
    case INV_FILTER_42HZ:
        lpf[0] = 42;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	222a      	movs	r2, #42	@ 0x2a
 8001a20:	801a      	strh	r2, [r3, #0]
        break;
 8001a22:	e00f      	b.n	8001a44 <mpu_get_lpf+0x68>
    case INV_FILTER_20HZ:
        lpf[0] = 20;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2214      	movs	r2, #20
 8001a28:	801a      	strh	r2, [r3, #0]
        break;
 8001a2a:	e00b      	b.n	8001a44 <mpu_get_lpf+0x68>
    case INV_FILTER_10HZ:
        lpf[0] = 10;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	220a      	movs	r2, #10
 8001a30:	801a      	strh	r2, [r3, #0]
        break;
 8001a32:	e007      	b.n	8001a44 <mpu_get_lpf+0x68>
    case INV_FILTER_5HZ:
        lpf[0] = 5;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2205      	movs	r2, #5
 8001a38:	801a      	strh	r2, [r3, #0]
        break;
 8001a3a:	e003      	b.n	8001a44 <mpu_get_lpf+0x68>
    case INV_FILTER_256HZ_NOLPF2:
    case INV_FILTER_2100HZ_NOLPF:
    default:
        lpf[0] = 0;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2200      	movs	r2, #0
 8001a40:	801a      	strh	r2, [r3, #0]
        break;
 8001a42:	bf00      	nop
    }
    return 0;
 8001a44:	2300      	movs	r3, #0
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	370c      	adds	r7, #12
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr
 8001a52:	bf00      	nop
 8001a54:	20000000 	.word	0x20000000

08001a58 <mpu_set_lpf>:
 *  The following LPF settings are supported: 188, 98, 42, 20, 10, 5.
 *  @param[in]  lpf Desired LPF setting.
 *  @return     0 if successful.
 */
int mpu_set_lpf(unsigned short lpf)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b088      	sub	sp, #32
 8001a5c:	af04      	add	r7, sp, #16
 8001a5e:	4603      	mov	r3, r0
 8001a60:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8001a62:	4b28      	ldr	r3, [pc, #160]	@ (8001b04 <mpu_set_lpf+0xac>)
 8001a64:	7a9b      	ldrb	r3, [r3, #10]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d102      	bne.n	8001a70 <mpu_set_lpf+0x18>
        return -1;
 8001a6a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a6e:	e044      	b.n	8001afa <mpu_set_lpf+0xa2>

    if (lpf >= 188)
 8001a70:	88fb      	ldrh	r3, [r7, #6]
 8001a72:	2bbb      	cmp	r3, #187	@ 0xbb
 8001a74:	d902      	bls.n	8001a7c <mpu_set_lpf+0x24>
        data = INV_FILTER_188HZ;
 8001a76:	2301      	movs	r3, #1
 8001a78:	73fb      	strb	r3, [r7, #15]
 8001a7a:	e019      	b.n	8001ab0 <mpu_set_lpf+0x58>
    else if (lpf >= 98)
 8001a7c:	88fb      	ldrh	r3, [r7, #6]
 8001a7e:	2b61      	cmp	r3, #97	@ 0x61
 8001a80:	d902      	bls.n	8001a88 <mpu_set_lpf+0x30>
        data = INV_FILTER_98HZ;
 8001a82:	2302      	movs	r3, #2
 8001a84:	73fb      	strb	r3, [r7, #15]
 8001a86:	e013      	b.n	8001ab0 <mpu_set_lpf+0x58>
    else if (lpf >= 42)
 8001a88:	88fb      	ldrh	r3, [r7, #6]
 8001a8a:	2b29      	cmp	r3, #41	@ 0x29
 8001a8c:	d902      	bls.n	8001a94 <mpu_set_lpf+0x3c>
        data = INV_FILTER_42HZ;
 8001a8e:	2303      	movs	r3, #3
 8001a90:	73fb      	strb	r3, [r7, #15]
 8001a92:	e00d      	b.n	8001ab0 <mpu_set_lpf+0x58>
    else if (lpf >= 20)
 8001a94:	88fb      	ldrh	r3, [r7, #6]
 8001a96:	2b13      	cmp	r3, #19
 8001a98:	d902      	bls.n	8001aa0 <mpu_set_lpf+0x48>
        data = INV_FILTER_20HZ;
 8001a9a:	2304      	movs	r3, #4
 8001a9c:	73fb      	strb	r3, [r7, #15]
 8001a9e:	e007      	b.n	8001ab0 <mpu_set_lpf+0x58>
    else if (lpf >= 10)
 8001aa0:	88fb      	ldrh	r3, [r7, #6]
 8001aa2:	2b09      	cmp	r3, #9
 8001aa4:	d902      	bls.n	8001aac <mpu_set_lpf+0x54>
        data = INV_FILTER_10HZ;
 8001aa6:	2305      	movs	r3, #5
 8001aa8:	73fb      	strb	r3, [r7, #15]
 8001aaa:	e001      	b.n	8001ab0 <mpu_set_lpf+0x58>
    else
        data = INV_FILTER_5HZ;
 8001aac:	2306      	movs	r3, #6
 8001aae:	73fb      	strb	r3, [r7, #15]

    if (st.chip_cfg.lpf == data)
 8001ab0:	4b14      	ldr	r3, [pc, #80]	@ (8001b04 <mpu_set_lpf+0xac>)
 8001ab2:	7ada      	ldrb	r2, [r3, #11]
 8001ab4:	7bfb      	ldrb	r3, [r7, #15]
 8001ab6:	429a      	cmp	r2, r3
 8001ab8:	d101      	bne.n	8001abe <mpu_set_lpf+0x66>
        return 0;
 8001aba:	2300      	movs	r3, #0
 8001abc:	e01d      	b.n	8001afa <mpu_set_lpf+0xa2>
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
 8001abe:	4b11      	ldr	r3, [pc, #68]	@ (8001b04 <mpu_set_lpf+0xac>)
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	005b      	lsls	r3, r3, #1
 8001ac6:	b299      	uxth	r1, r3
 8001ac8:	4b0e      	ldr	r3, [pc, #56]	@ (8001b04 <mpu_set_lpf+0xac>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	789b      	ldrb	r3, [r3, #2]
 8001ace:	461a      	mov	r2, r3
 8001ad0:	2305      	movs	r3, #5
 8001ad2:	9302      	str	r3, [sp, #8]
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	9301      	str	r3, [sp, #4]
 8001ad8:	f107 030f 	add.w	r3, r7, #15
 8001adc:	9300      	str	r3, [sp, #0]
 8001ade:	2301      	movs	r3, #1
 8001ae0:	4809      	ldr	r0, [pc, #36]	@ (8001b08 <mpu_set_lpf+0xb0>)
 8001ae2:	f005 ffe1 	bl	8007aa8 <HAL_I2C_Mem_Write>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d002      	beq.n	8001af2 <mpu_set_lpf+0x9a>
        return -1;
 8001aec:	f04f 33ff 	mov.w	r3, #4294967295
 8001af0:	e003      	b.n	8001afa <mpu_set_lpf+0xa2>
    st.chip_cfg.lpf = data;
 8001af2:	7bfa      	ldrb	r2, [r7, #15]
 8001af4:	4b03      	ldr	r3, [pc, #12]	@ (8001b04 <mpu_set_lpf+0xac>)
 8001af6:	72da      	strb	r2, [r3, #11]
    return 0;
 8001af8:	2300      	movs	r3, #0
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	3710      	adds	r7, #16
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	20000000 	.word	0x20000000
 8001b08:	200002d4 	.word	0x200002d4

08001b0c <mpu_get_sample_rate>:
 *  @brief      Get sampling rate.
 *  @param[out] rate    Current sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_get_sample_rate(unsigned short *rate)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b083      	sub	sp, #12
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
    if (st.chip_cfg.dmp_on)
 8001b14:	4b09      	ldr	r3, [pc, #36]	@ (8001b3c <mpu_get_sample_rate+0x30>)
 8001b16:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d002      	beq.n	8001b24 <mpu_get_sample_rate+0x18>
        return -1;
 8001b1e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b22:	e004      	b.n	8001b2e <mpu_get_sample_rate+0x22>
    else
        rate[0] = st.chip_cfg.sample_rate;
 8001b24:	4b05      	ldr	r3, [pc, #20]	@ (8001b3c <mpu_get_sample_rate+0x30>)
 8001b26:	89da      	ldrh	r2, [r3, #14]
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	801a      	strh	r2, [r3, #0]
    return 0;
 8001b2c:	2300      	movs	r3, #0
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	370c      	adds	r7, #12
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr
 8001b3a:	bf00      	nop
 8001b3c:	20000000 	.word	0x20000000

08001b40 <mpu_set_sample_rate>:
 *  Sampling rate must be between 4Hz and 1kHz.
 *  @param[in]  rate    Desired sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_sample_rate(unsigned short rate)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b088      	sub	sp, #32
 8001b44:	af04      	add	r7, sp, #16
 8001b46:	4603      	mov	r3, r0
 8001b48:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8001b4a:	4b34      	ldr	r3, [pc, #208]	@ (8001c1c <mpu_set_sample_rate+0xdc>)
 8001b4c:	7a9b      	ldrb	r3, [r3, #10]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d102      	bne.n	8001b58 <mpu_set_sample_rate+0x18>
        return -1;
 8001b52:	f04f 33ff 	mov.w	r3, #4294967295
 8001b56:	e05c      	b.n	8001c12 <mpu_set_sample_rate+0xd2>

    if (st.chip_cfg.dmp_on)
 8001b58:	4b30      	ldr	r3, [pc, #192]	@ (8001c1c <mpu_set_sample_rate+0xdc>)
 8001b5a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d002      	beq.n	8001b68 <mpu_set_sample_rate+0x28>
        return -1;
 8001b62:	f04f 33ff 	mov.w	r3, #4294967295
 8001b66:	e054      	b.n	8001c12 <mpu_set_sample_rate+0xd2>
    else {
        if (st.chip_cfg.lp_accel_mode) {
 8001b68:	4b2c      	ldr	r3, [pc, #176]	@ (8001c1c <mpu_set_sample_rate+0xdc>)
 8001b6a:	7d1b      	ldrb	r3, [r3, #20]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d00f      	beq.n	8001b90 <mpu_set_sample_rate+0x50>
            if (rate && (rate <= 40)) {
 8001b70:	88fb      	ldrh	r3, [r7, #6]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d009      	beq.n	8001b8a <mpu_set_sample_rate+0x4a>
 8001b76:	88fb      	ldrh	r3, [r7, #6]
 8001b78:	2b28      	cmp	r3, #40	@ 0x28
 8001b7a:	d806      	bhi.n	8001b8a <mpu_set_sample_rate+0x4a>
                /* Just stay in low-power accel mode. */
                mpu_lp_accel_mode(rate);
 8001b7c:	88fb      	ldrh	r3, [r7, #6]
 8001b7e:	b2db      	uxtb	r3, r3
 8001b80:	4618      	mov	r0, r3
 8001b82:	f7ff fbf1 	bl	8001368 <mpu_lp_accel_mode>
                return 0;
 8001b86:	2300      	movs	r3, #0
 8001b88:	e043      	b.n	8001c12 <mpu_set_sample_rate+0xd2>
            }
            /* Requested rate exceeds the allowed frequencies in LP accel mode,
             * switch back to full-power mode.
             */
            mpu_lp_accel_mode(0);
 8001b8a:	2000      	movs	r0, #0
 8001b8c:	f7ff fbec 	bl	8001368 <mpu_lp_accel_mode>
        }
        if (rate < 4)
 8001b90:	88fb      	ldrh	r3, [r7, #6]
 8001b92:	2b03      	cmp	r3, #3
 8001b94:	d802      	bhi.n	8001b9c <mpu_set_sample_rate+0x5c>
            rate = 4;
 8001b96:	2304      	movs	r3, #4
 8001b98:	80fb      	strh	r3, [r7, #6]
 8001b9a:	e006      	b.n	8001baa <mpu_set_sample_rate+0x6a>
        else if (rate > 1000)
 8001b9c:	88fb      	ldrh	r3, [r7, #6]
 8001b9e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001ba2:	d902      	bls.n	8001baa <mpu_set_sample_rate+0x6a>
            rate = 1000;
 8001ba4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ba8:	80fb      	strh	r3, [r7, #6]

        data = 1000 / rate - 1;
 8001baa:	88fb      	ldrh	r3, [r7, #6]
 8001bac:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001bb0:	fb92 f3f3 	sdiv	r3, r2, r3
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	3b01      	subs	r3, #1
 8001bb8:	b2db      	uxtb	r3, r3
 8001bba:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
 8001bbc:	4b17      	ldr	r3, [pc, #92]	@ (8001c1c <mpu_set_sample_rate+0xdc>)
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	781b      	ldrb	r3, [r3, #0]
 8001bc2:	005b      	lsls	r3, r3, #1
 8001bc4:	b299      	uxth	r1, r3
 8001bc6:	4b15      	ldr	r3, [pc, #84]	@ (8001c1c <mpu_set_sample_rate+0xdc>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	785b      	ldrb	r3, [r3, #1]
 8001bcc:	461a      	mov	r2, r3
 8001bce:	2305      	movs	r3, #5
 8001bd0:	9302      	str	r3, [sp, #8]
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	9301      	str	r3, [sp, #4]
 8001bd6:	f107 030f 	add.w	r3, r7, #15
 8001bda:	9300      	str	r3, [sp, #0]
 8001bdc:	2301      	movs	r3, #1
 8001bde:	4810      	ldr	r0, [pc, #64]	@ (8001c20 <mpu_set_sample_rate+0xe0>)
 8001be0:	f005 ff62 	bl	8007aa8 <HAL_I2C_Mem_Write>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d002      	beq.n	8001bf0 <mpu_set_sample_rate+0xb0>
            return -1;
 8001bea:	f04f 33ff 	mov.w	r3, #4294967295
 8001bee:	e010      	b.n	8001c12 <mpu_set_sample_rate+0xd2>

        st.chip_cfg.sample_rate = 1000 / (1 + data);
 8001bf0:	7bfb      	ldrb	r3, [r7, #15]
 8001bf2:	3301      	adds	r3, #1
 8001bf4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001bf8:	fb92 f3f3 	sdiv	r3, r2, r3
 8001bfc:	b29a      	uxth	r2, r3
 8001bfe:	4b07      	ldr	r3, [pc, #28]	@ (8001c1c <mpu_set_sample_rate+0xdc>)
 8001c00:	81da      	strh	r2, [r3, #14]
#ifdef AK89xx_SECONDARY
        mpu_set_compass_sample_rate(min(st.chip_cfg.compass_sample_rate, MAX_COMPASS_SAMPLE_RATE));
#endif

        /* Automatically set LPF to 1/2 sampling rate. */
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
 8001c02:	4b06      	ldr	r3, [pc, #24]	@ (8001c1c <mpu_set_sample_rate+0xdc>)
 8001c04:	89db      	ldrh	r3, [r3, #14]
 8001c06:	085b      	lsrs	r3, r3, #1
 8001c08:	b29b      	uxth	r3, r3
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f7ff ff24 	bl	8001a58 <mpu_set_lpf>
        return 0;
 8001c10:	2300      	movs	r3, #0
    }
}
 8001c12:	4618      	mov	r0, r3
 8001c14:	3710      	adds	r7, #16
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	20000000 	.word	0x20000000
 8001c20:	200002d4 	.word	0x200002d4

08001c24 <mpu_get_gyro_sens>:
 *  @brief      Get gyro sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to dps.
 *  @return     0 if successful.
 */
int mpu_get_gyro_sens(float *sens)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8001c2c:	4b14      	ldr	r3, [pc, #80]	@ (8001c80 <mpu_get_gyro_sens+0x5c>)
 8001c2e:	7a1b      	ldrb	r3, [r3, #8]
 8001c30:	2b03      	cmp	r3, #3
 8001c32:	d81b      	bhi.n	8001c6c <mpu_get_gyro_sens+0x48>
 8001c34:	a201      	add	r2, pc, #4	@ (adr r2, 8001c3c <mpu_get_gyro_sens+0x18>)
 8001c36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c3a:	bf00      	nop
 8001c3c:	08001c4d 	.word	0x08001c4d
 8001c40:	08001c55 	.word	0x08001c55
 8001c44:	08001c5d 	.word	0x08001c5d
 8001c48:	08001c65 	.word	0x08001c65
    case INV_FSR_250DPS:
        sens[0] = 131.f;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	4a0d      	ldr	r2, [pc, #52]	@ (8001c84 <mpu_get_gyro_sens+0x60>)
 8001c50:	601a      	str	r2, [r3, #0]
        break;
 8001c52:	e00e      	b.n	8001c72 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_500DPS:
        sens[0] = 65.5f;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	4a0c      	ldr	r2, [pc, #48]	@ (8001c88 <mpu_get_gyro_sens+0x64>)
 8001c58:	601a      	str	r2, [r3, #0]
        break;
 8001c5a:	e00a      	b.n	8001c72 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_1000DPS:
        sens[0] = 32.8f;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	4a0b      	ldr	r2, [pc, #44]	@ (8001c8c <mpu_get_gyro_sens+0x68>)
 8001c60:	601a      	str	r2, [r3, #0]
        break;
 8001c62:	e006      	b.n	8001c72 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_2000DPS:
        sens[0] = 16.4f;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	4a0a      	ldr	r2, [pc, #40]	@ (8001c90 <mpu_get_gyro_sens+0x6c>)
 8001c68:	601a      	str	r2, [r3, #0]
        break;
 8001c6a:	e002      	b.n	8001c72 <mpu_get_gyro_sens+0x4e>
    default:
        return -1;
 8001c6c:	f04f 33ff 	mov.w	r3, #4294967295
 8001c70:	e000      	b.n	8001c74 <mpu_get_gyro_sens+0x50>
    }
    return 0;
 8001c72:	2300      	movs	r3, #0
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	370c      	adds	r7, #12
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr
 8001c80:	20000000 	.word	0x20000000
 8001c84:	43030000 	.word	0x43030000
 8001c88:	42830000 	.word	0x42830000
 8001c8c:	42033333 	.word	0x42033333
 8001c90:	41833333 	.word	0x41833333

08001c94 <mpu_get_accel_sens>:
 *  @brief      Get accel sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to g's.
 *  @return     0 if successful.
 */
int mpu_get_accel_sens(unsigned short *sens)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b083      	sub	sp, #12
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 8001c9c:	4b1b      	ldr	r3, [pc, #108]	@ (8001d0c <mpu_get_accel_sens+0x78>)
 8001c9e:	7a5b      	ldrb	r3, [r3, #9]
 8001ca0:	2b03      	cmp	r3, #3
 8001ca2:	d81f      	bhi.n	8001ce4 <mpu_get_accel_sens+0x50>
 8001ca4:	a201      	add	r2, pc, #4	@ (adr r2, 8001cac <mpu_get_accel_sens+0x18>)
 8001ca6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001caa:	bf00      	nop
 8001cac:	08001cbd 	.word	0x08001cbd
 8001cb0:	08001cc7 	.word	0x08001cc7
 8001cb4:	08001cd1 	.word	0x08001cd1
 8001cb8:	08001cdb 	.word	0x08001cdb
    case INV_FSR_2G:
        sens[0] = 16384;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001cc2:	801a      	strh	r2, [r3, #0]
        break;
 8001cc4:	e011      	b.n	8001cea <mpu_get_accel_sens+0x56>
    case INV_FSR_4G:
        sens[0] = 8092;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	f641 729c 	movw	r2, #8092	@ 0x1f9c
 8001ccc:	801a      	strh	r2, [r3, #0]
        break;
 8001cce:	e00c      	b.n	8001cea <mpu_get_accel_sens+0x56>
    case INV_FSR_8G:
        sens[0] = 4096;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001cd6:	801a      	strh	r2, [r3, #0]
        break;
 8001cd8:	e007      	b.n	8001cea <mpu_get_accel_sens+0x56>
    case INV_FSR_16G:
        sens[0] = 2048;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001ce0:	801a      	strh	r2, [r3, #0]
        break;
 8001ce2:	e002      	b.n	8001cea <mpu_get_accel_sens+0x56>
    default:
        return -1;
 8001ce4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ce8:	e00a      	b.n	8001d00 <mpu_get_accel_sens+0x6c>
    }
    if (st.chip_cfg.accel_half)
 8001cea:	4b08      	ldr	r3, [pc, #32]	@ (8001d0c <mpu_get_accel_sens+0x78>)
 8001cec:	7cdb      	ldrb	r3, [r3, #19]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d005      	beq.n	8001cfe <mpu_get_accel_sens+0x6a>
        sens[0] >>= 1;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	881b      	ldrh	r3, [r3, #0]
 8001cf6:	085b      	lsrs	r3, r3, #1
 8001cf8:	b29a      	uxth	r2, r3
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	801a      	strh	r2, [r3, #0]
    return 0;
 8001cfe:	2300      	movs	r3, #0
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	370c      	adds	r7, #12
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr
 8001d0c:	20000000 	.word	0x20000000

08001d10 <mpu_get_fifo_config>:
 *  \n INV_XYZ_ACCEL
 *  @param[out] sensors Mask of sensors in FIFO.
 *  @return     0 if successful.
 */
int mpu_get_fifo_config(unsigned char *sensors)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b083      	sub	sp, #12
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
    sensors[0] = st.chip_cfg.fifo_enable;
 8001d18:	4b05      	ldr	r3, [pc, #20]	@ (8001d30 <mpu_get_fifo_config+0x20>)
 8001d1a:	7c1a      	ldrb	r2, [r3, #16]
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	701a      	strb	r2, [r3, #0]
    return 0;
 8001d20:	2300      	movs	r3, #0
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	370c      	adds	r7, #12
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	20000000 	.word	0x20000000

08001d34 <mpu_configure_fifo>:
 *  \n INV_XYZ_ACCEL
 *  @param[in]  sensors Mask of sensors to push to FIFO.
 *  @return     0 if successful.
 */
int mpu_configure_fifo(unsigned char sensors)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b084      	sub	sp, #16
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	71fb      	strb	r3, [r7, #7]
    unsigned char prev;
    int result = 0;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	60fb      	str	r3, [r7, #12]

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;
 8001d42:	79fb      	ldrb	r3, [r7, #7]
 8001d44:	f023 0301 	bic.w	r3, r3, #1
 8001d48:	71fb      	strb	r3, [r7, #7]

    if (st.chip_cfg.dmp_on)
 8001d4a:	4b22      	ldr	r3, [pc, #136]	@ (8001dd4 <mpu_configure_fifo+0xa0>)
 8001d4c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d001      	beq.n	8001d58 <mpu_configure_fifo+0x24>
        return 0;
 8001d54:	2300      	movs	r3, #0
 8001d56:	e038      	b.n	8001dca <mpu_configure_fifo+0x96>
    else {
        if (!(st.chip_cfg.sensors))
 8001d58:	4b1e      	ldr	r3, [pc, #120]	@ (8001dd4 <mpu_configure_fifo+0xa0>)
 8001d5a:	7a9b      	ldrb	r3, [r3, #10]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d102      	bne.n	8001d66 <mpu_configure_fifo+0x32>
            return -1;
 8001d60:	f04f 33ff 	mov.w	r3, #4294967295
 8001d64:	e031      	b.n	8001dca <mpu_configure_fifo+0x96>
        prev = st.chip_cfg.fifo_enable;
 8001d66:	4b1b      	ldr	r3, [pc, #108]	@ (8001dd4 <mpu_configure_fifo+0xa0>)
 8001d68:	7c1b      	ldrb	r3, [r3, #16]
 8001d6a:	72fb      	strb	r3, [r7, #11]
        st.chip_cfg.fifo_enable = sensors & st.chip_cfg.sensors;
 8001d6c:	4b19      	ldr	r3, [pc, #100]	@ (8001dd4 <mpu_configure_fifo+0xa0>)
 8001d6e:	7a9a      	ldrb	r2, [r3, #10]
 8001d70:	79fb      	ldrb	r3, [r7, #7]
 8001d72:	4013      	ands	r3, r2
 8001d74:	b2da      	uxtb	r2, r3
 8001d76:	4b17      	ldr	r3, [pc, #92]	@ (8001dd4 <mpu_configure_fifo+0xa0>)
 8001d78:	741a      	strb	r2, [r3, #16]
        if (st.chip_cfg.fifo_enable != sensors)
 8001d7a:	4b16      	ldr	r3, [pc, #88]	@ (8001dd4 <mpu_configure_fifo+0xa0>)
 8001d7c:	7c1b      	ldrb	r3, [r3, #16]
 8001d7e:	79fa      	ldrb	r2, [r7, #7]
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d003      	beq.n	8001d8c <mpu_configure_fifo+0x58>
            /* You're not getting what you asked for. Some sensors are
             * asleep.
             */
            result = -1;
 8001d84:	f04f 33ff 	mov.w	r3, #4294967295
 8001d88:	60fb      	str	r3, [r7, #12]
 8001d8a:	e001      	b.n	8001d90 <mpu_configure_fifo+0x5c>
        else
            result = 0;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	60fb      	str	r3, [r7, #12]
        if (sensors || st.chip_cfg.lp_accel_mode)
 8001d90:	79fb      	ldrb	r3, [r7, #7]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d103      	bne.n	8001d9e <mpu_configure_fifo+0x6a>
 8001d96:	4b0f      	ldr	r3, [pc, #60]	@ (8001dd4 <mpu_configure_fifo+0xa0>)
 8001d98:	7d1b      	ldrb	r3, [r3, #20]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d003      	beq.n	8001da6 <mpu_configure_fifo+0x72>
            set_int_enable(1);
 8001d9e:	2001      	movs	r0, #1
 8001da0:	f7ff f938 	bl	8001014 <set_int_enable>
 8001da4:	e002      	b.n	8001dac <mpu_configure_fifo+0x78>
        else
            set_int_enable(0);
 8001da6:	2000      	movs	r0, #0
 8001da8:	f7ff f934 	bl	8001014 <set_int_enable>
        if (sensors) {
 8001dac:	79fb      	ldrb	r3, [r7, #7]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d00a      	beq.n	8001dc8 <mpu_configure_fifo+0x94>
            if (mpu_reset_fifo()) {
 8001db2:	f7ff fb6b 	bl	800148c <mpu_reset_fifo>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d005      	beq.n	8001dc8 <mpu_configure_fifo+0x94>
                st.chip_cfg.fifo_enable = prev;
 8001dbc:	4a05      	ldr	r2, [pc, #20]	@ (8001dd4 <mpu_configure_fifo+0xa0>)
 8001dbe:	7afb      	ldrb	r3, [r7, #11]
 8001dc0:	7413      	strb	r3, [r2, #16]
                return -1;
 8001dc2:	f04f 33ff 	mov.w	r3, #4294967295
 8001dc6:	e000      	b.n	8001dca <mpu_configure_fifo+0x96>
            }
        }
    }

    return result;
 8001dc8:	68fb      	ldr	r3, [r7, #12]
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	3710      	adds	r7, #16
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	20000000 	.word	0x20000000

08001dd8 <mpu_set_sensors>:
 *  \n INV_XYZ_COMPASS
 *  @param[in]  sensors    Mask of sensors to wake.
 *  @return     0 if successful.
 */
int mpu_set_sensors(unsigned char sensors)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b088      	sub	sp, #32
 8001ddc:	af04      	add	r7, sp, #16
 8001dde:	4603      	mov	r3, r0
 8001de0:	71fb      	strb	r3, [r7, #7]
    unsigned char data;
#ifdef AK89xx_SECONDARY
    unsigned char user_ctrl;
#endif

    if (sensors & INV_XYZ_GYRO)
 8001de2:	79fb      	ldrb	r3, [r7, #7]
 8001de4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d002      	beq.n	8001df2 <mpu_set_sensors+0x1a>
        data = INV_CLK_PLL;
 8001dec:	2301      	movs	r3, #1
 8001dee:	73fb      	strb	r3, [r7, #15]
 8001df0:	e007      	b.n	8001e02 <mpu_set_sensors+0x2a>
    else if (sensors)
 8001df2:	79fb      	ldrb	r3, [r7, #7]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d002      	beq.n	8001dfe <mpu_set_sensors+0x26>
        data = 0;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	73fb      	strb	r3, [r7, #15]
 8001dfc:	e001      	b.n	8001e02 <mpu_set_sensors+0x2a>
    else
        data = BIT_SLEEP;
 8001dfe:	2340      	movs	r3, #64	@ 0x40
 8001e00:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
 8001e02:	4b40      	ldr	r3, [pc, #256]	@ (8001f04 <mpu_set_sensors+0x12c>)
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	005b      	lsls	r3, r3, #1
 8001e0a:	b299      	uxth	r1, r3
 8001e0c:	4b3d      	ldr	r3, [pc, #244]	@ (8001f04 <mpu_set_sensors+0x12c>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	7c9b      	ldrb	r3, [r3, #18]
 8001e12:	461a      	mov	r2, r3
 8001e14:	2305      	movs	r3, #5
 8001e16:	9302      	str	r3, [sp, #8]
 8001e18:	2301      	movs	r3, #1
 8001e1a:	9301      	str	r3, [sp, #4]
 8001e1c:	f107 030f 	add.w	r3, r7, #15
 8001e20:	9300      	str	r3, [sp, #0]
 8001e22:	2301      	movs	r3, #1
 8001e24:	4838      	ldr	r0, [pc, #224]	@ (8001f08 <mpu_set_sensors+0x130>)
 8001e26:	f005 fe3f 	bl	8007aa8 <HAL_I2C_Mem_Write>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d005      	beq.n	8001e3c <mpu_set_sensors+0x64>
        st.chip_cfg.sensors = 0;
 8001e30:	4b34      	ldr	r3, [pc, #208]	@ (8001f04 <mpu_set_sensors+0x12c>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	729a      	strb	r2, [r3, #10]
        return -1;
 8001e36:	f04f 33ff 	mov.w	r3, #4294967295
 8001e3a:	e05f      	b.n	8001efc <mpu_set_sensors+0x124>
    }
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
 8001e3c:	7bfb      	ldrb	r3, [r7, #15]
 8001e3e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001e42:	b2da      	uxtb	r2, r3
 8001e44:	4b2f      	ldr	r3, [pc, #188]	@ (8001f04 <mpu_set_sensors+0x12c>)
 8001e46:	731a      	strb	r2, [r3, #12]

    data = 0;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_X_GYRO))
 8001e4c:	79fb      	ldrb	r3, [r7, #7]
 8001e4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d104      	bne.n	8001e60 <mpu_set_sensors+0x88>
        data |= BIT_STBY_XG;
 8001e56:	7bfb      	ldrb	r3, [r7, #15]
 8001e58:	f043 0304 	orr.w	r3, r3, #4
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Y_GYRO))
 8001e60:	79fb      	ldrb	r3, [r7, #7]
 8001e62:	f003 0320 	and.w	r3, r3, #32
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d104      	bne.n	8001e74 <mpu_set_sensors+0x9c>
        data |= BIT_STBY_YG;
 8001e6a:	7bfb      	ldrb	r3, [r7, #15]
 8001e6c:	f043 0302 	orr.w	r3, r3, #2
 8001e70:	b2db      	uxtb	r3, r3
 8001e72:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Z_GYRO))
 8001e74:	79fb      	ldrb	r3, [r7, #7]
 8001e76:	f003 0310 	and.w	r3, r3, #16
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d104      	bne.n	8001e88 <mpu_set_sensors+0xb0>
        data |= BIT_STBY_ZG;
 8001e7e:	7bfb      	ldrb	r3, [r7, #15]
 8001e80:	f043 0301 	orr.w	r3, r3, #1
 8001e84:	b2db      	uxtb	r3, r3
 8001e86:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_XYZ_ACCEL))
 8001e88:	79fb      	ldrb	r3, [r7, #7]
 8001e8a:	f003 0308 	and.w	r3, r3, #8
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d104      	bne.n	8001e9c <mpu_set_sensors+0xc4>
        data |= BIT_STBY_XYZA;
 8001e92:	7bfb      	ldrb	r3, [r7, #15]
 8001e94:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8001e98:	b2db      	uxtb	r3, r3
 8001e9a:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data)) {
 8001e9c:	4b19      	ldr	r3, [pc, #100]	@ (8001f04 <mpu_set_sensors+0x12c>)
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	005b      	lsls	r3, r3, #1
 8001ea4:	b299      	uxth	r1, r3
 8001ea6:	4b17      	ldr	r3, [pc, #92]	@ (8001f04 <mpu_set_sensors+0x12c>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	7cdb      	ldrb	r3, [r3, #19]
 8001eac:	461a      	mov	r2, r3
 8001eae:	2305      	movs	r3, #5
 8001eb0:	9302      	str	r3, [sp, #8]
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	9301      	str	r3, [sp, #4]
 8001eb6:	f107 030f 	add.w	r3, r7, #15
 8001eba:	9300      	str	r3, [sp, #0]
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	4812      	ldr	r0, [pc, #72]	@ (8001f08 <mpu_set_sensors+0x130>)
 8001ec0:	f005 fdf2 	bl	8007aa8 <HAL_I2C_Mem_Write>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d005      	beq.n	8001ed6 <mpu_set_sensors+0xfe>
        st.chip_cfg.sensors = 0;
 8001eca:	4b0e      	ldr	r3, [pc, #56]	@ (8001f04 <mpu_set_sensors+0x12c>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	729a      	strb	r2, [r3, #10]
        return -1;
 8001ed0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ed4:	e012      	b.n	8001efc <mpu_set_sensors+0x124>
    }

    if (sensors && (sensors != INV_XYZ_ACCEL))
 8001ed6:	79fb      	ldrb	r3, [r7, #7]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d005      	beq.n	8001ee8 <mpu_set_sensors+0x110>
 8001edc:	79fb      	ldrb	r3, [r7, #7]
 8001ede:	2b08      	cmp	r3, #8
 8001ee0:	d002      	beq.n	8001ee8 <mpu_set_sensors+0x110>
        /* Latched interrupts only used in LP accel mode. */
        mpu_set_int_latched(0);
 8001ee2:	2000      	movs	r0, #0
 8001ee4:	f000 f9ac 	bl	8002240 <mpu_set_int_latched>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
#endif
#endif

    st.chip_cfg.sensors = sensors;
 8001ee8:	4a06      	ldr	r2, [pc, #24]	@ (8001f04 <mpu_set_sensors+0x12c>)
 8001eea:	79fb      	ldrb	r3, [r7, #7]
 8001eec:	7293      	strb	r3, [r2, #10]
    st.chip_cfg.lp_accel_mode = 0;
 8001eee:	4b05      	ldr	r3, [pc, #20]	@ (8001f04 <mpu_set_sensors+0x12c>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	751a      	strb	r2, [r3, #20]
    delay_ms(50);
 8001ef4:	2032      	movs	r0, #50	@ 0x32
 8001ef6:	f005 f915 	bl	8007124 <HAL_Delay>
    return 0;
 8001efa:	2300      	movs	r3, #0
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	3710      	adds	r7, #16
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	20000000 	.word	0x20000000
 8001f08:	200002d4 	.word	0x200002d4

08001f0c <mpu_read_fifo_stream>:
 *  @param[in]  data    FIFO packet.
 *  @param[in]  more    Number of remaining packets.
 */
int mpu_read_fifo_stream(unsigned short length, unsigned char *data,
    unsigned char *more)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b08a      	sub	sp, #40	@ 0x28
 8001f10:	af04      	add	r7, sp, #16
 8001f12:	4603      	mov	r3, r0
 8001f14:	60b9      	str	r1, [r7, #8]
 8001f16:	607a      	str	r2, [r7, #4]
 8001f18:	81fb      	strh	r3, [r7, #14]
    unsigned char tmp[2];
    unsigned short fifo_count;
    if (!st.chip_cfg.dmp_on)
 8001f1a:	4b48      	ldr	r3, [pc, #288]	@ (800203c <mpu_read_fifo_stream+0x130>)
 8001f1c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d102      	bne.n	8001f2a <mpu_read_fifo_stream+0x1e>
        return -1;
 8001f24:	f04f 33ff 	mov.w	r3, #4294967295
 8001f28:	e083      	b.n	8002032 <mpu_read_fifo_stream+0x126>
    if (!st.chip_cfg.sensors)
 8001f2a:	4b44      	ldr	r3, [pc, #272]	@ (800203c <mpu_read_fifo_stream+0x130>)
 8001f2c:	7a9b      	ldrb	r3, [r3, #10]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d102      	bne.n	8001f38 <mpu_read_fifo_stream+0x2c>
        return -1;
 8001f32:	f04f 33ff 	mov.w	r3, #4294967295
 8001f36:	e07c      	b.n	8002032 <mpu_read_fifo_stream+0x126>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, tmp))
 8001f38:	4b40      	ldr	r3, [pc, #256]	@ (800203c <mpu_read_fifo_stream+0x130>)
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	781b      	ldrb	r3, [r3, #0]
 8001f3e:	005b      	lsls	r3, r3, #1
 8001f40:	b299      	uxth	r1, r3
 8001f42:	4b3e      	ldr	r3, [pc, #248]	@ (800203c <mpu_read_fifo_stream+0x130>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	7a9b      	ldrb	r3, [r3, #10]
 8001f48:	461a      	mov	r2, r3
 8001f4a:	2305      	movs	r3, #5
 8001f4c:	9302      	str	r3, [sp, #8]
 8001f4e:	2302      	movs	r3, #2
 8001f50:	9301      	str	r3, [sp, #4]
 8001f52:	f107 0314 	add.w	r3, r7, #20
 8001f56:	9300      	str	r3, [sp, #0]
 8001f58:	2301      	movs	r3, #1
 8001f5a:	4839      	ldr	r0, [pc, #228]	@ (8002040 <mpu_read_fifo_stream+0x134>)
 8001f5c:	f005 fe9e 	bl	8007c9c <HAL_I2C_Mem_Read>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d002      	beq.n	8001f6c <mpu_read_fifo_stream+0x60>
        return -1;
 8001f66:	f04f 33ff 	mov.w	r3, #4294967295
 8001f6a:	e062      	b.n	8002032 <mpu_read_fifo_stream+0x126>
    fifo_count = (tmp[0] << 8) | tmp[1];
 8001f6c:	7d3b      	ldrb	r3, [r7, #20]
 8001f6e:	b21b      	sxth	r3, r3
 8001f70:	021b      	lsls	r3, r3, #8
 8001f72:	b21a      	sxth	r2, r3
 8001f74:	7d7b      	ldrb	r3, [r7, #21]
 8001f76:	b21b      	sxth	r3, r3
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	b21b      	sxth	r3, r3
 8001f7c:	82fb      	strh	r3, [r7, #22]
    if (fifo_count < length) {
 8001f7e:	8afa      	ldrh	r2, [r7, #22]
 8001f80:	89fb      	ldrh	r3, [r7, #14]
 8001f82:	429a      	cmp	r2, r3
 8001f84:	d205      	bcs.n	8001f92 <mpu_read_fifo_stream+0x86>
        more[0] = 0;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2200      	movs	r2, #0
 8001f8a:	701a      	strb	r2, [r3, #0]
        return -1;
 8001f8c:	f04f 33ff 	mov.w	r3, #4294967295
 8001f90:	e04f      	b.n	8002032 <mpu_read_fifo_stream+0x126>
    }
    if (fifo_count > (st.hw->max_fifo >> 1)) {
 8001f92:	4b2a      	ldr	r3, [pc, #168]	@ (800203c <mpu_read_fifo_stream+0x130>)
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	885b      	ldrh	r3, [r3, #2]
 8001f98:	085b      	lsrs	r3, r3, #1
 8001f9a:	b29b      	uxth	r3, r3
 8001f9c:	8afa      	ldrh	r2, [r7, #22]
 8001f9e:	429a      	cmp	r2, r3
 8001fa0:	d923      	bls.n	8001fea <mpu_read_fifo_stream+0xde>
        /* FIFO is 50% full, better check overflow bit. */
        if (i2c_read(st.hw->addr, st.reg->int_status, 1, tmp))
 8001fa2:	4b26      	ldr	r3, [pc, #152]	@ (800203c <mpu_read_fifo_stream+0x130>)
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	781b      	ldrb	r3, [r3, #0]
 8001fa8:	005b      	lsls	r3, r3, #1
 8001faa:	b299      	uxth	r1, r3
 8001fac:	4b23      	ldr	r3, [pc, #140]	@ (800203c <mpu_read_fifo_stream+0x130>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	7c5b      	ldrb	r3, [r3, #17]
 8001fb2:	461a      	mov	r2, r3
 8001fb4:	2305      	movs	r3, #5
 8001fb6:	9302      	str	r3, [sp, #8]
 8001fb8:	2301      	movs	r3, #1
 8001fba:	9301      	str	r3, [sp, #4]
 8001fbc:	f107 0314 	add.w	r3, r7, #20
 8001fc0:	9300      	str	r3, [sp, #0]
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	481e      	ldr	r0, [pc, #120]	@ (8002040 <mpu_read_fifo_stream+0x134>)
 8001fc6:	f005 fe69 	bl	8007c9c <HAL_I2C_Mem_Read>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d002      	beq.n	8001fd6 <mpu_read_fifo_stream+0xca>
            return -1;
 8001fd0:	f04f 33ff 	mov.w	r3, #4294967295
 8001fd4:	e02d      	b.n	8002032 <mpu_read_fifo_stream+0x126>
        if (tmp[0] & BIT_FIFO_OVERFLOW) {
 8001fd6:	7d3b      	ldrb	r3, [r7, #20]
 8001fd8:	f003 0310 	and.w	r3, r3, #16
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d004      	beq.n	8001fea <mpu_read_fifo_stream+0xde>
            mpu_reset_fifo();
 8001fe0:	f7ff fa54 	bl	800148c <mpu_reset_fifo>
            return -2;
 8001fe4:	f06f 0301 	mvn.w	r3, #1
 8001fe8:	e023      	b.n	8002032 <mpu_read_fifo_stream+0x126>
        }
    }

    if (i2c_read(st.hw->addr, st.reg->fifo_r_w, length, data))
 8001fea:	4b14      	ldr	r3, [pc, #80]	@ (800203c <mpu_read_fifo_stream+0x130>)
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	781b      	ldrb	r3, [r3, #0]
 8001ff0:	005b      	lsls	r3, r3, #1
 8001ff2:	b299      	uxth	r1, r3
 8001ff4:	4b11      	ldr	r3, [pc, #68]	@ (800203c <mpu_read_fifo_stream+0x130>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	7adb      	ldrb	r3, [r3, #11]
 8001ffa:	461a      	mov	r2, r3
 8001ffc:	2305      	movs	r3, #5
 8001ffe:	9302      	str	r3, [sp, #8]
 8002000:	89fb      	ldrh	r3, [r7, #14]
 8002002:	9301      	str	r3, [sp, #4]
 8002004:	68bb      	ldr	r3, [r7, #8]
 8002006:	9300      	str	r3, [sp, #0]
 8002008:	2301      	movs	r3, #1
 800200a:	480d      	ldr	r0, [pc, #52]	@ (8002040 <mpu_read_fifo_stream+0x134>)
 800200c:	f005 fe46 	bl	8007c9c <HAL_I2C_Mem_Read>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d002      	beq.n	800201c <mpu_read_fifo_stream+0x110>
        return -1;
 8002016:	f04f 33ff 	mov.w	r3, #4294967295
 800201a:	e00a      	b.n	8002032 <mpu_read_fifo_stream+0x126>
    more[0] = fifo_count / length - 1;
 800201c:	8afa      	ldrh	r2, [r7, #22]
 800201e:	89fb      	ldrh	r3, [r7, #14]
 8002020:	fbb2 f3f3 	udiv	r3, r2, r3
 8002024:	b29b      	uxth	r3, r3
 8002026:	b2db      	uxtb	r3, r3
 8002028:	3b01      	subs	r3, #1
 800202a:	b2da      	uxtb	r2, r3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	701a      	strb	r2, [r3, #0]
    return 0;
 8002030:	2300      	movs	r3, #0
}
 8002032:	4618      	mov	r0, r3
 8002034:	3718      	adds	r7, #24
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	20000000 	.word	0x20000000
 8002040:	200002d4 	.word	0x200002d4

08002044 <mpu_set_bypass>:
 *  @brief      Set device to bypass mode.
 *  @param[in]  bypass_on   1 to enable bypass mode.
 *  @return     0 if successful.
 */
int mpu_set_bypass(unsigned char bypass_on)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b088      	sub	sp, #32
 8002048:	af04      	add	r7, sp, #16
 800204a:	4603      	mov	r3, r0
 800204c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.bypass_mode == bypass_on)
 800204e:	4b7a      	ldr	r3, [pc, #488]	@ (8002238 <mpu_set_bypass+0x1f4>)
 8002050:	7c9b      	ldrb	r3, [r3, #18]
 8002052:	79fa      	ldrb	r2, [r7, #7]
 8002054:	429a      	cmp	r2, r3
 8002056:	d101      	bne.n	800205c <mpu_set_bypass+0x18>
        return 0;
 8002058:	2300      	movs	r3, #0
 800205a:	e0e8      	b.n	800222e <mpu_set_bypass+0x1ea>

    if (bypass_on) {
 800205c:	79fb      	ldrb	r3, [r7, #7]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d06b      	beq.n	800213a <mpu_set_bypass+0xf6>
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8002062:	4b75      	ldr	r3, [pc, #468]	@ (8002238 <mpu_set_bypass+0x1f4>)
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	005b      	lsls	r3, r3, #1
 800206a:	b299      	uxth	r1, r3
 800206c:	4b72      	ldr	r3, [pc, #456]	@ (8002238 <mpu_set_bypass+0x1f4>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	791b      	ldrb	r3, [r3, #4]
 8002072:	461a      	mov	r2, r3
 8002074:	2305      	movs	r3, #5
 8002076:	9302      	str	r3, [sp, #8]
 8002078:	2301      	movs	r3, #1
 800207a:	9301      	str	r3, [sp, #4]
 800207c:	f107 030f 	add.w	r3, r7, #15
 8002080:	9300      	str	r3, [sp, #0]
 8002082:	2301      	movs	r3, #1
 8002084:	486d      	ldr	r0, [pc, #436]	@ (800223c <mpu_set_bypass+0x1f8>)
 8002086:	f005 fe09 	bl	8007c9c <HAL_I2C_Mem_Read>
 800208a:	4603      	mov	r3, r0
 800208c:	2b00      	cmp	r3, #0
 800208e:	d002      	beq.n	8002096 <mpu_set_bypass+0x52>
            return -1;
 8002090:	f04f 33ff 	mov.w	r3, #4294967295
 8002094:	e0cb      	b.n	800222e <mpu_set_bypass+0x1ea>
        tmp &= ~BIT_AUX_IF_EN;
 8002096:	7bfb      	ldrb	r3, [r7, #15]
 8002098:	f023 0320 	bic.w	r3, r3, #32
 800209c:	b2db      	uxtb	r3, r3
 800209e:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 80020a0:	4b65      	ldr	r3, [pc, #404]	@ (8002238 <mpu_set_bypass+0x1f4>)
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	781b      	ldrb	r3, [r3, #0]
 80020a6:	005b      	lsls	r3, r3, #1
 80020a8:	b299      	uxth	r1, r3
 80020aa:	4b63      	ldr	r3, [pc, #396]	@ (8002238 <mpu_set_bypass+0x1f4>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	791b      	ldrb	r3, [r3, #4]
 80020b0:	461a      	mov	r2, r3
 80020b2:	2305      	movs	r3, #5
 80020b4:	9302      	str	r3, [sp, #8]
 80020b6:	2301      	movs	r3, #1
 80020b8:	9301      	str	r3, [sp, #4]
 80020ba:	f107 030f 	add.w	r3, r7, #15
 80020be:	9300      	str	r3, [sp, #0]
 80020c0:	2301      	movs	r3, #1
 80020c2:	485e      	ldr	r0, [pc, #376]	@ (800223c <mpu_set_bypass+0x1f8>)
 80020c4:	f005 fcf0 	bl	8007aa8 <HAL_I2C_Mem_Write>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d002      	beq.n	80020d4 <mpu_set_bypass+0x90>
            return -1;
 80020ce:	f04f 33ff 	mov.w	r3, #4294967295
 80020d2:	e0ac      	b.n	800222e <mpu_set_bypass+0x1ea>
        delay_ms(3);
 80020d4:	2003      	movs	r0, #3
 80020d6:	f005 f825 	bl	8007124 <HAL_Delay>
        tmp = BIT_BYPASS_EN;
 80020da:	2302      	movs	r3, #2
 80020dc:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.active_low_int)
 80020de:	4b56      	ldr	r3, [pc, #344]	@ (8002238 <mpu_set_bypass+0x1f4>)
 80020e0:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d004      	beq.n	80020f2 <mpu_set_bypass+0xae>
            tmp |= BIT_ACTL;
 80020e8:	7bfb      	ldrb	r3, [r7, #15]
 80020ea:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80020ee:	b2db      	uxtb	r3, r3
 80020f0:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 80020f2:	4b51      	ldr	r3, [pc, #324]	@ (8002238 <mpu_set_bypass+0x1f4>)
 80020f4:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d004      	beq.n	8002106 <mpu_set_bypass+0xc2>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 80020fc:	7bfb      	ldrb	r3, [r7, #15]
 80020fe:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8002102:	b2db      	uxtb	r3, r3
 8002104:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8002106:	4b4c      	ldr	r3, [pc, #304]	@ (8002238 <mpu_set_bypass+0x1f4>)
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	005b      	lsls	r3, r3, #1
 800210e:	b299      	uxth	r1, r3
 8002110:	4b49      	ldr	r3, [pc, #292]	@ (8002238 <mpu_set_bypass+0x1f4>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	7d1b      	ldrb	r3, [r3, #20]
 8002116:	461a      	mov	r2, r3
 8002118:	2305      	movs	r3, #5
 800211a:	9302      	str	r3, [sp, #8]
 800211c:	2301      	movs	r3, #1
 800211e:	9301      	str	r3, [sp, #4]
 8002120:	f107 030f 	add.w	r3, r7, #15
 8002124:	9300      	str	r3, [sp, #0]
 8002126:	2301      	movs	r3, #1
 8002128:	4844      	ldr	r0, [pc, #272]	@ (800223c <mpu_set_bypass+0x1f8>)
 800212a:	f005 fcbd 	bl	8007aa8 <HAL_I2C_Mem_Write>
 800212e:	4603      	mov	r3, r0
 8002130:	2b00      	cmp	r3, #0
 8002132:	d078      	beq.n	8002226 <mpu_set_bypass+0x1e2>
            return -1;
 8002134:	f04f 33ff 	mov.w	r3, #4294967295
 8002138:	e079      	b.n	800222e <mpu_set_bypass+0x1ea>
    } else {
        /* Enable I2C master mode if compass is being used. */
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 800213a:	4b3f      	ldr	r3, [pc, #252]	@ (8002238 <mpu_set_bypass+0x1f4>)
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	005b      	lsls	r3, r3, #1
 8002142:	b299      	uxth	r1, r3
 8002144:	4b3c      	ldr	r3, [pc, #240]	@ (8002238 <mpu_set_bypass+0x1f4>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	791b      	ldrb	r3, [r3, #4]
 800214a:	461a      	mov	r2, r3
 800214c:	2305      	movs	r3, #5
 800214e:	9302      	str	r3, [sp, #8]
 8002150:	2301      	movs	r3, #1
 8002152:	9301      	str	r3, [sp, #4]
 8002154:	f107 030f 	add.w	r3, r7, #15
 8002158:	9300      	str	r3, [sp, #0]
 800215a:	2301      	movs	r3, #1
 800215c:	4837      	ldr	r0, [pc, #220]	@ (800223c <mpu_set_bypass+0x1f8>)
 800215e:	f005 fd9d 	bl	8007c9c <HAL_I2C_Mem_Read>
 8002162:	4603      	mov	r3, r0
 8002164:	2b00      	cmp	r3, #0
 8002166:	d002      	beq.n	800216e <mpu_set_bypass+0x12a>
            return -1;
 8002168:	f04f 33ff 	mov.w	r3, #4294967295
 800216c:	e05f      	b.n	800222e <mpu_set_bypass+0x1ea>
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 800216e:	4b32      	ldr	r3, [pc, #200]	@ (8002238 <mpu_set_bypass+0x1f4>)
 8002170:	7a9b      	ldrb	r3, [r3, #10]
 8002172:	f003 0301 	and.w	r3, r3, #1
 8002176:	2b00      	cmp	r3, #0
 8002178:	d005      	beq.n	8002186 <mpu_set_bypass+0x142>
            tmp |= BIT_AUX_IF_EN;
 800217a:	7bfb      	ldrb	r3, [r7, #15]
 800217c:	f043 0320 	orr.w	r3, r3, #32
 8002180:	b2db      	uxtb	r3, r3
 8002182:	73fb      	strb	r3, [r7, #15]
 8002184:	e004      	b.n	8002190 <mpu_set_bypass+0x14c>
        else
            tmp &= ~BIT_AUX_IF_EN;
 8002186:	7bfb      	ldrb	r3, [r7, #15]
 8002188:	f023 0320 	bic.w	r3, r3, #32
 800218c:	b2db      	uxtb	r3, r3
 800218e:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8002190:	4b29      	ldr	r3, [pc, #164]	@ (8002238 <mpu_set_bypass+0x1f4>)
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	781b      	ldrb	r3, [r3, #0]
 8002196:	005b      	lsls	r3, r3, #1
 8002198:	b299      	uxth	r1, r3
 800219a:	4b27      	ldr	r3, [pc, #156]	@ (8002238 <mpu_set_bypass+0x1f4>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	791b      	ldrb	r3, [r3, #4]
 80021a0:	461a      	mov	r2, r3
 80021a2:	2305      	movs	r3, #5
 80021a4:	9302      	str	r3, [sp, #8]
 80021a6:	2301      	movs	r3, #1
 80021a8:	9301      	str	r3, [sp, #4]
 80021aa:	f107 030f 	add.w	r3, r7, #15
 80021ae:	9300      	str	r3, [sp, #0]
 80021b0:	2301      	movs	r3, #1
 80021b2:	4822      	ldr	r0, [pc, #136]	@ (800223c <mpu_set_bypass+0x1f8>)
 80021b4:	f005 fc78 	bl	8007aa8 <HAL_I2C_Mem_Write>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d002      	beq.n	80021c4 <mpu_set_bypass+0x180>
            return -1;
 80021be:	f04f 33ff 	mov.w	r3, #4294967295
 80021c2:	e034      	b.n	800222e <mpu_set_bypass+0x1ea>
        delay_ms(3);
 80021c4:	2003      	movs	r0, #3
 80021c6:	f004 ffad 	bl	8007124 <HAL_Delay>
        if (st.chip_cfg.active_low_int)
 80021ca:	4b1b      	ldr	r3, [pc, #108]	@ (8002238 <mpu_set_bypass+0x1f4>)
 80021cc:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d002      	beq.n	80021da <mpu_set_bypass+0x196>
            tmp = BIT_ACTL;
 80021d4:	2380      	movs	r3, #128	@ 0x80
 80021d6:	73fb      	strb	r3, [r7, #15]
 80021d8:	e001      	b.n	80021de <mpu_set_bypass+0x19a>
        else
            tmp = 0;
 80021da:	2300      	movs	r3, #0
 80021dc:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 80021de:	4b16      	ldr	r3, [pc, #88]	@ (8002238 <mpu_set_bypass+0x1f4>)
 80021e0:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d004      	beq.n	80021f2 <mpu_set_bypass+0x1ae>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 80021e8:	7bfb      	ldrb	r3, [r7, #15]
 80021ea:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 80021f2:	4b11      	ldr	r3, [pc, #68]	@ (8002238 <mpu_set_bypass+0x1f4>)
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	781b      	ldrb	r3, [r3, #0]
 80021f8:	005b      	lsls	r3, r3, #1
 80021fa:	b299      	uxth	r1, r3
 80021fc:	4b0e      	ldr	r3, [pc, #56]	@ (8002238 <mpu_set_bypass+0x1f4>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	7d1b      	ldrb	r3, [r3, #20]
 8002202:	461a      	mov	r2, r3
 8002204:	2305      	movs	r3, #5
 8002206:	9302      	str	r3, [sp, #8]
 8002208:	2301      	movs	r3, #1
 800220a:	9301      	str	r3, [sp, #4]
 800220c:	f107 030f 	add.w	r3, r7, #15
 8002210:	9300      	str	r3, [sp, #0]
 8002212:	2301      	movs	r3, #1
 8002214:	4809      	ldr	r0, [pc, #36]	@ (800223c <mpu_set_bypass+0x1f8>)
 8002216:	f005 fc47 	bl	8007aa8 <HAL_I2C_Mem_Write>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d002      	beq.n	8002226 <mpu_set_bypass+0x1e2>
            return -1;
 8002220:	f04f 33ff 	mov.w	r3, #4294967295
 8002224:	e003      	b.n	800222e <mpu_set_bypass+0x1ea>
    }
    st.chip_cfg.bypass_mode = bypass_on;
 8002226:	4a04      	ldr	r2, [pc, #16]	@ (8002238 <mpu_set_bypass+0x1f4>)
 8002228:	79fb      	ldrb	r3, [r7, #7]
 800222a:	7493      	strb	r3, [r2, #18]
    return 0;
 800222c:	2300      	movs	r3, #0
}
 800222e:	4618      	mov	r0, r3
 8002230:	3710      	adds	r7, #16
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	20000000 	.word	0x20000000
 800223c:	200002d4 	.word	0x200002d4

08002240 <mpu_set_int_latched>:
 *  Any MPU register will clear the interrupt.
 *  @param[in]  enable  1 to enable, 0 to disable.
 *  @return     0 if successful.
 */
int mpu_set_int_latched(unsigned char enable)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b088      	sub	sp, #32
 8002244:	af04      	add	r7, sp, #16
 8002246:	4603      	mov	r3, r0
 8002248:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.latched_int == enable)
 800224a:	4b23      	ldr	r3, [pc, #140]	@ (80022d8 <mpu_set_int_latched+0x98>)
 800224c:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8002250:	79fa      	ldrb	r2, [r7, #7]
 8002252:	429a      	cmp	r2, r3
 8002254:	d101      	bne.n	800225a <mpu_set_int_latched+0x1a>
        return 0;
 8002256:	2300      	movs	r3, #0
 8002258:	e039      	b.n	80022ce <mpu_set_int_latched+0x8e>

    if (enable)
 800225a:	79fb      	ldrb	r3, [r7, #7]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d002      	beq.n	8002266 <mpu_set_int_latched+0x26>
        tmp = BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8002260:	2330      	movs	r3, #48	@ 0x30
 8002262:	73fb      	strb	r3, [r7, #15]
 8002264:	e001      	b.n	800226a <mpu_set_int_latched+0x2a>
    else
        tmp = 0;
 8002266:	2300      	movs	r3, #0
 8002268:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.bypass_mode)
 800226a:	4b1b      	ldr	r3, [pc, #108]	@ (80022d8 <mpu_set_int_latched+0x98>)
 800226c:	7c9b      	ldrb	r3, [r3, #18]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d004      	beq.n	800227c <mpu_set_int_latched+0x3c>
        tmp |= BIT_BYPASS_EN;
 8002272:	7bfb      	ldrb	r3, [r7, #15]
 8002274:	f043 0302 	orr.w	r3, r3, #2
 8002278:	b2db      	uxtb	r3, r3
 800227a:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.active_low_int)
 800227c:	4b16      	ldr	r3, [pc, #88]	@ (80022d8 <mpu_set_int_latched+0x98>)
 800227e:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8002282:	2b00      	cmp	r3, #0
 8002284:	d004      	beq.n	8002290 <mpu_set_int_latched+0x50>
        tmp |= BIT_ACTL;
 8002286:	7bfb      	ldrb	r3, [r7, #15]
 8002288:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800228c:	b2db      	uxtb	r3, r3
 800228e:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8002290:	4b11      	ldr	r3, [pc, #68]	@ (80022d8 <mpu_set_int_latched+0x98>)
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	781b      	ldrb	r3, [r3, #0]
 8002296:	005b      	lsls	r3, r3, #1
 8002298:	b299      	uxth	r1, r3
 800229a:	4b0f      	ldr	r3, [pc, #60]	@ (80022d8 <mpu_set_int_latched+0x98>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	7d1b      	ldrb	r3, [r3, #20]
 80022a0:	461a      	mov	r2, r3
 80022a2:	2305      	movs	r3, #5
 80022a4:	9302      	str	r3, [sp, #8]
 80022a6:	2301      	movs	r3, #1
 80022a8:	9301      	str	r3, [sp, #4]
 80022aa:	f107 030f 	add.w	r3, r7, #15
 80022ae:	9300      	str	r3, [sp, #0]
 80022b0:	2301      	movs	r3, #1
 80022b2:	480a      	ldr	r0, [pc, #40]	@ (80022dc <mpu_set_int_latched+0x9c>)
 80022b4:	f005 fbf8 	bl	8007aa8 <HAL_I2C_Mem_Write>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d002      	beq.n	80022c4 <mpu_set_int_latched+0x84>
        return -1;
 80022be:	f04f 33ff 	mov.w	r3, #4294967295
 80022c2:	e004      	b.n	80022ce <mpu_set_int_latched+0x8e>
    st.chip_cfg.latched_int = enable;
 80022c4:	4a04      	ldr	r2, [pc, #16]	@ (80022d8 <mpu_set_int_latched+0x98>)
 80022c6:	79fb      	ldrb	r3, [r7, #7]
 80022c8:	f882 3023 	strb.w	r3, [r2, #35]	@ 0x23
    return 0;
 80022cc:	2300      	movs	r3, #0
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	3710      	adds	r7, #16
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	20000000 	.word	0x20000000
 80022dc:	200002d4 	.word	0x200002d4

080022e0 <get_accel_prod_shift>:

#ifdef MPU6050
static int get_accel_prod_shift(float *st_shift)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b08a      	sub	sp, #40	@ 0x28
 80022e4:	af04      	add	r7, sp, #16
 80022e6:	6078      	str	r0, [r7, #4]
    unsigned char tmp[4], shift_code[3], ii;

    if (i2c_read(st.hw->addr, 0x0D, 4, tmp))
 80022e8:	4b45      	ldr	r3, [pc, #276]	@ (8002400 <get_accel_prod_shift+0x120>)
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	781b      	ldrb	r3, [r3, #0]
 80022ee:	005b      	lsls	r3, r3, #1
 80022f0:	b299      	uxth	r1, r3
 80022f2:	2305      	movs	r3, #5
 80022f4:	9302      	str	r3, [sp, #8]
 80022f6:	2304      	movs	r3, #4
 80022f8:	9301      	str	r3, [sp, #4]
 80022fa:	f107 0310 	add.w	r3, r7, #16
 80022fe:	9300      	str	r3, [sp, #0]
 8002300:	2301      	movs	r3, #1
 8002302:	220d      	movs	r2, #13
 8002304:	483f      	ldr	r0, [pc, #252]	@ (8002404 <get_accel_prod_shift+0x124>)
 8002306:	f005 fcc9 	bl	8007c9c <HAL_I2C_Mem_Read>
 800230a:	4603      	mov	r3, r0
 800230c:	2b00      	cmp	r3, #0
 800230e:	d001      	beq.n	8002314 <get_accel_prod_shift+0x34>
        return 0x07;
 8002310:	2307      	movs	r3, #7
 8002312:	e071      	b.n	80023f8 <get_accel_prod_shift+0x118>

    shift_code[0] = ((tmp[0] & 0xE0) >> 3) | ((tmp[3] & 0x30) >> 4);
 8002314:	7c3b      	ldrb	r3, [r7, #16]
 8002316:	10db      	asrs	r3, r3, #3
 8002318:	b25b      	sxtb	r3, r3
 800231a:	f003 031c 	and.w	r3, r3, #28
 800231e:	b25a      	sxtb	r2, r3
 8002320:	7cfb      	ldrb	r3, [r7, #19]
 8002322:	111b      	asrs	r3, r3, #4
 8002324:	b25b      	sxtb	r3, r3
 8002326:	f003 0303 	and.w	r3, r3, #3
 800232a:	b25b      	sxtb	r3, r3
 800232c:	4313      	orrs	r3, r2
 800232e:	b25b      	sxtb	r3, r3
 8002330:	b2db      	uxtb	r3, r3
 8002332:	733b      	strb	r3, [r7, #12]
    shift_code[1] = ((tmp[1] & 0xE0) >> 3) | ((tmp[3] & 0x0C) >> 2);
 8002334:	7c7b      	ldrb	r3, [r7, #17]
 8002336:	10db      	asrs	r3, r3, #3
 8002338:	b25b      	sxtb	r3, r3
 800233a:	f003 031c 	and.w	r3, r3, #28
 800233e:	b25a      	sxtb	r2, r3
 8002340:	7cfb      	ldrb	r3, [r7, #19]
 8002342:	109b      	asrs	r3, r3, #2
 8002344:	b25b      	sxtb	r3, r3
 8002346:	f003 0303 	and.w	r3, r3, #3
 800234a:	b25b      	sxtb	r3, r3
 800234c:	4313      	orrs	r3, r2
 800234e:	b25b      	sxtb	r3, r3
 8002350:	b2db      	uxtb	r3, r3
 8002352:	737b      	strb	r3, [r7, #13]
    shift_code[2] = ((tmp[2] & 0xE0) >> 3) | (tmp[3] & 0x03);
 8002354:	7cbb      	ldrb	r3, [r7, #18]
 8002356:	10db      	asrs	r3, r3, #3
 8002358:	b25b      	sxtb	r3, r3
 800235a:	f003 031c 	and.w	r3, r3, #28
 800235e:	b25a      	sxtb	r2, r3
 8002360:	7cfb      	ldrb	r3, [r7, #19]
 8002362:	b25b      	sxtb	r3, r3
 8002364:	f003 0303 	and.w	r3, r3, #3
 8002368:	b25b      	sxtb	r3, r3
 800236a:	4313      	orrs	r3, r2
 800236c:	b25b      	sxtb	r3, r3
 800236e:	b2db      	uxtb	r3, r3
 8002370:	73bb      	strb	r3, [r7, #14]
    for (ii = 0; ii < 3; ii++) {
 8002372:	2300      	movs	r3, #0
 8002374:	75fb      	strb	r3, [r7, #23]
 8002376:	e03b      	b.n	80023f0 <get_accel_prod_shift+0x110>
        if (!shift_code[ii]) {
 8002378:	7dfb      	ldrb	r3, [r7, #23]
 800237a:	3318      	adds	r3, #24
 800237c:	443b      	add	r3, r7
 800237e:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d107      	bne.n	8002396 <get_accel_prod_shift+0xb6>
            st_shift[ii] = 0.f;
 8002386:	7dfb      	ldrb	r3, [r7, #23]
 8002388:	009b      	lsls	r3, r3, #2
 800238a:	687a      	ldr	r2, [r7, #4]
 800238c:	4413      	add	r3, r2
 800238e:	f04f 0200 	mov.w	r2, #0
 8002392:	601a      	str	r2, [r3, #0]
            continue;
 8002394:	e029      	b.n	80023ea <get_accel_prod_shift+0x10a>
        }
        /* Equivalent to..
         * st_shift[ii] = 0.34f * powf(0.92f/0.34f, (shift_code[ii]-1) / 30.f)
         */
        st_shift[ii] = 0.34f;
 8002396:	7dfb      	ldrb	r3, [r7, #23]
 8002398:	009b      	lsls	r3, r3, #2
 800239a:	687a      	ldr	r2, [r7, #4]
 800239c:	4413      	add	r3, r2
 800239e:	4a1a      	ldr	r2, [pc, #104]	@ (8002408 <get_accel_prod_shift+0x128>)
 80023a0:	601a      	str	r2, [r3, #0]
        while (--shift_code[ii])
 80023a2:	e00f      	b.n	80023c4 <get_accel_prod_shift+0xe4>
            st_shift[ii] *= 1.034f;
 80023a4:	7dfb      	ldrb	r3, [r7, #23]
 80023a6:	009b      	lsls	r3, r3, #2
 80023a8:	687a      	ldr	r2, [r7, #4]
 80023aa:	4413      	add	r3, r2
 80023ac:	edd3 7a00 	vldr	s15, [r3]
 80023b0:	7dfb      	ldrb	r3, [r7, #23]
 80023b2:	009b      	lsls	r3, r3, #2
 80023b4:	687a      	ldr	r2, [r7, #4]
 80023b6:	4413      	add	r3, r2
 80023b8:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800240c <get_accel_prod_shift+0x12c>
 80023bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023c0:	edc3 7a00 	vstr	s15, [r3]
        while (--shift_code[ii])
 80023c4:	7dfb      	ldrb	r3, [r7, #23]
 80023c6:	f103 0218 	add.w	r2, r3, #24
 80023ca:	443a      	add	r2, r7
 80023cc:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 80023d0:	3a01      	subs	r2, #1
 80023d2:	b2d1      	uxtb	r1, r2
 80023d4:	f103 0218 	add.w	r2, r3, #24
 80023d8:	443a      	add	r2, r7
 80023da:	f802 1c0c 	strb.w	r1, [r2, #-12]
 80023de:	3318      	adds	r3, #24
 80023e0:	443b      	add	r3, r7
 80023e2:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d1dc      	bne.n	80023a4 <get_accel_prod_shift+0xc4>
    for (ii = 0; ii < 3; ii++) {
 80023ea:	7dfb      	ldrb	r3, [r7, #23]
 80023ec:	3301      	adds	r3, #1
 80023ee:	75fb      	strb	r3, [r7, #23]
 80023f0:	7dfb      	ldrb	r3, [r7, #23]
 80023f2:	2b02      	cmp	r3, #2
 80023f4:	d9c0      	bls.n	8002378 <get_accel_prod_shift+0x98>
    }
    return 0;
 80023f6:	2300      	movs	r3, #0
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	3718      	adds	r7, #24
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}
 8002400:	20000000 	.word	0x20000000
 8002404:	200002d4 	.word	0x200002d4
 8002408:	3eae147b 	.word	0x3eae147b
 800240c:	3f845a1d 	.word	0x3f845a1d

08002410 <accel_self_test>:

static int accel_self_test(long *bias_regular, long *bias_st)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b08a      	sub	sp, #40	@ 0x28
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
 8002418:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 800241a:	2300      	movs	r3, #0
 800241c:	623b      	str	r3, [r7, #32]
    float st_shift[3], st_shift_cust, st_shift_var;

    get_accel_prod_shift(st_shift);
 800241e:	f107 030c 	add.w	r3, r7, #12
 8002422:	4618      	mov	r0, r3
 8002424:	f7ff ff5c 	bl	80022e0 <get_accel_prod_shift>
    for(jj = 0; jj < 3; jj++) {
 8002428:	2300      	movs	r3, #0
 800242a:	627b      	str	r3, [r7, #36]	@ 0x24
 800242c:	e063      	b.n	80024f6 <accel_self_test+0xe6>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 800242e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002430:	009b      	lsls	r3, r3, #2
 8002432:	687a      	ldr	r2, [r7, #4]
 8002434:	4413      	add	r3, r2
 8002436:	681a      	ldr	r2, [r3, #0]
 8002438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800243a:	009b      	lsls	r3, r3, #2
 800243c:	6839      	ldr	r1, [r7, #0]
 800243e:	440b      	add	r3, r1
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	1ad3      	subs	r3, r2, r3
 8002444:	2b00      	cmp	r3, #0
 8002446:	bfb8      	it	lt
 8002448:	425b      	neglt	r3, r3
 800244a:	ee07 3a90 	vmov	s15, r3
 800244e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002452:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 8002508 <accel_self_test+0xf8>
 8002456:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800245a:	edc7 7a07 	vstr	s15, [r7, #28]
        if (st_shift[jj]) {
 800245e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002460:	009b      	lsls	r3, r3, #2
 8002462:	3328      	adds	r3, #40	@ 0x28
 8002464:	443b      	add	r3, r7
 8002466:	3b1c      	subs	r3, #28
 8002468:	edd3 7a00 	vldr	s15, [r3]
 800246c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002470:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002474:	d023      	beq.n	80024be <accel_self_test+0xae>
            st_shift_var = st_shift_cust / st_shift[jj] - 1.f;
 8002476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002478:	009b      	lsls	r3, r3, #2
 800247a:	3328      	adds	r3, #40	@ 0x28
 800247c:	443b      	add	r3, r7
 800247e:	3b1c      	subs	r3, #28
 8002480:	ed93 7a00 	vldr	s14, [r3]
 8002484:	edd7 6a07 	vldr	s13, [r7, #28]
 8002488:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800248c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002490:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002494:	edc7 7a06 	vstr	s15, [r7, #24]
            if (fabs(st_shift_var) > test.max_accel_var)
 8002498:	edd7 7a06 	vldr	s15, [r7, #24]
 800249c:	eef0 7ae7 	vabs.f32	s15, s15
 80024a0:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 800250c <accel_self_test+0xfc>
 80024a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024ac:	dd20      	ble.n	80024f0 <accel_self_test+0xe0>
                result |= 1 << jj;
 80024ae:	2201      	movs	r2, #1
 80024b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024b2:	fa02 f303 	lsl.w	r3, r2, r3
 80024b6:	6a3a      	ldr	r2, [r7, #32]
 80024b8:	4313      	orrs	r3, r2
 80024ba:	623b      	str	r3, [r7, #32]
 80024bc:	e018      	b.n	80024f0 <accel_self_test+0xe0>
        } else if ((st_shift_cust < test.min_g) ||
 80024be:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8002510 <accel_self_test+0x100>
 80024c2:	edd7 7a07 	vldr	s15, [r7, #28]
 80024c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024ce:	d408      	bmi.n	80024e2 <accel_self_test+0xd2>
            (st_shift_cust > test.max_g))
 80024d0:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8002514 <accel_self_test+0x104>
        } else if ((st_shift_cust < test.min_g) ||
 80024d4:	edd7 7a07 	vldr	s15, [r7, #28]
 80024d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024e0:	dd06      	ble.n	80024f0 <accel_self_test+0xe0>
            result |= 1 << jj;
 80024e2:	2201      	movs	r2, #1
 80024e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024e6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ea:	6a3a      	ldr	r2, [r7, #32]
 80024ec:	4313      	orrs	r3, r2
 80024ee:	623b      	str	r3, [r7, #32]
    for(jj = 0; jj < 3; jj++) {
 80024f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024f2:	3301      	adds	r3, #1
 80024f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80024f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024f8:	2b02      	cmp	r3, #2
 80024fa:	dd98      	ble.n	800242e <accel_self_test+0x1e>
    }

    return result;
 80024fc:	6a3b      	ldr	r3, [r7, #32]
}
 80024fe:	4618      	mov	r0, r3
 8002500:	3728      	adds	r7, #40	@ 0x28
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	47800000 	.word	0x47800000
 800250c:	3e0f5c29 	.word	0x3e0f5c29
 8002510:	3e99999a 	.word	0x3e99999a
 8002514:	3f733333 	.word	0x3f733333

08002518 <gyro_self_test>:

static int gyro_self_test(long *bias_regular, long *bias_st)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b08c      	sub	sp, #48	@ 0x30
 800251c:	af04      	add	r7, sp, #16
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 8002522:	2300      	movs	r3, #0
 8002524:	61bb      	str	r3, [r7, #24]
    unsigned char tmp[3];
    float st_shift, st_shift_cust, st_shift_var;

    if (i2c_read(st.hw->addr, 0x0D, 3, tmp))
 8002526:	4b59      	ldr	r3, [pc, #356]	@ (800268c <gyro_self_test+0x174>)
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	781b      	ldrb	r3, [r3, #0]
 800252c:	005b      	lsls	r3, r3, #1
 800252e:	b299      	uxth	r1, r3
 8002530:	2305      	movs	r3, #5
 8002532:	9302      	str	r3, [sp, #8]
 8002534:	2303      	movs	r3, #3
 8002536:	9301      	str	r3, [sp, #4]
 8002538:	f107 0308 	add.w	r3, r7, #8
 800253c:	9300      	str	r3, [sp, #0]
 800253e:	2301      	movs	r3, #1
 8002540:	220d      	movs	r2, #13
 8002542:	4853      	ldr	r0, [pc, #332]	@ (8002690 <gyro_self_test+0x178>)
 8002544:	f005 fbaa 	bl	8007c9c <HAL_I2C_Mem_Read>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d001      	beq.n	8002552 <gyro_self_test+0x3a>
        return 0x07;
 800254e:	2307      	movs	r3, #7
 8002550:	e097      	b.n	8002682 <gyro_self_test+0x16a>

    tmp[0] &= 0x1F;
 8002552:	7a3b      	ldrb	r3, [r7, #8]
 8002554:	f003 031f 	and.w	r3, r3, #31
 8002558:	b2db      	uxtb	r3, r3
 800255a:	723b      	strb	r3, [r7, #8]
    tmp[1] &= 0x1F;
 800255c:	7a7b      	ldrb	r3, [r7, #9]
 800255e:	f003 031f 	and.w	r3, r3, #31
 8002562:	b2db      	uxtb	r3, r3
 8002564:	727b      	strb	r3, [r7, #9]
    tmp[2] &= 0x1F;
 8002566:	7abb      	ldrb	r3, [r7, #10]
 8002568:	f003 031f 	and.w	r3, r3, #31
 800256c:	b2db      	uxtb	r3, r3
 800256e:	72bb      	strb	r3, [r7, #10]

    for (jj = 0; jj < 3; jj++) {
 8002570:	2300      	movs	r3, #0
 8002572:	61fb      	str	r3, [r7, #28]
 8002574:	e080      	b.n	8002678 <gyro_self_test+0x160>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 8002576:	69fb      	ldr	r3, [r7, #28]
 8002578:	009b      	lsls	r3, r3, #2
 800257a:	687a      	ldr	r2, [r7, #4]
 800257c:	4413      	add	r3, r2
 800257e:	681a      	ldr	r2, [r3, #0]
 8002580:	69fb      	ldr	r3, [r7, #28]
 8002582:	009b      	lsls	r3, r3, #2
 8002584:	6839      	ldr	r1, [r7, #0]
 8002586:	440b      	add	r3, r1
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	1ad3      	subs	r3, r2, r3
 800258c:	2b00      	cmp	r3, #0
 800258e:	bfb8      	it	lt
 8002590:	425b      	neglt	r3, r3
 8002592:	ee07 3a90 	vmov	s15, r3
 8002596:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800259a:	eddf 6a3e 	vldr	s13, [pc, #248]	@ 8002694 <gyro_self_test+0x17c>
 800259e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80025a2:	edc7 7a04 	vstr	s15, [r7, #16]
        if (tmp[jj]) {
 80025a6:	f107 0208 	add.w	r2, r7, #8
 80025aa:	69fb      	ldr	r3, [r7, #28]
 80025ac:	4413      	add	r3, r2
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d045      	beq.n	8002640 <gyro_self_test+0x128>
            st_shift = 3275.f / test.gyro_sens;
 80025b4:	eddf 7a38 	vldr	s15, [pc, #224]	@ 8002698 <gyro_self_test+0x180>
 80025b8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80025bc:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800269c <gyro_self_test+0x184>
 80025c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80025c4:	edc7 7a05 	vstr	s15, [r7, #20]
            while (--tmp[jj])
 80025c8:	e007      	b.n	80025da <gyro_self_test+0xc2>
                st_shift *= 1.046f;
 80025ca:	edd7 7a05 	vldr	s15, [r7, #20]
 80025ce:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80026a0 <gyro_self_test+0x188>
 80025d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025d6:	edc7 7a05 	vstr	s15, [r7, #20]
            while (--tmp[jj])
 80025da:	f107 0208 	add.w	r2, r7, #8
 80025de:	69fb      	ldr	r3, [r7, #28]
 80025e0:	4413      	add	r3, r2
 80025e2:	781b      	ldrb	r3, [r3, #0]
 80025e4:	3b01      	subs	r3, #1
 80025e6:	b2d9      	uxtb	r1, r3
 80025e8:	f107 0208 	add.w	r2, r7, #8
 80025ec:	69fb      	ldr	r3, [r7, #28]
 80025ee:	4413      	add	r3, r2
 80025f0:	460a      	mov	r2, r1
 80025f2:	701a      	strb	r2, [r3, #0]
 80025f4:	f107 0208 	add.w	r2, r7, #8
 80025f8:	69fb      	ldr	r3, [r7, #28]
 80025fa:	4413      	add	r3, r2
 80025fc:	781b      	ldrb	r3, [r3, #0]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d1e3      	bne.n	80025ca <gyro_self_test+0xb2>
            st_shift_var = st_shift_cust / st_shift - 1.f;
 8002602:	edd7 6a04 	vldr	s13, [r7, #16]
 8002606:	ed97 7a05 	vldr	s14, [r7, #20]
 800260a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800260e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002612:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002616:	edc7 7a03 	vstr	s15, [r7, #12]
            if (fabs(st_shift_var) > test.max_gyro_var)
 800261a:	edd7 7a03 	vldr	s15, [r7, #12]
 800261e:	eef0 7ae7 	vabs.f32	s15, s15
 8002622:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 80026a4 <gyro_self_test+0x18c>
 8002626:	eef4 7ac7 	vcmpe.f32	s15, s14
 800262a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800262e:	dd20      	ble.n	8002672 <gyro_self_test+0x15a>
                result |= 1 << jj;
 8002630:	2201      	movs	r2, #1
 8002632:	69fb      	ldr	r3, [r7, #28]
 8002634:	fa02 f303 	lsl.w	r3, r2, r3
 8002638:	69ba      	ldr	r2, [r7, #24]
 800263a:	4313      	orrs	r3, r2
 800263c:	61bb      	str	r3, [r7, #24]
 800263e:	e018      	b.n	8002672 <gyro_self_test+0x15a>
        } else if ((st_shift_cust < test.min_dps) ||
 8002640:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002644:	edd7 7a04 	vldr	s15, [r7, #16]
 8002648:	eef4 7ac7 	vcmpe.f32	s15, s14
 800264c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002650:	d408      	bmi.n	8002664 <gyro_self_test+0x14c>
            (st_shift_cust > test.max_dps))
 8002652:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 80026a8 <gyro_self_test+0x190>
        } else if ((st_shift_cust < test.min_dps) ||
 8002656:	edd7 7a04 	vldr	s15, [r7, #16]
 800265a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800265e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002662:	dd06      	ble.n	8002672 <gyro_self_test+0x15a>
            result |= 1 << jj;
 8002664:	2201      	movs	r2, #1
 8002666:	69fb      	ldr	r3, [r7, #28]
 8002668:	fa02 f303 	lsl.w	r3, r2, r3
 800266c:	69ba      	ldr	r2, [r7, #24]
 800266e:	4313      	orrs	r3, r2
 8002670:	61bb      	str	r3, [r7, #24]
    for (jj = 0; jj < 3; jj++) {
 8002672:	69fb      	ldr	r3, [r7, #28]
 8002674:	3301      	adds	r3, #1
 8002676:	61fb      	str	r3, [r7, #28]
 8002678:	69fb      	ldr	r3, [r7, #28]
 800267a:	2b02      	cmp	r3, #2
 800267c:	f77f af7b 	ble.w	8002576 <gyro_self_test+0x5e>
    }
    return result;
 8002680:	69bb      	ldr	r3, [r7, #24]
}
 8002682:	4618      	mov	r0, r3
 8002684:	3720      	adds	r7, #32
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	20000000 	.word	0x20000000
 8002690:	200002d4 	.word	0x200002d4
 8002694:	47800000 	.word	0x47800000
 8002698:	00000083 	.word	0x00000083
 800269c:	454cb000 	.word	0x454cb000
 80026a0:	3f85e354 	.word	0x3f85e354
 80026a4:	3e0f5c29 	.word	0x3e0f5c29
 80026a8:	42d20000 	.word	0x42d20000

080026ac <get_st_biases>:
}
#endif
#endif

static int get_st_biases(long *gyro, long *accel, unsigned char hw_test)
{
 80026ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80026b0:	b0bc      	sub	sp, #240	@ 0xf0
 80026b2:	af04      	add	r7, sp, #16
 80026b4:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
 80026b8:	f8c7 10b0 	str.w	r1, [r7, #176]	@ 0xb0
 80026bc:	4613      	mov	r3, r2
 80026be:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
    unsigned char data[MAX_PACKET_LENGTH];
    unsigned char packet_count, ii;
    unsigned short fifo_count;

    data[0] = 0x01;
 80026c2:	2301      	movs	r3, #1
 80026c4:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    data[1] = 0;
 80026c8:	2300      	movs	r3, #0
 80026ca:	f887 30cd 	strb.w	r3, [r7, #205]	@ 0xcd
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, data))
 80026ce:	4b9c      	ldr	r3, [pc, #624]	@ (8002940 <get_st_biases+0x294>)
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	781b      	ldrb	r3, [r3, #0]
 80026d4:	005b      	lsls	r3, r3, #1
 80026d6:	b299      	uxth	r1, r3
 80026d8:	4b99      	ldr	r3, [pc, #612]	@ (8002940 <get_st_biases+0x294>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	7c9b      	ldrb	r3, [r3, #18]
 80026de:	461a      	mov	r2, r3
 80026e0:	2305      	movs	r3, #5
 80026e2:	9302      	str	r3, [sp, #8]
 80026e4:	2302      	movs	r3, #2
 80026e6:	9301      	str	r3, [sp, #4]
 80026e8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80026ec:	9300      	str	r3, [sp, #0]
 80026ee:	2301      	movs	r3, #1
 80026f0:	4894      	ldr	r0, [pc, #592]	@ (8002944 <get_st_biases+0x298>)
 80026f2:	f005 f9d9 	bl	8007aa8 <HAL_I2C_Mem_Write>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d002      	beq.n	8002702 <get_st_biases+0x56>
        return -1;
 80026fc:	f04f 33ff 	mov.w	r3, #4294967295
 8002700:	e3dc      	b.n	8002ebc <get_st_biases+0x810>
    delay_ms(200);
 8002702:	20c8      	movs	r0, #200	@ 0xc8
 8002704:	f004 fd0e 	bl	8007124 <HAL_Delay>
    data[0] = 0;
 8002708:	2300      	movs	r3, #0
 800270a:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, data))
 800270e:	4b8c      	ldr	r3, [pc, #560]	@ (8002940 <get_st_biases+0x294>)
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	005b      	lsls	r3, r3, #1
 8002716:	b299      	uxth	r1, r3
 8002718:	4b89      	ldr	r3, [pc, #548]	@ (8002940 <get_st_biases+0x294>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	7bdb      	ldrb	r3, [r3, #15]
 800271e:	461a      	mov	r2, r3
 8002720:	2305      	movs	r3, #5
 8002722:	9302      	str	r3, [sp, #8]
 8002724:	2301      	movs	r3, #1
 8002726:	9301      	str	r3, [sp, #4]
 8002728:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800272c:	9300      	str	r3, [sp, #0]
 800272e:	2301      	movs	r3, #1
 8002730:	4884      	ldr	r0, [pc, #528]	@ (8002944 <get_st_biases+0x298>)
 8002732:	f005 f9b9 	bl	8007aa8 <HAL_I2C_Mem_Write>
 8002736:	4603      	mov	r3, r0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d002      	beq.n	8002742 <get_st_biases+0x96>
        return -1;
 800273c:	f04f 33ff 	mov.w	r3, #4294967295
 8002740:	e3bc      	b.n	8002ebc <get_st_biases+0x810>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8002742:	4b7f      	ldr	r3, [pc, #508]	@ (8002940 <get_st_biases+0x294>)
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	781b      	ldrb	r3, [r3, #0]
 8002748:	005b      	lsls	r3, r3, #1
 800274a:	b299      	uxth	r1, r3
 800274c:	4b7c      	ldr	r3, [pc, #496]	@ (8002940 <get_st_biases+0x294>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	795b      	ldrb	r3, [r3, #5]
 8002752:	461a      	mov	r2, r3
 8002754:	2305      	movs	r3, #5
 8002756:	9302      	str	r3, [sp, #8]
 8002758:	2301      	movs	r3, #1
 800275a:	9301      	str	r3, [sp, #4]
 800275c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002760:	9300      	str	r3, [sp, #0]
 8002762:	2301      	movs	r3, #1
 8002764:	4877      	ldr	r0, [pc, #476]	@ (8002944 <get_st_biases+0x298>)
 8002766:	f005 f99f 	bl	8007aa8 <HAL_I2C_Mem_Write>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d002      	beq.n	8002776 <get_st_biases+0xca>
        return -1;
 8002770:	f04f 33ff 	mov.w	r3, #4294967295
 8002774:	e3a2      	b.n	8002ebc <get_st_biases+0x810>
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8002776:	4b72      	ldr	r3, [pc, #456]	@ (8002940 <get_st_biases+0x294>)
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	781b      	ldrb	r3, [r3, #0]
 800277c:	005b      	lsls	r3, r3, #1
 800277e:	b299      	uxth	r1, r3
 8002780:	4b6f      	ldr	r3, [pc, #444]	@ (8002940 <get_st_biases+0x294>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	7c9b      	ldrb	r3, [r3, #18]
 8002786:	461a      	mov	r2, r3
 8002788:	2305      	movs	r3, #5
 800278a:	9302      	str	r3, [sp, #8]
 800278c:	2301      	movs	r3, #1
 800278e:	9301      	str	r3, [sp, #4]
 8002790:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002794:	9300      	str	r3, [sp, #0]
 8002796:	2301      	movs	r3, #1
 8002798:	486a      	ldr	r0, [pc, #424]	@ (8002944 <get_st_biases+0x298>)
 800279a:	f005 f985 	bl	8007aa8 <HAL_I2C_Mem_Write>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d002      	beq.n	80027aa <get_st_biases+0xfe>
        return -1;
 80027a4:	f04f 33ff 	mov.w	r3, #4294967295
 80027a8:	e388      	b.n	8002ebc <get_st_biases+0x810>
    if (i2c_write(st.hw->addr, st.reg->i2c_mst, 1, data))
 80027aa:	4b65      	ldr	r3, [pc, #404]	@ (8002940 <get_st_biases+0x294>)
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	005b      	lsls	r3, r3, #1
 80027b2:	b299      	uxth	r1, r3
 80027b4:	4b62      	ldr	r3, [pc, #392]	@ (8002940 <get_st_biases+0x294>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	7ddb      	ldrb	r3, [r3, #23]
 80027ba:	461a      	mov	r2, r3
 80027bc:	2305      	movs	r3, #5
 80027be:	9302      	str	r3, [sp, #8]
 80027c0:	2301      	movs	r3, #1
 80027c2:	9301      	str	r3, [sp, #4]
 80027c4:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80027c8:	9300      	str	r3, [sp, #0]
 80027ca:	2301      	movs	r3, #1
 80027cc:	485d      	ldr	r0, [pc, #372]	@ (8002944 <get_st_biases+0x298>)
 80027ce:	f005 f96b 	bl	8007aa8 <HAL_I2C_Mem_Write>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d002      	beq.n	80027de <get_st_biases+0x132>
        return -1;
 80027d8:	f04f 33ff 	mov.w	r3, #4294967295
 80027dc:	e36e      	b.n	8002ebc <get_st_biases+0x810>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 80027de:	4b58      	ldr	r3, [pc, #352]	@ (8002940 <get_st_biases+0x294>)
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	781b      	ldrb	r3, [r3, #0]
 80027e4:	005b      	lsls	r3, r3, #1
 80027e6:	b299      	uxth	r1, r3
 80027e8:	4b55      	ldr	r3, [pc, #340]	@ (8002940 <get_st_biases+0x294>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	791b      	ldrb	r3, [r3, #4]
 80027ee:	461a      	mov	r2, r3
 80027f0:	2305      	movs	r3, #5
 80027f2:	9302      	str	r3, [sp, #8]
 80027f4:	2301      	movs	r3, #1
 80027f6:	9301      	str	r3, [sp, #4]
 80027f8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80027fc:	9300      	str	r3, [sp, #0]
 80027fe:	2301      	movs	r3, #1
 8002800:	4850      	ldr	r0, [pc, #320]	@ (8002944 <get_st_biases+0x298>)
 8002802:	f005 f951 	bl	8007aa8 <HAL_I2C_Mem_Write>
 8002806:	4603      	mov	r3, r0
 8002808:	2b00      	cmp	r3, #0
 800280a:	d002      	beq.n	8002812 <get_st_biases+0x166>
        return -1;
 800280c:	f04f 33ff 	mov.w	r3, #4294967295
 8002810:	e354      	b.n	8002ebc <get_st_biases+0x810>
    data[0] = BIT_FIFO_RST | BIT_DMP_RST;
 8002812:	230c      	movs	r3, #12
 8002814:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8002818:	4b49      	ldr	r3, [pc, #292]	@ (8002940 <get_st_biases+0x294>)
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	781b      	ldrb	r3, [r3, #0]
 800281e:	005b      	lsls	r3, r3, #1
 8002820:	b299      	uxth	r1, r3
 8002822:	4b47      	ldr	r3, [pc, #284]	@ (8002940 <get_st_biases+0x294>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	791b      	ldrb	r3, [r3, #4]
 8002828:	461a      	mov	r2, r3
 800282a:	2305      	movs	r3, #5
 800282c:	9302      	str	r3, [sp, #8]
 800282e:	2301      	movs	r3, #1
 8002830:	9301      	str	r3, [sp, #4]
 8002832:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002836:	9300      	str	r3, [sp, #0]
 8002838:	2301      	movs	r3, #1
 800283a:	4842      	ldr	r0, [pc, #264]	@ (8002944 <get_st_biases+0x298>)
 800283c:	f005 f934 	bl	8007aa8 <HAL_I2C_Mem_Write>
 8002840:	4603      	mov	r3, r0
 8002842:	2b00      	cmp	r3, #0
 8002844:	d002      	beq.n	800284c <get_st_biases+0x1a0>
        return -1;
 8002846:	f04f 33ff 	mov.w	r3, #4294967295
 800284a:	e337      	b.n	8002ebc <get_st_biases+0x810>
    delay_ms(15);
 800284c:	200f      	movs	r0, #15
 800284e:	f004 fc69 	bl	8007124 <HAL_Delay>
    data[0] = st.test->reg_lpf;
 8002852:	4b3b      	ldr	r3, [pc, #236]	@ (8002940 <get_st_biases+0x294>)
 8002854:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002856:	7a5b      	ldrb	r3, [r3, #9]
 8002858:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, data))
 800285c:	4b38      	ldr	r3, [pc, #224]	@ (8002940 <get_st_biases+0x294>)
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	781b      	ldrb	r3, [r3, #0]
 8002862:	005b      	lsls	r3, r3, #1
 8002864:	b299      	uxth	r1, r3
 8002866:	4b36      	ldr	r3, [pc, #216]	@ (8002940 <get_st_biases+0x294>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	789b      	ldrb	r3, [r3, #2]
 800286c:	461a      	mov	r2, r3
 800286e:	2305      	movs	r3, #5
 8002870:	9302      	str	r3, [sp, #8]
 8002872:	2301      	movs	r3, #1
 8002874:	9301      	str	r3, [sp, #4]
 8002876:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800287a:	9300      	str	r3, [sp, #0]
 800287c:	2301      	movs	r3, #1
 800287e:	4831      	ldr	r0, [pc, #196]	@ (8002944 <get_st_biases+0x298>)
 8002880:	f005 f912 	bl	8007aa8 <HAL_I2C_Mem_Write>
 8002884:	4603      	mov	r3, r0
 8002886:	2b00      	cmp	r3, #0
 8002888:	d002      	beq.n	8002890 <get_st_biases+0x1e4>
        return -1;
 800288a:	f04f 33ff 	mov.w	r3, #4294967295
 800288e:	e315      	b.n	8002ebc <get_st_biases+0x810>
    data[0] = st.test->reg_rate_div;
 8002890:	4b2b      	ldr	r3, [pc, #172]	@ (8002940 <get_st_biases+0x294>)
 8002892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002894:	7a1b      	ldrb	r3, [r3, #8]
 8002896:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->rate_div, 1, data))
 800289a:	4b29      	ldr	r3, [pc, #164]	@ (8002940 <get_st_biases+0x294>)
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	781b      	ldrb	r3, [r3, #0]
 80028a0:	005b      	lsls	r3, r3, #1
 80028a2:	b299      	uxth	r1, r3
 80028a4:	4b26      	ldr	r3, [pc, #152]	@ (8002940 <get_st_biases+0x294>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	785b      	ldrb	r3, [r3, #1]
 80028aa:	461a      	mov	r2, r3
 80028ac:	2305      	movs	r3, #5
 80028ae:	9302      	str	r3, [sp, #8]
 80028b0:	2301      	movs	r3, #1
 80028b2:	9301      	str	r3, [sp, #4]
 80028b4:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80028b8:	9300      	str	r3, [sp, #0]
 80028ba:	2301      	movs	r3, #1
 80028bc:	4821      	ldr	r0, [pc, #132]	@ (8002944 <get_st_biases+0x298>)
 80028be:	f005 f8f3 	bl	8007aa8 <HAL_I2C_Mem_Write>
 80028c2:	4603      	mov	r3, r0
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d002      	beq.n	80028ce <get_st_biases+0x222>
        return -1;
 80028c8:	f04f 33ff 	mov.w	r3, #4294967295
 80028cc:	e2f6      	b.n	8002ebc <get_st_biases+0x810>
    if (hw_test)
 80028ce:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d008      	beq.n	80028e8 <get_st_biases+0x23c>
        data[0] = st.test->reg_gyro_fsr | 0xE0;
 80028d6:	4b1a      	ldr	r3, [pc, #104]	@ (8002940 <get_st_biases+0x294>)
 80028d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028da:	7a9b      	ldrb	r3, [r3, #10]
 80028dc:	f063 031f 	orn	r3, r3, #31
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 80028e6:	e004      	b.n	80028f2 <get_st_biases+0x246>
    else
        data[0] = st.test->reg_gyro_fsr;
 80028e8:	4b15      	ldr	r3, [pc, #84]	@ (8002940 <get_st_biases+0x294>)
 80028ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028ec:	7a9b      	ldrb	r3, [r3, #10]
 80028ee:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, data))
 80028f2:	4b13      	ldr	r3, [pc, #76]	@ (8002940 <get_st_biases+0x294>)
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	781b      	ldrb	r3, [r3, #0]
 80028f8:	005b      	lsls	r3, r3, #1
 80028fa:	b299      	uxth	r1, r3
 80028fc:	4b10      	ldr	r3, [pc, #64]	@ (8002940 <get_st_biases+0x294>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	799b      	ldrb	r3, [r3, #6]
 8002902:	461a      	mov	r2, r3
 8002904:	2305      	movs	r3, #5
 8002906:	9302      	str	r3, [sp, #8]
 8002908:	2301      	movs	r3, #1
 800290a:	9301      	str	r3, [sp, #4]
 800290c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002910:	9300      	str	r3, [sp, #0]
 8002912:	2301      	movs	r3, #1
 8002914:	480b      	ldr	r0, [pc, #44]	@ (8002944 <get_st_biases+0x298>)
 8002916:	f005 f8c7 	bl	8007aa8 <HAL_I2C_Mem_Write>
 800291a:	4603      	mov	r3, r0
 800291c:	2b00      	cmp	r3, #0
 800291e:	d002      	beq.n	8002926 <get_st_biases+0x27a>
        return -1;
 8002920:	f04f 33ff 	mov.w	r3, #4294967295
 8002924:	e2ca      	b.n	8002ebc <get_st_biases+0x810>

    if (hw_test)
 8002926:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 800292a:	2b00      	cmp	r3, #0
 800292c:	d00c      	beq.n	8002948 <get_st_biases+0x29c>
        data[0] = st.test->reg_accel_fsr | 0xE0;
 800292e:	4b04      	ldr	r3, [pc, #16]	@ (8002940 <get_st_biases+0x294>)
 8002930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002932:	7adb      	ldrb	r3, [r3, #11]
 8002934:	f063 031f 	orn	r3, r3, #31
 8002938:	b2db      	uxtb	r3, r3
 800293a:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 800293e:	e006      	b.n	800294e <get_st_biases+0x2a2>
 8002940:	20000000 	.word	0x20000000
 8002944:	200002d4 	.word	0x200002d4
    else
        data[0] = test.reg_accel_fsr;
 8002948:	2318      	movs	r3, #24
 800294a:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, data))
 800294e:	4b73      	ldr	r3, [pc, #460]	@ (8002b1c <get_st_biases+0x470>)
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	781b      	ldrb	r3, [r3, #0]
 8002954:	005b      	lsls	r3, r3, #1
 8002956:	b299      	uxth	r1, r3
 8002958:	4b70      	ldr	r3, [pc, #448]	@ (8002b1c <get_st_biases+0x470>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	79db      	ldrb	r3, [r3, #7]
 800295e:	461a      	mov	r2, r3
 8002960:	2305      	movs	r3, #5
 8002962:	9302      	str	r3, [sp, #8]
 8002964:	2301      	movs	r3, #1
 8002966:	9301      	str	r3, [sp, #4]
 8002968:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800296c:	9300      	str	r3, [sp, #0]
 800296e:	2301      	movs	r3, #1
 8002970:	486b      	ldr	r0, [pc, #428]	@ (8002b20 <get_st_biases+0x474>)
 8002972:	f005 f899 	bl	8007aa8 <HAL_I2C_Mem_Write>
 8002976:	4603      	mov	r3, r0
 8002978:	2b00      	cmp	r3, #0
 800297a:	d002      	beq.n	8002982 <get_st_biases+0x2d6>
        return -1;
 800297c:	f04f 33ff 	mov.w	r3, #4294967295
 8002980:	e29c      	b.n	8002ebc <get_st_biases+0x810>
    if (hw_test)
 8002982:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8002986:	2b00      	cmp	r3, #0
 8002988:	d002      	beq.n	8002990 <get_st_biases+0x2e4>
        delay_ms(200);
 800298a:	20c8      	movs	r0, #200	@ 0xc8
 800298c:	f004 fbca 	bl	8007124 <HAL_Delay>

    /* Fill FIFO for test.wait_ms milliseconds. */
    data[0] = BIT_FIFO_EN;
 8002990:	2340      	movs	r3, #64	@ 0x40
 8002992:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8002996:	4b61      	ldr	r3, [pc, #388]	@ (8002b1c <get_st_biases+0x470>)
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	781b      	ldrb	r3, [r3, #0]
 800299c:	005b      	lsls	r3, r3, #1
 800299e:	b299      	uxth	r1, r3
 80029a0:	4b5e      	ldr	r3, [pc, #376]	@ (8002b1c <get_st_biases+0x470>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	791b      	ldrb	r3, [r3, #4]
 80029a6:	461a      	mov	r2, r3
 80029a8:	2305      	movs	r3, #5
 80029aa:	9302      	str	r3, [sp, #8]
 80029ac:	2301      	movs	r3, #1
 80029ae:	9301      	str	r3, [sp, #4]
 80029b0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80029b4:	9300      	str	r3, [sp, #0]
 80029b6:	2301      	movs	r3, #1
 80029b8:	4859      	ldr	r0, [pc, #356]	@ (8002b20 <get_st_biases+0x474>)
 80029ba:	f005 f875 	bl	8007aa8 <HAL_I2C_Mem_Write>
 80029be:	4603      	mov	r3, r0
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d002      	beq.n	80029ca <get_st_biases+0x31e>
        return -1;
 80029c4:	f04f 33ff 	mov.w	r3, #4294967295
 80029c8:	e278      	b.n	8002ebc <get_st_biases+0x810>

    data[0] = INV_XYZ_GYRO | INV_XYZ_ACCEL;
 80029ca:	2378      	movs	r3, #120	@ 0x78
 80029cc:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 80029d0:	4b52      	ldr	r3, [pc, #328]	@ (8002b1c <get_st_biases+0x470>)
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	781b      	ldrb	r3, [r3, #0]
 80029d6:	005b      	lsls	r3, r3, #1
 80029d8:	b299      	uxth	r1, r3
 80029da:	4b50      	ldr	r3, [pc, #320]	@ (8002b1c <get_st_biases+0x470>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	795b      	ldrb	r3, [r3, #5]
 80029e0:	461a      	mov	r2, r3
 80029e2:	2305      	movs	r3, #5
 80029e4:	9302      	str	r3, [sp, #8]
 80029e6:	2301      	movs	r3, #1
 80029e8:	9301      	str	r3, [sp, #4]
 80029ea:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80029ee:	9300      	str	r3, [sp, #0]
 80029f0:	2301      	movs	r3, #1
 80029f2:	484b      	ldr	r0, [pc, #300]	@ (8002b20 <get_st_biases+0x474>)
 80029f4:	f005 f858 	bl	8007aa8 <HAL_I2C_Mem_Write>
 80029f8:	4603      	mov	r3, r0
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d002      	beq.n	8002a04 <get_st_biases+0x358>
        return -1;
 80029fe:	f04f 33ff 	mov.w	r3, #4294967295
 8002a02:	e25b      	b.n	8002ebc <get_st_biases+0x810>
    delay_ms(test.wait_ms);
 8002a04:	2332      	movs	r3, #50	@ 0x32
 8002a06:	4618      	mov	r0, r3
 8002a08:	f004 fb8c 	bl	8007124 <HAL_Delay>
    data[0] = 0;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8002a12:	4b42      	ldr	r3, [pc, #264]	@ (8002b1c <get_st_biases+0x470>)
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	781b      	ldrb	r3, [r3, #0]
 8002a18:	005b      	lsls	r3, r3, #1
 8002a1a:	b299      	uxth	r1, r3
 8002a1c:	4b3f      	ldr	r3, [pc, #252]	@ (8002b1c <get_st_biases+0x470>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	795b      	ldrb	r3, [r3, #5]
 8002a22:	461a      	mov	r2, r3
 8002a24:	2305      	movs	r3, #5
 8002a26:	9302      	str	r3, [sp, #8]
 8002a28:	2301      	movs	r3, #1
 8002a2a:	9301      	str	r3, [sp, #4]
 8002a2c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002a30:	9300      	str	r3, [sp, #0]
 8002a32:	2301      	movs	r3, #1
 8002a34:	483a      	ldr	r0, [pc, #232]	@ (8002b20 <get_st_biases+0x474>)
 8002a36:	f005 f837 	bl	8007aa8 <HAL_I2C_Mem_Write>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d002      	beq.n	8002a46 <get_st_biases+0x39a>
        return -1;
 8002a40:	f04f 33ff 	mov.w	r3, #4294967295
 8002a44:	e23a      	b.n	8002ebc <get_st_biases+0x810>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, data))
 8002a46:	4b35      	ldr	r3, [pc, #212]	@ (8002b1c <get_st_biases+0x470>)
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	781b      	ldrb	r3, [r3, #0]
 8002a4c:	005b      	lsls	r3, r3, #1
 8002a4e:	b299      	uxth	r1, r3
 8002a50:	4b32      	ldr	r3, [pc, #200]	@ (8002b1c <get_st_biases+0x470>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	7a9b      	ldrb	r3, [r3, #10]
 8002a56:	461a      	mov	r2, r3
 8002a58:	2305      	movs	r3, #5
 8002a5a:	9302      	str	r3, [sp, #8]
 8002a5c:	2302      	movs	r3, #2
 8002a5e:	9301      	str	r3, [sp, #4]
 8002a60:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002a64:	9300      	str	r3, [sp, #0]
 8002a66:	2301      	movs	r3, #1
 8002a68:	482d      	ldr	r0, [pc, #180]	@ (8002b20 <get_st_biases+0x474>)
 8002a6a:	f005 f917 	bl	8007c9c <HAL_I2C_Mem_Read>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d002      	beq.n	8002a7a <get_st_biases+0x3ce>
        return -1;
 8002a74:	f04f 33ff 	mov.w	r3, #4294967295
 8002a78:	e220      	b.n	8002ebc <get_st_biases+0x810>

    fifo_count = (data[0] << 8) | data[1];
 8002a7a:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 8002a7e:	b21b      	sxth	r3, r3
 8002a80:	021b      	lsls	r3, r3, #8
 8002a82:	b21a      	sxth	r2, r3
 8002a84:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 8002a88:	b21b      	sxth	r3, r3
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	b21b      	sxth	r3, r3
 8002a8e:	f8a7 30dc 	strh.w	r3, [r7, #220]	@ 0xdc
    packet_count = fifo_count / MAX_PACKET_LENGTH;
 8002a92:	f8b7 20dc 	ldrh.w	r2, [r7, #220]	@ 0xdc
 8002a96:	4b23      	ldr	r3, [pc, #140]	@ (8002b24 <get_st_biases+0x478>)
 8002a98:	fba3 2302 	umull	r2, r3, r3, r2
 8002a9c:	08db      	lsrs	r3, r3, #3
 8002a9e:	b29b      	uxth	r3, r3
 8002aa0:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    gyro[0] = gyro[1] = gyro[2] = 0;
 8002aa4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002aa8:	f103 0108 	add.w	r1, r3, #8
 8002aac:	2300      	movs	r3, #0
 8002aae:	600b      	str	r3, [r1, #0]
 8002ab0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002ab4:	1d1a      	adds	r2, r3, #4
 8002ab6:	680b      	ldr	r3, [r1, #0]
 8002ab8:	6013      	str	r3, [r2, #0]
 8002aba:	6812      	ldr	r2, [r2, #0]
 8002abc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002ac0:	601a      	str	r2, [r3, #0]
    accel[0] = accel[1] = accel[2] = 0;
 8002ac2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002ac6:	f103 0108 	add.w	r1, r3, #8
 8002aca:	2300      	movs	r3, #0
 8002acc:	600b      	str	r3, [r1, #0]
 8002ace:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002ad2:	1d1a      	adds	r2, r3, #4
 8002ad4:	680b      	ldr	r3, [r1, #0]
 8002ad6:	6013      	str	r3, [r2, #0]
 8002ad8:	6812      	ldr	r2, [r2, #0]
 8002ada:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002ade:	601a      	str	r2, [r3, #0]

    for (ii = 0; ii < packet_count; ii++) {
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8002ae6:	e0b0      	b.n	8002c4a <get_st_biases+0x59e>
        short accel_cur[3], gyro_cur[3];
        if (i2c_read(st.hw->addr, st.reg->fifo_r_w, MAX_PACKET_LENGTH, data))
 8002ae8:	4b0c      	ldr	r3, [pc, #48]	@ (8002b1c <get_st_biases+0x470>)
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	781b      	ldrb	r3, [r3, #0]
 8002aee:	005b      	lsls	r3, r3, #1
 8002af0:	b299      	uxth	r1, r3
 8002af2:	4b0a      	ldr	r3, [pc, #40]	@ (8002b1c <get_st_biases+0x470>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	7adb      	ldrb	r3, [r3, #11]
 8002af8:	461a      	mov	r2, r3
 8002afa:	2305      	movs	r3, #5
 8002afc:	9302      	str	r3, [sp, #8]
 8002afe:	230c      	movs	r3, #12
 8002b00:	9301      	str	r3, [sp, #4]
 8002b02:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002b06:	9300      	str	r3, [sp, #0]
 8002b08:	2301      	movs	r3, #1
 8002b0a:	4805      	ldr	r0, [pc, #20]	@ (8002b20 <get_st_biases+0x474>)
 8002b0c:	f005 f8c6 	bl	8007c9c <HAL_I2C_Mem_Read>
 8002b10:	4603      	mov	r3, r0
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d008      	beq.n	8002b28 <get_st_biases+0x47c>
            return -1;
 8002b16:	f04f 33ff 	mov.w	r3, #4294967295
 8002b1a:	e1cf      	b.n	8002ebc <get_st_biases+0x810>
 8002b1c:	20000000 	.word	0x20000000
 8002b20:	200002d4 	.word	0x200002d4
 8002b24:	aaaaaaab 	.word	0xaaaaaaab
        accel_cur[0] = ((short)data[0] << 8) | data[1];
 8002b28:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 8002b2c:	b21b      	sxth	r3, r3
 8002b2e:	021b      	lsls	r3, r3, #8
 8002b30:	b21a      	sxth	r2, r3
 8002b32:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 8002b36:	b21b      	sxth	r3, r3
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	b21b      	sxth	r3, r3
 8002b3c:	f8a7 30c4 	strh.w	r3, [r7, #196]	@ 0xc4
        accel_cur[1] = ((short)data[2] << 8) | data[3];
 8002b40:	f897 30ce 	ldrb.w	r3, [r7, #206]	@ 0xce
 8002b44:	b21b      	sxth	r3, r3
 8002b46:	021b      	lsls	r3, r3, #8
 8002b48:	b21a      	sxth	r2, r3
 8002b4a:	f897 30cf 	ldrb.w	r3, [r7, #207]	@ 0xcf
 8002b4e:	b21b      	sxth	r3, r3
 8002b50:	4313      	orrs	r3, r2
 8002b52:	b21b      	sxth	r3, r3
 8002b54:	f8a7 30c6 	strh.w	r3, [r7, #198]	@ 0xc6
        accel_cur[2] = ((short)data[4] << 8) | data[5];
 8002b58:	f897 30d0 	ldrb.w	r3, [r7, #208]	@ 0xd0
 8002b5c:	b21b      	sxth	r3, r3
 8002b5e:	021b      	lsls	r3, r3, #8
 8002b60:	b21a      	sxth	r2, r3
 8002b62:	f897 30d1 	ldrb.w	r3, [r7, #209]	@ 0xd1
 8002b66:	b21b      	sxth	r3, r3
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	b21b      	sxth	r3, r3
 8002b6c:	f8a7 30c8 	strh.w	r3, [r7, #200]	@ 0xc8
        accel[0] += (long)accel_cur[0];
 8002b70:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	f9b7 30c4 	ldrsh.w	r3, [r7, #196]	@ 0xc4
 8002b7a:	441a      	add	r2, r3
 8002b7c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002b80:	601a      	str	r2, [r3, #0]
        accel[1] += (long)accel_cur[1];
 8002b82:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002b86:	3304      	adds	r3, #4
 8002b88:	6819      	ldr	r1, [r3, #0]
 8002b8a:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	@ 0xc6
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002b94:	1d1a      	adds	r2, r3, #4
 8002b96:	180b      	adds	r3, r1, r0
 8002b98:	6013      	str	r3, [r2, #0]
        accel[2] += (long)accel_cur[2];
 8002b9a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002b9e:	3308      	adds	r3, #8
 8002ba0:	6819      	ldr	r1, [r3, #0]
 8002ba2:	f9b7 30c8 	ldrsh.w	r3, [r7, #200]	@ 0xc8
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002bac:	f103 0208 	add.w	r2, r3, #8
 8002bb0:	180b      	adds	r3, r1, r0
 8002bb2:	6013      	str	r3, [r2, #0]
        gyro_cur[0] = (((short)data[6] << 8) | data[7]);
 8002bb4:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
 8002bb8:	b21b      	sxth	r3, r3
 8002bba:	021b      	lsls	r3, r3, #8
 8002bbc:	b21a      	sxth	r2, r3
 8002bbe:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002bc2:	b21b      	sxth	r3, r3
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	b21b      	sxth	r3, r3
 8002bc8:	f8a7 30bc 	strh.w	r3, [r7, #188]	@ 0xbc
        gyro_cur[1] = (((short)data[8] << 8) | data[9]);
 8002bcc:	f897 30d4 	ldrb.w	r3, [r7, #212]	@ 0xd4
 8002bd0:	b21b      	sxth	r3, r3
 8002bd2:	021b      	lsls	r3, r3, #8
 8002bd4:	b21a      	sxth	r2, r3
 8002bd6:	f897 30d5 	ldrb.w	r3, [r7, #213]	@ 0xd5
 8002bda:	b21b      	sxth	r3, r3
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	b21b      	sxth	r3, r3
 8002be0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
        gyro_cur[2] = (((short)data[10] << 8) | data[11]);
 8002be4:	f897 30d6 	ldrb.w	r3, [r7, #214]	@ 0xd6
 8002be8:	b21b      	sxth	r3, r3
 8002bea:	021b      	lsls	r3, r3, #8
 8002bec:	b21a      	sxth	r2, r3
 8002bee:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 8002bf2:	b21b      	sxth	r3, r3
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	b21b      	sxth	r3, r3
 8002bf8:	f8a7 30c0 	strh.w	r3, [r7, #192]	@ 0xc0
        gyro[0] += (long)gyro_cur[0];
 8002bfc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002c00:	681a      	ldr	r2, [r3, #0]
 8002c02:	f9b7 30bc 	ldrsh.w	r3, [r7, #188]	@ 0xbc
 8002c06:	441a      	add	r2, r3
 8002c08:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002c0c:	601a      	str	r2, [r3, #0]
        gyro[1] += (long)gyro_cur[1];
 8002c0e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002c12:	3304      	adds	r3, #4
 8002c14:	6819      	ldr	r1, [r3, #0]
 8002c16:	f9b7 30be 	ldrsh.w	r3, [r7, #190]	@ 0xbe
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002c20:	1d1a      	adds	r2, r3, #4
 8002c22:	180b      	adds	r3, r1, r0
 8002c24:	6013      	str	r3, [r2, #0]
        gyro[2] += (long)gyro_cur[2];
 8002c26:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002c2a:	3308      	adds	r3, #8
 8002c2c:	6819      	ldr	r1, [r3, #0]
 8002c2e:	f9b7 30c0 	ldrsh.w	r3, [r7, #192]	@ 0xc0
 8002c32:	4618      	mov	r0, r3
 8002c34:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002c38:	f103 0208 	add.w	r2, r3, #8
 8002c3c:	180b      	adds	r3, r1, r0
 8002c3e:	6013      	str	r3, [r2, #0]
    for (ii = 0; ii < packet_count; ii++) {
 8002c40:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 8002c44:	3301      	adds	r3, #1
 8002c46:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8002c4a:	f897 20df 	ldrb.w	r2, [r7, #223]	@ 0xdf
 8002c4e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002c52:	429a      	cmp	r2, r3
 8002c54:	f4ff af48 	bcc.w	8002ae8 <get_st_biases+0x43c>
            packet_count);
        /* Don't remove gravity! */
        accel[2] -= 65536L;
    }
#else
    gyro[0] = (long)(((long long)gyro[0]<<16) / test.gyro_sens / packet_count);
 8002c58:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	17da      	asrs	r2, r3, #31
 8002c60:	461c      	mov	r4, r3
 8002c62:	4615      	mov	r5, r2
 8002c64:	1423      	asrs	r3, r4, #16
 8002c66:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8002c6a:	0423      	lsls	r3, r4, #16
 8002c6c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002c70:	2283      	movs	r2, #131	@ 0x83
 8002c72:	2300      	movs	r3, #0
 8002c74:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 8002c78:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002c7c:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8002c80:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8002c84:	f7fd ffe0 	bl	8000c48 <__aeabi_ldivmod>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	460b      	mov	r3, r1
 8002c8c:	4610      	mov	r0, r2
 8002c8e:	4619      	mov	r1, r3
 8002c90:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002c94:	2200      	movs	r2, #0
 8002c96:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002c9a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002c9e:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8002ca2:	f7fd ffd1 	bl	8000c48 <__aeabi_ldivmod>
 8002ca6:	4602      	mov	r2, r0
 8002ca8:	460b      	mov	r3, r1
 8002caa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002cae:	601a      	str	r2, [r3, #0]
    gyro[1] = (long)(((long long)gyro[1]<<16) / test.gyro_sens / packet_count);
 8002cb0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002cb4:	3304      	adds	r3, #4
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	17da      	asrs	r2, r3, #31
 8002cba:	4698      	mov	r8, r3
 8002cbc:	4691      	mov	r9, r2
 8002cbe:	ea4f 4328 	mov.w	r3, r8, asr #16
 8002cc2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002cc6:	ea4f 4308 	mov.w	r3, r8, lsl #16
 8002cca:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002cce:	2283      	movs	r2, #131	@ 0x83
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002cd6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002cda:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8002cde:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8002ce2:	f7fd ffb1 	bl	8000c48 <__aeabi_ldivmod>
 8002ce6:	4602      	mov	r2, r0
 8002ce8:	460b      	mov	r3, r1
 8002cea:	4610      	mov	r0, r2
 8002cec:	4619      	mov	r1, r3
 8002cee:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002cf6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002cf8:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8002cfc:	f7fd ffa4 	bl	8000c48 <__aeabi_ldivmod>
 8002d00:	4602      	mov	r2, r0
 8002d02:	460b      	mov	r3, r1
 8002d04:	4610      	mov	r0, r2
 8002d06:	4619      	mov	r1, r3
 8002d08:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d0c:	1d1a      	adds	r2, r3, #4
 8002d0e:	4603      	mov	r3, r0
 8002d10:	6013      	str	r3, [r2, #0]
    gyro[2] = (long)(((long long)gyro[2]<<16) / test.gyro_sens / packet_count);
 8002d12:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d16:	3308      	adds	r3, #8
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	17da      	asrs	r2, r3, #31
 8002d1c:	469a      	mov	sl, r3
 8002d1e:	4693      	mov	fp, r2
 8002d20:	ea4f 432a 	mov.w	r3, sl, asr #16
 8002d24:	677b      	str	r3, [r7, #116]	@ 0x74
 8002d26:	ea4f 430a 	mov.w	r3, sl, lsl #16
 8002d2a:	673b      	str	r3, [r7, #112]	@ 0x70
 8002d2c:	2283      	movs	r2, #131	@ 0x83
 8002d2e:	2300      	movs	r3, #0
 8002d30:	66ba      	str	r2, [r7, #104]	@ 0x68
 8002d32:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002d34:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8002d38:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8002d3c:	f7fd ff84 	bl	8000c48 <__aeabi_ldivmod>
 8002d40:	4602      	mov	r2, r0
 8002d42:	460b      	mov	r3, r1
 8002d44:	4610      	mov	r0, r2
 8002d46:	4619      	mov	r1, r3
 8002d48:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	663b      	str	r3, [r7, #96]	@ 0x60
 8002d50:	667a      	str	r2, [r7, #100]	@ 0x64
 8002d52:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8002d56:	f7fd ff77 	bl	8000c48 <__aeabi_ldivmod>
 8002d5a:	4602      	mov	r2, r0
 8002d5c:	460b      	mov	r3, r1
 8002d5e:	4610      	mov	r0, r2
 8002d60:	4619      	mov	r1, r3
 8002d62:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d66:	f103 0208 	add.w	r2, r3, #8
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	6013      	str	r3, [r2, #0]
    accel[0] = (long)(((long long)accel[0]<<16) / test.accel_sens /
 8002d6e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	17da      	asrs	r2, r3, #31
 8002d76:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002d78:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002d7a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8002d7e:	460b      	mov	r3, r1
 8002d80:	141b      	asrs	r3, r3, #16
 8002d82:	657b      	str	r3, [r7, #84]	@ 0x54
 8002d84:	460b      	mov	r3, r1
 8002d86:	041b      	lsls	r3, r3, #16
 8002d88:	653b      	str	r3, [r7, #80]	@ 0x50
 8002d8a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002d8e:	2300      	movs	r3, #0
 8002d90:	64ba      	str	r2, [r7, #72]	@ 0x48
 8002d92:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d94:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002d98:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8002d9c:	f7fd ff54 	bl	8000c48 <__aeabi_ldivmod>
 8002da0:	4602      	mov	r2, r0
 8002da2:	460b      	mov	r3, r1
 8002da4:	4610      	mov	r0, r2
 8002da6:	4619      	mov	r1, r3
 8002da8:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002dac:	2200      	movs	r2, #0
 8002dae:	643b      	str	r3, [r7, #64]	@ 0x40
 8002db0:	647a      	str	r2, [r7, #68]	@ 0x44
 8002db2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002db6:	f7fd ff47 	bl	8000c48 <__aeabi_ldivmod>
 8002dba:	4602      	mov	r2, r0
 8002dbc:	460b      	mov	r3, r1
 8002dbe:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002dc2:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[1] = (long)(((long long)accel[1]<<16) / test.accel_sens /
 8002dc4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002dc8:	3304      	adds	r3, #4
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	17da      	asrs	r2, r3, #31
 8002dce:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002dd0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002dd2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8002dd6:	460b      	mov	r3, r1
 8002dd8:	141b      	asrs	r3, r3, #16
 8002dda:	637b      	str	r3, [r7, #52]	@ 0x34
 8002ddc:	460b      	mov	r3, r1
 8002dde:	041b      	lsls	r3, r3, #16
 8002de0:	633b      	str	r3, [r7, #48]	@ 0x30
 8002de2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002de6:	2300      	movs	r3, #0
 8002de8:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002dea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002dec:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002df0:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8002df4:	f7fd ff28 	bl	8000c48 <__aeabi_ldivmod>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	460b      	mov	r3, r1
 8002dfc:	4610      	mov	r0, r2
 8002dfe:	4619      	mov	r1, r3
 8002e00:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002e04:	2200      	movs	r2, #0
 8002e06:	623b      	str	r3, [r7, #32]
 8002e08:	627a      	str	r2, [r7, #36]	@ 0x24
 8002e0a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002e0e:	f7fd ff1b 	bl	8000c48 <__aeabi_ldivmod>
 8002e12:	4602      	mov	r2, r0
 8002e14:	460b      	mov	r3, r1
 8002e16:	4610      	mov	r0, r2
 8002e18:	4619      	mov	r1, r3
 8002e1a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e1e:	3304      	adds	r3, #4
 8002e20:	4602      	mov	r2, r0
 8002e22:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[2] = (long)(((long long)accel[2]<<16) / test.accel_sens /
 8002e24:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e28:	3308      	adds	r3, #8
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	17da      	asrs	r2, r3, #31
 8002e2e:	61bb      	str	r3, [r7, #24]
 8002e30:	61fa      	str	r2, [r7, #28]
 8002e32:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8002e36:	460b      	mov	r3, r1
 8002e38:	141b      	asrs	r3, r3, #16
 8002e3a:	617b      	str	r3, [r7, #20]
 8002e3c:	460b      	mov	r3, r1
 8002e3e:	041b      	lsls	r3, r3, #16
 8002e40:	613b      	str	r3, [r7, #16]
 8002e42:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002e46:	2300      	movs	r3, #0
 8002e48:	60ba      	str	r2, [r7, #8]
 8002e4a:	60fb      	str	r3, [r7, #12]
 8002e4c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e50:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002e54:	f7fd fef8 	bl	8000c48 <__aeabi_ldivmod>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	460b      	mov	r3, r1
 8002e5c:	4610      	mov	r0, r2
 8002e5e:	4619      	mov	r1, r3
 8002e60:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002e64:	2200      	movs	r2, #0
 8002e66:	603b      	str	r3, [r7, #0]
 8002e68:	607a      	str	r2, [r7, #4]
 8002e6a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002e6e:	f7fd feeb 	bl	8000c48 <__aeabi_ldivmod>
 8002e72:	4602      	mov	r2, r0
 8002e74:	460b      	mov	r3, r1
 8002e76:	4610      	mov	r0, r2
 8002e78:	4619      	mov	r1, r3
 8002e7a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e7e:	3308      	adds	r3, #8
 8002e80:	4602      	mov	r2, r0
 8002e82:	601a      	str	r2, [r3, #0]
        packet_count);
    /* Don't remove gravity! */
    if (accel[2] > 0L)
 8002e84:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e88:	3308      	adds	r3, #8
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	dd0a      	ble.n	8002ea6 <get_st_biases+0x7fa>
        accel[2] -= 65536L;
 8002e90:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e94:	3308      	adds	r3, #8
 8002e96:	681a      	ldr	r2, [r3, #0]
 8002e98:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e9c:	3308      	adds	r3, #8
 8002e9e:	f5a2 3280 	sub.w	r2, r2, #65536	@ 0x10000
 8002ea2:	601a      	str	r2, [r3, #0]
 8002ea4:	e009      	b.n	8002eba <get_st_biases+0x80e>
    else
        accel[2] += 65536L;
 8002ea6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002eaa:	3308      	adds	r3, #8
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002eb2:	3308      	adds	r3, #8
 8002eb4:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
 8002eb8:	601a      	str	r2, [r3, #0]
#endif

    return 0;
 8002eba:	2300      	movs	r3, #0
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	37e0      	adds	r7, #224	@ 0xe0
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ec6:	bf00      	nop

08002ec8 <mpu_run_self_test>:
 *  @param[out] gyro        Gyro biases in q16 format.
 *  @param[out] accel       Accel biases (if applicable) in q16 format.
 *  @return     Result mask (see above).
 */
int mpu_run_self_test(long *gyro, long *accel)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b08e      	sub	sp, #56	@ 0x38
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
 8002ed0:	6039      	str	r1, [r7, #0]
#ifdef MPU6050
    const unsigned char tries = 2;
 8002ed2:	2302      	movs	r3, #2
 8002ed4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int result;
    unsigned char accel_fsr, fifo_sensors, sensors_on;
    unsigned short gyro_fsr, sample_rate, lpf;
    unsigned char dmp_was_on;

    if (st.chip_cfg.dmp_on) {
 8002ed8:	4b64      	ldr	r3, [pc, #400]	@ (800306c <mpu_run_self_test+0x1a4>)
 8002eda:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d006      	beq.n	8002ef0 <mpu_run_self_test+0x28>
        mpu_set_dmp_state(0);
 8002ee2:	2000      	movs	r0, #0
 8002ee4:	f000 fa18 	bl	8003318 <mpu_set_dmp_state>
        dmp_was_on = 1;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002eee:	e002      	b.n	8002ef6 <mpu_run_self_test+0x2e>
    } else
        dmp_was_on = 0;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Get initial settings. */
    mpu_get_gyro_fsr(&gyro_fsr);
 8002ef6:	f107 030c 	add.w	r3, r7, #12
 8002efa:	4618      	mov	r0, r3
 8002efc:	f7fe fc2e 	bl	800175c <mpu_get_gyro_fsr>
    mpu_get_accel_fsr(&accel_fsr);
 8002f00:	f107 030f 	add.w	r3, r7, #15
 8002f04:	4618      	mov	r0, r3
 8002f06:	f7fe fcbd 	bl	8001884 <mpu_get_accel_fsr>
    mpu_get_lpf(&lpf);
 8002f0a:	f107 0308 	add.w	r3, r7, #8
 8002f0e:	4618      	mov	r0, r3
 8002f10:	f7fe fd64 	bl	80019dc <mpu_get_lpf>
    mpu_get_sample_rate(&sample_rate);
 8002f14:	f107 030a 	add.w	r3, r7, #10
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f7fe fdf7 	bl	8001b0c <mpu_get_sample_rate>
    sensors_on = st.chip_cfg.sensors;
 8002f1e:	4b53      	ldr	r3, [pc, #332]	@ (800306c <mpu_run_self_test+0x1a4>)
 8002f20:	7a9b      	ldrb	r3, [r3, #10]
 8002f22:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    mpu_get_fifo_config(&fifo_sensors);
 8002f26:	f107 030e 	add.w	r3, r7, #14
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f7fe fef0 	bl	8001d10 <mpu_get_fifo_config>

    /* For older chips, the self-test will be different. */
#if defined MPU6050
    for (ii = 0; ii < tries; ii++)
 8002f30:	2300      	movs	r3, #0
 8002f32:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f34:	e00a      	b.n	8002f4c <mpu_run_self_test+0x84>
        if (!get_st_biases(gyro, accel, 0))
 8002f36:	2200      	movs	r2, #0
 8002f38:	6839      	ldr	r1, [r7, #0]
 8002f3a:	6878      	ldr	r0, [r7, #4]
 8002f3c:	f7ff fbb6 	bl	80026ac <get_st_biases>
 8002f40:	4603      	mov	r3, r0
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d008      	beq.n	8002f58 <mpu_run_self_test+0x90>
    for (ii = 0; ii < tries; ii++)
 8002f46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f48:	3301      	adds	r3, #1
 8002f4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f4c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002f50:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002f52:	429a      	cmp	r2, r3
 8002f54:	dbef      	blt.n	8002f36 <mpu_run_self_test+0x6e>
 8002f56:	e000      	b.n	8002f5a <mpu_run_self_test+0x92>
            break;
 8002f58:	bf00      	nop
    if (ii == tries) {
 8002f5a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002f5e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002f60:	429a      	cmp	r2, r3
 8002f62:	d102      	bne.n	8002f6a <mpu_run_self_test+0xa2>
        /* If we reach this point, we most likely encountered an I2C error.
         * We'll just report an error for all three sensors.
         */
        result = 0;
 8002f64:	2300      	movs	r3, #0
 8002f66:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 8002f68:	e045      	b.n	8002ff6 <mpu_run_self_test+0x12e>
    }
    for (ii = 0; ii < tries; ii++)
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f6e:	e00d      	b.n	8002f8c <mpu_run_self_test+0xc4>
        if (!get_st_biases(gyro_st, accel_st, 1))
 8002f70:	f107 0110 	add.w	r1, r7, #16
 8002f74:	f107 031c 	add.w	r3, r7, #28
 8002f78:	2201      	movs	r2, #1
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f7ff fb96 	bl	80026ac <get_st_biases>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d008      	beq.n	8002f98 <mpu_run_self_test+0xd0>
    for (ii = 0; ii < tries; ii++)
 8002f86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f88:	3301      	adds	r3, #1
 8002f8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f8c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002f90:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002f92:	429a      	cmp	r2, r3
 8002f94:	dbec      	blt.n	8002f70 <mpu_run_self_test+0xa8>
 8002f96:	e000      	b.n	8002f9a <mpu_run_self_test+0xd2>
            break;
 8002f98:	bf00      	nop
    if (ii == tries) {
 8002f9a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002f9e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002fa0:	429a      	cmp	r2, r3
 8002fa2:	d102      	bne.n	8002faa <mpu_run_self_test+0xe2>
        /* Again, probably an I2C error. */
        result = 0;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 8002fa8:	e025      	b.n	8002ff6 <mpu_run_self_test+0x12e>
    }
    accel_result = accel_self_test(accel, accel_st);
 8002faa:	f107 0310 	add.w	r3, r7, #16
 8002fae:	4619      	mov	r1, r3
 8002fb0:	6838      	ldr	r0, [r7, #0]
 8002fb2:	f7ff fa2d 	bl	8002410 <accel_self_test>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    gyro_result = gyro_self_test(gyro, gyro_st);
 8002fbc:	f107 031c 	add.w	r3, r7, #28
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	6878      	ldr	r0, [r7, #4]
 8002fc4:	f7ff faa8 	bl	8002518 <gyro_self_test>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    result = 0;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!gyro_result)
 8002fd2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d103      	bne.n	8002fe2 <mpu_run_self_test+0x11a>
        result |= 0x01;
 8002fda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fdc:	f043 0301 	orr.w	r3, r3, #1
 8002fe0:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!accel_result)
 8002fe2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d104      	bne.n	8002ff4 <mpu_run_self_test+0x12c>
        result |= 0x02;
 8002fea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fec:	f043 0302 	orr.w	r3, r3, #2
 8002ff0:	633b      	str	r3, [r7, #48]	@ 0x30
 8002ff2:	e000      	b.n	8002ff6 <mpu_run_self_test+0x12e>
#ifdef AK89xx_SECONDARY
    compass_result = compass_self_test();
    if (!compass_result)
        result |= 0x04;
#endif
restore:
 8002ff4:	bf00      	nop
     */
    get_st_biases(gyro, accel, 0);
    result = 0x7;
#endif
    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.gyro_fsr = 0xFF;
 8002ff6:	4b1d      	ldr	r3, [pc, #116]	@ (800306c <mpu_run_self_test+0x1a4>)
 8002ff8:	22ff      	movs	r2, #255	@ 0xff
 8002ffa:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 8002ffc:	4b1b      	ldr	r3, [pc, #108]	@ (800306c <mpu_run_self_test+0x1a4>)
 8002ffe:	22ff      	movs	r2, #255	@ 0xff
 8003000:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 8003002:	4b1a      	ldr	r3, [pc, #104]	@ (800306c <mpu_run_self_test+0x1a4>)
 8003004:	22ff      	movs	r2, #255	@ 0xff
 8003006:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 8003008:	4b18      	ldr	r3, [pc, #96]	@ (800306c <mpu_run_self_test+0x1a4>)
 800300a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800300e:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.sensors = 0xFF;
 8003010:	4b16      	ldr	r3, [pc, #88]	@ (800306c <mpu_run_self_test+0x1a4>)
 8003012:	22ff      	movs	r2, #255	@ 0xff
 8003014:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.fifo_enable = 0xFF;
 8003016:	4b15      	ldr	r3, [pc, #84]	@ (800306c <mpu_run_self_test+0x1a4>)
 8003018:	22ff      	movs	r2, #255	@ 0xff
 800301a:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.clk_src = INV_CLK_PLL;
 800301c:	4b13      	ldr	r3, [pc, #76]	@ (800306c <mpu_run_self_test+0x1a4>)
 800301e:	2201      	movs	r2, #1
 8003020:	731a      	strb	r2, [r3, #12]
    mpu_set_gyro_fsr(gyro_fsr);
 8003022:	89bb      	ldrh	r3, [r7, #12]
 8003024:	4618      	mov	r0, r3
 8003026:	f7fe fbcd 	bl	80017c4 <mpu_set_gyro_fsr>
    mpu_set_accel_fsr(accel_fsr);
 800302a:	7bfb      	ldrb	r3, [r7, #15]
 800302c:	4618      	mov	r0, r3
 800302e:	f7fe fc63 	bl	80018f8 <mpu_set_accel_fsr>
    mpu_set_lpf(lpf);
 8003032:	893b      	ldrh	r3, [r7, #8]
 8003034:	4618      	mov	r0, r3
 8003036:	f7fe fd0f 	bl	8001a58 <mpu_set_lpf>
    mpu_set_sample_rate(sample_rate);
 800303a:	897b      	ldrh	r3, [r7, #10]
 800303c:	4618      	mov	r0, r3
 800303e:	f7fe fd7f 	bl	8001b40 <mpu_set_sample_rate>
    mpu_set_sensors(sensors_on);
 8003042:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8003046:	4618      	mov	r0, r3
 8003048:	f7fe fec6 	bl	8001dd8 <mpu_set_sensors>
    mpu_configure_fifo(fifo_sensors);
 800304c:	7bbb      	ldrb	r3, [r7, #14]
 800304e:	4618      	mov	r0, r3
 8003050:	f7fe fe70 	bl	8001d34 <mpu_configure_fifo>

    if (dmp_was_on)
 8003054:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003058:	2b00      	cmp	r3, #0
 800305a:	d002      	beq.n	8003062 <mpu_run_self_test+0x19a>
        mpu_set_dmp_state(1);
 800305c:	2001      	movs	r0, #1
 800305e:	f000 f95b 	bl	8003318 <mpu_set_dmp_state>

    return result;
 8003062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 8003064:	4618      	mov	r0, r3
 8003066:	3738      	adds	r7, #56	@ 0x38
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}
 800306c:	20000000 	.word	0x20000000

08003070 <mpu_write_mem>:
 *  @param[in]  data        Bytes to write to memory.
 *  @return     0 if successful.
 */
int mpu_write_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b088      	sub	sp, #32
 8003074:	af04      	add	r7, sp, #16
 8003076:	4603      	mov	r3, r0
 8003078:	603a      	str	r2, [r7, #0]
 800307a:	80fb      	strh	r3, [r7, #6]
 800307c:	460b      	mov	r3, r1
 800307e:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d102      	bne.n	800308c <mpu_write_mem+0x1c>
        return -1;
 8003086:	f04f 33ff 	mov.w	r3, #4294967295
 800308a:	e04e      	b.n	800312a <mpu_write_mem+0xba>
    if (!st.chip_cfg.sensors)
 800308c:	4b29      	ldr	r3, [pc, #164]	@ (8003134 <mpu_write_mem+0xc4>)
 800308e:	7a9b      	ldrb	r3, [r3, #10]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d102      	bne.n	800309a <mpu_write_mem+0x2a>
        return -1;
 8003094:	f04f 33ff 	mov.w	r3, #4294967295
 8003098:	e047      	b.n	800312a <mpu_write_mem+0xba>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 800309a:	88fb      	ldrh	r3, [r7, #6]
 800309c:	0a1b      	lsrs	r3, r3, #8
 800309e:	b29b      	uxth	r3, r3
 80030a0:	b2db      	uxtb	r3, r3
 80030a2:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 80030a4:	88fb      	ldrh	r3, [r7, #6]
 80030a6:	b2db      	uxtb	r3, r3
 80030a8:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 80030aa:	7b7b      	ldrb	r3, [r7, #13]
 80030ac:	461a      	mov	r2, r3
 80030ae:	88bb      	ldrh	r3, [r7, #4]
 80030b0:	4413      	add	r3, r2
 80030b2:	4a20      	ldr	r2, [pc, #128]	@ (8003134 <mpu_write_mem+0xc4>)
 80030b4:	6852      	ldr	r2, [r2, #4]
 80030b6:	8952      	ldrh	r2, [r2, #10]
 80030b8:	4293      	cmp	r3, r2
 80030ba:	dd02      	ble.n	80030c2 <mpu_write_mem+0x52>
        return -1;
 80030bc:	f04f 33ff 	mov.w	r3, #4294967295
 80030c0:	e033      	b.n	800312a <mpu_write_mem+0xba>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 80030c2:	4b1c      	ldr	r3, [pc, #112]	@ (8003134 <mpu_write_mem+0xc4>)
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	781b      	ldrb	r3, [r3, #0]
 80030c8:	005b      	lsls	r3, r3, #1
 80030ca:	b299      	uxth	r1, r3
 80030cc:	4b19      	ldr	r3, [pc, #100]	@ (8003134 <mpu_write_mem+0xc4>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	7e1b      	ldrb	r3, [r3, #24]
 80030d2:	461a      	mov	r2, r3
 80030d4:	2305      	movs	r3, #5
 80030d6:	9302      	str	r3, [sp, #8]
 80030d8:	2302      	movs	r3, #2
 80030da:	9301      	str	r3, [sp, #4]
 80030dc:	f107 030c 	add.w	r3, r7, #12
 80030e0:	9300      	str	r3, [sp, #0]
 80030e2:	2301      	movs	r3, #1
 80030e4:	4814      	ldr	r0, [pc, #80]	@ (8003138 <mpu_write_mem+0xc8>)
 80030e6:	f004 fcdf 	bl	8007aa8 <HAL_I2C_Mem_Write>
 80030ea:	4603      	mov	r3, r0
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d002      	beq.n	80030f6 <mpu_write_mem+0x86>
        return -1;
 80030f0:	f04f 33ff 	mov.w	r3, #4294967295
 80030f4:	e019      	b.n	800312a <mpu_write_mem+0xba>
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
 80030f6:	4b0f      	ldr	r3, [pc, #60]	@ (8003134 <mpu_write_mem+0xc4>)
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	781b      	ldrb	r3, [r3, #0]
 80030fc:	005b      	lsls	r3, r3, #1
 80030fe:	b299      	uxth	r1, r3
 8003100:	4b0c      	ldr	r3, [pc, #48]	@ (8003134 <mpu_write_mem+0xc4>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	7d5b      	ldrb	r3, [r3, #21]
 8003106:	461a      	mov	r2, r3
 8003108:	2305      	movs	r3, #5
 800310a:	9302      	str	r3, [sp, #8]
 800310c:	88bb      	ldrh	r3, [r7, #4]
 800310e:	9301      	str	r3, [sp, #4]
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	9300      	str	r3, [sp, #0]
 8003114:	2301      	movs	r3, #1
 8003116:	4808      	ldr	r0, [pc, #32]	@ (8003138 <mpu_write_mem+0xc8>)
 8003118:	f004 fcc6 	bl	8007aa8 <HAL_I2C_Mem_Write>
 800311c:	4603      	mov	r3, r0
 800311e:	2b00      	cmp	r3, #0
 8003120:	d002      	beq.n	8003128 <mpu_write_mem+0xb8>
        return -1;
 8003122:	f04f 33ff 	mov.w	r3, #4294967295
 8003126:	e000      	b.n	800312a <mpu_write_mem+0xba>
    return 0;
 8003128:	2300      	movs	r3, #0
}
 800312a:	4618      	mov	r0, r3
 800312c:	3710      	adds	r7, #16
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	20000000 	.word	0x20000000
 8003138:	200002d4 	.word	0x200002d4

0800313c <mpu_read_mem>:
 *  @param[out] data        Bytes read from memory.
 *  @return     0 if successful.
 */
int mpu_read_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b088      	sub	sp, #32
 8003140:	af04      	add	r7, sp, #16
 8003142:	4603      	mov	r3, r0
 8003144:	603a      	str	r2, [r7, #0]
 8003146:	80fb      	strh	r3, [r7, #6]
 8003148:	460b      	mov	r3, r1
 800314a:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d102      	bne.n	8003158 <mpu_read_mem+0x1c>
        return -1;
 8003152:	f04f 33ff 	mov.w	r3, #4294967295
 8003156:	e04e      	b.n	80031f6 <mpu_read_mem+0xba>
    if (!st.chip_cfg.sensors)
 8003158:	4b29      	ldr	r3, [pc, #164]	@ (8003200 <mpu_read_mem+0xc4>)
 800315a:	7a9b      	ldrb	r3, [r3, #10]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d102      	bne.n	8003166 <mpu_read_mem+0x2a>
        return -1;
 8003160:	f04f 33ff 	mov.w	r3, #4294967295
 8003164:	e047      	b.n	80031f6 <mpu_read_mem+0xba>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 8003166:	88fb      	ldrh	r3, [r7, #6]
 8003168:	0a1b      	lsrs	r3, r3, #8
 800316a:	b29b      	uxth	r3, r3
 800316c:	b2db      	uxtb	r3, r3
 800316e:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 8003170:	88fb      	ldrh	r3, [r7, #6]
 8003172:	b2db      	uxtb	r3, r3
 8003174:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 8003176:	7b7b      	ldrb	r3, [r7, #13]
 8003178:	461a      	mov	r2, r3
 800317a:	88bb      	ldrh	r3, [r7, #4]
 800317c:	4413      	add	r3, r2
 800317e:	4a20      	ldr	r2, [pc, #128]	@ (8003200 <mpu_read_mem+0xc4>)
 8003180:	6852      	ldr	r2, [r2, #4]
 8003182:	8952      	ldrh	r2, [r2, #10]
 8003184:	4293      	cmp	r3, r2
 8003186:	dd02      	ble.n	800318e <mpu_read_mem+0x52>
        return -1;
 8003188:	f04f 33ff 	mov.w	r3, #4294967295
 800318c:	e033      	b.n	80031f6 <mpu_read_mem+0xba>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 800318e:	4b1c      	ldr	r3, [pc, #112]	@ (8003200 <mpu_read_mem+0xc4>)
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	781b      	ldrb	r3, [r3, #0]
 8003194:	005b      	lsls	r3, r3, #1
 8003196:	b299      	uxth	r1, r3
 8003198:	4b19      	ldr	r3, [pc, #100]	@ (8003200 <mpu_read_mem+0xc4>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	7e1b      	ldrb	r3, [r3, #24]
 800319e:	461a      	mov	r2, r3
 80031a0:	2305      	movs	r3, #5
 80031a2:	9302      	str	r3, [sp, #8]
 80031a4:	2302      	movs	r3, #2
 80031a6:	9301      	str	r3, [sp, #4]
 80031a8:	f107 030c 	add.w	r3, r7, #12
 80031ac:	9300      	str	r3, [sp, #0]
 80031ae:	2301      	movs	r3, #1
 80031b0:	4814      	ldr	r0, [pc, #80]	@ (8003204 <mpu_read_mem+0xc8>)
 80031b2:	f004 fc79 	bl	8007aa8 <HAL_I2C_Mem_Write>
 80031b6:	4603      	mov	r3, r0
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d002      	beq.n	80031c2 <mpu_read_mem+0x86>
        return -1;
 80031bc:	f04f 33ff 	mov.w	r3, #4294967295
 80031c0:	e019      	b.n	80031f6 <mpu_read_mem+0xba>
    if (i2c_read(st.hw->addr, st.reg->mem_r_w, length, data))
 80031c2:	4b0f      	ldr	r3, [pc, #60]	@ (8003200 <mpu_read_mem+0xc4>)
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	781b      	ldrb	r3, [r3, #0]
 80031c8:	005b      	lsls	r3, r3, #1
 80031ca:	b299      	uxth	r1, r3
 80031cc:	4b0c      	ldr	r3, [pc, #48]	@ (8003200 <mpu_read_mem+0xc4>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	7d5b      	ldrb	r3, [r3, #21]
 80031d2:	461a      	mov	r2, r3
 80031d4:	2305      	movs	r3, #5
 80031d6:	9302      	str	r3, [sp, #8]
 80031d8:	88bb      	ldrh	r3, [r7, #4]
 80031da:	9301      	str	r3, [sp, #4]
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	9300      	str	r3, [sp, #0]
 80031e0:	2301      	movs	r3, #1
 80031e2:	4808      	ldr	r0, [pc, #32]	@ (8003204 <mpu_read_mem+0xc8>)
 80031e4:	f004 fd5a 	bl	8007c9c <HAL_I2C_Mem_Read>
 80031e8:	4603      	mov	r3, r0
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d002      	beq.n	80031f4 <mpu_read_mem+0xb8>
        return -1;
 80031ee:	f04f 33ff 	mov.w	r3, #4294967295
 80031f2:	e000      	b.n	80031f6 <mpu_read_mem+0xba>
    return 0;
 80031f4:	2300      	movs	r3, #0
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	3710      	adds	r7, #16
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	bf00      	nop
 8003200:	20000000 	.word	0x20000000
 8003204:	200002d4 	.word	0x200002d4

08003208 <mpu_load_firmware>:
 *  @param[in]  sample_rate Fixed sampling rate used when DMP is enabled.
 *  @return     0 if successful.
 */
int mpu_load_firmware(unsigned short length, const unsigned char *firmware,
    unsigned short start_addr, unsigned short sample_rate)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b08e      	sub	sp, #56	@ 0x38
 800320c:	af04      	add	r7, sp, #16
 800320e:	60b9      	str	r1, [r7, #8]
 8003210:	4611      	mov	r1, r2
 8003212:	461a      	mov	r2, r3
 8003214:	4603      	mov	r3, r0
 8003216:	81fb      	strh	r3, [r7, #14]
 8003218:	460b      	mov	r3, r1
 800321a:	81bb      	strh	r3, [r7, #12]
 800321c:	4613      	mov	r3, r2
 800321e:	80fb      	strh	r3, [r7, #6]
    unsigned short this_write;
    /* Must divide evenly into st.hw->bank_size to avoid bank crossings. */
#define LOAD_CHUNK  (16)
    unsigned char cur[LOAD_CHUNK], tmp[2];

    if (st.chip_cfg.dmp_loaded)
 8003220:	4b3b      	ldr	r3, [pc, #236]	@ (8003310 <mpu_load_firmware+0x108>)
 8003222:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003226:	2b00      	cmp	r3, #0
 8003228:	d002      	beq.n	8003230 <mpu_load_firmware+0x28>
        /* DMP should only be loaded once. */
        return -1;
 800322a:	f04f 33ff 	mov.w	r3, #4294967295
 800322e:	e06b      	b.n	8003308 <mpu_load_firmware+0x100>

    if (!firmware)
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d102      	bne.n	800323c <mpu_load_firmware+0x34>
        return -1;
 8003236:	f04f 33ff 	mov.w	r3, #4294967295
 800323a:	e065      	b.n	8003308 <mpu_load_firmware+0x100>
    for (ii = 0; ii < length; ii += this_write) {
 800323c:	2300      	movs	r3, #0
 800323e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8003240:	e034      	b.n	80032ac <mpu_load_firmware+0xa4>
        this_write = min(LOAD_CHUNK, length - ii);
 8003242:	89fa      	ldrh	r2, [r7, #14]
 8003244:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003246:	1ad3      	subs	r3, r2, r3
 8003248:	2b10      	cmp	r3, #16
 800324a:	bfa8      	it	ge
 800324c:	2310      	movge	r3, #16
 800324e:	84bb      	strh	r3, [r7, #36]	@ 0x24
        if (mpu_write_mem(ii, this_write, (unsigned char*)&firmware[ii]))
 8003250:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003252:	68ba      	ldr	r2, [r7, #8]
 8003254:	441a      	add	r2, r3
 8003256:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8003258:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800325a:	4618      	mov	r0, r3
 800325c:	f7ff ff08 	bl	8003070 <mpu_write_mem>
 8003260:	4603      	mov	r3, r0
 8003262:	2b00      	cmp	r3, #0
 8003264:	d002      	beq.n	800326c <mpu_load_firmware+0x64>
            return -1;
 8003266:	f04f 33ff 	mov.w	r3, #4294967295
 800326a:	e04d      	b.n	8003308 <mpu_load_firmware+0x100>
        if (mpu_read_mem(ii, this_write, cur))
 800326c:	f107 0214 	add.w	r2, r7, #20
 8003270:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8003272:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003274:	4618      	mov	r0, r3
 8003276:	f7ff ff61 	bl	800313c <mpu_read_mem>
 800327a:	4603      	mov	r3, r0
 800327c:	2b00      	cmp	r3, #0
 800327e:	d002      	beq.n	8003286 <mpu_load_firmware+0x7e>
            return -1;
 8003280:	f04f 33ff 	mov.w	r3, #4294967295
 8003284:	e040      	b.n	8003308 <mpu_load_firmware+0x100>
        if (memcmp(firmware+ii, cur, this_write))
 8003286:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003288:	68ba      	ldr	r2, [r7, #8]
 800328a:	4413      	add	r3, r2
 800328c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800328e:	f107 0114 	add.w	r1, r7, #20
 8003292:	4618      	mov	r0, r3
 8003294:	f008 fe30 	bl	800bef8 <memcmp>
 8003298:	4603      	mov	r3, r0
 800329a:	2b00      	cmp	r3, #0
 800329c:	d002      	beq.n	80032a4 <mpu_load_firmware+0x9c>
            return -2;
 800329e:	f06f 0301 	mvn.w	r3, #1
 80032a2:	e031      	b.n	8003308 <mpu_load_firmware+0x100>
    for (ii = 0; ii < length; ii += this_write) {
 80032a4:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80032a6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80032a8:	4413      	add	r3, r2
 80032aa:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80032ac:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80032ae:	89fb      	ldrh	r3, [r7, #14]
 80032b0:	429a      	cmp	r2, r3
 80032b2:	d3c6      	bcc.n	8003242 <mpu_load_firmware+0x3a>
    }

    /* Set program start address. */
    tmp[0] = start_addr >> 8;
 80032b4:	89bb      	ldrh	r3, [r7, #12]
 80032b6:	0a1b      	lsrs	r3, r3, #8
 80032b8:	b29b      	uxth	r3, r3
 80032ba:	b2db      	uxtb	r3, r3
 80032bc:	743b      	strb	r3, [r7, #16]
    tmp[1] = start_addr & 0xFF;
 80032be:	89bb      	ldrh	r3, [r7, #12]
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	747b      	strb	r3, [r7, #17]
    if (i2c_write(st.hw->addr, st.reg->prgm_start_h, 2, tmp))
 80032c4:	4b12      	ldr	r3, [pc, #72]	@ (8003310 <mpu_load_firmware+0x108>)
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	781b      	ldrb	r3, [r3, #0]
 80032ca:	005b      	lsls	r3, r3, #1
 80032cc:	b299      	uxth	r1, r3
 80032ce:	4b10      	ldr	r3, [pc, #64]	@ (8003310 <mpu_load_firmware+0x108>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	7e9b      	ldrb	r3, [r3, #26]
 80032d4:	461a      	mov	r2, r3
 80032d6:	2305      	movs	r3, #5
 80032d8:	9302      	str	r3, [sp, #8]
 80032da:	2302      	movs	r3, #2
 80032dc:	9301      	str	r3, [sp, #4]
 80032de:	f107 0310 	add.w	r3, r7, #16
 80032e2:	9300      	str	r3, [sp, #0]
 80032e4:	2301      	movs	r3, #1
 80032e6:	480b      	ldr	r0, [pc, #44]	@ (8003314 <mpu_load_firmware+0x10c>)
 80032e8:	f004 fbde 	bl	8007aa8 <HAL_I2C_Mem_Write>
 80032ec:	4603      	mov	r3, r0
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d002      	beq.n	80032f8 <mpu_load_firmware+0xf0>
        return -1;
 80032f2:	f04f 33ff 	mov.w	r3, #4294967295
 80032f6:	e007      	b.n	8003308 <mpu_load_firmware+0x100>

    st.chip_cfg.dmp_loaded = 1;
 80032f8:	4b05      	ldr	r3, [pc, #20]	@ (8003310 <mpu_load_firmware+0x108>)
 80032fa:	2201      	movs	r2, #1
 80032fc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = sample_rate;
 8003300:	4a03      	ldr	r2, [pc, #12]	@ (8003310 <mpu_load_firmware+0x108>)
 8003302:	88fb      	ldrh	r3, [r7, #6]
 8003304:	84d3      	strh	r3, [r2, #38]	@ 0x26
    return 0;
 8003306:	2300      	movs	r3, #0
}
 8003308:	4618      	mov	r0, r3
 800330a:	3728      	adds	r7, #40	@ 0x28
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}
 8003310:	20000000 	.word	0x20000000
 8003314:	200002d4 	.word	0x200002d4

08003318 <mpu_set_dmp_state>:
 *  @brief      Enable/disable DMP support.
 *  @param[in]  enable  1 to turn on the DMP.
 *  @return     0 if successful.
 */
int mpu_set_dmp_state(unsigned char enable)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b088      	sub	sp, #32
 800331c:	af04      	add	r7, sp, #16
 800331e:	4603      	mov	r3, r0
 8003320:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.dmp_on == enable)
 8003322:	4b2e      	ldr	r3, [pc, #184]	@ (80033dc <mpu_set_dmp_state+0xc4>)
 8003324:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003328:	79fa      	ldrb	r2, [r7, #7]
 800332a:	429a      	cmp	r2, r3
 800332c:	d101      	bne.n	8003332 <mpu_set_dmp_state+0x1a>
        return 0;
 800332e:	2300      	movs	r3, #0
 8003330:	e050      	b.n	80033d4 <mpu_set_dmp_state+0xbc>

    if (enable) {
 8003332:	79fb      	ldrb	r3, [r7, #7]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d02f      	beq.n	8003398 <mpu_set_dmp_state+0x80>
        if (!st.chip_cfg.dmp_loaded)
 8003338:	4b28      	ldr	r3, [pc, #160]	@ (80033dc <mpu_set_dmp_state+0xc4>)
 800333a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800333e:	2b00      	cmp	r3, #0
 8003340:	d102      	bne.n	8003348 <mpu_set_dmp_state+0x30>
            return -1;
 8003342:	f04f 33ff 	mov.w	r3, #4294967295
 8003346:	e045      	b.n	80033d4 <mpu_set_dmp_state+0xbc>
        /* Disable data ready interrupt. */
        set_int_enable(0);
 8003348:	2000      	movs	r0, #0
 800334a:	f7fd fe63 	bl	8001014 <set_int_enable>
        /* Disable bypass mode. */
        mpu_set_bypass(0);
 800334e:	2000      	movs	r0, #0
 8003350:	f7fe fe78 	bl	8002044 <mpu_set_bypass>
        /* Keep constant sample rate, FIFO rate controlled by DMP. */
        mpu_set_sample_rate(st.chip_cfg.dmp_sample_rate);
 8003354:	4b21      	ldr	r3, [pc, #132]	@ (80033dc <mpu_set_dmp_state+0xc4>)
 8003356:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003358:	4618      	mov	r0, r3
 800335a:	f7fe fbf1 	bl	8001b40 <mpu_set_sample_rate>
        /* Remove FIFO elements. */
        tmp = 0;
 800335e:	2300      	movs	r3, #0
 8003360:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 8003362:	4b1e      	ldr	r3, [pc, #120]	@ (80033dc <mpu_set_dmp_state+0xc4>)
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	781b      	ldrb	r3, [r3, #0]
 8003368:	005b      	lsls	r3, r3, #1
 800336a:	b299      	uxth	r1, r3
 800336c:	2305      	movs	r3, #5
 800336e:	9302      	str	r3, [sp, #8]
 8003370:	2301      	movs	r3, #1
 8003372:	9301      	str	r3, [sp, #4]
 8003374:	f107 030f 	add.w	r3, r7, #15
 8003378:	9300      	str	r3, [sp, #0]
 800337a:	2301      	movs	r3, #1
 800337c:	2223      	movs	r2, #35	@ 0x23
 800337e:	4818      	ldr	r0, [pc, #96]	@ (80033e0 <mpu_set_dmp_state+0xc8>)
 8003380:	f004 fb92 	bl	8007aa8 <HAL_I2C_Mem_Write>
        st.chip_cfg.dmp_on = 1;
 8003384:	4b15      	ldr	r3, [pc, #84]	@ (80033dc <mpu_set_dmp_state+0xc4>)
 8003386:	2201      	movs	r2, #1
 8003388:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        /* Enable DMP interrupt. */
        set_int_enable(1);
 800338c:	2001      	movs	r0, #1
 800338e:	f7fd fe41 	bl	8001014 <set_int_enable>
        mpu_reset_fifo();
 8003392:	f7fe f87b 	bl	800148c <mpu_reset_fifo>
 8003396:	e01c      	b.n	80033d2 <mpu_set_dmp_state+0xba>
    } else {
        /* Disable DMP interrupt. */
        set_int_enable(0);
 8003398:	2000      	movs	r0, #0
 800339a:	f7fd fe3b 	bl	8001014 <set_int_enable>
        /* Restore FIFO settings. */
        tmp = st.chip_cfg.fifo_enable;
 800339e:	4b0f      	ldr	r3, [pc, #60]	@ (80033dc <mpu_set_dmp_state+0xc4>)
 80033a0:	7c1b      	ldrb	r3, [r3, #16]
 80033a2:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 80033a4:	4b0d      	ldr	r3, [pc, #52]	@ (80033dc <mpu_set_dmp_state+0xc4>)
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	781b      	ldrb	r3, [r3, #0]
 80033aa:	005b      	lsls	r3, r3, #1
 80033ac:	b299      	uxth	r1, r3
 80033ae:	2305      	movs	r3, #5
 80033b0:	9302      	str	r3, [sp, #8]
 80033b2:	2301      	movs	r3, #1
 80033b4:	9301      	str	r3, [sp, #4]
 80033b6:	f107 030f 	add.w	r3, r7, #15
 80033ba:	9300      	str	r3, [sp, #0]
 80033bc:	2301      	movs	r3, #1
 80033be:	2223      	movs	r2, #35	@ 0x23
 80033c0:	4807      	ldr	r0, [pc, #28]	@ (80033e0 <mpu_set_dmp_state+0xc8>)
 80033c2:	f004 fb71 	bl	8007aa8 <HAL_I2C_Mem_Write>
        st.chip_cfg.dmp_on = 0;
 80033c6:	4b05      	ldr	r3, [pc, #20]	@ (80033dc <mpu_set_dmp_state+0xc4>)
 80033c8:	2200      	movs	r2, #0
 80033ca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        mpu_reset_fifo();
 80033ce:	f7fe f85d 	bl	800148c <mpu_reset_fifo>
    }
    return 0;
 80033d2:	2300      	movs	r3, #0
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	3710      	adds	r7, #16
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}
 80033dc:	20000000 	.word	0x20000000
 80033e0:	200002d4 	.word	0x200002d4

080033e4 <myget_ms>:

    st.chip_cfg.int_motion_only = 0;
    return 0;
}
void myget_ms(unsigned long *time)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b083      	sub	sp, #12
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]

}
 80033ec:	bf00      	nop
 80033ee:	370c      	adds	r7, #12
 80033f0:	46bd      	mov	sp, r7
 80033f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f6:	4770      	bx	lr

080033f8 <dmp_load_motion_driver_firmware>:
/**
 *  @brief  Load the DMP with this image.
 *  @return 0 if successful.
 */
int dmp_load_motion_driver_firmware(void)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	af00      	add	r7, sp, #0
    return mpu_load_firmware(DMP_CODE_SIZE, dmp_memory, sStartAddress,
 80033fc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003400:	23c8      	movs	r3, #200	@ 0xc8
 8003402:	4904      	ldr	r1, [pc, #16]	@ (8003414 <dmp_load_motion_driver_firmware+0x1c>)
 8003404:	f640 30f6 	movw	r0, #3062	@ 0xbf6
 8003408:	f7ff fefe 	bl	8003208 <mpu_load_firmware>
 800340c:	4603      	mov	r3, r0
        DMP_SAMPLE_RATE);
}
 800340e:	4618      	mov	r0, r3
 8003410:	bd80      	pop	{r7, pc}
 8003412:	bf00      	nop
 8003414:	0800ed74 	.word	0x0800ed74

08003418 <dmp_set_orientation>:
 *  @e inv_orientation_matrix_to_scalar.
 *  @param[in]  orient  Gyro and accel orientation in body frame.
 *  @return     0 if successful.
 */
int dmp_set_orientation(unsigned short orient)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b088      	sub	sp, #32
 800341c:	af00      	add	r7, sp, #0
 800341e:	4603      	mov	r3, r0
 8003420:	80fb      	strh	r3, [r7, #6]
    unsigned char gyro_regs[3], accel_regs[3];
    const unsigned char gyro_axes[3] = {DINA4C, DINACD, DINA6C};
 8003422:	4a6e      	ldr	r2, [pc, #440]	@ (80035dc <dmp_set_orientation+0x1c4>)
 8003424:	f107 0314 	add.w	r3, r7, #20
 8003428:	6812      	ldr	r2, [r2, #0]
 800342a:	4611      	mov	r1, r2
 800342c:	8019      	strh	r1, [r3, #0]
 800342e:	3302      	adds	r3, #2
 8003430:	0c12      	lsrs	r2, r2, #16
 8003432:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_axes[3] = {DINA0C, DINAC9, DINA2C};
 8003434:	4a6a      	ldr	r2, [pc, #424]	@ (80035e0 <dmp_set_orientation+0x1c8>)
 8003436:	f107 0310 	add.w	r3, r7, #16
 800343a:	6812      	ldr	r2, [r2, #0]
 800343c:	4611      	mov	r1, r2
 800343e:	8019      	strh	r1, [r3, #0]
 8003440:	3302      	adds	r3, #2
 8003442:	0c12      	lsrs	r2, r2, #16
 8003444:	701a      	strb	r2, [r3, #0]
    const unsigned char gyro_sign[3] = {DINA36, DINA56, DINA76};
 8003446:	4a67      	ldr	r2, [pc, #412]	@ (80035e4 <dmp_set_orientation+0x1cc>)
 8003448:	f107 030c 	add.w	r3, r7, #12
 800344c:	6812      	ldr	r2, [r2, #0]
 800344e:	4611      	mov	r1, r2
 8003450:	8019      	strh	r1, [r3, #0]
 8003452:	3302      	adds	r3, #2
 8003454:	0c12      	lsrs	r2, r2, #16
 8003456:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_sign[3] = {DINA26, DINA46, DINA66};
 8003458:	4a63      	ldr	r2, [pc, #396]	@ (80035e8 <dmp_set_orientation+0x1d0>)
 800345a:	f107 0308 	add.w	r3, r7, #8
 800345e:	6812      	ldr	r2, [r2, #0]
 8003460:	4611      	mov	r1, r2
 8003462:	8019      	strh	r1, [r3, #0]
 8003464:	3302      	adds	r3, #2
 8003466:	0c12      	lsrs	r2, r2, #16
 8003468:	701a      	strb	r2, [r3, #0]

    gyro_regs[0] = gyro_axes[orient & 3];
 800346a:	88fb      	ldrh	r3, [r7, #6]
 800346c:	f003 0303 	and.w	r3, r3, #3
 8003470:	3320      	adds	r3, #32
 8003472:	443b      	add	r3, r7
 8003474:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003478:	773b      	strb	r3, [r7, #28]
    gyro_regs[1] = gyro_axes[(orient >> 3) & 3];
 800347a:	88fb      	ldrh	r3, [r7, #6]
 800347c:	08db      	lsrs	r3, r3, #3
 800347e:	b29b      	uxth	r3, r3
 8003480:	f003 0303 	and.w	r3, r3, #3
 8003484:	3320      	adds	r3, #32
 8003486:	443b      	add	r3, r7
 8003488:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800348c:	777b      	strb	r3, [r7, #29]
    gyro_regs[2] = gyro_axes[(orient >> 6) & 3];
 800348e:	88fb      	ldrh	r3, [r7, #6]
 8003490:	099b      	lsrs	r3, r3, #6
 8003492:	b29b      	uxth	r3, r3
 8003494:	f003 0303 	and.w	r3, r3, #3
 8003498:	3320      	adds	r3, #32
 800349a:	443b      	add	r3, r7
 800349c:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80034a0:	77bb      	strb	r3, [r7, #30]
    accel_regs[0] = accel_axes[orient & 3];
 80034a2:	88fb      	ldrh	r3, [r7, #6]
 80034a4:	f003 0303 	and.w	r3, r3, #3
 80034a8:	3320      	adds	r3, #32
 80034aa:	443b      	add	r3, r7
 80034ac:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80034b0:	763b      	strb	r3, [r7, #24]
    accel_regs[1] = accel_axes[(orient >> 3) & 3];
 80034b2:	88fb      	ldrh	r3, [r7, #6]
 80034b4:	08db      	lsrs	r3, r3, #3
 80034b6:	b29b      	uxth	r3, r3
 80034b8:	f003 0303 	and.w	r3, r3, #3
 80034bc:	3320      	adds	r3, #32
 80034be:	443b      	add	r3, r7
 80034c0:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80034c4:	767b      	strb	r3, [r7, #25]
    accel_regs[2] = accel_axes[(orient >> 6) & 3];
 80034c6:	88fb      	ldrh	r3, [r7, #6]
 80034c8:	099b      	lsrs	r3, r3, #6
 80034ca:	b29b      	uxth	r3, r3
 80034cc:	f003 0303 	and.w	r3, r3, #3
 80034d0:	3320      	adds	r3, #32
 80034d2:	443b      	add	r3, r7
 80034d4:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80034d8:	76bb      	strb	r3, [r7, #26]

    /* Chip-to-body, axes only. */
    if (mpu_write_mem(FCFG_1, 3, gyro_regs))
 80034da:	f107 031c 	add.w	r3, r7, #28
 80034de:	461a      	mov	r2, r3
 80034e0:	2103      	movs	r1, #3
 80034e2:	f240 4026 	movw	r0, #1062	@ 0x426
 80034e6:	f7ff fdc3 	bl	8003070 <mpu_write_mem>
 80034ea:	4603      	mov	r3, r0
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d002      	beq.n	80034f6 <dmp_set_orientation+0xde>
        return -1;
 80034f0:	f04f 33ff 	mov.w	r3, #4294967295
 80034f4:	e06e      	b.n	80035d4 <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_2, 3, accel_regs))
 80034f6:	f107 0318 	add.w	r3, r7, #24
 80034fa:	461a      	mov	r2, r3
 80034fc:	2103      	movs	r1, #3
 80034fe:	f240 402a 	movw	r0, #1066	@ 0x42a
 8003502:	f7ff fdb5 	bl	8003070 <mpu_write_mem>
 8003506:	4603      	mov	r3, r0
 8003508:	2b00      	cmp	r3, #0
 800350a:	d002      	beq.n	8003512 <dmp_set_orientation+0xfa>
        return -1;
 800350c:	f04f 33ff 	mov.w	r3, #4294967295
 8003510:	e060      	b.n	80035d4 <dmp_set_orientation+0x1bc>

    memcpy(gyro_regs, gyro_sign, 3);
 8003512:	f107 031c 	add.w	r3, r7, #28
 8003516:	f107 020c 	add.w	r2, r7, #12
 800351a:	6812      	ldr	r2, [r2, #0]
 800351c:	4611      	mov	r1, r2
 800351e:	8019      	strh	r1, [r3, #0]
 8003520:	3302      	adds	r3, #2
 8003522:	0c12      	lsrs	r2, r2, #16
 8003524:	701a      	strb	r2, [r3, #0]
    memcpy(accel_regs, accel_sign, 3);
 8003526:	f107 0318 	add.w	r3, r7, #24
 800352a:	f107 0208 	add.w	r2, r7, #8
 800352e:	6812      	ldr	r2, [r2, #0]
 8003530:	4611      	mov	r1, r2
 8003532:	8019      	strh	r1, [r3, #0]
 8003534:	3302      	adds	r3, #2
 8003536:	0c12      	lsrs	r2, r2, #16
 8003538:	701a      	strb	r2, [r3, #0]
    if (orient & 4) {
 800353a:	88fb      	ldrh	r3, [r7, #6]
 800353c:	f003 0304 	and.w	r3, r3, #4
 8003540:	2b00      	cmp	r3, #0
 8003542:	d009      	beq.n	8003558 <dmp_set_orientation+0x140>
        gyro_regs[0] |= 1;
 8003544:	7f3b      	ldrb	r3, [r7, #28]
 8003546:	f043 0301 	orr.w	r3, r3, #1
 800354a:	b2db      	uxtb	r3, r3
 800354c:	773b      	strb	r3, [r7, #28]
        accel_regs[0] |= 1;
 800354e:	7e3b      	ldrb	r3, [r7, #24]
 8003550:	f043 0301 	orr.w	r3, r3, #1
 8003554:	b2db      	uxtb	r3, r3
 8003556:	763b      	strb	r3, [r7, #24]
    }
    if (orient & 0x20) {
 8003558:	88fb      	ldrh	r3, [r7, #6]
 800355a:	f003 0320 	and.w	r3, r3, #32
 800355e:	2b00      	cmp	r3, #0
 8003560:	d009      	beq.n	8003576 <dmp_set_orientation+0x15e>
        gyro_regs[1] |= 1;
 8003562:	7f7b      	ldrb	r3, [r7, #29]
 8003564:	f043 0301 	orr.w	r3, r3, #1
 8003568:	b2db      	uxtb	r3, r3
 800356a:	777b      	strb	r3, [r7, #29]
        accel_regs[1] |= 1;
 800356c:	7e7b      	ldrb	r3, [r7, #25]
 800356e:	f043 0301 	orr.w	r3, r3, #1
 8003572:	b2db      	uxtb	r3, r3
 8003574:	767b      	strb	r3, [r7, #25]
    }
    if (orient & 0x100) {
 8003576:	88fb      	ldrh	r3, [r7, #6]
 8003578:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800357c:	2b00      	cmp	r3, #0
 800357e:	d009      	beq.n	8003594 <dmp_set_orientation+0x17c>
        gyro_regs[2] |= 1;
 8003580:	7fbb      	ldrb	r3, [r7, #30]
 8003582:	f043 0301 	orr.w	r3, r3, #1
 8003586:	b2db      	uxtb	r3, r3
 8003588:	77bb      	strb	r3, [r7, #30]
        accel_regs[2] |= 1;
 800358a:	7ebb      	ldrb	r3, [r7, #26]
 800358c:	f043 0301 	orr.w	r3, r3, #1
 8003590:	b2db      	uxtb	r3, r3
 8003592:	76bb      	strb	r3, [r7, #26]
    }

    /* Chip-to-body, sign only. */
    if (mpu_write_mem(FCFG_3, 3, gyro_regs))
 8003594:	f107 031c 	add.w	r3, r7, #28
 8003598:	461a      	mov	r2, r3
 800359a:	2103      	movs	r1, #3
 800359c:	f44f 6088 	mov.w	r0, #1088	@ 0x440
 80035a0:	f7ff fd66 	bl	8003070 <mpu_write_mem>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d002      	beq.n	80035b0 <dmp_set_orientation+0x198>
        return -1;
 80035aa:	f04f 33ff 	mov.w	r3, #4294967295
 80035ae:	e011      	b.n	80035d4 <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_7, 3, accel_regs))
 80035b0:	f107 0318 	add.w	r3, r7, #24
 80035b4:	461a      	mov	r2, r3
 80035b6:	2103      	movs	r1, #3
 80035b8:	f240 4031 	movw	r0, #1073	@ 0x431
 80035bc:	f7ff fd58 	bl	8003070 <mpu_write_mem>
 80035c0:	4603      	mov	r3, r0
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d002      	beq.n	80035cc <dmp_set_orientation+0x1b4>
        return -1;
 80035c6:	f04f 33ff 	mov.w	r3, #4294967295
 80035ca:	e003      	b.n	80035d4 <dmp_set_orientation+0x1bc>
    dmp.orient = orient;
 80035cc:	4a07      	ldr	r2, [pc, #28]	@ (80035ec <dmp_set_orientation+0x1d4>)
 80035ce:	88fb      	ldrh	r3, [r7, #6]
 80035d0:	8113      	strh	r3, [r2, #8]
    return 0;
 80035d2:	2300      	movs	r3, #0
}
 80035d4:	4618      	mov	r0, r3
 80035d6:	3720      	adds	r7, #32
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}
 80035dc:	0800ebf0 	.word	0x0800ebf0
 80035e0:	0800ebf4 	.word	0x0800ebf4
 80035e4:	0800ebf8 	.word	0x0800ebf8
 80035e8:	0800ebfc 	.word	0x0800ebfc
 80035ec:	20000270 	.word	0x20000270

080035f0 <dmp_set_gyro_bias>:
 *  overwrite the biases written to this location once a new one is computed.
 *  @param[in]  bias    Gyro biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_gyro_bias(long *bias)
{
 80035f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80035f4:	b08c      	sub	sp, #48	@ 0x30
 80035f6:	af00      	add	r7, sp, #0
 80035f8:	61f8      	str	r0, [r7, #28]
    long gyro_bias_body[3];
    unsigned char regs[4];

    gyro_bias_body[0] = bias[dmp.orient & 3];
 80035fa:	4b80      	ldr	r3, [pc, #512]	@ (80037fc <dmp_set_gyro_bias+0x20c>)
 80035fc:	891b      	ldrh	r3, [r3, #8]
 80035fe:	f003 0303 	and.w	r3, r3, #3
 8003602:	009b      	lsls	r3, r3, #2
 8003604:	69fa      	ldr	r2, [r7, #28]
 8003606:	4413      	add	r3, r2
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	627b      	str	r3, [r7, #36]	@ 0x24
    if (dmp.orient & 4)
 800360c:	4b7b      	ldr	r3, [pc, #492]	@ (80037fc <dmp_set_gyro_bias+0x20c>)
 800360e:	891b      	ldrh	r3, [r3, #8]
 8003610:	f003 0304 	and.w	r3, r3, #4
 8003614:	2b00      	cmp	r3, #0
 8003616:	d002      	beq.n	800361e <dmp_set_gyro_bias+0x2e>
        gyro_bias_body[0] *= -1;
 8003618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800361a:	425b      	negs	r3, r3
 800361c:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 800361e:	4b77      	ldr	r3, [pc, #476]	@ (80037fc <dmp_set_gyro_bias+0x20c>)
 8003620:	891b      	ldrh	r3, [r3, #8]
 8003622:	08db      	lsrs	r3, r3, #3
 8003624:	b29b      	uxth	r3, r3
 8003626:	f003 0303 	and.w	r3, r3, #3
 800362a:	009b      	lsls	r3, r3, #2
 800362c:	69fa      	ldr	r2, [r7, #28]
 800362e:	4413      	add	r3, r2
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (dmp.orient & 0x20)
 8003634:	4b71      	ldr	r3, [pc, #452]	@ (80037fc <dmp_set_gyro_bias+0x20c>)
 8003636:	891b      	ldrh	r3, [r3, #8]
 8003638:	f003 0320 	and.w	r3, r3, #32
 800363c:	2b00      	cmp	r3, #0
 800363e:	d002      	beq.n	8003646 <dmp_set_gyro_bias+0x56>
        gyro_bias_body[1] *= -1;
 8003640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003642:	425b      	negs	r3, r3
 8003644:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 8003646:	4b6d      	ldr	r3, [pc, #436]	@ (80037fc <dmp_set_gyro_bias+0x20c>)
 8003648:	891b      	ldrh	r3, [r3, #8]
 800364a:	099b      	lsrs	r3, r3, #6
 800364c:	b29b      	uxth	r3, r3
 800364e:	f003 0303 	and.w	r3, r3, #3
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	69fa      	ldr	r2, [r7, #28]
 8003656:	4413      	add	r3, r2
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (dmp.orient & 0x100)
 800365c:	4b67      	ldr	r3, [pc, #412]	@ (80037fc <dmp_set_gyro_bias+0x20c>)
 800365e:	891b      	ldrh	r3, [r3, #8]
 8003660:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003664:	2b00      	cmp	r3, #0
 8003666:	d002      	beq.n	800366e <dmp_set_gyro_bias+0x7e>
        gyro_bias_body[2] *= -1;
 8003668:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800366a:	425b      	negs	r3, r3
 800366c:	62fb      	str	r3, [r7, #44]	@ 0x2c
#ifdef EMPL_NO_64BIT
    gyro_bias_body[0] = (long)(((float)gyro_bias_body[0] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[1] = (long)(((float)gyro_bias_body[1] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[2] = (long)(((float)gyro_bias_body[2] * GYRO_SF) / 1073741824.f);
#else
    gyro_bias_body[0] = (long)(((long long)gyro_bias_body[0] * GYRO_SF) >> 30);
 800366e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003670:	17da      	asrs	r2, r3, #31
 8003672:	613b      	str	r3, [r7, #16]
 8003674:	617a      	str	r2, [r7, #20]
 8003676:	4b62      	ldr	r3, [pc, #392]	@ (8003800 <dmp_set_gyro_bias+0x210>)
 8003678:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800367c:	460a      	mov	r2, r1
 800367e:	fb03 f202 	mul.w	r2, r3, r2
 8003682:	2300      	movs	r3, #0
 8003684:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8003688:	4601      	mov	r1, r0
 800368a:	fb01 f303 	mul.w	r3, r1, r3
 800368e:	4413      	add	r3, r2
 8003690:	4a5b      	ldr	r2, [pc, #364]	@ (8003800 <dmp_set_gyro_bias+0x210>)
 8003692:	6939      	ldr	r1, [r7, #16]
 8003694:	fba1 ab02 	umull	sl, fp, r1, r2
 8003698:	445b      	add	r3, fp
 800369a:	469b      	mov	fp, r3
 800369c:	f04f 0200 	mov.w	r2, #0
 80036a0:	f04f 0300 	mov.w	r3, #0
 80036a4:	ea4f 729a 	mov.w	r2, sl, lsr #30
 80036a8:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 80036ac:	ea4f 73ab 	mov.w	r3, fp, asr #30
 80036b0:	4613      	mov	r3, r2
 80036b2:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = (long)(((long long)gyro_bias_body[1] * GYRO_SF) >> 30);
 80036b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036b6:	17da      	asrs	r2, r3, #31
 80036b8:	60bb      	str	r3, [r7, #8]
 80036ba:	60fa      	str	r2, [r7, #12]
 80036bc:	4b50      	ldr	r3, [pc, #320]	@ (8003800 <dmp_set_gyro_bias+0x210>)
 80036be:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80036c2:	465a      	mov	r2, fp
 80036c4:	fb03 f202 	mul.w	r2, r3, r2
 80036c8:	2300      	movs	r3, #0
 80036ca:	4651      	mov	r1, sl
 80036cc:	fb01 f303 	mul.w	r3, r1, r3
 80036d0:	4413      	add	r3, r2
 80036d2:	4a4b      	ldr	r2, [pc, #300]	@ (8003800 <dmp_set_gyro_bias+0x210>)
 80036d4:	4651      	mov	r1, sl
 80036d6:	fba1 8902 	umull	r8, r9, r1, r2
 80036da:	444b      	add	r3, r9
 80036dc:	4699      	mov	r9, r3
 80036de:	f04f 0200 	mov.w	r2, #0
 80036e2:	f04f 0300 	mov.w	r3, #0
 80036e6:	ea4f 7298 	mov.w	r2, r8, lsr #30
 80036ea:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 80036ee:	ea4f 73a9 	mov.w	r3, r9, asr #30
 80036f2:	4613      	mov	r3, r2
 80036f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = (long)(((long long)gyro_bias_body[2] * GYRO_SF) >> 30);
 80036f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036f8:	17da      	asrs	r2, r3, #31
 80036fa:	603b      	str	r3, [r7, #0]
 80036fc:	607a      	str	r2, [r7, #4]
 80036fe:	4b40      	ldr	r3, [pc, #256]	@ (8003800 <dmp_set_gyro_bias+0x210>)
 8003700:	e9d7 8900 	ldrd	r8, r9, [r7]
 8003704:	464a      	mov	r2, r9
 8003706:	fb03 f202 	mul.w	r2, r3, r2
 800370a:	2300      	movs	r3, #0
 800370c:	4641      	mov	r1, r8
 800370e:	fb01 f303 	mul.w	r3, r1, r3
 8003712:	4413      	add	r3, r2
 8003714:	4a3a      	ldr	r2, [pc, #232]	@ (8003800 <dmp_set_gyro_bias+0x210>)
 8003716:	4641      	mov	r1, r8
 8003718:	fba1 4502 	umull	r4, r5, r1, r2
 800371c:	442b      	add	r3, r5
 800371e:	461d      	mov	r5, r3
 8003720:	f04f 0200 	mov.w	r2, #0
 8003724:	f04f 0300 	mov.w	r3, #0
 8003728:	0fa2      	lsrs	r2, r4, #30
 800372a:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 800372e:	17ab      	asrs	r3, r5, #30
 8003730:	4613      	mov	r3, r2
 8003732:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif

    regs[0] = (unsigned char)((gyro_bias_body[0] >> 24) & 0xFF);
 8003734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003736:	161b      	asrs	r3, r3, #24
 8003738:	b2db      	uxtb	r3, r3
 800373a:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[0] >> 16) & 0xFF);
 800373e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003740:	141b      	asrs	r3, r3, #16
 8003742:	b2db      	uxtb	r3, r3
 8003744:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[0] >> 8) & 0xFF);
 8003748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800374a:	121b      	asrs	r3, r3, #8
 800374c:	b2db      	uxtb	r3, r3
 800374e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[0] & 0xFF);
 8003752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003754:	b2db      	uxtb	r3, r3
 8003756:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_X, 4, regs))
 800375a:	f107 0320 	add.w	r3, r7, #32
 800375e:	461a      	mov	r2, r3
 8003760:	2104      	movs	r1, #4
 8003762:	f44f 7074 	mov.w	r0, #976	@ 0x3d0
 8003766:	f7ff fc83 	bl	8003070 <mpu_write_mem>
 800376a:	4603      	mov	r3, r0
 800376c:	2b00      	cmp	r3, #0
 800376e:	d002      	beq.n	8003776 <dmp_set_gyro_bias+0x186>
        return -1;
 8003770:	f04f 33ff 	mov.w	r3, #4294967295
 8003774:	e03c      	b.n	80037f0 <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[1] >> 24) & 0xFF);
 8003776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003778:	161b      	asrs	r3, r3, #24
 800377a:	b2db      	uxtb	r3, r3
 800377c:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[1] >> 16) & 0xFF);
 8003780:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003782:	141b      	asrs	r3, r3, #16
 8003784:	b2db      	uxtb	r3, r3
 8003786:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[1] >> 8) & 0xFF);
 800378a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800378c:	121b      	asrs	r3, r3, #8
 800378e:	b2db      	uxtb	r3, r3
 8003790:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[1] & 0xFF);
 8003794:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003796:	b2db      	uxtb	r3, r3
 8003798:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_Y, 4, regs))
 800379c:	f107 0320 	add.w	r3, r7, #32
 80037a0:	461a      	mov	r2, r3
 80037a2:	2104      	movs	r1, #4
 80037a4:	f44f 7075 	mov.w	r0, #980	@ 0x3d4
 80037a8:	f7ff fc62 	bl	8003070 <mpu_write_mem>
 80037ac:	4603      	mov	r3, r0
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d002      	beq.n	80037b8 <dmp_set_gyro_bias+0x1c8>
        return -1;
 80037b2:	f04f 33ff 	mov.w	r3, #4294967295
 80037b6:	e01b      	b.n	80037f0 <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[2] >> 24) & 0xFF);
 80037b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037ba:	161b      	asrs	r3, r3, #24
 80037bc:	b2db      	uxtb	r3, r3
 80037be:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[2] >> 16) & 0xFF);
 80037c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037c4:	141b      	asrs	r3, r3, #16
 80037c6:	b2db      	uxtb	r3, r3
 80037c8:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[2] >> 8) & 0xFF);
 80037cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037ce:	121b      	asrs	r3, r3, #8
 80037d0:	b2db      	uxtb	r3, r3
 80037d2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[2] & 0xFF);
 80037d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037d8:	b2db      	uxtb	r3, r3
 80037da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    return mpu_write_mem(D_EXT_GYRO_BIAS_Z, 4, regs);
 80037de:	f107 0320 	add.w	r3, r7, #32
 80037e2:	461a      	mov	r2, r3
 80037e4:	2104      	movs	r1, #4
 80037e6:	f44f 7076 	mov.w	r0, #984	@ 0x3d8
 80037ea:	f7ff fc41 	bl	8003070 <mpu_write_mem>
 80037ee:	4603      	mov	r3, r0
}
 80037f0:	4618      	mov	r0, r3
 80037f2:	3730      	adds	r7, #48	@ 0x30
 80037f4:	46bd      	mov	sp, r7
 80037f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80037fa:	bf00      	nop
 80037fc:	20000270 	.word	0x20000270
 8003800:	02cae309 	.word	0x02cae309

08003804 <dmp_set_accel_bias>:
 *  These biases will be removed from the DMP 6-axis quaternion.
 *  @param[in]  bias    Accel biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_accel_bias(long *bias)
{
 8003804:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003808:	b094      	sub	sp, #80	@ 0x50
 800380a:	af00      	add	r7, sp, #0
 800380c:	6278      	str	r0, [r7, #36]	@ 0x24
    long accel_bias_body[3];
    unsigned char regs[12];
    long long accel_sf;
    unsigned short accel_sens;

    mpu_get_accel_sens(&accel_sens);
 800380e:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 8003812:	4618      	mov	r0, r3
 8003814:	f7fe fa3e 	bl	8001c94 <mpu_get_accel_sens>
    accel_sf = (long long)accel_sens << 15;
 8003818:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800381a:	b29b      	uxth	r3, r3
 800381c:	2200      	movs	r2, #0
 800381e:	61bb      	str	r3, [r7, #24]
 8003820:	61fa      	str	r2, [r7, #28]
 8003822:	f04f 0200 	mov.w	r2, #0
 8003826:	f04f 0300 	mov.w	r3, #0
 800382a:	69f9      	ldr	r1, [r7, #28]
 800382c:	03cb      	lsls	r3, r1, #15
 800382e:	69b9      	ldr	r1, [r7, #24]
 8003830:	ea43 4351 	orr.w	r3, r3, r1, lsr #17
 8003834:	69b9      	ldr	r1, [r7, #24]
 8003836:	03ca      	lsls	r2, r1, #15
 8003838:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    //__no_operation();

    accel_bias_body[0] = bias[dmp.orient & 3];
 800383c:	4b71      	ldr	r3, [pc, #452]	@ (8003a04 <dmp_set_accel_bias+0x200>)
 800383e:	891b      	ldrh	r3, [r3, #8]
 8003840:	f003 0303 	and.w	r3, r3, #3
 8003844:	009b      	lsls	r3, r3, #2
 8003846:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003848:	4413      	add	r3, r2
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (dmp.orient & 4)
 800384e:	4b6d      	ldr	r3, [pc, #436]	@ (8003a04 <dmp_set_accel_bias+0x200>)
 8003850:	891b      	ldrh	r3, [r3, #8]
 8003852:	f003 0304 	and.w	r3, r3, #4
 8003856:	2b00      	cmp	r3, #0
 8003858:	d002      	beq.n	8003860 <dmp_set_accel_bias+0x5c>
        accel_bias_body[0] *= -1;
 800385a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800385c:	425b      	negs	r3, r3
 800385e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 8003860:	4b68      	ldr	r3, [pc, #416]	@ (8003a04 <dmp_set_accel_bias+0x200>)
 8003862:	891b      	ldrh	r3, [r3, #8]
 8003864:	08db      	lsrs	r3, r3, #3
 8003866:	b29b      	uxth	r3, r3
 8003868:	f003 0303 	and.w	r3, r3, #3
 800386c:	009b      	lsls	r3, r3, #2
 800386e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003870:	4413      	add	r3, r2
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	643b      	str	r3, [r7, #64]	@ 0x40
    if (dmp.orient & 0x20)
 8003876:	4b63      	ldr	r3, [pc, #396]	@ (8003a04 <dmp_set_accel_bias+0x200>)
 8003878:	891b      	ldrh	r3, [r3, #8]
 800387a:	f003 0320 	and.w	r3, r3, #32
 800387e:	2b00      	cmp	r3, #0
 8003880:	d002      	beq.n	8003888 <dmp_set_accel_bias+0x84>
        accel_bias_body[1] *= -1;
 8003882:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003884:	425b      	negs	r3, r3
 8003886:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 8003888:	4b5e      	ldr	r3, [pc, #376]	@ (8003a04 <dmp_set_accel_bias+0x200>)
 800388a:	891b      	ldrh	r3, [r3, #8]
 800388c:	099b      	lsrs	r3, r3, #6
 800388e:	b29b      	uxth	r3, r3
 8003890:	f003 0303 	and.w	r3, r3, #3
 8003894:	009b      	lsls	r3, r3, #2
 8003896:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003898:	4413      	add	r3, r2
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	647b      	str	r3, [r7, #68]	@ 0x44
    if (dmp.orient & 0x100)
 800389e:	4b59      	ldr	r3, [pc, #356]	@ (8003a04 <dmp_set_accel_bias+0x200>)
 80038a0:	891b      	ldrh	r3, [r3, #8]
 80038a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d002      	beq.n	80038b0 <dmp_set_accel_bias+0xac>
        accel_bias_body[2] *= -1;
 80038aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80038ac:	425b      	negs	r3, r3
 80038ae:	647b      	str	r3, [r7, #68]	@ 0x44
#ifdef EMPL_NO_64BIT
    accel_bias_body[0] = (long)(((float)accel_bias_body[0] * accel_sf) / 1073741824.f);
    accel_bias_body[1] = (long)(((float)accel_bias_body[1] * accel_sf) / 1073741824.f);
    accel_bias_body[2] = (long)(((float)accel_bias_body[2] * accel_sf) / 1073741824.f);
#else
    accel_bias_body[0] = (long)(((long long)accel_bias_body[0] * accel_sf) >> 30);
 80038b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80038b2:	17da      	asrs	r2, r3, #31
 80038b4:	613b      	str	r3, [r7, #16]
 80038b6:	617a      	str	r2, [r7, #20]
 80038b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80038ba:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80038be:	460a      	mov	r2, r1
 80038c0:	fb02 f203 	mul.w	r2, r2, r3
 80038c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80038c6:	e9c7 0104 	strd	r0, r1, [r7, #16]
 80038ca:	4601      	mov	r1, r0
 80038cc:	fb01 f303 	mul.w	r3, r1, r3
 80038d0:	4413      	add	r3, r2
 80038d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80038d4:	6939      	ldr	r1, [r7, #16]
 80038d6:	fba2 ab01 	umull	sl, fp, r2, r1
 80038da:	445b      	add	r3, fp
 80038dc:	469b      	mov	fp, r3
 80038de:	f04f 0200 	mov.w	r2, #0
 80038e2:	f04f 0300 	mov.w	r3, #0
 80038e6:	ea4f 729a 	mov.w	r2, sl, lsr #30
 80038ea:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 80038ee:	ea4f 73ab 	mov.w	r3, fp, asr #30
 80038f2:	4613      	mov	r3, r2
 80038f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = (long)(((long long)accel_bias_body[1] * accel_sf) >> 30);
 80038f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038f8:	17da      	asrs	r2, r3, #31
 80038fa:	60bb      	str	r3, [r7, #8]
 80038fc:	60fa      	str	r2, [r7, #12]
 80038fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003900:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003904:	465a      	mov	r2, fp
 8003906:	fb02 f203 	mul.w	r2, r2, r3
 800390a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800390c:	4651      	mov	r1, sl
 800390e:	fb01 f303 	mul.w	r3, r1, r3
 8003912:	4413      	add	r3, r2
 8003914:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003916:	4651      	mov	r1, sl
 8003918:	fba2 8901 	umull	r8, r9, r2, r1
 800391c:	444b      	add	r3, r9
 800391e:	4699      	mov	r9, r3
 8003920:	f04f 0200 	mov.w	r2, #0
 8003924:	f04f 0300 	mov.w	r3, #0
 8003928:	ea4f 7298 	mov.w	r2, r8, lsr #30
 800392c:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 8003930:	ea4f 73a9 	mov.w	r3, r9, asr #30
 8003934:	4613      	mov	r3, r2
 8003936:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = (long)(((long long)accel_bias_body[2] * accel_sf) >> 30);
 8003938:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800393a:	17da      	asrs	r2, r3, #31
 800393c:	603b      	str	r3, [r7, #0]
 800393e:	607a      	str	r2, [r7, #4]
 8003940:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003942:	e9d7 8900 	ldrd	r8, r9, [r7]
 8003946:	464a      	mov	r2, r9
 8003948:	fb02 f203 	mul.w	r2, r2, r3
 800394c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800394e:	4641      	mov	r1, r8
 8003950:	fb01 f303 	mul.w	r3, r1, r3
 8003954:	4413      	add	r3, r2
 8003956:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003958:	4641      	mov	r1, r8
 800395a:	fba2 4501 	umull	r4, r5, r2, r1
 800395e:	442b      	add	r3, r5
 8003960:	461d      	mov	r5, r3
 8003962:	f04f 0200 	mov.w	r2, #0
 8003966:	f04f 0300 	mov.w	r3, #0
 800396a:	0fa2      	lsrs	r2, r4, #30
 800396c:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 8003970:	17ab      	asrs	r3, r5, #30
 8003972:	4613      	mov	r3, r2
 8003974:	647b      	str	r3, [r7, #68]	@ 0x44
#endif

    regs[0] = (unsigned char)((accel_bias_body[0] >> 24) & 0xFF);
 8003976:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003978:	161b      	asrs	r3, r3, #24
 800397a:	b2db      	uxtb	r3, r3
 800397c:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    regs[1] = (unsigned char)((accel_bias_body[0] >> 16) & 0xFF);
 8003980:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003982:	141b      	asrs	r3, r3, #16
 8003984:	b2db      	uxtb	r3, r3
 8003986:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    regs[2] = (unsigned char)((accel_bias_body[0] >> 8) & 0xFF);
 800398a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800398c:	121b      	asrs	r3, r3, #8
 800398e:	b2db      	uxtb	r3, r3
 8003990:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    regs[3] = (unsigned char)(accel_bias_body[0] & 0xFF);
 8003994:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003996:	b2db      	uxtb	r3, r3
 8003998:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    regs[4] = (unsigned char)((accel_bias_body[1] >> 24) & 0xFF);
 800399c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800399e:	161b      	asrs	r3, r3, #24
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    regs[5] = (unsigned char)((accel_bias_body[1] >> 16) & 0xFF);
 80039a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039a8:	141b      	asrs	r3, r3, #16
 80039aa:	b2db      	uxtb	r3, r3
 80039ac:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    regs[6] = (unsigned char)((accel_bias_body[1] >> 8) & 0xFF);
 80039b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039b2:	121b      	asrs	r3, r3, #8
 80039b4:	b2db      	uxtb	r3, r3
 80039b6:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    regs[7] = (unsigned char)(accel_bias_body[1] & 0xFF);
 80039ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039bc:	b2db      	uxtb	r3, r3
 80039be:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    regs[8] = (unsigned char)((accel_bias_body[2] >> 24) & 0xFF);
 80039c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80039c4:	161b      	asrs	r3, r3, #24
 80039c6:	b2db      	uxtb	r3, r3
 80039c8:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    regs[9] = (unsigned char)((accel_bias_body[2] >> 16) & 0xFF);
 80039cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80039ce:	141b      	asrs	r3, r3, #16
 80039d0:	b2db      	uxtb	r3, r3
 80039d2:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    regs[10] = (unsigned char)((accel_bias_body[2] >> 8) & 0xFF);
 80039d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80039d8:	121b      	asrs	r3, r3, #8
 80039da:	b2db      	uxtb	r3, r3
 80039dc:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    regs[11] = (unsigned char)(accel_bias_body[2] & 0xFF);
 80039e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80039e2:	b2db      	uxtb	r3, r3
 80039e4:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    return mpu_write_mem(D_ACCEL_BIAS, 12, regs);
 80039e8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80039ec:	461a      	mov	r2, r3
 80039ee:	210c      	movs	r1, #12
 80039f0:	f44f 7025 	mov.w	r0, #660	@ 0x294
 80039f4:	f7ff fb3c 	bl	8003070 <mpu_write_mem>
 80039f8:	4603      	mov	r3, r0
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3750      	adds	r7, #80	@ 0x50
 80039fe:	46bd      	mov	sp, r7
 8003a00:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a04:	20000270 	.word	0x20000270

08003a08 <dmp_set_fifo_rate>:
 *  Only used when DMP is on.
 *  @param[in]  rate    Desired fifo rate (Hz).
 *  @return     0 if successful.
 */
int dmp_set_fifo_rate(unsigned short rate)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b088      	sub	sp, #32
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	4603      	mov	r3, r0
 8003a10:	80fb      	strh	r3, [r7, #6]
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB,
 8003a12:	4a1f      	ldr	r2, [pc, #124]	@ (8003a90 <dmp_set_fifo_rate+0x88>)
 8003a14:	f107 0310 	add.w	r3, r7, #16
 8003a18:	ca07      	ldmia	r2, {r0, r1, r2}
 8003a1a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        0xc4, DINAAA, DINAF1, DINADF, DINADF, 0xBB, 0xAF, DINADF, DINADF};
    unsigned short div;
    unsigned char tmp[8];

    if (rate > DMP_SAMPLE_RATE)
 8003a1e:	88fb      	ldrh	r3, [r7, #6]
 8003a20:	2bc8      	cmp	r3, #200	@ 0xc8
 8003a22:	d902      	bls.n	8003a2a <dmp_set_fifo_rate+0x22>
        return -1;
 8003a24:	f04f 33ff 	mov.w	r3, #4294967295
 8003a28:	e02e      	b.n	8003a88 <dmp_set_fifo_rate+0x80>
    div = DMP_SAMPLE_RATE / rate - 1;
 8003a2a:	88fb      	ldrh	r3, [r7, #6]
 8003a2c:	22c8      	movs	r2, #200	@ 0xc8
 8003a2e:	fb92 f3f3 	sdiv	r3, r2, r3
 8003a32:	b29b      	uxth	r3, r3
 8003a34:	3b01      	subs	r3, #1
 8003a36:	83fb      	strh	r3, [r7, #30]
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
 8003a38:	8bfb      	ldrh	r3, [r7, #30]
 8003a3a:	0a1b      	lsrs	r3, r3, #8
 8003a3c:	b29b      	uxth	r3, r3
 8003a3e:	b2db      	uxtb	r3, r3
 8003a40:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(div & 0xFF);
 8003a42:	8bfb      	ldrh	r3, [r7, #30]
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	727b      	strb	r3, [r7, #9]
    if (mpu_write_mem(D_0_22, 2, tmp))
 8003a48:	f107 0308 	add.w	r3, r7, #8
 8003a4c:	461a      	mov	r2, r3
 8003a4e:	2102      	movs	r1, #2
 8003a50:	f240 2016 	movw	r0, #534	@ 0x216
 8003a54:	f7ff fb0c 	bl	8003070 <mpu_write_mem>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d002      	beq.n	8003a64 <dmp_set_fifo_rate+0x5c>
        return -1;
 8003a5e:	f04f 33ff 	mov.w	r3, #4294967295
 8003a62:	e011      	b.n	8003a88 <dmp_set_fifo_rate+0x80>
    if (mpu_write_mem(CFG_6, 12, (unsigned char*)regs_end))
 8003a64:	f107 0310 	add.w	r3, r7, #16
 8003a68:	461a      	mov	r2, r3
 8003a6a:	210c      	movs	r1, #12
 8003a6c:	f640 20c1 	movw	r0, #2753	@ 0xac1
 8003a70:	f7ff fafe 	bl	8003070 <mpu_write_mem>
 8003a74:	4603      	mov	r3, r0
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d002      	beq.n	8003a80 <dmp_set_fifo_rate+0x78>
        return -1;
 8003a7a:	f04f 33ff 	mov.w	r3, #4294967295
 8003a7e:	e003      	b.n	8003a88 <dmp_set_fifo_rate+0x80>

    dmp.fifo_rate = rate;
 8003a80:	4a04      	ldr	r2, [pc, #16]	@ (8003a94 <dmp_set_fifo_rate+0x8c>)
 8003a82:	88fb      	ldrh	r3, [r7, #6]
 8003a84:	8193      	strh	r3, [r2, #12]
    return 0;
 8003a86:	2300      	movs	r3, #0
}
 8003a88:	4618      	mov	r0, r3
 8003a8a:	3720      	adds	r7, #32
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}
 8003a90:	0800ec00 	.word	0x0800ec00
 8003a94:	20000270 	.word	0x20000270

08003a98 <dmp_set_tap_thresh>:
 *  @param[in]  axis    1, 2, and 4 for XYZ accel, respectively.
 *  @param[in]  thresh  Tap threshold, in mg/ms.
 *  @return     0 if successful.
 */
int dmp_set_tap_thresh(unsigned char axis, unsigned short thresh)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b086      	sub	sp, #24
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	460a      	mov	r2, r1
 8003aa2:	71fb      	strb	r3, [r7, #7]
 8003aa4:	4613      	mov	r3, r2
 8003aa6:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[4], accel_fsr;
    float scaled_thresh;
    unsigned short dmp_thresh, dmp_thresh_2;
    if (!(axis & TAP_XYZ) || thresh > 1600)
 8003aa8:	79fb      	ldrb	r3, [r7, #7]
 8003aaa:	f003 0307 	and.w	r3, r3, #7
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d003      	beq.n	8003aba <dmp_set_tap_thresh+0x22>
 8003ab2:	88bb      	ldrh	r3, [r7, #4]
 8003ab4:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8003ab8:	d902      	bls.n	8003ac0 <dmp_set_tap_thresh+0x28>
        return -1;
 8003aba:	f04f 33ff 	mov.w	r3, #4294967295
 8003abe:	e10b      	b.n	8003cd8 <dmp_set_tap_thresh+0x240>

    scaled_thresh = (float)thresh / DMP_SAMPLE_RATE;
 8003ac0:	88bb      	ldrh	r3, [r7, #4]
 8003ac2:	ee07 3a90 	vmov	s15, r3
 8003ac6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003aca:	eddf 6a85 	vldr	s13, [pc, #532]	@ 8003ce0 <dmp_set_tap_thresh+0x248>
 8003ace:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003ad2:	edc7 7a04 	vstr	s15, [r7, #16]

    mpu_get_accel_fsr(&accel_fsr);
 8003ad6:	f107 030b 	add.w	r3, r7, #11
 8003ada:	4618      	mov	r0, r3
 8003adc:	f7fd fed2 	bl	8001884 <mpu_get_accel_fsr>
    switch (accel_fsr) {
 8003ae0:	7afb      	ldrb	r3, [r7, #11]
 8003ae2:	3b02      	subs	r3, #2
 8003ae4:	2b0e      	cmp	r3, #14
 8003ae6:	d87d      	bhi.n	8003be4 <dmp_set_tap_thresh+0x14c>
 8003ae8:	a201      	add	r2, pc, #4	@ (adr r2, 8003af0 <dmp_set_tap_thresh+0x58>)
 8003aea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003aee:	bf00      	nop
 8003af0:	08003b2d 	.word	0x08003b2d
 8003af4:	08003be5 	.word	0x08003be5
 8003af8:	08003b5b 	.word	0x08003b5b
 8003afc:	08003be5 	.word	0x08003be5
 8003b00:	08003be5 	.word	0x08003be5
 8003b04:	08003be5 	.word	0x08003be5
 8003b08:	08003b89 	.word	0x08003b89
 8003b0c:	08003be5 	.word	0x08003be5
 8003b10:	08003be5 	.word	0x08003be5
 8003b14:	08003be5 	.word	0x08003be5
 8003b18:	08003be5 	.word	0x08003be5
 8003b1c:	08003be5 	.word	0x08003be5
 8003b20:	08003be5 	.word	0x08003be5
 8003b24:	08003be5 	.word	0x08003be5
 8003b28:	08003bb7 	.word	0x08003bb7
    case 2:
        dmp_thresh = (unsigned short)(scaled_thresh * 16384);
 8003b2c:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b30:	ed9f 7a6c 	vldr	s14, [pc, #432]	@ 8003ce4 <dmp_set_tap_thresh+0x24c>
 8003b34:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b38:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b3c:	ee17 3a90 	vmov	r3, s15
 8003b40:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 12288);
 8003b42:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b46:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8003ce8 <dmp_set_tap_thresh+0x250>
 8003b4a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b52:	ee17 3a90 	vmov	r3, s15
 8003b56:	82bb      	strh	r3, [r7, #20]
        break;
 8003b58:	e047      	b.n	8003bea <dmp_set_tap_thresh+0x152>
    case 4:
        dmp_thresh = (unsigned short)(scaled_thresh * 8192);
 8003b5a:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b5e:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 8003cec <dmp_set_tap_thresh+0x254>
 8003b62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b6a:	ee17 3a90 	vmov	r3, s15
 8003b6e:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 6144);
 8003b70:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b74:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 8003cf0 <dmp_set_tap_thresh+0x258>
 8003b78:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b7c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b80:	ee17 3a90 	vmov	r3, s15
 8003b84:	82bb      	strh	r3, [r7, #20]
        break;
 8003b86:	e030      	b.n	8003bea <dmp_set_tap_thresh+0x152>
    case 8:
        dmp_thresh = (unsigned short)(scaled_thresh * 4096);
 8003b88:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b8c:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8003cf4 <dmp_set_tap_thresh+0x25c>
 8003b90:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b94:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b98:	ee17 3a90 	vmov	r3, s15
 8003b9c:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 3072);
 8003b9e:	edd7 7a04 	vldr	s15, [r7, #16]
 8003ba2:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8003cf8 <dmp_set_tap_thresh+0x260>
 8003ba6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003baa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003bae:	ee17 3a90 	vmov	r3, s15
 8003bb2:	82bb      	strh	r3, [r7, #20]
        break;
 8003bb4:	e019      	b.n	8003bea <dmp_set_tap_thresh+0x152>
    case 16:
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
 8003bb6:	edd7 7a04 	vldr	s15, [r7, #16]
 8003bba:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8003cfc <dmp_set_tap_thresh+0x264>
 8003bbe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003bc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003bc6:	ee17 3a90 	vmov	r3, s15
 8003bca:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
 8003bcc:	edd7 7a04 	vldr	s15, [r7, #16]
 8003bd0:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8003d00 <dmp_set_tap_thresh+0x268>
 8003bd4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003bd8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003bdc:	ee17 3a90 	vmov	r3, s15
 8003be0:	82bb      	strh	r3, [r7, #20]
        break;
 8003be2:	e002      	b.n	8003bea <dmp_set_tap_thresh+0x152>
    default:
        return -1;
 8003be4:	f04f 33ff 	mov.w	r3, #4294967295
 8003be8:	e076      	b.n	8003cd8 <dmp_set_tap_thresh+0x240>
    }
    tmp[0] = (unsigned char)(dmp_thresh >> 8);
 8003bea:	8afb      	ldrh	r3, [r7, #22]
 8003bec:	0a1b      	lsrs	r3, r3, #8
 8003bee:	b29b      	uxth	r3, r3
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_thresh & 0xFF);
 8003bf4:	8afb      	ldrh	r3, [r7, #22]
 8003bf6:	b2db      	uxtb	r3, r3
 8003bf8:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
 8003bfa:	8abb      	ldrh	r3, [r7, #20]
 8003bfc:	0a1b      	lsrs	r3, r3, #8
 8003bfe:	b29b      	uxth	r3, r3
 8003c00:	b2db      	uxtb	r3, r3
 8003c02:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(dmp_thresh_2 & 0xFF);
 8003c04:	8abb      	ldrh	r3, [r7, #20]
 8003c06:	b2db      	uxtb	r3, r3
 8003c08:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X) {
 8003c0a:	79fb      	ldrb	r3, [r7, #7]
 8003c0c:	f003 0301 	and.w	r3, r3, #1
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d01c      	beq.n	8003c4e <dmp_set_tap_thresh+0x1b6>
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
 8003c14:	f107 030c 	add.w	r3, r7, #12
 8003c18:	461a      	mov	r2, r3
 8003c1a:	2102      	movs	r1, #2
 8003c1c:	f44f 70ea 	mov.w	r0, #468	@ 0x1d4
 8003c20:	f7ff fa26 	bl	8003070 <mpu_write_mem>
 8003c24:	4603      	mov	r3, r0
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d002      	beq.n	8003c30 <dmp_set_tap_thresh+0x198>
            return -1;
 8003c2a:	f04f 33ff 	mov.w	r3, #4294967295
 8003c2e:	e053      	b.n	8003cd8 <dmp_set_tap_thresh+0x240>
        if (mpu_write_mem(D_1_36, 2, tmp+2))
 8003c30:	f107 030c 	add.w	r3, r7, #12
 8003c34:	3302      	adds	r3, #2
 8003c36:	461a      	mov	r2, r3
 8003c38:	2102      	movs	r1, #2
 8003c3a:	f44f 7092 	mov.w	r0, #292	@ 0x124
 8003c3e:	f7ff fa17 	bl	8003070 <mpu_write_mem>
 8003c42:	4603      	mov	r3, r0
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d002      	beq.n	8003c4e <dmp_set_tap_thresh+0x1b6>
            return -1;
 8003c48:	f04f 33ff 	mov.w	r3, #4294967295
 8003c4c:	e044      	b.n	8003cd8 <dmp_set_tap_thresh+0x240>
    }
    if (axis & TAP_Y) {
 8003c4e:	79fb      	ldrb	r3, [r7, #7]
 8003c50:	f003 0302 	and.w	r3, r3, #2
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d01c      	beq.n	8003c92 <dmp_set_tap_thresh+0x1fa>
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
 8003c58:	f107 030c 	add.w	r3, r7, #12
 8003c5c:	461a      	mov	r2, r3
 8003c5e:	2102      	movs	r1, #2
 8003c60:	f44f 70ec 	mov.w	r0, #472	@ 0x1d8
 8003c64:	f7ff fa04 	bl	8003070 <mpu_write_mem>
 8003c68:	4603      	mov	r3, r0
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d002      	beq.n	8003c74 <dmp_set_tap_thresh+0x1dc>
            return -1;
 8003c6e:	f04f 33ff 	mov.w	r3, #4294967295
 8003c72:	e031      	b.n	8003cd8 <dmp_set_tap_thresh+0x240>
        if (mpu_write_mem(D_1_40, 2, tmp+2))
 8003c74:	f107 030c 	add.w	r3, r7, #12
 8003c78:	3302      	adds	r3, #2
 8003c7a:	461a      	mov	r2, r3
 8003c7c:	2102      	movs	r1, #2
 8003c7e:	f44f 7094 	mov.w	r0, #296	@ 0x128
 8003c82:	f7ff f9f5 	bl	8003070 <mpu_write_mem>
 8003c86:	4603      	mov	r3, r0
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d002      	beq.n	8003c92 <dmp_set_tap_thresh+0x1fa>
            return -1;
 8003c8c:	f04f 33ff 	mov.w	r3, #4294967295
 8003c90:	e022      	b.n	8003cd8 <dmp_set_tap_thresh+0x240>
    }
    if (axis & TAP_Z) {
 8003c92:	79fb      	ldrb	r3, [r7, #7]
 8003c94:	f003 0304 	and.w	r3, r3, #4
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d01c      	beq.n	8003cd6 <dmp_set_tap_thresh+0x23e>
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
 8003c9c:	f107 030c 	add.w	r3, r7, #12
 8003ca0:	461a      	mov	r2, r3
 8003ca2:	2102      	movs	r1, #2
 8003ca4:	f44f 70ee 	mov.w	r0, #476	@ 0x1dc
 8003ca8:	f7ff f9e2 	bl	8003070 <mpu_write_mem>
 8003cac:	4603      	mov	r3, r0
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d002      	beq.n	8003cb8 <dmp_set_tap_thresh+0x220>
            return -1;
 8003cb2:	f04f 33ff 	mov.w	r3, #4294967295
 8003cb6:	e00f      	b.n	8003cd8 <dmp_set_tap_thresh+0x240>
        if (mpu_write_mem(D_1_44, 2, tmp+2))
 8003cb8:	f107 030c 	add.w	r3, r7, #12
 8003cbc:	3302      	adds	r3, #2
 8003cbe:	461a      	mov	r2, r3
 8003cc0:	2102      	movs	r1, #2
 8003cc2:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8003cc6:	f7ff f9d3 	bl	8003070 <mpu_write_mem>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d002      	beq.n	8003cd6 <dmp_set_tap_thresh+0x23e>
            return -1;
 8003cd0:	f04f 33ff 	mov.w	r3, #4294967295
 8003cd4:	e000      	b.n	8003cd8 <dmp_set_tap_thresh+0x240>
    }
    return 0;
 8003cd6:	2300      	movs	r3, #0
}
 8003cd8:	4618      	mov	r0, r3
 8003cda:	3718      	adds	r7, #24
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}
 8003ce0:	43480000 	.word	0x43480000
 8003ce4:	46800000 	.word	0x46800000
 8003ce8:	46400000 	.word	0x46400000
 8003cec:	46000000 	.word	0x46000000
 8003cf0:	45c00000 	.word	0x45c00000
 8003cf4:	45800000 	.word	0x45800000
 8003cf8:	45400000 	.word	0x45400000
 8003cfc:	45000000 	.word	0x45000000
 8003d00:	44c00000 	.word	0x44c00000

08003d04 <dmp_set_tap_axes>:
 *  @brief      Set which axes will register a tap.
 *  @param[in]  axis    1, 2, and 4 for XYZ, respectively.
 *  @return     0 if successful.
 */
int dmp_set_tap_axes(unsigned char axis)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b084      	sub	sp, #16
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp = 0;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X)
 8003d12:	79fb      	ldrb	r3, [r7, #7]
 8003d14:	f003 0301 	and.w	r3, r3, #1
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d004      	beq.n	8003d26 <dmp_set_tap_axes+0x22>
        tmp |= 0x30;
 8003d1c:	7bfb      	ldrb	r3, [r7, #15]
 8003d1e:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8003d22:	b2db      	uxtb	r3, r3
 8003d24:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Y)
 8003d26:	79fb      	ldrb	r3, [r7, #7]
 8003d28:	f003 0302 	and.w	r3, r3, #2
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d004      	beq.n	8003d3a <dmp_set_tap_axes+0x36>
        tmp |= 0x0C;
 8003d30:	7bfb      	ldrb	r3, [r7, #15]
 8003d32:	f043 030c 	orr.w	r3, r3, #12
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Z)
 8003d3a:	79fb      	ldrb	r3, [r7, #7]
 8003d3c:	f003 0304 	and.w	r3, r3, #4
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d004      	beq.n	8003d4e <dmp_set_tap_axes+0x4a>
        tmp |= 0x03;
 8003d44:	7bfb      	ldrb	r3, [r7, #15]
 8003d46:	f043 0303 	orr.w	r3, r3, #3
 8003d4a:	b2db      	uxtb	r3, r3
 8003d4c:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_72, 1, &tmp);
 8003d4e:	f107 030f 	add.w	r3, r7, #15
 8003d52:	461a      	mov	r2, r3
 8003d54:	2101      	movs	r1, #1
 8003d56:	f44f 70a4 	mov.w	r0, #328	@ 0x148
 8003d5a:	f7ff f989 	bl	8003070 <mpu_write_mem>
 8003d5e:	4603      	mov	r3, r0
}
 8003d60:	4618      	mov	r0, r3
 8003d62:	3710      	adds	r7, #16
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}

08003d68 <dmp_set_tap_count>:
 *  @brief      Set minimum number of taps needed for an interrupt.
 *  @param[in]  min_taps    Minimum consecutive taps (1-4).
 *  @return     0 if successful.
 */
int dmp_set_tap_count(unsigned char min_taps)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b084      	sub	sp, #16
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	4603      	mov	r3, r0
 8003d70:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (min_taps < 1)
 8003d72:	79fb      	ldrb	r3, [r7, #7]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d102      	bne.n	8003d7e <dmp_set_tap_count+0x16>
        min_taps = 1;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	71fb      	strb	r3, [r7, #7]
 8003d7c:	e004      	b.n	8003d88 <dmp_set_tap_count+0x20>
    else if (min_taps > 4)
 8003d7e:	79fb      	ldrb	r3, [r7, #7]
 8003d80:	2b04      	cmp	r3, #4
 8003d82:	d901      	bls.n	8003d88 <dmp_set_tap_count+0x20>
        min_taps = 4;
 8003d84:	2304      	movs	r3, #4
 8003d86:	71fb      	strb	r3, [r7, #7]

    tmp = min_taps - 1;
 8003d88:	79fb      	ldrb	r3, [r7, #7]
 8003d8a:	3b01      	subs	r3, #1
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_79, 1, &tmp);
 8003d90:	f107 030f 	add.w	r3, r7, #15
 8003d94:	461a      	mov	r2, r3
 8003d96:	2101      	movs	r1, #1
 8003d98:	f240 104f 	movw	r0, #335	@ 0x14f
 8003d9c:	f7ff f968 	bl	8003070 <mpu_write_mem>
 8003da0:	4603      	mov	r3, r0
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	3710      	adds	r7, #16
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}
	...

08003dac <dmp_set_tap_time>:
 *  @brief      Set length between valid taps.
 *  @param[in]  time    Milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time(unsigned short time)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b084      	sub	sp, #16
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	4603      	mov	r3, r0
 8003db4:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 8003db6:	88fb      	ldrh	r3, [r7, #6]
 8003db8:	4a0c      	ldr	r2, [pc, #48]	@ (8003dec <dmp_set_tap_time+0x40>)
 8003dba:	fba2 2303 	umull	r2, r3, r2, r3
 8003dbe:	089b      	lsrs	r3, r3, #2
 8003dc0:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 8003dc2:	89fb      	ldrh	r3, [r7, #14]
 8003dc4:	0a1b      	lsrs	r3, r3, #8
 8003dc6:	b29b      	uxth	r3, r3
 8003dc8:	b2db      	uxtb	r3, r3
 8003dca:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8003dcc:	89fb      	ldrh	r3, [r7, #14]
 8003dce:	b2db      	uxtb	r3, r3
 8003dd0:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(DMP_TAPW_MIN, 2, tmp);
 8003dd2:	f107 030c 	add.w	r3, r7, #12
 8003dd6:	461a      	mov	r2, r3
 8003dd8:	2102      	movs	r1, #2
 8003dda:	f44f 70ef 	mov.w	r0, #478	@ 0x1de
 8003dde:	f7ff f947 	bl	8003070 <mpu_write_mem>
 8003de2:	4603      	mov	r3, r0
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	3710      	adds	r7, #16
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bd80      	pop	{r7, pc}
 8003dec:	cccccccd 	.word	0xcccccccd

08003df0 <dmp_set_tap_time_multi>:
 *  @brief      Set max time between taps to register as a multi-tap.
 *  @param[in]  time    Max milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time_multi(unsigned short time)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b084      	sub	sp, #16
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	4603      	mov	r3, r0
 8003df8:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 8003dfa:	88fb      	ldrh	r3, [r7, #6]
 8003dfc:	4a0c      	ldr	r2, [pc, #48]	@ (8003e30 <dmp_set_tap_time_multi+0x40>)
 8003dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8003e02:	089b      	lsrs	r3, r3, #2
 8003e04:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 8003e06:	89fb      	ldrh	r3, [r7, #14]
 8003e08:	0a1b      	lsrs	r3, r3, #8
 8003e0a:	b29b      	uxth	r3, r3
 8003e0c:	b2db      	uxtb	r3, r3
 8003e0e:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8003e10:	89fb      	ldrh	r3, [r7, #14]
 8003e12:	b2db      	uxtb	r3, r3
 8003e14:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_218, 2, tmp);
 8003e16:	f107 030c 	add.w	r3, r7, #12
 8003e1a:	461a      	mov	r2, r3
 8003e1c:	2102      	movs	r1, #2
 8003e1e:	f44f 70ed 	mov.w	r0, #474	@ 0x1da
 8003e22:	f7ff f925 	bl	8003070 <mpu_write_mem>
 8003e26:	4603      	mov	r3, r0
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	3710      	adds	r7, #16
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}
 8003e30:	cccccccd 	.word	0xcccccccd

08003e34 <dmp_set_shake_reject_thresh>:
 *  @param[in]  sf      Gyro scale factor.
 *  @param[in]  thresh  Gyro threshold in dps.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_thresh(long sf, unsigned short thresh)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b084      	sub	sp, #16
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
 8003e3c:	460b      	mov	r3, r1
 8003e3e:	807b      	strh	r3, [r7, #2]
    unsigned char tmp[4];
    long thresh_scaled = sf / 1000 * thresh;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	4a13      	ldr	r2, [pc, #76]	@ (8003e90 <dmp_set_shake_reject_thresh+0x5c>)
 8003e44:	fb82 1203 	smull	r1, r2, r2, r3
 8003e48:	1192      	asrs	r2, r2, #6
 8003e4a:	17db      	asrs	r3, r3, #31
 8003e4c:	1ad3      	subs	r3, r2, r3
 8003e4e:	887a      	ldrh	r2, [r7, #2]
 8003e50:	fb02 f303 	mul.w	r3, r2, r3
 8003e54:	60fb      	str	r3, [r7, #12]
    tmp[0] = (unsigned char)(((long)thresh_scaled >> 24) & 0xFF);
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	161b      	asrs	r3, r3, #24
 8003e5a:	b2db      	uxtb	r3, r3
 8003e5c:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(((long)thresh_scaled >> 16) & 0xFF);
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	141b      	asrs	r3, r3, #16
 8003e62:	b2db      	uxtb	r3, r3
 8003e64:	727b      	strb	r3, [r7, #9]
    tmp[2] = (unsigned char)(((long)thresh_scaled >> 8) & 0xFF);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	121b      	asrs	r3, r3, #8
 8003e6a:	b2db      	uxtb	r3, r3
 8003e6c:	72bb      	strb	r3, [r7, #10]
    tmp[3] = (unsigned char)((long)thresh_scaled & 0xFF);
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	b2db      	uxtb	r3, r3
 8003e72:	72fb      	strb	r3, [r7, #11]
    return mpu_write_mem(D_1_92, 4, tmp);
 8003e74:	f107 0308 	add.w	r3, r7, #8
 8003e78:	461a      	mov	r2, r3
 8003e7a:	2104      	movs	r1, #4
 8003e7c:	f44f 70ae 	mov.w	r0, #348	@ 0x15c
 8003e80:	f7ff f8f6 	bl	8003070 <mpu_write_mem>
 8003e84:	4603      	mov	r3, r0
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3710      	adds	r7, #16
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}
 8003e8e:	bf00      	nop
 8003e90:	10624dd3 	.word	0x10624dd3

08003e94 <dmp_set_shake_reject_time>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_time(unsigned short time)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b084      	sub	sp, #16
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 8003e9e:	88fb      	ldrh	r3, [r7, #6]
 8003ea0:	4a0c      	ldr	r2, [pc, #48]	@ (8003ed4 <dmp_set_shake_reject_time+0x40>)
 8003ea2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ea6:	089b      	lsrs	r3, r3, #2
 8003ea8:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 8003eaa:	88fb      	ldrh	r3, [r7, #6]
 8003eac:	0a1b      	lsrs	r3, r3, #8
 8003eae:	b29b      	uxth	r3, r3
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 8003eb4:	88fb      	ldrh	r3, [r7, #6]
 8003eb6:	b2db      	uxtb	r3, r3
 8003eb8:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_90,2,tmp);
 8003eba:	f107 030c 	add.w	r3, r7, #12
 8003ebe:	461a      	mov	r2, r3
 8003ec0:	2102      	movs	r1, #2
 8003ec2:	f44f 70ad 	mov.w	r0, #346	@ 0x15a
 8003ec6:	f7ff f8d3 	bl	8003070 <mpu_write_mem>
 8003eca:	4603      	mov	r3, r0
}
 8003ecc:	4618      	mov	r0, r3
 8003ece:	3710      	adds	r7, #16
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd80      	pop	{r7, pc}
 8003ed4:	cccccccd 	.word	0xcccccccd

08003ed8 <dmp_set_shake_reject_timeout>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_timeout(unsigned short time)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b084      	sub	sp, #16
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	4603      	mov	r3, r0
 8003ee0:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 8003ee2:	88fb      	ldrh	r3, [r7, #6]
 8003ee4:	4a0c      	ldr	r2, [pc, #48]	@ (8003f18 <dmp_set_shake_reject_timeout+0x40>)
 8003ee6:	fba2 2303 	umull	r2, r3, r2, r3
 8003eea:	089b      	lsrs	r3, r3, #2
 8003eec:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 8003eee:	88fb      	ldrh	r3, [r7, #6]
 8003ef0:	0a1b      	lsrs	r3, r3, #8
 8003ef2:	b29b      	uxth	r3, r3
 8003ef4:	b2db      	uxtb	r3, r3
 8003ef6:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 8003ef8:	88fb      	ldrh	r3, [r7, #6]
 8003efa:	b2db      	uxtb	r3, r3
 8003efc:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_88,2,tmp);
 8003efe:	f107 030c 	add.w	r3, r7, #12
 8003f02:	461a      	mov	r2, r3
 8003f04:	2102      	movs	r1, #2
 8003f06:	f44f 70ac 	mov.w	r0, #344	@ 0x158
 8003f0a:	f7ff f8b1 	bl	8003070 <mpu_write_mem>
 8003f0e:	4603      	mov	r3, r0
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	3710      	adds	r7, #16
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd80      	pop	{r7, pc}
 8003f18:	cccccccd 	.word	0xcccccccd

08003f1c <dmp_enable_feature>:
 *  mutually exclusive.
 *  @param[in]  mask    Mask of features to enable.
 *  @return     0 if successful.
 */
int dmp_enable_feature(unsigned short mask)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b086      	sub	sp, #24
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	4603      	mov	r3, r0
 8003f24:	80fb      	strh	r3, [r7, #6]

    /* TODO: All of these settings can probably be integrated into the default
     * DMP image.
     */
    /* Set integration scale factor. */
    tmp[0] = (unsigned char)((GYRO_SF >> 24) & 0xFF);
 8003f26:	2302      	movs	r3, #2
 8003f28:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)((GYRO_SF >> 16) & 0xFF);
 8003f2a:	23ca      	movs	r3, #202	@ 0xca
 8003f2c:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)((GYRO_SF >> 8) & 0xFF);
 8003f2e:	23e3      	movs	r3, #227	@ 0xe3
 8003f30:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(GYRO_SF & 0xFF);
 8003f32:	2309      	movs	r3, #9
 8003f34:	73fb      	strb	r3, [r7, #15]
    mpu_write_mem(D_0_104, 4, tmp);
 8003f36:	f107 030c 	add.w	r3, r7, #12
 8003f3a:	461a      	mov	r2, r3
 8003f3c:	2104      	movs	r1, #4
 8003f3e:	2068      	movs	r0, #104	@ 0x68
 8003f40:	f7ff f896 	bl	8003070 <mpu_write_mem>

    /* Send sensor data to the FIFO. */
    tmp[0] = 0xA3;
 8003f44:	23a3      	movs	r3, #163	@ 0xa3
 8003f46:	733b      	strb	r3, [r7, #12]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 8003f48:	88fb      	ldrh	r3, [r7, #6]
 8003f4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d006      	beq.n	8003f60 <dmp_enable_feature+0x44>
        tmp[1] = 0xC0;
 8003f52:	23c0      	movs	r3, #192	@ 0xc0
 8003f54:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xC8;
 8003f56:	23c8      	movs	r3, #200	@ 0xc8
 8003f58:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xC2;
 8003f5a:	23c2      	movs	r3, #194	@ 0xc2
 8003f5c:	73fb      	strb	r3, [r7, #15]
 8003f5e:	e005      	b.n	8003f6c <dmp_enable_feature+0x50>
    } else {
        tmp[1] = 0xA3;
 8003f60:	23a3      	movs	r3, #163	@ 0xa3
 8003f62:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xA3;
 8003f64:	23a3      	movs	r3, #163	@ 0xa3
 8003f66:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xA3;
 8003f68:	23a3      	movs	r3, #163	@ 0xa3
 8003f6a:	73fb      	strb	r3, [r7, #15]
    }
    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8003f6c:	88fb      	ldrh	r3, [r7, #6]
 8003f6e:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d006      	beq.n	8003f84 <dmp_enable_feature+0x68>
        tmp[4] = 0xC4;
 8003f76:	23c4      	movs	r3, #196	@ 0xc4
 8003f78:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xCC;
 8003f7a:	23cc      	movs	r3, #204	@ 0xcc
 8003f7c:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xC6;
 8003f7e:	23c6      	movs	r3, #198	@ 0xc6
 8003f80:	74bb      	strb	r3, [r7, #18]
 8003f82:	e005      	b.n	8003f90 <dmp_enable_feature+0x74>
    } else {
        tmp[4] = 0xA3;
 8003f84:	23a3      	movs	r3, #163	@ 0xa3
 8003f86:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xA3;
 8003f88:	23a3      	movs	r3, #163	@ 0xa3
 8003f8a:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xA3;
 8003f8c:	23a3      	movs	r3, #163	@ 0xa3
 8003f8e:	74bb      	strb	r3, [r7, #18]
    }
    tmp[7] = 0xA3;
 8003f90:	23a3      	movs	r3, #163	@ 0xa3
 8003f92:	74fb      	strb	r3, [r7, #19]
    tmp[8] = 0xA3;
 8003f94:	23a3      	movs	r3, #163	@ 0xa3
 8003f96:	753b      	strb	r3, [r7, #20]
    tmp[9] = 0xA3;
 8003f98:	23a3      	movs	r3, #163	@ 0xa3
 8003f9a:	757b      	strb	r3, [r7, #21]
    mpu_write_mem(CFG_15,10,tmp);
 8003f9c:	f107 030c 	add.w	r3, r7, #12
 8003fa0:	461a      	mov	r2, r3
 8003fa2:	210a      	movs	r1, #10
 8003fa4:	f640 20a7 	movw	r0, #2727	@ 0xaa7
 8003fa8:	f7ff f862 	bl	8003070 <mpu_write_mem>

    /* Send gesture data to the FIFO. */
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8003fac:	88fb      	ldrh	r3, [r7, #6]
 8003fae:	f003 0303 	and.w	r3, r3, #3
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d002      	beq.n	8003fbc <dmp_enable_feature+0xa0>
        tmp[0] = DINA20;
 8003fb6:	2320      	movs	r3, #32
 8003fb8:	733b      	strb	r3, [r7, #12]
 8003fba:	e001      	b.n	8003fc0 <dmp_enable_feature+0xa4>
    else
        tmp[0] = 0xD8;
 8003fbc:	23d8      	movs	r3, #216	@ 0xd8
 8003fbe:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_27,1,tmp);
 8003fc0:	f107 030c 	add.w	r3, r7, #12
 8003fc4:	461a      	mov	r2, r3
 8003fc6:	2101      	movs	r1, #1
 8003fc8:	f640 20b6 	movw	r0, #2742	@ 0xab6
 8003fcc:	f7ff f850 	bl	8003070 <mpu_write_mem>

    if (mask & DMP_FEATURE_GYRO_CAL)
 8003fd0:	88fb      	ldrh	r3, [r7, #6]
 8003fd2:	f003 0320 	and.w	r3, r3, #32
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d003      	beq.n	8003fe2 <dmp_enable_feature+0xc6>
        dmp_enable_gyro_cal(1);
 8003fda:	2001      	movs	r0, #1
 8003fdc:	f000 f8c6 	bl	800416c <dmp_enable_gyro_cal>
 8003fe0:	e002      	b.n	8003fe8 <dmp_enable_feature+0xcc>
    else
        dmp_enable_gyro_cal(0);
 8003fe2:	2000      	movs	r0, #0
 8003fe4:	f000 f8c2 	bl	800416c <dmp_enable_gyro_cal>

    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8003fe8:	88fb      	ldrh	r3, [r7, #6]
 8003fea:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d01d      	beq.n	800402e <dmp_enable_feature+0x112>
        if (mask & DMP_FEATURE_SEND_CAL_GYRO) {
 8003ff2:	88fb      	ldrh	r3, [r7, #6]
 8003ff4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d008      	beq.n	800400e <dmp_enable_feature+0xf2>
            tmp[0] = 0xB2;
 8003ffc:	23b2      	movs	r3, #178	@ 0xb2
 8003ffe:	733b      	strb	r3, [r7, #12]
            tmp[1] = 0x8B;
 8004000:	238b      	movs	r3, #139	@ 0x8b
 8004002:	737b      	strb	r3, [r7, #13]
            tmp[2] = 0xB6;
 8004004:	23b6      	movs	r3, #182	@ 0xb6
 8004006:	73bb      	strb	r3, [r7, #14]
            tmp[3] = 0x9B;
 8004008:	239b      	movs	r3, #155	@ 0x9b
 800400a:	73fb      	strb	r3, [r7, #15]
 800400c:	e007      	b.n	800401e <dmp_enable_feature+0x102>
        } else {
            tmp[0] = DINAC0;
 800400e:	23b0      	movs	r3, #176	@ 0xb0
 8004010:	733b      	strb	r3, [r7, #12]
            tmp[1] = DINA80;
 8004012:	2380      	movs	r3, #128	@ 0x80
 8004014:	737b      	strb	r3, [r7, #13]
            tmp[2] = DINAC2;
 8004016:	23b4      	movs	r3, #180	@ 0xb4
 8004018:	73bb      	strb	r3, [r7, #14]
            tmp[3] = DINA90;
 800401a:	2390      	movs	r3, #144	@ 0x90
 800401c:	73fb      	strb	r3, [r7, #15]
        }
        mpu_write_mem(CFG_GYRO_RAW_DATA, 4, tmp);
 800401e:	f107 030c 	add.w	r3, r7, #12
 8004022:	461a      	mov	r2, r3
 8004024:	2104      	movs	r1, #4
 8004026:	f640 20a2 	movw	r0, #2722	@ 0xaa2
 800402a:	f7ff f821 	bl	8003070 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_TAP) {
 800402e:	88fb      	ldrh	r3, [r7, #6]
 8004030:	f003 0301 	and.w	r3, r3, #1
 8004034:	2b00      	cmp	r3, #0
 8004036:	d025      	beq.n	8004084 <dmp_enable_feature+0x168>
        /* Enable tap. */
        tmp[0] = 0xF8;
 8004038:	23f8      	movs	r3, #248	@ 0xf8
 800403a:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 800403c:	f107 030c 	add.w	r3, r7, #12
 8004040:	461a      	mov	r2, r3
 8004042:	2101      	movs	r1, #1
 8004044:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 8004048:	f7ff f812 	bl	8003070 <mpu_write_mem>
        dmp_set_tap_thresh(TAP_XYZ, 250);
 800404c:	21fa      	movs	r1, #250	@ 0xfa
 800404e:	2007      	movs	r0, #7
 8004050:	f7ff fd22 	bl	8003a98 <dmp_set_tap_thresh>
        dmp_set_tap_axes(TAP_XYZ);
 8004054:	2007      	movs	r0, #7
 8004056:	f7ff fe55 	bl	8003d04 <dmp_set_tap_axes>
        dmp_set_tap_count(1);
 800405a:	2001      	movs	r0, #1
 800405c:	f7ff fe84 	bl	8003d68 <dmp_set_tap_count>
        dmp_set_tap_time(100);
 8004060:	2064      	movs	r0, #100	@ 0x64
 8004062:	f7ff fea3 	bl	8003dac <dmp_set_tap_time>
        dmp_set_tap_time_multi(500);
 8004066:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800406a:	f7ff fec1 	bl	8003df0 <dmp_set_tap_time_multi>

        dmp_set_shake_reject_thresh(GYRO_SF, 200);
 800406e:	21c8      	movs	r1, #200	@ 0xc8
 8004070:	483c      	ldr	r0, [pc, #240]	@ (8004164 <dmp_enable_feature+0x248>)
 8004072:	f7ff fedf 	bl	8003e34 <dmp_set_shake_reject_thresh>
        dmp_set_shake_reject_time(40);
 8004076:	2028      	movs	r0, #40	@ 0x28
 8004078:	f7ff ff0c 	bl	8003e94 <dmp_set_shake_reject_time>
        dmp_set_shake_reject_timeout(10);
 800407c:	200a      	movs	r0, #10
 800407e:	f7ff ff2b 	bl	8003ed8 <dmp_set_shake_reject_timeout>
 8004082:	e009      	b.n	8004098 <dmp_enable_feature+0x17c>
    } else {
        tmp[0] = 0xD8;
 8004084:	23d8      	movs	r3, #216	@ 0xd8
 8004086:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 8004088:	f107 030c 	add.w	r3, r7, #12
 800408c:	461a      	mov	r2, r3
 800408e:	2101      	movs	r1, #1
 8004090:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 8004094:	f7fe ffec 	bl	8003070 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_ANDROID_ORIENT) {
 8004098:	88fb      	ldrh	r3, [r7, #6]
 800409a:	f003 0302 	and.w	r3, r3, #2
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d002      	beq.n	80040a8 <dmp_enable_feature+0x18c>
        tmp[0] = 0xD9;
 80040a2:	23d9      	movs	r3, #217	@ 0xd9
 80040a4:	733b      	strb	r3, [r7, #12]
 80040a6:	e001      	b.n	80040ac <dmp_enable_feature+0x190>
    } else
        tmp[0] = 0xD8;
 80040a8:	23d8      	movs	r3, #216	@ 0xd8
 80040aa:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_ANDROID_ORIENT_INT, 1, tmp);
 80040ac:	f107 030c 	add.w	r3, r7, #12
 80040b0:	461a      	mov	r2, r3
 80040b2:	2101      	movs	r1, #1
 80040b4:	f240 703d 	movw	r0, #1853	@ 0x73d
 80040b8:	f7fe ffda 	bl	8003070 <mpu_write_mem>

    if (mask & DMP_FEATURE_LP_QUAT)
 80040bc:	88fb      	ldrh	r3, [r7, #6]
 80040be:	f003 0304 	and.w	r3, r3, #4
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d003      	beq.n	80040ce <dmp_enable_feature+0x1b2>
        dmp_enable_lp_quat(1);
 80040c6:	2001      	movs	r0, #1
 80040c8:	f000 f880 	bl	80041cc <dmp_enable_lp_quat>
 80040cc:	e002      	b.n	80040d4 <dmp_enable_feature+0x1b8>
    else
        dmp_enable_lp_quat(0);
 80040ce:	2000      	movs	r0, #0
 80040d0:	f000 f87c 	bl	80041cc <dmp_enable_lp_quat>

    if (mask & DMP_FEATURE_6X_LP_QUAT)
 80040d4:	88fb      	ldrh	r3, [r7, #6]
 80040d6:	f003 0310 	and.w	r3, r3, #16
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d003      	beq.n	80040e6 <dmp_enable_feature+0x1ca>
        dmp_enable_6x_lp_quat(1);
 80040de:	2001      	movs	r0, #1
 80040e0:	f000 f89b 	bl	800421a <dmp_enable_6x_lp_quat>
 80040e4:	e002      	b.n	80040ec <dmp_enable_feature+0x1d0>
    else
        dmp_enable_6x_lp_quat(0);
 80040e6:	2000      	movs	r0, #0
 80040e8:	f000 f897 	bl	800421a <dmp_enable_6x_lp_quat>

    /* Pedometer is always enabled. */
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
 80040ec:	88fb      	ldrh	r3, [r7, #6]
 80040ee:	f043 0308 	orr.w	r3, r3, #8
 80040f2:	b29a      	uxth	r2, r3
 80040f4:	4b1c      	ldr	r3, [pc, #112]	@ (8004168 <dmp_enable_feature+0x24c>)
 80040f6:	815a      	strh	r2, [r3, #10]
    mpu_reset_fifo();
 80040f8:	f7fd f9c8 	bl	800148c <mpu_reset_fifo>

    dmp.packet_length = 0;
 80040fc:	4b1a      	ldr	r3, [pc, #104]	@ (8004168 <dmp_enable_feature+0x24c>)
 80040fe:	2200      	movs	r2, #0
 8004100:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
 8004102:	88fb      	ldrh	r3, [r7, #6]
 8004104:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004108:	2b00      	cmp	r3, #0
 800410a:	d005      	beq.n	8004118 <dmp_enable_feature+0x1fc>
        dmp.packet_length += 6;
 800410c:	4b16      	ldr	r3, [pc, #88]	@ (8004168 <dmp_enable_feature+0x24c>)
 800410e:	7b9b      	ldrb	r3, [r3, #14]
 8004110:	3306      	adds	r3, #6
 8004112:	b2da      	uxtb	r2, r3
 8004114:	4b14      	ldr	r3, [pc, #80]	@ (8004168 <dmp_enable_feature+0x24c>)
 8004116:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_ANY_GYRO)
 8004118:	88fb      	ldrh	r3, [r7, #6]
 800411a:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800411e:	2b00      	cmp	r3, #0
 8004120:	d005      	beq.n	800412e <dmp_enable_feature+0x212>
        dmp.packet_length += 6;
 8004122:	4b11      	ldr	r3, [pc, #68]	@ (8004168 <dmp_enable_feature+0x24c>)
 8004124:	7b9b      	ldrb	r3, [r3, #14]
 8004126:	3306      	adds	r3, #6
 8004128:	b2da      	uxtb	r2, r3
 800412a:	4b0f      	ldr	r3, [pc, #60]	@ (8004168 <dmp_enable_feature+0x24c>)
 800412c:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT))
 800412e:	88fb      	ldrh	r3, [r7, #6]
 8004130:	f003 0314 	and.w	r3, r3, #20
 8004134:	2b00      	cmp	r3, #0
 8004136:	d005      	beq.n	8004144 <dmp_enable_feature+0x228>
        dmp.packet_length += 16;
 8004138:	4b0b      	ldr	r3, [pc, #44]	@ (8004168 <dmp_enable_feature+0x24c>)
 800413a:	7b9b      	ldrb	r3, [r3, #14]
 800413c:	3310      	adds	r3, #16
 800413e:	b2da      	uxtb	r2, r3
 8004140:	4b09      	ldr	r3, [pc, #36]	@ (8004168 <dmp_enable_feature+0x24c>)
 8004142:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8004144:	88fb      	ldrh	r3, [r7, #6]
 8004146:	f003 0303 	and.w	r3, r3, #3
 800414a:	2b00      	cmp	r3, #0
 800414c:	d005      	beq.n	800415a <dmp_enable_feature+0x23e>
        dmp.packet_length += 4;
 800414e:	4b06      	ldr	r3, [pc, #24]	@ (8004168 <dmp_enable_feature+0x24c>)
 8004150:	7b9b      	ldrb	r3, [r3, #14]
 8004152:	3304      	adds	r3, #4
 8004154:	b2da      	uxtb	r2, r3
 8004156:	4b04      	ldr	r3, [pc, #16]	@ (8004168 <dmp_enable_feature+0x24c>)
 8004158:	739a      	strb	r2, [r3, #14]

    return 0;
 800415a:	2300      	movs	r3, #0
}
 800415c:	4618      	mov	r0, r3
 800415e:	3718      	adds	r7, #24
 8004160:	46bd      	mov	sp, r7
 8004162:	bd80      	pop	{r7, pc}
 8004164:	02cae309 	.word	0x02cae309
 8004168:	20000270 	.word	0x20000270

0800416c <dmp_enable_gyro_cal>:
 *  subtracted from the gyro output.
 *  @param[in]  enable  1 to enable gyro calibration.
 *  @return     0 if successful.
 */
int dmp_enable_gyro_cal(unsigned char enable)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b088      	sub	sp, #32
 8004170:	af00      	add	r7, sp, #0
 8004172:	4603      	mov	r3, r0
 8004174:	71fb      	strb	r3, [r7, #7]
    if (enable) {
 8004176:	79fb      	ldrb	r3, [r7, #7]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d00f      	beq.n	800419c <dmp_enable_gyro_cal+0x30>
        unsigned char regs[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};
 800417c:	4a11      	ldr	r2, [pc, #68]	@ (80041c4 <dmp_enable_gyro_cal+0x58>)
 800417e:	f107 0314 	add.w	r3, r7, #20
 8004182:	ca07      	ldmia	r2, {r0, r1, r2}
 8004184:	c303      	stmia	r3!, {r0, r1}
 8004186:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 8004188:	f107 0314 	add.w	r3, r7, #20
 800418c:	461a      	mov	r2, r3
 800418e:	2109      	movs	r1, #9
 8004190:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 8004194:	f7fe ff6c 	bl	8003070 <mpu_write_mem>
 8004198:	4603      	mov	r3, r0
 800419a:	e00e      	b.n	80041ba <dmp_enable_gyro_cal+0x4e>
    } else {
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
 800419c:	4a0a      	ldr	r2, [pc, #40]	@ (80041c8 <dmp_enable_gyro_cal+0x5c>)
 800419e:	f107 0308 	add.w	r3, r7, #8
 80041a2:	ca07      	ldmia	r2, {r0, r1, r2}
 80041a4:	c303      	stmia	r3!, {r0, r1}
 80041a6:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 80041a8:	f107 0308 	add.w	r3, r7, #8
 80041ac:	461a      	mov	r2, r3
 80041ae:	2109      	movs	r1, #9
 80041b0:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 80041b4:	f7fe ff5c 	bl	8003070 <mpu_write_mem>
 80041b8:	4603      	mov	r3, r0
    }
}
 80041ba:	4618      	mov	r0, r3
 80041bc:	3720      	adds	r7, #32
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}
 80041c2:	bf00      	nop
 80041c4:	0800ec0c 	.word	0x0800ec0c
 80041c8:	0800ec18 	.word	0x0800ec18

080041cc <dmp_enable_lp_quat>:
 *  exclusive.
 *  @param[in]  enable  1 to enable 3-axis quaternion.
 *  @return     0 if successful.
 */
int dmp_enable_lp_quat(unsigned char enable)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b084      	sub	sp, #16
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	4603      	mov	r3, r0
 80041d4:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 80041d6:	79fb      	ldrb	r3, [r7, #7]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d008      	beq.n	80041ee <dmp_enable_lp_quat+0x22>
        regs[0] = DINBC0;
 80041dc:	23c0      	movs	r3, #192	@ 0xc0
 80041de:	733b      	strb	r3, [r7, #12]
        regs[1] = DINBC2;
 80041e0:	23c2      	movs	r3, #194	@ 0xc2
 80041e2:	737b      	strb	r3, [r7, #13]
        regs[2] = DINBC4;
 80041e4:	23c4      	movs	r3, #196	@ 0xc4
 80041e6:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINBC6;
 80041e8:	23c6      	movs	r3, #198	@ 0xc6
 80041ea:	73fb      	strb	r3, [r7, #15]
 80041ec:	e006      	b.n	80041fc <dmp_enable_lp_quat+0x30>
    }
    else
        memset(regs, 0x8B, 4);
 80041ee:	f107 030c 	add.w	r3, r7, #12
 80041f2:	2204      	movs	r2, #4
 80041f4:	218b      	movs	r1, #139	@ 0x8b
 80041f6:	4618      	mov	r0, r3
 80041f8:	f007 fe8e 	bl	800bf18 <memset>

    mpu_write_mem(CFG_LP_QUAT, 4, regs);
 80041fc:	f107 030c 	add.w	r3, r7, #12
 8004200:	461a      	mov	r2, r3
 8004202:	2104      	movs	r1, #4
 8004204:	f640 2098 	movw	r0, #2712	@ 0xa98
 8004208:	f7fe ff32 	bl	8003070 <mpu_write_mem>

    return mpu_reset_fifo();
 800420c:	f7fd f93e 	bl	800148c <mpu_reset_fifo>
 8004210:	4603      	mov	r3, r0
}
 8004212:	4618      	mov	r0, r3
 8004214:	3710      	adds	r7, #16
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}

0800421a <dmp_enable_6x_lp_quat>:
 *  exclusive.
 *  @param[in]   enable  1 to enable 6-axis quaternion.
 *  @return      0 if successful.
 */
int dmp_enable_6x_lp_quat(unsigned char enable)
{
 800421a:	b580      	push	{r7, lr}
 800421c:	b084      	sub	sp, #16
 800421e:	af00      	add	r7, sp, #0
 8004220:	4603      	mov	r3, r0
 8004222:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 8004224:	79fb      	ldrb	r3, [r7, #7]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d008      	beq.n	800423c <dmp_enable_6x_lp_quat+0x22>
        regs[0] = DINA20;
 800422a:	2320      	movs	r3, #32
 800422c:	733b      	strb	r3, [r7, #12]
        regs[1] = DINA28;
 800422e:	2328      	movs	r3, #40	@ 0x28
 8004230:	737b      	strb	r3, [r7, #13]
        regs[2] = DINA30;
 8004232:	2330      	movs	r3, #48	@ 0x30
 8004234:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINA38;
 8004236:	2338      	movs	r3, #56	@ 0x38
 8004238:	73fb      	strb	r3, [r7, #15]
 800423a:	e006      	b.n	800424a <dmp_enable_6x_lp_quat+0x30>
    } else
        memset(regs, 0xA3, 4);
 800423c:	f107 030c 	add.w	r3, r7, #12
 8004240:	2204      	movs	r2, #4
 8004242:	21a3      	movs	r1, #163	@ 0xa3
 8004244:	4618      	mov	r0, r3
 8004246:	f007 fe67 	bl	800bf18 <memset>

    mpu_write_mem(CFG_8, 4, regs);
 800424a:	f107 030c 	add.w	r3, r7, #12
 800424e:	461a      	mov	r2, r3
 8004250:	2104      	movs	r1, #4
 8004252:	f640 209e 	movw	r0, #2718	@ 0xa9e
 8004256:	f7fe ff0b 	bl	8003070 <mpu_write_mem>

    return mpu_reset_fifo();
 800425a:	f7fd f917 	bl	800148c <mpu_reset_fifo>
 800425e:	4603      	mov	r3, r0
}
 8004260:	4618      	mov	r0, r3
 8004262:	3710      	adds	r7, #16
 8004264:	46bd      	mov	sp, r7
 8004266:	bd80      	pop	{r7, pc}

08004268 <decode_gesture>:
 *  @brief      Decode the four-byte gesture data and execute any callbacks.
 *  @param[in]  gesture Gesture data from DMP packet.
 *  @return     0 if successful.
 */
static int decode_gesture(unsigned char *gesture)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b084      	sub	sp, #16
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
    unsigned char tap, android_orient;

    android_orient = gesture[3] & 0xC0;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	3303      	adds	r3, #3
 8004274:	781b      	ldrb	r3, [r3, #0]
 8004276:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800427a:	73fb      	strb	r3, [r7, #15]
    tap = 0x3F & gesture[3];
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	3303      	adds	r3, #3
 8004280:	781b      	ldrb	r3, [r3, #0]
 8004282:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004286:	73bb      	strb	r3, [r7, #14]

    if (gesture[1] & INT_SRC_TAP) {
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	3301      	adds	r3, #1
 800428c:	781b      	ldrb	r3, [r3, #0]
 800428e:	f003 0301 	and.w	r3, r3, #1
 8004292:	2b00      	cmp	r3, #0
 8004294:	d012      	beq.n	80042bc <decode_gesture+0x54>
        unsigned char direction, count;
        direction = tap >> 3;
 8004296:	7bbb      	ldrb	r3, [r7, #14]
 8004298:	08db      	lsrs	r3, r3, #3
 800429a:	737b      	strb	r3, [r7, #13]
        count = (tap % 8) + 1;
 800429c:	7bbb      	ldrb	r3, [r7, #14]
 800429e:	f003 0307 	and.w	r3, r3, #7
 80042a2:	b2db      	uxtb	r3, r3
 80042a4:	3301      	adds	r3, #1
 80042a6:	733b      	strb	r3, [r7, #12]
        if (dmp.tap_cb)
 80042a8:	4b10      	ldr	r3, [pc, #64]	@ (80042ec <decode_gesture+0x84>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d005      	beq.n	80042bc <decode_gesture+0x54>
            dmp.tap_cb(direction, count);
 80042b0:	4b0e      	ldr	r3, [pc, #56]	@ (80042ec <decode_gesture+0x84>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	7b39      	ldrb	r1, [r7, #12]
 80042b6:	7b7a      	ldrb	r2, [r7, #13]
 80042b8:	4610      	mov	r0, r2
 80042ba:	4798      	blx	r3
    }

    if (gesture[1] & INT_SRC_ANDROID_ORIENT) {
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	3301      	adds	r3, #1
 80042c0:	781b      	ldrb	r3, [r3, #0]
 80042c2:	f003 0308 	and.w	r3, r3, #8
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d00a      	beq.n	80042e0 <decode_gesture+0x78>
        if (dmp.android_orient_cb)
 80042ca:	4b08      	ldr	r3, [pc, #32]	@ (80042ec <decode_gesture+0x84>)
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d006      	beq.n	80042e0 <decode_gesture+0x78>
            dmp.android_orient_cb(android_orient >> 6);
 80042d2:	4b06      	ldr	r3, [pc, #24]	@ (80042ec <decode_gesture+0x84>)
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	7bfa      	ldrb	r2, [r7, #15]
 80042d8:	0992      	lsrs	r2, r2, #6
 80042da:	b2d2      	uxtb	r2, r2
 80042dc:	4610      	mov	r0, r2
 80042de:	4798      	blx	r3
    }

    return 0;
 80042e0:	2300      	movs	r3, #0
}
 80042e2:	4618      	mov	r0, r3
 80042e4:	3710      	adds	r7, #16
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}
 80042ea:	bf00      	nop
 80042ec:	20000270 	.word	0x20000270

080042f0 <dmp_read_fifo>:
 *  @param[out] more        Number of remaining packets.
 *  @return     0 if successful.
 */
int dmp_read_fifo(short *gyro, short *accel, long *quat,
    unsigned long *timestamp, short *sensors, unsigned char *more)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b092      	sub	sp, #72	@ 0x48
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	60f8      	str	r0, [r7, #12]
 80042f8:	60b9      	str	r1, [r7, #8]
 80042fa:	607a      	str	r2, [r7, #4]
 80042fc:	603b      	str	r3, [r7, #0]
    unsigned char fifo_data[MAX_PACKET_LENGTH];
    unsigned char ii = 0;
 80042fe:	2300      	movs	r3, #0
 8004300:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    sensors[0] = 0;
 8004304:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004306:	2200      	movs	r2, #0
 8004308:	801a      	strh	r2, [r3, #0]

    /* Get a packet. */
    if (mpu_read_fifo_stream(dmp.packet_length, fifo_data, more))
 800430a:	4bb1      	ldr	r3, [pc, #708]	@ (80045d0 <dmp_read_fifo+0x2e0>)
 800430c:	7b9b      	ldrb	r3, [r3, #14]
 800430e:	4618      	mov	r0, r3
 8004310:	f107 0320 	add.w	r3, r7, #32
 8004314:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004316:	4619      	mov	r1, r3
 8004318:	f7fd fdf8 	bl	8001f0c <mpu_read_fifo_stream>
 800431c:	4603      	mov	r3, r0
 800431e:	2b00      	cmp	r3, #0
 8004320:	d002      	beq.n	8004328 <dmp_read_fifo+0x38>
        return -1;
 8004322:	f04f 33ff 	mov.w	r3, #4294967295
 8004326:	e14e      	b.n	80045c6 <dmp_read_fifo+0x2d6>

    /* Parse DMP packet. */
    if (dmp.feature_mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT)) {
 8004328:	4ba9      	ldr	r3, [pc, #676]	@ (80045d0 <dmp_read_fifo+0x2e0>)
 800432a:	895b      	ldrh	r3, [r3, #10]
 800432c:	f003 0314 	and.w	r3, r3, #20
 8004330:	2b00      	cmp	r3, #0
 8004332:	f000 808a 	beq.w	800444a <dmp_read_fifo+0x15a>
#ifdef FIFO_CORRUPTION_CHECK
        long quat_q14[4], quat_mag_sq;
#endif
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 8004336:	f897 3020 	ldrb.w	r3, [r7, #32]
 800433a:	061a      	lsls	r2, r3, #24
 800433c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004340:	041b      	lsls	r3, r3, #16
 8004342:	431a      	orrs	r2, r3
            ((long)fifo_data[2] << 8) | fifo_data[3];
 8004344:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8004348:	021b      	lsls	r3, r3, #8
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 800434a:	4313      	orrs	r3, r2
            ((long)fifo_data[2] << 8) | fifo_data[3];
 800434c:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8004350:	431a      	orrs	r2, r3
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	601a      	str	r2, [r3, #0]
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 8004356:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800435a:	061a      	lsls	r2, r3, #24
 800435c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004360:	041b      	lsls	r3, r3, #16
 8004362:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 8004364:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004368:	021b      	lsls	r3, r3, #8
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 800436a:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 800436c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004370:	4619      	mov	r1, r3
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	3304      	adds	r3, #4
            ((long)fifo_data[6] << 8) | fifo_data[7];
 8004376:	430a      	orrs	r2, r1
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 8004378:	601a      	str	r2, [r3, #0]
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 800437a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800437e:	061a      	lsls	r2, r3, #24
 8004380:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8004384:	041b      	lsls	r3, r3, #16
 8004386:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8004388:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800438c:	021b      	lsls	r3, r3, #8
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 800438e:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8004390:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004394:	4619      	mov	r1, r3
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	3308      	adds	r3, #8
            ((long)fifo_data[10] << 8) | fifo_data[11];
 800439a:	430a      	orrs	r2, r1
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 800439c:	601a      	str	r2, [r3, #0]
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 800439e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80043a2:	061a      	lsls	r2, r3, #24
 80043a4:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80043a8:	041b      	lsls	r3, r3, #16
 80043aa:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 80043ac:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80043b0:	021b      	lsls	r3, r3, #8
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 80043b2:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 80043b4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80043b8:	4619      	mov	r1, r3
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	330c      	adds	r3, #12
            ((long)fifo_data[14] << 8) | fifo_data[15];
 80043be:	430a      	orrs	r2, r1
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 80043c0:	601a      	str	r2, [r3, #0]
        ii += 16;
 80043c2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80043c6:	3310      	adds	r3, #16
 80043c8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
         * the FIFO reads might become misaligned.
         *
         * Let's start by scaling down the quaternion data to avoid long long
         * math.
         */
        quat_q14[0] = quat[0] >> 16;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	141b      	asrs	r3, r3, #16
 80043d2:	613b      	str	r3, [r7, #16]
        quat_q14[1] = quat[1] >> 16;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	3304      	adds	r3, #4
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	141b      	asrs	r3, r3, #16
 80043dc:	617b      	str	r3, [r7, #20]
        quat_q14[2] = quat[2] >> 16;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	3308      	adds	r3, #8
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	141b      	asrs	r3, r3, #16
 80043e6:	61bb      	str	r3, [r7, #24]
        quat_q14[3] = quat[3] >> 16;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	330c      	adds	r3, #12
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	141b      	asrs	r3, r3, #16
 80043f0:	61fb      	str	r3, [r7, #28]
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	693a      	ldr	r2, [r7, #16]
 80043f6:	fb03 f202 	mul.w	r2, r3, r2
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	6979      	ldr	r1, [r7, #20]
 80043fe:	fb01 f303 	mul.w	r3, r1, r3
 8004402:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 8004404:	69bb      	ldr	r3, [r7, #24]
 8004406:	69b9      	ldr	r1, [r7, #24]
 8004408:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 800440c:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 800440e:	69fb      	ldr	r3, [r7, #28]
 8004410:	69f9      	ldr	r1, [r7, #28]
 8004412:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 8004416:	4413      	add	r3, r2
 8004418:	643b      	str	r3, [r7, #64]	@ 0x40
        if ((quat_mag_sq < QUAT_MAG_SQ_MIN) ||
 800441a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800441c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004420:	db03      	blt.n	800442a <dmp_read_fifo+0x13a>
 8004422:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004424:	f1b3 5f88 	cmp.w	r3, #285212672	@ 0x11000000
 8004428:	dd07      	ble.n	800443a <dmp_read_fifo+0x14a>
            (quat_mag_sq > QUAT_MAG_SQ_MAX)) {
            /* Quaternion is outside of the acceptable threshold. */
            mpu_reset_fifo();
 800442a:	f7fd f82f 	bl	800148c <mpu_reset_fifo>
            sensors[0] = 0;
 800442e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004430:	2200      	movs	r2, #0
 8004432:	801a      	strh	r2, [r3, #0]
            return -1;
 8004434:	f04f 33ff 	mov.w	r3, #4294967295
 8004438:	e0c5      	b.n	80045c6 <dmp_read_fifo+0x2d6>
        }
        sensors[0] |= INV_WXYZ_QUAT;
 800443a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800443c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004440:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004444:	b21a      	sxth	r2, r3
 8004446:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004448:	801a      	strh	r2, [r3, #0]
#endif
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 800444a:	4b61      	ldr	r3, [pc, #388]	@ (80045d0 <dmp_read_fifo+0x2e0>)
 800444c:	895b      	ldrh	r3, [r3, #10]
 800444e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004452:	2b00      	cmp	r3, #0
 8004454:	d04f      	beq.n	80044f6 <dmp_read_fifo+0x206>
        accel[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 8004456:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800445a:	3348      	adds	r3, #72	@ 0x48
 800445c:	443b      	add	r3, r7
 800445e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004462:	b21b      	sxth	r3, r3
 8004464:	021b      	lsls	r3, r3, #8
 8004466:	b21a      	sxth	r2, r3
 8004468:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800446c:	3301      	adds	r3, #1
 800446e:	3348      	adds	r3, #72	@ 0x48
 8004470:	443b      	add	r3, r7
 8004472:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004476:	b21b      	sxth	r3, r3
 8004478:	4313      	orrs	r3, r2
 800447a:	b21a      	sxth	r2, r3
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	801a      	strh	r2, [r3, #0]
        accel[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 8004480:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004484:	3302      	adds	r3, #2
 8004486:	3348      	adds	r3, #72	@ 0x48
 8004488:	443b      	add	r3, r7
 800448a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800448e:	b21b      	sxth	r3, r3
 8004490:	021b      	lsls	r3, r3, #8
 8004492:	b219      	sxth	r1, r3
 8004494:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004498:	3303      	adds	r3, #3
 800449a:	3348      	adds	r3, #72	@ 0x48
 800449c:	443b      	add	r3, r7
 800449e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80044a2:	b21a      	sxth	r2, r3
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	3302      	adds	r3, #2
 80044a8:	430a      	orrs	r2, r1
 80044aa:	b212      	sxth	r2, r2
 80044ac:	801a      	strh	r2, [r3, #0]
        accel[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 80044ae:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80044b2:	3304      	adds	r3, #4
 80044b4:	3348      	adds	r3, #72	@ 0x48
 80044b6:	443b      	add	r3, r7
 80044b8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80044bc:	b21b      	sxth	r3, r3
 80044be:	021b      	lsls	r3, r3, #8
 80044c0:	b219      	sxth	r1, r3
 80044c2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80044c6:	3305      	adds	r3, #5
 80044c8:	3348      	adds	r3, #72	@ 0x48
 80044ca:	443b      	add	r3, r7
 80044cc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80044d0:	b21a      	sxth	r2, r3
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	3304      	adds	r3, #4
 80044d6:	430a      	orrs	r2, r1
 80044d8:	b212      	sxth	r2, r2
 80044da:	801a      	strh	r2, [r3, #0]
        ii += 6;
 80044dc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80044e0:	3306      	adds	r3, #6
 80044e2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        sensors[0] |= INV_XYZ_ACCEL;
 80044e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80044e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80044ec:	f043 0308 	orr.w	r3, r3, #8
 80044f0:	b21a      	sxth	r2, r3
 80044f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80044f4:	801a      	strh	r2, [r3, #0]
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_ANY_GYRO) {
 80044f6:	4b36      	ldr	r3, [pc, #216]	@ (80045d0 <dmp_read_fifo+0x2e0>)
 80044f8:	895b      	ldrh	r3, [r3, #10]
 80044fa:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d04f      	beq.n	80045a2 <dmp_read_fifo+0x2b2>
        gyro[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 8004502:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004506:	3348      	adds	r3, #72	@ 0x48
 8004508:	443b      	add	r3, r7
 800450a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800450e:	b21b      	sxth	r3, r3
 8004510:	021b      	lsls	r3, r3, #8
 8004512:	b21a      	sxth	r2, r3
 8004514:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004518:	3301      	adds	r3, #1
 800451a:	3348      	adds	r3, #72	@ 0x48
 800451c:	443b      	add	r3, r7
 800451e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004522:	b21b      	sxth	r3, r3
 8004524:	4313      	orrs	r3, r2
 8004526:	b21a      	sxth	r2, r3
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	801a      	strh	r2, [r3, #0]
        gyro[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 800452c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004530:	3302      	adds	r3, #2
 8004532:	3348      	adds	r3, #72	@ 0x48
 8004534:	443b      	add	r3, r7
 8004536:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800453a:	b21b      	sxth	r3, r3
 800453c:	021b      	lsls	r3, r3, #8
 800453e:	b219      	sxth	r1, r3
 8004540:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004544:	3303      	adds	r3, #3
 8004546:	3348      	adds	r3, #72	@ 0x48
 8004548:	443b      	add	r3, r7
 800454a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800454e:	b21a      	sxth	r2, r3
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	3302      	adds	r3, #2
 8004554:	430a      	orrs	r2, r1
 8004556:	b212      	sxth	r2, r2
 8004558:	801a      	strh	r2, [r3, #0]
        gyro[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 800455a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800455e:	3304      	adds	r3, #4
 8004560:	3348      	adds	r3, #72	@ 0x48
 8004562:	443b      	add	r3, r7
 8004564:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004568:	b21b      	sxth	r3, r3
 800456a:	021b      	lsls	r3, r3, #8
 800456c:	b219      	sxth	r1, r3
 800456e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004572:	3305      	adds	r3, #5
 8004574:	3348      	adds	r3, #72	@ 0x48
 8004576:	443b      	add	r3, r7
 8004578:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800457c:	b21a      	sxth	r2, r3
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	3304      	adds	r3, #4
 8004582:	430a      	orrs	r2, r1
 8004584:	b212      	sxth	r2, r2
 8004586:	801a      	strh	r2, [r3, #0]
        ii += 6;
 8004588:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800458c:	3306      	adds	r3, #6
 800458e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        sensors[0] |= INV_XYZ_GYRO;
 8004592:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004594:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004598:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 800459c:	b21a      	sxth	r2, r3
 800459e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80045a0:	801a      	strh	r2, [r3, #0]
    }

    /* Gesture data is at the end of the DMP packet. Parse it and call
     * the gesture callbacks (if registered).
     */
    if (dmp.feature_mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 80045a2:	4b0b      	ldr	r3, [pc, #44]	@ (80045d0 <dmp_read_fifo+0x2e0>)
 80045a4:	895b      	ldrh	r3, [r3, #10]
 80045a6:	f003 0303 	and.w	r3, r3, #3
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d007      	beq.n	80045be <dmp_read_fifo+0x2ce>
        decode_gesture(fifo_data + ii);
 80045ae:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80045b2:	f107 0220 	add.w	r2, r7, #32
 80045b6:	4413      	add	r3, r2
 80045b8:	4618      	mov	r0, r3
 80045ba:	f7ff fe55 	bl	8004268 <decode_gesture>

    myget_ms(timestamp);
 80045be:	6838      	ldr	r0, [r7, #0]
 80045c0:	f7fe ff10 	bl	80033e4 <myget_ms>
    return 0;
 80045c4:	2300      	movs	r3, #0
}
 80045c6:	4618      	mov	r0, r3
 80045c8:	3748      	adds	r7, #72	@ 0x48
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}
 80045ce:	bf00      	nop
 80045d0:	20000270 	.word	0x20000270

080045d4 <run_self_test>:
#define DEFAULT_MPU_HZ (100)

#define q30 1073741824.0f

static int run_self_test(void)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b08a      	sub	sp, #40	@ 0x28
 80045d8:	af00      	add	r7, sp, #0
    int result;
    long gyro[3], accel[3];

    result = mpu_run_self_test(gyro, accel);
 80045da:	f107 020c 	add.w	r2, r7, #12
 80045de:	f107 0318 	add.w	r3, r7, #24
 80045e2:	4611      	mov	r1, r2
 80045e4:	4618      	mov	r0, r3
 80045e6:	f7fe fc6f 	bl	8002ec8 <mpu_run_self_test>
 80045ea:	6278      	str	r0, [r7, #36]	@ 0x24
    if (result == 0x3) {
 80045ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ee:	2b03      	cmp	r3, #3
 80045f0:	d150      	bne.n	8004694 <run_self_test+0xc0>
        /* Test passed. We can trust the gyro data here, so let's push it down
         * to the DMP.
         */
        float sens;
        unsigned short accel_sens;
        mpu_get_gyro_sens(&sens);
 80045f2:	f107 0308 	add.w	r3, r7, #8
 80045f6:	4618      	mov	r0, r3
 80045f8:	f7fd fb14 	bl	8001c24 <mpu_get_gyro_sens>
        gyro[0] = (long)(gyro[0] * sens);
 80045fc:	69bb      	ldr	r3, [r7, #24]
 80045fe:	ee07 3a90 	vmov	s15, r3
 8004602:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004606:	edd7 7a02 	vldr	s15, [r7, #8]
 800460a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800460e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004612:	ee17 3a90 	vmov	r3, s15
 8004616:	61bb      	str	r3, [r7, #24]
        gyro[1] = (long)(gyro[1] * sens);
 8004618:	69fb      	ldr	r3, [r7, #28]
 800461a:	ee07 3a90 	vmov	s15, r3
 800461e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004622:	edd7 7a02 	vldr	s15, [r7, #8]
 8004626:	ee67 7a27 	vmul.f32	s15, s14, s15
 800462a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800462e:	ee17 3a90 	vmov	r3, s15
 8004632:	61fb      	str	r3, [r7, #28]
        gyro[2] = (long)(gyro[2] * sens);
 8004634:	6a3b      	ldr	r3, [r7, #32]
 8004636:	ee07 3a90 	vmov	s15, r3
 800463a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800463e:	edd7 7a02 	vldr	s15, [r7, #8]
 8004642:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004646:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800464a:	ee17 3a90 	vmov	r3, s15
 800464e:	623b      	str	r3, [r7, #32]
        dmp_set_gyro_bias(gyro);
 8004650:	f107 0318 	add.w	r3, r7, #24
 8004654:	4618      	mov	r0, r3
 8004656:	f7fe ffcb 	bl	80035f0 <dmp_set_gyro_bias>
        mpu_get_accel_sens(&accel_sens);
 800465a:	1dbb      	adds	r3, r7, #6
 800465c:	4618      	mov	r0, r3
 800465e:	f7fd fb19 	bl	8001c94 <mpu_get_accel_sens>
        accel[0] *= accel_sens;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	88fa      	ldrh	r2, [r7, #6]
 8004666:	fb02 f303 	mul.w	r3, r2, r3
 800466a:	60fb      	str	r3, [r7, #12]
        accel[1] *= accel_sens;
 800466c:	693b      	ldr	r3, [r7, #16]
 800466e:	88fa      	ldrh	r2, [r7, #6]
 8004670:	fb02 f303 	mul.w	r3, r2, r3
 8004674:	613b      	str	r3, [r7, #16]
        accel[2] *= accel_sens;
 8004676:	697b      	ldr	r3, [r7, #20]
 8004678:	88fa      	ldrh	r2, [r7, #6]
 800467a:	fb02 f303 	mul.w	r3, r2, r3
 800467e:	617b      	str	r3, [r7, #20]
        dmp_set_accel_bias(accel);
 8004680:	f107 030c 	add.w	r3, r7, #12
 8004684:	4618      	mov	r0, r3
 8004686:	f7ff f8bd 	bl	8003804 <dmp_set_accel_bias>
		printf("setting bias succesfully ......\r\n");
 800468a:	4805      	ldr	r0, [pc, #20]	@ (80046a0 <run_self_test+0xcc>)
 800468c:	f007 fb32 	bl	800bcf4 <puts>
    }else
		{
			return -1;
		}
		return 0;
 8004690:	2300      	movs	r3, #0
 8004692:	e001      	b.n	8004698 <run_self_test+0xc4>
			return -1;
 8004694:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004698:	4618      	mov	r0, r3
 800469a:	3728      	adds	r7, #40	@ 0x28
 800469c:	46bd      	mov	sp, r7
 800469e:	bd80      	pop	{r7, pc}
 80046a0:	0800ec3c 	.word	0x0800ec3c

080046a4 <inv_row_2_scale>:

static signed char gyro_orientation[9] = {-1, 0, 0,
                                           0,-1, 0,
                                           0, 0, 1};
static  unsigned short inv_row_2_scale(const signed char *row)
{
 80046a4:	b480      	push	{r7}
 80046a6:	b085      	sub	sp, #20
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
    unsigned short b;

    if (row[0] > 0)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	f993 3000 	ldrsb.w	r3, [r3]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	dd02      	ble.n	80046bc <inv_row_2_scale+0x18>
        b = 0;
 80046b6:	2300      	movs	r3, #0
 80046b8:	81fb      	strh	r3, [r7, #14]
 80046ba:	e02d      	b.n	8004718 <inv_row_2_scale+0x74>
    else if (row[0] < 0)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	f993 3000 	ldrsb.w	r3, [r3]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	da02      	bge.n	80046cc <inv_row_2_scale+0x28>
        b = 4;
 80046c6:	2304      	movs	r3, #4
 80046c8:	81fb      	strh	r3, [r7, #14]
 80046ca:	e025      	b.n	8004718 <inv_row_2_scale+0x74>
    else if (row[1] > 0)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	3301      	adds	r3, #1
 80046d0:	f993 3000 	ldrsb.w	r3, [r3]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	dd02      	ble.n	80046de <inv_row_2_scale+0x3a>
        b = 1;
 80046d8:	2301      	movs	r3, #1
 80046da:	81fb      	strh	r3, [r7, #14]
 80046dc:	e01c      	b.n	8004718 <inv_row_2_scale+0x74>
    else if (row[1] < 0)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	3301      	adds	r3, #1
 80046e2:	f993 3000 	ldrsb.w	r3, [r3]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	da02      	bge.n	80046f0 <inv_row_2_scale+0x4c>
        b = 5;
 80046ea:	2305      	movs	r3, #5
 80046ec:	81fb      	strh	r3, [r7, #14]
 80046ee:	e013      	b.n	8004718 <inv_row_2_scale+0x74>
    else if (row[2] > 0)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	3302      	adds	r3, #2
 80046f4:	f993 3000 	ldrsb.w	r3, [r3]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	dd02      	ble.n	8004702 <inv_row_2_scale+0x5e>
        b = 2;
 80046fc:	2302      	movs	r3, #2
 80046fe:	81fb      	strh	r3, [r7, #14]
 8004700:	e00a      	b.n	8004718 <inv_row_2_scale+0x74>
    else if (row[2] < 0)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	3302      	adds	r3, #2
 8004706:	f993 3000 	ldrsb.w	r3, [r3]
 800470a:	2b00      	cmp	r3, #0
 800470c:	da02      	bge.n	8004714 <inv_row_2_scale+0x70>
        b = 6;
 800470e:	2306      	movs	r3, #6
 8004710:	81fb      	strh	r3, [r7, #14]
 8004712:	e001      	b.n	8004718 <inv_row_2_scale+0x74>
    else
        b = 7;      // error
 8004714:	2307      	movs	r3, #7
 8004716:	81fb      	strh	r3, [r7, #14]
    return b;
 8004718:	89fb      	ldrh	r3, [r7, #14]
}
 800471a:	4618      	mov	r0, r3
 800471c:	3714      	adds	r7, #20
 800471e:	46bd      	mov	sp, r7
 8004720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004724:	4770      	bx	lr

08004726 <inv_orientation_matrix_to_scalar>:


static  unsigned short inv_orientation_matrix_to_scalar(
    const signed char *mtx)
{
 8004726:	b580      	push	{r7, lr}
 8004728:	b084      	sub	sp, #16
 800472a:	af00      	add	r7, sp, #0
 800472c:	6078      	str	r0, [r7, #4]
    unsigned short scalar;
    scalar = inv_row_2_scale(mtx);
 800472e:	6878      	ldr	r0, [r7, #4]
 8004730:	f7ff ffb8 	bl	80046a4 <inv_row_2_scale>
 8004734:	4603      	mov	r3, r0
 8004736:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 3) << 3;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	3303      	adds	r3, #3
 800473c:	4618      	mov	r0, r3
 800473e:	f7ff ffb1 	bl	80046a4 <inv_row_2_scale>
 8004742:	4603      	mov	r3, r0
 8004744:	00db      	lsls	r3, r3, #3
 8004746:	b21a      	sxth	r2, r3
 8004748:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800474c:	4313      	orrs	r3, r2
 800474e:	b21b      	sxth	r3, r3
 8004750:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 6) << 6;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	3306      	adds	r3, #6
 8004756:	4618      	mov	r0, r3
 8004758:	f7ff ffa4 	bl	80046a4 <inv_row_2_scale>
 800475c:	4603      	mov	r3, r0
 800475e:	019b      	lsls	r3, r3, #6
 8004760:	b21a      	sxth	r2, r3
 8004762:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004766:	4313      	orrs	r3, r2
 8004768:	b21b      	sxth	r3, r3
 800476a:	81fb      	strh	r3, [r7, #14]


    return scalar;
 800476c:	89fb      	ldrh	r3, [r7, #14]
}
 800476e:	4618      	mov	r0, r3
 8004770:	3710      	adds	r7, #16
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}
	...

08004778 <MPU6050_DMP_Init>:

int MPU6050_DMP_Init(void)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b082      	sub	sp, #8
 800477c:	af00      	add	r7, sp, #0
	int result;
	//struct int_param_s int_param;
	result = mpu_init();
 800477e:	f7fc fcb7 	bl	80010f0 <mpu_init>
 8004782:	6078      	str	r0, [r7, #4]
	if(result != 0)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d002      	beq.n	8004790 <MPU6050_DMP_Init+0x18>
	{
		 return -1;
 800478a:	f04f 33ff 	mov.w	r3, #4294967295
 800478e:	e05d      	b.n	800484c <MPU6050_DMP_Init+0xd4>
	}
	result = mpu_set_sensors(INV_XYZ_GYRO | INV_XYZ_ACCEL);
 8004790:	2078      	movs	r0, #120	@ 0x78
 8004792:	f7fd fb21 	bl	8001dd8 <mpu_set_sensors>
 8004796:	6078      	str	r0, [r7, #4]
	if(result != 0)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d002      	beq.n	80047a4 <MPU6050_DMP_Init+0x2c>
	{
		 return -2;
 800479e:	f06f 0301 	mvn.w	r3, #1
 80047a2:	e053      	b.n	800484c <MPU6050_DMP_Init+0xd4>
	}
	result = mpu_configure_fifo(INV_XYZ_GYRO | INV_XYZ_ACCEL);
 80047a4:	2078      	movs	r0, #120	@ 0x78
 80047a6:	f7fd fac5 	bl	8001d34 <mpu_configure_fifo>
 80047aa:	6078      	str	r0, [r7, #4]
	if(result != 0)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d002      	beq.n	80047b8 <MPU6050_DMP_Init+0x40>
	{
		 return -3;
 80047b2:	f06f 0302 	mvn.w	r3, #2
 80047b6:	e049      	b.n	800484c <MPU6050_DMP_Init+0xd4>
	}
	result = mpu_set_sample_rate(DEFAULT_MPU_HZ);
 80047b8:	2064      	movs	r0, #100	@ 0x64
 80047ba:	f7fd f9c1 	bl	8001b40 <mpu_set_sample_rate>
 80047be:	6078      	str	r0, [r7, #4]
	if(result != 0)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d002      	beq.n	80047cc <MPU6050_DMP_Init+0x54>
	{
		 return -4;
 80047c6:	f06f 0303 	mvn.w	r3, #3
 80047ca:	e03f      	b.n	800484c <MPU6050_DMP_Init+0xd4>
	}
	
	result = dmp_load_motion_driver_firmware();
 80047cc:	f7fe fe14 	bl	80033f8 <dmp_load_motion_driver_firmware>
 80047d0:	6078      	str	r0, [r7, #4]
	if(result != 0)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d002      	beq.n	80047de <MPU6050_DMP_Init+0x66>
	{
		 return -5;
 80047d8:	f06f 0304 	mvn.w	r3, #4
 80047dc:	e036      	b.n	800484c <MPU6050_DMP_Init+0xd4>
	}
	result = dmp_set_orientation(inv_orientation_matrix_to_scalar(gyro_orientation));
 80047de:	481d      	ldr	r0, [pc, #116]	@ (8004854 <MPU6050_DMP_Init+0xdc>)
 80047e0:	f7ff ffa1 	bl	8004726 <inv_orientation_matrix_to_scalar>
 80047e4:	4603      	mov	r3, r0
 80047e6:	4618      	mov	r0, r3
 80047e8:	f7fe fe16 	bl	8003418 <dmp_set_orientation>
 80047ec:	6078      	str	r0, [r7, #4]
	if(result != 0)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d002      	beq.n	80047fa <MPU6050_DMP_Init+0x82>
	{
		 return -6;
 80047f4:	f06f 0305 	mvn.w	r3, #5
 80047f8:	e028      	b.n	800484c <MPU6050_DMP_Init+0xd4>
	}
	result = dmp_enable_feature(DMP_FEATURE_6X_LP_QUAT | DMP_FEATURE_TAP |
 80047fa:	f240 1073 	movw	r0, #371	@ 0x173
 80047fe:	f7ff fb8d 	bl	8003f1c <dmp_enable_feature>
 8004802:	6078      	str	r0, [r7, #4]
	        DMP_FEATURE_ANDROID_ORIENT | DMP_FEATURE_SEND_RAW_ACCEL | DMP_FEATURE_SEND_CAL_GYRO |
	        DMP_FEATURE_GYRO_CAL);
	if(result != 0)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d002      	beq.n	8004810 <MPU6050_DMP_Init+0x98>
	{
		 return -7;
 800480a:	f06f 0306 	mvn.w	r3, #6
 800480e:	e01d      	b.n	800484c <MPU6050_DMP_Init+0xd4>
	}
	result = dmp_set_fifo_rate(DEFAULT_MPU_HZ);
 8004810:	2064      	movs	r0, #100	@ 0x64
 8004812:	f7ff f8f9 	bl	8003a08 <dmp_set_fifo_rate>
 8004816:	6078      	str	r0, [r7, #4]
	if(result != 0)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d002      	beq.n	8004824 <MPU6050_DMP_Init+0xac>
	{
		 return -8;
 800481e:	f06f 0307 	mvn.w	r3, #7
 8004822:	e013      	b.n	800484c <MPU6050_DMP_Init+0xd4>
	}
	result = run_self_test();
 8004824:	f7ff fed6 	bl	80045d4 <run_self_test>
 8004828:	6078      	str	r0, [r7, #4]
	if(result != 0)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d002      	beq.n	8004836 <MPU6050_DMP_Init+0xbe>
	{
		 return -9;
 8004830:	f06f 0308 	mvn.w	r3, #8
 8004834:	e00a      	b.n	800484c <MPU6050_DMP_Init+0xd4>
	}
	result = mpu_set_dmp_state(1);
 8004836:	2001      	movs	r0, #1
 8004838:	f7fe fd6e 	bl	8003318 <mpu_set_dmp_state>
 800483c:	6078      	str	r0, [r7, #4]
	if(result != 0)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d002      	beq.n	800484a <MPU6050_DMP_Init+0xd2>
	{
		 return -10;
 8004844:	f06f 0309 	mvn.w	r3, #9
 8004848:	e000      	b.n	800484c <MPU6050_DMP_Init+0xd4>
	}
	return 0;
 800484a:	2300      	movs	r3, #0
}
 800484c:	4618      	mov	r0, r3
 800484e:	3708      	adds	r7, #8
 8004850:	46bd      	mov	sp, r7
 8004852:	bd80      	pop	{r7, pc}
 8004854:	2000002c 	.word	0x2000002c

08004858 <MPU6050_DMP_Get_Data>:

int MPU6050_DMP_Get_Data(float *Pitch,float *Roll,float *Yaw)
{
 8004858:	b5b0      	push	{r4, r5, r7, lr}
 800485a:	b094      	sub	sp, #80	@ 0x50
 800485c:	af02      	add	r7, sp, #8
 800485e:	60f8      	str	r0, [r7, #12]
 8004860:	60b9      	str	r1, [r7, #8]
 8004862:	607a      	str	r2, [r7, #4]
	float q0 = 0.0f;
 8004864:	f04f 0300 	mov.w	r3, #0
 8004868:	647b      	str	r3, [r7, #68]	@ 0x44
	float q1 = 0.0f;
 800486a:	f04f 0300 	mov.w	r3, #0
 800486e:	643b      	str	r3, [r7, #64]	@ 0x40
	float q2 = 0.0f;
 8004870:	f04f 0300 	mov.w	r3, #0
 8004874:	63fb      	str	r3, [r7, #60]	@ 0x3c
	float q3 = 0.0f;
 8004876:	f04f 0300 	mov.w	r3, #0
 800487a:	63bb      	str	r3, [r7, #56]	@ 0x38
	short accel[3]; 
	long quat[4];
  unsigned long timestamp;
	short sensors;
	unsigned char more;
	if(dmp_read_fifo(gyro,accel,quat,&timestamp,&sensors,&more))
 800487c:	f107 0414 	add.w	r4, r7, #20
 8004880:	f107 0218 	add.w	r2, r7, #24
 8004884:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8004888:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 800488c:	f107 0311 	add.w	r3, r7, #17
 8004890:	9301      	str	r3, [sp, #4]
 8004892:	f107 0312 	add.w	r3, r7, #18
 8004896:	9300      	str	r3, [sp, #0]
 8004898:	4623      	mov	r3, r4
 800489a:	f7ff fd29 	bl	80042f0 <dmp_read_fifo>
 800489e:	4603      	mov	r3, r0
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d002      	beq.n	80048aa <MPU6050_DMP_Get_Data+0x52>
	{
		return -1;
 80048a4:	f04f 33ff 	mov.w	r3, #4294967295
 80048a8:	e0f6      	b.n	8004a98 <MPU6050_DMP_Get_Data+0x240>
	}
	if(sensors & INV_WXYZ_QUAT)
 80048aa:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80048ae:	b29b      	uxth	r3, r3
 80048b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	f000 80ee 	beq.w	8004a96 <MPU6050_DMP_Get_Data+0x23e>
	{
		q0=quat[0] / q30;
 80048ba:	69bb      	ldr	r3, [r7, #24]
 80048bc:	ee07 3a90 	vmov	s15, r3
 80048c0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80048c4:	eddf 6a78 	vldr	s13, [pc, #480]	@ 8004aa8 <MPU6050_DMP_Get_Data+0x250>
 80048c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80048cc:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
		q1=quat[1] / q30;
 80048d0:	69fb      	ldr	r3, [r7, #28]
 80048d2:	ee07 3a90 	vmov	s15, r3
 80048d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80048da:	eddf 6a73 	vldr	s13, [pc, #460]	@ 8004aa8 <MPU6050_DMP_Get_Data+0x250>
 80048de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80048e2:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		q2=quat[2] / q30;
 80048e6:	6a3b      	ldr	r3, [r7, #32]
 80048e8:	ee07 3a90 	vmov	s15, r3
 80048ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80048f0:	eddf 6a6d 	vldr	s13, [pc, #436]	@ 8004aa8 <MPU6050_DMP_Get_Data+0x250>
 80048f4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80048f8:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		q3=quat[3] / q30;
 80048fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048fe:	ee07 3a90 	vmov	s15, r3
 8004902:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004906:	eddf 6a68 	vldr	s13, [pc, #416]	@ 8004aa8 <MPU6050_DMP_Get_Data+0x250>
 800490a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800490e:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		
		*Pitch = asin(-2 * q1 * q3 + 2 * q0* q2)* 57.3; 	
 8004912:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8004916:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 800491a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800491e:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8004922:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004926:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800492a:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800492e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8004932:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004936:	ee77 7a27 	vadd.f32	s15, s14, s15
 800493a:	ee17 0a90 	vmov	r0, s15
 800493e:	f7fb fe03 	bl	8000548 <__aeabi_f2d>
 8004942:	4602      	mov	r2, r0
 8004944:	460b      	mov	r3, r1
 8004946:	ec43 2b10 	vmov	d0, r2, r3
 800494a:	f009 fb1f 	bl	800df8c <asin>
 800494e:	ec51 0b10 	vmov	r0, r1, d0
 8004952:	a353      	add	r3, pc, #332	@ (adr r3, 8004aa0 <MPU6050_DMP_Get_Data+0x248>)
 8004954:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004958:	f7fb fe4e 	bl	80005f8 <__aeabi_dmul>
 800495c:	4602      	mov	r2, r0
 800495e:	460b      	mov	r3, r1
 8004960:	4610      	mov	r0, r2
 8004962:	4619      	mov	r1, r3
 8004964:	f7fc f920 	bl	8000ba8 <__aeabi_d2f>
 8004968:	4602      	mov	r2, r0
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	601a      	str	r2, [r3, #0]
		*Roll = atan2(2 * q2 * q3 + 2 * q0 * q1, -2 * q1 * q1 - 2 * q2* q2 + 1)* 57.3; // roll
 800496e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8004972:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8004976:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800497a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800497e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8004982:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8004986:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800498a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800498e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004992:	ee17 0a90 	vmov	r0, s15
 8004996:	f7fb fdd7 	bl	8000548 <__aeabi_f2d>
 800499a:	4604      	mov	r4, r0
 800499c:	460d      	mov	r5, r1
 800499e:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80049a2:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 80049a6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80049aa:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80049ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80049b2:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80049b6:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80049ba:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80049be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80049c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80049c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80049ca:	ee77 7a87 	vadd.f32	s15, s15, s14
 80049ce:	ee17 0a90 	vmov	r0, s15
 80049d2:	f7fb fdb9 	bl	8000548 <__aeabi_f2d>
 80049d6:	4602      	mov	r2, r0
 80049d8:	460b      	mov	r3, r1
 80049da:	ec43 2b11 	vmov	d1, r2, r3
 80049de:	ec45 4b10 	vmov	d0, r4, r5
 80049e2:	f009 fb07 	bl	800dff4 <atan2>
 80049e6:	ec51 0b10 	vmov	r0, r1, d0
 80049ea:	a32d      	add	r3, pc, #180	@ (adr r3, 8004aa0 <MPU6050_DMP_Get_Data+0x248>)
 80049ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049f0:	f7fb fe02 	bl	80005f8 <__aeabi_dmul>
 80049f4:	4602      	mov	r2, r0
 80049f6:	460b      	mov	r3, r1
 80049f8:	4610      	mov	r0, r2
 80049fa:	4619      	mov	r1, r3
 80049fc:	f7fc f8d4 	bl	8000ba8 <__aeabi_d2f>
 8004a00:	4602      	mov	r2, r0
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	601a      	str	r2, [r3, #0]
		*Yaw   = atan2(2*(q1*q2 + q0*q3),q0*q0+q1*q1-q2*q2-q3*q3) * 57.3;	//yaw
 8004a06:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8004a0a:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8004a0e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004a12:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 8004a16:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8004a1a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004a1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a22:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004a26:	ee17 0a90 	vmov	r0, s15
 8004a2a:	f7fb fd8d 	bl	8000548 <__aeabi_f2d>
 8004a2e:	4604      	mov	r4, r0
 8004a30:	460d      	mov	r5, r1
 8004a32:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8004a36:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8004a3a:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8004a3e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004a42:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004a46:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8004a4a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004a4e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004a52:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8004a56:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004a5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a5e:	ee17 0a90 	vmov	r0, s15
 8004a62:	f7fb fd71 	bl	8000548 <__aeabi_f2d>
 8004a66:	4602      	mov	r2, r0
 8004a68:	460b      	mov	r3, r1
 8004a6a:	ec43 2b11 	vmov	d1, r2, r3
 8004a6e:	ec45 4b10 	vmov	d0, r4, r5
 8004a72:	f009 fabf 	bl	800dff4 <atan2>
 8004a76:	ec51 0b10 	vmov	r0, r1, d0
 8004a7a:	a309      	add	r3, pc, #36	@ (adr r3, 8004aa0 <MPU6050_DMP_Get_Data+0x248>)
 8004a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a80:	f7fb fdba 	bl	80005f8 <__aeabi_dmul>
 8004a84:	4602      	mov	r2, r0
 8004a86:	460b      	mov	r3, r1
 8004a88:	4610      	mov	r0, r2
 8004a8a:	4619      	mov	r1, r3
 8004a8c:	f7fc f88c 	bl	8000ba8 <__aeabi_d2f>
 8004a90:	4602      	mov	r2, r0
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	601a      	str	r2, [r3, #0]
	}
	return 0;
 8004a96:	2300      	movs	r3, #0
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	3748      	adds	r7, #72	@ 0x48
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	bdb0      	pop	{r4, r5, r7, pc}
 8004aa0:	66666666 	.word	0x66666666
 8004aa4:	404ca666 	.word	0x404ca666
 8004aa8:	4e800000 	.word	0x4e800000

08004aac <Servo_Init>:
// APB1=84MHzTIMx84MHz
#define TIMER_CLK_FREQ 84000000  // Hz

void Servo_Init(Servo* servo, TIM_HandleTypeDef* timer, uint32_t channel,
                GPIO_TypeDef* gpio_port, uint16_t gpio_pin) 
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b086      	sub	sp, #24
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	60f8      	str	r0, [r7, #12]
 8004ab4:	60b9      	str	r1, [r7, #8]
 8004ab6:	607a      	str	r2, [r7, #4]
 8004ab8:	603b      	str	r3, [r7, #0]
    servo->timer = timer;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	68ba      	ldr	r2, [r7, #8]
 8004abe:	601a      	str	r2, [r3, #0]
    servo->channel = channel;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	687a      	ldr	r2, [r7, #4]
 8004ac4:	605a      	str	r2, [r3, #4]
    servo->gpio_port = gpio_port;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	683a      	ldr	r2, [r7, #0]
 8004aca:	609a      	str	r2, [r3, #8]
    servo->gpio_pin = gpio_pin;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	8c3a      	ldrh	r2, [r7, #32]
 8004ad0:	819a      	strh	r2, [r3, #12]
    servo->pulse_width = SERVO_MIN_PULSE;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8004ad8:	611a      	str	r2, [r3, #16]

    // PWM
    uint32_t period_cycles = (TIMER_CLK_FREQ / 1000000) * SERVO_PWM_PERIOD / 
                            (timer->Init.Prescaler + 1);
 8004ada:	68bb      	ldr	r3, [r7, #8]
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	3301      	adds	r3, #1
    uint32_t period_cycles = (TIMER_CLK_FREQ / 1000000) * SERVO_PWM_PERIOD / 
 8004ae0:	4a0d      	ldr	r2, [pc, #52]	@ (8004b18 <Servo_Init+0x6c>)
 8004ae2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ae6:	617b      	str	r3, [r7, #20]
    __HAL_TIM_SET_AUTORELOAD(timer, period_cycles - 1);
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	697a      	ldr	r2, [r7, #20]
 8004aee:	3a01      	subs	r2, #1
 8004af0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	1e5a      	subs	r2, r3, #1
 8004af6:	68bb      	ldr	r3, [r7, #8]
 8004af8:	60da      	str	r2, [r3, #12]

    // PWM
    HAL_TIM_PWM_Start(timer, channel);
 8004afa:	6879      	ldr	r1, [r7, #4]
 8004afc:	68b8      	ldr	r0, [r7, #8]
 8004afe:	f004 fbb3 	bl	8009268 <HAL_TIM_PWM_Start>
    Servo_SetPulse(servo, servo->pulse_width);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	691b      	ldr	r3, [r3, #16]
 8004b06:	4619      	mov	r1, r3
 8004b08:	68f8      	ldr	r0, [r7, #12]
 8004b0a:	f000 f843 	bl	8004b94 <Servo_SetPulse>
}
 8004b0e:	bf00      	nop
 8004b10:	3718      	adds	r7, #24
 8004b12:	46bd      	mov	sp, r7
 8004b14:	bd80      	pop	{r7, pc}
 8004b16:	bf00      	nop
 8004b18:	0019a280 	.word	0x0019a280

08004b1c <Servo_SetAngle>:

void Servo_SetAngle(Servo* servo, float angle) {
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b084      	sub	sp, #16
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
 8004b24:	ed87 0a00 	vstr	s0, [r7]
    // 
    angle = (angle < 0) ? 0 : (angle > 180) ? 180 : angle;
 8004b28:	edd7 7a00 	vldr	s15, [r7]
 8004b2c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004b30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b34:	d502      	bpl.n	8004b3c <Servo_SetAngle+0x20>
 8004b36:	f04f 0300 	mov.w	r3, #0
 8004b3a:	e00b      	b.n	8004b54 <Servo_SetAngle+0x38>
 8004b3c:	edd7 7a00 	vldr	s15, [r7]
 8004b40:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8004b88 <Servo_SetAngle+0x6c>
 8004b44:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004b48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b4c:	dd01      	ble.n	8004b52 <Servo_SetAngle+0x36>
 8004b4e:	4b0f      	ldr	r3, [pc, #60]	@ (8004b8c <Servo_SetAngle+0x70>)
 8004b50:	e000      	b.n	8004b54 <Servo_SetAngle+0x38>
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	603b      	str	r3, [r7, #0]
    
    // 
    uint32_t pulse = SERVO_MIN_PULSE + 
                    (uint32_t)((SERVO_MAX_PULSE - SERVO_MIN_PULSE) * angle / 180.0f);
 8004b56:	edd7 7a00 	vldr	s15, [r7]
 8004b5a:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8004b90 <Servo_SetAngle+0x74>
 8004b5e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004b62:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8004b88 <Servo_SetAngle+0x6c>
 8004b66:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004b6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b6e:	ee17 3a90 	vmov	r3, s15
    uint32_t pulse = SERVO_MIN_PULSE + 
 8004b72:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8004b76:	60fb      	str	r3, [r7, #12]
    
    Servo_SetPulse(servo, pulse);
 8004b78:	68f9      	ldr	r1, [r7, #12]
 8004b7a:	6878      	ldr	r0, [r7, #4]
 8004b7c:	f000 f80a 	bl	8004b94 <Servo_SetPulse>
}
 8004b80:	bf00      	nop
 8004b82:	3710      	adds	r7, #16
 8004b84:	46bd      	mov	sp, r7
 8004b86:	bd80      	pop	{r7, pc}
 8004b88:	43340000 	.word	0x43340000
 8004b8c:	43340000 	.word	0x43340000
 8004b90:	44fa0000 	.word	0x44fa0000

08004b94 <Servo_SetPulse>:

void Servo_SetPulse(Servo* servo, uint32_t pulse_us) {
 8004b94:	b480      	push	{r7}
 8004b96:	b085      	sub	sp, #20
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
 8004b9c:	6039      	str	r1, [r7, #0]
    // 
    uint32_t pulse_cycles = (TIMER_CLK_FREQ / 1000000) * pulse_us / 
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	2254      	movs	r2, #84	@ 0x54
 8004ba2:	fb03 f202 	mul.w	r2, r3, r2
                           (servo->timer->Init.Prescaler + 1);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	3301      	adds	r3, #1
    uint32_t pulse_cycles = (TIMER_CLK_FREQ / 1000000) * pulse_us / 
 8004bae:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bb2:	60fb      	str	r3, [r7, #12]
    
    // 
    switch(servo->channel) {
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d002      	beq.n	8004bc2 <Servo_SetPulse+0x2e>
 8004bbc:	2b04      	cmp	r3, #4
 8004bbe:	d006      	beq.n	8004bce <Servo_SetPulse+0x3a>
 8004bc0:	e00b      	b.n	8004bda <Servo_SetPulse+0x46>
        case TIM_CHANNEL_1:
            __HAL_TIM_SET_COMPARE(servo->timer, TIM_CHANNEL_1, pulse_cycles);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	68fa      	ldr	r2, [r7, #12]
 8004bca:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 8004bcc:	e005      	b.n	8004bda <Servo_SetPulse+0x46>
        case TIM_CHANNEL_2:
            __HAL_TIM_SET_COMPARE(servo->timer, TIM_CHANNEL_2, pulse_cycles);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	68fa      	ldr	r2, [r7, #12]
 8004bd6:	639a      	str	r2, [r3, #56]	@ 0x38
            break;
 8004bd8:	bf00      	nop
        // ...
    }
    servo->pulse_width = pulse_us;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	683a      	ldr	r2, [r7, #0]
 8004bde:	611a      	str	r2, [r3, #16]
}
 8004be0:	bf00      	nop
 8004be2:	3714      	adds	r7, #20
 8004be4:	46bd      	mov	sp, r7
 8004be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bea:	4770      	bx	lr

08004bec <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b08e      	sub	sp, #56	@ 0x38
 8004bf0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bf2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	601a      	str	r2, [r3, #0]
 8004bfa:	605a      	str	r2, [r3, #4]
 8004bfc:	609a      	str	r2, [r3, #8]
 8004bfe:	60da      	str	r2, [r3, #12]
 8004c00:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004c02:	2300      	movs	r3, #0
 8004c04:	623b      	str	r3, [r7, #32]
 8004c06:	4b99      	ldr	r3, [pc, #612]	@ (8004e6c <MX_GPIO_Init+0x280>)
 8004c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c0a:	4a98      	ldr	r2, [pc, #608]	@ (8004e6c <MX_GPIO_Init+0x280>)
 8004c0c:	f043 0310 	orr.w	r3, r3, #16
 8004c10:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c12:	4b96      	ldr	r3, [pc, #600]	@ (8004e6c <MX_GPIO_Init+0x280>)
 8004c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c16:	f003 0310 	and.w	r3, r3, #16
 8004c1a:	623b      	str	r3, [r7, #32]
 8004c1c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004c1e:	2300      	movs	r3, #0
 8004c20:	61fb      	str	r3, [r7, #28]
 8004c22:	4b92      	ldr	r3, [pc, #584]	@ (8004e6c <MX_GPIO_Init+0x280>)
 8004c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c26:	4a91      	ldr	r2, [pc, #580]	@ (8004e6c <MX_GPIO_Init+0x280>)
 8004c28:	f043 0304 	orr.w	r3, r3, #4
 8004c2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c2e:	4b8f      	ldr	r3, [pc, #572]	@ (8004e6c <MX_GPIO_Init+0x280>)
 8004c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c32:	f003 0304 	and.w	r3, r3, #4
 8004c36:	61fb      	str	r3, [r7, #28]
 8004c38:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	61bb      	str	r3, [r7, #24]
 8004c3e:	4b8b      	ldr	r3, [pc, #556]	@ (8004e6c <MX_GPIO_Init+0x280>)
 8004c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c42:	4a8a      	ldr	r2, [pc, #552]	@ (8004e6c <MX_GPIO_Init+0x280>)
 8004c44:	f043 0320 	orr.w	r3, r3, #32
 8004c48:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c4a:	4b88      	ldr	r3, [pc, #544]	@ (8004e6c <MX_GPIO_Init+0x280>)
 8004c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c4e:	f003 0320 	and.w	r3, r3, #32
 8004c52:	61bb      	str	r3, [r7, #24]
 8004c54:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004c56:	2300      	movs	r3, #0
 8004c58:	617b      	str	r3, [r7, #20]
 8004c5a:	4b84      	ldr	r3, [pc, #528]	@ (8004e6c <MX_GPIO_Init+0x280>)
 8004c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c5e:	4a83      	ldr	r2, [pc, #524]	@ (8004e6c <MX_GPIO_Init+0x280>)
 8004c60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c64:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c66:	4b81      	ldr	r3, [pc, #516]	@ (8004e6c <MX_GPIO_Init+0x280>)
 8004c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c6e:	617b      	str	r3, [r7, #20]
 8004c70:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c72:	2300      	movs	r3, #0
 8004c74:	613b      	str	r3, [r7, #16]
 8004c76:	4b7d      	ldr	r3, [pc, #500]	@ (8004e6c <MX_GPIO_Init+0x280>)
 8004c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c7a:	4a7c      	ldr	r2, [pc, #496]	@ (8004e6c <MX_GPIO_Init+0x280>)
 8004c7c:	f043 0301 	orr.w	r3, r3, #1
 8004c80:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c82:	4b7a      	ldr	r3, [pc, #488]	@ (8004e6c <MX_GPIO_Init+0x280>)
 8004c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c86:	f003 0301 	and.w	r3, r3, #1
 8004c8a:	613b      	str	r3, [r7, #16]
 8004c8c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c8e:	2300      	movs	r3, #0
 8004c90:	60fb      	str	r3, [r7, #12]
 8004c92:	4b76      	ldr	r3, [pc, #472]	@ (8004e6c <MX_GPIO_Init+0x280>)
 8004c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c96:	4a75      	ldr	r2, [pc, #468]	@ (8004e6c <MX_GPIO_Init+0x280>)
 8004c98:	f043 0302 	orr.w	r3, r3, #2
 8004c9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c9e:	4b73      	ldr	r3, [pc, #460]	@ (8004e6c <MX_GPIO_Init+0x280>)
 8004ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ca2:	f003 0302 	and.w	r3, r3, #2
 8004ca6:	60fb      	str	r3, [r7, #12]
 8004ca8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8004caa:	2300      	movs	r3, #0
 8004cac:	60bb      	str	r3, [r7, #8]
 8004cae:	4b6f      	ldr	r3, [pc, #444]	@ (8004e6c <MX_GPIO_Init+0x280>)
 8004cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cb2:	4a6e      	ldr	r2, [pc, #440]	@ (8004e6c <MX_GPIO_Init+0x280>)
 8004cb4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004cb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8004cba:	4b6c      	ldr	r3, [pc, #432]	@ (8004e6c <MX_GPIO_Init+0x280>)
 8004cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cc2:	60bb      	str	r3, [r7, #8]
 8004cc4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	607b      	str	r3, [r7, #4]
 8004cca:	4b68      	ldr	r3, [pc, #416]	@ (8004e6c <MX_GPIO_Init+0x280>)
 8004ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cce:	4a67      	ldr	r2, [pc, #412]	@ (8004e6c <MX_GPIO_Init+0x280>)
 8004cd0:	f043 0308 	orr.w	r3, r3, #8
 8004cd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8004cd6:	4b65      	ldr	r3, [pc, #404]	@ (8004e6c <MX_GPIO_Init+0x280>)
 8004cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cda:	f003 0308 	and.w	r3, r3, #8
 8004cde:	607b      	str	r3, [r7, #4]
 8004ce0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, M4_IN1_Pin|M4_IN2_Pin|M3_IN1_Pin, GPIO_PIN_RESET);
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	212a      	movs	r1, #42	@ 0x2a
 8004ce6:	4862      	ldr	r0, [pc, #392]	@ (8004e70 <MX_GPIO_Init+0x284>)
 8004ce8:	f002 fd80 	bl	80077ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M3_IN2_Pin|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 8004cec:	2200      	movs	r2, #0
 8004cee:	f24f 0102 	movw	r1, #61442	@ 0xf002
 8004cf2:	4860      	ldr	r0, [pc, #384]	@ (8004e74 <MX_GPIO_Init+0x288>)
 8004cf4:	f002 fd7a 	bl	80077ec <HAL_GPIO_WritePin>
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, M1_IN1_Pin|GPIO_PIN_1|M2_IN1_Pin, GPIO_PIN_RESET);
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	210b      	movs	r1, #11
 8004cfc:	485e      	ldr	r0, [pc, #376]	@ (8004e78 <MX_GPIO_Init+0x28c>)
 8004cfe:	f002 fd75 	bl	80077ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M1_IN2_Pin|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_12, GPIO_PIN_RESET);
 8004d02:	2200      	movs	r2, #0
 8004d04:	f44f 51ac 	mov.w	r1, #5504	@ 0x1580
 8004d08:	485c      	ldr	r0, [pc, #368]	@ (8004e7c <MX_GPIO_Init+0x290>)
 8004d0a:	f002 fd6f 	bl	80077ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(M2_IN2_GPIO_Port, M2_IN2_Pin, GPIO_PIN_RESET);
 8004d0e:	2200      	movs	r2, #0
 8004d10:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004d14:	485a      	ldr	r0, [pc, #360]	@ (8004e80 <MX_GPIO_Init+0x294>)
 8004d16:	f002 fd69 	bl	80077ec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE4 PE6
                           PE13 PE14 PE15 PE0
                           PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6
 8004d1a:	f24e 035f 	movw	r3, #57439	@ 0xe05f
 8004d1e:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0
                          |GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004d20:	2303      	movs	r3, #3
 8004d22:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d24:	2300      	movs	r3, #0
 8004d26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004d28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004d2c:	4619      	mov	r1, r3
 8004d2e:	4853      	ldr	r0, [pc, #332]	@ (8004e7c <MX_GPIO_Init+0x290>)
 8004d30:	f002 fbc0 	bl	80074b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC0 PC2 PC4
                           PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_4
 8004d34:	f242 1315 	movw	r3, #8469	@ 0x2115
 8004d38:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004d3a:	2303      	movs	r3, #3
 8004d3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d3e:	2300      	movs	r3, #0
 8004d40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004d42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004d46:	4619      	mov	r1, r3
 8004d48:	4849      	ldr	r0, [pc, #292]	@ (8004e70 <MX_GPIO_Init+0x284>)
 8004d4a:	f002 fbb3 	bl	80074b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 PF3
                           PF4 PF5 PF7 PF10
                           PF11 PF12 PF13 PF14
                           PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8004d4e:	f64f 43bf 	movw	r3, #64703	@ 0xfcbf
 8004d52:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004d54:	2303      	movs	r3, #3
 8004d56:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d58:	2300      	movs	r3, #0
 8004d5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004d5c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004d60:	4619      	mov	r1, r3
 8004d62:	4848      	ldr	r0, [pc, #288]	@ (8004e84 <MX_GPIO_Init+0x298>)
 8004d64:	f002 fba6 	bl	80074b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : M4_IN1_Pin M4_IN2_Pin M3_IN1_Pin */
  GPIO_InitStruct.Pin = M4_IN1_Pin|M4_IN2_Pin|M3_IN1_Pin;
 8004d68:	232a      	movs	r3, #42	@ 0x2a
 8004d6a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d70:	2300      	movs	r3, #0
 8004d72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d74:	2300      	movs	r3, #0
 8004d76:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004d78:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004d7c:	4619      	mov	r1, r3
 8004d7e:	483c      	ldr	r0, [pc, #240]	@ (8004e70 <MX_GPIO_Init+0x284>)
 8004d80:	f002 fb98 	bl	80074b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA11 PA12
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
 8004d84:	f649 0330 	movw	r3, #38960	@ 0x9830
 8004d88:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004d8a:	2303      	movs	r3, #3
 8004d8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d8e:	2300      	movs	r3, #0
 8004d90:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004d96:	4619      	mov	r1, r3
 8004d98:	483b      	ldr	r0, [pc, #236]	@ (8004e88 <MX_GPIO_Init+0x29c>)
 8004d9a:	f002 fb8b 	bl	80074b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB2 PB3 PB4
                           PB5 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8004d9e:	f240 333d 	movw	r3, #829	@ 0x33d
 8004da2:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004da4:	2303      	movs	r3, #3
 8004da6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004da8:	2300      	movs	r3, #0
 8004daa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004dac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004db0:	4619      	mov	r1, r3
 8004db2:	4830      	ldr	r0, [pc, #192]	@ (8004e74 <MX_GPIO_Init+0x288>)
 8004db4:	f002 fb7e 	bl	80074b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : M3_IN2_Pin PB12 PB13 PB14
                           PB15 */
  GPIO_InitStruct.Pin = M3_IN2_Pin|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 8004db8:	f24f 0302 	movw	r3, #61442	@ 0xf002
 8004dbc:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004dca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004dce:	4619      	mov	r1, r3
 8004dd0:	4828      	ldr	r0, [pc, #160]	@ (8004e74 <MX_GPIO_Init+0x288>)
 8004dd2:	f002 fb6f 	bl	80074b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : M1_IN1_Pin PG1 M2_IN1_Pin */
  GPIO_InitStruct.Pin = M1_IN1_Pin|GPIO_PIN_1|M2_IN1_Pin;
 8004dd6:	230b      	movs	r3, #11
 8004dd8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004dda:	2301      	movs	r3, #1
 8004ddc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dde:	2300      	movs	r3, #0
 8004de0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004de2:	2300      	movs	r3, #0
 8004de4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004de6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004dea:	4619      	mov	r1, r3
 8004dec:	4822      	ldr	r0, [pc, #136]	@ (8004e78 <MX_GPIO_Init+0x28c>)
 8004dee:	f002 fb61 	bl	80074b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : M1_IN2_Pin PE8 PE10 PE12 */
  GPIO_InitStruct.Pin = M1_IN2_Pin|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_12;
 8004df2:	f44f 53ac 	mov.w	r3, #5504	@ 0x1580
 8004df6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004df8:	2301      	movs	r3, #1
 8004dfa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e00:	2300      	movs	r3, #0
 8004e02:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004e04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004e08:	4619      	mov	r1, r3
 8004e0a:	481c      	ldr	r0, [pc, #112]	@ (8004e7c <MX_GPIO_Init+0x290>)
 8004e0c:	f002 fb52 	bl	80074b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD14 PD0 PD1 PD3
                           PD4 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8004e10:	f644 73db 	movw	r3, #20443	@ 0x4fdb
 8004e14:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_14|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3
                          |GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004e16:	2303      	movs	r3, #3
 8004e18:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004e1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004e22:	4619      	mov	r1, r3
 8004e24:	4816      	ldr	r0, [pc, #88]	@ (8004e80 <MX_GPIO_Init+0x294>)
 8004e26:	f002 fb45 	bl	80074b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : M2_IN2_Pin */
  GPIO_InitStruct.Pin = M2_IN2_Pin;
 8004e2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e2e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004e30:	2301      	movs	r3, #1
 8004e32:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e34:	2300      	movs	r3, #0
 8004e36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e38:	2300      	movs	r3, #0
 8004e3a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(M2_IN2_GPIO_Port, &GPIO_InitStruct);
 8004e3c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004e40:	4619      	mov	r1, r3
 8004e42:	480f      	ldr	r0, [pc, #60]	@ (8004e80 <MX_GPIO_Init+0x294>)
 8004e44:	f002 fb36 	bl	80074b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG2 PG4 PG5 PG6
                           PG7 PG8 PG9 PG10
                           PG11 PG12 PG13 PG15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8004e48:	f64b 73f4 	movw	r3, #49140	@ 0xbff4
 8004e4c:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004e4e:	2303      	movs	r3, #3
 8004e50:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e52:	2300      	movs	r3, #0
 8004e54:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004e56:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004e5a:	4619      	mov	r1, r3
 8004e5c:	4806      	ldr	r0, [pc, #24]	@ (8004e78 <MX_GPIO_Init+0x28c>)
 8004e5e:	f002 fb29 	bl	80074b4 <HAL_GPIO_Init>

}
 8004e62:	bf00      	nop
 8004e64:	3738      	adds	r7, #56	@ 0x38
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}
 8004e6a:	bf00      	nop
 8004e6c:	40023800 	.word	0x40023800
 8004e70:	40020800 	.word	0x40020800
 8004e74:	40020400 	.word	0x40020400
 8004e78:	40021800 	.word	0x40021800
 8004e7c:	40021000 	.word	0x40021000
 8004e80:	40020c00 	.word	0x40020c00
 8004e84:	40021400 	.word	0x40021400
 8004e88:	40020000 	.word	0x40020000

08004e8c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004e90:	4b12      	ldr	r3, [pc, #72]	@ (8004edc <MX_I2C1_Init+0x50>)
 8004e92:	4a13      	ldr	r2, [pc, #76]	@ (8004ee0 <MX_I2C1_Init+0x54>)
 8004e94:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8004e96:	4b11      	ldr	r3, [pc, #68]	@ (8004edc <MX_I2C1_Init+0x50>)
 8004e98:	4a12      	ldr	r2, [pc, #72]	@ (8004ee4 <MX_I2C1_Init+0x58>)
 8004e9a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004e9c:	4b0f      	ldr	r3, [pc, #60]	@ (8004edc <MX_I2C1_Init+0x50>)
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8004ea2:	4b0e      	ldr	r3, [pc, #56]	@ (8004edc <MX_I2C1_Init+0x50>)
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004ea8:	4b0c      	ldr	r3, [pc, #48]	@ (8004edc <MX_I2C1_Init+0x50>)
 8004eaa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004eae:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004eb0:	4b0a      	ldr	r3, [pc, #40]	@ (8004edc <MX_I2C1_Init+0x50>)
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8004eb6:	4b09      	ldr	r3, [pc, #36]	@ (8004edc <MX_I2C1_Init+0x50>)
 8004eb8:	2200      	movs	r2, #0
 8004eba:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004ebc:	4b07      	ldr	r3, [pc, #28]	@ (8004edc <MX_I2C1_Init+0x50>)
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004ec2:	4b06      	ldr	r3, [pc, #24]	@ (8004edc <MX_I2C1_Init+0x50>)
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004ec8:	4804      	ldr	r0, [pc, #16]	@ (8004edc <MX_I2C1_Init+0x50>)
 8004eca:	f002 fca9 	bl	8007820 <HAL_I2C_Init>
 8004ece:	4603      	mov	r3, r0
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d001      	beq.n	8004ed8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8004ed4:	f000 fb70 	bl	80055b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004ed8:	bf00      	nop
 8004eda:	bd80      	pop	{r7, pc}
 8004edc:	20000280 	.word	0x20000280
 8004ee0:	40005400 	.word	0x40005400
 8004ee4:	000186a0 	.word	0x000186a0

08004ee8 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8004eec:	4b12      	ldr	r3, [pc, #72]	@ (8004f38 <MX_I2C3_Init+0x50>)
 8004eee:	4a13      	ldr	r2, [pc, #76]	@ (8004f3c <MX_I2C3_Init+0x54>)
 8004ef0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8004ef2:	4b11      	ldr	r3, [pc, #68]	@ (8004f38 <MX_I2C3_Init+0x50>)
 8004ef4:	4a12      	ldr	r2, [pc, #72]	@ (8004f40 <MX_I2C3_Init+0x58>)
 8004ef6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004ef8:	4b0f      	ldr	r3, [pc, #60]	@ (8004f38 <MX_I2C3_Init+0x50>)
 8004efa:	2200      	movs	r2, #0
 8004efc:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8004efe:	4b0e      	ldr	r3, [pc, #56]	@ (8004f38 <MX_I2C3_Init+0x50>)
 8004f00:	2200      	movs	r2, #0
 8004f02:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004f04:	4b0c      	ldr	r3, [pc, #48]	@ (8004f38 <MX_I2C3_Init+0x50>)
 8004f06:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004f0a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004f0c:	4b0a      	ldr	r3, [pc, #40]	@ (8004f38 <MX_I2C3_Init+0x50>)
 8004f0e:	2200      	movs	r2, #0
 8004f10:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8004f12:	4b09      	ldr	r3, [pc, #36]	@ (8004f38 <MX_I2C3_Init+0x50>)
 8004f14:	2200      	movs	r2, #0
 8004f16:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004f18:	4b07      	ldr	r3, [pc, #28]	@ (8004f38 <MX_I2C3_Init+0x50>)
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004f1e:	4b06      	ldr	r3, [pc, #24]	@ (8004f38 <MX_I2C3_Init+0x50>)
 8004f20:	2200      	movs	r2, #0
 8004f22:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8004f24:	4804      	ldr	r0, [pc, #16]	@ (8004f38 <MX_I2C3_Init+0x50>)
 8004f26:	f002 fc7b 	bl	8007820 <HAL_I2C_Init>
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d001      	beq.n	8004f34 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8004f30:	f000 fb42 	bl	80055b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8004f34:	bf00      	nop
 8004f36:	bd80      	pop	{r7, pc}
 8004f38:	200002d4 	.word	0x200002d4
 8004f3c:	40005c00 	.word	0x40005c00
 8004f40:	000186a0 	.word	0x000186a0

08004f44 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b08c      	sub	sp, #48	@ 0x30
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f4c:	f107 031c 	add.w	r3, r7, #28
 8004f50:	2200      	movs	r2, #0
 8004f52:	601a      	str	r2, [r3, #0]
 8004f54:	605a      	str	r2, [r3, #4]
 8004f56:	609a      	str	r2, [r3, #8]
 8004f58:	60da      	str	r2, [r3, #12]
 8004f5a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4a42      	ldr	r2, [pc, #264]	@ (800506c <HAL_I2C_MspInit+0x128>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d12c      	bne.n	8004fc0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004f66:	2300      	movs	r3, #0
 8004f68:	61bb      	str	r3, [r7, #24]
 8004f6a:	4b41      	ldr	r3, [pc, #260]	@ (8005070 <HAL_I2C_MspInit+0x12c>)
 8004f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f6e:	4a40      	ldr	r2, [pc, #256]	@ (8005070 <HAL_I2C_MspInit+0x12c>)
 8004f70:	f043 0302 	orr.w	r3, r3, #2
 8004f74:	6313      	str	r3, [r2, #48]	@ 0x30
 8004f76:	4b3e      	ldr	r3, [pc, #248]	@ (8005070 <HAL_I2C_MspInit+0x12c>)
 8004f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f7a:	f003 0302 	and.w	r3, r3, #2
 8004f7e:	61bb      	str	r3, [r7, #24]
 8004f80:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004f82:	23c0      	movs	r3, #192	@ 0xc0
 8004f84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004f86:	2312      	movs	r3, #18
 8004f88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f8e:	2303      	movs	r3, #3
 8004f90:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004f92:	2304      	movs	r3, #4
 8004f94:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f96:	f107 031c 	add.w	r3, r7, #28
 8004f9a:	4619      	mov	r1, r3
 8004f9c:	4835      	ldr	r0, [pc, #212]	@ (8005074 <HAL_I2C_MspInit+0x130>)
 8004f9e:	f002 fa89 	bl	80074b4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	617b      	str	r3, [r7, #20]
 8004fa6:	4b32      	ldr	r3, [pc, #200]	@ (8005070 <HAL_I2C_MspInit+0x12c>)
 8004fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004faa:	4a31      	ldr	r2, [pc, #196]	@ (8005070 <HAL_I2C_MspInit+0x12c>)
 8004fac:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004fb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8004fb2:	4b2f      	ldr	r3, [pc, #188]	@ (8005070 <HAL_I2C_MspInit+0x12c>)
 8004fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fb6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004fba:	617b      	str	r3, [r7, #20]
 8004fbc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8004fbe:	e050      	b.n	8005062 <HAL_I2C_MspInit+0x11e>
  else if(i2cHandle->Instance==I2C3)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4a2c      	ldr	r2, [pc, #176]	@ (8005078 <HAL_I2C_MspInit+0x134>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d14b      	bne.n	8005062 <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004fca:	2300      	movs	r3, #0
 8004fcc:	613b      	str	r3, [r7, #16]
 8004fce:	4b28      	ldr	r3, [pc, #160]	@ (8005070 <HAL_I2C_MspInit+0x12c>)
 8004fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fd2:	4a27      	ldr	r2, [pc, #156]	@ (8005070 <HAL_I2C_MspInit+0x12c>)
 8004fd4:	f043 0304 	orr.w	r3, r3, #4
 8004fd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8004fda:	4b25      	ldr	r3, [pc, #148]	@ (8005070 <HAL_I2C_MspInit+0x12c>)
 8004fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fde:	f003 0304 	and.w	r3, r3, #4
 8004fe2:	613b      	str	r3, [r7, #16]
 8004fe4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	60fb      	str	r3, [r7, #12]
 8004fea:	4b21      	ldr	r3, [pc, #132]	@ (8005070 <HAL_I2C_MspInit+0x12c>)
 8004fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fee:	4a20      	ldr	r2, [pc, #128]	@ (8005070 <HAL_I2C_MspInit+0x12c>)
 8004ff0:	f043 0301 	orr.w	r3, r3, #1
 8004ff4:	6313      	str	r3, [r2, #48]	@ 0x30
 8004ff6:	4b1e      	ldr	r3, [pc, #120]	@ (8005070 <HAL_I2C_MspInit+0x12c>)
 8004ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ffa:	f003 0301 	and.w	r3, r3, #1
 8004ffe:	60fb      	str	r3, [r7, #12]
 8005000:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005002:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005006:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005008:	2312      	movs	r3, #18
 800500a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800500c:	2300      	movs	r3, #0
 800500e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005010:	2303      	movs	r3, #3
 8005012:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8005014:	2304      	movs	r3, #4
 8005016:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005018:	f107 031c 	add.w	r3, r7, #28
 800501c:	4619      	mov	r1, r3
 800501e:	4817      	ldr	r0, [pc, #92]	@ (800507c <HAL_I2C_MspInit+0x138>)
 8005020:	f002 fa48 	bl	80074b4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8005024:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005028:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800502a:	2312      	movs	r3, #18
 800502c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800502e:	2300      	movs	r3, #0
 8005030:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005032:	2303      	movs	r3, #3
 8005034:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8005036:	2304      	movs	r3, #4
 8005038:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800503a:	f107 031c 	add.w	r3, r7, #28
 800503e:	4619      	mov	r1, r3
 8005040:	480f      	ldr	r0, [pc, #60]	@ (8005080 <HAL_I2C_MspInit+0x13c>)
 8005042:	f002 fa37 	bl	80074b4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8005046:	2300      	movs	r3, #0
 8005048:	60bb      	str	r3, [r7, #8]
 800504a:	4b09      	ldr	r3, [pc, #36]	@ (8005070 <HAL_I2C_MspInit+0x12c>)
 800504c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800504e:	4a08      	ldr	r2, [pc, #32]	@ (8005070 <HAL_I2C_MspInit+0x12c>)
 8005050:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005054:	6413      	str	r3, [r2, #64]	@ 0x40
 8005056:	4b06      	ldr	r3, [pc, #24]	@ (8005070 <HAL_I2C_MspInit+0x12c>)
 8005058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800505a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800505e:	60bb      	str	r3, [r7, #8]
 8005060:	68bb      	ldr	r3, [r7, #8]
}
 8005062:	bf00      	nop
 8005064:	3730      	adds	r7, #48	@ 0x30
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}
 800506a:	bf00      	nop
 800506c:	40005400 	.word	0x40005400
 8005070:	40023800 	.word	0x40023800
 8005074:	40020400 	.word	0x40020400
 8005078:	40005c00 	.word	0x40005c00
 800507c:	40020800 	.word	0x40020800
 8005080:	40020000 	.word	0x40020000

08005084 <HAL_UART_RxCpltCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8005084:	b580      	push	{r7, lr}
 8005086:	b082      	sub	sp, #8
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, message , strlen(message), 100);
 800508c:	4809      	ldr	r0, [pc, #36]	@ (80050b4 <HAL_UART_RxCpltCallback+0x30>)
 800508e:	f7fb f8ef 	bl	8000270 <strlen>
 8005092:	4603      	mov	r3, r0
 8005094:	b29a      	uxth	r2, r3
 8005096:	2364      	movs	r3, #100	@ 0x64
 8005098:	4906      	ldr	r1, [pc, #24]	@ (80050b4 <HAL_UART_RxCpltCallback+0x30>)
 800509a:	4807      	ldr	r0, [pc, #28]	@ (80050b8 <HAL_UART_RxCpltCallback+0x34>)
 800509c:	f005 f8a4 	bl	800a1e8 <HAL_UART_Transmit>
    HAL_UART_Receive_IT(&huart1, receivedata, 2);
 80050a0:	2202      	movs	r2, #2
 80050a2:	4906      	ldr	r1, [pc, #24]	@ (80050bc <HAL_UART_RxCpltCallback+0x38>)
 80050a4:	4804      	ldr	r0, [pc, #16]	@ (80050b8 <HAL_UART_RxCpltCallback+0x34>)
 80050a6:	f005 f92a 	bl	800a2fe <HAL_UART_Receive_IT>
}
 80050aa:	bf00      	nop
 80050ac:	3708      	adds	r7, #8
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bd80      	pop	{r7, pc}
 80050b2:	bf00      	nop
 80050b4:	20000054 	.word	0x20000054
 80050b8:	20000770 	.word	0x20000770
 80050bc:	200003bc 	.word	0x200003bc

080050c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80050c0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80050c4:	b0b2      	sub	sp, #200	@ 0xc8
 80050c6:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80050c8:	f001 ffba 	bl	8007040 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80050cc:	f000 fa0a 	bl	80054e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80050d0:	f7ff fd8c 	bl	8004bec <MX_GPIO_Init>
  MX_I2C1_Init();
 80050d4:	f7ff feda 	bl	8004e8c <MX_I2C1_Init>
  MX_I2C3_Init();
 80050d8:	f7ff ff06 	bl	8004ee8 <MX_I2C3_Init>
  MX_USART1_UART_Init();
 80050dc:	f001 fd20 	bl	8006b20 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 80050e0:	f000 fdce 	bl	8005c80 <MX_TIM1_Init>
  MX_TIM2_Init();
 80050e4:	f000 fe24 	bl	8005d30 <MX_TIM2_Init>
  MX_TIM3_Init();
 80050e8:	f000 fe76 	bl	8005dd8 <MX_TIM3_Init>
  MX_TIM4_Init();
 80050ec:	f000 fec8 	bl	8005e80 <MX_TIM4_Init>
  MX_TIM5_Init();
 80050f0:	f000 ff1a 	bl	8005f28 <MX_TIM5_Init>
  MX_TIM8_Init();
 80050f4:	f000 ff8e 	bl	8006014 <MX_TIM8_Init>
  MX_TIM9_Init();
 80050f8:	f001 f82c 	bl	8006154 <MX_TIM9_Init>
  MX_TIM10_Init();
 80050fc:	f001 f88c 	bl	8006218 <MX_TIM10_Init>
  MX_UART4_Init();
 8005100:	f001 fcba 	bl	8006a78 <MX_UART4_Init>
  MX_UART5_Init();
 8005104:	f001 fce2 	bl	8006acc <MX_UART5_Init>
  MX_USART2_UART_Init();
 8005108:	f001 fd34 	bl	8006b74 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800510c:	f001 fd5c 	bl	8006bc8 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8005110:	f001 fd84 	bl	8006c1c <MX_USART6_UART_Init>
  MX_TIM13_Init();
 8005114:	f001 f8ce 	bl	80062b4 <MX_TIM13_Init>
  MX_TIM14_Init();
 8005118:	f001 f91a 	bl	8006350 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_IT(&huart1, receivedata, 2);
 800511c:	2202      	movs	r2, #2
 800511e:	4911      	ldr	r1, [pc, #68]	@ (8005164 <main+0xa4>)
 8005120:	4811      	ldr	r0, [pc, #68]	@ (8005168 <main+0xa8>)
 8005122:	f005 f8ec 	bl	800a2fe <HAL_UART_Receive_IT>

  // 
  Ultrasonic_Init(&ultrasonic_sensor);
 8005126:	4811      	ldr	r0, [pc, #68]	@ (800516c <main+0xac>)
 8005128:	f001 fbd8 	bl	80068dc <Ultrasonic_Init>

  // MPU6050 DMP
  int mpu_result = MPU6050_DMP_Init();
 800512c:	f7ff fb24 	bl	8004778 <MPU6050_DMP_Init>
 8005130:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
  if (mpu_result != 0) {
 8005134:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005138:	2b00      	cmp	r3, #0
 800513a:	d01b      	beq.n	8005174 <main+0xb4>
      char error_msg[50];
      sprintf(error_msg, "MPU6050 DMP: %d\r\n", mpu_result);
 800513c:	1d3b      	adds	r3, r7, #4
 800513e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005142:	490b      	ldr	r1, [pc, #44]	@ (8005170 <main+0xb0>)
 8005144:	4618      	mov	r0, r3
 8005146:	f006 fddd 	bl	800bd04 <siprintf>
      HAL_UART_Transmit(&huart1, (uint8_t*)error_msg, strlen(error_msg), 100);
 800514a:	1d3b      	adds	r3, r7, #4
 800514c:	4618      	mov	r0, r3
 800514e:	f7fb f88f 	bl	8000270 <strlen>
 8005152:	4603      	mov	r3, r0
 8005154:	b29a      	uxth	r2, r3
 8005156:	1d39      	adds	r1, r7, #4
 8005158:	2364      	movs	r3, #100	@ 0x64
 800515a:	4803      	ldr	r0, [pc, #12]	@ (8005168 <main+0xa8>)
 800515c:	f005 f844 	bl	800a1e8 <HAL_UART_Transmit>
 8005160:	e00e      	b.n	8005180 <main+0xc0>
 8005162:	bf00      	nop
 8005164:	200003bc 	.word	0x200003bc
 8005168:	20000770 	.word	0x20000770
 800516c:	20000060 	.word	0x20000060
 8005170:	0800ec60 	.word	0x0800ec60
  } else {
      HAL_UART_Transmit(&huart1, (uint8_t*)"MPU6050 DMP\r\n", strlen("MPU6050 DMP\r\n"), 100);
 8005174:	2364      	movs	r3, #100	@ 0x64
 8005176:	221c      	movs	r2, #28
 8005178:	49b7      	ldr	r1, [pc, #732]	@ (8005458 <main+0x398>)
 800517a:	48b8      	ldr	r0, [pc, #736]	@ (800545c <main+0x39c>)
 800517c:	f005 f834 	bl	800a1e8 <HAL_UART_Transmit>
  }

  Motor_Init(MOTOR_1,
 8005180:	4bb7      	ldr	r3, [pc, #732]	@ (8005460 <main+0x3a0>)
 8005182:	9303      	str	r3, [sp, #12]
 8005184:	2380      	movs	r3, #128	@ 0x80
 8005186:	9302      	str	r3, [sp, #8]
 8005188:	4bb6      	ldr	r3, [pc, #728]	@ (8005464 <main+0x3a4>)
 800518a:	9301      	str	r3, [sp, #4]
 800518c:	2301      	movs	r3, #1
 800518e:	9300      	str	r3, [sp, #0]
 8005190:	4bb5      	ldr	r3, [pc, #724]	@ (8005468 <main+0x3a8>)
 8005192:	2208      	movs	r2, #8
 8005194:	49b5      	ldr	r1, [pc, #724]	@ (800546c <main+0x3ac>)
 8005196:	2000      	movs	r0, #0
 8005198:	f000 fa14 	bl	80055c4 <Motor_Init>
            &htim5, TIM_CHANNEL_3,
            M1_IN1_GPIO_Port, M1_IN1_Pin,
            M1_IN2_GPIO_Port, M1_IN2_Pin,
            &htim1);

  Motor_Init(MOTOR_2,
 800519c:	4bb4      	ldr	r3, [pc, #720]	@ (8005470 <main+0x3b0>)
 800519e:	9303      	str	r3, [sp, #12]
 80051a0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80051a4:	9302      	str	r3, [sp, #8]
 80051a6:	4bb3      	ldr	r3, [pc, #716]	@ (8005474 <main+0x3b4>)
 80051a8:	9301      	str	r3, [sp, #4]
 80051aa:	2308      	movs	r3, #8
 80051ac:	9300      	str	r3, [sp, #0]
 80051ae:	4bae      	ldr	r3, [pc, #696]	@ (8005468 <main+0x3a8>)
 80051b0:	2200      	movs	r2, #0
 80051b2:	49b1      	ldr	r1, [pc, #708]	@ (8005478 <main+0x3b8>)
 80051b4:	2001      	movs	r0, #1
 80051b6:	f000 fa05 	bl	80055c4 <Motor_Init>
            &htim8, TIM_CHANNEL_1,
            M2_IN1_GPIO_Port, M2_IN1_Pin,
            M2_IN2_GPIO_Port, M2_IN2_Pin,
            &htim4);

  Motor_Init(MOTOR_3,
 80051ba:	4bb0      	ldr	r3, [pc, #704]	@ (800547c <main+0x3bc>)
 80051bc:	9303      	str	r3, [sp, #12]
 80051be:	2302      	movs	r3, #2
 80051c0:	9302      	str	r3, [sp, #8]
 80051c2:	4baf      	ldr	r3, [pc, #700]	@ (8005480 <main+0x3c0>)
 80051c4:	9301      	str	r3, [sp, #4]
 80051c6:	2320      	movs	r3, #32
 80051c8:	9300      	str	r3, [sp, #0]
 80051ca:	4bae      	ldr	r3, [pc, #696]	@ (8005484 <main+0x3c4>)
 80051cc:	2200      	movs	r2, #0
 80051ce:	49ae      	ldr	r1, [pc, #696]	@ (8005488 <main+0x3c8>)
 80051d0:	2002      	movs	r0, #2
 80051d2:	f000 f9f7 	bl	80055c4 <Motor_Init>
            &htim9, TIM_CHANNEL_1,
            M3_IN1_GPIO_Port, M3_IN1_Pin,
            M3_IN2_GPIO_Port, M3_IN2_Pin,
            &htim3);

  Motor_Init(MOTOR_4,
 80051d6:	4bad      	ldr	r3, [pc, #692]	@ (800548c <main+0x3cc>)
 80051d8:	9303      	str	r3, [sp, #12]
 80051da:	2308      	movs	r3, #8
 80051dc:	9302      	str	r3, [sp, #8]
 80051de:	4ba9      	ldr	r3, [pc, #676]	@ (8005484 <main+0x3c4>)
 80051e0:	9301      	str	r3, [sp, #4]
 80051e2:	2302      	movs	r3, #2
 80051e4:	9300      	str	r3, [sp, #0]
 80051e6:	4ba7      	ldr	r3, [pc, #668]	@ (8005484 <main+0x3c4>)
 80051e8:	2200      	movs	r2, #0
 80051ea:	49a9      	ldr	r1, [pc, #676]	@ (8005490 <main+0x3d0>)
 80051ec:	2003      	movs	r0, #3
 80051ee:	f000 f9e9 	bl	80055c4 <Motor_Init>
            &htim10, TIM_CHANNEL_1,
            M4_IN1_GPIO_Port, M4_IN1_Pin,
            M4_IN2_GPIO_Port, M4_IN2_Pin,
            &htim2);

  Servo_Init(&servo1, &htim13, TIM_CHANNEL_1, GPIOF, GPIO_PIN_8);
 80051f2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80051f6:	9300      	str	r3, [sp, #0]
 80051f8:	4ba6      	ldr	r3, [pc, #664]	@ (8005494 <main+0x3d4>)
 80051fa:	2200      	movs	r2, #0
 80051fc:	49a6      	ldr	r1, [pc, #664]	@ (8005498 <main+0x3d8>)
 80051fe:	48a7      	ldr	r0, [pc, #668]	@ (800549c <main+0x3dc>)
 8005200:	f7ff fc54 	bl	8004aac <Servo_Init>
  Servo_Init(&servo2, &htim14, TIM_CHANNEL_1, GPIOF, GPIO_PIN_9);
 8005204:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005208:	9300      	str	r3, [sp, #0]
 800520a:	4ba2      	ldr	r3, [pc, #648]	@ (8005494 <main+0x3d4>)
 800520c:	2200      	movs	r2, #0
 800520e:	49a4      	ldr	r1, [pc, #656]	@ (80054a0 <main+0x3e0>)
 8005210:	48a4      	ldr	r0, [pc, #656]	@ (80054a4 <main+0x3e4>)
 8005212:	f7ff fc4b 	bl	8004aac <Servo_Init>

  prev_time = HAL_GetTick();
 8005216:	f001 ff79 	bl	800710c <HAL_GetTick>
 800521a:	4603      	mov	r3, r0
 800521c:	4aa2      	ldr	r2, [pc, #648]	@ (80054a8 <main+0x3e8>)
 800521e:	6013      	str	r3, [r2, #0]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    /**/
    Servo_SetAngle(&servo1, 0);    // 0 ((WARNING))
 8005220:	ed9f 0aa2 	vldr	s0, [pc, #648]	@ 80054ac <main+0x3ec>
 8005224:	489d      	ldr	r0, [pc, #628]	@ (800549c <main+0x3dc>)
 8005226:	f7ff fc79 	bl	8004b1c <Servo_SetAngle>

    /**/

    // 
    Ultrasonic_Update(&ultrasonic_sensor);
 800522a:	48a1      	ldr	r0, [pc, #644]	@ (80054b0 <main+0x3f0>)
 800522c:	f001 fbb4 	bl	8006998 <Ultrasonic_Update>
    // 
    float distance = Ultrasonic_GetDistance(&ultrasonic_sensor);
 8005230:	489f      	ldr	r0, [pc, #636]	@ (80054b0 <main+0x3f0>)
 8005232:	f001 fc07 	bl	8006a44 <Ultrasonic_GetDistance>
 8005236:	ed87 0a2a 	vstr	s0, [r7, #168]	@ 0xa8
    if (distance > 0) {
 800523a:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 800523e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005242:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005246:	dd14      	ble.n	8005272 <main+0x1b2>
        char buf[32];
        sprintf(buf, "Distance: %.1f cm\r\n", distance);
 8005248:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 800524c:	f7fb f97c 	bl	8000548 <__aeabi_f2d>
 8005250:	4602      	mov	r2, r0
 8005252:	460b      	mov	r3, r1
 8005254:	1d38      	adds	r0, r7, #4
 8005256:	4997      	ldr	r1, [pc, #604]	@ (80054b4 <main+0x3f4>)
 8005258:	f006 fd54 	bl	800bd04 <siprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*)buf, strlen(buf), 100);
 800525c:	1d3b      	adds	r3, r7, #4
 800525e:	4618      	mov	r0, r3
 8005260:	f7fb f806 	bl	8000270 <strlen>
 8005264:	4603      	mov	r3, r0
 8005266:	b29a      	uxth	r2, r3
 8005268:	1d39      	adds	r1, r7, #4
 800526a:	2364      	movs	r3, #100	@ 0x64
 800526c:	487b      	ldr	r0, [pc, #492]	@ (800545c <main+0x39c>)
 800526e:	f004 ffbb 	bl	800a1e8 <HAL_UART_Transmit>
    }
    // 
    Ultrasonic_StartMeasurement(&ultrasonic_sensor);
 8005272:	488f      	ldr	r0, [pc, #572]	@ (80054b0 <main+0x3f0>)
 8005274:	f001 fb7c 	bl	8006970 <Ultrasonic_StartMeasurement>

    /*MPU6050 DMP*/
    if (MPU6050_DMP_Get_Data(&pitch, &roll, &yaw) == 0) {
 8005278:	4a8f      	ldr	r2, [pc, #572]	@ (80054b8 <main+0x3f8>)
 800527a:	4990      	ldr	r1, [pc, #576]	@ (80054bc <main+0x3fc>)
 800527c:	4890      	ldr	r0, [pc, #576]	@ (80054c0 <main+0x400>)
 800527e:	f7ff faeb 	bl	8004858 <MPU6050_DMP_Get_Data>
 8005282:	4603      	mov	r3, r0
 8005284:	2b00      	cmp	r3, #0
 8005286:	d129      	bne.n	80052dc <main+0x21c>
        char mpu_buf[64];
        sprintf(mpu_buf, "Pitch: %.2f, Roll: %.2f, Yaw: %.2f\r\n", pitch, roll, yaw);
 8005288:	4b8d      	ldr	r3, [pc, #564]	@ (80054c0 <main+0x400>)
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4618      	mov	r0, r3
 800528e:	f7fb f95b 	bl	8000548 <__aeabi_f2d>
 8005292:	4680      	mov	r8, r0
 8005294:	4689      	mov	r9, r1
 8005296:	4b89      	ldr	r3, [pc, #548]	@ (80054bc <main+0x3fc>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4618      	mov	r0, r3
 800529c:	f7fb f954 	bl	8000548 <__aeabi_f2d>
 80052a0:	4604      	mov	r4, r0
 80052a2:	460d      	mov	r5, r1
 80052a4:	4b84      	ldr	r3, [pc, #528]	@ (80054b8 <main+0x3f8>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4618      	mov	r0, r3
 80052aa:	f7fb f94d 	bl	8000548 <__aeabi_f2d>
 80052ae:	4602      	mov	r2, r0
 80052b0:	460b      	mov	r3, r1
 80052b2:	1d38      	adds	r0, r7, #4
 80052b4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80052b8:	e9cd 4500 	strd	r4, r5, [sp]
 80052bc:	4642      	mov	r2, r8
 80052be:	464b      	mov	r3, r9
 80052c0:	4980      	ldr	r1, [pc, #512]	@ (80054c4 <main+0x404>)
 80052c2:	f006 fd1f 	bl	800bd04 <siprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*)mpu_buf, strlen(mpu_buf), 100);
 80052c6:	1d3b      	adds	r3, r7, #4
 80052c8:	4618      	mov	r0, r3
 80052ca:	f7fa ffd1 	bl	8000270 <strlen>
 80052ce:	4603      	mov	r3, r0
 80052d0:	b29a      	uxth	r2, r3
 80052d2:	1d39      	adds	r1, r7, #4
 80052d4:	2364      	movs	r3, #100	@ 0x64
 80052d6:	4861      	ldr	r0, [pc, #388]	@ (800545c <main+0x39c>)
 80052d8:	f004 ff86 	bl	800a1e8 <HAL_UART_Transmit>
    }

    /**/

    uint32_t current_time = HAL_GetTick();
 80052dc:	f001 ff16 	bl	800710c <HAL_GetTick>
 80052e0:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
    float dt = (current_time - prev_time) / 1000.0f;  
 80052e4:	4b70      	ldr	r3, [pc, #448]	@ (80054a8 <main+0x3e8>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80052ec:	1ad3      	subs	r3, r2, r3
 80052ee:	ee07 3a90 	vmov	s15, r3
 80052f2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80052f6:	eddf 6a74 	vldr	s13, [pc, #464]	@ 80054c8 <main+0x408>
 80052fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80052fe:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
    prev_time = current_time;
 8005302:	4a69      	ldr	r2, [pc, #420]	@ (80054a8 <main+0x3e8>)
 8005304:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005308:	6013      	str	r3, [r2, #0]

    // 
    int32_t enc1 = Motor_GetEncoder(MOTOR_1);  
 800530a:	2000      	movs	r0, #0
 800530c:	f000 fab4 	bl	8005878 <Motor_GetEncoder>
 8005310:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
    int32_t enc2 = -Motor_GetEncoder(MOTOR_2); 
 8005314:	2001      	movs	r0, #1
 8005316:	f000 faaf 	bl	8005878 <Motor_GetEncoder>
 800531a:	4603      	mov	r3, r0
 800531c:	425b      	negs	r3, r3
 800531e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98

    // 
    int32_t position_error = enc1 - enc2;
 8005322:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8005326:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800532a:	1ad3      	subs	r3, r2, r3
 800532c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    // PID
    float pid_output = PID_Calculate(&pid, position_error, dt);
 8005330:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005334:	ee07 3a90 	vmov	s15, r3
 8005338:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800533c:	edd7 0a28 	vldr	s1, [r7, #160]	@ 0xa0
 8005340:	eeb0 0a67 	vmov.f32	s0, s15
 8005344:	4861      	ldr	r0, [pc, #388]	@ (80054cc <main+0x40c>)
 8005346:	f000 faf5 	bl	8005934 <PID_Calculate>
 800534a:	ed87 0a24 	vstr	s0, [r7, #144]	@ 0x90

    // 
    float base_speed = target_speed;
 800534e:	4b60      	ldr	r3, [pc, #384]	@ (80054d0 <main+0x410>)
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

    // 
    float speed1 = base_speed - pid_output;
 8005356:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 800535a:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 800535e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005362:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
    float speed2 = -base_speed + pid_output;
 8005366:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 800536a:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 800536e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005372:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84

    // 
    speed1 = fmaxf(fminf(speed1, 100.0f), -100.0f);
 8005376:	eddf 0a57 	vldr	s1, [pc, #348]	@ 80054d4 <main+0x414>
 800537a:	ed97 0a22 	vldr	s0, [r7, #136]	@ 0x88
 800537e:	f008 fe68 	bl	800e052 <fminf>
 8005382:	eef0 7a40 	vmov.f32	s15, s0
 8005386:	eddf 0a54 	vldr	s1, [pc, #336]	@ 80054d8 <main+0x418>
 800538a:	eeb0 0a67 	vmov.f32	s0, s15
 800538e:	f008 fe43 	bl	800e018 <fmaxf>
 8005392:	ed87 0a22 	vstr	s0, [r7, #136]	@ 0x88
    speed2 = fmaxf(fminf(speed2, 100.0f), -100.0f);
 8005396:	eddf 0a4f 	vldr	s1, [pc, #316]	@ 80054d4 <main+0x414>
 800539a:	ed97 0a21 	vldr	s0, [r7, #132]	@ 0x84
 800539e:	f008 fe58 	bl	800e052 <fminf>
 80053a2:	eef0 7a40 	vmov.f32	s15, s0
 80053a6:	eddf 0a4c 	vldr	s1, [pc, #304]	@ 80054d8 <main+0x418>
 80053aa:	eeb0 0a67 	vmov.f32	s0, s15
 80053ae:	f008 fe33 	bl	800e018 <fmaxf>
 80053b2:	ed87 0a21 	vstr	s0, [r7, #132]	@ 0x84

    // 
    Motor_SetSpeed(MOTOR_1, speed1);
 80053b6:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 80053ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80053be:	ee17 3a90 	vmov	r3, s15
 80053c2:	b21b      	sxth	r3, r3
 80053c4:	4619      	mov	r1, r3
 80053c6:	2000      	movs	r0, #0
 80053c8:	f000 f978 	bl	80056bc <Motor_SetSpeed>
    Motor_SetSpeed(MOTOR_2, speed2);
 80053cc:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 80053d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80053d4:	ee17 3a90 	vmov	r3, s15
 80053d8:	b21b      	sxth	r3, r3
 80053da:	4619      	mov	r1, r3
 80053dc:	2001      	movs	r0, #1
 80053de:	f000 f96d 	bl	80056bc <Motor_SetSpeed>

    static uint32_t last_debug = 0;
    if (HAL_GetTick() - last_debug > 100) {
 80053e2:	f001 fe93 	bl	800710c <HAL_GetTick>
 80053e6:	4602      	mov	r2, r0
 80053e8:	4b3c      	ldr	r3, [pc, #240]	@ (80054dc <main+0x41c>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	1ad3      	subs	r3, r2, r3
 80053ee:	2b64      	cmp	r3, #100	@ 0x64
 80053f0:	d92d      	bls.n	800544e <main+0x38e>
        char buf[128];
        sprintf(buf, "Err: %4ld | PID: %6.2f | M1: %5.1f%% | M2: %5.1f%%\r\n", 
 80053f2:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 80053f6:	f7fb f8a7 	bl	8000548 <__aeabi_f2d>
 80053fa:	4604      	mov	r4, r0
 80053fc:	460d      	mov	r5, r1
 80053fe:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 8005402:	f7fb f8a1 	bl	8000548 <__aeabi_f2d>
 8005406:	4680      	mov	r8, r0
 8005408:	4689      	mov	r9, r1
 800540a:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 800540e:	f7fb f89b 	bl	8000548 <__aeabi_f2d>
 8005412:	4602      	mov	r2, r0
 8005414:	460b      	mov	r3, r1
 8005416:	1d38      	adds	r0, r7, #4
 8005418:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800541c:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8005420:	e9cd 4500 	strd	r4, r5, [sp]
 8005424:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005428:	492d      	ldr	r1, [pc, #180]	@ (80054e0 <main+0x420>)
 800542a:	f006 fc6b 	bl	800bd04 <siprintf>
                position_error, pid_output, speed1, speed2);
        HAL_UART_Transmit(&huart1, (uint8_t*)buf, strlen(buf), 100);
 800542e:	1d3b      	adds	r3, r7, #4
 8005430:	4618      	mov	r0, r3
 8005432:	f7fa ff1d 	bl	8000270 <strlen>
 8005436:	4603      	mov	r3, r0
 8005438:	b29a      	uxth	r2, r3
 800543a:	1d39      	adds	r1, r7, #4
 800543c:	2364      	movs	r3, #100	@ 0x64
 800543e:	4807      	ldr	r0, [pc, #28]	@ (800545c <main+0x39c>)
 8005440:	f004 fed2 	bl	800a1e8 <HAL_UART_Transmit>
        last_debug = HAL_GetTick();
 8005444:	f001 fe62 	bl	800710c <HAL_GetTick>
 8005448:	4603      	mov	r3, r0
 800544a:	4a24      	ldr	r2, [pc, #144]	@ (80054dc <main+0x41c>)
 800544c:	6013      	str	r3, [r2, #0]
    }

    HAL_Delay(10);  
 800544e:	200a      	movs	r0, #10
 8005450:	f001 fe68 	bl	8007124 <HAL_Delay>
  {
 8005454:	e6e4      	b.n	8005220 <main+0x160>
 8005456:	bf00      	nop
 8005458:	0800ec90 	.word	0x0800ec90
 800545c:	20000770 	.word	0x20000770
 8005460:	200003fc 	.word	0x200003fc
 8005464:	40021000 	.word	0x40021000
 8005468:	40021800 	.word	0x40021800
 800546c:	2000051c 	.word	0x2000051c
 8005470:	200004d4 	.word	0x200004d4
 8005474:	40020c00 	.word	0x40020c00
 8005478:	20000564 	.word	0x20000564
 800547c:	2000048c 	.word	0x2000048c
 8005480:	40020400 	.word	0x40020400
 8005484:	40020800 	.word	0x40020800
 8005488:	200005ac 	.word	0x200005ac
 800548c:	20000444 	.word	0x20000444
 8005490:	200005f4 	.word	0x200005f4
 8005494:	40021400 	.word	0x40021400
 8005498:	2000063c 	.word	0x2000063c
 800549c:	200003c0 	.word	0x200003c0
 80054a0:	20000684 	.word	0x20000684
 80054a4:	200003d4 	.word	0x200003d4
 80054a8:	200003b8 	.word	0x200003b8
 80054ac:	00000000 	.word	0x00000000
 80054b0:	20000060 	.word	0x20000060
 80054b4:	0800ecb0 	.word	0x0800ecb0
 80054b8:	200003f0 	.word	0x200003f0
 80054bc:	200003ec 	.word	0x200003ec
 80054c0:	200003e8 	.word	0x200003e8
 80054c4:	0800ecc4 	.word	0x0800ecc4
 80054c8:	447a0000 	.word	0x447a0000
 80054cc:	20000038 	.word	0x20000038
 80054d0:	20000050 	.word	0x20000050
 80054d4:	42c80000 	.word	0x42c80000
 80054d8:	c2c80000 	.word	0xc2c80000
 80054dc:	200003f4 	.word	0x200003f4
 80054e0:	0800ecec 	.word	0x0800ecec

080054e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b094      	sub	sp, #80	@ 0x50
 80054e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80054ea:	f107 0320 	add.w	r3, r7, #32
 80054ee:	2230      	movs	r2, #48	@ 0x30
 80054f0:	2100      	movs	r1, #0
 80054f2:	4618      	mov	r0, r3
 80054f4:	f006 fd10 	bl	800bf18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80054f8:	f107 030c 	add.w	r3, r7, #12
 80054fc:	2200      	movs	r2, #0
 80054fe:	601a      	str	r2, [r3, #0]
 8005500:	605a      	str	r2, [r3, #4]
 8005502:	609a      	str	r2, [r3, #8]
 8005504:	60da      	str	r2, [r3, #12]
 8005506:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005508:	2300      	movs	r3, #0
 800550a:	60bb      	str	r3, [r7, #8]
 800550c:	4b28      	ldr	r3, [pc, #160]	@ (80055b0 <SystemClock_Config+0xcc>)
 800550e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005510:	4a27      	ldr	r2, [pc, #156]	@ (80055b0 <SystemClock_Config+0xcc>)
 8005512:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005516:	6413      	str	r3, [r2, #64]	@ 0x40
 8005518:	4b25      	ldr	r3, [pc, #148]	@ (80055b0 <SystemClock_Config+0xcc>)
 800551a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800551c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005520:	60bb      	str	r3, [r7, #8]
 8005522:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005524:	2300      	movs	r3, #0
 8005526:	607b      	str	r3, [r7, #4]
 8005528:	4b22      	ldr	r3, [pc, #136]	@ (80055b4 <SystemClock_Config+0xd0>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	4a21      	ldr	r2, [pc, #132]	@ (80055b4 <SystemClock_Config+0xd0>)
 800552e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005532:	6013      	str	r3, [r2, #0]
 8005534:	4b1f      	ldr	r3, [pc, #124]	@ (80055b4 <SystemClock_Config+0xd0>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800553c:	607b      	str	r3, [r7, #4]
 800553e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005540:	2302      	movs	r3, #2
 8005542:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005544:	2301      	movs	r3, #1
 8005546:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005548:	2310      	movs	r3, #16
 800554a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800554c:	2302      	movs	r3, #2
 800554e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8005550:	2300      	movs	r3, #0
 8005552:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8005554:	2308      	movs	r3, #8
 8005556:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8005558:	23a8      	movs	r3, #168	@ 0xa8
 800555a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800555c:	2302      	movs	r3, #2
 800555e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8005560:	2304      	movs	r3, #4
 8005562:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005564:	f107 0320 	add.w	r3, r7, #32
 8005568:	4618      	mov	r0, r3
 800556a:	f003 f97d 	bl	8008868 <HAL_RCC_OscConfig>
 800556e:	4603      	mov	r3, r0
 8005570:	2b00      	cmp	r3, #0
 8005572:	d001      	beq.n	8005578 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8005574:	f000 f820 	bl	80055b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005578:	230f      	movs	r3, #15
 800557a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800557c:	2302      	movs	r3, #2
 800557e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005580:	2300      	movs	r3, #0
 8005582:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8005584:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8005588:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800558a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800558e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8005590:	f107 030c 	add.w	r3, r7, #12
 8005594:	2105      	movs	r1, #5
 8005596:	4618      	mov	r0, r3
 8005598:	f003 fbde 	bl	8008d58 <HAL_RCC_ClockConfig>
 800559c:	4603      	mov	r3, r0
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d001      	beq.n	80055a6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80055a2:	f000 f809 	bl	80055b8 <Error_Handler>
  }
}
 80055a6:	bf00      	nop
 80055a8:	3750      	adds	r7, #80	@ 0x50
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}
 80055ae:	bf00      	nop
 80055b0:	40023800 	.word	0x40023800
 80055b4:	40007000 	.word	0x40007000

080055b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80055b8:	b480      	push	{r7}
 80055ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80055bc:	b672      	cpsid	i
}
 80055be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80055c0:	bf00      	nop
 80055c2:	e7fd      	b.n	80055c0 <Error_Handler+0x8>

080055c4 <Motor_Init>:
void Motor_Init(Motor_ID id,
                TIM_HandleTypeDef* pwm_tim, uint32_t pwm_ch,
                GPIO_TypeDef* in1_port, uint16_t in1_pin,
                GPIO_TypeDef* in2_port, uint16_t in2_pin,
                TIM_HandleTypeDef* encoder_tim)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b084      	sub	sp, #16
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	60b9      	str	r1, [r7, #8]
 80055cc:	607a      	str	r2, [r7, #4]
 80055ce:	603b      	str	r3, [r7, #0]
 80055d0:	4603      	mov	r3, r0
 80055d2:	73fb      	strb	r3, [r7, #15]
    motors[id].pwm_tim = pwm_tim;
 80055d4:	7bfa      	ldrb	r2, [r7, #15]
 80055d6:	4938      	ldr	r1, [pc, #224]	@ (80056b8 <Motor_Init+0xf4>)
 80055d8:	4613      	mov	r3, r2
 80055da:	00db      	lsls	r3, r3, #3
 80055dc:	4413      	add	r3, r2
 80055de:	009b      	lsls	r3, r3, #2
 80055e0:	440b      	add	r3, r1
 80055e2:	68ba      	ldr	r2, [r7, #8]
 80055e4:	601a      	str	r2, [r3, #0]
    motors[id].pwm_channel = pwm_ch;
 80055e6:	7bfa      	ldrb	r2, [r7, #15]
 80055e8:	4933      	ldr	r1, [pc, #204]	@ (80056b8 <Motor_Init+0xf4>)
 80055ea:	4613      	mov	r3, r2
 80055ec:	00db      	lsls	r3, r3, #3
 80055ee:	4413      	add	r3, r2
 80055f0:	009b      	lsls	r3, r3, #2
 80055f2:	440b      	add	r3, r1
 80055f4:	3304      	adds	r3, #4
 80055f6:	687a      	ldr	r2, [r7, #4]
 80055f8:	601a      	str	r2, [r3, #0]

    motors[id].in1_port = in1_port;
 80055fa:	7bfa      	ldrb	r2, [r7, #15]
 80055fc:	492e      	ldr	r1, [pc, #184]	@ (80056b8 <Motor_Init+0xf4>)
 80055fe:	4613      	mov	r3, r2
 8005600:	00db      	lsls	r3, r3, #3
 8005602:	4413      	add	r3, r2
 8005604:	009b      	lsls	r3, r3, #2
 8005606:	440b      	add	r3, r1
 8005608:	3308      	adds	r3, #8
 800560a:	683a      	ldr	r2, [r7, #0]
 800560c:	601a      	str	r2, [r3, #0]
    motors[id].in1_pin = in1_pin;
 800560e:	7bfa      	ldrb	r2, [r7, #15]
 8005610:	4929      	ldr	r1, [pc, #164]	@ (80056b8 <Motor_Init+0xf4>)
 8005612:	4613      	mov	r3, r2
 8005614:	00db      	lsls	r3, r3, #3
 8005616:	4413      	add	r3, r2
 8005618:	009b      	lsls	r3, r3, #2
 800561a:	440b      	add	r3, r1
 800561c:	330c      	adds	r3, #12
 800561e:	8b3a      	ldrh	r2, [r7, #24]
 8005620:	801a      	strh	r2, [r3, #0]
    motors[id].in2_port = in2_port;
 8005622:	7bfa      	ldrb	r2, [r7, #15]
 8005624:	4924      	ldr	r1, [pc, #144]	@ (80056b8 <Motor_Init+0xf4>)
 8005626:	4613      	mov	r3, r2
 8005628:	00db      	lsls	r3, r3, #3
 800562a:	4413      	add	r3, r2
 800562c:	009b      	lsls	r3, r3, #2
 800562e:	440b      	add	r3, r1
 8005630:	3310      	adds	r3, #16
 8005632:	69fa      	ldr	r2, [r7, #28]
 8005634:	601a      	str	r2, [r3, #0]
    motors[id].in2_pin = in2_pin;
 8005636:	7bfa      	ldrb	r2, [r7, #15]
 8005638:	491f      	ldr	r1, [pc, #124]	@ (80056b8 <Motor_Init+0xf4>)
 800563a:	4613      	mov	r3, r2
 800563c:	00db      	lsls	r3, r3, #3
 800563e:	4413      	add	r3, r2
 8005640:	009b      	lsls	r3, r3, #2
 8005642:	440b      	add	r3, r1
 8005644:	3314      	adds	r3, #20
 8005646:	8c3a      	ldrh	r2, [r7, #32]
 8005648:	801a      	strh	r2, [r3, #0]

    motors[id].encoder_tim = encoder_tim;
 800564a:	7bfa      	ldrb	r2, [r7, #15]
 800564c:	491a      	ldr	r1, [pc, #104]	@ (80056b8 <Motor_Init+0xf4>)
 800564e:	4613      	mov	r3, r2
 8005650:	00db      	lsls	r3, r3, #3
 8005652:	4413      	add	r3, r2
 8005654:	009b      	lsls	r3, r3, #2
 8005656:	440b      	add	r3, r1
 8005658:	3318      	adds	r3, #24
 800565a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800565c:	601a      	str	r2, [r3, #0]
    motors[id].encoder_offset = 0;
 800565e:	7bfa      	ldrb	r2, [r7, #15]
 8005660:	4915      	ldr	r1, [pc, #84]	@ (80056b8 <Motor_Init+0xf4>)
 8005662:	4613      	mov	r3, r2
 8005664:	00db      	lsls	r3, r3, #3
 8005666:	4413      	add	r3, r2
 8005668:	009b      	lsls	r3, r3, #2
 800566a:	440b      	add	r3, r1
 800566c:	331c      	adds	r3, #28
 800566e:	2200      	movs	r2, #0
 8005670:	601a      	str	r2, [r3, #0]
    motors[id].encoder_total = 0;
 8005672:	7bfa      	ldrb	r2, [r7, #15]
 8005674:	4910      	ldr	r1, [pc, #64]	@ (80056b8 <Motor_Init+0xf4>)
 8005676:	4613      	mov	r3, r2
 8005678:	00db      	lsls	r3, r3, #3
 800567a:	4413      	add	r3, r2
 800567c:	009b      	lsls	r3, r3, #2
 800567e:	440b      	add	r3, r1
 8005680:	3320      	adds	r3, #32
 8005682:	2200      	movs	r2, #0
 8005684:	601a      	str	r2, [r3, #0]

    HAL_TIM_PWM_Start(pwm_tim, pwm_ch);
 8005686:	6879      	ldr	r1, [r7, #4]
 8005688:	68b8      	ldr	r0, [r7, #8]
 800568a:	f003 fded 	bl	8009268 <HAL_TIM_PWM_Start>
    HAL_TIM_Encoder_Start(encoder_tim, TIM_CHANNEL_ALL);
 800568e:	213c      	movs	r1, #60	@ 0x3c
 8005690:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005692:	f003 ff57 	bl	8009544 <HAL_TIM_Encoder_Start>
    motors[id].encoder_offset = (int32_t)__HAL_TIM_GET_COUNTER(encoder_tim);
 8005696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800569c:	7bfa      	ldrb	r2, [r7, #15]
 800569e:	4618      	mov	r0, r3
 80056a0:	4905      	ldr	r1, [pc, #20]	@ (80056b8 <Motor_Init+0xf4>)
 80056a2:	4613      	mov	r3, r2
 80056a4:	00db      	lsls	r3, r3, #3
 80056a6:	4413      	add	r3, r2
 80056a8:	009b      	lsls	r3, r3, #2
 80056aa:	440b      	add	r3, r1
 80056ac:	331c      	adds	r3, #28
 80056ae:	6018      	str	r0, [r3, #0]
}
 80056b0:	bf00      	nop
 80056b2:	3710      	adds	r7, #16
 80056b4:	46bd      	mov	sp, r7
 80056b6:	bd80      	pop	{r7, pc}
 80056b8:	20000328 	.word	0x20000328

080056bc <Motor_SetSpeed>:

void Motor_SetSpeed(Motor_ID id, int16_t speed)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b084      	sub	sp, #16
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	4603      	mov	r3, r0
 80056c4:	460a      	mov	r2, r1
 80056c6:	71fb      	strb	r3, [r7, #7]
 80056c8:	4613      	mov	r3, r2
 80056ca:	80bb      	strh	r3, [r7, #4]
    speed = (speed > 100) ? 100 : (speed < -100) ? -100 : speed;
 80056cc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80056d0:	2b64      	cmp	r3, #100	@ 0x64
 80056d2:	dc08      	bgt.n	80056e6 <Motor_SetSpeed+0x2a>
 80056d4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80056d8:	f06f 0263 	mvn.w	r2, #99	@ 0x63
 80056dc:	4293      	cmp	r3, r2
 80056de:	bfb8      	it	lt
 80056e0:	4613      	movlt	r3, r2
 80056e2:	b21b      	sxth	r3, r3
 80056e4:	e000      	b.n	80056e8 <Motor_SetSpeed+0x2c>
 80056e6:	2364      	movs	r3, #100	@ 0x64
 80056e8:	80bb      	strh	r3, [r7, #4]

    if(speed >= 0) {
 80056ea:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	db2c      	blt.n	800574c <Motor_SetSpeed+0x90>
        HAL_GPIO_WritePin(motors[id].in1_port, motors[id].in1_pin, GPIO_PIN_SET);
 80056f2:	79fa      	ldrb	r2, [r7, #7]
 80056f4:	495e      	ldr	r1, [pc, #376]	@ (8005870 <Motor_SetSpeed+0x1b4>)
 80056f6:	4613      	mov	r3, r2
 80056f8:	00db      	lsls	r3, r3, #3
 80056fa:	4413      	add	r3, r2
 80056fc:	009b      	lsls	r3, r3, #2
 80056fe:	440b      	add	r3, r1
 8005700:	3308      	adds	r3, #8
 8005702:	6818      	ldr	r0, [r3, #0]
 8005704:	79fa      	ldrb	r2, [r7, #7]
 8005706:	495a      	ldr	r1, [pc, #360]	@ (8005870 <Motor_SetSpeed+0x1b4>)
 8005708:	4613      	mov	r3, r2
 800570a:	00db      	lsls	r3, r3, #3
 800570c:	4413      	add	r3, r2
 800570e:	009b      	lsls	r3, r3, #2
 8005710:	440b      	add	r3, r1
 8005712:	330c      	adds	r3, #12
 8005714:	881b      	ldrh	r3, [r3, #0]
 8005716:	2201      	movs	r2, #1
 8005718:	4619      	mov	r1, r3
 800571a:	f002 f867 	bl	80077ec <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motors[id].in2_port, motors[id].in2_pin, GPIO_PIN_RESET);
 800571e:	79fa      	ldrb	r2, [r7, #7]
 8005720:	4953      	ldr	r1, [pc, #332]	@ (8005870 <Motor_SetSpeed+0x1b4>)
 8005722:	4613      	mov	r3, r2
 8005724:	00db      	lsls	r3, r3, #3
 8005726:	4413      	add	r3, r2
 8005728:	009b      	lsls	r3, r3, #2
 800572a:	440b      	add	r3, r1
 800572c:	3310      	adds	r3, #16
 800572e:	6818      	ldr	r0, [r3, #0]
 8005730:	79fa      	ldrb	r2, [r7, #7]
 8005732:	494f      	ldr	r1, [pc, #316]	@ (8005870 <Motor_SetSpeed+0x1b4>)
 8005734:	4613      	mov	r3, r2
 8005736:	00db      	lsls	r3, r3, #3
 8005738:	4413      	add	r3, r2
 800573a:	009b      	lsls	r3, r3, #2
 800573c:	440b      	add	r3, r1
 800573e:	3314      	adds	r3, #20
 8005740:	881b      	ldrh	r3, [r3, #0]
 8005742:	2200      	movs	r2, #0
 8005744:	4619      	mov	r1, r3
 8005746:	f002 f851 	bl	80077ec <HAL_GPIO_WritePin>
 800574a:	e02f      	b.n	80057ac <Motor_SetSpeed+0xf0>
    } else {
        HAL_GPIO_WritePin(motors[id].in1_port, motors[id].in1_pin, GPIO_PIN_RESET);
 800574c:	79fa      	ldrb	r2, [r7, #7]
 800574e:	4948      	ldr	r1, [pc, #288]	@ (8005870 <Motor_SetSpeed+0x1b4>)
 8005750:	4613      	mov	r3, r2
 8005752:	00db      	lsls	r3, r3, #3
 8005754:	4413      	add	r3, r2
 8005756:	009b      	lsls	r3, r3, #2
 8005758:	440b      	add	r3, r1
 800575a:	3308      	adds	r3, #8
 800575c:	6818      	ldr	r0, [r3, #0]
 800575e:	79fa      	ldrb	r2, [r7, #7]
 8005760:	4943      	ldr	r1, [pc, #268]	@ (8005870 <Motor_SetSpeed+0x1b4>)
 8005762:	4613      	mov	r3, r2
 8005764:	00db      	lsls	r3, r3, #3
 8005766:	4413      	add	r3, r2
 8005768:	009b      	lsls	r3, r3, #2
 800576a:	440b      	add	r3, r1
 800576c:	330c      	adds	r3, #12
 800576e:	881b      	ldrh	r3, [r3, #0]
 8005770:	2200      	movs	r2, #0
 8005772:	4619      	mov	r1, r3
 8005774:	f002 f83a 	bl	80077ec <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motors[id].in2_port, motors[id].in2_pin, GPIO_PIN_SET);
 8005778:	79fa      	ldrb	r2, [r7, #7]
 800577a:	493d      	ldr	r1, [pc, #244]	@ (8005870 <Motor_SetSpeed+0x1b4>)
 800577c:	4613      	mov	r3, r2
 800577e:	00db      	lsls	r3, r3, #3
 8005780:	4413      	add	r3, r2
 8005782:	009b      	lsls	r3, r3, #2
 8005784:	440b      	add	r3, r1
 8005786:	3310      	adds	r3, #16
 8005788:	6818      	ldr	r0, [r3, #0]
 800578a:	79fa      	ldrb	r2, [r7, #7]
 800578c:	4938      	ldr	r1, [pc, #224]	@ (8005870 <Motor_SetSpeed+0x1b4>)
 800578e:	4613      	mov	r3, r2
 8005790:	00db      	lsls	r3, r3, #3
 8005792:	4413      	add	r3, r2
 8005794:	009b      	lsls	r3, r3, #2
 8005796:	440b      	add	r3, r1
 8005798:	3314      	adds	r3, #20
 800579a:	881b      	ldrh	r3, [r3, #0]
 800579c:	2201      	movs	r2, #1
 800579e:	4619      	mov	r1, r3
 80057a0:	f002 f824 	bl	80077ec <HAL_GPIO_WritePin>
        speed = -speed;
 80057a4:	88bb      	ldrh	r3, [r7, #4]
 80057a6:	425b      	negs	r3, r3
 80057a8:	b29b      	uxth	r3, r3
 80057aa:	80bb      	strh	r3, [r7, #4]
    }

    uint32_t duty = (speed * 999) / 100;
 80057ac:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80057b0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80057b4:	fb02 f303 	mul.w	r3, r2, r3
 80057b8:	4a2e      	ldr	r2, [pc, #184]	@ (8005874 <Motor_SetSpeed+0x1b8>)
 80057ba:	fb82 1203 	smull	r1, r2, r2, r3
 80057be:	1152      	asrs	r2, r2, #5
 80057c0:	17db      	asrs	r3, r3, #31
 80057c2:	1ad3      	subs	r3, r2, r3
 80057c4:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_COMPARE(motors[id].pwm_tim, motors[id].pwm_channel, duty);
 80057c6:	79fa      	ldrb	r2, [r7, #7]
 80057c8:	4929      	ldr	r1, [pc, #164]	@ (8005870 <Motor_SetSpeed+0x1b4>)
 80057ca:	4613      	mov	r3, r2
 80057cc:	00db      	lsls	r3, r3, #3
 80057ce:	4413      	add	r3, r2
 80057d0:	009b      	lsls	r3, r3, #2
 80057d2:	440b      	add	r3, r1
 80057d4:	3304      	adds	r3, #4
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d10b      	bne.n	80057f4 <Motor_SetSpeed+0x138>
 80057dc:	79fa      	ldrb	r2, [r7, #7]
 80057de:	4924      	ldr	r1, [pc, #144]	@ (8005870 <Motor_SetSpeed+0x1b4>)
 80057e0:	4613      	mov	r3, r2
 80057e2:	00db      	lsls	r3, r3, #3
 80057e4:	4413      	add	r3, r2
 80057e6:	009b      	lsls	r3, r3, #2
 80057e8:	440b      	add	r3, r1
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	68fa      	ldr	r2, [r7, #12]
 80057f0:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80057f2:	e038      	b.n	8005866 <Motor_SetSpeed+0x1aa>
    __HAL_TIM_SET_COMPARE(motors[id].pwm_tim, motors[id].pwm_channel, duty);
 80057f4:	79fa      	ldrb	r2, [r7, #7]
 80057f6:	491e      	ldr	r1, [pc, #120]	@ (8005870 <Motor_SetSpeed+0x1b4>)
 80057f8:	4613      	mov	r3, r2
 80057fa:	00db      	lsls	r3, r3, #3
 80057fc:	4413      	add	r3, r2
 80057fe:	009b      	lsls	r3, r3, #2
 8005800:	440b      	add	r3, r1
 8005802:	3304      	adds	r3, #4
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	2b04      	cmp	r3, #4
 8005808:	d10b      	bne.n	8005822 <Motor_SetSpeed+0x166>
 800580a:	79fa      	ldrb	r2, [r7, #7]
 800580c:	4918      	ldr	r1, [pc, #96]	@ (8005870 <Motor_SetSpeed+0x1b4>)
 800580e:	4613      	mov	r3, r2
 8005810:	00db      	lsls	r3, r3, #3
 8005812:	4413      	add	r3, r2
 8005814:	009b      	lsls	r3, r3, #2
 8005816:	440b      	add	r3, r1
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	681a      	ldr	r2, [r3, #0]
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8005820:	e021      	b.n	8005866 <Motor_SetSpeed+0x1aa>
    __HAL_TIM_SET_COMPARE(motors[id].pwm_tim, motors[id].pwm_channel, duty);
 8005822:	79fa      	ldrb	r2, [r7, #7]
 8005824:	4912      	ldr	r1, [pc, #72]	@ (8005870 <Motor_SetSpeed+0x1b4>)
 8005826:	4613      	mov	r3, r2
 8005828:	00db      	lsls	r3, r3, #3
 800582a:	4413      	add	r3, r2
 800582c:	009b      	lsls	r3, r3, #2
 800582e:	440b      	add	r3, r1
 8005830:	3304      	adds	r3, #4
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	2b08      	cmp	r3, #8
 8005836:	d10b      	bne.n	8005850 <Motor_SetSpeed+0x194>
 8005838:	79fa      	ldrb	r2, [r7, #7]
 800583a:	490d      	ldr	r1, [pc, #52]	@ (8005870 <Motor_SetSpeed+0x1b4>)
 800583c:	4613      	mov	r3, r2
 800583e:	00db      	lsls	r3, r3, #3
 8005840:	4413      	add	r3, r2
 8005842:	009b      	lsls	r3, r3, #2
 8005844:	440b      	add	r3, r1
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	681a      	ldr	r2, [r3, #0]
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800584e:	e00a      	b.n	8005866 <Motor_SetSpeed+0x1aa>
    __HAL_TIM_SET_COMPARE(motors[id].pwm_tim, motors[id].pwm_channel, duty);
 8005850:	79fa      	ldrb	r2, [r7, #7]
 8005852:	4907      	ldr	r1, [pc, #28]	@ (8005870 <Motor_SetSpeed+0x1b4>)
 8005854:	4613      	mov	r3, r2
 8005856:	00db      	lsls	r3, r3, #3
 8005858:	4413      	add	r3, r2
 800585a:	009b      	lsls	r3, r3, #2
 800585c:	440b      	add	r3, r1
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	681a      	ldr	r2, [r3, #0]
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8005866:	bf00      	nop
 8005868:	3710      	adds	r7, #16
 800586a:	46bd      	mov	sp, r7
 800586c:	bd80      	pop	{r7, pc}
 800586e:	bf00      	nop
 8005870:	20000328 	.word	0x20000328
 8005874:	51eb851f 	.word	0x51eb851f

08005878 <Motor_GetEncoder>:

int32_t Motor_GetEncoder(Motor_ID id)
{
 8005878:	b480      	push	{r7}
 800587a:	b085      	sub	sp, #20
 800587c:	af00      	add	r7, sp, #0
 800587e:	4603      	mov	r3, r0
 8005880:	71fb      	strb	r3, [r7, #7]
    int32_t current_cnt = (int32_t)__HAL_TIM_GET_COUNTER(motors[id].encoder_tim);
 8005882:	79fa      	ldrb	r2, [r7, #7]
 8005884:	492a      	ldr	r1, [pc, #168]	@ (8005930 <Motor_GetEncoder+0xb8>)
 8005886:	4613      	mov	r3, r2
 8005888:	00db      	lsls	r3, r3, #3
 800588a:	4413      	add	r3, r2
 800588c:	009b      	lsls	r3, r3, #2
 800588e:	440b      	add	r3, r1
 8005890:	3318      	adds	r3, #24
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005898:	60bb      	str	r3, [r7, #8]
    int32_t diff = current_cnt - motors[id].encoder_offset;
 800589a:	79fa      	ldrb	r2, [r7, #7]
 800589c:	4924      	ldr	r1, [pc, #144]	@ (8005930 <Motor_GetEncoder+0xb8>)
 800589e:	4613      	mov	r3, r2
 80058a0:	00db      	lsls	r3, r3, #3
 80058a2:	4413      	add	r3, r2
 80058a4:	009b      	lsls	r3, r3, #2
 80058a6:	440b      	add	r3, r1
 80058a8:	331c      	adds	r3, #28
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	68ba      	ldr	r2, [r7, #8]
 80058ae:	1ad3      	subs	r3, r2, r3
 80058b0:	60fb      	str	r3, [r7, #12]
    
    if (diff > 32767) diff -= 65536;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80058b8:	db04      	blt.n	80058c4 <Motor_GetEncoder+0x4c>
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
 80058c0:	60fb      	str	r3, [r7, #12]
 80058c2:	e007      	b.n	80058d4 <Motor_GetEncoder+0x5c>
    else if (diff < -32768) diff += 65536;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 80058ca:	da03      	bge.n	80058d4 <Motor_GetEncoder+0x5c>
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80058d2:	60fb      	str	r3, [r7, #12]
    
    motors[id].encoder_total += diff;
 80058d4:	79fa      	ldrb	r2, [r7, #7]
 80058d6:	4916      	ldr	r1, [pc, #88]	@ (8005930 <Motor_GetEncoder+0xb8>)
 80058d8:	4613      	mov	r3, r2
 80058da:	00db      	lsls	r3, r3, #3
 80058dc:	4413      	add	r3, r2
 80058de:	009b      	lsls	r3, r3, #2
 80058e0:	440b      	add	r3, r1
 80058e2:	3320      	adds	r3, #32
 80058e4:	6819      	ldr	r1, [r3, #0]
 80058e6:	79fa      	ldrb	r2, [r7, #7]
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	4419      	add	r1, r3
 80058ec:	4810      	ldr	r0, [pc, #64]	@ (8005930 <Motor_GetEncoder+0xb8>)
 80058ee:	4613      	mov	r3, r2
 80058f0:	00db      	lsls	r3, r3, #3
 80058f2:	4413      	add	r3, r2
 80058f4:	009b      	lsls	r3, r3, #2
 80058f6:	4403      	add	r3, r0
 80058f8:	3320      	adds	r3, #32
 80058fa:	6019      	str	r1, [r3, #0]
    motors[id].encoder_offset = current_cnt;
 80058fc:	79fa      	ldrb	r2, [r7, #7]
 80058fe:	490c      	ldr	r1, [pc, #48]	@ (8005930 <Motor_GetEncoder+0xb8>)
 8005900:	4613      	mov	r3, r2
 8005902:	00db      	lsls	r3, r3, #3
 8005904:	4413      	add	r3, r2
 8005906:	009b      	lsls	r3, r3, #2
 8005908:	440b      	add	r3, r1
 800590a:	331c      	adds	r3, #28
 800590c:	68ba      	ldr	r2, [r7, #8]
 800590e:	601a      	str	r2, [r3, #0]
    
    return motors[id].encoder_total;
 8005910:	79fa      	ldrb	r2, [r7, #7]
 8005912:	4907      	ldr	r1, [pc, #28]	@ (8005930 <Motor_GetEncoder+0xb8>)
 8005914:	4613      	mov	r3, r2
 8005916:	00db      	lsls	r3, r3, #3
 8005918:	4413      	add	r3, r2
 800591a:	009b      	lsls	r3, r3, #2
 800591c:	440b      	add	r3, r1
 800591e:	3320      	adds	r3, #32
 8005920:	681b      	ldr	r3, [r3, #0]
}
 8005922:	4618      	mov	r0, r3
 8005924:	3714      	adds	r7, #20
 8005926:	46bd      	mov	sp, r7
 8005928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592c:	4770      	bx	lr
 800592e:	bf00      	nop
 8005930:	20000328 	.word	0x20000328

08005934 <PID_Calculate>:

float PID_Calculate(PIDController* pid, float error, float dt) {
 8005934:	b580      	push	{r7, lr}
 8005936:	b088      	sub	sp, #32
 8005938:	af00      	add	r7, sp, #0
 800593a:	60f8      	str	r0, [r7, #12]
 800593c:	ed87 0a02 	vstr	s0, [r7, #8]
 8005940:	edc7 0a01 	vstr	s1, [r7, #4]
    float proportional = pid->Kp * error;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	edd3 7a00 	vldr	s15, [r3]
 800594a:	ed97 7a02 	vldr	s14, [r7, #8]
 800594e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005952:	edc7 7a07 	vstr	s15, [r7, #28]

    pid->integral += error * dt;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	ed93 7a03 	vldr	s14, [r3, #12]
 800595c:	edd7 6a02 	vldr	s13, [r7, #8]
 8005960:	edd7 7a01 	vldr	s15, [r7, #4]
 8005964:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005968:	ee77 7a27 	vadd.f32	s15, s14, s15
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	edc3 7a03 	vstr	s15, [r3, #12]
    pid->integral = fmaxf(fminf(pid->integral, pid->max_integral), -pid->max_integral);
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	edd3 7a03 	vldr	s15, [r3, #12]
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	ed93 7a05 	vldr	s14, [r3, #20]
 800597e:	eef0 0a47 	vmov.f32	s1, s14
 8005982:	eeb0 0a67 	vmov.f32	s0, s15
 8005986:	f008 fb64 	bl	800e052 <fminf>
 800598a:	eeb0 7a40 	vmov.f32	s14, s0
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	edd3 7a05 	vldr	s15, [r3, #20]
 8005994:	eef1 7a67 	vneg.f32	s15, s15
 8005998:	eef0 0a67 	vmov.f32	s1, s15
 800599c:	eeb0 0a47 	vmov.f32	s0, s14
 80059a0:	f008 fb3a 	bl	800e018 <fmaxf>
 80059a4:	eef0 7a40 	vmov.f32	s15, s0
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	edc3 7a03 	vstr	s15, [r3, #12]

    float derivative = pid->Kd * (error - pid->prev_error) / dt;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	ed93 7a02 	vldr	s14, [r3, #8]
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	edd3 7a04 	vldr	s15, [r3, #16]
 80059ba:	edd7 6a02 	vldr	s13, [r7, #8]
 80059be:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80059c2:	ee67 6a27 	vmul.f32	s13, s14, s15
 80059c6:	ed97 7a01 	vldr	s14, [r7, #4]
 80059ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80059ce:	edc7 7a06 	vstr	s15, [r7, #24]

    float output = proportional + (pid->Ki * pid->integral) + derivative;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	ed93 7a01 	vldr	s14, [r3, #4]
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	edd3 7a03 	vldr	s15, [r3, #12]
 80059de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80059e2:	edd7 7a07 	vldr	s15, [r7, #28]
 80059e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80059ea:	ed97 7a06 	vldr	s14, [r7, #24]
 80059ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80059f2:	edc7 7a05 	vstr	s15, [r7, #20]

    pid->prev_error = error;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	68ba      	ldr	r2, [r7, #8]
 80059fa:	611a      	str	r2, [r3, #16]

    return output;
 80059fc:	697b      	ldr	r3, [r7, #20]
 80059fe:	ee07 3a90 	vmov	s15, r3
}
 8005a02:	eeb0 0a67 	vmov.f32	s0, s15
 8005a06:	3720      	adds	r7, #32
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	bd80      	pop	{r7, pc}

08005a0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b083      	sub	sp, #12
 8005a10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a12:	2300      	movs	r3, #0
 8005a14:	607b      	str	r3, [r7, #4]
 8005a16:	4b10      	ldr	r3, [pc, #64]	@ (8005a58 <HAL_MspInit+0x4c>)
 8005a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a1a:	4a0f      	ldr	r2, [pc, #60]	@ (8005a58 <HAL_MspInit+0x4c>)
 8005a1c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005a20:	6453      	str	r3, [r2, #68]	@ 0x44
 8005a22:	4b0d      	ldr	r3, [pc, #52]	@ (8005a58 <HAL_MspInit+0x4c>)
 8005a24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005a2a:	607b      	str	r3, [r7, #4]
 8005a2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005a2e:	2300      	movs	r3, #0
 8005a30:	603b      	str	r3, [r7, #0]
 8005a32:	4b09      	ldr	r3, [pc, #36]	@ (8005a58 <HAL_MspInit+0x4c>)
 8005a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a36:	4a08      	ldr	r2, [pc, #32]	@ (8005a58 <HAL_MspInit+0x4c>)
 8005a38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8005a3e:	4b06      	ldr	r3, [pc, #24]	@ (8005a58 <HAL_MspInit+0x4c>)
 8005a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a46:	603b      	str	r3, [r7, #0]
 8005a48:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005a4a:	bf00      	nop
 8005a4c:	370c      	adds	r7, #12
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a54:	4770      	bx	lr
 8005a56:	bf00      	nop
 8005a58:	40023800 	.word	0x40023800

08005a5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005a60:	bf00      	nop
 8005a62:	e7fd      	b.n	8005a60 <NMI_Handler+0x4>

08005a64 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005a64:	b480      	push	{r7}
 8005a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005a68:	bf00      	nop
 8005a6a:	e7fd      	b.n	8005a68 <HardFault_Handler+0x4>

08005a6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005a70:	bf00      	nop
 8005a72:	e7fd      	b.n	8005a70 <MemManage_Handler+0x4>

08005a74 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005a74:	b480      	push	{r7}
 8005a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005a78:	bf00      	nop
 8005a7a:	e7fd      	b.n	8005a78 <BusFault_Handler+0x4>

08005a7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005a80:	bf00      	nop
 8005a82:	e7fd      	b.n	8005a80 <UsageFault_Handler+0x4>

08005a84 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005a84:	b480      	push	{r7}
 8005a86:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005a88:	bf00      	nop
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a90:	4770      	bx	lr

08005a92 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005a92:	b480      	push	{r7}
 8005a94:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005a96:	bf00      	nop
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9e:	4770      	bx	lr

08005aa0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005aa0:	b480      	push	{r7}
 8005aa2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005aa4:	bf00      	nop
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aac:	4770      	bx	lr

08005aae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005aae:	b580      	push	{r7, lr}
 8005ab0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005ab2:	f001 fb17 	bl	80070e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005ab6:	bf00      	nop
 8005ab8:	bd80      	pop	{r7, pc}
	...

08005abc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005ac0:	4802      	ldr	r0, [pc, #8]	@ (8005acc <USART1_IRQHandler+0x10>)
 8005ac2:	f004 fc41 	bl	800a348 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8005ac6:	bf00      	nop
 8005ac8:	bd80      	pop	{r7, pc}
 8005aca:	bf00      	nop
 8005acc:	20000770 	.word	0x20000770

08005ad0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005ad0:	b480      	push	{r7}
 8005ad2:	af00      	add	r7, sp, #0
  return 1;
 8005ad4:	2301      	movs	r3, #1
}
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ade:	4770      	bx	lr

08005ae0 <_kill>:

int _kill(int pid, int sig)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b082      	sub	sp, #8
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
 8005ae8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005aea:	f006 fa67 	bl	800bfbc <__errno>
 8005aee:	4603      	mov	r3, r0
 8005af0:	2216      	movs	r2, #22
 8005af2:	601a      	str	r2, [r3, #0]
  return -1;
 8005af4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	3708      	adds	r7, #8
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bd80      	pop	{r7, pc}

08005b00 <_exit>:

void _exit (int status)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b082      	sub	sp, #8
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005b08:	f04f 31ff 	mov.w	r1, #4294967295
 8005b0c:	6878      	ldr	r0, [r7, #4]
 8005b0e:	f7ff ffe7 	bl	8005ae0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8005b12:	bf00      	nop
 8005b14:	e7fd      	b.n	8005b12 <_exit+0x12>

08005b16 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005b16:	b580      	push	{r7, lr}
 8005b18:	b086      	sub	sp, #24
 8005b1a:	af00      	add	r7, sp, #0
 8005b1c:	60f8      	str	r0, [r7, #12]
 8005b1e:	60b9      	str	r1, [r7, #8]
 8005b20:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005b22:	2300      	movs	r3, #0
 8005b24:	617b      	str	r3, [r7, #20]
 8005b26:	e00a      	b.n	8005b3e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005b28:	f3af 8000 	nop.w
 8005b2c:	4601      	mov	r1, r0
 8005b2e:	68bb      	ldr	r3, [r7, #8]
 8005b30:	1c5a      	adds	r2, r3, #1
 8005b32:	60ba      	str	r2, [r7, #8]
 8005b34:	b2ca      	uxtb	r2, r1
 8005b36:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005b38:	697b      	ldr	r3, [r7, #20]
 8005b3a:	3301      	adds	r3, #1
 8005b3c:	617b      	str	r3, [r7, #20]
 8005b3e:	697a      	ldr	r2, [r7, #20]
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	429a      	cmp	r2, r3
 8005b44:	dbf0      	blt.n	8005b28 <_read+0x12>
  }

  return len;
 8005b46:	687b      	ldr	r3, [r7, #4]
}
 8005b48:	4618      	mov	r0, r3
 8005b4a:	3718      	adds	r7, #24
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	bd80      	pop	{r7, pc}

08005b50 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b086      	sub	sp, #24
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	60f8      	str	r0, [r7, #12]
 8005b58:	60b9      	str	r1, [r7, #8]
 8005b5a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	617b      	str	r3, [r7, #20]
 8005b60:	e009      	b.n	8005b76 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	1c5a      	adds	r2, r3, #1
 8005b66:	60ba      	str	r2, [r7, #8]
 8005b68:	781b      	ldrb	r3, [r3, #0]
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005b70:	697b      	ldr	r3, [r7, #20]
 8005b72:	3301      	adds	r3, #1
 8005b74:	617b      	str	r3, [r7, #20]
 8005b76:	697a      	ldr	r2, [r7, #20]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	429a      	cmp	r2, r3
 8005b7c:	dbf1      	blt.n	8005b62 <_write+0x12>
  }
  return len;
 8005b7e:	687b      	ldr	r3, [r7, #4]
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	3718      	adds	r7, #24
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}

08005b88 <_close>:

int _close(int file)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b083      	sub	sp, #12
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005b90:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005b94:	4618      	mov	r0, r3
 8005b96:	370c      	adds	r7, #12
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9e:	4770      	bx	lr

08005ba0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	b083      	sub	sp, #12
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
 8005ba8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005bb0:	605a      	str	r2, [r3, #4]
  return 0;
 8005bb2:	2300      	movs	r3, #0
}
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	370c      	adds	r7, #12
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bbe:	4770      	bx	lr

08005bc0 <_isatty>:

int _isatty(int file)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	b083      	sub	sp, #12
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005bc8:	2301      	movs	r3, #1
}
 8005bca:	4618      	mov	r0, r3
 8005bcc:	370c      	adds	r7, #12
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd4:	4770      	bx	lr

08005bd6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005bd6:	b480      	push	{r7}
 8005bd8:	b085      	sub	sp, #20
 8005bda:	af00      	add	r7, sp, #0
 8005bdc:	60f8      	str	r0, [r7, #12]
 8005bde:	60b9      	str	r1, [r7, #8]
 8005be0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005be2:	2300      	movs	r3, #0
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	3714      	adds	r7, #20
 8005be8:	46bd      	mov	sp, r7
 8005bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bee:	4770      	bx	lr

08005bf0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b086      	sub	sp, #24
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005bf8:	4a14      	ldr	r2, [pc, #80]	@ (8005c4c <_sbrk+0x5c>)
 8005bfa:	4b15      	ldr	r3, [pc, #84]	@ (8005c50 <_sbrk+0x60>)
 8005bfc:	1ad3      	subs	r3, r2, r3
 8005bfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005c00:	697b      	ldr	r3, [r7, #20]
 8005c02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005c04:	4b13      	ldr	r3, [pc, #76]	@ (8005c54 <_sbrk+0x64>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d102      	bne.n	8005c12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005c0c:	4b11      	ldr	r3, [pc, #68]	@ (8005c54 <_sbrk+0x64>)
 8005c0e:	4a12      	ldr	r2, [pc, #72]	@ (8005c58 <_sbrk+0x68>)
 8005c10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005c12:	4b10      	ldr	r3, [pc, #64]	@ (8005c54 <_sbrk+0x64>)
 8005c14:	681a      	ldr	r2, [r3, #0]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	4413      	add	r3, r2
 8005c1a:	693a      	ldr	r2, [r7, #16]
 8005c1c:	429a      	cmp	r2, r3
 8005c1e:	d207      	bcs.n	8005c30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005c20:	f006 f9cc 	bl	800bfbc <__errno>
 8005c24:	4603      	mov	r3, r0
 8005c26:	220c      	movs	r2, #12
 8005c28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005c2a:	f04f 33ff 	mov.w	r3, #4294967295
 8005c2e:	e009      	b.n	8005c44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005c30:	4b08      	ldr	r3, [pc, #32]	@ (8005c54 <_sbrk+0x64>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005c36:	4b07      	ldr	r3, [pc, #28]	@ (8005c54 <_sbrk+0x64>)
 8005c38:	681a      	ldr	r2, [r3, #0]
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	4413      	add	r3, r2
 8005c3e:	4a05      	ldr	r2, [pc, #20]	@ (8005c54 <_sbrk+0x64>)
 8005c40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005c42:	68fb      	ldr	r3, [r7, #12]
}
 8005c44:	4618      	mov	r0, r3
 8005c46:	3718      	adds	r7, #24
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	bd80      	pop	{r7, pc}
 8005c4c:	20020000 	.word	0x20020000
 8005c50:	00000400 	.word	0x00000400
 8005c54:	200003f8 	.word	0x200003f8
 8005c58:	200009e0 	.word	0x200009e0

08005c5c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005c5c:	b480      	push	{r7}
 8005c5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005c60:	4b06      	ldr	r3, [pc, #24]	@ (8005c7c <SystemInit+0x20>)
 8005c62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c66:	4a05      	ldr	r2, [pc, #20]	@ (8005c7c <SystemInit+0x20>)
 8005c68:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005c6c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005c70:	bf00      	nop
 8005c72:	46bd      	mov	sp, r7
 8005c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c78:	4770      	bx	lr
 8005c7a:	bf00      	nop
 8005c7c:	e000ed00 	.word	0xe000ed00

08005c80 <MX_TIM1_Init>:
TIM_HandleTypeDef htim13;
TIM_HandleTypeDef htim14;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b08c      	sub	sp, #48	@ 0x30
 8005c84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8005c86:	f107 030c 	add.w	r3, r7, #12
 8005c8a:	2224      	movs	r2, #36	@ 0x24
 8005c8c:	2100      	movs	r1, #0
 8005c8e:	4618      	mov	r0, r3
 8005c90:	f006 f942 	bl	800bf18 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005c94:	1d3b      	adds	r3, r7, #4
 8005c96:	2200      	movs	r2, #0
 8005c98:	601a      	str	r2, [r3, #0]
 8005c9a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8005c9c:	4b22      	ldr	r3, [pc, #136]	@ (8005d28 <MX_TIM1_Init+0xa8>)
 8005c9e:	4a23      	ldr	r2, [pc, #140]	@ (8005d2c <MX_TIM1_Init+0xac>)
 8005ca0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 2-1;
 8005ca2:	4b21      	ldr	r3, [pc, #132]	@ (8005d28 <MX_TIM1_Init+0xa8>)
 8005ca4:	2201      	movs	r2, #1
 8005ca6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005ca8:	4b1f      	ldr	r3, [pc, #124]	@ (8005d28 <MX_TIM1_Init+0xa8>)
 8005caa:	2200      	movs	r2, #0
 8005cac:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8005cae:	4b1e      	ldr	r3, [pc, #120]	@ (8005d28 <MX_TIM1_Init+0xa8>)
 8005cb0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005cb4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005cb6:	4b1c      	ldr	r3, [pc, #112]	@ (8005d28 <MX_TIM1_Init+0xa8>)
 8005cb8:	2200      	movs	r2, #0
 8005cba:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8005cbc:	4b1a      	ldr	r3, [pc, #104]	@ (8005d28 <MX_TIM1_Init+0xa8>)
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005cc2:	4b19      	ldr	r3, [pc, #100]	@ (8005d28 <MX_TIM1_Init+0xa8>)
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8005cc8:	2301      	movs	r3, #1
 8005cca:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005ccc:	2300      	movs	r3, #0
 8005cce:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8005cd8:	230f      	movs	r3, #15
 8005cda:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005cdc:	2300      	movs	r3, #0
 8005cde:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 8005ce8:	230f      	movs	r3, #15
 8005cea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8005cec:	f107 030c 	add.w	r3, r7, #12
 8005cf0:	4619      	mov	r1, r3
 8005cf2:	480d      	ldr	r0, [pc, #52]	@ (8005d28 <MX_TIM1_Init+0xa8>)
 8005cf4:	f003 fb80 	bl	80093f8 <HAL_TIM_Encoder_Init>
 8005cf8:	4603      	mov	r3, r0
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d001      	beq.n	8005d02 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8005cfe:	f7ff fc5b 	bl	80055b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005d02:	2300      	movs	r3, #0
 8005d04:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005d06:	2300      	movs	r3, #0
 8005d08:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005d0a:	1d3b      	adds	r3, r7, #4
 8005d0c:	4619      	mov	r1, r3
 8005d0e:	4806      	ldr	r0, [pc, #24]	@ (8005d28 <MX_TIM1_Init+0xa8>)
 8005d10:	f004 f94c 	bl	8009fac <HAL_TIMEx_MasterConfigSynchronization>
 8005d14:	4603      	mov	r3, r0
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d001      	beq.n	8005d1e <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8005d1a:	f7ff fc4d 	bl	80055b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8005d1e:	bf00      	nop
 8005d20:	3730      	adds	r7, #48	@ 0x30
 8005d22:	46bd      	mov	sp, r7
 8005d24:	bd80      	pop	{r7, pc}
 8005d26:	bf00      	nop
 8005d28:	200003fc 	.word	0x200003fc
 8005d2c:	40010000 	.word	0x40010000

08005d30 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b08c      	sub	sp, #48	@ 0x30
 8005d34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8005d36:	f107 030c 	add.w	r3, r7, #12
 8005d3a:	2224      	movs	r2, #36	@ 0x24
 8005d3c:	2100      	movs	r1, #0
 8005d3e:	4618      	mov	r0, r3
 8005d40:	f006 f8ea 	bl	800bf18 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005d44:	1d3b      	adds	r3, r7, #4
 8005d46:	2200      	movs	r2, #0
 8005d48:	601a      	str	r2, [r3, #0]
 8005d4a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005d4c:	4b21      	ldr	r3, [pc, #132]	@ (8005dd4 <MX_TIM2_Init+0xa4>)
 8005d4e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8005d52:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2-1;
 8005d54:	4b1f      	ldr	r3, [pc, #124]	@ (8005dd4 <MX_TIM2_Init+0xa4>)
 8005d56:	2201      	movs	r2, #1
 8005d58:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005d5a:	4b1e      	ldr	r3, [pc, #120]	@ (8005dd4 <MX_TIM2_Init+0xa4>)
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8005d60:	4b1c      	ldr	r3, [pc, #112]	@ (8005dd4 <MX_TIM2_Init+0xa4>)
 8005d62:	f04f 32ff 	mov.w	r2, #4294967295
 8005d66:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005d68:	4b1a      	ldr	r3, [pc, #104]	@ (8005dd4 <MX_TIM2_Init+0xa4>)
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005d6e:	4b19      	ldr	r3, [pc, #100]	@ (8005dd4 <MX_TIM2_Init+0xa4>)
 8005d70:	2200      	movs	r2, #0
 8005d72:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8005d74:	2301      	movs	r3, #1
 8005d76:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005d78:	2300      	movs	r3, #0
 8005d7a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005d80:	2300      	movs	r3, #0
 8005d82:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8005d84:	2300      	movs	r3, #0
 8005d86:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005d88:	2300      	movs	r3, #0
 8005d8a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005d8c:	2301      	movs	r3, #1
 8005d8e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005d90:	2300      	movs	r3, #0
 8005d92:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8005d94:	2300      	movs	r3, #0
 8005d96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8005d98:	f107 030c 	add.w	r3, r7, #12
 8005d9c:	4619      	mov	r1, r3
 8005d9e:	480d      	ldr	r0, [pc, #52]	@ (8005dd4 <MX_TIM2_Init+0xa4>)
 8005da0:	f003 fb2a 	bl	80093f8 <HAL_TIM_Encoder_Init>
 8005da4:	4603      	mov	r3, r0
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d001      	beq.n	8005dae <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8005daa:	f7ff fc05 	bl	80055b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005dae:	2300      	movs	r3, #0
 8005db0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005db2:	2300      	movs	r3, #0
 8005db4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005db6:	1d3b      	adds	r3, r7, #4
 8005db8:	4619      	mov	r1, r3
 8005dba:	4806      	ldr	r0, [pc, #24]	@ (8005dd4 <MX_TIM2_Init+0xa4>)
 8005dbc:	f004 f8f6 	bl	8009fac <HAL_TIMEx_MasterConfigSynchronization>
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d001      	beq.n	8005dca <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8005dc6:	f7ff fbf7 	bl	80055b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8005dca:	bf00      	nop
 8005dcc:	3730      	adds	r7, #48	@ 0x30
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bd80      	pop	{r7, pc}
 8005dd2:	bf00      	nop
 8005dd4:	20000444 	.word	0x20000444

08005dd8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b08c      	sub	sp, #48	@ 0x30
 8005ddc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8005dde:	f107 030c 	add.w	r3, r7, #12
 8005de2:	2224      	movs	r2, #36	@ 0x24
 8005de4:	2100      	movs	r1, #0
 8005de6:	4618      	mov	r0, r3
 8005de8:	f006 f896 	bl	800bf18 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005dec:	1d3b      	adds	r3, r7, #4
 8005dee:	2200      	movs	r2, #0
 8005df0:	601a      	str	r2, [r3, #0]
 8005df2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8005df4:	4b20      	ldr	r3, [pc, #128]	@ (8005e78 <MX_TIM3_Init+0xa0>)
 8005df6:	4a21      	ldr	r2, [pc, #132]	@ (8005e7c <MX_TIM3_Init+0xa4>)
 8005df8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 2-1;
 8005dfa:	4b1f      	ldr	r3, [pc, #124]	@ (8005e78 <MX_TIM3_Init+0xa0>)
 8005dfc:	2201      	movs	r2, #1
 8005dfe:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005e00:	4b1d      	ldr	r3, [pc, #116]	@ (8005e78 <MX_TIM3_Init+0xa0>)
 8005e02:	2200      	movs	r2, #0
 8005e04:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8005e06:	4b1c      	ldr	r3, [pc, #112]	@ (8005e78 <MX_TIM3_Init+0xa0>)
 8005e08:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005e0c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005e0e:	4b1a      	ldr	r3, [pc, #104]	@ (8005e78 <MX_TIM3_Init+0xa0>)
 8005e10:	2200      	movs	r2, #0
 8005e12:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005e14:	4b18      	ldr	r3, [pc, #96]	@ (8005e78 <MX_TIM3_Init+0xa0>)
 8005e16:	2200      	movs	r2, #0
 8005e18:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005e22:	2301      	movs	r3, #1
 8005e24:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005e26:	2300      	movs	r3, #0
 8005e28:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005e2e:	2300      	movs	r3, #0
 8005e30:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005e32:	2301      	movs	r3, #1
 8005e34:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005e36:	2300      	movs	r3, #0
 8005e38:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8005e3e:	f107 030c 	add.w	r3, r7, #12
 8005e42:	4619      	mov	r1, r3
 8005e44:	480c      	ldr	r0, [pc, #48]	@ (8005e78 <MX_TIM3_Init+0xa0>)
 8005e46:	f003 fad7 	bl	80093f8 <HAL_TIM_Encoder_Init>
 8005e4a:	4603      	mov	r3, r0
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d001      	beq.n	8005e54 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8005e50:	f7ff fbb2 	bl	80055b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005e54:	2300      	movs	r3, #0
 8005e56:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005e58:	2300      	movs	r3, #0
 8005e5a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005e5c:	1d3b      	adds	r3, r7, #4
 8005e5e:	4619      	mov	r1, r3
 8005e60:	4805      	ldr	r0, [pc, #20]	@ (8005e78 <MX_TIM3_Init+0xa0>)
 8005e62:	f004 f8a3 	bl	8009fac <HAL_TIMEx_MasterConfigSynchronization>
 8005e66:	4603      	mov	r3, r0
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d001      	beq.n	8005e70 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8005e6c:	f7ff fba4 	bl	80055b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8005e70:	bf00      	nop
 8005e72:	3730      	adds	r7, #48	@ 0x30
 8005e74:	46bd      	mov	sp, r7
 8005e76:	bd80      	pop	{r7, pc}
 8005e78:	2000048c 	.word	0x2000048c
 8005e7c:	40000400 	.word	0x40000400

08005e80 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b08c      	sub	sp, #48	@ 0x30
 8005e84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8005e86:	f107 030c 	add.w	r3, r7, #12
 8005e8a:	2224      	movs	r2, #36	@ 0x24
 8005e8c:	2100      	movs	r1, #0
 8005e8e:	4618      	mov	r0, r3
 8005e90:	f006 f842 	bl	800bf18 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005e94:	1d3b      	adds	r3, r7, #4
 8005e96:	2200      	movs	r2, #0
 8005e98:	601a      	str	r2, [r3, #0]
 8005e9a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8005e9c:	4b20      	ldr	r3, [pc, #128]	@ (8005f20 <MX_TIM4_Init+0xa0>)
 8005e9e:	4a21      	ldr	r2, [pc, #132]	@ (8005f24 <MX_TIM4_Init+0xa4>)
 8005ea0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 2-1;
 8005ea2:	4b1f      	ldr	r3, [pc, #124]	@ (8005f20 <MX_TIM4_Init+0xa0>)
 8005ea4:	2201      	movs	r2, #1
 8005ea6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005ea8:	4b1d      	ldr	r3, [pc, #116]	@ (8005f20 <MX_TIM4_Init+0xa0>)
 8005eaa:	2200      	movs	r2, #0
 8005eac:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8005eae:	4b1c      	ldr	r3, [pc, #112]	@ (8005f20 <MX_TIM4_Init+0xa0>)
 8005eb0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005eb4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005eb6:	4b1a      	ldr	r3, [pc, #104]	@ (8005f20 <MX_TIM4_Init+0xa0>)
 8005eb8:	2200      	movs	r2, #0
 8005eba:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005ebc:	4b18      	ldr	r3, [pc, #96]	@ (8005f20 <MX_TIM4_Init+0xa0>)
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005eca:	2301      	movs	r3, #1
 8005ecc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005ece:	2300      	movs	r3, #0
 8005ed0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005eda:	2301      	movs	r3, #1
 8005edc:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005ede:	2300      	movs	r3, #0
 8005ee0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8005ee6:	f107 030c 	add.w	r3, r7, #12
 8005eea:	4619      	mov	r1, r3
 8005eec:	480c      	ldr	r0, [pc, #48]	@ (8005f20 <MX_TIM4_Init+0xa0>)
 8005eee:	f003 fa83 	bl	80093f8 <HAL_TIM_Encoder_Init>
 8005ef2:	4603      	mov	r3, r0
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d001      	beq.n	8005efc <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8005ef8:	f7ff fb5e 	bl	80055b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005efc:	2300      	movs	r3, #0
 8005efe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005f00:	2300      	movs	r3, #0
 8005f02:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005f04:	1d3b      	adds	r3, r7, #4
 8005f06:	4619      	mov	r1, r3
 8005f08:	4805      	ldr	r0, [pc, #20]	@ (8005f20 <MX_TIM4_Init+0xa0>)
 8005f0a:	f004 f84f 	bl	8009fac <HAL_TIMEx_MasterConfigSynchronization>
 8005f0e:	4603      	mov	r3, r0
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d001      	beq.n	8005f18 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8005f14:	f7ff fb50 	bl	80055b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8005f18:	bf00      	nop
 8005f1a:	3730      	adds	r7, #48	@ 0x30
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bd80      	pop	{r7, pc}
 8005f20:	200004d4 	.word	0x200004d4
 8005f24:	40000800 	.word	0x40000800

08005f28 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b08e      	sub	sp, #56	@ 0x38
 8005f2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005f2e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005f32:	2200      	movs	r2, #0
 8005f34:	601a      	str	r2, [r3, #0]
 8005f36:	605a      	str	r2, [r3, #4]
 8005f38:	609a      	str	r2, [r3, #8]
 8005f3a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005f3c:	f107 0320 	add.w	r3, r7, #32
 8005f40:	2200      	movs	r2, #0
 8005f42:	601a      	str	r2, [r3, #0]
 8005f44:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005f46:	1d3b      	adds	r3, r7, #4
 8005f48:	2200      	movs	r2, #0
 8005f4a:	601a      	str	r2, [r3, #0]
 8005f4c:	605a      	str	r2, [r3, #4]
 8005f4e:	609a      	str	r2, [r3, #8]
 8005f50:	60da      	str	r2, [r3, #12]
 8005f52:	611a      	str	r2, [r3, #16]
 8005f54:	615a      	str	r2, [r3, #20]
 8005f56:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8005f58:	4b2c      	ldr	r3, [pc, #176]	@ (800600c <MX_TIM5_Init+0xe4>)
 8005f5a:	4a2d      	ldr	r2, [pc, #180]	@ (8006010 <MX_TIM5_Init+0xe8>)
 8005f5c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 168-1;
 8005f5e:	4b2b      	ldr	r3, [pc, #172]	@ (800600c <MX_TIM5_Init+0xe4>)
 8005f60:	22a7      	movs	r2, #167	@ 0xa7
 8005f62:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005f64:	4b29      	ldr	r3, [pc, #164]	@ (800600c <MX_TIM5_Init+0xe4>)
 8005f66:	2200      	movs	r2, #0
 8005f68:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1000-1;
 8005f6a:	4b28      	ldr	r3, [pc, #160]	@ (800600c <MX_TIM5_Init+0xe4>)
 8005f6c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8005f70:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005f72:	4b26      	ldr	r3, [pc, #152]	@ (800600c <MX_TIM5_Init+0xe4>)
 8005f74:	2200      	movs	r2, #0
 8005f76:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005f78:	4b24      	ldr	r3, [pc, #144]	@ (800600c <MX_TIM5_Init+0xe4>)
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8005f7e:	4823      	ldr	r0, [pc, #140]	@ (800600c <MX_TIM5_Init+0xe4>)
 8005f80:	f003 f8ca 	bl	8009118 <HAL_TIM_Base_Init>
 8005f84:	4603      	mov	r3, r0
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d001      	beq.n	8005f8e <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8005f8a:	f7ff fb15 	bl	80055b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005f8e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005f92:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8005f94:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005f98:	4619      	mov	r1, r3
 8005f9a:	481c      	ldr	r0, [pc, #112]	@ (800600c <MX_TIM5_Init+0xe4>)
 8005f9c:	f003 fc22 	bl	80097e4 <HAL_TIM_ConfigClockSource>
 8005fa0:	4603      	mov	r3, r0
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d001      	beq.n	8005faa <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8005fa6:	f7ff fb07 	bl	80055b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8005faa:	4818      	ldr	r0, [pc, #96]	@ (800600c <MX_TIM5_Init+0xe4>)
 8005fac:	f003 f903 	bl	80091b6 <HAL_TIM_PWM_Init>
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d001      	beq.n	8005fba <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8005fb6:	f7ff faff 	bl	80055b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005fba:	2300      	movs	r3, #0
 8005fbc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8005fc2:	f107 0320 	add.w	r3, r7, #32
 8005fc6:	4619      	mov	r1, r3
 8005fc8:	4810      	ldr	r0, [pc, #64]	@ (800600c <MX_TIM5_Init+0xe4>)
 8005fca:	f003 ffef 	bl	8009fac <HAL_TIMEx_MasterConfigSynchronization>
 8005fce:	4603      	mov	r3, r0
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d001      	beq.n	8005fd8 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8005fd4:	f7ff faf0 	bl	80055b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005fd8:	2360      	movs	r3, #96	@ 0x60
 8005fda:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005fdc:	2300      	movs	r3, #0
 8005fde:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005fe8:	1d3b      	adds	r3, r7, #4
 8005fea:	2208      	movs	r2, #8
 8005fec:	4619      	mov	r1, r3
 8005fee:	4807      	ldr	r0, [pc, #28]	@ (800600c <MX_TIM5_Init+0xe4>)
 8005ff0:	f003 fb36 	bl	8009660 <HAL_TIM_PWM_ConfigChannel>
 8005ff4:	4603      	mov	r3, r0
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d001      	beq.n	8005ffe <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 8005ffa:	f7ff fadd 	bl	80055b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8005ffe:	4803      	ldr	r0, [pc, #12]	@ (800600c <MX_TIM5_Init+0xe4>)
 8006000:	f000 fb6c 	bl	80066dc <HAL_TIM_MspPostInit>

}
 8006004:	bf00      	nop
 8006006:	3738      	adds	r7, #56	@ 0x38
 8006008:	46bd      	mov	sp, r7
 800600a:	bd80      	pop	{r7, pc}
 800600c:	2000051c 	.word	0x2000051c
 8006010:	40000c00 	.word	0x40000c00

08006014 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b096      	sub	sp, #88	@ 0x58
 8006018:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800601a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800601e:	2200      	movs	r2, #0
 8006020:	601a      	str	r2, [r3, #0]
 8006022:	605a      	str	r2, [r3, #4]
 8006024:	609a      	str	r2, [r3, #8]
 8006026:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006028:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800602c:	2200      	movs	r2, #0
 800602e:	601a      	str	r2, [r3, #0]
 8006030:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006032:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006036:	2200      	movs	r2, #0
 8006038:	601a      	str	r2, [r3, #0]
 800603a:	605a      	str	r2, [r3, #4]
 800603c:	609a      	str	r2, [r3, #8]
 800603e:	60da      	str	r2, [r3, #12]
 8006040:	611a      	str	r2, [r3, #16]
 8006042:	615a      	str	r2, [r3, #20]
 8006044:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8006046:	1d3b      	adds	r3, r7, #4
 8006048:	2220      	movs	r2, #32
 800604a:	2100      	movs	r1, #0
 800604c:	4618      	mov	r0, r3
 800604e:	f005 ff63 	bl	800bf18 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8006052:	4b3e      	ldr	r3, [pc, #248]	@ (800614c <MX_TIM8_Init+0x138>)
 8006054:	4a3e      	ldr	r2, [pc, #248]	@ (8006150 <MX_TIM8_Init+0x13c>)
 8006056:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 168-1;
 8006058:	4b3c      	ldr	r3, [pc, #240]	@ (800614c <MX_TIM8_Init+0x138>)
 800605a:	22a7      	movs	r2, #167	@ 0xa7
 800605c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800605e:	4b3b      	ldr	r3, [pc, #236]	@ (800614c <MX_TIM8_Init+0x138>)
 8006060:	2200      	movs	r2, #0
 8006062:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1000-1;
 8006064:	4b39      	ldr	r3, [pc, #228]	@ (800614c <MX_TIM8_Init+0x138>)
 8006066:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800606a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800606c:	4b37      	ldr	r3, [pc, #220]	@ (800614c <MX_TIM8_Init+0x138>)
 800606e:	2200      	movs	r2, #0
 8006070:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8006072:	4b36      	ldr	r3, [pc, #216]	@ (800614c <MX_TIM8_Init+0x138>)
 8006074:	2200      	movs	r2, #0
 8006076:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006078:	4b34      	ldr	r3, [pc, #208]	@ (800614c <MX_TIM8_Init+0x138>)
 800607a:	2200      	movs	r2, #0
 800607c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800607e:	4833      	ldr	r0, [pc, #204]	@ (800614c <MX_TIM8_Init+0x138>)
 8006080:	f003 f84a 	bl	8009118 <HAL_TIM_Base_Init>
 8006084:	4603      	mov	r3, r0
 8006086:	2b00      	cmp	r3, #0
 8006088:	d001      	beq.n	800608e <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 800608a:	f7ff fa95 	bl	80055b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800608e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006092:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8006094:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8006098:	4619      	mov	r1, r3
 800609a:	482c      	ldr	r0, [pc, #176]	@ (800614c <MX_TIM8_Init+0x138>)
 800609c:	f003 fba2 	bl	80097e4 <HAL_TIM_ConfigClockSource>
 80060a0:	4603      	mov	r3, r0
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d001      	beq.n	80060aa <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 80060a6:	f7ff fa87 	bl	80055b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80060aa:	4828      	ldr	r0, [pc, #160]	@ (800614c <MX_TIM8_Init+0x138>)
 80060ac:	f003 f883 	bl	80091b6 <HAL_TIM_PWM_Init>
 80060b0:	4603      	mov	r3, r0
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d001      	beq.n	80060ba <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 80060b6:	f7ff fa7f 	bl	80055b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80060ba:	2300      	movs	r3, #0
 80060bc:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80060be:	2300      	movs	r3, #0
 80060c0:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80060c2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80060c6:	4619      	mov	r1, r3
 80060c8:	4820      	ldr	r0, [pc, #128]	@ (800614c <MX_TIM8_Init+0x138>)
 80060ca:	f003 ff6f 	bl	8009fac <HAL_TIMEx_MasterConfigSynchronization>
 80060ce:	4603      	mov	r3, r0
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d001      	beq.n	80060d8 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 80060d4:	f7ff fa70 	bl	80055b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80060d8:	2360      	movs	r3, #96	@ 0x60
 80060da:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80060dc:	2300      	movs	r3, #0
 80060de:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80060e0:	2300      	movs	r3, #0
 80060e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80060e4:	2300      	movs	r3, #0
 80060e6:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80060e8:	2300      	movs	r3, #0
 80060ea:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80060ec:	2300      	movs	r3, #0
 80060ee:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80060f0:	2300      	movs	r3, #0
 80060f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80060f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80060f8:	2200      	movs	r2, #0
 80060fa:	4619      	mov	r1, r3
 80060fc:	4813      	ldr	r0, [pc, #76]	@ (800614c <MX_TIM8_Init+0x138>)
 80060fe:	f003 faaf 	bl	8009660 <HAL_TIM_PWM_ConfigChannel>
 8006102:	4603      	mov	r3, r0
 8006104:	2b00      	cmp	r3, #0
 8006106:	d001      	beq.n	800610c <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8006108:	f7ff fa56 	bl	80055b8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800610c:	2300      	movs	r3, #0
 800610e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8006110:	2300      	movs	r3, #0
 8006112:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8006114:	2300      	movs	r3, #0
 8006116:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8006118:	2300      	movs	r3, #0
 800611a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800611c:	2300      	movs	r3, #0
 800611e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8006120:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006124:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006126:	2300      	movs	r3, #0
 8006128:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800612a:	1d3b      	adds	r3, r7, #4
 800612c:	4619      	mov	r1, r3
 800612e:	4807      	ldr	r0, [pc, #28]	@ (800614c <MX_TIM8_Init+0x138>)
 8006130:	f003 ffb8 	bl	800a0a4 <HAL_TIMEx_ConfigBreakDeadTime>
 8006134:	4603      	mov	r3, r0
 8006136:	2b00      	cmp	r3, #0
 8006138:	d001      	beq.n	800613e <MX_TIM8_Init+0x12a>
  {
    Error_Handler();
 800613a:	f7ff fa3d 	bl	80055b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800613e:	4803      	ldr	r0, [pc, #12]	@ (800614c <MX_TIM8_Init+0x138>)
 8006140:	f000 facc 	bl	80066dc <HAL_TIM_MspPostInit>

}
 8006144:	bf00      	nop
 8006146:	3758      	adds	r7, #88	@ 0x58
 8006148:	46bd      	mov	sp, r7
 800614a:	bd80      	pop	{r7, pc}
 800614c:	20000564 	.word	0x20000564
 8006150:	40010400 	.word	0x40010400

08006154 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b08c      	sub	sp, #48	@ 0x30
 8006158:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800615a:	f107 0320 	add.w	r3, r7, #32
 800615e:	2200      	movs	r2, #0
 8006160:	601a      	str	r2, [r3, #0]
 8006162:	605a      	str	r2, [r3, #4]
 8006164:	609a      	str	r2, [r3, #8]
 8006166:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006168:	1d3b      	adds	r3, r7, #4
 800616a:	2200      	movs	r2, #0
 800616c:	601a      	str	r2, [r3, #0]
 800616e:	605a      	str	r2, [r3, #4]
 8006170:	609a      	str	r2, [r3, #8]
 8006172:	60da      	str	r2, [r3, #12]
 8006174:	611a      	str	r2, [r3, #16]
 8006176:	615a      	str	r2, [r3, #20]
 8006178:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 800617a:	4b25      	ldr	r3, [pc, #148]	@ (8006210 <MX_TIM9_Init+0xbc>)
 800617c:	4a25      	ldr	r2, [pc, #148]	@ (8006214 <MX_TIM9_Init+0xc0>)
 800617e:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 168-1;
 8006180:	4b23      	ldr	r3, [pc, #140]	@ (8006210 <MX_TIM9_Init+0xbc>)
 8006182:	22a7      	movs	r2, #167	@ 0xa7
 8006184:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006186:	4b22      	ldr	r3, [pc, #136]	@ (8006210 <MX_TIM9_Init+0xbc>)
 8006188:	2200      	movs	r2, #0
 800618a:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 1000-1;
 800618c:	4b20      	ldr	r3, [pc, #128]	@ (8006210 <MX_TIM9_Init+0xbc>)
 800618e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8006192:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006194:	4b1e      	ldr	r3, [pc, #120]	@ (8006210 <MX_TIM9_Init+0xbc>)
 8006196:	2200      	movs	r2, #0
 8006198:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800619a:	4b1d      	ldr	r3, [pc, #116]	@ (8006210 <MX_TIM9_Init+0xbc>)
 800619c:	2200      	movs	r2, #0
 800619e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80061a0:	481b      	ldr	r0, [pc, #108]	@ (8006210 <MX_TIM9_Init+0xbc>)
 80061a2:	f002 ffb9 	bl	8009118 <HAL_TIM_Base_Init>
 80061a6:	4603      	mov	r3, r0
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d001      	beq.n	80061b0 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 80061ac:	f7ff fa04 	bl	80055b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80061b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80061b4:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 80061b6:	f107 0320 	add.w	r3, r7, #32
 80061ba:	4619      	mov	r1, r3
 80061bc:	4814      	ldr	r0, [pc, #80]	@ (8006210 <MX_TIM9_Init+0xbc>)
 80061be:	f003 fb11 	bl	80097e4 <HAL_TIM_ConfigClockSource>
 80061c2:	4603      	mov	r3, r0
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d001      	beq.n	80061cc <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 80061c8:	f7ff f9f6 	bl	80055b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 80061cc:	4810      	ldr	r0, [pc, #64]	@ (8006210 <MX_TIM9_Init+0xbc>)
 80061ce:	f002 fff2 	bl	80091b6 <HAL_TIM_PWM_Init>
 80061d2:	4603      	mov	r3, r0
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d001      	beq.n	80061dc <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 80061d8:	f7ff f9ee 	bl	80055b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80061dc:	2360      	movs	r3, #96	@ 0x60
 80061de:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80061e0:	2300      	movs	r3, #0
 80061e2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80061e4:	2300      	movs	r3, #0
 80061e6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80061e8:	2300      	movs	r3, #0
 80061ea:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80061ec:	1d3b      	adds	r3, r7, #4
 80061ee:	2200      	movs	r2, #0
 80061f0:	4619      	mov	r1, r3
 80061f2:	4807      	ldr	r0, [pc, #28]	@ (8006210 <MX_TIM9_Init+0xbc>)
 80061f4:	f003 fa34 	bl	8009660 <HAL_TIM_PWM_ConfigChannel>
 80061f8:	4603      	mov	r3, r0
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d001      	beq.n	8006202 <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 80061fe:	f7ff f9db 	bl	80055b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8006202:	4803      	ldr	r0, [pc, #12]	@ (8006210 <MX_TIM9_Init+0xbc>)
 8006204:	f000 fa6a 	bl	80066dc <HAL_TIM_MspPostInit>

}
 8006208:	bf00      	nop
 800620a:	3730      	adds	r7, #48	@ 0x30
 800620c:	46bd      	mov	sp, r7
 800620e:	bd80      	pop	{r7, pc}
 8006210:	200005ac 	.word	0x200005ac
 8006214:	40014000 	.word	0x40014000

08006218 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b088      	sub	sp, #32
 800621c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800621e:	1d3b      	adds	r3, r7, #4
 8006220:	2200      	movs	r2, #0
 8006222:	601a      	str	r2, [r3, #0]
 8006224:	605a      	str	r2, [r3, #4]
 8006226:	609a      	str	r2, [r3, #8]
 8006228:	60da      	str	r2, [r3, #12]
 800622a:	611a      	str	r2, [r3, #16]
 800622c:	615a      	str	r2, [r3, #20]
 800622e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8006230:	4b1e      	ldr	r3, [pc, #120]	@ (80062ac <MX_TIM10_Init+0x94>)
 8006232:	4a1f      	ldr	r2, [pc, #124]	@ (80062b0 <MX_TIM10_Init+0x98>)
 8006234:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 168-1;
 8006236:	4b1d      	ldr	r3, [pc, #116]	@ (80062ac <MX_TIM10_Init+0x94>)
 8006238:	22a7      	movs	r2, #167	@ 0xa7
 800623a:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800623c:	4b1b      	ldr	r3, [pc, #108]	@ (80062ac <MX_TIM10_Init+0x94>)
 800623e:	2200      	movs	r2, #0
 8006240:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 1000-1;
 8006242:	4b1a      	ldr	r3, [pc, #104]	@ (80062ac <MX_TIM10_Init+0x94>)
 8006244:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8006248:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800624a:	4b18      	ldr	r3, [pc, #96]	@ (80062ac <MX_TIM10_Init+0x94>)
 800624c:	2200      	movs	r2, #0
 800624e:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006250:	4b16      	ldr	r3, [pc, #88]	@ (80062ac <MX_TIM10_Init+0x94>)
 8006252:	2200      	movs	r2, #0
 8006254:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8006256:	4815      	ldr	r0, [pc, #84]	@ (80062ac <MX_TIM10_Init+0x94>)
 8006258:	f002 ff5e 	bl	8009118 <HAL_TIM_Base_Init>
 800625c:	4603      	mov	r3, r0
 800625e:	2b00      	cmp	r3, #0
 8006260:	d001      	beq.n	8006266 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 8006262:	f7ff f9a9 	bl	80055b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8006266:	4811      	ldr	r0, [pc, #68]	@ (80062ac <MX_TIM10_Init+0x94>)
 8006268:	f002 ffa5 	bl	80091b6 <HAL_TIM_PWM_Init>
 800626c:	4603      	mov	r3, r0
 800626e:	2b00      	cmp	r3, #0
 8006270:	d001      	beq.n	8006276 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 8006272:	f7ff f9a1 	bl	80055b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006276:	2360      	movs	r3, #96	@ 0x60
 8006278:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800627a:	2300      	movs	r3, #0
 800627c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800627e:	2300      	movs	r3, #0
 8006280:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006282:	2300      	movs	r3, #0
 8006284:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006286:	1d3b      	adds	r3, r7, #4
 8006288:	2200      	movs	r2, #0
 800628a:	4619      	mov	r1, r3
 800628c:	4807      	ldr	r0, [pc, #28]	@ (80062ac <MX_TIM10_Init+0x94>)
 800628e:	f003 f9e7 	bl	8009660 <HAL_TIM_PWM_ConfigChannel>
 8006292:	4603      	mov	r3, r0
 8006294:	2b00      	cmp	r3, #0
 8006296:	d001      	beq.n	800629c <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8006298:	f7ff f98e 	bl	80055b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 800629c:	4803      	ldr	r0, [pc, #12]	@ (80062ac <MX_TIM10_Init+0x94>)
 800629e:	f000 fa1d 	bl	80066dc <HAL_TIM_MspPostInit>

}
 80062a2:	bf00      	nop
 80062a4:	3720      	adds	r7, #32
 80062a6:	46bd      	mov	sp, r7
 80062a8:	bd80      	pop	{r7, pc}
 80062aa:	bf00      	nop
 80062ac:	200005f4 	.word	0x200005f4
 80062b0:	40014400 	.word	0x40014400

080062b4 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b088      	sub	sp, #32
 80062b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80062ba:	1d3b      	adds	r3, r7, #4
 80062bc:	2200      	movs	r2, #0
 80062be:	601a      	str	r2, [r3, #0]
 80062c0:	605a      	str	r2, [r3, #4]
 80062c2:	609a      	str	r2, [r3, #8]
 80062c4:	60da      	str	r2, [r3, #12]
 80062c6:	611a      	str	r2, [r3, #16]
 80062c8:	615a      	str	r2, [r3, #20]
 80062ca:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 80062cc:	4b1e      	ldr	r3, [pc, #120]	@ (8006348 <MX_TIM13_Init+0x94>)
 80062ce:	4a1f      	ldr	r2, [pc, #124]	@ (800634c <MX_TIM13_Init+0x98>)
 80062d0:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 0;
 80062d2:	4b1d      	ldr	r3, [pc, #116]	@ (8006348 <MX_TIM13_Init+0x94>)
 80062d4:	2200      	movs	r2, #0
 80062d6:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 80062d8:	4b1b      	ldr	r3, [pc, #108]	@ (8006348 <MX_TIM13_Init+0x94>)
 80062da:	2200      	movs	r2, #0
 80062dc:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 65535;
 80062de:	4b1a      	ldr	r3, [pc, #104]	@ (8006348 <MX_TIM13_Init+0x94>)
 80062e0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80062e4:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80062e6:	4b18      	ldr	r3, [pc, #96]	@ (8006348 <MX_TIM13_Init+0x94>)
 80062e8:	2200      	movs	r2, #0
 80062ea:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80062ec:	4b16      	ldr	r3, [pc, #88]	@ (8006348 <MX_TIM13_Init+0x94>)
 80062ee:	2200      	movs	r2, #0
 80062f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 80062f2:	4815      	ldr	r0, [pc, #84]	@ (8006348 <MX_TIM13_Init+0x94>)
 80062f4:	f002 ff10 	bl	8009118 <HAL_TIM_Base_Init>
 80062f8:	4603      	mov	r3, r0
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d001      	beq.n	8006302 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 80062fe:	f7ff f95b 	bl	80055b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8006302:	4811      	ldr	r0, [pc, #68]	@ (8006348 <MX_TIM13_Init+0x94>)
 8006304:	f002 ff57 	bl	80091b6 <HAL_TIM_PWM_Init>
 8006308:	4603      	mov	r3, r0
 800630a:	2b00      	cmp	r3, #0
 800630c:	d001      	beq.n	8006312 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 800630e:	f7ff f953 	bl	80055b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006312:	2360      	movs	r3, #96	@ 0x60
 8006314:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8006316:	2300      	movs	r3, #0
 8006318:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800631a:	2300      	movs	r3, #0
 800631c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800631e:	2300      	movs	r3, #0
 8006320:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006322:	1d3b      	adds	r3, r7, #4
 8006324:	2200      	movs	r2, #0
 8006326:	4619      	mov	r1, r3
 8006328:	4807      	ldr	r0, [pc, #28]	@ (8006348 <MX_TIM13_Init+0x94>)
 800632a:	f003 f999 	bl	8009660 <HAL_TIM_PWM_ConfigChannel>
 800632e:	4603      	mov	r3, r0
 8006330:	2b00      	cmp	r3, #0
 8006332:	d001      	beq.n	8006338 <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 8006334:	f7ff f940 	bl	80055b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8006338:	4803      	ldr	r0, [pc, #12]	@ (8006348 <MX_TIM13_Init+0x94>)
 800633a:	f000 f9cf 	bl	80066dc <HAL_TIM_MspPostInit>

}
 800633e:	bf00      	nop
 8006340:	3720      	adds	r7, #32
 8006342:	46bd      	mov	sp, r7
 8006344:	bd80      	pop	{r7, pc}
 8006346:	bf00      	nop
 8006348:	2000063c 	.word	0x2000063c
 800634c:	40001c00 	.word	0x40001c00

08006350 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8006350:	b580      	push	{r7, lr}
 8006352:	b088      	sub	sp, #32
 8006354:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8006356:	1d3b      	adds	r3, r7, #4
 8006358:	2200      	movs	r2, #0
 800635a:	601a      	str	r2, [r3, #0]
 800635c:	605a      	str	r2, [r3, #4]
 800635e:	609a      	str	r2, [r3, #8]
 8006360:	60da      	str	r2, [r3, #12]
 8006362:	611a      	str	r2, [r3, #16]
 8006364:	615a      	str	r2, [r3, #20]
 8006366:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8006368:	4b1e      	ldr	r3, [pc, #120]	@ (80063e4 <MX_TIM14_Init+0x94>)
 800636a:	4a1f      	ldr	r2, [pc, #124]	@ (80063e8 <MX_TIM14_Init+0x98>)
 800636c:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 84-1;
 800636e:	4b1d      	ldr	r3, [pc, #116]	@ (80063e4 <MX_TIM14_Init+0x94>)
 8006370:	2253      	movs	r2, #83	@ 0x53
 8006372:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006374:	4b1b      	ldr	r3, [pc, #108]	@ (80063e4 <MX_TIM14_Init+0x94>)
 8006376:	2200      	movs	r2, #0
 8006378:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 40000-1;
 800637a:	4b1a      	ldr	r3, [pc, #104]	@ (80063e4 <MX_TIM14_Init+0x94>)
 800637c:	f649 423f 	movw	r2, #39999	@ 0x9c3f
 8006380:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006382:	4b18      	ldr	r3, [pc, #96]	@ (80063e4 <MX_TIM14_Init+0x94>)
 8006384:	2200      	movs	r2, #0
 8006386:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006388:	4b16      	ldr	r3, [pc, #88]	@ (80063e4 <MX_TIM14_Init+0x94>)
 800638a:	2200      	movs	r2, #0
 800638c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800638e:	4815      	ldr	r0, [pc, #84]	@ (80063e4 <MX_TIM14_Init+0x94>)
 8006390:	f002 fec2 	bl	8009118 <HAL_TIM_Base_Init>
 8006394:	4603      	mov	r3, r0
 8006396:	2b00      	cmp	r3, #0
 8006398:	d001      	beq.n	800639e <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 800639a:	f7ff f90d 	bl	80055b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 800639e:	4811      	ldr	r0, [pc, #68]	@ (80063e4 <MX_TIM14_Init+0x94>)
 80063a0:	f002 ff09 	bl	80091b6 <HAL_TIM_PWM_Init>
 80063a4:	4603      	mov	r3, r0
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d001      	beq.n	80063ae <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 80063aa:	f7ff f905 	bl	80055b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80063ae:	2360      	movs	r3, #96	@ 0x60
 80063b0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1000;
 80063b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80063b6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80063b8:	2300      	movs	r3, #0
 80063ba:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80063bc:	2300      	movs	r3, #0
 80063be:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80063c0:	1d3b      	adds	r3, r7, #4
 80063c2:	2200      	movs	r2, #0
 80063c4:	4619      	mov	r1, r3
 80063c6:	4807      	ldr	r0, [pc, #28]	@ (80063e4 <MX_TIM14_Init+0x94>)
 80063c8:	f003 f94a 	bl	8009660 <HAL_TIM_PWM_ConfigChannel>
 80063cc:	4603      	mov	r3, r0
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d001      	beq.n	80063d6 <MX_TIM14_Init+0x86>
  {
    Error_Handler();
 80063d2:	f7ff f8f1 	bl	80055b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 80063d6:	4803      	ldr	r0, [pc, #12]	@ (80063e4 <MX_TIM14_Init+0x94>)
 80063d8:	f000 f980 	bl	80066dc <HAL_TIM_MspPostInit>

}
 80063dc:	bf00      	nop
 80063de:	3720      	adds	r7, #32
 80063e0:	46bd      	mov	sp, r7
 80063e2:	bd80      	pop	{r7, pc}
 80063e4:	20000684 	.word	0x20000684
 80063e8:	40002000 	.word	0x40002000

080063ec <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b090      	sub	sp, #64	@ 0x40
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80063f4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80063f8:	2200      	movs	r2, #0
 80063fa:	601a      	str	r2, [r3, #0]
 80063fc:	605a      	str	r2, [r3, #4]
 80063fe:	609a      	str	r2, [r3, #8]
 8006400:	60da      	str	r2, [r3, #12]
 8006402:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4a65      	ldr	r2, [pc, #404]	@ (80065a0 <HAL_TIM_Encoder_MspInit+0x1b4>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d12d      	bne.n	800646a <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800640e:	2300      	movs	r3, #0
 8006410:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006412:	4b64      	ldr	r3, [pc, #400]	@ (80065a4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8006414:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006416:	4a63      	ldr	r2, [pc, #396]	@ (80065a4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8006418:	f043 0301 	orr.w	r3, r3, #1
 800641c:	6453      	str	r3, [r2, #68]	@ 0x44
 800641e:	4b61      	ldr	r3, [pc, #388]	@ (80065a4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8006420:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006422:	f003 0301 	and.w	r3, r3, #1
 8006426:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006428:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800642a:	2300      	movs	r3, #0
 800642c:	627b      	str	r3, [r7, #36]	@ 0x24
 800642e:	4b5d      	ldr	r3, [pc, #372]	@ (80065a4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8006430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006432:	4a5c      	ldr	r2, [pc, #368]	@ (80065a4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8006434:	f043 0310 	orr.w	r3, r3, #16
 8006438:	6313      	str	r3, [r2, #48]	@ 0x30
 800643a:	4b5a      	ldr	r3, [pc, #360]	@ (80065a4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 800643c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800643e:	f003 0310 	and.w	r3, r3, #16
 8006442:	627b      	str	r3, [r7, #36]	@ 0x24
 8006444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = M1_E1_Pin|M1_E2_Pin;
 8006446:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 800644a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800644c:	2302      	movs	r3, #2
 800644e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006450:	2300      	movs	r3, #0
 8006452:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006454:	2300      	movs	r3, #0
 8006456:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006458:	2301      	movs	r3, #1
 800645a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800645c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8006460:	4619      	mov	r1, r3
 8006462:	4851      	ldr	r0, [pc, #324]	@ (80065a8 <HAL_TIM_Encoder_MspInit+0x1bc>)
 8006464:	f001 f826 	bl	80074b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8006468:	e095      	b.n	8006596 <HAL_TIM_Encoder_MspInit+0x1aa>
  else if(tim_encoderHandle->Instance==TIM2)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006472:	d12c      	bne.n	80064ce <HAL_TIM_Encoder_MspInit+0xe2>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006474:	2300      	movs	r3, #0
 8006476:	623b      	str	r3, [r7, #32]
 8006478:	4b4a      	ldr	r3, [pc, #296]	@ (80065a4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 800647a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800647c:	4a49      	ldr	r2, [pc, #292]	@ (80065a4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 800647e:	f043 0301 	orr.w	r3, r3, #1
 8006482:	6413      	str	r3, [r2, #64]	@ 0x40
 8006484:	4b47      	ldr	r3, [pc, #284]	@ (80065a4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8006486:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006488:	f003 0301 	and.w	r3, r3, #1
 800648c:	623b      	str	r3, [r7, #32]
 800648e:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006490:	2300      	movs	r3, #0
 8006492:	61fb      	str	r3, [r7, #28]
 8006494:	4b43      	ldr	r3, [pc, #268]	@ (80065a4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8006496:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006498:	4a42      	ldr	r2, [pc, #264]	@ (80065a4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 800649a:	f043 0301 	orr.w	r3, r3, #1
 800649e:	6313      	str	r3, [r2, #48]	@ 0x30
 80064a0:	4b40      	ldr	r3, [pc, #256]	@ (80065a4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80064a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064a4:	f003 0301 	and.w	r3, r3, #1
 80064a8:	61fb      	str	r3, [r7, #28]
 80064aa:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = M4_E1_Pin|M4_E2_Pin;
 80064ac:	2303      	movs	r3, #3
 80064ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80064b0:	2302      	movs	r3, #2
 80064b2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80064b4:	2300      	movs	r3, #0
 80064b6:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80064b8:	2300      	movs	r3, #0
 80064ba:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80064bc:	2301      	movs	r3, #1
 80064be:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80064c0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80064c4:	4619      	mov	r1, r3
 80064c6:	4839      	ldr	r0, [pc, #228]	@ (80065ac <HAL_TIM_Encoder_MspInit+0x1c0>)
 80064c8:	f000 fff4 	bl	80074b4 <HAL_GPIO_Init>
}
 80064cc:	e063      	b.n	8006596 <HAL_TIM_Encoder_MspInit+0x1aa>
  else if(tim_encoderHandle->Instance==TIM3)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	4a37      	ldr	r2, [pc, #220]	@ (80065b0 <HAL_TIM_Encoder_MspInit+0x1c4>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d12c      	bne.n	8006532 <HAL_TIM_Encoder_MspInit+0x146>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80064d8:	2300      	movs	r3, #0
 80064da:	61bb      	str	r3, [r7, #24]
 80064dc:	4b31      	ldr	r3, [pc, #196]	@ (80065a4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80064de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064e0:	4a30      	ldr	r2, [pc, #192]	@ (80065a4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80064e2:	f043 0302 	orr.w	r3, r3, #2
 80064e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80064e8:	4b2e      	ldr	r3, [pc, #184]	@ (80065a4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80064ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064ec:	f003 0302 	and.w	r3, r3, #2
 80064f0:	61bb      	str	r3, [r7, #24]
 80064f2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80064f4:	2300      	movs	r3, #0
 80064f6:	617b      	str	r3, [r7, #20]
 80064f8:	4b2a      	ldr	r3, [pc, #168]	@ (80065a4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80064fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064fc:	4a29      	ldr	r2, [pc, #164]	@ (80065a4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80064fe:	f043 0301 	orr.w	r3, r3, #1
 8006502:	6313      	str	r3, [r2, #48]	@ 0x30
 8006504:	4b27      	ldr	r3, [pc, #156]	@ (80065a4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8006506:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006508:	f003 0301 	and.w	r3, r3, #1
 800650c:	617b      	str	r3, [r7, #20]
 800650e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = M3_E1_Pin|M3_E2_Pin;
 8006510:	23c0      	movs	r3, #192	@ 0xc0
 8006512:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006514:	2302      	movs	r3, #2
 8006516:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006518:	2300      	movs	r3, #0
 800651a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800651c:	2300      	movs	r3, #0
 800651e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8006520:	2302      	movs	r3, #2
 8006522:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006524:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8006528:	4619      	mov	r1, r3
 800652a:	4820      	ldr	r0, [pc, #128]	@ (80065ac <HAL_TIM_Encoder_MspInit+0x1c0>)
 800652c:	f000 ffc2 	bl	80074b4 <HAL_GPIO_Init>
}
 8006530:	e031      	b.n	8006596 <HAL_TIM_Encoder_MspInit+0x1aa>
  else if(tim_encoderHandle->Instance==TIM4)
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	4a1f      	ldr	r2, [pc, #124]	@ (80065b4 <HAL_TIM_Encoder_MspInit+0x1c8>)
 8006538:	4293      	cmp	r3, r2
 800653a:	d12c      	bne.n	8006596 <HAL_TIM_Encoder_MspInit+0x1aa>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800653c:	2300      	movs	r3, #0
 800653e:	613b      	str	r3, [r7, #16]
 8006540:	4b18      	ldr	r3, [pc, #96]	@ (80065a4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8006542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006544:	4a17      	ldr	r2, [pc, #92]	@ (80065a4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8006546:	f043 0304 	orr.w	r3, r3, #4
 800654a:	6413      	str	r3, [r2, #64]	@ 0x40
 800654c:	4b15      	ldr	r3, [pc, #84]	@ (80065a4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 800654e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006550:	f003 0304 	and.w	r3, r3, #4
 8006554:	613b      	str	r3, [r7, #16]
 8006556:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006558:	2300      	movs	r3, #0
 800655a:	60fb      	str	r3, [r7, #12]
 800655c:	4b11      	ldr	r3, [pc, #68]	@ (80065a4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 800655e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006560:	4a10      	ldr	r2, [pc, #64]	@ (80065a4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8006562:	f043 0308 	orr.w	r3, r3, #8
 8006566:	6313      	str	r3, [r2, #48]	@ 0x30
 8006568:	4b0e      	ldr	r3, [pc, #56]	@ (80065a4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 800656a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800656c:	f003 0308 	and.w	r3, r3, #8
 8006570:	60fb      	str	r3, [r7, #12]
 8006572:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = M2_E1_Pin|M2_E2_Pin;
 8006574:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8006578:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800657a:	2302      	movs	r3, #2
 800657c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800657e:	2300      	movs	r3, #0
 8006580:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006582:	2300      	movs	r3, #0
 8006584:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8006586:	2302      	movs	r3, #2
 8006588:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800658a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800658e:	4619      	mov	r1, r3
 8006590:	4809      	ldr	r0, [pc, #36]	@ (80065b8 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8006592:	f000 ff8f 	bl	80074b4 <HAL_GPIO_Init>
}
 8006596:	bf00      	nop
 8006598:	3740      	adds	r7, #64	@ 0x40
 800659a:	46bd      	mov	sp, r7
 800659c:	bd80      	pop	{r7, pc}
 800659e:	bf00      	nop
 80065a0:	40010000 	.word	0x40010000
 80065a4:	40023800 	.word	0x40023800
 80065a8:	40021000 	.word	0x40021000
 80065ac:	40020000 	.word	0x40020000
 80065b0:	40000400 	.word	0x40000400
 80065b4:	40000800 	.word	0x40000800
 80065b8:	40020c00 	.word	0x40020c00

080065bc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80065bc:	b480      	push	{r7}
 80065be:	b089      	sub	sp, #36	@ 0x24
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM5)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	4a3d      	ldr	r2, [pc, #244]	@ (80066c0 <HAL_TIM_Base_MspInit+0x104>)
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d10e      	bne.n	80065ec <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 80065ce:	2300      	movs	r3, #0
 80065d0:	61fb      	str	r3, [r7, #28]
 80065d2:	4b3c      	ldr	r3, [pc, #240]	@ (80066c4 <HAL_TIM_Base_MspInit+0x108>)
 80065d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065d6:	4a3b      	ldr	r2, [pc, #236]	@ (80066c4 <HAL_TIM_Base_MspInit+0x108>)
 80065d8:	f043 0308 	orr.w	r3, r3, #8
 80065dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80065de:	4b39      	ldr	r3, [pc, #228]	@ (80066c4 <HAL_TIM_Base_MspInit+0x108>)
 80065e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065e2:	f003 0308 	and.w	r3, r3, #8
 80065e6:	61fb      	str	r3, [r7, #28]
 80065e8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM14_CLK_ENABLE();
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 80065ea:	e062      	b.n	80066b2 <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM8)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4a35      	ldr	r2, [pc, #212]	@ (80066c8 <HAL_TIM_Base_MspInit+0x10c>)
 80065f2:	4293      	cmp	r3, r2
 80065f4:	d10e      	bne.n	8006614 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80065f6:	2300      	movs	r3, #0
 80065f8:	61bb      	str	r3, [r7, #24]
 80065fa:	4b32      	ldr	r3, [pc, #200]	@ (80066c4 <HAL_TIM_Base_MspInit+0x108>)
 80065fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065fe:	4a31      	ldr	r2, [pc, #196]	@ (80066c4 <HAL_TIM_Base_MspInit+0x108>)
 8006600:	f043 0302 	orr.w	r3, r3, #2
 8006604:	6453      	str	r3, [r2, #68]	@ 0x44
 8006606:	4b2f      	ldr	r3, [pc, #188]	@ (80066c4 <HAL_TIM_Base_MspInit+0x108>)
 8006608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800660a:	f003 0302 	and.w	r3, r3, #2
 800660e:	61bb      	str	r3, [r7, #24]
 8006610:	69bb      	ldr	r3, [r7, #24]
}
 8006612:	e04e      	b.n	80066b2 <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM9)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	4a2c      	ldr	r2, [pc, #176]	@ (80066cc <HAL_TIM_Base_MspInit+0x110>)
 800661a:	4293      	cmp	r3, r2
 800661c:	d10e      	bne.n	800663c <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800661e:	2300      	movs	r3, #0
 8006620:	617b      	str	r3, [r7, #20]
 8006622:	4b28      	ldr	r3, [pc, #160]	@ (80066c4 <HAL_TIM_Base_MspInit+0x108>)
 8006624:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006626:	4a27      	ldr	r2, [pc, #156]	@ (80066c4 <HAL_TIM_Base_MspInit+0x108>)
 8006628:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800662c:	6453      	str	r3, [r2, #68]	@ 0x44
 800662e:	4b25      	ldr	r3, [pc, #148]	@ (80066c4 <HAL_TIM_Base_MspInit+0x108>)
 8006630:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006632:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006636:	617b      	str	r3, [r7, #20]
 8006638:	697b      	ldr	r3, [r7, #20]
}
 800663a:	e03a      	b.n	80066b2 <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM10)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	4a23      	ldr	r2, [pc, #140]	@ (80066d0 <HAL_TIM_Base_MspInit+0x114>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d10e      	bne.n	8006664 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8006646:	2300      	movs	r3, #0
 8006648:	613b      	str	r3, [r7, #16]
 800664a:	4b1e      	ldr	r3, [pc, #120]	@ (80066c4 <HAL_TIM_Base_MspInit+0x108>)
 800664c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800664e:	4a1d      	ldr	r2, [pc, #116]	@ (80066c4 <HAL_TIM_Base_MspInit+0x108>)
 8006650:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006654:	6453      	str	r3, [r2, #68]	@ 0x44
 8006656:	4b1b      	ldr	r3, [pc, #108]	@ (80066c4 <HAL_TIM_Base_MspInit+0x108>)
 8006658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800665a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800665e:	613b      	str	r3, [r7, #16]
 8006660:	693b      	ldr	r3, [r7, #16]
}
 8006662:	e026      	b.n	80066b2 <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM13)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	4a1a      	ldr	r2, [pc, #104]	@ (80066d4 <HAL_TIM_Base_MspInit+0x118>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d10e      	bne.n	800668c <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM13_CLK_ENABLE();
 800666e:	2300      	movs	r3, #0
 8006670:	60fb      	str	r3, [r7, #12]
 8006672:	4b14      	ldr	r3, [pc, #80]	@ (80066c4 <HAL_TIM_Base_MspInit+0x108>)
 8006674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006676:	4a13      	ldr	r2, [pc, #76]	@ (80066c4 <HAL_TIM_Base_MspInit+0x108>)
 8006678:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800667c:	6413      	str	r3, [r2, #64]	@ 0x40
 800667e:	4b11      	ldr	r3, [pc, #68]	@ (80066c4 <HAL_TIM_Base_MspInit+0x108>)
 8006680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006682:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006686:	60fb      	str	r3, [r7, #12]
 8006688:	68fb      	ldr	r3, [r7, #12]
}
 800668a:	e012      	b.n	80066b2 <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM14)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4a11      	ldr	r2, [pc, #68]	@ (80066d8 <HAL_TIM_Base_MspInit+0x11c>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d10d      	bne.n	80066b2 <HAL_TIM_Base_MspInit+0xf6>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8006696:	2300      	movs	r3, #0
 8006698:	60bb      	str	r3, [r7, #8]
 800669a:	4b0a      	ldr	r3, [pc, #40]	@ (80066c4 <HAL_TIM_Base_MspInit+0x108>)
 800669c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800669e:	4a09      	ldr	r2, [pc, #36]	@ (80066c4 <HAL_TIM_Base_MspInit+0x108>)
 80066a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80066a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80066a6:	4b07      	ldr	r3, [pc, #28]	@ (80066c4 <HAL_TIM_Base_MspInit+0x108>)
 80066a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066ae:	60bb      	str	r3, [r7, #8]
 80066b0:	68bb      	ldr	r3, [r7, #8]
}
 80066b2:	bf00      	nop
 80066b4:	3724      	adds	r7, #36	@ 0x24
 80066b6:	46bd      	mov	sp, r7
 80066b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066bc:	4770      	bx	lr
 80066be:	bf00      	nop
 80066c0:	40000c00 	.word	0x40000c00
 80066c4:	40023800 	.word	0x40023800
 80066c8:	40010400 	.word	0x40010400
 80066cc:	40014000 	.word	0x40014000
 80066d0:	40014400 	.word	0x40014400
 80066d4:	40001c00 	.word	0x40001c00
 80066d8:	40002000 	.word	0x40002000

080066dc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	b08e      	sub	sp, #56	@ 0x38
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80066e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80066e8:	2200      	movs	r2, #0
 80066ea:	601a      	str	r2, [r3, #0]
 80066ec:	605a      	str	r2, [r3, #4]
 80066ee:	609a      	str	r2, [r3, #8]
 80066f0:	60da      	str	r2, [r3, #12]
 80066f2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM5)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	4a6d      	ldr	r2, [pc, #436]	@ (80068b0 <HAL_TIM_MspPostInit+0x1d4>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d11e      	bne.n	800673c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80066fe:	2300      	movs	r3, #0
 8006700:	623b      	str	r3, [r7, #32]
 8006702:	4b6c      	ldr	r3, [pc, #432]	@ (80068b4 <HAL_TIM_MspPostInit+0x1d8>)
 8006704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006706:	4a6b      	ldr	r2, [pc, #428]	@ (80068b4 <HAL_TIM_MspPostInit+0x1d8>)
 8006708:	f043 0301 	orr.w	r3, r3, #1
 800670c:	6313      	str	r3, [r2, #48]	@ 0x30
 800670e:	4b69      	ldr	r3, [pc, #420]	@ (80068b4 <HAL_TIM_MspPostInit+0x1d8>)
 8006710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006712:	f003 0301 	and.w	r3, r3, #1
 8006716:	623b      	str	r3, [r7, #32]
 8006718:	6a3b      	ldr	r3, [r7, #32]
    /**TIM5 GPIO Configuration
    PA2     ------> TIM5_CH3
    */
    GPIO_InitStruct.Pin = M1_PWM_Pin;
 800671a:	2304      	movs	r3, #4
 800671c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800671e:	2302      	movs	r3, #2
 8006720:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006722:	2300      	movs	r3, #0
 8006724:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006726:	2300      	movs	r3, #0
 8006728:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800672a:	2302      	movs	r3, #2
 800672c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(M1_PWM_GPIO_Port, &GPIO_InitStruct);
 800672e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006732:	4619      	mov	r1, r3
 8006734:	4860      	ldr	r0, [pc, #384]	@ (80068b8 <HAL_TIM_MspPostInit+0x1dc>)
 8006736:	f000 febd 	bl	80074b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 800673a:	e0b4      	b.n	80068a6 <HAL_TIM_MspPostInit+0x1ca>
  else if(timHandle->Instance==TIM8)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4a5e      	ldr	r2, [pc, #376]	@ (80068bc <HAL_TIM_MspPostInit+0x1e0>)
 8006742:	4293      	cmp	r3, r2
 8006744:	d11e      	bne.n	8006784 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006746:	2300      	movs	r3, #0
 8006748:	61fb      	str	r3, [r7, #28]
 800674a:	4b5a      	ldr	r3, [pc, #360]	@ (80068b4 <HAL_TIM_MspPostInit+0x1d8>)
 800674c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800674e:	4a59      	ldr	r2, [pc, #356]	@ (80068b4 <HAL_TIM_MspPostInit+0x1d8>)
 8006750:	f043 0304 	orr.w	r3, r3, #4
 8006754:	6313      	str	r3, [r2, #48]	@ 0x30
 8006756:	4b57      	ldr	r3, [pc, #348]	@ (80068b4 <HAL_TIM_MspPostInit+0x1d8>)
 8006758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800675a:	f003 0304 	and.w	r3, r3, #4
 800675e:	61fb      	str	r3, [r7, #28]
 8006760:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = M2_PWM_Pin;
 8006762:	2340      	movs	r3, #64	@ 0x40
 8006764:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006766:	2302      	movs	r3, #2
 8006768:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800676a:	2300      	movs	r3, #0
 800676c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800676e:	2300      	movs	r3, #0
 8006770:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8006772:	2303      	movs	r3, #3
 8006774:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(M2_PWM_GPIO_Port, &GPIO_InitStruct);
 8006776:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800677a:	4619      	mov	r1, r3
 800677c:	4850      	ldr	r0, [pc, #320]	@ (80068c0 <HAL_TIM_MspPostInit+0x1e4>)
 800677e:	f000 fe99 	bl	80074b4 <HAL_GPIO_Init>
}
 8006782:	e090      	b.n	80068a6 <HAL_TIM_MspPostInit+0x1ca>
  else if(timHandle->Instance==TIM9)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	4a4e      	ldr	r2, [pc, #312]	@ (80068c4 <HAL_TIM_MspPostInit+0x1e8>)
 800678a:	4293      	cmp	r3, r2
 800678c:	d11e      	bne.n	80067cc <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800678e:	2300      	movs	r3, #0
 8006790:	61bb      	str	r3, [r7, #24]
 8006792:	4b48      	ldr	r3, [pc, #288]	@ (80068b4 <HAL_TIM_MspPostInit+0x1d8>)
 8006794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006796:	4a47      	ldr	r2, [pc, #284]	@ (80068b4 <HAL_TIM_MspPostInit+0x1d8>)
 8006798:	f043 0310 	orr.w	r3, r3, #16
 800679c:	6313      	str	r3, [r2, #48]	@ 0x30
 800679e:	4b45      	ldr	r3, [pc, #276]	@ (80068b4 <HAL_TIM_MspPostInit+0x1d8>)
 80067a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067a2:	f003 0310 	and.w	r3, r3, #16
 80067a6:	61bb      	str	r3, [r7, #24]
 80067a8:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = M3_PWM_Pin;
 80067aa:	2320      	movs	r3, #32
 80067ac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80067ae:	2302      	movs	r3, #2
 80067b0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80067b2:	2300      	movs	r3, #0
 80067b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80067b6:	2300      	movs	r3, #0
 80067b8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80067ba:	2303      	movs	r3, #3
 80067bc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(M3_PWM_GPIO_Port, &GPIO_InitStruct);
 80067be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80067c2:	4619      	mov	r1, r3
 80067c4:	4840      	ldr	r0, [pc, #256]	@ (80068c8 <HAL_TIM_MspPostInit+0x1ec>)
 80067c6:	f000 fe75 	bl	80074b4 <HAL_GPIO_Init>
}
 80067ca:	e06c      	b.n	80068a6 <HAL_TIM_MspPostInit+0x1ca>
  else if(timHandle->Instance==TIM10)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a3e      	ldr	r2, [pc, #248]	@ (80068cc <HAL_TIM_MspPostInit+0x1f0>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d11e      	bne.n	8006814 <HAL_TIM_MspPostInit+0x138>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80067d6:	2300      	movs	r3, #0
 80067d8:	617b      	str	r3, [r7, #20]
 80067da:	4b36      	ldr	r3, [pc, #216]	@ (80068b4 <HAL_TIM_MspPostInit+0x1d8>)
 80067dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067de:	4a35      	ldr	r2, [pc, #212]	@ (80068b4 <HAL_TIM_MspPostInit+0x1d8>)
 80067e0:	f043 0320 	orr.w	r3, r3, #32
 80067e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80067e6:	4b33      	ldr	r3, [pc, #204]	@ (80068b4 <HAL_TIM_MspPostInit+0x1d8>)
 80067e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067ea:	f003 0320 	and.w	r3, r3, #32
 80067ee:	617b      	str	r3, [r7, #20]
 80067f0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = M4_PWM_Pin;
 80067f2:	2340      	movs	r3, #64	@ 0x40
 80067f4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80067f6:	2302      	movs	r3, #2
 80067f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80067fa:	2300      	movs	r3, #0
 80067fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80067fe:	2300      	movs	r3, #0
 8006800:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8006802:	2303      	movs	r3, #3
 8006804:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(M4_PWM_GPIO_Port, &GPIO_InitStruct);
 8006806:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800680a:	4619      	mov	r1, r3
 800680c:	4830      	ldr	r0, [pc, #192]	@ (80068d0 <HAL_TIM_MspPostInit+0x1f4>)
 800680e:	f000 fe51 	bl	80074b4 <HAL_GPIO_Init>
}
 8006812:	e048      	b.n	80068a6 <HAL_TIM_MspPostInit+0x1ca>
  else if(timHandle->Instance==TIM13)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	4a2e      	ldr	r2, [pc, #184]	@ (80068d4 <HAL_TIM_MspPostInit+0x1f8>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d11f      	bne.n	800685e <HAL_TIM_MspPostInit+0x182>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800681e:	2300      	movs	r3, #0
 8006820:	613b      	str	r3, [r7, #16]
 8006822:	4b24      	ldr	r3, [pc, #144]	@ (80068b4 <HAL_TIM_MspPostInit+0x1d8>)
 8006824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006826:	4a23      	ldr	r2, [pc, #140]	@ (80068b4 <HAL_TIM_MspPostInit+0x1d8>)
 8006828:	f043 0320 	orr.w	r3, r3, #32
 800682c:	6313      	str	r3, [r2, #48]	@ 0x30
 800682e:	4b21      	ldr	r3, [pc, #132]	@ (80068b4 <HAL_TIM_MspPostInit+0x1d8>)
 8006830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006832:	f003 0320 	and.w	r3, r3, #32
 8006836:	613b      	str	r3, [r7, #16]
 8006838:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = Servo2_Pin;
 800683a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800683e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006840:	2302      	movs	r3, #2
 8006842:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006844:	2300      	movs	r3, #0
 8006846:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006848:	2300      	movs	r3, #0
 800684a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 800684c:	2309      	movs	r3, #9
 800684e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(Servo2_GPIO_Port, &GPIO_InitStruct);
 8006850:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006854:	4619      	mov	r1, r3
 8006856:	481e      	ldr	r0, [pc, #120]	@ (80068d0 <HAL_TIM_MspPostInit+0x1f4>)
 8006858:	f000 fe2c 	bl	80074b4 <HAL_GPIO_Init>
}
 800685c:	e023      	b.n	80068a6 <HAL_TIM_MspPostInit+0x1ca>
  else if(timHandle->Instance==TIM14)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	4a1d      	ldr	r2, [pc, #116]	@ (80068d8 <HAL_TIM_MspPostInit+0x1fc>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d11e      	bne.n	80068a6 <HAL_TIM_MspPostInit+0x1ca>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8006868:	2300      	movs	r3, #0
 800686a:	60fb      	str	r3, [r7, #12]
 800686c:	4b11      	ldr	r3, [pc, #68]	@ (80068b4 <HAL_TIM_MspPostInit+0x1d8>)
 800686e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006870:	4a10      	ldr	r2, [pc, #64]	@ (80068b4 <HAL_TIM_MspPostInit+0x1d8>)
 8006872:	f043 0320 	orr.w	r3, r3, #32
 8006876:	6313      	str	r3, [r2, #48]	@ 0x30
 8006878:	4b0e      	ldr	r3, [pc, #56]	@ (80068b4 <HAL_TIM_MspPostInit+0x1d8>)
 800687a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800687c:	f003 0320 	and.w	r3, r3, #32
 8006880:	60fb      	str	r3, [r7, #12]
 8006882:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Servo1_Pin;
 8006884:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006888:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800688a:	2302      	movs	r3, #2
 800688c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800688e:	2300      	movs	r3, #0
 8006890:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006892:	2300      	movs	r3, #0
 8006894:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 8006896:	2309      	movs	r3, #9
 8006898:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(Servo1_GPIO_Port, &GPIO_InitStruct);
 800689a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800689e:	4619      	mov	r1, r3
 80068a0:	480b      	ldr	r0, [pc, #44]	@ (80068d0 <HAL_TIM_MspPostInit+0x1f4>)
 80068a2:	f000 fe07 	bl	80074b4 <HAL_GPIO_Init>
}
 80068a6:	bf00      	nop
 80068a8:	3738      	adds	r7, #56	@ 0x38
 80068aa:	46bd      	mov	sp, r7
 80068ac:	bd80      	pop	{r7, pc}
 80068ae:	bf00      	nop
 80068b0:	40000c00 	.word	0x40000c00
 80068b4:	40023800 	.word	0x40023800
 80068b8:	40020000 	.word	0x40020000
 80068bc:	40010400 	.word	0x40010400
 80068c0:	40020800 	.word	0x40020800
 80068c4:	40014000 	.word	0x40014000
 80068c8:	40021000 	.word	0x40021000
 80068cc:	40014400 	.word	0x40014400
 80068d0:	40021400 	.word	0x40021400
 80068d4:	40001c00 	.word	0x40001c00
 80068d8:	40002000 	.word	0x40002000

080068dc <Ultrasonic_Init>:

// 
static UltrasonicSensor* active_sensors[MAX_ULTRASONIC_SENSORS] = {0};
static uint8_t sensor_count = 0;

void Ultrasonic_Init(UltrasonicSensor* sensor) {
 80068dc:	b580      	push	{r7, lr}
 80068de:	b088      	sub	sp, #32
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
    if (sensor_count >= MAX_ULTRASONIC_SENSORS) return;
 80068e4:	4b20      	ldr	r3, [pc, #128]	@ (8006968 <Ultrasonic_Init+0x8c>)
 80068e6:	781b      	ldrb	r3, [r3, #0]
 80068e8:	2b03      	cmp	r3, #3
 80068ea:	d838      	bhi.n	800695e <Ultrasonic_Init+0x82>
    
    // Trig
    GPIO_InitTypeDef gpio_init = {
 80068ec:	f107 030c 	add.w	r3, r7, #12
 80068f0:	2200      	movs	r2, #0
 80068f2:	601a      	str	r2, [r3, #0]
 80068f4:	605a      	str	r2, [r3, #4]
 80068f6:	609a      	str	r2, [r3, #8]
 80068f8:	60da      	str	r2, [r3, #12]
 80068fa:	611a      	str	r2, [r3, #16]
        .Pin = sensor->trig_pin,
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	889b      	ldrh	r3, [r3, #4]
    GPIO_InitTypeDef gpio_init = {
 8006900:	60fb      	str	r3, [r7, #12]
 8006902:	2301      	movs	r3, #1
 8006904:	613b      	str	r3, [r7, #16]
 8006906:	2302      	movs	r3, #2
 8006908:	61bb      	str	r3, [r7, #24]
        .Mode = GPIO_MODE_OUTPUT_PP,
        .Pull = GPIO_NOPULL,
        .Speed = GPIO_SPEED_FREQ_HIGH
    };
    HAL_GPIO_Init(sensor->trig_port, &gpio_init);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f107 020c 	add.w	r2, r7, #12
 8006912:	4611      	mov	r1, r2
 8006914:	4618      	mov	r0, r3
 8006916:	f000 fdcd 	bl	80074b4 <HAL_GPIO_Init>
    
    // Echo
    gpio_init.Pin = sensor->echo_pin;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	899b      	ldrh	r3, [r3, #12]
 800691e:	60fb      	str	r3, [r7, #12]
    gpio_init.Mode = GPIO_MODE_IT_RISING_FALLING;
 8006920:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8006924:	613b      	str	r3, [r7, #16]
    gpio_init.Pull = GPIO_PULLDOWN;
 8006926:	2302      	movs	r3, #2
 8006928:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(sensor->echo_port, &gpio_init);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	689b      	ldr	r3, [r3, #8]
 800692e:	f107 020c 	add.w	r2, r7, #12
 8006932:	4611      	mov	r1, r2
 8006934:	4618      	mov	r0, r3
 8006936:	f000 fdbd 	bl	80074b4 <HAL_GPIO_Init>
    
    sensor->state = US_STATE_IDLE;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2200      	movs	r2, #0
 800693e:	739a      	strb	r2, [r3, #14]
    sensor->data_ready = 0;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2200      	movs	r2, #0
 8006944:	771a      	strb	r2, [r3, #28]
    
    // 
    active_sensors[sensor_count++] = sensor;
 8006946:	4b08      	ldr	r3, [pc, #32]	@ (8006968 <Ultrasonic_Init+0x8c>)
 8006948:	781b      	ldrb	r3, [r3, #0]
 800694a:	1c5a      	adds	r2, r3, #1
 800694c:	b2d1      	uxtb	r1, r2
 800694e:	4a06      	ldr	r2, [pc, #24]	@ (8006968 <Ultrasonic_Init+0x8c>)
 8006950:	7011      	strb	r1, [r2, #0]
 8006952:	4619      	mov	r1, r3
 8006954:	4a05      	ldr	r2, [pc, #20]	@ (800696c <Ultrasonic_Init+0x90>)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800695c:	e000      	b.n	8006960 <Ultrasonic_Init+0x84>
    if (sensor_count >= MAX_ULTRASONIC_SENSORS) return;
 800695e:	bf00      	nop
}
 8006960:	3720      	adds	r7, #32
 8006962:	46bd      	mov	sp, r7
 8006964:	bd80      	pop	{r7, pc}
 8006966:	bf00      	nop
 8006968:	200006dc 	.word	0x200006dc
 800696c:	200006cc 	.word	0x200006cc

08006970 <Ultrasonic_StartMeasurement>:

void Ultrasonic_StartMeasurement(UltrasonicSensor* sensor) {
 8006970:	b580      	push	{r7, lr}
 8006972:	b082      	sub	sp, #8
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
    if (sensor->state == US_STATE_IDLE) {
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	7b9b      	ldrb	r3, [r3, #14]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d107      	bne.n	8006990 <Ultrasonic_StartMeasurement+0x20>
        sensor->state = US_STATE_TRIG_START;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2201      	movs	r2, #1
 8006984:	739a      	strb	r2, [r3, #14]
        sensor->timestamp = HAL_GetTick();
 8006986:	f000 fbc1 	bl	800710c <HAL_GetTick>
 800698a:	4602      	mov	r2, r0
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	611a      	str	r2, [r3, #16]
    }
}
 8006990:	bf00      	nop
 8006992:	3708      	adds	r7, #8
 8006994:	46bd      	mov	sp, r7
 8006996:	bd80      	pop	{r7, pc}

08006998 <Ultrasonic_Update>:

void Ultrasonic_Update(UltrasonicSensor* sensor) {
 8006998:	b580      	push	{r7, lr}
 800699a:	b084      	sub	sp, #16
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
    uint32_t now = HAL_GetTick();
 80069a0:	f000 fbb4 	bl	800710c <HAL_GetTick>
 80069a4:	60f8      	str	r0, [r7, #12]
    
    switch (sensor->state) {
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	7b9b      	ldrb	r3, [r3, #14]
 80069aa:	2b03      	cmp	r3, #3
 80069ac:	d02a      	beq.n	8006a04 <Ultrasonic_Update+0x6c>
 80069ae:	2b03      	cmp	r3, #3
 80069b0:	dc3e      	bgt.n	8006a30 <Ultrasonic_Update+0x98>
 80069b2:	2b01      	cmp	r3, #1
 80069b4:	d002      	beq.n	80069bc <Ultrasonic_Update+0x24>
 80069b6:	2b02      	cmp	r3, #2
 80069b8:	d00f      	beq.n	80069da <Ultrasonic_Update+0x42>
                sensor->state = US_STATE_IDLE;
            }
            break;
            
        default:
            break;
 80069ba:	e039      	b.n	8006a30 <Ultrasonic_Update+0x98>
            HAL_GPIO_WritePin(sensor->trig_port, sensor->trig_pin, GPIO_PIN_RESET);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	6818      	ldr	r0, [r3, #0]
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	889b      	ldrh	r3, [r3, #4]
 80069c4:	2200      	movs	r2, #0
 80069c6:	4619      	mov	r1, r3
 80069c8:	f000 ff10 	bl	80077ec <HAL_GPIO_WritePin>
            sensor->timestamp = now;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	68fa      	ldr	r2, [r7, #12]
 80069d0:	611a      	str	r2, [r3, #16]
            sensor->state = US_STATE_TRIG_PULSE;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2202      	movs	r2, #2
 80069d6:	739a      	strb	r2, [r3, #14]
            break;
 80069d8:	e02f      	b.n	8006a3a <Ultrasonic_Update+0xa2>
            if ((now - sensor->timestamp) >= 2) { // 2ms
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	691b      	ldr	r3, [r3, #16]
 80069de:	68fa      	ldr	r2, [r7, #12]
 80069e0:	1ad3      	subs	r3, r2, r3
 80069e2:	2b01      	cmp	r3, #1
 80069e4:	d926      	bls.n	8006a34 <Ultrasonic_Update+0x9c>
                HAL_GPIO_WritePin(sensor->trig_port, sensor->trig_pin, GPIO_PIN_SET);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6818      	ldr	r0, [r3, #0]
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	889b      	ldrh	r3, [r3, #4]
 80069ee:	2201      	movs	r2, #1
 80069f0:	4619      	mov	r1, r3
 80069f2:	f000 fefb 	bl	80077ec <HAL_GPIO_WritePin>
                sensor->timestamp = now;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	68fa      	ldr	r2, [r7, #12]
 80069fa:	611a      	str	r2, [r3, #16]
                sensor->state = US_STATE_WAIT_ECHO;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2203      	movs	r2, #3
 8006a00:	739a      	strb	r2, [r3, #14]
            break;
 8006a02:	e017      	b.n	8006a34 <Ultrasonic_Update+0x9c>
            if ((now - sensor->timestamp) * 1000 >= TRIG_PULSE_WIDTH) { // s
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	691b      	ldr	r3, [r3, #16]
 8006a08:	68fa      	ldr	r2, [r7, #12]
 8006a0a:	1ad3      	subs	r3, r2, r3
 8006a0c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006a10:	fb02 f303 	mul.w	r3, r2, r3
 8006a14:	2b13      	cmp	r3, #19
 8006a16:	d90f      	bls.n	8006a38 <Ultrasonic_Update+0xa0>
                HAL_GPIO_WritePin(sensor->trig_port, sensor->trig_pin, GPIO_PIN_RESET);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6818      	ldr	r0, [r3, #0]
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	889b      	ldrh	r3, [r3, #4]
 8006a20:	2200      	movs	r2, #0
 8006a22:	4619      	mov	r1, r3
 8006a24:	f000 fee2 	bl	80077ec <HAL_GPIO_WritePin>
                sensor->state = US_STATE_IDLE;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	739a      	strb	r2, [r3, #14]
            break;
 8006a2e:	e003      	b.n	8006a38 <Ultrasonic_Update+0xa0>
            break;
 8006a30:	bf00      	nop
 8006a32:	e002      	b.n	8006a3a <Ultrasonic_Update+0xa2>
            break;
 8006a34:	bf00      	nop
 8006a36:	e000      	b.n	8006a3a <Ultrasonic_Update+0xa2>
            break;
 8006a38:	bf00      	nop
    }
}
 8006a3a:	bf00      	nop
 8006a3c:	3710      	adds	r7, #16
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	bd80      	pop	{r7, pc}
	...

08006a44 <Ultrasonic_GetDistance>:
            }
        }
    }
}

float Ultrasonic_GetDistance(UltrasonicSensor* sensor) {
 8006a44:	b480      	push	{r7}
 8006a46:	b083      	sub	sp, #12
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
    if (sensor->data_ready) {
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	7f1b      	ldrb	r3, [r3, #28]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d005      	beq.n	8006a60 <Ultrasonic_GetDistance+0x1c>
        sensor->data_ready = 0;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2200      	movs	r2, #0
 8006a58:	771a      	strb	r2, [r3, #28]
        return sensor->distance;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	699b      	ldr	r3, [r3, #24]
 8006a5e:	e000      	b.n	8006a62 <Ultrasonic_GetDistance+0x1e>
    }
    return -1.0f; // 
 8006a60:	4b04      	ldr	r3, [pc, #16]	@ (8006a74 <Ultrasonic_GetDistance+0x30>)
 8006a62:	ee07 3a90 	vmov	s15, r3
 8006a66:	eeb0 0a67 	vmov.f32	s0, s15
 8006a6a:	370c      	adds	r7, #12
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a72:	4770      	bx	lr
 8006a74:	bf800000 	.word	0xbf800000

08006a78 <MX_UART4_Init>:
UART_HandleTypeDef huart3;
UART_HandleTypeDef huart6;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8006a7c:	4b11      	ldr	r3, [pc, #68]	@ (8006ac4 <MX_UART4_Init+0x4c>)
 8006a7e:	4a12      	ldr	r2, [pc, #72]	@ (8006ac8 <MX_UART4_Init+0x50>)
 8006a80:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8006a82:	4b10      	ldr	r3, [pc, #64]	@ (8006ac4 <MX_UART4_Init+0x4c>)
 8006a84:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8006a88:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8006a8a:	4b0e      	ldr	r3, [pc, #56]	@ (8006ac4 <MX_UART4_Init+0x4c>)
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8006a90:	4b0c      	ldr	r3, [pc, #48]	@ (8006ac4 <MX_UART4_Init+0x4c>)
 8006a92:	2200      	movs	r2, #0
 8006a94:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8006a96:	4b0b      	ldr	r3, [pc, #44]	@ (8006ac4 <MX_UART4_Init+0x4c>)
 8006a98:	2200      	movs	r2, #0
 8006a9a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8006a9c:	4b09      	ldr	r3, [pc, #36]	@ (8006ac4 <MX_UART4_Init+0x4c>)
 8006a9e:	220c      	movs	r2, #12
 8006aa0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006aa2:	4b08      	ldr	r3, [pc, #32]	@ (8006ac4 <MX_UART4_Init+0x4c>)
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8006aa8:	4b06      	ldr	r3, [pc, #24]	@ (8006ac4 <MX_UART4_Init+0x4c>)
 8006aaa:	2200      	movs	r2, #0
 8006aac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8006aae:	4805      	ldr	r0, [pc, #20]	@ (8006ac4 <MX_UART4_Init+0x4c>)
 8006ab0:	f003 fb4a 	bl	800a148 <HAL_UART_Init>
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d001      	beq.n	8006abe <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8006aba:	f7fe fd7d 	bl	80055b8 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8006abe:	bf00      	nop
 8006ac0:	bd80      	pop	{r7, pc}
 8006ac2:	bf00      	nop
 8006ac4:	200006e0 	.word	0x200006e0
 8006ac8:	40004c00 	.word	0x40004c00

08006acc <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8006ad0:	4b11      	ldr	r3, [pc, #68]	@ (8006b18 <MX_UART5_Init+0x4c>)
 8006ad2:	4a12      	ldr	r2, [pc, #72]	@ (8006b1c <MX_UART5_Init+0x50>)
 8006ad4:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 8006ad6:	4b10      	ldr	r3, [pc, #64]	@ (8006b18 <MX_UART5_Init+0x4c>)
 8006ad8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8006adc:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8006ade:	4b0e      	ldr	r3, [pc, #56]	@ (8006b18 <MX_UART5_Init+0x4c>)
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8006ae4:	4b0c      	ldr	r3, [pc, #48]	@ (8006b18 <MX_UART5_Init+0x4c>)
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8006aea:	4b0b      	ldr	r3, [pc, #44]	@ (8006b18 <MX_UART5_Init+0x4c>)
 8006aec:	2200      	movs	r2, #0
 8006aee:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8006af0:	4b09      	ldr	r3, [pc, #36]	@ (8006b18 <MX_UART5_Init+0x4c>)
 8006af2:	220c      	movs	r2, #12
 8006af4:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006af6:	4b08      	ldr	r3, [pc, #32]	@ (8006b18 <MX_UART5_Init+0x4c>)
 8006af8:	2200      	movs	r2, #0
 8006afa:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8006afc:	4b06      	ldr	r3, [pc, #24]	@ (8006b18 <MX_UART5_Init+0x4c>)
 8006afe:	2200      	movs	r2, #0
 8006b00:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8006b02:	4805      	ldr	r0, [pc, #20]	@ (8006b18 <MX_UART5_Init+0x4c>)
 8006b04:	f003 fb20 	bl	800a148 <HAL_UART_Init>
 8006b08:	4603      	mov	r3, r0
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d001      	beq.n	8006b12 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8006b0e:	f7fe fd53 	bl	80055b8 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8006b12:	bf00      	nop
 8006b14:	bd80      	pop	{r7, pc}
 8006b16:	bf00      	nop
 8006b18:	20000728 	.word	0x20000728
 8006b1c:	40005000 	.word	0x40005000

08006b20 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8006b24:	4b11      	ldr	r3, [pc, #68]	@ (8006b6c <MX_USART1_UART_Init+0x4c>)
 8006b26:	4a12      	ldr	r2, [pc, #72]	@ (8006b70 <MX_USART1_UART_Init+0x50>)
 8006b28:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8006b2a:	4b10      	ldr	r3, [pc, #64]	@ (8006b6c <MX_USART1_UART_Init+0x4c>)
 8006b2c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8006b30:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8006b32:	4b0e      	ldr	r3, [pc, #56]	@ (8006b6c <MX_USART1_UART_Init+0x4c>)
 8006b34:	2200      	movs	r2, #0
 8006b36:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8006b38:	4b0c      	ldr	r3, [pc, #48]	@ (8006b6c <MX_USART1_UART_Init+0x4c>)
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8006b3e:	4b0b      	ldr	r3, [pc, #44]	@ (8006b6c <MX_USART1_UART_Init+0x4c>)
 8006b40:	2200      	movs	r2, #0
 8006b42:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006b44:	4b09      	ldr	r3, [pc, #36]	@ (8006b6c <MX_USART1_UART_Init+0x4c>)
 8006b46:	220c      	movs	r2, #12
 8006b48:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006b4a:	4b08      	ldr	r3, [pc, #32]	@ (8006b6c <MX_USART1_UART_Init+0x4c>)
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8006b50:	4b06      	ldr	r3, [pc, #24]	@ (8006b6c <MX_USART1_UART_Init+0x4c>)
 8006b52:	2200      	movs	r2, #0
 8006b54:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8006b56:	4805      	ldr	r0, [pc, #20]	@ (8006b6c <MX_USART1_UART_Init+0x4c>)
 8006b58:	f003 faf6 	bl	800a148 <HAL_UART_Init>
 8006b5c:	4603      	mov	r3, r0
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d001      	beq.n	8006b66 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8006b62:	f7fe fd29 	bl	80055b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8006b66:	bf00      	nop
 8006b68:	bd80      	pop	{r7, pc}
 8006b6a:	bf00      	nop
 8006b6c:	20000770 	.word	0x20000770
 8006b70:	40011000 	.word	0x40011000

08006b74 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8006b78:	4b11      	ldr	r3, [pc, #68]	@ (8006bc0 <MX_USART2_UART_Init+0x4c>)
 8006b7a:	4a12      	ldr	r2, [pc, #72]	@ (8006bc4 <MX_USART2_UART_Init+0x50>)
 8006b7c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8006b7e:	4b10      	ldr	r3, [pc, #64]	@ (8006bc0 <MX_USART2_UART_Init+0x4c>)
 8006b80:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8006b84:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8006b86:	4b0e      	ldr	r3, [pc, #56]	@ (8006bc0 <MX_USART2_UART_Init+0x4c>)
 8006b88:	2200      	movs	r2, #0
 8006b8a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8006b8c:	4b0c      	ldr	r3, [pc, #48]	@ (8006bc0 <MX_USART2_UART_Init+0x4c>)
 8006b8e:	2200      	movs	r2, #0
 8006b90:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8006b92:	4b0b      	ldr	r3, [pc, #44]	@ (8006bc0 <MX_USART2_UART_Init+0x4c>)
 8006b94:	2200      	movs	r2, #0
 8006b96:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8006b98:	4b09      	ldr	r3, [pc, #36]	@ (8006bc0 <MX_USART2_UART_Init+0x4c>)
 8006b9a:	220c      	movs	r2, #12
 8006b9c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006b9e:	4b08      	ldr	r3, [pc, #32]	@ (8006bc0 <MX_USART2_UART_Init+0x4c>)
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006ba4:	4b06      	ldr	r3, [pc, #24]	@ (8006bc0 <MX_USART2_UART_Init+0x4c>)
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8006baa:	4805      	ldr	r0, [pc, #20]	@ (8006bc0 <MX_USART2_UART_Init+0x4c>)
 8006bac:	f003 facc 	bl	800a148 <HAL_UART_Init>
 8006bb0:	4603      	mov	r3, r0
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d001      	beq.n	8006bba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8006bb6:	f7fe fcff 	bl	80055b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8006bba:	bf00      	nop
 8006bbc:	bd80      	pop	{r7, pc}
 8006bbe:	bf00      	nop
 8006bc0:	200007b8 	.word	0x200007b8
 8006bc4:	40004400 	.word	0x40004400

08006bc8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8006bcc:	4b11      	ldr	r3, [pc, #68]	@ (8006c14 <MX_USART3_UART_Init+0x4c>)
 8006bce:	4a12      	ldr	r2, [pc, #72]	@ (8006c18 <MX_USART3_UART_Init+0x50>)
 8006bd0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8006bd2:	4b10      	ldr	r3, [pc, #64]	@ (8006c14 <MX_USART3_UART_Init+0x4c>)
 8006bd4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8006bd8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8006bda:	4b0e      	ldr	r3, [pc, #56]	@ (8006c14 <MX_USART3_UART_Init+0x4c>)
 8006bdc:	2200      	movs	r2, #0
 8006bde:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8006be0:	4b0c      	ldr	r3, [pc, #48]	@ (8006c14 <MX_USART3_UART_Init+0x4c>)
 8006be2:	2200      	movs	r2, #0
 8006be4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8006be6:	4b0b      	ldr	r3, [pc, #44]	@ (8006c14 <MX_USART3_UART_Init+0x4c>)
 8006be8:	2200      	movs	r2, #0
 8006bea:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8006bec:	4b09      	ldr	r3, [pc, #36]	@ (8006c14 <MX_USART3_UART_Init+0x4c>)
 8006bee:	220c      	movs	r2, #12
 8006bf0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006bf2:	4b08      	ldr	r3, [pc, #32]	@ (8006c14 <MX_USART3_UART_Init+0x4c>)
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8006bf8:	4b06      	ldr	r3, [pc, #24]	@ (8006c14 <MX_USART3_UART_Init+0x4c>)
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8006bfe:	4805      	ldr	r0, [pc, #20]	@ (8006c14 <MX_USART3_UART_Init+0x4c>)
 8006c00:	f003 faa2 	bl	800a148 <HAL_UART_Init>
 8006c04:	4603      	mov	r3, r0
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d001      	beq.n	8006c0e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8006c0a:	f7fe fcd5 	bl	80055b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8006c0e:	bf00      	nop
 8006c10:	bd80      	pop	{r7, pc}
 8006c12:	bf00      	nop
 8006c14:	20000800 	.word	0x20000800
 8006c18:	40004800 	.word	0x40004800

08006c1c <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8006c20:	4b11      	ldr	r3, [pc, #68]	@ (8006c68 <MX_USART6_UART_Init+0x4c>)
 8006c22:	4a12      	ldr	r2, [pc, #72]	@ (8006c6c <MX_USART6_UART_Init+0x50>)
 8006c24:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8006c26:	4b10      	ldr	r3, [pc, #64]	@ (8006c68 <MX_USART6_UART_Init+0x4c>)
 8006c28:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8006c2c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8006c2e:	4b0e      	ldr	r3, [pc, #56]	@ (8006c68 <MX_USART6_UART_Init+0x4c>)
 8006c30:	2200      	movs	r2, #0
 8006c32:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8006c34:	4b0c      	ldr	r3, [pc, #48]	@ (8006c68 <MX_USART6_UART_Init+0x4c>)
 8006c36:	2200      	movs	r2, #0
 8006c38:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8006c3a:	4b0b      	ldr	r3, [pc, #44]	@ (8006c68 <MX_USART6_UART_Init+0x4c>)
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8006c40:	4b09      	ldr	r3, [pc, #36]	@ (8006c68 <MX_USART6_UART_Init+0x4c>)
 8006c42:	220c      	movs	r2, #12
 8006c44:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006c46:	4b08      	ldr	r3, [pc, #32]	@ (8006c68 <MX_USART6_UART_Init+0x4c>)
 8006c48:	2200      	movs	r2, #0
 8006c4a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8006c4c:	4b06      	ldr	r3, [pc, #24]	@ (8006c68 <MX_USART6_UART_Init+0x4c>)
 8006c4e:	2200      	movs	r2, #0
 8006c50:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8006c52:	4805      	ldr	r0, [pc, #20]	@ (8006c68 <MX_USART6_UART_Init+0x4c>)
 8006c54:	f003 fa78 	bl	800a148 <HAL_UART_Init>
 8006c58:	4603      	mov	r3, r0
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d001      	beq.n	8006c62 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8006c5e:	f7fe fcab 	bl	80055b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8006c62:	bf00      	nop
 8006c64:	bd80      	pop	{r7, pc}
 8006c66:	bf00      	nop
 8006c68:	20000848 	.word	0x20000848
 8006c6c:	40011400 	.word	0x40011400

08006c70 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b096      	sub	sp, #88	@ 0x58
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006c78:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	601a      	str	r2, [r3, #0]
 8006c80:	605a      	str	r2, [r3, #4]
 8006c82:	609a      	str	r2, [r3, #8]
 8006c84:	60da      	str	r2, [r3, #12]
 8006c86:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4a9f      	ldr	r2, [pc, #636]	@ (8006f0c <HAL_UART_MspInit+0x29c>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d12d      	bne.n	8006cee <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8006c92:	2300      	movs	r3, #0
 8006c94:	643b      	str	r3, [r7, #64]	@ 0x40
 8006c96:	4b9e      	ldr	r3, [pc, #632]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c9a:	4a9d      	ldr	r2, [pc, #628]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006c9c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006ca0:	6413      	str	r3, [r2, #64]	@ 0x40
 8006ca2:	4b9b      	ldr	r3, [pc, #620]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ca6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006caa:	643b      	str	r3, [r7, #64]	@ 0x40
 8006cac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006cae:	2300      	movs	r3, #0
 8006cb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006cb2:	4b97      	ldr	r3, [pc, #604]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cb6:	4a96      	ldr	r2, [pc, #600]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006cb8:	f043 0304 	orr.w	r3, r3, #4
 8006cbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8006cbe:	4b94      	ldr	r3, [pc, #592]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cc2:	f003 0304 	and.w	r3, r3, #4
 8006cc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006cc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8006cca:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8006cce:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006cd0:	2302      	movs	r3, #2
 8006cd2:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006cd8:	2303      	movs	r3, #3
 8006cda:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8006cdc:	2308      	movs	r3, #8
 8006cde:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006ce0:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8006ce4:	4619      	mov	r1, r3
 8006ce6:	488b      	ldr	r0, [pc, #556]	@ (8006f14 <HAL_UART_MspInit+0x2a4>)
 8006ce8:	f000 fbe4 	bl	80074b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8006cec:	e172      	b.n	8006fd4 <HAL_UART_MspInit+0x364>
  else if(uartHandle->Instance==UART5)
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	4a89      	ldr	r2, [pc, #548]	@ (8006f18 <HAL_UART_MspInit+0x2a8>)
 8006cf4:	4293      	cmp	r3, r2
 8006cf6:	d14b      	bne.n	8006d90 <HAL_UART_MspInit+0x120>
    __HAL_RCC_UART5_CLK_ENABLE();
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006cfc:	4b84      	ldr	r3, [pc, #528]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d00:	4a83      	ldr	r2, [pc, #524]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006d02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006d06:	6413      	str	r3, [r2, #64]	@ 0x40
 8006d08:	4b81      	ldr	r3, [pc, #516]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d0c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006d10:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006d12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006d14:	2300      	movs	r3, #0
 8006d16:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d18:	4b7d      	ldr	r3, [pc, #500]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006d1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d1c:	4a7c      	ldr	r2, [pc, #496]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006d1e:	f043 0304 	orr.w	r3, r3, #4
 8006d22:	6313      	str	r3, [r2, #48]	@ 0x30
 8006d24:	4b7a      	ldr	r3, [pc, #488]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006d26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d28:	f003 0304 	and.w	r3, r3, #4
 8006d2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006d30:	2300      	movs	r3, #0
 8006d32:	633b      	str	r3, [r7, #48]	@ 0x30
 8006d34:	4b76      	ldr	r3, [pc, #472]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006d36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d38:	4a75      	ldr	r2, [pc, #468]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006d3a:	f043 0308 	orr.w	r3, r3, #8
 8006d3e:	6313      	str	r3, [r2, #48]	@ 0x30
 8006d40:	4b73      	ldr	r3, [pc, #460]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006d42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d44:	f003 0308 	and.w	r3, r3, #8
 8006d48:	633b      	str	r3, [r7, #48]	@ 0x30
 8006d4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8006d4c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006d50:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d52:	2302      	movs	r3, #2
 8006d54:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d56:	2300      	movs	r3, #0
 8006d58:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006d5a:	2303      	movs	r3, #3
 8006d5c:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8006d5e:	2308      	movs	r3, #8
 8006d60:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006d62:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8006d66:	4619      	mov	r1, r3
 8006d68:	486a      	ldr	r0, [pc, #424]	@ (8006f14 <HAL_UART_MspInit+0x2a4>)
 8006d6a:	f000 fba3 	bl	80074b4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006d6e:	2304      	movs	r3, #4
 8006d70:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d72:	2302      	movs	r3, #2
 8006d74:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d76:	2300      	movs	r3, #0
 8006d78:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006d7a:	2303      	movs	r3, #3
 8006d7c:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8006d7e:	2308      	movs	r3, #8
 8006d80:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006d82:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8006d86:	4619      	mov	r1, r3
 8006d88:	4864      	ldr	r0, [pc, #400]	@ (8006f1c <HAL_UART_MspInit+0x2ac>)
 8006d8a:	f000 fb93 	bl	80074b4 <HAL_GPIO_Init>
}
 8006d8e:	e121      	b.n	8006fd4 <HAL_UART_MspInit+0x364>
  else if(uartHandle->Instance==USART1)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	4a62      	ldr	r2, [pc, #392]	@ (8006f20 <HAL_UART_MspInit+0x2b0>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d135      	bne.n	8006e06 <HAL_UART_MspInit+0x196>
    __HAL_RCC_USART1_CLK_ENABLE();
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006d9e:	4b5c      	ldr	r3, [pc, #368]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006da0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006da2:	4a5b      	ldr	r2, [pc, #364]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006da4:	f043 0310 	orr.w	r3, r3, #16
 8006da8:	6453      	str	r3, [r2, #68]	@ 0x44
 8006daa:	4b59      	ldr	r3, [pc, #356]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006dac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dae:	f003 0310 	and.w	r3, r3, #16
 8006db2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006db4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006db6:	2300      	movs	r3, #0
 8006db8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006dba:	4b55      	ldr	r3, [pc, #340]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dbe:	4a54      	ldr	r2, [pc, #336]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006dc0:	f043 0301 	orr.w	r3, r3, #1
 8006dc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8006dc6:	4b52      	ldr	r3, [pc, #328]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dca:	f003 0301 	and.w	r3, r3, #1
 8006dce:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006dd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8006dd2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8006dd6:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006dd8:	2302      	movs	r3, #2
 8006dda:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ddc:	2300      	movs	r3, #0
 8006dde:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006de0:	2303      	movs	r3, #3
 8006de2:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8006de4:	2307      	movs	r3, #7
 8006de6:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006de8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8006dec:	4619      	mov	r1, r3
 8006dee:	484d      	ldr	r0, [pc, #308]	@ (8006f24 <HAL_UART_MspInit+0x2b4>)
 8006df0:	f000 fb60 	bl	80074b4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8006df4:	2200      	movs	r2, #0
 8006df6:	2100      	movs	r1, #0
 8006df8:	2025      	movs	r0, #37	@ 0x25
 8006dfa:	f000 fa92 	bl	8007322 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8006dfe:	2025      	movs	r0, #37	@ 0x25
 8006e00:	f000 faab 	bl	800735a <HAL_NVIC_EnableIRQ>
}
 8006e04:	e0e6      	b.n	8006fd4 <HAL_UART_MspInit+0x364>
  else if(uartHandle->Instance==USART2)
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	4a47      	ldr	r2, [pc, #284]	@ (8006f28 <HAL_UART_MspInit+0x2b8>)
 8006e0c:	4293      	cmp	r3, r2
 8006e0e:	d14a      	bne.n	8006ea6 <HAL_UART_MspInit+0x236>
    __HAL_RCC_USART2_CLK_ENABLE();
 8006e10:	2300      	movs	r3, #0
 8006e12:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e14:	4b3e      	ldr	r3, [pc, #248]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e18:	4a3d      	ldr	r2, [pc, #244]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006e1a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006e1e:	6413      	str	r3, [r2, #64]	@ 0x40
 8006e20:	4b3b      	ldr	r3, [pc, #236]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006e22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e28:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	623b      	str	r3, [r7, #32]
 8006e30:	4b37      	ldr	r3, [pc, #220]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e34:	4a36      	ldr	r2, [pc, #216]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006e36:	f043 0301 	orr.w	r3, r3, #1
 8006e3a:	6313      	str	r3, [r2, #48]	@ 0x30
 8006e3c:	4b34      	ldr	r3, [pc, #208]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006e3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e40:	f003 0301 	and.w	r3, r3, #1
 8006e44:	623b      	str	r3, [r7, #32]
 8006e46:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006e48:	2300      	movs	r3, #0
 8006e4a:	61fb      	str	r3, [r7, #28]
 8006e4c:	4b30      	ldr	r3, [pc, #192]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006e4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e50:	4a2f      	ldr	r2, [pc, #188]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006e52:	f043 0308 	orr.w	r3, r3, #8
 8006e56:	6313      	str	r3, [r2, #48]	@ 0x30
 8006e58:	4b2d      	ldr	r3, [pc, #180]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006e5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e5c:	f003 0308 	and.w	r3, r3, #8
 8006e60:	61fb      	str	r3, [r7, #28]
 8006e62:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8006e64:	2308      	movs	r3, #8
 8006e66:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e68:	2302      	movs	r3, #2
 8006e6a:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006e70:	2303      	movs	r3, #3
 8006e72:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006e74:	2307      	movs	r3, #7
 8006e76:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006e78:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8006e7c:	4619      	mov	r1, r3
 8006e7e:	4829      	ldr	r0, [pc, #164]	@ (8006f24 <HAL_UART_MspInit+0x2b4>)
 8006e80:	f000 fb18 	bl	80074b4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8006e84:	2320      	movs	r3, #32
 8006e86:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e88:	2302      	movs	r3, #2
 8006e8a:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006e90:	2303      	movs	r3, #3
 8006e92:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006e94:	2307      	movs	r3, #7
 8006e96:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006e98:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8006e9c:	4619      	mov	r1, r3
 8006e9e:	481f      	ldr	r0, [pc, #124]	@ (8006f1c <HAL_UART_MspInit+0x2ac>)
 8006ea0:	f000 fb08 	bl	80074b4 <HAL_GPIO_Init>
}
 8006ea4:	e096      	b.n	8006fd4 <HAL_UART_MspInit+0x364>
  else if(uartHandle->Instance==USART3)
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	4a20      	ldr	r2, [pc, #128]	@ (8006f2c <HAL_UART_MspInit+0x2bc>)
 8006eac:	4293      	cmp	r3, r2
 8006eae:	d141      	bne.n	8006f34 <HAL_UART_MspInit+0x2c4>
    __HAL_RCC_USART3_CLK_ENABLE();
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	61bb      	str	r3, [r7, #24]
 8006eb4:	4b16      	ldr	r3, [pc, #88]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006eb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eb8:	4a15      	ldr	r2, [pc, #84]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006eba:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006ebe:	6413      	str	r3, [r2, #64]	@ 0x40
 8006ec0:	4b13      	ldr	r3, [pc, #76]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006ec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ec4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006ec8:	61bb      	str	r3, [r7, #24]
 8006eca:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006ecc:	2300      	movs	r3, #0
 8006ece:	617b      	str	r3, [r7, #20]
 8006ed0:	4b0f      	ldr	r3, [pc, #60]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006ed2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ed4:	4a0e      	ldr	r2, [pc, #56]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006ed6:	f043 0302 	orr.w	r3, r3, #2
 8006eda:	6313      	str	r3, [r2, #48]	@ 0x30
 8006edc:	4b0c      	ldr	r3, [pc, #48]	@ (8006f10 <HAL_UART_MspInit+0x2a0>)
 8006ede:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ee0:	f003 0302 	and.w	r3, r3, #2
 8006ee4:	617b      	str	r3, [r7, #20]
 8006ee6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8006ee8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8006eec:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006eee:	2302      	movs	r3, #2
 8006ef0:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006ef6:	2303      	movs	r3, #3
 8006ef8:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8006efa:	2307      	movs	r3, #7
 8006efc:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006efe:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8006f02:	4619      	mov	r1, r3
 8006f04:	480a      	ldr	r0, [pc, #40]	@ (8006f30 <HAL_UART_MspInit+0x2c0>)
 8006f06:	f000 fad5 	bl	80074b4 <HAL_GPIO_Init>
}
 8006f0a:	e063      	b.n	8006fd4 <HAL_UART_MspInit+0x364>
 8006f0c:	40004c00 	.word	0x40004c00
 8006f10:	40023800 	.word	0x40023800
 8006f14:	40020800 	.word	0x40020800
 8006f18:	40005000 	.word	0x40005000
 8006f1c:	40020c00 	.word	0x40020c00
 8006f20:	40011000 	.word	0x40011000
 8006f24:	40020000 	.word	0x40020000
 8006f28:	40004400 	.word	0x40004400
 8006f2c:	40004800 	.word	0x40004800
 8006f30:	40020400 	.word	0x40020400
  else if(uartHandle->Instance==USART6)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	4a28      	ldr	r2, [pc, #160]	@ (8006fdc <HAL_UART_MspInit+0x36c>)
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	d14a      	bne.n	8006fd4 <HAL_UART_MspInit+0x364>
    __HAL_RCC_USART6_CLK_ENABLE();
 8006f3e:	2300      	movs	r3, #0
 8006f40:	613b      	str	r3, [r7, #16]
 8006f42:	4b27      	ldr	r3, [pc, #156]	@ (8006fe0 <HAL_UART_MspInit+0x370>)
 8006f44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f46:	4a26      	ldr	r2, [pc, #152]	@ (8006fe0 <HAL_UART_MspInit+0x370>)
 8006f48:	f043 0320 	orr.w	r3, r3, #32
 8006f4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8006f4e:	4b24      	ldr	r3, [pc, #144]	@ (8006fe0 <HAL_UART_MspInit+0x370>)
 8006f50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f52:	f003 0320 	and.w	r3, r3, #32
 8006f56:	613b      	str	r3, [r7, #16]
 8006f58:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	60fb      	str	r3, [r7, #12]
 8006f5e:	4b20      	ldr	r3, [pc, #128]	@ (8006fe0 <HAL_UART_MspInit+0x370>)
 8006f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f62:	4a1f      	ldr	r2, [pc, #124]	@ (8006fe0 <HAL_UART_MspInit+0x370>)
 8006f64:	f043 0304 	orr.w	r3, r3, #4
 8006f68:	6313      	str	r3, [r2, #48]	@ 0x30
 8006f6a:	4b1d      	ldr	r3, [pc, #116]	@ (8006fe0 <HAL_UART_MspInit+0x370>)
 8006f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f6e:	f003 0304 	and.w	r3, r3, #4
 8006f72:	60fb      	str	r3, [r7, #12]
 8006f74:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8006f76:	2300      	movs	r3, #0
 8006f78:	60bb      	str	r3, [r7, #8]
 8006f7a:	4b19      	ldr	r3, [pc, #100]	@ (8006fe0 <HAL_UART_MspInit+0x370>)
 8006f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f7e:	4a18      	ldr	r2, [pc, #96]	@ (8006fe0 <HAL_UART_MspInit+0x370>)
 8006f80:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f84:	6313      	str	r3, [r2, #48]	@ 0x30
 8006f86:	4b16      	ldr	r3, [pc, #88]	@ (8006fe0 <HAL_UART_MspInit+0x370>)
 8006f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f8e:	60bb      	str	r3, [r7, #8]
 8006f90:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8006f92:	2380      	movs	r3, #128	@ 0x80
 8006f94:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f96:	2302      	movs	r3, #2
 8006f98:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006f9e:	2303      	movs	r3, #3
 8006fa0:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8006fa2:	2308      	movs	r3, #8
 8006fa4:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006fa6:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8006faa:	4619      	mov	r1, r3
 8006fac:	480d      	ldr	r0, [pc, #52]	@ (8006fe4 <HAL_UART_MspInit+0x374>)
 8006fae:	f000 fa81 	bl	80074b4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8006fb2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8006fb6:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006fb8:	2302      	movs	r3, #2
 8006fba:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006fc0:	2303      	movs	r3, #3
 8006fc2:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8006fc4:	2308      	movs	r3, #8
 8006fc6:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8006fc8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8006fcc:	4619      	mov	r1, r3
 8006fce:	4806      	ldr	r0, [pc, #24]	@ (8006fe8 <HAL_UART_MspInit+0x378>)
 8006fd0:	f000 fa70 	bl	80074b4 <HAL_GPIO_Init>
}
 8006fd4:	bf00      	nop
 8006fd6:	3758      	adds	r7, #88	@ 0x58
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	bd80      	pop	{r7, pc}
 8006fdc:	40011400 	.word	0x40011400
 8006fe0:	40023800 	.word	0x40023800
 8006fe4:	40020800 	.word	0x40020800
 8006fe8:	40021800 	.word	0x40021800

08006fec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8006fec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8007024 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8006ff0:	f7fe fe34 	bl	8005c5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006ff4:	480c      	ldr	r0, [pc, #48]	@ (8007028 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8006ff6:	490d      	ldr	r1, [pc, #52]	@ (800702c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8006ff8:	4a0d      	ldr	r2, [pc, #52]	@ (8007030 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8006ffa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006ffc:	e002      	b.n	8007004 <LoopCopyDataInit>

08006ffe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006ffe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007000:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007002:	3304      	adds	r3, #4

08007004 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007004:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007006:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007008:	d3f9      	bcc.n	8006ffe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800700a:	4a0a      	ldr	r2, [pc, #40]	@ (8007034 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800700c:	4c0a      	ldr	r4, [pc, #40]	@ (8007038 <LoopFillZerobss+0x22>)
  movs r3, #0
 800700e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007010:	e001      	b.n	8007016 <LoopFillZerobss>

08007012 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007012:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007014:	3204      	adds	r2, #4

08007016 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007016:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007018:	d3fb      	bcc.n	8007012 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800701a:	f004 ffd5 	bl	800bfc8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800701e:	f7fe f84f 	bl	80050c0 <main>
  bx  lr    
 8007022:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8007024:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8007028:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800702c:	20000254 	.word	0x20000254
  ldr r2, =_sidata
 8007030:	0800fd90 	.word	0x0800fd90
  ldr r2, =_sbss
 8007034:	20000254 	.word	0x20000254
  ldr r4, =_ebss
 8007038:	200009e0 	.word	0x200009e0

0800703c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800703c:	e7fe      	b.n	800703c <ADC_IRQHandler>
	...

08007040 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007040:	b580      	push	{r7, lr}
 8007042:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8007044:	4b0e      	ldr	r3, [pc, #56]	@ (8007080 <HAL_Init+0x40>)
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	4a0d      	ldr	r2, [pc, #52]	@ (8007080 <HAL_Init+0x40>)
 800704a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800704e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8007050:	4b0b      	ldr	r3, [pc, #44]	@ (8007080 <HAL_Init+0x40>)
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	4a0a      	ldr	r2, [pc, #40]	@ (8007080 <HAL_Init+0x40>)
 8007056:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800705a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800705c:	4b08      	ldr	r3, [pc, #32]	@ (8007080 <HAL_Init+0x40>)
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	4a07      	ldr	r2, [pc, #28]	@ (8007080 <HAL_Init+0x40>)
 8007062:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007066:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007068:	2003      	movs	r0, #3
 800706a:	f000 f94f 	bl	800730c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800706e:	200f      	movs	r0, #15
 8007070:	f000 f808 	bl	8007084 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8007074:	f7fe fcca 	bl	8005a0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007078:	2300      	movs	r3, #0
}
 800707a:	4618      	mov	r0, r3
 800707c:	bd80      	pop	{r7, pc}
 800707e:	bf00      	nop
 8007080:	40023c00 	.word	0x40023c00

08007084 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007084:	b580      	push	{r7, lr}
 8007086:	b082      	sub	sp, #8
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800708c:	4b12      	ldr	r3, [pc, #72]	@ (80070d8 <HAL_InitTick+0x54>)
 800708e:	681a      	ldr	r2, [r3, #0]
 8007090:	4b12      	ldr	r3, [pc, #72]	@ (80070dc <HAL_InitTick+0x58>)
 8007092:	781b      	ldrb	r3, [r3, #0]
 8007094:	4619      	mov	r1, r3
 8007096:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800709a:	fbb3 f3f1 	udiv	r3, r3, r1
 800709e:	fbb2 f3f3 	udiv	r3, r2, r3
 80070a2:	4618      	mov	r0, r3
 80070a4:	f000 f967 	bl	8007376 <HAL_SYSTICK_Config>
 80070a8:	4603      	mov	r3, r0
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d001      	beq.n	80070b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80070ae:	2301      	movs	r3, #1
 80070b0:	e00e      	b.n	80070d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2b0f      	cmp	r3, #15
 80070b6:	d80a      	bhi.n	80070ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80070b8:	2200      	movs	r2, #0
 80070ba:	6879      	ldr	r1, [r7, #4]
 80070bc:	f04f 30ff 	mov.w	r0, #4294967295
 80070c0:	f000 f92f 	bl	8007322 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80070c4:	4a06      	ldr	r2, [pc, #24]	@ (80070e0 <HAL_InitTick+0x5c>)
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80070ca:	2300      	movs	r3, #0
 80070cc:	e000      	b.n	80070d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80070ce:	2301      	movs	r3, #1
}
 80070d0:	4618      	mov	r0, r3
 80070d2:	3708      	adds	r7, #8
 80070d4:	46bd      	mov	sp, r7
 80070d6:	bd80      	pop	{r7, pc}
 80070d8:	20000080 	.word	0x20000080
 80070dc:	20000088 	.word	0x20000088
 80070e0:	20000084 	.word	0x20000084

080070e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80070e4:	b480      	push	{r7}
 80070e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80070e8:	4b06      	ldr	r3, [pc, #24]	@ (8007104 <HAL_IncTick+0x20>)
 80070ea:	781b      	ldrb	r3, [r3, #0]
 80070ec:	461a      	mov	r2, r3
 80070ee:	4b06      	ldr	r3, [pc, #24]	@ (8007108 <HAL_IncTick+0x24>)
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	4413      	add	r3, r2
 80070f4:	4a04      	ldr	r2, [pc, #16]	@ (8007108 <HAL_IncTick+0x24>)
 80070f6:	6013      	str	r3, [r2, #0]
}
 80070f8:	bf00      	nop
 80070fa:	46bd      	mov	sp, r7
 80070fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007100:	4770      	bx	lr
 8007102:	bf00      	nop
 8007104:	20000088 	.word	0x20000088
 8007108:	20000890 	.word	0x20000890

0800710c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800710c:	b480      	push	{r7}
 800710e:	af00      	add	r7, sp, #0
  return uwTick;
 8007110:	4b03      	ldr	r3, [pc, #12]	@ (8007120 <HAL_GetTick+0x14>)
 8007112:	681b      	ldr	r3, [r3, #0]
}
 8007114:	4618      	mov	r0, r3
 8007116:	46bd      	mov	sp, r7
 8007118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711c:	4770      	bx	lr
 800711e:	bf00      	nop
 8007120:	20000890 	.word	0x20000890

08007124 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007124:	b580      	push	{r7, lr}
 8007126:	b084      	sub	sp, #16
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800712c:	f7ff ffee 	bl	800710c <HAL_GetTick>
 8007130:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	f1b3 3fff 	cmp.w	r3, #4294967295
 800713c:	d005      	beq.n	800714a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800713e:	4b0a      	ldr	r3, [pc, #40]	@ (8007168 <HAL_Delay+0x44>)
 8007140:	781b      	ldrb	r3, [r3, #0]
 8007142:	461a      	mov	r2, r3
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	4413      	add	r3, r2
 8007148:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800714a:	bf00      	nop
 800714c:	f7ff ffde 	bl	800710c <HAL_GetTick>
 8007150:	4602      	mov	r2, r0
 8007152:	68bb      	ldr	r3, [r7, #8]
 8007154:	1ad3      	subs	r3, r2, r3
 8007156:	68fa      	ldr	r2, [r7, #12]
 8007158:	429a      	cmp	r2, r3
 800715a:	d8f7      	bhi.n	800714c <HAL_Delay+0x28>
  {
  }
}
 800715c:	bf00      	nop
 800715e:	bf00      	nop
 8007160:	3710      	adds	r7, #16
 8007162:	46bd      	mov	sp, r7
 8007164:	bd80      	pop	{r7, pc}
 8007166:	bf00      	nop
 8007168:	20000088 	.word	0x20000088

0800716c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800716c:	b480      	push	{r7}
 800716e:	b085      	sub	sp, #20
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	f003 0307 	and.w	r3, r3, #7
 800717a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800717c:	4b0c      	ldr	r3, [pc, #48]	@ (80071b0 <__NVIC_SetPriorityGrouping+0x44>)
 800717e:	68db      	ldr	r3, [r3, #12]
 8007180:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007182:	68ba      	ldr	r2, [r7, #8]
 8007184:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007188:	4013      	ands	r3, r2
 800718a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007194:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007198:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800719c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800719e:	4a04      	ldr	r2, [pc, #16]	@ (80071b0 <__NVIC_SetPriorityGrouping+0x44>)
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	60d3      	str	r3, [r2, #12]
}
 80071a4:	bf00      	nop
 80071a6:	3714      	adds	r7, #20
 80071a8:	46bd      	mov	sp, r7
 80071aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ae:	4770      	bx	lr
 80071b0:	e000ed00 	.word	0xe000ed00

080071b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80071b4:	b480      	push	{r7}
 80071b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80071b8:	4b04      	ldr	r3, [pc, #16]	@ (80071cc <__NVIC_GetPriorityGrouping+0x18>)
 80071ba:	68db      	ldr	r3, [r3, #12]
 80071bc:	0a1b      	lsrs	r3, r3, #8
 80071be:	f003 0307 	and.w	r3, r3, #7
}
 80071c2:	4618      	mov	r0, r3
 80071c4:	46bd      	mov	sp, r7
 80071c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ca:	4770      	bx	lr
 80071cc:	e000ed00 	.word	0xe000ed00

080071d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80071d0:	b480      	push	{r7}
 80071d2:	b083      	sub	sp, #12
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	4603      	mov	r3, r0
 80071d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80071da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	db0b      	blt.n	80071fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80071e2:	79fb      	ldrb	r3, [r7, #7]
 80071e4:	f003 021f 	and.w	r2, r3, #31
 80071e8:	4907      	ldr	r1, [pc, #28]	@ (8007208 <__NVIC_EnableIRQ+0x38>)
 80071ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071ee:	095b      	lsrs	r3, r3, #5
 80071f0:	2001      	movs	r0, #1
 80071f2:	fa00 f202 	lsl.w	r2, r0, r2
 80071f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80071fa:	bf00      	nop
 80071fc:	370c      	adds	r7, #12
 80071fe:	46bd      	mov	sp, r7
 8007200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007204:	4770      	bx	lr
 8007206:	bf00      	nop
 8007208:	e000e100 	.word	0xe000e100

0800720c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800720c:	b480      	push	{r7}
 800720e:	b083      	sub	sp, #12
 8007210:	af00      	add	r7, sp, #0
 8007212:	4603      	mov	r3, r0
 8007214:	6039      	str	r1, [r7, #0]
 8007216:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007218:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800721c:	2b00      	cmp	r3, #0
 800721e:	db0a      	blt.n	8007236 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	b2da      	uxtb	r2, r3
 8007224:	490c      	ldr	r1, [pc, #48]	@ (8007258 <__NVIC_SetPriority+0x4c>)
 8007226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800722a:	0112      	lsls	r2, r2, #4
 800722c:	b2d2      	uxtb	r2, r2
 800722e:	440b      	add	r3, r1
 8007230:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007234:	e00a      	b.n	800724c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007236:	683b      	ldr	r3, [r7, #0]
 8007238:	b2da      	uxtb	r2, r3
 800723a:	4908      	ldr	r1, [pc, #32]	@ (800725c <__NVIC_SetPriority+0x50>)
 800723c:	79fb      	ldrb	r3, [r7, #7]
 800723e:	f003 030f 	and.w	r3, r3, #15
 8007242:	3b04      	subs	r3, #4
 8007244:	0112      	lsls	r2, r2, #4
 8007246:	b2d2      	uxtb	r2, r2
 8007248:	440b      	add	r3, r1
 800724a:	761a      	strb	r2, [r3, #24]
}
 800724c:	bf00      	nop
 800724e:	370c      	adds	r7, #12
 8007250:	46bd      	mov	sp, r7
 8007252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007256:	4770      	bx	lr
 8007258:	e000e100 	.word	0xe000e100
 800725c:	e000ed00 	.word	0xe000ed00

08007260 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007260:	b480      	push	{r7}
 8007262:	b089      	sub	sp, #36	@ 0x24
 8007264:	af00      	add	r7, sp, #0
 8007266:	60f8      	str	r0, [r7, #12]
 8007268:	60b9      	str	r1, [r7, #8]
 800726a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	f003 0307 	and.w	r3, r3, #7
 8007272:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007274:	69fb      	ldr	r3, [r7, #28]
 8007276:	f1c3 0307 	rsb	r3, r3, #7
 800727a:	2b04      	cmp	r3, #4
 800727c:	bf28      	it	cs
 800727e:	2304      	movcs	r3, #4
 8007280:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007282:	69fb      	ldr	r3, [r7, #28]
 8007284:	3304      	adds	r3, #4
 8007286:	2b06      	cmp	r3, #6
 8007288:	d902      	bls.n	8007290 <NVIC_EncodePriority+0x30>
 800728a:	69fb      	ldr	r3, [r7, #28]
 800728c:	3b03      	subs	r3, #3
 800728e:	e000      	b.n	8007292 <NVIC_EncodePriority+0x32>
 8007290:	2300      	movs	r3, #0
 8007292:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007294:	f04f 32ff 	mov.w	r2, #4294967295
 8007298:	69bb      	ldr	r3, [r7, #24]
 800729a:	fa02 f303 	lsl.w	r3, r2, r3
 800729e:	43da      	mvns	r2, r3
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	401a      	ands	r2, r3
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80072a8:	f04f 31ff 	mov.w	r1, #4294967295
 80072ac:	697b      	ldr	r3, [r7, #20]
 80072ae:	fa01 f303 	lsl.w	r3, r1, r3
 80072b2:	43d9      	mvns	r1, r3
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80072b8:	4313      	orrs	r3, r2
         );
}
 80072ba:	4618      	mov	r0, r3
 80072bc:	3724      	adds	r7, #36	@ 0x24
 80072be:	46bd      	mov	sp, r7
 80072c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c4:	4770      	bx	lr
	...

080072c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b082      	sub	sp, #8
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	3b01      	subs	r3, #1
 80072d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80072d8:	d301      	bcc.n	80072de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80072da:	2301      	movs	r3, #1
 80072dc:	e00f      	b.n	80072fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80072de:	4a0a      	ldr	r2, [pc, #40]	@ (8007308 <SysTick_Config+0x40>)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	3b01      	subs	r3, #1
 80072e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80072e6:	210f      	movs	r1, #15
 80072e8:	f04f 30ff 	mov.w	r0, #4294967295
 80072ec:	f7ff ff8e 	bl	800720c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80072f0:	4b05      	ldr	r3, [pc, #20]	@ (8007308 <SysTick_Config+0x40>)
 80072f2:	2200      	movs	r2, #0
 80072f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80072f6:	4b04      	ldr	r3, [pc, #16]	@ (8007308 <SysTick_Config+0x40>)
 80072f8:	2207      	movs	r2, #7
 80072fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80072fc:	2300      	movs	r3, #0
}
 80072fe:	4618      	mov	r0, r3
 8007300:	3708      	adds	r7, #8
 8007302:	46bd      	mov	sp, r7
 8007304:	bd80      	pop	{r7, pc}
 8007306:	bf00      	nop
 8007308:	e000e010 	.word	0xe000e010

0800730c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800730c:	b580      	push	{r7, lr}
 800730e:	b082      	sub	sp, #8
 8007310:	af00      	add	r7, sp, #0
 8007312:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007314:	6878      	ldr	r0, [r7, #4]
 8007316:	f7ff ff29 	bl	800716c <__NVIC_SetPriorityGrouping>
}
 800731a:	bf00      	nop
 800731c:	3708      	adds	r7, #8
 800731e:	46bd      	mov	sp, r7
 8007320:	bd80      	pop	{r7, pc}

08007322 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8007322:	b580      	push	{r7, lr}
 8007324:	b086      	sub	sp, #24
 8007326:	af00      	add	r7, sp, #0
 8007328:	4603      	mov	r3, r0
 800732a:	60b9      	str	r1, [r7, #8]
 800732c:	607a      	str	r2, [r7, #4]
 800732e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007330:	2300      	movs	r3, #0
 8007332:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007334:	f7ff ff3e 	bl	80071b4 <__NVIC_GetPriorityGrouping>
 8007338:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800733a:	687a      	ldr	r2, [r7, #4]
 800733c:	68b9      	ldr	r1, [r7, #8]
 800733e:	6978      	ldr	r0, [r7, #20]
 8007340:	f7ff ff8e 	bl	8007260 <NVIC_EncodePriority>
 8007344:	4602      	mov	r2, r0
 8007346:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800734a:	4611      	mov	r1, r2
 800734c:	4618      	mov	r0, r3
 800734e:	f7ff ff5d 	bl	800720c <__NVIC_SetPriority>
}
 8007352:	bf00      	nop
 8007354:	3718      	adds	r7, #24
 8007356:	46bd      	mov	sp, r7
 8007358:	bd80      	pop	{r7, pc}

0800735a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800735a:	b580      	push	{r7, lr}
 800735c:	b082      	sub	sp, #8
 800735e:	af00      	add	r7, sp, #0
 8007360:	4603      	mov	r3, r0
 8007362:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007364:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007368:	4618      	mov	r0, r3
 800736a:	f7ff ff31 	bl	80071d0 <__NVIC_EnableIRQ>
}
 800736e:	bf00      	nop
 8007370:	3708      	adds	r7, #8
 8007372:	46bd      	mov	sp, r7
 8007374:	bd80      	pop	{r7, pc}

08007376 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007376:	b580      	push	{r7, lr}
 8007378:	b082      	sub	sp, #8
 800737a:	af00      	add	r7, sp, #0
 800737c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800737e:	6878      	ldr	r0, [r7, #4]
 8007380:	f7ff ffa2 	bl	80072c8 <SysTick_Config>
 8007384:	4603      	mov	r3, r0
}
 8007386:	4618      	mov	r0, r3
 8007388:	3708      	adds	r7, #8
 800738a:	46bd      	mov	sp, r7
 800738c:	bd80      	pop	{r7, pc}

0800738e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800738e:	b580      	push	{r7, lr}
 8007390:	b084      	sub	sp, #16
 8007392:	af00      	add	r7, sp, #0
 8007394:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800739a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800739c:	f7ff feb6 	bl	800710c <HAL_GetTick>
 80073a0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80073a8:	b2db      	uxtb	r3, r3
 80073aa:	2b02      	cmp	r3, #2
 80073ac:	d008      	beq.n	80073c0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	2280      	movs	r2, #128	@ 0x80
 80073b2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2200      	movs	r2, #0
 80073b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80073bc:	2301      	movs	r3, #1
 80073be:	e052      	b.n	8007466 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	681a      	ldr	r2, [r3, #0]
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f022 0216 	bic.w	r2, r2, #22
 80073ce:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	695a      	ldr	r2, [r3, #20]
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80073de:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d103      	bne.n	80073f0 <HAL_DMA_Abort+0x62>
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d007      	beq.n	8007400 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	681a      	ldr	r2, [r3, #0]
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f022 0208 	bic.w	r2, r2, #8
 80073fe:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	681a      	ldr	r2, [r3, #0]
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	f022 0201 	bic.w	r2, r2, #1
 800740e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007410:	e013      	b.n	800743a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007412:	f7ff fe7b 	bl	800710c <HAL_GetTick>
 8007416:	4602      	mov	r2, r0
 8007418:	68bb      	ldr	r3, [r7, #8]
 800741a:	1ad3      	subs	r3, r2, r3
 800741c:	2b05      	cmp	r3, #5
 800741e:	d90c      	bls.n	800743a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2220      	movs	r2, #32
 8007424:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	2203      	movs	r2, #3
 800742a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2200      	movs	r2, #0
 8007432:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8007436:	2303      	movs	r3, #3
 8007438:	e015      	b.n	8007466 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f003 0301 	and.w	r3, r3, #1
 8007444:	2b00      	cmp	r3, #0
 8007446:	d1e4      	bne.n	8007412 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800744c:	223f      	movs	r2, #63	@ 0x3f
 800744e:	409a      	lsls	r2, r3
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2201      	movs	r2, #1
 8007458:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2200      	movs	r2, #0
 8007460:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8007464:	2300      	movs	r3, #0
}
 8007466:	4618      	mov	r0, r3
 8007468:	3710      	adds	r7, #16
 800746a:	46bd      	mov	sp, r7
 800746c:	bd80      	pop	{r7, pc}

0800746e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800746e:	b480      	push	{r7}
 8007470:	b083      	sub	sp, #12
 8007472:	af00      	add	r7, sp, #0
 8007474:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800747c:	b2db      	uxtb	r3, r3
 800747e:	2b02      	cmp	r3, #2
 8007480:	d004      	beq.n	800748c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2280      	movs	r2, #128	@ 0x80
 8007486:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8007488:	2301      	movs	r3, #1
 800748a:	e00c      	b.n	80074a6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2205      	movs	r2, #5
 8007490:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	681a      	ldr	r2, [r3, #0]
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f022 0201 	bic.w	r2, r2, #1
 80074a2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80074a4:	2300      	movs	r3, #0
}
 80074a6:	4618      	mov	r0, r3
 80074a8:	370c      	adds	r7, #12
 80074aa:	46bd      	mov	sp, r7
 80074ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b0:	4770      	bx	lr
	...

080074b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80074b4:	b480      	push	{r7}
 80074b6:	b089      	sub	sp, #36	@ 0x24
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
 80074bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80074be:	2300      	movs	r3, #0
 80074c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80074c2:	2300      	movs	r3, #0
 80074c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80074c6:	2300      	movs	r3, #0
 80074c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80074ca:	2300      	movs	r3, #0
 80074cc:	61fb      	str	r3, [r7, #28]
 80074ce:	e16b      	b.n	80077a8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80074d0:	2201      	movs	r2, #1
 80074d2:	69fb      	ldr	r3, [r7, #28]
 80074d4:	fa02 f303 	lsl.w	r3, r2, r3
 80074d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80074da:	683b      	ldr	r3, [r7, #0]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	697a      	ldr	r2, [r7, #20]
 80074e0:	4013      	ands	r3, r2
 80074e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80074e4:	693a      	ldr	r2, [r7, #16]
 80074e6:	697b      	ldr	r3, [r7, #20]
 80074e8:	429a      	cmp	r2, r3
 80074ea:	f040 815a 	bne.w	80077a2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80074ee:	683b      	ldr	r3, [r7, #0]
 80074f0:	685b      	ldr	r3, [r3, #4]
 80074f2:	f003 0303 	and.w	r3, r3, #3
 80074f6:	2b01      	cmp	r3, #1
 80074f8:	d005      	beq.n	8007506 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	685b      	ldr	r3, [r3, #4]
 80074fe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007502:	2b02      	cmp	r3, #2
 8007504:	d130      	bne.n	8007568 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	689b      	ldr	r3, [r3, #8]
 800750a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800750c:	69fb      	ldr	r3, [r7, #28]
 800750e:	005b      	lsls	r3, r3, #1
 8007510:	2203      	movs	r2, #3
 8007512:	fa02 f303 	lsl.w	r3, r2, r3
 8007516:	43db      	mvns	r3, r3
 8007518:	69ba      	ldr	r2, [r7, #24]
 800751a:	4013      	ands	r3, r2
 800751c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800751e:	683b      	ldr	r3, [r7, #0]
 8007520:	68da      	ldr	r2, [r3, #12]
 8007522:	69fb      	ldr	r3, [r7, #28]
 8007524:	005b      	lsls	r3, r3, #1
 8007526:	fa02 f303 	lsl.w	r3, r2, r3
 800752a:	69ba      	ldr	r2, [r7, #24]
 800752c:	4313      	orrs	r3, r2
 800752e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	69ba      	ldr	r2, [r7, #24]
 8007534:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	685b      	ldr	r3, [r3, #4]
 800753a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800753c:	2201      	movs	r2, #1
 800753e:	69fb      	ldr	r3, [r7, #28]
 8007540:	fa02 f303 	lsl.w	r3, r2, r3
 8007544:	43db      	mvns	r3, r3
 8007546:	69ba      	ldr	r2, [r7, #24]
 8007548:	4013      	ands	r3, r2
 800754a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	685b      	ldr	r3, [r3, #4]
 8007550:	091b      	lsrs	r3, r3, #4
 8007552:	f003 0201 	and.w	r2, r3, #1
 8007556:	69fb      	ldr	r3, [r7, #28]
 8007558:	fa02 f303 	lsl.w	r3, r2, r3
 800755c:	69ba      	ldr	r2, [r7, #24]
 800755e:	4313      	orrs	r3, r2
 8007560:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	69ba      	ldr	r2, [r7, #24]
 8007566:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	685b      	ldr	r3, [r3, #4]
 800756c:	f003 0303 	and.w	r3, r3, #3
 8007570:	2b03      	cmp	r3, #3
 8007572:	d017      	beq.n	80075a4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	68db      	ldr	r3, [r3, #12]
 8007578:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800757a:	69fb      	ldr	r3, [r7, #28]
 800757c:	005b      	lsls	r3, r3, #1
 800757e:	2203      	movs	r2, #3
 8007580:	fa02 f303 	lsl.w	r3, r2, r3
 8007584:	43db      	mvns	r3, r3
 8007586:	69ba      	ldr	r2, [r7, #24]
 8007588:	4013      	ands	r3, r2
 800758a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800758c:	683b      	ldr	r3, [r7, #0]
 800758e:	689a      	ldr	r2, [r3, #8]
 8007590:	69fb      	ldr	r3, [r7, #28]
 8007592:	005b      	lsls	r3, r3, #1
 8007594:	fa02 f303 	lsl.w	r3, r2, r3
 8007598:	69ba      	ldr	r2, [r7, #24]
 800759a:	4313      	orrs	r3, r2
 800759c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	69ba      	ldr	r2, [r7, #24]
 80075a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80075a4:	683b      	ldr	r3, [r7, #0]
 80075a6:	685b      	ldr	r3, [r3, #4]
 80075a8:	f003 0303 	and.w	r3, r3, #3
 80075ac:	2b02      	cmp	r3, #2
 80075ae:	d123      	bne.n	80075f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80075b0:	69fb      	ldr	r3, [r7, #28]
 80075b2:	08da      	lsrs	r2, r3, #3
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	3208      	adds	r2, #8
 80075b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80075be:	69fb      	ldr	r3, [r7, #28]
 80075c0:	f003 0307 	and.w	r3, r3, #7
 80075c4:	009b      	lsls	r3, r3, #2
 80075c6:	220f      	movs	r2, #15
 80075c8:	fa02 f303 	lsl.w	r3, r2, r3
 80075cc:	43db      	mvns	r3, r3
 80075ce:	69ba      	ldr	r2, [r7, #24]
 80075d0:	4013      	ands	r3, r2
 80075d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80075d4:	683b      	ldr	r3, [r7, #0]
 80075d6:	691a      	ldr	r2, [r3, #16]
 80075d8:	69fb      	ldr	r3, [r7, #28]
 80075da:	f003 0307 	and.w	r3, r3, #7
 80075de:	009b      	lsls	r3, r3, #2
 80075e0:	fa02 f303 	lsl.w	r3, r2, r3
 80075e4:	69ba      	ldr	r2, [r7, #24]
 80075e6:	4313      	orrs	r3, r2
 80075e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80075ea:	69fb      	ldr	r3, [r7, #28]
 80075ec:	08da      	lsrs	r2, r3, #3
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	3208      	adds	r2, #8
 80075f2:	69b9      	ldr	r1, [r7, #24]
 80075f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80075fe:	69fb      	ldr	r3, [r7, #28]
 8007600:	005b      	lsls	r3, r3, #1
 8007602:	2203      	movs	r2, #3
 8007604:	fa02 f303 	lsl.w	r3, r2, r3
 8007608:	43db      	mvns	r3, r3
 800760a:	69ba      	ldr	r2, [r7, #24]
 800760c:	4013      	ands	r3, r2
 800760e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007610:	683b      	ldr	r3, [r7, #0]
 8007612:	685b      	ldr	r3, [r3, #4]
 8007614:	f003 0203 	and.w	r2, r3, #3
 8007618:	69fb      	ldr	r3, [r7, #28]
 800761a:	005b      	lsls	r3, r3, #1
 800761c:	fa02 f303 	lsl.w	r3, r2, r3
 8007620:	69ba      	ldr	r2, [r7, #24]
 8007622:	4313      	orrs	r3, r2
 8007624:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	69ba      	ldr	r2, [r7, #24]
 800762a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	685b      	ldr	r3, [r3, #4]
 8007630:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007634:	2b00      	cmp	r3, #0
 8007636:	f000 80b4 	beq.w	80077a2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800763a:	2300      	movs	r3, #0
 800763c:	60fb      	str	r3, [r7, #12]
 800763e:	4b60      	ldr	r3, [pc, #384]	@ (80077c0 <HAL_GPIO_Init+0x30c>)
 8007640:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007642:	4a5f      	ldr	r2, [pc, #380]	@ (80077c0 <HAL_GPIO_Init+0x30c>)
 8007644:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007648:	6453      	str	r3, [r2, #68]	@ 0x44
 800764a:	4b5d      	ldr	r3, [pc, #372]	@ (80077c0 <HAL_GPIO_Init+0x30c>)
 800764c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800764e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007652:	60fb      	str	r3, [r7, #12]
 8007654:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007656:	4a5b      	ldr	r2, [pc, #364]	@ (80077c4 <HAL_GPIO_Init+0x310>)
 8007658:	69fb      	ldr	r3, [r7, #28]
 800765a:	089b      	lsrs	r3, r3, #2
 800765c:	3302      	adds	r3, #2
 800765e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007662:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007664:	69fb      	ldr	r3, [r7, #28]
 8007666:	f003 0303 	and.w	r3, r3, #3
 800766a:	009b      	lsls	r3, r3, #2
 800766c:	220f      	movs	r2, #15
 800766e:	fa02 f303 	lsl.w	r3, r2, r3
 8007672:	43db      	mvns	r3, r3
 8007674:	69ba      	ldr	r2, [r7, #24]
 8007676:	4013      	ands	r3, r2
 8007678:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	4a52      	ldr	r2, [pc, #328]	@ (80077c8 <HAL_GPIO_Init+0x314>)
 800767e:	4293      	cmp	r3, r2
 8007680:	d02b      	beq.n	80076da <HAL_GPIO_Init+0x226>
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	4a51      	ldr	r2, [pc, #324]	@ (80077cc <HAL_GPIO_Init+0x318>)
 8007686:	4293      	cmp	r3, r2
 8007688:	d025      	beq.n	80076d6 <HAL_GPIO_Init+0x222>
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	4a50      	ldr	r2, [pc, #320]	@ (80077d0 <HAL_GPIO_Init+0x31c>)
 800768e:	4293      	cmp	r3, r2
 8007690:	d01f      	beq.n	80076d2 <HAL_GPIO_Init+0x21e>
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	4a4f      	ldr	r2, [pc, #316]	@ (80077d4 <HAL_GPIO_Init+0x320>)
 8007696:	4293      	cmp	r3, r2
 8007698:	d019      	beq.n	80076ce <HAL_GPIO_Init+0x21a>
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	4a4e      	ldr	r2, [pc, #312]	@ (80077d8 <HAL_GPIO_Init+0x324>)
 800769e:	4293      	cmp	r3, r2
 80076a0:	d013      	beq.n	80076ca <HAL_GPIO_Init+0x216>
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	4a4d      	ldr	r2, [pc, #308]	@ (80077dc <HAL_GPIO_Init+0x328>)
 80076a6:	4293      	cmp	r3, r2
 80076a8:	d00d      	beq.n	80076c6 <HAL_GPIO_Init+0x212>
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	4a4c      	ldr	r2, [pc, #304]	@ (80077e0 <HAL_GPIO_Init+0x32c>)
 80076ae:	4293      	cmp	r3, r2
 80076b0:	d007      	beq.n	80076c2 <HAL_GPIO_Init+0x20e>
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	4a4b      	ldr	r2, [pc, #300]	@ (80077e4 <HAL_GPIO_Init+0x330>)
 80076b6:	4293      	cmp	r3, r2
 80076b8:	d101      	bne.n	80076be <HAL_GPIO_Init+0x20a>
 80076ba:	2307      	movs	r3, #7
 80076bc:	e00e      	b.n	80076dc <HAL_GPIO_Init+0x228>
 80076be:	2308      	movs	r3, #8
 80076c0:	e00c      	b.n	80076dc <HAL_GPIO_Init+0x228>
 80076c2:	2306      	movs	r3, #6
 80076c4:	e00a      	b.n	80076dc <HAL_GPIO_Init+0x228>
 80076c6:	2305      	movs	r3, #5
 80076c8:	e008      	b.n	80076dc <HAL_GPIO_Init+0x228>
 80076ca:	2304      	movs	r3, #4
 80076cc:	e006      	b.n	80076dc <HAL_GPIO_Init+0x228>
 80076ce:	2303      	movs	r3, #3
 80076d0:	e004      	b.n	80076dc <HAL_GPIO_Init+0x228>
 80076d2:	2302      	movs	r3, #2
 80076d4:	e002      	b.n	80076dc <HAL_GPIO_Init+0x228>
 80076d6:	2301      	movs	r3, #1
 80076d8:	e000      	b.n	80076dc <HAL_GPIO_Init+0x228>
 80076da:	2300      	movs	r3, #0
 80076dc:	69fa      	ldr	r2, [r7, #28]
 80076de:	f002 0203 	and.w	r2, r2, #3
 80076e2:	0092      	lsls	r2, r2, #2
 80076e4:	4093      	lsls	r3, r2
 80076e6:	69ba      	ldr	r2, [r7, #24]
 80076e8:	4313      	orrs	r3, r2
 80076ea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80076ec:	4935      	ldr	r1, [pc, #212]	@ (80077c4 <HAL_GPIO_Init+0x310>)
 80076ee:	69fb      	ldr	r3, [r7, #28]
 80076f0:	089b      	lsrs	r3, r3, #2
 80076f2:	3302      	adds	r3, #2
 80076f4:	69ba      	ldr	r2, [r7, #24]
 80076f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80076fa:	4b3b      	ldr	r3, [pc, #236]	@ (80077e8 <HAL_GPIO_Init+0x334>)
 80076fc:	689b      	ldr	r3, [r3, #8]
 80076fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007700:	693b      	ldr	r3, [r7, #16]
 8007702:	43db      	mvns	r3, r3
 8007704:	69ba      	ldr	r2, [r7, #24]
 8007706:	4013      	ands	r3, r2
 8007708:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800770a:	683b      	ldr	r3, [r7, #0]
 800770c:	685b      	ldr	r3, [r3, #4]
 800770e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007712:	2b00      	cmp	r3, #0
 8007714:	d003      	beq.n	800771e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8007716:	69ba      	ldr	r2, [r7, #24]
 8007718:	693b      	ldr	r3, [r7, #16]
 800771a:	4313      	orrs	r3, r2
 800771c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800771e:	4a32      	ldr	r2, [pc, #200]	@ (80077e8 <HAL_GPIO_Init+0x334>)
 8007720:	69bb      	ldr	r3, [r7, #24]
 8007722:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007724:	4b30      	ldr	r3, [pc, #192]	@ (80077e8 <HAL_GPIO_Init+0x334>)
 8007726:	68db      	ldr	r3, [r3, #12]
 8007728:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800772a:	693b      	ldr	r3, [r7, #16]
 800772c:	43db      	mvns	r3, r3
 800772e:	69ba      	ldr	r2, [r7, #24]
 8007730:	4013      	ands	r3, r2
 8007732:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	685b      	ldr	r3, [r3, #4]
 8007738:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800773c:	2b00      	cmp	r3, #0
 800773e:	d003      	beq.n	8007748 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8007740:	69ba      	ldr	r2, [r7, #24]
 8007742:	693b      	ldr	r3, [r7, #16]
 8007744:	4313      	orrs	r3, r2
 8007746:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007748:	4a27      	ldr	r2, [pc, #156]	@ (80077e8 <HAL_GPIO_Init+0x334>)
 800774a:	69bb      	ldr	r3, [r7, #24]
 800774c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800774e:	4b26      	ldr	r3, [pc, #152]	@ (80077e8 <HAL_GPIO_Init+0x334>)
 8007750:	685b      	ldr	r3, [r3, #4]
 8007752:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007754:	693b      	ldr	r3, [r7, #16]
 8007756:	43db      	mvns	r3, r3
 8007758:	69ba      	ldr	r2, [r7, #24]
 800775a:	4013      	ands	r3, r2
 800775c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	685b      	ldr	r3, [r3, #4]
 8007762:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007766:	2b00      	cmp	r3, #0
 8007768:	d003      	beq.n	8007772 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800776a:	69ba      	ldr	r2, [r7, #24]
 800776c:	693b      	ldr	r3, [r7, #16]
 800776e:	4313      	orrs	r3, r2
 8007770:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007772:	4a1d      	ldr	r2, [pc, #116]	@ (80077e8 <HAL_GPIO_Init+0x334>)
 8007774:	69bb      	ldr	r3, [r7, #24]
 8007776:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007778:	4b1b      	ldr	r3, [pc, #108]	@ (80077e8 <HAL_GPIO_Init+0x334>)
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800777e:	693b      	ldr	r3, [r7, #16]
 8007780:	43db      	mvns	r3, r3
 8007782:	69ba      	ldr	r2, [r7, #24]
 8007784:	4013      	ands	r3, r2
 8007786:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007788:	683b      	ldr	r3, [r7, #0]
 800778a:	685b      	ldr	r3, [r3, #4]
 800778c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007790:	2b00      	cmp	r3, #0
 8007792:	d003      	beq.n	800779c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8007794:	69ba      	ldr	r2, [r7, #24]
 8007796:	693b      	ldr	r3, [r7, #16]
 8007798:	4313      	orrs	r3, r2
 800779a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800779c:	4a12      	ldr	r2, [pc, #72]	@ (80077e8 <HAL_GPIO_Init+0x334>)
 800779e:	69bb      	ldr	r3, [r7, #24]
 80077a0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80077a2:	69fb      	ldr	r3, [r7, #28]
 80077a4:	3301      	adds	r3, #1
 80077a6:	61fb      	str	r3, [r7, #28]
 80077a8:	69fb      	ldr	r3, [r7, #28]
 80077aa:	2b0f      	cmp	r3, #15
 80077ac:	f67f ae90 	bls.w	80074d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80077b0:	bf00      	nop
 80077b2:	bf00      	nop
 80077b4:	3724      	adds	r7, #36	@ 0x24
 80077b6:	46bd      	mov	sp, r7
 80077b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077bc:	4770      	bx	lr
 80077be:	bf00      	nop
 80077c0:	40023800 	.word	0x40023800
 80077c4:	40013800 	.word	0x40013800
 80077c8:	40020000 	.word	0x40020000
 80077cc:	40020400 	.word	0x40020400
 80077d0:	40020800 	.word	0x40020800
 80077d4:	40020c00 	.word	0x40020c00
 80077d8:	40021000 	.word	0x40021000
 80077dc:	40021400 	.word	0x40021400
 80077e0:	40021800 	.word	0x40021800
 80077e4:	40021c00 	.word	0x40021c00
 80077e8:	40013c00 	.word	0x40013c00

080077ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80077ec:	b480      	push	{r7}
 80077ee:	b083      	sub	sp, #12
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
 80077f4:	460b      	mov	r3, r1
 80077f6:	807b      	strh	r3, [r7, #2]
 80077f8:	4613      	mov	r3, r2
 80077fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80077fc:	787b      	ldrb	r3, [r7, #1]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d003      	beq.n	800780a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007802:	887a      	ldrh	r2, [r7, #2]
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007808:	e003      	b.n	8007812 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800780a:	887b      	ldrh	r3, [r7, #2]
 800780c:	041a      	lsls	r2, r3, #16
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	619a      	str	r2, [r3, #24]
}
 8007812:	bf00      	nop
 8007814:	370c      	adds	r7, #12
 8007816:	46bd      	mov	sp, r7
 8007818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781c:	4770      	bx	lr
	...

08007820 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b084      	sub	sp, #16
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d101      	bne.n	8007832 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800782e:	2301      	movs	r3, #1
 8007830:	e12b      	b.n	8007a8a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007838:	b2db      	uxtb	r3, r3
 800783a:	2b00      	cmp	r3, #0
 800783c:	d106      	bne.n	800784c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	2200      	movs	r2, #0
 8007842:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8007846:	6878      	ldr	r0, [r7, #4]
 8007848:	f7fd fb7c 	bl	8004f44 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2224      	movs	r2, #36	@ 0x24
 8007850:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	681a      	ldr	r2, [r3, #0]
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	f022 0201 	bic.w	r2, r2, #1
 8007862:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	681a      	ldr	r2, [r3, #0]
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007872:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	681a      	ldr	r2, [r3, #0]
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007882:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007884:	f001 fc20 	bl	80090c8 <HAL_RCC_GetPCLK1Freq>
 8007888:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	685b      	ldr	r3, [r3, #4]
 800788e:	4a81      	ldr	r2, [pc, #516]	@ (8007a94 <HAL_I2C_Init+0x274>)
 8007890:	4293      	cmp	r3, r2
 8007892:	d807      	bhi.n	80078a4 <HAL_I2C_Init+0x84>
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	4a80      	ldr	r2, [pc, #512]	@ (8007a98 <HAL_I2C_Init+0x278>)
 8007898:	4293      	cmp	r3, r2
 800789a:	bf94      	ite	ls
 800789c:	2301      	movls	r3, #1
 800789e:	2300      	movhi	r3, #0
 80078a0:	b2db      	uxtb	r3, r3
 80078a2:	e006      	b.n	80078b2 <HAL_I2C_Init+0x92>
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	4a7d      	ldr	r2, [pc, #500]	@ (8007a9c <HAL_I2C_Init+0x27c>)
 80078a8:	4293      	cmp	r3, r2
 80078aa:	bf94      	ite	ls
 80078ac:	2301      	movls	r3, #1
 80078ae:	2300      	movhi	r3, #0
 80078b0:	b2db      	uxtb	r3, r3
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d001      	beq.n	80078ba <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80078b6:	2301      	movs	r3, #1
 80078b8:	e0e7      	b.n	8007a8a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	4a78      	ldr	r2, [pc, #480]	@ (8007aa0 <HAL_I2C_Init+0x280>)
 80078be:	fba2 2303 	umull	r2, r3, r2, r3
 80078c2:	0c9b      	lsrs	r3, r3, #18
 80078c4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	685b      	ldr	r3, [r3, #4]
 80078cc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	68ba      	ldr	r2, [r7, #8]
 80078d6:	430a      	orrs	r2, r1
 80078d8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	6a1b      	ldr	r3, [r3, #32]
 80078e0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	685b      	ldr	r3, [r3, #4]
 80078e8:	4a6a      	ldr	r2, [pc, #424]	@ (8007a94 <HAL_I2C_Init+0x274>)
 80078ea:	4293      	cmp	r3, r2
 80078ec:	d802      	bhi.n	80078f4 <HAL_I2C_Init+0xd4>
 80078ee:	68bb      	ldr	r3, [r7, #8]
 80078f0:	3301      	adds	r3, #1
 80078f2:	e009      	b.n	8007908 <HAL_I2C_Init+0xe8>
 80078f4:	68bb      	ldr	r3, [r7, #8]
 80078f6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80078fa:	fb02 f303 	mul.w	r3, r2, r3
 80078fe:	4a69      	ldr	r2, [pc, #420]	@ (8007aa4 <HAL_I2C_Init+0x284>)
 8007900:	fba2 2303 	umull	r2, r3, r2, r3
 8007904:	099b      	lsrs	r3, r3, #6
 8007906:	3301      	adds	r3, #1
 8007908:	687a      	ldr	r2, [r7, #4]
 800790a:	6812      	ldr	r2, [r2, #0]
 800790c:	430b      	orrs	r3, r1
 800790e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	69db      	ldr	r3, [r3, #28]
 8007916:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800791a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	685b      	ldr	r3, [r3, #4]
 8007922:	495c      	ldr	r1, [pc, #368]	@ (8007a94 <HAL_I2C_Init+0x274>)
 8007924:	428b      	cmp	r3, r1
 8007926:	d819      	bhi.n	800795c <HAL_I2C_Init+0x13c>
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	1e59      	subs	r1, r3, #1
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	685b      	ldr	r3, [r3, #4]
 8007930:	005b      	lsls	r3, r3, #1
 8007932:	fbb1 f3f3 	udiv	r3, r1, r3
 8007936:	1c59      	adds	r1, r3, #1
 8007938:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800793c:	400b      	ands	r3, r1
 800793e:	2b00      	cmp	r3, #0
 8007940:	d00a      	beq.n	8007958 <HAL_I2C_Init+0x138>
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	1e59      	subs	r1, r3, #1
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	685b      	ldr	r3, [r3, #4]
 800794a:	005b      	lsls	r3, r3, #1
 800794c:	fbb1 f3f3 	udiv	r3, r1, r3
 8007950:	3301      	adds	r3, #1
 8007952:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007956:	e051      	b.n	80079fc <HAL_I2C_Init+0x1dc>
 8007958:	2304      	movs	r3, #4
 800795a:	e04f      	b.n	80079fc <HAL_I2C_Init+0x1dc>
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	689b      	ldr	r3, [r3, #8]
 8007960:	2b00      	cmp	r3, #0
 8007962:	d111      	bne.n	8007988 <HAL_I2C_Init+0x168>
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	1e58      	subs	r0, r3, #1
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	6859      	ldr	r1, [r3, #4]
 800796c:	460b      	mov	r3, r1
 800796e:	005b      	lsls	r3, r3, #1
 8007970:	440b      	add	r3, r1
 8007972:	fbb0 f3f3 	udiv	r3, r0, r3
 8007976:	3301      	adds	r3, #1
 8007978:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800797c:	2b00      	cmp	r3, #0
 800797e:	bf0c      	ite	eq
 8007980:	2301      	moveq	r3, #1
 8007982:	2300      	movne	r3, #0
 8007984:	b2db      	uxtb	r3, r3
 8007986:	e012      	b.n	80079ae <HAL_I2C_Init+0x18e>
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	1e58      	subs	r0, r3, #1
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	6859      	ldr	r1, [r3, #4]
 8007990:	460b      	mov	r3, r1
 8007992:	009b      	lsls	r3, r3, #2
 8007994:	440b      	add	r3, r1
 8007996:	0099      	lsls	r1, r3, #2
 8007998:	440b      	add	r3, r1
 800799a:	fbb0 f3f3 	udiv	r3, r0, r3
 800799e:	3301      	adds	r3, #1
 80079a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	bf0c      	ite	eq
 80079a8:	2301      	moveq	r3, #1
 80079aa:	2300      	movne	r3, #0
 80079ac:	b2db      	uxtb	r3, r3
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d001      	beq.n	80079b6 <HAL_I2C_Init+0x196>
 80079b2:	2301      	movs	r3, #1
 80079b4:	e022      	b.n	80079fc <HAL_I2C_Init+0x1dc>
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	689b      	ldr	r3, [r3, #8]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d10e      	bne.n	80079dc <HAL_I2C_Init+0x1bc>
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	1e58      	subs	r0, r3, #1
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	6859      	ldr	r1, [r3, #4]
 80079c6:	460b      	mov	r3, r1
 80079c8:	005b      	lsls	r3, r3, #1
 80079ca:	440b      	add	r3, r1
 80079cc:	fbb0 f3f3 	udiv	r3, r0, r3
 80079d0:	3301      	adds	r3, #1
 80079d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80079d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80079da:	e00f      	b.n	80079fc <HAL_I2C_Init+0x1dc>
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	1e58      	subs	r0, r3, #1
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	6859      	ldr	r1, [r3, #4]
 80079e4:	460b      	mov	r3, r1
 80079e6:	009b      	lsls	r3, r3, #2
 80079e8:	440b      	add	r3, r1
 80079ea:	0099      	lsls	r1, r3, #2
 80079ec:	440b      	add	r3, r1
 80079ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80079f2:	3301      	adds	r3, #1
 80079f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80079f8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80079fc:	6879      	ldr	r1, [r7, #4]
 80079fe:	6809      	ldr	r1, [r1, #0]
 8007a00:	4313      	orrs	r3, r2
 8007a02:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	69da      	ldr	r2, [r3, #28]
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	6a1b      	ldr	r3, [r3, #32]
 8007a16:	431a      	orrs	r2, r3
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	430a      	orrs	r2, r1
 8007a1e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	689b      	ldr	r3, [r3, #8]
 8007a26:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8007a2a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8007a2e:	687a      	ldr	r2, [r7, #4]
 8007a30:	6911      	ldr	r1, [r2, #16]
 8007a32:	687a      	ldr	r2, [r7, #4]
 8007a34:	68d2      	ldr	r2, [r2, #12]
 8007a36:	4311      	orrs	r1, r2
 8007a38:	687a      	ldr	r2, [r7, #4]
 8007a3a:	6812      	ldr	r2, [r2, #0]
 8007a3c:	430b      	orrs	r3, r1
 8007a3e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	68db      	ldr	r3, [r3, #12]
 8007a46:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	695a      	ldr	r2, [r3, #20]
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	699b      	ldr	r3, [r3, #24]
 8007a52:	431a      	orrs	r2, r3
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	430a      	orrs	r2, r1
 8007a5a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	681a      	ldr	r2, [r3, #0]
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	f042 0201 	orr.w	r2, r2, #1
 8007a6a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2200      	movs	r2, #0
 8007a70:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	2220      	movs	r2, #32
 8007a76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	2200      	movs	r2, #0
 8007a7e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2200      	movs	r2, #0
 8007a84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8007a88:	2300      	movs	r3, #0
}
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	3710      	adds	r7, #16
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	bd80      	pop	{r7, pc}
 8007a92:	bf00      	nop
 8007a94:	000186a0 	.word	0x000186a0
 8007a98:	001e847f 	.word	0x001e847f
 8007a9c:	003d08ff 	.word	0x003d08ff
 8007aa0:	431bde83 	.word	0x431bde83
 8007aa4:	10624dd3 	.word	0x10624dd3

08007aa8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b088      	sub	sp, #32
 8007aac:	af02      	add	r7, sp, #8
 8007aae:	60f8      	str	r0, [r7, #12]
 8007ab0:	4608      	mov	r0, r1
 8007ab2:	4611      	mov	r1, r2
 8007ab4:	461a      	mov	r2, r3
 8007ab6:	4603      	mov	r3, r0
 8007ab8:	817b      	strh	r3, [r7, #10]
 8007aba:	460b      	mov	r3, r1
 8007abc:	813b      	strh	r3, [r7, #8]
 8007abe:	4613      	mov	r3, r2
 8007ac0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007ac2:	f7ff fb23 	bl	800710c <HAL_GetTick>
 8007ac6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007ace:	b2db      	uxtb	r3, r3
 8007ad0:	2b20      	cmp	r3, #32
 8007ad2:	f040 80d9 	bne.w	8007c88 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007ad6:	697b      	ldr	r3, [r7, #20]
 8007ad8:	9300      	str	r3, [sp, #0]
 8007ada:	2319      	movs	r3, #25
 8007adc:	2201      	movs	r2, #1
 8007ade:	496d      	ldr	r1, [pc, #436]	@ (8007c94 <HAL_I2C_Mem_Write+0x1ec>)
 8007ae0:	68f8      	ldr	r0, [r7, #12]
 8007ae2:	f000 fc8b 	bl	80083fc <I2C_WaitOnFlagUntilTimeout>
 8007ae6:	4603      	mov	r3, r0
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d001      	beq.n	8007af0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007aec:	2302      	movs	r3, #2
 8007aee:	e0cc      	b.n	8007c8a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007af6:	2b01      	cmp	r3, #1
 8007af8:	d101      	bne.n	8007afe <HAL_I2C_Mem_Write+0x56>
 8007afa:	2302      	movs	r3, #2
 8007afc:	e0c5      	b.n	8007c8a <HAL_I2C_Mem_Write+0x1e2>
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	2201      	movs	r2, #1
 8007b02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	f003 0301 	and.w	r3, r3, #1
 8007b10:	2b01      	cmp	r3, #1
 8007b12:	d007      	beq.n	8007b24 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	681a      	ldr	r2, [r3, #0]
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f042 0201 	orr.w	r2, r2, #1
 8007b22:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	681a      	ldr	r2, [r3, #0]
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007b32:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	2221      	movs	r2, #33	@ 0x21
 8007b38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	2240      	movs	r2, #64	@ 0x40
 8007b40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	2200      	movs	r2, #0
 8007b48:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	6a3a      	ldr	r2, [r7, #32]
 8007b4e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007b54:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b5a:	b29a      	uxth	r2, r3
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	4a4d      	ldr	r2, [pc, #308]	@ (8007c98 <HAL_I2C_Mem_Write+0x1f0>)
 8007b64:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007b66:	88f8      	ldrh	r0, [r7, #6]
 8007b68:	893a      	ldrh	r2, [r7, #8]
 8007b6a:	8979      	ldrh	r1, [r7, #10]
 8007b6c:	697b      	ldr	r3, [r7, #20]
 8007b6e:	9301      	str	r3, [sp, #4]
 8007b70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b72:	9300      	str	r3, [sp, #0]
 8007b74:	4603      	mov	r3, r0
 8007b76:	68f8      	ldr	r0, [r7, #12]
 8007b78:	f000 fac2 	bl	8008100 <I2C_RequestMemoryWrite>
 8007b7c:	4603      	mov	r3, r0
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d052      	beq.n	8007c28 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8007b82:	2301      	movs	r3, #1
 8007b84:	e081      	b.n	8007c8a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007b86:	697a      	ldr	r2, [r7, #20]
 8007b88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007b8a:	68f8      	ldr	r0, [r7, #12]
 8007b8c:	f000 fd50 	bl	8008630 <I2C_WaitOnTXEFlagUntilTimeout>
 8007b90:	4603      	mov	r3, r0
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d00d      	beq.n	8007bb2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b9a:	2b04      	cmp	r3, #4
 8007b9c:	d107      	bne.n	8007bae <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	681a      	ldr	r2, [r3, #0]
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007bac:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007bae:	2301      	movs	r3, #1
 8007bb0:	e06b      	b.n	8007c8a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bb6:	781a      	ldrb	r2, [r3, #0]
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bc2:	1c5a      	adds	r2, r3, #1
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007bcc:	3b01      	subs	r3, #1
 8007bce:	b29a      	uxth	r2, r3
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007bd8:	b29b      	uxth	r3, r3
 8007bda:	3b01      	subs	r3, #1
 8007bdc:	b29a      	uxth	r2, r3
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	695b      	ldr	r3, [r3, #20]
 8007be8:	f003 0304 	and.w	r3, r3, #4
 8007bec:	2b04      	cmp	r3, #4
 8007bee:	d11b      	bne.n	8007c28 <HAL_I2C_Mem_Write+0x180>
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d017      	beq.n	8007c28 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bfc:	781a      	ldrb	r2, [r3, #0]
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c08:	1c5a      	adds	r2, r3, #1
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c12:	3b01      	subs	r3, #1
 8007c14:	b29a      	uxth	r2, r3
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c1e:	b29b      	uxth	r3, r3
 8007c20:	3b01      	subs	r3, #1
 8007c22:	b29a      	uxth	r2, r3
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d1aa      	bne.n	8007b86 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007c30:	697a      	ldr	r2, [r7, #20]
 8007c32:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007c34:	68f8      	ldr	r0, [r7, #12]
 8007c36:	f000 fd43 	bl	80086c0 <I2C_WaitOnBTFFlagUntilTimeout>
 8007c3a:	4603      	mov	r3, r0
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d00d      	beq.n	8007c5c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c44:	2b04      	cmp	r3, #4
 8007c46:	d107      	bne.n	8007c58 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	681a      	ldr	r2, [r3, #0]
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007c56:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007c58:	2301      	movs	r3, #1
 8007c5a:	e016      	b.n	8007c8a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	681a      	ldr	r2, [r3, #0]
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007c6a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	2220      	movs	r2, #32
 8007c70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	2200      	movs	r2, #0
 8007c78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	2200      	movs	r2, #0
 8007c80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007c84:	2300      	movs	r3, #0
 8007c86:	e000      	b.n	8007c8a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8007c88:	2302      	movs	r3, #2
  }
}
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	3718      	adds	r7, #24
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	bd80      	pop	{r7, pc}
 8007c92:	bf00      	nop
 8007c94:	00100002 	.word	0x00100002
 8007c98:	ffff0000 	.word	0xffff0000

08007c9c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b08c      	sub	sp, #48	@ 0x30
 8007ca0:	af02      	add	r7, sp, #8
 8007ca2:	60f8      	str	r0, [r7, #12]
 8007ca4:	4608      	mov	r0, r1
 8007ca6:	4611      	mov	r1, r2
 8007ca8:	461a      	mov	r2, r3
 8007caa:	4603      	mov	r3, r0
 8007cac:	817b      	strh	r3, [r7, #10]
 8007cae:	460b      	mov	r3, r1
 8007cb0:	813b      	strh	r3, [r7, #8]
 8007cb2:	4613      	mov	r3, r2
 8007cb4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007cb6:	f7ff fa29 	bl	800710c <HAL_GetTick>
 8007cba:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007cc2:	b2db      	uxtb	r3, r3
 8007cc4:	2b20      	cmp	r3, #32
 8007cc6:	f040 8214 	bne.w	80080f2 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ccc:	9300      	str	r3, [sp, #0]
 8007cce:	2319      	movs	r3, #25
 8007cd0:	2201      	movs	r2, #1
 8007cd2:	497b      	ldr	r1, [pc, #492]	@ (8007ec0 <HAL_I2C_Mem_Read+0x224>)
 8007cd4:	68f8      	ldr	r0, [r7, #12]
 8007cd6:	f000 fb91 	bl	80083fc <I2C_WaitOnFlagUntilTimeout>
 8007cda:	4603      	mov	r3, r0
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d001      	beq.n	8007ce4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8007ce0:	2302      	movs	r3, #2
 8007ce2:	e207      	b.n	80080f4 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007cea:	2b01      	cmp	r3, #1
 8007cec:	d101      	bne.n	8007cf2 <HAL_I2C_Mem_Read+0x56>
 8007cee:	2302      	movs	r3, #2
 8007cf0:	e200      	b.n	80080f4 <HAL_I2C_Mem_Read+0x458>
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	2201      	movs	r2, #1
 8007cf6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	f003 0301 	and.w	r3, r3, #1
 8007d04:	2b01      	cmp	r3, #1
 8007d06:	d007      	beq.n	8007d18 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	681a      	ldr	r2, [r3, #0]
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	f042 0201 	orr.w	r2, r2, #1
 8007d16:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	681a      	ldr	r2, [r3, #0]
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007d26:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	2222      	movs	r2, #34	@ 0x22
 8007d2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	2240      	movs	r2, #64	@ 0x40
 8007d34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	2200      	movs	r2, #0
 8007d3c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d42:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8007d48:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d4e:	b29a      	uxth	r2, r3
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	4a5b      	ldr	r2, [pc, #364]	@ (8007ec4 <HAL_I2C_Mem_Read+0x228>)
 8007d58:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007d5a:	88f8      	ldrh	r0, [r7, #6]
 8007d5c:	893a      	ldrh	r2, [r7, #8]
 8007d5e:	8979      	ldrh	r1, [r7, #10]
 8007d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d62:	9301      	str	r3, [sp, #4]
 8007d64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d66:	9300      	str	r3, [sp, #0]
 8007d68:	4603      	mov	r3, r0
 8007d6a:	68f8      	ldr	r0, [r7, #12]
 8007d6c:	f000 fa5e 	bl	800822c <I2C_RequestMemoryRead>
 8007d70:	4603      	mov	r3, r0
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d001      	beq.n	8007d7a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8007d76:	2301      	movs	r3, #1
 8007d78:	e1bc      	b.n	80080f4 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d113      	bne.n	8007daa <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007d82:	2300      	movs	r3, #0
 8007d84:	623b      	str	r3, [r7, #32]
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	695b      	ldr	r3, [r3, #20]
 8007d8c:	623b      	str	r3, [r7, #32]
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	699b      	ldr	r3, [r3, #24]
 8007d94:	623b      	str	r3, [r7, #32]
 8007d96:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	681a      	ldr	r2, [r3, #0]
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007da6:	601a      	str	r2, [r3, #0]
 8007da8:	e190      	b.n	80080cc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007dae:	2b01      	cmp	r3, #1
 8007db0:	d11b      	bne.n	8007dea <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	681a      	ldr	r2, [r3, #0]
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007dc0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	61fb      	str	r3, [r7, #28]
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	695b      	ldr	r3, [r3, #20]
 8007dcc:	61fb      	str	r3, [r7, #28]
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	699b      	ldr	r3, [r3, #24]
 8007dd4:	61fb      	str	r3, [r7, #28]
 8007dd6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	681a      	ldr	r2, [r3, #0]
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007de6:	601a      	str	r2, [r3, #0]
 8007de8:	e170      	b.n	80080cc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007dee:	2b02      	cmp	r3, #2
 8007df0:	d11b      	bne.n	8007e2a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	681a      	ldr	r2, [r3, #0]
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007e00:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	681a      	ldr	r2, [r3, #0]
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007e10:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007e12:	2300      	movs	r3, #0
 8007e14:	61bb      	str	r3, [r7, #24]
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	695b      	ldr	r3, [r3, #20]
 8007e1c:	61bb      	str	r3, [r7, #24]
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	699b      	ldr	r3, [r3, #24]
 8007e24:	61bb      	str	r3, [r7, #24]
 8007e26:	69bb      	ldr	r3, [r7, #24]
 8007e28:	e150      	b.n	80080cc <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	617b      	str	r3, [r7, #20]
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	695b      	ldr	r3, [r3, #20]
 8007e34:	617b      	str	r3, [r7, #20]
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	699b      	ldr	r3, [r3, #24]
 8007e3c:	617b      	str	r3, [r7, #20]
 8007e3e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007e40:	e144      	b.n	80080cc <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e46:	2b03      	cmp	r3, #3
 8007e48:	f200 80f1 	bhi.w	800802e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e50:	2b01      	cmp	r3, #1
 8007e52:	d123      	bne.n	8007e9c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007e54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e56:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007e58:	68f8      	ldr	r0, [r7, #12]
 8007e5a:	f000 fc79 	bl	8008750 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007e5e:	4603      	mov	r3, r0
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d001      	beq.n	8007e68 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8007e64:	2301      	movs	r3, #1
 8007e66:	e145      	b.n	80080f4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	691a      	ldr	r2, [r3, #16]
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e72:	b2d2      	uxtb	r2, r2
 8007e74:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e7a:	1c5a      	adds	r2, r3, #1
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e84:	3b01      	subs	r3, #1
 8007e86:	b29a      	uxth	r2, r3
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e90:	b29b      	uxth	r3, r3
 8007e92:	3b01      	subs	r3, #1
 8007e94:	b29a      	uxth	r2, r3
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007e9a:	e117      	b.n	80080cc <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ea0:	2b02      	cmp	r3, #2
 8007ea2:	d14e      	bne.n	8007f42 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ea6:	9300      	str	r3, [sp, #0]
 8007ea8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007eaa:	2200      	movs	r2, #0
 8007eac:	4906      	ldr	r1, [pc, #24]	@ (8007ec8 <HAL_I2C_Mem_Read+0x22c>)
 8007eae:	68f8      	ldr	r0, [r7, #12]
 8007eb0:	f000 faa4 	bl	80083fc <I2C_WaitOnFlagUntilTimeout>
 8007eb4:	4603      	mov	r3, r0
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d008      	beq.n	8007ecc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8007eba:	2301      	movs	r3, #1
 8007ebc:	e11a      	b.n	80080f4 <HAL_I2C_Mem_Read+0x458>
 8007ebe:	bf00      	nop
 8007ec0:	00100002 	.word	0x00100002
 8007ec4:	ffff0000 	.word	0xffff0000
 8007ec8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	681a      	ldr	r2, [r3, #0]
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007eda:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	691a      	ldr	r2, [r3, #16]
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ee6:	b2d2      	uxtb	r2, r2
 8007ee8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007eee:	1c5a      	adds	r2, r3, #1
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ef8:	3b01      	subs	r3, #1
 8007efa:	b29a      	uxth	r2, r3
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f04:	b29b      	uxth	r3, r3
 8007f06:	3b01      	subs	r3, #1
 8007f08:	b29a      	uxth	r2, r3
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	691a      	ldr	r2, [r3, #16]
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f18:	b2d2      	uxtb	r2, r2
 8007f1a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f20:	1c5a      	adds	r2, r3, #1
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f2a:	3b01      	subs	r3, #1
 8007f2c:	b29a      	uxth	r2, r3
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f36:	b29b      	uxth	r3, r3
 8007f38:	3b01      	subs	r3, #1
 8007f3a:	b29a      	uxth	r2, r3
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007f40:	e0c4      	b.n	80080cc <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f44:	9300      	str	r3, [sp, #0]
 8007f46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f48:	2200      	movs	r2, #0
 8007f4a:	496c      	ldr	r1, [pc, #432]	@ (80080fc <HAL_I2C_Mem_Read+0x460>)
 8007f4c:	68f8      	ldr	r0, [r7, #12]
 8007f4e:	f000 fa55 	bl	80083fc <I2C_WaitOnFlagUntilTimeout>
 8007f52:	4603      	mov	r3, r0
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d001      	beq.n	8007f5c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8007f58:	2301      	movs	r3, #1
 8007f5a:	e0cb      	b.n	80080f4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	681a      	ldr	r2, [r3, #0]
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007f6a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	691a      	ldr	r2, [r3, #16]
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f76:	b2d2      	uxtb	r2, r2
 8007f78:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f7e:	1c5a      	adds	r2, r3, #1
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f88:	3b01      	subs	r3, #1
 8007f8a:	b29a      	uxth	r2, r3
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f94:	b29b      	uxth	r3, r3
 8007f96:	3b01      	subs	r3, #1
 8007f98:	b29a      	uxth	r2, r3
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fa0:	9300      	str	r3, [sp, #0]
 8007fa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	4955      	ldr	r1, [pc, #340]	@ (80080fc <HAL_I2C_Mem_Read+0x460>)
 8007fa8:	68f8      	ldr	r0, [r7, #12]
 8007faa:	f000 fa27 	bl	80083fc <I2C_WaitOnFlagUntilTimeout>
 8007fae:	4603      	mov	r3, r0
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d001      	beq.n	8007fb8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8007fb4:	2301      	movs	r3, #1
 8007fb6:	e09d      	b.n	80080f4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	681a      	ldr	r2, [r3, #0]
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007fc6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	691a      	ldr	r2, [r3, #16]
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fd2:	b2d2      	uxtb	r2, r2
 8007fd4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fda:	1c5a      	adds	r2, r3, #1
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007fe4:	3b01      	subs	r3, #1
 8007fe6:	b29a      	uxth	r2, r3
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ff0:	b29b      	uxth	r3, r3
 8007ff2:	3b01      	subs	r3, #1
 8007ff4:	b29a      	uxth	r2, r3
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	691a      	ldr	r2, [r3, #16]
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008004:	b2d2      	uxtb	r2, r2
 8008006:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800800c:	1c5a      	adds	r2, r3, #1
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008016:	3b01      	subs	r3, #1
 8008018:	b29a      	uxth	r2, r3
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008022:	b29b      	uxth	r3, r3
 8008024:	3b01      	subs	r3, #1
 8008026:	b29a      	uxth	r2, r3
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800802c:	e04e      	b.n	80080cc <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800802e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008030:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008032:	68f8      	ldr	r0, [r7, #12]
 8008034:	f000 fb8c 	bl	8008750 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008038:	4603      	mov	r3, r0
 800803a:	2b00      	cmp	r3, #0
 800803c:	d001      	beq.n	8008042 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800803e:	2301      	movs	r3, #1
 8008040:	e058      	b.n	80080f4 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	691a      	ldr	r2, [r3, #16]
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800804c:	b2d2      	uxtb	r2, r2
 800804e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008054:	1c5a      	adds	r2, r3, #1
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800805e:	3b01      	subs	r3, #1
 8008060:	b29a      	uxth	r2, r3
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800806a:	b29b      	uxth	r3, r3
 800806c:	3b01      	subs	r3, #1
 800806e:	b29a      	uxth	r2, r3
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	695b      	ldr	r3, [r3, #20]
 800807a:	f003 0304 	and.w	r3, r3, #4
 800807e:	2b04      	cmp	r3, #4
 8008080:	d124      	bne.n	80080cc <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008086:	2b03      	cmp	r3, #3
 8008088:	d107      	bne.n	800809a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	681a      	ldr	r2, [r3, #0]
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008098:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	691a      	ldr	r2, [r3, #16]
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080a4:	b2d2      	uxtb	r2, r2
 80080a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080ac:	1c5a      	adds	r2, r3, #1
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80080b6:	3b01      	subs	r3, #1
 80080b8:	b29a      	uxth	r2, r3
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80080c2:	b29b      	uxth	r3, r3
 80080c4:	3b01      	subs	r3, #1
 80080c6:	b29a      	uxth	r2, r3
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	f47f aeb6 	bne.w	8007e42 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	2220      	movs	r2, #32
 80080da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	2200      	movs	r2, #0
 80080e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	2200      	movs	r2, #0
 80080ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80080ee:	2300      	movs	r3, #0
 80080f0:	e000      	b.n	80080f4 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80080f2:	2302      	movs	r3, #2
  }
}
 80080f4:	4618      	mov	r0, r3
 80080f6:	3728      	adds	r7, #40	@ 0x28
 80080f8:	46bd      	mov	sp, r7
 80080fa:	bd80      	pop	{r7, pc}
 80080fc:	00010004 	.word	0x00010004

08008100 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008100:	b580      	push	{r7, lr}
 8008102:	b088      	sub	sp, #32
 8008104:	af02      	add	r7, sp, #8
 8008106:	60f8      	str	r0, [r7, #12]
 8008108:	4608      	mov	r0, r1
 800810a:	4611      	mov	r1, r2
 800810c:	461a      	mov	r2, r3
 800810e:	4603      	mov	r3, r0
 8008110:	817b      	strh	r3, [r7, #10]
 8008112:	460b      	mov	r3, r1
 8008114:	813b      	strh	r3, [r7, #8]
 8008116:	4613      	mov	r3, r2
 8008118:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	681a      	ldr	r2, [r3, #0]
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008128:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800812a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800812c:	9300      	str	r3, [sp, #0]
 800812e:	6a3b      	ldr	r3, [r7, #32]
 8008130:	2200      	movs	r2, #0
 8008132:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008136:	68f8      	ldr	r0, [r7, #12]
 8008138:	f000 f960 	bl	80083fc <I2C_WaitOnFlagUntilTimeout>
 800813c:	4603      	mov	r3, r0
 800813e:	2b00      	cmp	r3, #0
 8008140:	d00d      	beq.n	800815e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800814c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008150:	d103      	bne.n	800815a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008158:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800815a:	2303      	movs	r3, #3
 800815c:	e05f      	b.n	800821e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800815e:	897b      	ldrh	r3, [r7, #10]
 8008160:	b2db      	uxtb	r3, r3
 8008162:	461a      	mov	r2, r3
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800816c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800816e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008170:	6a3a      	ldr	r2, [r7, #32]
 8008172:	492d      	ldr	r1, [pc, #180]	@ (8008228 <I2C_RequestMemoryWrite+0x128>)
 8008174:	68f8      	ldr	r0, [r7, #12]
 8008176:	f000 f9bb 	bl	80084f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800817a:	4603      	mov	r3, r0
 800817c:	2b00      	cmp	r3, #0
 800817e:	d001      	beq.n	8008184 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8008180:	2301      	movs	r3, #1
 8008182:	e04c      	b.n	800821e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008184:	2300      	movs	r3, #0
 8008186:	617b      	str	r3, [r7, #20]
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	695b      	ldr	r3, [r3, #20]
 800818e:	617b      	str	r3, [r7, #20]
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	699b      	ldr	r3, [r3, #24]
 8008196:	617b      	str	r3, [r7, #20]
 8008198:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800819a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800819c:	6a39      	ldr	r1, [r7, #32]
 800819e:	68f8      	ldr	r0, [r7, #12]
 80081a0:	f000 fa46 	bl	8008630 <I2C_WaitOnTXEFlagUntilTimeout>
 80081a4:	4603      	mov	r3, r0
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d00d      	beq.n	80081c6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081ae:	2b04      	cmp	r3, #4
 80081b0:	d107      	bne.n	80081c2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	681a      	ldr	r2, [r3, #0]
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80081c0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80081c2:	2301      	movs	r3, #1
 80081c4:	e02b      	b.n	800821e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80081c6:	88fb      	ldrh	r3, [r7, #6]
 80081c8:	2b01      	cmp	r3, #1
 80081ca:	d105      	bne.n	80081d8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80081cc:	893b      	ldrh	r3, [r7, #8]
 80081ce:	b2da      	uxtb	r2, r3
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	611a      	str	r2, [r3, #16]
 80081d6:	e021      	b.n	800821c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80081d8:	893b      	ldrh	r3, [r7, #8]
 80081da:	0a1b      	lsrs	r3, r3, #8
 80081dc:	b29b      	uxth	r3, r3
 80081de:	b2da      	uxtb	r2, r3
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80081e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081e8:	6a39      	ldr	r1, [r7, #32]
 80081ea:	68f8      	ldr	r0, [r7, #12]
 80081ec:	f000 fa20 	bl	8008630 <I2C_WaitOnTXEFlagUntilTimeout>
 80081f0:	4603      	mov	r3, r0
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d00d      	beq.n	8008212 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081fa:	2b04      	cmp	r3, #4
 80081fc:	d107      	bne.n	800820e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	681a      	ldr	r2, [r3, #0]
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800820c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800820e:	2301      	movs	r3, #1
 8008210:	e005      	b.n	800821e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008212:	893b      	ldrh	r3, [r7, #8]
 8008214:	b2da      	uxtb	r2, r3
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800821c:	2300      	movs	r3, #0
}
 800821e:	4618      	mov	r0, r3
 8008220:	3718      	adds	r7, #24
 8008222:	46bd      	mov	sp, r7
 8008224:	bd80      	pop	{r7, pc}
 8008226:	bf00      	nop
 8008228:	00010002 	.word	0x00010002

0800822c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800822c:	b580      	push	{r7, lr}
 800822e:	b088      	sub	sp, #32
 8008230:	af02      	add	r7, sp, #8
 8008232:	60f8      	str	r0, [r7, #12]
 8008234:	4608      	mov	r0, r1
 8008236:	4611      	mov	r1, r2
 8008238:	461a      	mov	r2, r3
 800823a:	4603      	mov	r3, r0
 800823c:	817b      	strh	r3, [r7, #10]
 800823e:	460b      	mov	r3, r1
 8008240:	813b      	strh	r3, [r7, #8]
 8008242:	4613      	mov	r3, r2
 8008244:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	681a      	ldr	r2, [r3, #0]
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008254:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	681a      	ldr	r2, [r3, #0]
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008264:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008268:	9300      	str	r3, [sp, #0]
 800826a:	6a3b      	ldr	r3, [r7, #32]
 800826c:	2200      	movs	r2, #0
 800826e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008272:	68f8      	ldr	r0, [r7, #12]
 8008274:	f000 f8c2 	bl	80083fc <I2C_WaitOnFlagUntilTimeout>
 8008278:	4603      	mov	r3, r0
 800827a:	2b00      	cmp	r3, #0
 800827c:	d00d      	beq.n	800829a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008288:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800828c:	d103      	bne.n	8008296 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008294:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008296:	2303      	movs	r3, #3
 8008298:	e0aa      	b.n	80083f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800829a:	897b      	ldrh	r3, [r7, #10]
 800829c:	b2db      	uxtb	r3, r3
 800829e:	461a      	mov	r2, r3
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80082a8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80082aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ac:	6a3a      	ldr	r2, [r7, #32]
 80082ae:	4952      	ldr	r1, [pc, #328]	@ (80083f8 <I2C_RequestMemoryRead+0x1cc>)
 80082b0:	68f8      	ldr	r0, [r7, #12]
 80082b2:	f000 f91d 	bl	80084f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80082b6:	4603      	mov	r3, r0
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d001      	beq.n	80082c0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80082bc:	2301      	movs	r3, #1
 80082be:	e097      	b.n	80083f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80082c0:	2300      	movs	r3, #0
 80082c2:	617b      	str	r3, [r7, #20]
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	695b      	ldr	r3, [r3, #20]
 80082ca:	617b      	str	r3, [r7, #20]
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	699b      	ldr	r3, [r3, #24]
 80082d2:	617b      	str	r3, [r7, #20]
 80082d4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80082d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082d8:	6a39      	ldr	r1, [r7, #32]
 80082da:	68f8      	ldr	r0, [r7, #12]
 80082dc:	f000 f9a8 	bl	8008630 <I2C_WaitOnTXEFlagUntilTimeout>
 80082e0:	4603      	mov	r3, r0
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d00d      	beq.n	8008302 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082ea:	2b04      	cmp	r3, #4
 80082ec:	d107      	bne.n	80082fe <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	681a      	ldr	r2, [r3, #0]
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80082fc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80082fe:	2301      	movs	r3, #1
 8008300:	e076      	b.n	80083f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008302:	88fb      	ldrh	r3, [r7, #6]
 8008304:	2b01      	cmp	r3, #1
 8008306:	d105      	bne.n	8008314 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008308:	893b      	ldrh	r3, [r7, #8]
 800830a:	b2da      	uxtb	r2, r3
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	611a      	str	r2, [r3, #16]
 8008312:	e021      	b.n	8008358 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008314:	893b      	ldrh	r3, [r7, #8]
 8008316:	0a1b      	lsrs	r3, r3, #8
 8008318:	b29b      	uxth	r3, r3
 800831a:	b2da      	uxtb	r2, r3
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008322:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008324:	6a39      	ldr	r1, [r7, #32]
 8008326:	68f8      	ldr	r0, [r7, #12]
 8008328:	f000 f982 	bl	8008630 <I2C_WaitOnTXEFlagUntilTimeout>
 800832c:	4603      	mov	r3, r0
 800832e:	2b00      	cmp	r3, #0
 8008330:	d00d      	beq.n	800834e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008336:	2b04      	cmp	r3, #4
 8008338:	d107      	bne.n	800834a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	681a      	ldr	r2, [r3, #0]
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008348:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800834a:	2301      	movs	r3, #1
 800834c:	e050      	b.n	80083f0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800834e:	893b      	ldrh	r3, [r7, #8]
 8008350:	b2da      	uxtb	r2, r3
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008358:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800835a:	6a39      	ldr	r1, [r7, #32]
 800835c:	68f8      	ldr	r0, [r7, #12]
 800835e:	f000 f967 	bl	8008630 <I2C_WaitOnTXEFlagUntilTimeout>
 8008362:	4603      	mov	r3, r0
 8008364:	2b00      	cmp	r3, #0
 8008366:	d00d      	beq.n	8008384 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800836c:	2b04      	cmp	r3, #4
 800836e:	d107      	bne.n	8008380 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	681a      	ldr	r2, [r3, #0]
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800837e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008380:	2301      	movs	r3, #1
 8008382:	e035      	b.n	80083f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	681a      	ldr	r2, [r3, #0]
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008392:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008396:	9300      	str	r3, [sp, #0]
 8008398:	6a3b      	ldr	r3, [r7, #32]
 800839a:	2200      	movs	r2, #0
 800839c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80083a0:	68f8      	ldr	r0, [r7, #12]
 80083a2:	f000 f82b 	bl	80083fc <I2C_WaitOnFlagUntilTimeout>
 80083a6:	4603      	mov	r3, r0
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d00d      	beq.n	80083c8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80083ba:	d103      	bne.n	80083c4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80083c2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80083c4:	2303      	movs	r3, #3
 80083c6:	e013      	b.n	80083f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80083c8:	897b      	ldrh	r3, [r7, #10]
 80083ca:	b2db      	uxtb	r3, r3
 80083cc:	f043 0301 	orr.w	r3, r3, #1
 80083d0:	b2da      	uxtb	r2, r3
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80083d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083da:	6a3a      	ldr	r2, [r7, #32]
 80083dc:	4906      	ldr	r1, [pc, #24]	@ (80083f8 <I2C_RequestMemoryRead+0x1cc>)
 80083de:	68f8      	ldr	r0, [r7, #12]
 80083e0:	f000 f886 	bl	80084f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80083e4:	4603      	mov	r3, r0
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d001      	beq.n	80083ee <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80083ea:	2301      	movs	r3, #1
 80083ec:	e000      	b.n	80083f0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80083ee:	2300      	movs	r3, #0
}
 80083f0:	4618      	mov	r0, r3
 80083f2:	3718      	adds	r7, #24
 80083f4:	46bd      	mov	sp, r7
 80083f6:	bd80      	pop	{r7, pc}
 80083f8:	00010002 	.word	0x00010002

080083fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80083fc:	b580      	push	{r7, lr}
 80083fe:	b084      	sub	sp, #16
 8008400:	af00      	add	r7, sp, #0
 8008402:	60f8      	str	r0, [r7, #12]
 8008404:	60b9      	str	r1, [r7, #8]
 8008406:	603b      	str	r3, [r7, #0]
 8008408:	4613      	mov	r3, r2
 800840a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800840c:	e048      	b.n	80084a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008414:	d044      	beq.n	80084a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008416:	f7fe fe79 	bl	800710c <HAL_GetTick>
 800841a:	4602      	mov	r2, r0
 800841c:	69bb      	ldr	r3, [r7, #24]
 800841e:	1ad3      	subs	r3, r2, r3
 8008420:	683a      	ldr	r2, [r7, #0]
 8008422:	429a      	cmp	r2, r3
 8008424:	d302      	bcc.n	800842c <I2C_WaitOnFlagUntilTimeout+0x30>
 8008426:	683b      	ldr	r3, [r7, #0]
 8008428:	2b00      	cmp	r3, #0
 800842a:	d139      	bne.n	80084a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800842c:	68bb      	ldr	r3, [r7, #8]
 800842e:	0c1b      	lsrs	r3, r3, #16
 8008430:	b2db      	uxtb	r3, r3
 8008432:	2b01      	cmp	r3, #1
 8008434:	d10d      	bne.n	8008452 <I2C_WaitOnFlagUntilTimeout+0x56>
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	695b      	ldr	r3, [r3, #20]
 800843c:	43da      	mvns	r2, r3
 800843e:	68bb      	ldr	r3, [r7, #8]
 8008440:	4013      	ands	r3, r2
 8008442:	b29b      	uxth	r3, r3
 8008444:	2b00      	cmp	r3, #0
 8008446:	bf0c      	ite	eq
 8008448:	2301      	moveq	r3, #1
 800844a:	2300      	movne	r3, #0
 800844c:	b2db      	uxtb	r3, r3
 800844e:	461a      	mov	r2, r3
 8008450:	e00c      	b.n	800846c <I2C_WaitOnFlagUntilTimeout+0x70>
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	699b      	ldr	r3, [r3, #24]
 8008458:	43da      	mvns	r2, r3
 800845a:	68bb      	ldr	r3, [r7, #8]
 800845c:	4013      	ands	r3, r2
 800845e:	b29b      	uxth	r3, r3
 8008460:	2b00      	cmp	r3, #0
 8008462:	bf0c      	ite	eq
 8008464:	2301      	moveq	r3, #1
 8008466:	2300      	movne	r3, #0
 8008468:	b2db      	uxtb	r3, r3
 800846a:	461a      	mov	r2, r3
 800846c:	79fb      	ldrb	r3, [r7, #7]
 800846e:	429a      	cmp	r2, r3
 8008470:	d116      	bne.n	80084a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	2200      	movs	r2, #0
 8008476:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	2220      	movs	r2, #32
 800847c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	2200      	movs	r2, #0
 8008484:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800848c:	f043 0220 	orr.w	r2, r3, #32
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	2200      	movs	r2, #0
 8008498:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800849c:	2301      	movs	r3, #1
 800849e:	e023      	b.n	80084e8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80084a0:	68bb      	ldr	r3, [r7, #8]
 80084a2:	0c1b      	lsrs	r3, r3, #16
 80084a4:	b2db      	uxtb	r3, r3
 80084a6:	2b01      	cmp	r3, #1
 80084a8:	d10d      	bne.n	80084c6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	695b      	ldr	r3, [r3, #20]
 80084b0:	43da      	mvns	r2, r3
 80084b2:	68bb      	ldr	r3, [r7, #8]
 80084b4:	4013      	ands	r3, r2
 80084b6:	b29b      	uxth	r3, r3
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	bf0c      	ite	eq
 80084bc:	2301      	moveq	r3, #1
 80084be:	2300      	movne	r3, #0
 80084c0:	b2db      	uxtb	r3, r3
 80084c2:	461a      	mov	r2, r3
 80084c4:	e00c      	b.n	80084e0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	699b      	ldr	r3, [r3, #24]
 80084cc:	43da      	mvns	r2, r3
 80084ce:	68bb      	ldr	r3, [r7, #8]
 80084d0:	4013      	ands	r3, r2
 80084d2:	b29b      	uxth	r3, r3
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	bf0c      	ite	eq
 80084d8:	2301      	moveq	r3, #1
 80084da:	2300      	movne	r3, #0
 80084dc:	b2db      	uxtb	r3, r3
 80084de:	461a      	mov	r2, r3
 80084e0:	79fb      	ldrb	r3, [r7, #7]
 80084e2:	429a      	cmp	r2, r3
 80084e4:	d093      	beq.n	800840e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80084e6:	2300      	movs	r3, #0
}
 80084e8:	4618      	mov	r0, r3
 80084ea:	3710      	adds	r7, #16
 80084ec:	46bd      	mov	sp, r7
 80084ee:	bd80      	pop	{r7, pc}

080084f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80084f0:	b580      	push	{r7, lr}
 80084f2:	b084      	sub	sp, #16
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	60f8      	str	r0, [r7, #12]
 80084f8:	60b9      	str	r1, [r7, #8]
 80084fa:	607a      	str	r2, [r7, #4]
 80084fc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80084fe:	e071      	b.n	80085e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	695b      	ldr	r3, [r3, #20]
 8008506:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800850a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800850e:	d123      	bne.n	8008558 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	681a      	ldr	r2, [r3, #0]
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800851e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008528:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	2200      	movs	r2, #0
 800852e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	2220      	movs	r2, #32
 8008534:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	2200      	movs	r2, #0
 800853c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008544:	f043 0204 	orr.w	r2, r3, #4
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	2200      	movs	r2, #0
 8008550:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8008554:	2301      	movs	r3, #1
 8008556:	e067      	b.n	8008628 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800855e:	d041      	beq.n	80085e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008560:	f7fe fdd4 	bl	800710c <HAL_GetTick>
 8008564:	4602      	mov	r2, r0
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	1ad3      	subs	r3, r2, r3
 800856a:	687a      	ldr	r2, [r7, #4]
 800856c:	429a      	cmp	r2, r3
 800856e:	d302      	bcc.n	8008576 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	2b00      	cmp	r3, #0
 8008574:	d136      	bne.n	80085e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8008576:	68bb      	ldr	r3, [r7, #8]
 8008578:	0c1b      	lsrs	r3, r3, #16
 800857a:	b2db      	uxtb	r3, r3
 800857c:	2b01      	cmp	r3, #1
 800857e:	d10c      	bne.n	800859a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	695b      	ldr	r3, [r3, #20]
 8008586:	43da      	mvns	r2, r3
 8008588:	68bb      	ldr	r3, [r7, #8]
 800858a:	4013      	ands	r3, r2
 800858c:	b29b      	uxth	r3, r3
 800858e:	2b00      	cmp	r3, #0
 8008590:	bf14      	ite	ne
 8008592:	2301      	movne	r3, #1
 8008594:	2300      	moveq	r3, #0
 8008596:	b2db      	uxtb	r3, r3
 8008598:	e00b      	b.n	80085b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	699b      	ldr	r3, [r3, #24]
 80085a0:	43da      	mvns	r2, r3
 80085a2:	68bb      	ldr	r3, [r7, #8]
 80085a4:	4013      	ands	r3, r2
 80085a6:	b29b      	uxth	r3, r3
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	bf14      	ite	ne
 80085ac:	2301      	movne	r3, #1
 80085ae:	2300      	moveq	r3, #0
 80085b0:	b2db      	uxtb	r3, r3
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d016      	beq.n	80085e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	2200      	movs	r2, #0
 80085ba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	2220      	movs	r2, #32
 80085c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	2200      	movs	r2, #0
 80085c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085d0:	f043 0220 	orr.w	r2, r3, #32
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	2200      	movs	r2, #0
 80085dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80085e0:	2301      	movs	r3, #1
 80085e2:	e021      	b.n	8008628 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80085e4:	68bb      	ldr	r3, [r7, #8]
 80085e6:	0c1b      	lsrs	r3, r3, #16
 80085e8:	b2db      	uxtb	r3, r3
 80085ea:	2b01      	cmp	r3, #1
 80085ec:	d10c      	bne.n	8008608 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	695b      	ldr	r3, [r3, #20]
 80085f4:	43da      	mvns	r2, r3
 80085f6:	68bb      	ldr	r3, [r7, #8]
 80085f8:	4013      	ands	r3, r2
 80085fa:	b29b      	uxth	r3, r3
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	bf14      	ite	ne
 8008600:	2301      	movne	r3, #1
 8008602:	2300      	moveq	r3, #0
 8008604:	b2db      	uxtb	r3, r3
 8008606:	e00b      	b.n	8008620 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	699b      	ldr	r3, [r3, #24]
 800860e:	43da      	mvns	r2, r3
 8008610:	68bb      	ldr	r3, [r7, #8]
 8008612:	4013      	ands	r3, r2
 8008614:	b29b      	uxth	r3, r3
 8008616:	2b00      	cmp	r3, #0
 8008618:	bf14      	ite	ne
 800861a:	2301      	movne	r3, #1
 800861c:	2300      	moveq	r3, #0
 800861e:	b2db      	uxtb	r3, r3
 8008620:	2b00      	cmp	r3, #0
 8008622:	f47f af6d 	bne.w	8008500 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8008626:	2300      	movs	r3, #0
}
 8008628:	4618      	mov	r0, r3
 800862a:	3710      	adds	r7, #16
 800862c:	46bd      	mov	sp, r7
 800862e:	bd80      	pop	{r7, pc}

08008630 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008630:	b580      	push	{r7, lr}
 8008632:	b084      	sub	sp, #16
 8008634:	af00      	add	r7, sp, #0
 8008636:	60f8      	str	r0, [r7, #12]
 8008638:	60b9      	str	r1, [r7, #8]
 800863a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800863c:	e034      	b.n	80086a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800863e:	68f8      	ldr	r0, [r7, #12]
 8008640:	f000 f8e3 	bl	800880a <I2C_IsAcknowledgeFailed>
 8008644:	4603      	mov	r3, r0
 8008646:	2b00      	cmp	r3, #0
 8008648:	d001      	beq.n	800864e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800864a:	2301      	movs	r3, #1
 800864c:	e034      	b.n	80086b8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800864e:	68bb      	ldr	r3, [r7, #8]
 8008650:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008654:	d028      	beq.n	80086a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008656:	f7fe fd59 	bl	800710c <HAL_GetTick>
 800865a:	4602      	mov	r2, r0
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	1ad3      	subs	r3, r2, r3
 8008660:	68ba      	ldr	r2, [r7, #8]
 8008662:	429a      	cmp	r2, r3
 8008664:	d302      	bcc.n	800866c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008666:	68bb      	ldr	r3, [r7, #8]
 8008668:	2b00      	cmp	r3, #0
 800866a:	d11d      	bne.n	80086a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	695b      	ldr	r3, [r3, #20]
 8008672:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008676:	2b80      	cmp	r3, #128	@ 0x80
 8008678:	d016      	beq.n	80086a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	2200      	movs	r2, #0
 800867e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	2220      	movs	r2, #32
 8008684:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	2200      	movs	r2, #0
 800868c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008694:	f043 0220 	orr.w	r2, r3, #32
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	2200      	movs	r2, #0
 80086a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80086a4:	2301      	movs	r3, #1
 80086a6:	e007      	b.n	80086b8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	695b      	ldr	r3, [r3, #20]
 80086ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086b2:	2b80      	cmp	r3, #128	@ 0x80
 80086b4:	d1c3      	bne.n	800863e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80086b6:	2300      	movs	r3, #0
}
 80086b8:	4618      	mov	r0, r3
 80086ba:	3710      	adds	r7, #16
 80086bc:	46bd      	mov	sp, r7
 80086be:	bd80      	pop	{r7, pc}

080086c0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80086c0:	b580      	push	{r7, lr}
 80086c2:	b084      	sub	sp, #16
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	60f8      	str	r0, [r7, #12]
 80086c8:	60b9      	str	r1, [r7, #8]
 80086ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80086cc:	e034      	b.n	8008738 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80086ce:	68f8      	ldr	r0, [r7, #12]
 80086d0:	f000 f89b 	bl	800880a <I2C_IsAcknowledgeFailed>
 80086d4:	4603      	mov	r3, r0
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d001      	beq.n	80086de <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80086da:	2301      	movs	r3, #1
 80086dc:	e034      	b.n	8008748 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80086de:	68bb      	ldr	r3, [r7, #8]
 80086e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086e4:	d028      	beq.n	8008738 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80086e6:	f7fe fd11 	bl	800710c <HAL_GetTick>
 80086ea:	4602      	mov	r2, r0
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	1ad3      	subs	r3, r2, r3
 80086f0:	68ba      	ldr	r2, [r7, #8]
 80086f2:	429a      	cmp	r2, r3
 80086f4:	d302      	bcc.n	80086fc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80086f6:	68bb      	ldr	r3, [r7, #8]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d11d      	bne.n	8008738 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	695b      	ldr	r3, [r3, #20]
 8008702:	f003 0304 	and.w	r3, r3, #4
 8008706:	2b04      	cmp	r3, #4
 8008708:	d016      	beq.n	8008738 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	2200      	movs	r2, #0
 800870e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	2220      	movs	r2, #32
 8008714:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	2200      	movs	r2, #0
 800871c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008724:	f043 0220 	orr.w	r2, r3, #32
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	2200      	movs	r2, #0
 8008730:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008734:	2301      	movs	r3, #1
 8008736:	e007      	b.n	8008748 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	695b      	ldr	r3, [r3, #20]
 800873e:	f003 0304 	and.w	r3, r3, #4
 8008742:	2b04      	cmp	r3, #4
 8008744:	d1c3      	bne.n	80086ce <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008746:	2300      	movs	r3, #0
}
 8008748:	4618      	mov	r0, r3
 800874a:	3710      	adds	r7, #16
 800874c:	46bd      	mov	sp, r7
 800874e:	bd80      	pop	{r7, pc}

08008750 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b084      	sub	sp, #16
 8008754:	af00      	add	r7, sp, #0
 8008756:	60f8      	str	r0, [r7, #12]
 8008758:	60b9      	str	r1, [r7, #8]
 800875a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800875c:	e049      	b.n	80087f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	695b      	ldr	r3, [r3, #20]
 8008764:	f003 0310 	and.w	r3, r3, #16
 8008768:	2b10      	cmp	r3, #16
 800876a:	d119      	bne.n	80087a0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	f06f 0210 	mvn.w	r2, #16
 8008774:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	2200      	movs	r2, #0
 800877a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	2220      	movs	r2, #32
 8008780:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	2200      	movs	r2, #0
 8008788:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	2200      	movs	r2, #0
 8008798:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800879c:	2301      	movs	r3, #1
 800879e:	e030      	b.n	8008802 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80087a0:	f7fe fcb4 	bl	800710c <HAL_GetTick>
 80087a4:	4602      	mov	r2, r0
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	1ad3      	subs	r3, r2, r3
 80087aa:	68ba      	ldr	r2, [r7, #8]
 80087ac:	429a      	cmp	r2, r3
 80087ae:	d302      	bcc.n	80087b6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80087b0:	68bb      	ldr	r3, [r7, #8]
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d11d      	bne.n	80087f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	695b      	ldr	r3, [r3, #20]
 80087bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087c0:	2b40      	cmp	r3, #64	@ 0x40
 80087c2:	d016      	beq.n	80087f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	2200      	movs	r2, #0
 80087c8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	2220      	movs	r2, #32
 80087ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	2200      	movs	r2, #0
 80087d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087de:	f043 0220 	orr.w	r2, r3, #32
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	2200      	movs	r2, #0
 80087ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80087ee:	2301      	movs	r3, #1
 80087f0:	e007      	b.n	8008802 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	695b      	ldr	r3, [r3, #20]
 80087f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087fc:	2b40      	cmp	r3, #64	@ 0x40
 80087fe:	d1ae      	bne.n	800875e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008800:	2300      	movs	r3, #0
}
 8008802:	4618      	mov	r0, r3
 8008804:	3710      	adds	r7, #16
 8008806:	46bd      	mov	sp, r7
 8008808:	bd80      	pop	{r7, pc}

0800880a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800880a:	b480      	push	{r7}
 800880c:	b083      	sub	sp, #12
 800880e:	af00      	add	r7, sp, #0
 8008810:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	695b      	ldr	r3, [r3, #20]
 8008818:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800881c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008820:	d11b      	bne.n	800885a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800882a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2200      	movs	r2, #0
 8008830:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	2220      	movs	r2, #32
 8008836:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	2200      	movs	r2, #0
 800883e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008846:	f043 0204 	orr.w	r2, r3, #4
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	2200      	movs	r2, #0
 8008852:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8008856:	2301      	movs	r3, #1
 8008858:	e000      	b.n	800885c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800885a:	2300      	movs	r3, #0
}
 800885c:	4618      	mov	r0, r3
 800885e:	370c      	adds	r7, #12
 8008860:	46bd      	mov	sp, r7
 8008862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008866:	4770      	bx	lr

08008868 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008868:	b580      	push	{r7, lr}
 800886a:	b086      	sub	sp, #24
 800886c:	af00      	add	r7, sp, #0
 800886e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d101      	bne.n	800887a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008876:	2301      	movs	r3, #1
 8008878:	e267      	b.n	8008d4a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	f003 0301 	and.w	r3, r3, #1
 8008882:	2b00      	cmp	r3, #0
 8008884:	d075      	beq.n	8008972 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8008886:	4b88      	ldr	r3, [pc, #544]	@ (8008aa8 <HAL_RCC_OscConfig+0x240>)
 8008888:	689b      	ldr	r3, [r3, #8]
 800888a:	f003 030c 	and.w	r3, r3, #12
 800888e:	2b04      	cmp	r3, #4
 8008890:	d00c      	beq.n	80088ac <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008892:	4b85      	ldr	r3, [pc, #532]	@ (8008aa8 <HAL_RCC_OscConfig+0x240>)
 8008894:	689b      	ldr	r3, [r3, #8]
 8008896:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800889a:	2b08      	cmp	r3, #8
 800889c:	d112      	bne.n	80088c4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800889e:	4b82      	ldr	r3, [pc, #520]	@ (8008aa8 <HAL_RCC_OscConfig+0x240>)
 80088a0:	685b      	ldr	r3, [r3, #4]
 80088a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80088a6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80088aa:	d10b      	bne.n	80088c4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80088ac:	4b7e      	ldr	r3, [pc, #504]	@ (8008aa8 <HAL_RCC_OscConfig+0x240>)
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d05b      	beq.n	8008970 <HAL_RCC_OscConfig+0x108>
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	685b      	ldr	r3, [r3, #4]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d157      	bne.n	8008970 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80088c0:	2301      	movs	r3, #1
 80088c2:	e242      	b.n	8008d4a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	685b      	ldr	r3, [r3, #4]
 80088c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80088cc:	d106      	bne.n	80088dc <HAL_RCC_OscConfig+0x74>
 80088ce:	4b76      	ldr	r3, [pc, #472]	@ (8008aa8 <HAL_RCC_OscConfig+0x240>)
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	4a75      	ldr	r2, [pc, #468]	@ (8008aa8 <HAL_RCC_OscConfig+0x240>)
 80088d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80088d8:	6013      	str	r3, [r2, #0]
 80088da:	e01d      	b.n	8008918 <HAL_RCC_OscConfig+0xb0>
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	685b      	ldr	r3, [r3, #4]
 80088e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80088e4:	d10c      	bne.n	8008900 <HAL_RCC_OscConfig+0x98>
 80088e6:	4b70      	ldr	r3, [pc, #448]	@ (8008aa8 <HAL_RCC_OscConfig+0x240>)
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	4a6f      	ldr	r2, [pc, #444]	@ (8008aa8 <HAL_RCC_OscConfig+0x240>)
 80088ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80088f0:	6013      	str	r3, [r2, #0]
 80088f2:	4b6d      	ldr	r3, [pc, #436]	@ (8008aa8 <HAL_RCC_OscConfig+0x240>)
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	4a6c      	ldr	r2, [pc, #432]	@ (8008aa8 <HAL_RCC_OscConfig+0x240>)
 80088f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80088fc:	6013      	str	r3, [r2, #0]
 80088fe:	e00b      	b.n	8008918 <HAL_RCC_OscConfig+0xb0>
 8008900:	4b69      	ldr	r3, [pc, #420]	@ (8008aa8 <HAL_RCC_OscConfig+0x240>)
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	4a68      	ldr	r2, [pc, #416]	@ (8008aa8 <HAL_RCC_OscConfig+0x240>)
 8008906:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800890a:	6013      	str	r3, [r2, #0]
 800890c:	4b66      	ldr	r3, [pc, #408]	@ (8008aa8 <HAL_RCC_OscConfig+0x240>)
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	4a65      	ldr	r2, [pc, #404]	@ (8008aa8 <HAL_RCC_OscConfig+0x240>)
 8008912:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008916:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	685b      	ldr	r3, [r3, #4]
 800891c:	2b00      	cmp	r3, #0
 800891e:	d013      	beq.n	8008948 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008920:	f7fe fbf4 	bl	800710c <HAL_GetTick>
 8008924:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008926:	e008      	b.n	800893a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008928:	f7fe fbf0 	bl	800710c <HAL_GetTick>
 800892c:	4602      	mov	r2, r0
 800892e:	693b      	ldr	r3, [r7, #16]
 8008930:	1ad3      	subs	r3, r2, r3
 8008932:	2b64      	cmp	r3, #100	@ 0x64
 8008934:	d901      	bls.n	800893a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008936:	2303      	movs	r3, #3
 8008938:	e207      	b.n	8008d4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800893a:	4b5b      	ldr	r3, [pc, #364]	@ (8008aa8 <HAL_RCC_OscConfig+0x240>)
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008942:	2b00      	cmp	r3, #0
 8008944:	d0f0      	beq.n	8008928 <HAL_RCC_OscConfig+0xc0>
 8008946:	e014      	b.n	8008972 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008948:	f7fe fbe0 	bl	800710c <HAL_GetTick>
 800894c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800894e:	e008      	b.n	8008962 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008950:	f7fe fbdc 	bl	800710c <HAL_GetTick>
 8008954:	4602      	mov	r2, r0
 8008956:	693b      	ldr	r3, [r7, #16]
 8008958:	1ad3      	subs	r3, r2, r3
 800895a:	2b64      	cmp	r3, #100	@ 0x64
 800895c:	d901      	bls.n	8008962 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800895e:	2303      	movs	r3, #3
 8008960:	e1f3      	b.n	8008d4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008962:	4b51      	ldr	r3, [pc, #324]	@ (8008aa8 <HAL_RCC_OscConfig+0x240>)
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800896a:	2b00      	cmp	r3, #0
 800896c:	d1f0      	bne.n	8008950 <HAL_RCC_OscConfig+0xe8>
 800896e:	e000      	b.n	8008972 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008970:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	f003 0302 	and.w	r3, r3, #2
 800897a:	2b00      	cmp	r3, #0
 800897c:	d063      	beq.n	8008a46 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800897e:	4b4a      	ldr	r3, [pc, #296]	@ (8008aa8 <HAL_RCC_OscConfig+0x240>)
 8008980:	689b      	ldr	r3, [r3, #8]
 8008982:	f003 030c 	and.w	r3, r3, #12
 8008986:	2b00      	cmp	r3, #0
 8008988:	d00b      	beq.n	80089a2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800898a:	4b47      	ldr	r3, [pc, #284]	@ (8008aa8 <HAL_RCC_OscConfig+0x240>)
 800898c:	689b      	ldr	r3, [r3, #8]
 800898e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8008992:	2b08      	cmp	r3, #8
 8008994:	d11c      	bne.n	80089d0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008996:	4b44      	ldr	r3, [pc, #272]	@ (8008aa8 <HAL_RCC_OscConfig+0x240>)
 8008998:	685b      	ldr	r3, [r3, #4]
 800899a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d116      	bne.n	80089d0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80089a2:	4b41      	ldr	r3, [pc, #260]	@ (8008aa8 <HAL_RCC_OscConfig+0x240>)
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	f003 0302 	and.w	r3, r3, #2
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d005      	beq.n	80089ba <HAL_RCC_OscConfig+0x152>
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	68db      	ldr	r3, [r3, #12]
 80089b2:	2b01      	cmp	r3, #1
 80089b4:	d001      	beq.n	80089ba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80089b6:	2301      	movs	r3, #1
 80089b8:	e1c7      	b.n	8008d4a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80089ba:	4b3b      	ldr	r3, [pc, #236]	@ (8008aa8 <HAL_RCC_OscConfig+0x240>)
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	691b      	ldr	r3, [r3, #16]
 80089c6:	00db      	lsls	r3, r3, #3
 80089c8:	4937      	ldr	r1, [pc, #220]	@ (8008aa8 <HAL_RCC_OscConfig+0x240>)
 80089ca:	4313      	orrs	r3, r2
 80089cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80089ce:	e03a      	b.n	8008a46 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	68db      	ldr	r3, [r3, #12]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d020      	beq.n	8008a1a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80089d8:	4b34      	ldr	r3, [pc, #208]	@ (8008aac <HAL_RCC_OscConfig+0x244>)
 80089da:	2201      	movs	r2, #1
 80089dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80089de:	f7fe fb95 	bl	800710c <HAL_GetTick>
 80089e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80089e4:	e008      	b.n	80089f8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80089e6:	f7fe fb91 	bl	800710c <HAL_GetTick>
 80089ea:	4602      	mov	r2, r0
 80089ec:	693b      	ldr	r3, [r7, #16]
 80089ee:	1ad3      	subs	r3, r2, r3
 80089f0:	2b02      	cmp	r3, #2
 80089f2:	d901      	bls.n	80089f8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80089f4:	2303      	movs	r3, #3
 80089f6:	e1a8      	b.n	8008d4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80089f8:	4b2b      	ldr	r3, [pc, #172]	@ (8008aa8 <HAL_RCC_OscConfig+0x240>)
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	f003 0302 	and.w	r3, r3, #2
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d0f0      	beq.n	80089e6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008a04:	4b28      	ldr	r3, [pc, #160]	@ (8008aa8 <HAL_RCC_OscConfig+0x240>)
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	691b      	ldr	r3, [r3, #16]
 8008a10:	00db      	lsls	r3, r3, #3
 8008a12:	4925      	ldr	r1, [pc, #148]	@ (8008aa8 <HAL_RCC_OscConfig+0x240>)
 8008a14:	4313      	orrs	r3, r2
 8008a16:	600b      	str	r3, [r1, #0]
 8008a18:	e015      	b.n	8008a46 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008a1a:	4b24      	ldr	r3, [pc, #144]	@ (8008aac <HAL_RCC_OscConfig+0x244>)
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a20:	f7fe fb74 	bl	800710c <HAL_GetTick>
 8008a24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008a26:	e008      	b.n	8008a3a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008a28:	f7fe fb70 	bl	800710c <HAL_GetTick>
 8008a2c:	4602      	mov	r2, r0
 8008a2e:	693b      	ldr	r3, [r7, #16]
 8008a30:	1ad3      	subs	r3, r2, r3
 8008a32:	2b02      	cmp	r3, #2
 8008a34:	d901      	bls.n	8008a3a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008a36:	2303      	movs	r3, #3
 8008a38:	e187      	b.n	8008d4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008a3a:	4b1b      	ldr	r3, [pc, #108]	@ (8008aa8 <HAL_RCC_OscConfig+0x240>)
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	f003 0302 	and.w	r3, r3, #2
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d1f0      	bne.n	8008a28 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	f003 0308 	and.w	r3, r3, #8
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d036      	beq.n	8008ac0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	695b      	ldr	r3, [r3, #20]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d016      	beq.n	8008a88 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008a5a:	4b15      	ldr	r3, [pc, #84]	@ (8008ab0 <HAL_RCC_OscConfig+0x248>)
 8008a5c:	2201      	movs	r2, #1
 8008a5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008a60:	f7fe fb54 	bl	800710c <HAL_GetTick>
 8008a64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008a66:	e008      	b.n	8008a7a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008a68:	f7fe fb50 	bl	800710c <HAL_GetTick>
 8008a6c:	4602      	mov	r2, r0
 8008a6e:	693b      	ldr	r3, [r7, #16]
 8008a70:	1ad3      	subs	r3, r2, r3
 8008a72:	2b02      	cmp	r3, #2
 8008a74:	d901      	bls.n	8008a7a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008a76:	2303      	movs	r3, #3
 8008a78:	e167      	b.n	8008d4a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008a7a:	4b0b      	ldr	r3, [pc, #44]	@ (8008aa8 <HAL_RCC_OscConfig+0x240>)
 8008a7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008a7e:	f003 0302 	and.w	r3, r3, #2
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d0f0      	beq.n	8008a68 <HAL_RCC_OscConfig+0x200>
 8008a86:	e01b      	b.n	8008ac0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008a88:	4b09      	ldr	r3, [pc, #36]	@ (8008ab0 <HAL_RCC_OscConfig+0x248>)
 8008a8a:	2200      	movs	r2, #0
 8008a8c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008a8e:	f7fe fb3d 	bl	800710c <HAL_GetTick>
 8008a92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008a94:	e00e      	b.n	8008ab4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008a96:	f7fe fb39 	bl	800710c <HAL_GetTick>
 8008a9a:	4602      	mov	r2, r0
 8008a9c:	693b      	ldr	r3, [r7, #16]
 8008a9e:	1ad3      	subs	r3, r2, r3
 8008aa0:	2b02      	cmp	r3, #2
 8008aa2:	d907      	bls.n	8008ab4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008aa4:	2303      	movs	r3, #3
 8008aa6:	e150      	b.n	8008d4a <HAL_RCC_OscConfig+0x4e2>
 8008aa8:	40023800 	.word	0x40023800
 8008aac:	42470000 	.word	0x42470000
 8008ab0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008ab4:	4b88      	ldr	r3, [pc, #544]	@ (8008cd8 <HAL_RCC_OscConfig+0x470>)
 8008ab6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008ab8:	f003 0302 	and.w	r3, r3, #2
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d1ea      	bne.n	8008a96 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	f003 0304 	and.w	r3, r3, #4
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	f000 8097 	beq.w	8008bfc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008ace:	2300      	movs	r3, #0
 8008ad0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008ad2:	4b81      	ldr	r3, [pc, #516]	@ (8008cd8 <HAL_RCC_OscConfig+0x470>)
 8008ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ad6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d10f      	bne.n	8008afe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008ade:	2300      	movs	r3, #0
 8008ae0:	60bb      	str	r3, [r7, #8]
 8008ae2:	4b7d      	ldr	r3, [pc, #500]	@ (8008cd8 <HAL_RCC_OscConfig+0x470>)
 8008ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ae6:	4a7c      	ldr	r2, [pc, #496]	@ (8008cd8 <HAL_RCC_OscConfig+0x470>)
 8008ae8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008aec:	6413      	str	r3, [r2, #64]	@ 0x40
 8008aee:	4b7a      	ldr	r3, [pc, #488]	@ (8008cd8 <HAL_RCC_OscConfig+0x470>)
 8008af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008af2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008af6:	60bb      	str	r3, [r7, #8]
 8008af8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008afa:	2301      	movs	r3, #1
 8008afc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008afe:	4b77      	ldr	r3, [pc, #476]	@ (8008cdc <HAL_RCC_OscConfig+0x474>)
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d118      	bne.n	8008b3c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008b0a:	4b74      	ldr	r3, [pc, #464]	@ (8008cdc <HAL_RCC_OscConfig+0x474>)
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	4a73      	ldr	r2, [pc, #460]	@ (8008cdc <HAL_RCC_OscConfig+0x474>)
 8008b10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008b14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008b16:	f7fe faf9 	bl	800710c <HAL_GetTick>
 8008b1a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008b1c:	e008      	b.n	8008b30 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008b1e:	f7fe faf5 	bl	800710c <HAL_GetTick>
 8008b22:	4602      	mov	r2, r0
 8008b24:	693b      	ldr	r3, [r7, #16]
 8008b26:	1ad3      	subs	r3, r2, r3
 8008b28:	2b02      	cmp	r3, #2
 8008b2a:	d901      	bls.n	8008b30 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8008b2c:	2303      	movs	r3, #3
 8008b2e:	e10c      	b.n	8008d4a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008b30:	4b6a      	ldr	r3, [pc, #424]	@ (8008cdc <HAL_RCC_OscConfig+0x474>)
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d0f0      	beq.n	8008b1e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	689b      	ldr	r3, [r3, #8]
 8008b40:	2b01      	cmp	r3, #1
 8008b42:	d106      	bne.n	8008b52 <HAL_RCC_OscConfig+0x2ea>
 8008b44:	4b64      	ldr	r3, [pc, #400]	@ (8008cd8 <HAL_RCC_OscConfig+0x470>)
 8008b46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008b48:	4a63      	ldr	r2, [pc, #396]	@ (8008cd8 <HAL_RCC_OscConfig+0x470>)
 8008b4a:	f043 0301 	orr.w	r3, r3, #1
 8008b4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8008b50:	e01c      	b.n	8008b8c <HAL_RCC_OscConfig+0x324>
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	689b      	ldr	r3, [r3, #8]
 8008b56:	2b05      	cmp	r3, #5
 8008b58:	d10c      	bne.n	8008b74 <HAL_RCC_OscConfig+0x30c>
 8008b5a:	4b5f      	ldr	r3, [pc, #380]	@ (8008cd8 <HAL_RCC_OscConfig+0x470>)
 8008b5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008b5e:	4a5e      	ldr	r2, [pc, #376]	@ (8008cd8 <HAL_RCC_OscConfig+0x470>)
 8008b60:	f043 0304 	orr.w	r3, r3, #4
 8008b64:	6713      	str	r3, [r2, #112]	@ 0x70
 8008b66:	4b5c      	ldr	r3, [pc, #368]	@ (8008cd8 <HAL_RCC_OscConfig+0x470>)
 8008b68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008b6a:	4a5b      	ldr	r2, [pc, #364]	@ (8008cd8 <HAL_RCC_OscConfig+0x470>)
 8008b6c:	f043 0301 	orr.w	r3, r3, #1
 8008b70:	6713      	str	r3, [r2, #112]	@ 0x70
 8008b72:	e00b      	b.n	8008b8c <HAL_RCC_OscConfig+0x324>
 8008b74:	4b58      	ldr	r3, [pc, #352]	@ (8008cd8 <HAL_RCC_OscConfig+0x470>)
 8008b76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008b78:	4a57      	ldr	r2, [pc, #348]	@ (8008cd8 <HAL_RCC_OscConfig+0x470>)
 8008b7a:	f023 0301 	bic.w	r3, r3, #1
 8008b7e:	6713      	str	r3, [r2, #112]	@ 0x70
 8008b80:	4b55      	ldr	r3, [pc, #340]	@ (8008cd8 <HAL_RCC_OscConfig+0x470>)
 8008b82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008b84:	4a54      	ldr	r2, [pc, #336]	@ (8008cd8 <HAL_RCC_OscConfig+0x470>)
 8008b86:	f023 0304 	bic.w	r3, r3, #4
 8008b8a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	689b      	ldr	r3, [r3, #8]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d015      	beq.n	8008bc0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008b94:	f7fe faba 	bl	800710c <HAL_GetTick>
 8008b98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008b9a:	e00a      	b.n	8008bb2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b9c:	f7fe fab6 	bl	800710c <HAL_GetTick>
 8008ba0:	4602      	mov	r2, r0
 8008ba2:	693b      	ldr	r3, [r7, #16]
 8008ba4:	1ad3      	subs	r3, r2, r3
 8008ba6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008baa:	4293      	cmp	r3, r2
 8008bac:	d901      	bls.n	8008bb2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8008bae:	2303      	movs	r3, #3
 8008bb0:	e0cb      	b.n	8008d4a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008bb2:	4b49      	ldr	r3, [pc, #292]	@ (8008cd8 <HAL_RCC_OscConfig+0x470>)
 8008bb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008bb6:	f003 0302 	and.w	r3, r3, #2
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d0ee      	beq.n	8008b9c <HAL_RCC_OscConfig+0x334>
 8008bbe:	e014      	b.n	8008bea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008bc0:	f7fe faa4 	bl	800710c <HAL_GetTick>
 8008bc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008bc6:	e00a      	b.n	8008bde <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008bc8:	f7fe faa0 	bl	800710c <HAL_GetTick>
 8008bcc:	4602      	mov	r2, r0
 8008bce:	693b      	ldr	r3, [r7, #16]
 8008bd0:	1ad3      	subs	r3, r2, r3
 8008bd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008bd6:	4293      	cmp	r3, r2
 8008bd8:	d901      	bls.n	8008bde <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8008bda:	2303      	movs	r3, #3
 8008bdc:	e0b5      	b.n	8008d4a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008bde:	4b3e      	ldr	r3, [pc, #248]	@ (8008cd8 <HAL_RCC_OscConfig+0x470>)
 8008be0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008be2:	f003 0302 	and.w	r3, r3, #2
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d1ee      	bne.n	8008bc8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008bea:	7dfb      	ldrb	r3, [r7, #23]
 8008bec:	2b01      	cmp	r3, #1
 8008bee:	d105      	bne.n	8008bfc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008bf0:	4b39      	ldr	r3, [pc, #228]	@ (8008cd8 <HAL_RCC_OscConfig+0x470>)
 8008bf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bf4:	4a38      	ldr	r2, [pc, #224]	@ (8008cd8 <HAL_RCC_OscConfig+0x470>)
 8008bf6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008bfa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	699b      	ldr	r3, [r3, #24]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	f000 80a1 	beq.w	8008d48 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008c06:	4b34      	ldr	r3, [pc, #208]	@ (8008cd8 <HAL_RCC_OscConfig+0x470>)
 8008c08:	689b      	ldr	r3, [r3, #8]
 8008c0a:	f003 030c 	and.w	r3, r3, #12
 8008c0e:	2b08      	cmp	r3, #8
 8008c10:	d05c      	beq.n	8008ccc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	699b      	ldr	r3, [r3, #24]
 8008c16:	2b02      	cmp	r3, #2
 8008c18:	d141      	bne.n	8008c9e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008c1a:	4b31      	ldr	r3, [pc, #196]	@ (8008ce0 <HAL_RCC_OscConfig+0x478>)
 8008c1c:	2200      	movs	r2, #0
 8008c1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008c20:	f7fe fa74 	bl	800710c <HAL_GetTick>
 8008c24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008c26:	e008      	b.n	8008c3a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008c28:	f7fe fa70 	bl	800710c <HAL_GetTick>
 8008c2c:	4602      	mov	r2, r0
 8008c2e:	693b      	ldr	r3, [r7, #16]
 8008c30:	1ad3      	subs	r3, r2, r3
 8008c32:	2b02      	cmp	r3, #2
 8008c34:	d901      	bls.n	8008c3a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8008c36:	2303      	movs	r3, #3
 8008c38:	e087      	b.n	8008d4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008c3a:	4b27      	ldr	r3, [pc, #156]	@ (8008cd8 <HAL_RCC_OscConfig+0x470>)
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d1f0      	bne.n	8008c28 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	69da      	ldr	r2, [r3, #28]
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	6a1b      	ldr	r3, [r3, #32]
 8008c4e:	431a      	orrs	r2, r3
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c54:	019b      	lsls	r3, r3, #6
 8008c56:	431a      	orrs	r2, r3
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c5c:	085b      	lsrs	r3, r3, #1
 8008c5e:	3b01      	subs	r3, #1
 8008c60:	041b      	lsls	r3, r3, #16
 8008c62:	431a      	orrs	r2, r3
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c68:	061b      	lsls	r3, r3, #24
 8008c6a:	491b      	ldr	r1, [pc, #108]	@ (8008cd8 <HAL_RCC_OscConfig+0x470>)
 8008c6c:	4313      	orrs	r3, r2
 8008c6e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008c70:	4b1b      	ldr	r3, [pc, #108]	@ (8008ce0 <HAL_RCC_OscConfig+0x478>)
 8008c72:	2201      	movs	r2, #1
 8008c74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008c76:	f7fe fa49 	bl	800710c <HAL_GetTick>
 8008c7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008c7c:	e008      	b.n	8008c90 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008c7e:	f7fe fa45 	bl	800710c <HAL_GetTick>
 8008c82:	4602      	mov	r2, r0
 8008c84:	693b      	ldr	r3, [r7, #16]
 8008c86:	1ad3      	subs	r3, r2, r3
 8008c88:	2b02      	cmp	r3, #2
 8008c8a:	d901      	bls.n	8008c90 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008c8c:	2303      	movs	r3, #3
 8008c8e:	e05c      	b.n	8008d4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008c90:	4b11      	ldr	r3, [pc, #68]	@ (8008cd8 <HAL_RCC_OscConfig+0x470>)
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d0f0      	beq.n	8008c7e <HAL_RCC_OscConfig+0x416>
 8008c9c:	e054      	b.n	8008d48 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008c9e:	4b10      	ldr	r3, [pc, #64]	@ (8008ce0 <HAL_RCC_OscConfig+0x478>)
 8008ca0:	2200      	movs	r2, #0
 8008ca2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008ca4:	f7fe fa32 	bl	800710c <HAL_GetTick>
 8008ca8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008caa:	e008      	b.n	8008cbe <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008cac:	f7fe fa2e 	bl	800710c <HAL_GetTick>
 8008cb0:	4602      	mov	r2, r0
 8008cb2:	693b      	ldr	r3, [r7, #16]
 8008cb4:	1ad3      	subs	r3, r2, r3
 8008cb6:	2b02      	cmp	r3, #2
 8008cb8:	d901      	bls.n	8008cbe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8008cba:	2303      	movs	r3, #3
 8008cbc:	e045      	b.n	8008d4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008cbe:	4b06      	ldr	r3, [pc, #24]	@ (8008cd8 <HAL_RCC_OscConfig+0x470>)
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d1f0      	bne.n	8008cac <HAL_RCC_OscConfig+0x444>
 8008cca:	e03d      	b.n	8008d48 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	699b      	ldr	r3, [r3, #24]
 8008cd0:	2b01      	cmp	r3, #1
 8008cd2:	d107      	bne.n	8008ce4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8008cd4:	2301      	movs	r3, #1
 8008cd6:	e038      	b.n	8008d4a <HAL_RCC_OscConfig+0x4e2>
 8008cd8:	40023800 	.word	0x40023800
 8008cdc:	40007000 	.word	0x40007000
 8008ce0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008ce4:	4b1b      	ldr	r3, [pc, #108]	@ (8008d54 <HAL_RCC_OscConfig+0x4ec>)
 8008ce6:	685b      	ldr	r3, [r3, #4]
 8008ce8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	699b      	ldr	r3, [r3, #24]
 8008cee:	2b01      	cmp	r3, #1
 8008cf0:	d028      	beq.n	8008d44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008cfc:	429a      	cmp	r2, r3
 8008cfe:	d121      	bne.n	8008d44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008d0a:	429a      	cmp	r2, r3
 8008d0c:	d11a      	bne.n	8008d44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008d0e:	68fa      	ldr	r2, [r7, #12]
 8008d10:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8008d14:	4013      	ands	r3, r2
 8008d16:	687a      	ldr	r2, [r7, #4]
 8008d18:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008d1a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008d1c:	4293      	cmp	r3, r2
 8008d1e:	d111      	bne.n	8008d44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d2a:	085b      	lsrs	r3, r3, #1
 8008d2c:	3b01      	subs	r3, #1
 8008d2e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008d30:	429a      	cmp	r2, r3
 8008d32:	d107      	bne.n	8008d44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d3e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008d40:	429a      	cmp	r2, r3
 8008d42:	d001      	beq.n	8008d48 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8008d44:	2301      	movs	r3, #1
 8008d46:	e000      	b.n	8008d4a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8008d48:	2300      	movs	r3, #0
}
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	3718      	adds	r7, #24
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	bd80      	pop	{r7, pc}
 8008d52:	bf00      	nop
 8008d54:	40023800 	.word	0x40023800

08008d58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008d58:	b580      	push	{r7, lr}
 8008d5a:	b084      	sub	sp, #16
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	6078      	str	r0, [r7, #4]
 8008d60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d101      	bne.n	8008d6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008d68:	2301      	movs	r3, #1
 8008d6a:	e0cc      	b.n	8008f06 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008d6c:	4b68      	ldr	r3, [pc, #416]	@ (8008f10 <HAL_RCC_ClockConfig+0x1b8>)
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	f003 0307 	and.w	r3, r3, #7
 8008d74:	683a      	ldr	r2, [r7, #0]
 8008d76:	429a      	cmp	r2, r3
 8008d78:	d90c      	bls.n	8008d94 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008d7a:	4b65      	ldr	r3, [pc, #404]	@ (8008f10 <HAL_RCC_ClockConfig+0x1b8>)
 8008d7c:	683a      	ldr	r2, [r7, #0]
 8008d7e:	b2d2      	uxtb	r2, r2
 8008d80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008d82:	4b63      	ldr	r3, [pc, #396]	@ (8008f10 <HAL_RCC_ClockConfig+0x1b8>)
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	f003 0307 	and.w	r3, r3, #7
 8008d8a:	683a      	ldr	r2, [r7, #0]
 8008d8c:	429a      	cmp	r2, r3
 8008d8e:	d001      	beq.n	8008d94 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008d90:	2301      	movs	r3, #1
 8008d92:	e0b8      	b.n	8008f06 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	f003 0302 	and.w	r3, r3, #2
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d020      	beq.n	8008de2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	f003 0304 	and.w	r3, r3, #4
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d005      	beq.n	8008db8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008dac:	4b59      	ldr	r3, [pc, #356]	@ (8008f14 <HAL_RCC_ClockConfig+0x1bc>)
 8008dae:	689b      	ldr	r3, [r3, #8]
 8008db0:	4a58      	ldr	r2, [pc, #352]	@ (8008f14 <HAL_RCC_ClockConfig+0x1bc>)
 8008db2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8008db6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	f003 0308 	and.w	r3, r3, #8
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d005      	beq.n	8008dd0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008dc4:	4b53      	ldr	r3, [pc, #332]	@ (8008f14 <HAL_RCC_ClockConfig+0x1bc>)
 8008dc6:	689b      	ldr	r3, [r3, #8]
 8008dc8:	4a52      	ldr	r2, [pc, #328]	@ (8008f14 <HAL_RCC_ClockConfig+0x1bc>)
 8008dca:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8008dce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008dd0:	4b50      	ldr	r3, [pc, #320]	@ (8008f14 <HAL_RCC_ClockConfig+0x1bc>)
 8008dd2:	689b      	ldr	r3, [r3, #8]
 8008dd4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	689b      	ldr	r3, [r3, #8]
 8008ddc:	494d      	ldr	r1, [pc, #308]	@ (8008f14 <HAL_RCC_ClockConfig+0x1bc>)
 8008dde:	4313      	orrs	r3, r2
 8008de0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	f003 0301 	and.w	r3, r3, #1
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d044      	beq.n	8008e78 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	685b      	ldr	r3, [r3, #4]
 8008df2:	2b01      	cmp	r3, #1
 8008df4:	d107      	bne.n	8008e06 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008df6:	4b47      	ldr	r3, [pc, #284]	@ (8008f14 <HAL_RCC_ClockConfig+0x1bc>)
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d119      	bne.n	8008e36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008e02:	2301      	movs	r3, #1
 8008e04:	e07f      	b.n	8008f06 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	685b      	ldr	r3, [r3, #4]
 8008e0a:	2b02      	cmp	r3, #2
 8008e0c:	d003      	beq.n	8008e16 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008e12:	2b03      	cmp	r3, #3
 8008e14:	d107      	bne.n	8008e26 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008e16:	4b3f      	ldr	r3, [pc, #252]	@ (8008f14 <HAL_RCC_ClockConfig+0x1bc>)
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d109      	bne.n	8008e36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008e22:	2301      	movs	r3, #1
 8008e24:	e06f      	b.n	8008f06 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008e26:	4b3b      	ldr	r3, [pc, #236]	@ (8008f14 <HAL_RCC_ClockConfig+0x1bc>)
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	f003 0302 	and.w	r3, r3, #2
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d101      	bne.n	8008e36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008e32:	2301      	movs	r3, #1
 8008e34:	e067      	b.n	8008f06 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008e36:	4b37      	ldr	r3, [pc, #220]	@ (8008f14 <HAL_RCC_ClockConfig+0x1bc>)
 8008e38:	689b      	ldr	r3, [r3, #8]
 8008e3a:	f023 0203 	bic.w	r2, r3, #3
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	685b      	ldr	r3, [r3, #4]
 8008e42:	4934      	ldr	r1, [pc, #208]	@ (8008f14 <HAL_RCC_ClockConfig+0x1bc>)
 8008e44:	4313      	orrs	r3, r2
 8008e46:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008e48:	f7fe f960 	bl	800710c <HAL_GetTick>
 8008e4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008e4e:	e00a      	b.n	8008e66 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008e50:	f7fe f95c 	bl	800710c <HAL_GetTick>
 8008e54:	4602      	mov	r2, r0
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	1ad3      	subs	r3, r2, r3
 8008e5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008e5e:	4293      	cmp	r3, r2
 8008e60:	d901      	bls.n	8008e66 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008e62:	2303      	movs	r3, #3
 8008e64:	e04f      	b.n	8008f06 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008e66:	4b2b      	ldr	r3, [pc, #172]	@ (8008f14 <HAL_RCC_ClockConfig+0x1bc>)
 8008e68:	689b      	ldr	r3, [r3, #8]
 8008e6a:	f003 020c 	and.w	r2, r3, #12
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	685b      	ldr	r3, [r3, #4]
 8008e72:	009b      	lsls	r3, r3, #2
 8008e74:	429a      	cmp	r2, r3
 8008e76:	d1eb      	bne.n	8008e50 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008e78:	4b25      	ldr	r3, [pc, #148]	@ (8008f10 <HAL_RCC_ClockConfig+0x1b8>)
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	f003 0307 	and.w	r3, r3, #7
 8008e80:	683a      	ldr	r2, [r7, #0]
 8008e82:	429a      	cmp	r2, r3
 8008e84:	d20c      	bcs.n	8008ea0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008e86:	4b22      	ldr	r3, [pc, #136]	@ (8008f10 <HAL_RCC_ClockConfig+0x1b8>)
 8008e88:	683a      	ldr	r2, [r7, #0]
 8008e8a:	b2d2      	uxtb	r2, r2
 8008e8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008e8e:	4b20      	ldr	r3, [pc, #128]	@ (8008f10 <HAL_RCC_ClockConfig+0x1b8>)
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	f003 0307 	and.w	r3, r3, #7
 8008e96:	683a      	ldr	r2, [r7, #0]
 8008e98:	429a      	cmp	r2, r3
 8008e9a:	d001      	beq.n	8008ea0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008e9c:	2301      	movs	r3, #1
 8008e9e:	e032      	b.n	8008f06 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	f003 0304 	and.w	r3, r3, #4
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d008      	beq.n	8008ebe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008eac:	4b19      	ldr	r3, [pc, #100]	@ (8008f14 <HAL_RCC_ClockConfig+0x1bc>)
 8008eae:	689b      	ldr	r3, [r3, #8]
 8008eb0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	68db      	ldr	r3, [r3, #12]
 8008eb8:	4916      	ldr	r1, [pc, #88]	@ (8008f14 <HAL_RCC_ClockConfig+0x1bc>)
 8008eba:	4313      	orrs	r3, r2
 8008ebc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	f003 0308 	and.w	r3, r3, #8
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d009      	beq.n	8008ede <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008eca:	4b12      	ldr	r3, [pc, #72]	@ (8008f14 <HAL_RCC_ClockConfig+0x1bc>)
 8008ecc:	689b      	ldr	r3, [r3, #8]
 8008ece:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	691b      	ldr	r3, [r3, #16]
 8008ed6:	00db      	lsls	r3, r3, #3
 8008ed8:	490e      	ldr	r1, [pc, #56]	@ (8008f14 <HAL_RCC_ClockConfig+0x1bc>)
 8008eda:	4313      	orrs	r3, r2
 8008edc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008ede:	f000 f821 	bl	8008f24 <HAL_RCC_GetSysClockFreq>
 8008ee2:	4602      	mov	r2, r0
 8008ee4:	4b0b      	ldr	r3, [pc, #44]	@ (8008f14 <HAL_RCC_ClockConfig+0x1bc>)
 8008ee6:	689b      	ldr	r3, [r3, #8]
 8008ee8:	091b      	lsrs	r3, r3, #4
 8008eea:	f003 030f 	and.w	r3, r3, #15
 8008eee:	490a      	ldr	r1, [pc, #40]	@ (8008f18 <HAL_RCC_ClockConfig+0x1c0>)
 8008ef0:	5ccb      	ldrb	r3, [r1, r3]
 8008ef2:	fa22 f303 	lsr.w	r3, r2, r3
 8008ef6:	4a09      	ldr	r2, [pc, #36]	@ (8008f1c <HAL_RCC_ClockConfig+0x1c4>)
 8008ef8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8008efa:	4b09      	ldr	r3, [pc, #36]	@ (8008f20 <HAL_RCC_ClockConfig+0x1c8>)
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	4618      	mov	r0, r3
 8008f00:	f7fe f8c0 	bl	8007084 <HAL_InitTick>

  return HAL_OK;
 8008f04:	2300      	movs	r3, #0
}
 8008f06:	4618      	mov	r0, r3
 8008f08:	3710      	adds	r7, #16
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	bd80      	pop	{r7, pc}
 8008f0e:	bf00      	nop
 8008f10:	40023c00 	.word	0x40023c00
 8008f14:	40023800 	.word	0x40023800
 8008f18:	0800f96c 	.word	0x0800f96c
 8008f1c:	20000080 	.word	0x20000080
 8008f20:	20000084 	.word	0x20000084

08008f24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008f24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008f28:	b090      	sub	sp, #64	@ 0x40
 8008f2a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8008f30:	2300      	movs	r3, #0
 8008f32:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8008f34:	2300      	movs	r3, #0
 8008f36:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8008f38:	2300      	movs	r3, #0
 8008f3a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008f3c:	4b59      	ldr	r3, [pc, #356]	@ (80090a4 <HAL_RCC_GetSysClockFreq+0x180>)
 8008f3e:	689b      	ldr	r3, [r3, #8]
 8008f40:	f003 030c 	and.w	r3, r3, #12
 8008f44:	2b08      	cmp	r3, #8
 8008f46:	d00d      	beq.n	8008f64 <HAL_RCC_GetSysClockFreq+0x40>
 8008f48:	2b08      	cmp	r3, #8
 8008f4a:	f200 80a1 	bhi.w	8009090 <HAL_RCC_GetSysClockFreq+0x16c>
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d002      	beq.n	8008f58 <HAL_RCC_GetSysClockFreq+0x34>
 8008f52:	2b04      	cmp	r3, #4
 8008f54:	d003      	beq.n	8008f5e <HAL_RCC_GetSysClockFreq+0x3a>
 8008f56:	e09b      	b.n	8009090 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008f58:	4b53      	ldr	r3, [pc, #332]	@ (80090a8 <HAL_RCC_GetSysClockFreq+0x184>)
 8008f5a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008f5c:	e09b      	b.n	8009096 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008f5e:	4b53      	ldr	r3, [pc, #332]	@ (80090ac <HAL_RCC_GetSysClockFreq+0x188>)
 8008f60:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008f62:	e098      	b.n	8009096 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008f64:	4b4f      	ldr	r3, [pc, #316]	@ (80090a4 <HAL_RCC_GetSysClockFreq+0x180>)
 8008f66:	685b      	ldr	r3, [r3, #4]
 8008f68:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008f6c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008f6e:	4b4d      	ldr	r3, [pc, #308]	@ (80090a4 <HAL_RCC_GetSysClockFreq+0x180>)
 8008f70:	685b      	ldr	r3, [r3, #4]
 8008f72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d028      	beq.n	8008fcc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008f7a:	4b4a      	ldr	r3, [pc, #296]	@ (80090a4 <HAL_RCC_GetSysClockFreq+0x180>)
 8008f7c:	685b      	ldr	r3, [r3, #4]
 8008f7e:	099b      	lsrs	r3, r3, #6
 8008f80:	2200      	movs	r2, #0
 8008f82:	623b      	str	r3, [r7, #32]
 8008f84:	627a      	str	r2, [r7, #36]	@ 0x24
 8008f86:	6a3b      	ldr	r3, [r7, #32]
 8008f88:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8008f8c:	2100      	movs	r1, #0
 8008f8e:	4b47      	ldr	r3, [pc, #284]	@ (80090ac <HAL_RCC_GetSysClockFreq+0x188>)
 8008f90:	fb03 f201 	mul.w	r2, r3, r1
 8008f94:	2300      	movs	r3, #0
 8008f96:	fb00 f303 	mul.w	r3, r0, r3
 8008f9a:	4413      	add	r3, r2
 8008f9c:	4a43      	ldr	r2, [pc, #268]	@ (80090ac <HAL_RCC_GetSysClockFreq+0x188>)
 8008f9e:	fba0 1202 	umull	r1, r2, r0, r2
 8008fa2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008fa4:	460a      	mov	r2, r1
 8008fa6:	62ba      	str	r2, [r7, #40]	@ 0x28
 8008fa8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008faa:	4413      	add	r3, r2
 8008fac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008fae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008fb0:	2200      	movs	r2, #0
 8008fb2:	61bb      	str	r3, [r7, #24]
 8008fb4:	61fa      	str	r2, [r7, #28]
 8008fb6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008fba:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8008fbe:	f7f7 fe93 	bl	8000ce8 <__aeabi_uldivmod>
 8008fc2:	4602      	mov	r2, r0
 8008fc4:	460b      	mov	r3, r1
 8008fc6:	4613      	mov	r3, r2
 8008fc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008fca:	e053      	b.n	8009074 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008fcc:	4b35      	ldr	r3, [pc, #212]	@ (80090a4 <HAL_RCC_GetSysClockFreq+0x180>)
 8008fce:	685b      	ldr	r3, [r3, #4]
 8008fd0:	099b      	lsrs	r3, r3, #6
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	613b      	str	r3, [r7, #16]
 8008fd6:	617a      	str	r2, [r7, #20]
 8008fd8:	693b      	ldr	r3, [r7, #16]
 8008fda:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8008fde:	f04f 0b00 	mov.w	fp, #0
 8008fe2:	4652      	mov	r2, sl
 8008fe4:	465b      	mov	r3, fp
 8008fe6:	f04f 0000 	mov.w	r0, #0
 8008fea:	f04f 0100 	mov.w	r1, #0
 8008fee:	0159      	lsls	r1, r3, #5
 8008ff0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008ff4:	0150      	lsls	r0, r2, #5
 8008ff6:	4602      	mov	r2, r0
 8008ff8:	460b      	mov	r3, r1
 8008ffa:	ebb2 080a 	subs.w	r8, r2, sl
 8008ffe:	eb63 090b 	sbc.w	r9, r3, fp
 8009002:	f04f 0200 	mov.w	r2, #0
 8009006:	f04f 0300 	mov.w	r3, #0
 800900a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800900e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8009012:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8009016:	ebb2 0408 	subs.w	r4, r2, r8
 800901a:	eb63 0509 	sbc.w	r5, r3, r9
 800901e:	f04f 0200 	mov.w	r2, #0
 8009022:	f04f 0300 	mov.w	r3, #0
 8009026:	00eb      	lsls	r3, r5, #3
 8009028:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800902c:	00e2      	lsls	r2, r4, #3
 800902e:	4614      	mov	r4, r2
 8009030:	461d      	mov	r5, r3
 8009032:	eb14 030a 	adds.w	r3, r4, sl
 8009036:	603b      	str	r3, [r7, #0]
 8009038:	eb45 030b 	adc.w	r3, r5, fp
 800903c:	607b      	str	r3, [r7, #4]
 800903e:	f04f 0200 	mov.w	r2, #0
 8009042:	f04f 0300 	mov.w	r3, #0
 8009046:	e9d7 4500 	ldrd	r4, r5, [r7]
 800904a:	4629      	mov	r1, r5
 800904c:	028b      	lsls	r3, r1, #10
 800904e:	4621      	mov	r1, r4
 8009050:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009054:	4621      	mov	r1, r4
 8009056:	028a      	lsls	r2, r1, #10
 8009058:	4610      	mov	r0, r2
 800905a:	4619      	mov	r1, r3
 800905c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800905e:	2200      	movs	r2, #0
 8009060:	60bb      	str	r3, [r7, #8]
 8009062:	60fa      	str	r2, [r7, #12]
 8009064:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009068:	f7f7 fe3e 	bl	8000ce8 <__aeabi_uldivmod>
 800906c:	4602      	mov	r2, r0
 800906e:	460b      	mov	r3, r1
 8009070:	4613      	mov	r3, r2
 8009072:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8009074:	4b0b      	ldr	r3, [pc, #44]	@ (80090a4 <HAL_RCC_GetSysClockFreq+0x180>)
 8009076:	685b      	ldr	r3, [r3, #4]
 8009078:	0c1b      	lsrs	r3, r3, #16
 800907a:	f003 0303 	and.w	r3, r3, #3
 800907e:	3301      	adds	r3, #1
 8009080:	005b      	lsls	r3, r3, #1
 8009082:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8009084:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009088:	fbb2 f3f3 	udiv	r3, r2, r3
 800908c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800908e:	e002      	b.n	8009096 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009090:	4b05      	ldr	r3, [pc, #20]	@ (80090a8 <HAL_RCC_GetSysClockFreq+0x184>)
 8009092:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8009094:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009096:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8009098:	4618      	mov	r0, r3
 800909a:	3740      	adds	r7, #64	@ 0x40
 800909c:	46bd      	mov	sp, r7
 800909e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80090a2:	bf00      	nop
 80090a4:	40023800 	.word	0x40023800
 80090a8:	00f42400 	.word	0x00f42400
 80090ac:	017d7840 	.word	0x017d7840

080090b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80090b0:	b480      	push	{r7}
 80090b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80090b4:	4b03      	ldr	r3, [pc, #12]	@ (80090c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80090b6:	681b      	ldr	r3, [r3, #0]
}
 80090b8:	4618      	mov	r0, r3
 80090ba:	46bd      	mov	sp, r7
 80090bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c0:	4770      	bx	lr
 80090c2:	bf00      	nop
 80090c4:	20000080 	.word	0x20000080

080090c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80090c8:	b580      	push	{r7, lr}
 80090ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80090cc:	f7ff fff0 	bl	80090b0 <HAL_RCC_GetHCLKFreq>
 80090d0:	4602      	mov	r2, r0
 80090d2:	4b05      	ldr	r3, [pc, #20]	@ (80090e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80090d4:	689b      	ldr	r3, [r3, #8]
 80090d6:	0a9b      	lsrs	r3, r3, #10
 80090d8:	f003 0307 	and.w	r3, r3, #7
 80090dc:	4903      	ldr	r1, [pc, #12]	@ (80090ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80090de:	5ccb      	ldrb	r3, [r1, r3]
 80090e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80090e4:	4618      	mov	r0, r3
 80090e6:	bd80      	pop	{r7, pc}
 80090e8:	40023800 	.word	0x40023800
 80090ec:	0800f97c 	.word	0x0800f97c

080090f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80090f0:	b580      	push	{r7, lr}
 80090f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80090f4:	f7ff ffdc 	bl	80090b0 <HAL_RCC_GetHCLKFreq>
 80090f8:	4602      	mov	r2, r0
 80090fa:	4b05      	ldr	r3, [pc, #20]	@ (8009110 <HAL_RCC_GetPCLK2Freq+0x20>)
 80090fc:	689b      	ldr	r3, [r3, #8]
 80090fe:	0b5b      	lsrs	r3, r3, #13
 8009100:	f003 0307 	and.w	r3, r3, #7
 8009104:	4903      	ldr	r1, [pc, #12]	@ (8009114 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009106:	5ccb      	ldrb	r3, [r1, r3]
 8009108:	fa22 f303 	lsr.w	r3, r2, r3
}
 800910c:	4618      	mov	r0, r3
 800910e:	bd80      	pop	{r7, pc}
 8009110:	40023800 	.word	0x40023800
 8009114:	0800f97c 	.word	0x0800f97c

08009118 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009118:	b580      	push	{r7, lr}
 800911a:	b082      	sub	sp, #8
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	2b00      	cmp	r3, #0
 8009124:	d101      	bne.n	800912a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009126:	2301      	movs	r3, #1
 8009128:	e041      	b.n	80091ae <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009130:	b2db      	uxtb	r3, r3
 8009132:	2b00      	cmp	r3, #0
 8009134:	d106      	bne.n	8009144 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	2200      	movs	r2, #0
 800913a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800913e:	6878      	ldr	r0, [r7, #4]
 8009140:	f7fd fa3c 	bl	80065bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	2202      	movs	r2, #2
 8009148:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681a      	ldr	r2, [r3, #0]
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	3304      	adds	r3, #4
 8009154:	4619      	mov	r1, r3
 8009156:	4610      	mov	r0, r2
 8009158:	f000 fc0c 	bl	8009974 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	2201      	movs	r2, #1
 8009160:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	2201      	movs	r2, #1
 8009168:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	2201      	movs	r2, #1
 8009170:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	2201      	movs	r2, #1
 8009178:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	2201      	movs	r2, #1
 8009180:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	2201      	movs	r2, #1
 8009188:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	2201      	movs	r2, #1
 8009190:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	2201      	movs	r2, #1
 8009198:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	2201      	movs	r2, #1
 80091a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	2201      	movs	r2, #1
 80091a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80091ac:	2300      	movs	r3, #0
}
 80091ae:	4618      	mov	r0, r3
 80091b0:	3708      	adds	r7, #8
 80091b2:	46bd      	mov	sp, r7
 80091b4:	bd80      	pop	{r7, pc}

080091b6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80091b6:	b580      	push	{r7, lr}
 80091b8:	b082      	sub	sp, #8
 80091ba:	af00      	add	r7, sp, #0
 80091bc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d101      	bne.n	80091c8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80091c4:	2301      	movs	r3, #1
 80091c6:	e041      	b.n	800924c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80091ce:	b2db      	uxtb	r3, r3
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d106      	bne.n	80091e2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	2200      	movs	r2, #0
 80091d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80091dc:	6878      	ldr	r0, [r7, #4]
 80091de:	f000 f839 	bl	8009254 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	2202      	movs	r2, #2
 80091e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681a      	ldr	r2, [r3, #0]
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	3304      	adds	r3, #4
 80091f2:	4619      	mov	r1, r3
 80091f4:	4610      	mov	r0, r2
 80091f6:	f000 fbbd 	bl	8009974 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	2201      	movs	r2, #1
 80091fe:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	2201      	movs	r2, #1
 8009206:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	2201      	movs	r2, #1
 800920e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	2201      	movs	r2, #1
 8009216:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	2201      	movs	r2, #1
 800921e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	2201      	movs	r2, #1
 8009226:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	2201      	movs	r2, #1
 800922e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	2201      	movs	r2, #1
 8009236:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	2201      	movs	r2, #1
 800923e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	2201      	movs	r2, #1
 8009246:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800924a:	2300      	movs	r3, #0
}
 800924c:	4618      	mov	r0, r3
 800924e:	3708      	adds	r7, #8
 8009250:	46bd      	mov	sp, r7
 8009252:	bd80      	pop	{r7, pc}

08009254 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009254:	b480      	push	{r7}
 8009256:	b083      	sub	sp, #12
 8009258:	af00      	add	r7, sp, #0
 800925a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800925c:	bf00      	nop
 800925e:	370c      	adds	r7, #12
 8009260:	46bd      	mov	sp, r7
 8009262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009266:	4770      	bx	lr

08009268 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009268:	b580      	push	{r7, lr}
 800926a:	b084      	sub	sp, #16
 800926c:	af00      	add	r7, sp, #0
 800926e:	6078      	str	r0, [r7, #4]
 8009270:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009272:	683b      	ldr	r3, [r7, #0]
 8009274:	2b00      	cmp	r3, #0
 8009276:	d109      	bne.n	800928c <HAL_TIM_PWM_Start+0x24>
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800927e:	b2db      	uxtb	r3, r3
 8009280:	2b01      	cmp	r3, #1
 8009282:	bf14      	ite	ne
 8009284:	2301      	movne	r3, #1
 8009286:	2300      	moveq	r3, #0
 8009288:	b2db      	uxtb	r3, r3
 800928a:	e022      	b.n	80092d2 <HAL_TIM_PWM_Start+0x6a>
 800928c:	683b      	ldr	r3, [r7, #0]
 800928e:	2b04      	cmp	r3, #4
 8009290:	d109      	bne.n	80092a6 <HAL_TIM_PWM_Start+0x3e>
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009298:	b2db      	uxtb	r3, r3
 800929a:	2b01      	cmp	r3, #1
 800929c:	bf14      	ite	ne
 800929e:	2301      	movne	r3, #1
 80092a0:	2300      	moveq	r3, #0
 80092a2:	b2db      	uxtb	r3, r3
 80092a4:	e015      	b.n	80092d2 <HAL_TIM_PWM_Start+0x6a>
 80092a6:	683b      	ldr	r3, [r7, #0]
 80092a8:	2b08      	cmp	r3, #8
 80092aa:	d109      	bne.n	80092c0 <HAL_TIM_PWM_Start+0x58>
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80092b2:	b2db      	uxtb	r3, r3
 80092b4:	2b01      	cmp	r3, #1
 80092b6:	bf14      	ite	ne
 80092b8:	2301      	movne	r3, #1
 80092ba:	2300      	moveq	r3, #0
 80092bc:	b2db      	uxtb	r3, r3
 80092be:	e008      	b.n	80092d2 <HAL_TIM_PWM_Start+0x6a>
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80092c6:	b2db      	uxtb	r3, r3
 80092c8:	2b01      	cmp	r3, #1
 80092ca:	bf14      	ite	ne
 80092cc:	2301      	movne	r3, #1
 80092ce:	2300      	moveq	r3, #0
 80092d0:	b2db      	uxtb	r3, r3
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d001      	beq.n	80092da <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80092d6:	2301      	movs	r3, #1
 80092d8:	e07c      	b.n	80093d4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80092da:	683b      	ldr	r3, [r7, #0]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d104      	bne.n	80092ea <HAL_TIM_PWM_Start+0x82>
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	2202      	movs	r2, #2
 80092e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80092e8:	e013      	b.n	8009312 <HAL_TIM_PWM_Start+0xaa>
 80092ea:	683b      	ldr	r3, [r7, #0]
 80092ec:	2b04      	cmp	r3, #4
 80092ee:	d104      	bne.n	80092fa <HAL_TIM_PWM_Start+0x92>
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	2202      	movs	r2, #2
 80092f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80092f8:	e00b      	b.n	8009312 <HAL_TIM_PWM_Start+0xaa>
 80092fa:	683b      	ldr	r3, [r7, #0]
 80092fc:	2b08      	cmp	r3, #8
 80092fe:	d104      	bne.n	800930a <HAL_TIM_PWM_Start+0xa2>
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	2202      	movs	r2, #2
 8009304:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009308:	e003      	b.n	8009312 <HAL_TIM_PWM_Start+0xaa>
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	2202      	movs	r2, #2
 800930e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	2201      	movs	r2, #1
 8009318:	6839      	ldr	r1, [r7, #0]
 800931a:	4618      	mov	r0, r3
 800931c:	f000 fe20 	bl	8009f60 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	4a2d      	ldr	r2, [pc, #180]	@ (80093dc <HAL_TIM_PWM_Start+0x174>)
 8009326:	4293      	cmp	r3, r2
 8009328:	d004      	beq.n	8009334 <HAL_TIM_PWM_Start+0xcc>
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	4a2c      	ldr	r2, [pc, #176]	@ (80093e0 <HAL_TIM_PWM_Start+0x178>)
 8009330:	4293      	cmp	r3, r2
 8009332:	d101      	bne.n	8009338 <HAL_TIM_PWM_Start+0xd0>
 8009334:	2301      	movs	r3, #1
 8009336:	e000      	b.n	800933a <HAL_TIM_PWM_Start+0xd2>
 8009338:	2300      	movs	r3, #0
 800933a:	2b00      	cmp	r3, #0
 800933c:	d007      	beq.n	800934e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800934c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	4a22      	ldr	r2, [pc, #136]	@ (80093dc <HAL_TIM_PWM_Start+0x174>)
 8009354:	4293      	cmp	r3, r2
 8009356:	d022      	beq.n	800939e <HAL_TIM_PWM_Start+0x136>
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009360:	d01d      	beq.n	800939e <HAL_TIM_PWM_Start+0x136>
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	4a1f      	ldr	r2, [pc, #124]	@ (80093e4 <HAL_TIM_PWM_Start+0x17c>)
 8009368:	4293      	cmp	r3, r2
 800936a:	d018      	beq.n	800939e <HAL_TIM_PWM_Start+0x136>
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	4a1d      	ldr	r2, [pc, #116]	@ (80093e8 <HAL_TIM_PWM_Start+0x180>)
 8009372:	4293      	cmp	r3, r2
 8009374:	d013      	beq.n	800939e <HAL_TIM_PWM_Start+0x136>
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	4a1c      	ldr	r2, [pc, #112]	@ (80093ec <HAL_TIM_PWM_Start+0x184>)
 800937c:	4293      	cmp	r3, r2
 800937e:	d00e      	beq.n	800939e <HAL_TIM_PWM_Start+0x136>
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	4a16      	ldr	r2, [pc, #88]	@ (80093e0 <HAL_TIM_PWM_Start+0x178>)
 8009386:	4293      	cmp	r3, r2
 8009388:	d009      	beq.n	800939e <HAL_TIM_PWM_Start+0x136>
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	4a18      	ldr	r2, [pc, #96]	@ (80093f0 <HAL_TIM_PWM_Start+0x188>)
 8009390:	4293      	cmp	r3, r2
 8009392:	d004      	beq.n	800939e <HAL_TIM_PWM_Start+0x136>
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	4a16      	ldr	r2, [pc, #88]	@ (80093f4 <HAL_TIM_PWM_Start+0x18c>)
 800939a:	4293      	cmp	r3, r2
 800939c:	d111      	bne.n	80093c2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	689b      	ldr	r3, [r3, #8]
 80093a4:	f003 0307 	and.w	r3, r3, #7
 80093a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	2b06      	cmp	r3, #6
 80093ae:	d010      	beq.n	80093d2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	681a      	ldr	r2, [r3, #0]
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	f042 0201 	orr.w	r2, r2, #1
 80093be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80093c0:	e007      	b.n	80093d2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	681a      	ldr	r2, [r3, #0]
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	f042 0201 	orr.w	r2, r2, #1
 80093d0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80093d2:	2300      	movs	r3, #0
}
 80093d4:	4618      	mov	r0, r3
 80093d6:	3710      	adds	r7, #16
 80093d8:	46bd      	mov	sp, r7
 80093da:	bd80      	pop	{r7, pc}
 80093dc:	40010000 	.word	0x40010000
 80093e0:	40010400 	.word	0x40010400
 80093e4:	40000400 	.word	0x40000400
 80093e8:	40000800 	.word	0x40000800
 80093ec:	40000c00 	.word	0x40000c00
 80093f0:	40014000 	.word	0x40014000
 80093f4:	40001800 	.word	0x40001800

080093f8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b086      	sub	sp, #24
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
 8009400:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d101      	bne.n	800940c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8009408:	2301      	movs	r3, #1
 800940a:	e097      	b.n	800953c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009412:	b2db      	uxtb	r3, r3
 8009414:	2b00      	cmp	r3, #0
 8009416:	d106      	bne.n	8009426 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	2200      	movs	r2, #0
 800941c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8009420:	6878      	ldr	r0, [r7, #4]
 8009422:	f7fc ffe3 	bl	80063ec <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	2202      	movs	r2, #2
 800942a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	689b      	ldr	r3, [r3, #8]
 8009434:	687a      	ldr	r2, [r7, #4]
 8009436:	6812      	ldr	r2, [r2, #0]
 8009438:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800943c:	f023 0307 	bic.w	r3, r3, #7
 8009440:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681a      	ldr	r2, [r3, #0]
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	3304      	adds	r3, #4
 800944a:	4619      	mov	r1, r3
 800944c:	4610      	mov	r0, r2
 800944e:	f000 fa91 	bl	8009974 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	689b      	ldr	r3, [r3, #8]
 8009458:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	699b      	ldr	r3, [r3, #24]
 8009460:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	6a1b      	ldr	r3, [r3, #32]
 8009468:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800946a:	683b      	ldr	r3, [r7, #0]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	697a      	ldr	r2, [r7, #20]
 8009470:	4313      	orrs	r3, r2
 8009472:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009474:	693b      	ldr	r3, [r7, #16]
 8009476:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800947a:	f023 0303 	bic.w	r3, r3, #3
 800947e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009480:	683b      	ldr	r3, [r7, #0]
 8009482:	689a      	ldr	r2, [r3, #8]
 8009484:	683b      	ldr	r3, [r7, #0]
 8009486:	699b      	ldr	r3, [r3, #24]
 8009488:	021b      	lsls	r3, r3, #8
 800948a:	4313      	orrs	r3, r2
 800948c:	693a      	ldr	r2, [r7, #16]
 800948e:	4313      	orrs	r3, r2
 8009490:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8009492:	693b      	ldr	r3, [r7, #16]
 8009494:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8009498:	f023 030c 	bic.w	r3, r3, #12
 800949c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800949e:	693b      	ldr	r3, [r7, #16]
 80094a0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80094a4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80094a8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80094aa:	683b      	ldr	r3, [r7, #0]
 80094ac:	68da      	ldr	r2, [r3, #12]
 80094ae:	683b      	ldr	r3, [r7, #0]
 80094b0:	69db      	ldr	r3, [r3, #28]
 80094b2:	021b      	lsls	r3, r3, #8
 80094b4:	4313      	orrs	r3, r2
 80094b6:	693a      	ldr	r2, [r7, #16]
 80094b8:	4313      	orrs	r3, r2
 80094ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	691b      	ldr	r3, [r3, #16]
 80094c0:	011a      	lsls	r2, r3, #4
 80094c2:	683b      	ldr	r3, [r7, #0]
 80094c4:	6a1b      	ldr	r3, [r3, #32]
 80094c6:	031b      	lsls	r3, r3, #12
 80094c8:	4313      	orrs	r3, r2
 80094ca:	693a      	ldr	r2, [r7, #16]
 80094cc:	4313      	orrs	r3, r2
 80094ce:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80094d6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80094de:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80094e0:	683b      	ldr	r3, [r7, #0]
 80094e2:	685a      	ldr	r2, [r3, #4]
 80094e4:	683b      	ldr	r3, [r7, #0]
 80094e6:	695b      	ldr	r3, [r3, #20]
 80094e8:	011b      	lsls	r3, r3, #4
 80094ea:	4313      	orrs	r3, r2
 80094ec:	68fa      	ldr	r2, [r7, #12]
 80094ee:	4313      	orrs	r3, r2
 80094f0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	697a      	ldr	r2, [r7, #20]
 80094f8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	693a      	ldr	r2, [r7, #16]
 8009500:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	68fa      	ldr	r2, [r7, #12]
 8009508:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	2201      	movs	r2, #1
 800950e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	2201      	movs	r2, #1
 8009516:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2201      	movs	r2, #1
 800951e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	2201      	movs	r2, #1
 8009526:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	2201      	movs	r2, #1
 800952e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2201      	movs	r2, #1
 8009536:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800953a:	2300      	movs	r3, #0
}
 800953c:	4618      	mov	r0, r3
 800953e:	3718      	adds	r7, #24
 8009540:	46bd      	mov	sp, r7
 8009542:	bd80      	pop	{r7, pc}

08009544 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009544:	b580      	push	{r7, lr}
 8009546:	b084      	sub	sp, #16
 8009548:	af00      	add	r7, sp, #0
 800954a:	6078      	str	r0, [r7, #4]
 800954c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009554:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800955c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009564:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800956c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800956e:	683b      	ldr	r3, [r7, #0]
 8009570:	2b00      	cmp	r3, #0
 8009572:	d110      	bne.n	8009596 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009574:	7bfb      	ldrb	r3, [r7, #15]
 8009576:	2b01      	cmp	r3, #1
 8009578:	d102      	bne.n	8009580 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800957a:	7b7b      	ldrb	r3, [r7, #13]
 800957c:	2b01      	cmp	r3, #1
 800957e:	d001      	beq.n	8009584 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8009580:	2301      	movs	r3, #1
 8009582:	e069      	b.n	8009658 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2202      	movs	r2, #2
 8009588:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2202      	movs	r2, #2
 8009590:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009594:	e031      	b.n	80095fa <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8009596:	683b      	ldr	r3, [r7, #0]
 8009598:	2b04      	cmp	r3, #4
 800959a:	d110      	bne.n	80095be <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800959c:	7bbb      	ldrb	r3, [r7, #14]
 800959e:	2b01      	cmp	r3, #1
 80095a0:	d102      	bne.n	80095a8 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80095a2:	7b3b      	ldrb	r3, [r7, #12]
 80095a4:	2b01      	cmp	r3, #1
 80095a6:	d001      	beq.n	80095ac <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80095a8:	2301      	movs	r3, #1
 80095aa:	e055      	b.n	8009658 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	2202      	movs	r2, #2
 80095b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	2202      	movs	r2, #2
 80095b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80095bc:	e01d      	b.n	80095fa <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80095be:	7bfb      	ldrb	r3, [r7, #15]
 80095c0:	2b01      	cmp	r3, #1
 80095c2:	d108      	bne.n	80095d6 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80095c4:	7bbb      	ldrb	r3, [r7, #14]
 80095c6:	2b01      	cmp	r3, #1
 80095c8:	d105      	bne.n	80095d6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80095ca:	7b7b      	ldrb	r3, [r7, #13]
 80095cc:	2b01      	cmp	r3, #1
 80095ce:	d102      	bne.n	80095d6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80095d0:	7b3b      	ldrb	r3, [r7, #12]
 80095d2:	2b01      	cmp	r3, #1
 80095d4:	d001      	beq.n	80095da <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80095d6:	2301      	movs	r3, #1
 80095d8:	e03e      	b.n	8009658 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	2202      	movs	r2, #2
 80095de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	2202      	movs	r2, #2
 80095e6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	2202      	movs	r2, #2
 80095ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	2202      	movs	r2, #2
 80095f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80095fa:	683b      	ldr	r3, [r7, #0]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d003      	beq.n	8009608 <HAL_TIM_Encoder_Start+0xc4>
 8009600:	683b      	ldr	r3, [r7, #0]
 8009602:	2b04      	cmp	r3, #4
 8009604:	d008      	beq.n	8009618 <HAL_TIM_Encoder_Start+0xd4>
 8009606:	e00f      	b.n	8009628 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	2201      	movs	r2, #1
 800960e:	2100      	movs	r1, #0
 8009610:	4618      	mov	r0, r3
 8009612:	f000 fca5 	bl	8009f60 <TIM_CCxChannelCmd>
      break;
 8009616:	e016      	b.n	8009646 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	2201      	movs	r2, #1
 800961e:	2104      	movs	r1, #4
 8009620:	4618      	mov	r0, r3
 8009622:	f000 fc9d 	bl	8009f60 <TIM_CCxChannelCmd>
      break;
 8009626:	e00e      	b.n	8009646 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	2201      	movs	r2, #1
 800962e:	2100      	movs	r1, #0
 8009630:	4618      	mov	r0, r3
 8009632:	f000 fc95 	bl	8009f60 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	2201      	movs	r2, #1
 800963c:	2104      	movs	r1, #4
 800963e:	4618      	mov	r0, r3
 8009640:	f000 fc8e 	bl	8009f60 <TIM_CCxChannelCmd>
      break;
 8009644:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	681a      	ldr	r2, [r3, #0]
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	f042 0201 	orr.w	r2, r2, #1
 8009654:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009656:	2300      	movs	r3, #0
}
 8009658:	4618      	mov	r0, r3
 800965a:	3710      	adds	r7, #16
 800965c:	46bd      	mov	sp, r7
 800965e:	bd80      	pop	{r7, pc}

08009660 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009660:	b580      	push	{r7, lr}
 8009662:	b086      	sub	sp, #24
 8009664:	af00      	add	r7, sp, #0
 8009666:	60f8      	str	r0, [r7, #12]
 8009668:	60b9      	str	r1, [r7, #8]
 800966a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800966c:	2300      	movs	r3, #0
 800966e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009676:	2b01      	cmp	r3, #1
 8009678:	d101      	bne.n	800967e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800967a:	2302      	movs	r3, #2
 800967c:	e0ae      	b.n	80097dc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	2201      	movs	r2, #1
 8009682:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	2b0c      	cmp	r3, #12
 800968a:	f200 809f 	bhi.w	80097cc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800968e:	a201      	add	r2, pc, #4	@ (adr r2, 8009694 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009694:	080096c9 	.word	0x080096c9
 8009698:	080097cd 	.word	0x080097cd
 800969c:	080097cd 	.word	0x080097cd
 80096a0:	080097cd 	.word	0x080097cd
 80096a4:	08009709 	.word	0x08009709
 80096a8:	080097cd 	.word	0x080097cd
 80096ac:	080097cd 	.word	0x080097cd
 80096b0:	080097cd 	.word	0x080097cd
 80096b4:	0800974b 	.word	0x0800974b
 80096b8:	080097cd 	.word	0x080097cd
 80096bc:	080097cd 	.word	0x080097cd
 80096c0:	080097cd 	.word	0x080097cd
 80096c4:	0800978b 	.word	0x0800978b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	68b9      	ldr	r1, [r7, #8]
 80096ce:	4618      	mov	r0, r3
 80096d0:	f000 f9fc 	bl	8009acc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	699a      	ldr	r2, [r3, #24]
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	f042 0208 	orr.w	r2, r2, #8
 80096e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	699a      	ldr	r2, [r3, #24]
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	f022 0204 	bic.w	r2, r2, #4
 80096f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	6999      	ldr	r1, [r3, #24]
 80096fa:	68bb      	ldr	r3, [r7, #8]
 80096fc:	691a      	ldr	r2, [r3, #16]
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	430a      	orrs	r2, r1
 8009704:	619a      	str	r2, [r3, #24]
      break;
 8009706:	e064      	b.n	80097d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	68b9      	ldr	r1, [r7, #8]
 800970e:	4618      	mov	r0, r3
 8009710:	f000 fa4c 	bl	8009bac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	699a      	ldr	r2, [r3, #24]
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009722:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	699a      	ldr	r2, [r3, #24]
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009732:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	6999      	ldr	r1, [r3, #24]
 800973a:	68bb      	ldr	r3, [r7, #8]
 800973c:	691b      	ldr	r3, [r3, #16]
 800973e:	021a      	lsls	r2, r3, #8
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	430a      	orrs	r2, r1
 8009746:	619a      	str	r2, [r3, #24]
      break;
 8009748:	e043      	b.n	80097d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	68b9      	ldr	r1, [r7, #8]
 8009750:	4618      	mov	r0, r3
 8009752:	f000 faa1 	bl	8009c98 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	69da      	ldr	r2, [r3, #28]
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	f042 0208 	orr.w	r2, r2, #8
 8009764:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	69da      	ldr	r2, [r3, #28]
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	f022 0204 	bic.w	r2, r2, #4
 8009774:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	69d9      	ldr	r1, [r3, #28]
 800977c:	68bb      	ldr	r3, [r7, #8]
 800977e:	691a      	ldr	r2, [r3, #16]
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	430a      	orrs	r2, r1
 8009786:	61da      	str	r2, [r3, #28]
      break;
 8009788:	e023      	b.n	80097d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	68b9      	ldr	r1, [r7, #8]
 8009790:	4618      	mov	r0, r3
 8009792:	f000 faf5 	bl	8009d80 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	69da      	ldr	r2, [r3, #28]
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80097a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	69da      	ldr	r2, [r3, #28]
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80097b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	69d9      	ldr	r1, [r3, #28]
 80097bc:	68bb      	ldr	r3, [r7, #8]
 80097be:	691b      	ldr	r3, [r3, #16]
 80097c0:	021a      	lsls	r2, r3, #8
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	430a      	orrs	r2, r1
 80097c8:	61da      	str	r2, [r3, #28]
      break;
 80097ca:	e002      	b.n	80097d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80097cc:	2301      	movs	r3, #1
 80097ce:	75fb      	strb	r3, [r7, #23]
      break;
 80097d0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	2200      	movs	r2, #0
 80097d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80097da:	7dfb      	ldrb	r3, [r7, #23]
}
 80097dc:	4618      	mov	r0, r3
 80097de:	3718      	adds	r7, #24
 80097e0:	46bd      	mov	sp, r7
 80097e2:	bd80      	pop	{r7, pc}

080097e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80097e4:	b580      	push	{r7, lr}
 80097e6:	b084      	sub	sp, #16
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	6078      	str	r0, [r7, #4]
 80097ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80097ee:	2300      	movs	r3, #0
 80097f0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80097f8:	2b01      	cmp	r3, #1
 80097fa:	d101      	bne.n	8009800 <HAL_TIM_ConfigClockSource+0x1c>
 80097fc:	2302      	movs	r3, #2
 80097fe:	e0b4      	b.n	800996a <HAL_TIM_ConfigClockSource+0x186>
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	2201      	movs	r2, #1
 8009804:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	2202      	movs	r2, #2
 800980c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	689b      	ldr	r3, [r3, #8]
 8009816:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009818:	68bb      	ldr	r3, [r7, #8]
 800981a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800981e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009820:	68bb      	ldr	r3, [r7, #8]
 8009822:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009826:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	68ba      	ldr	r2, [r7, #8]
 800982e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009830:	683b      	ldr	r3, [r7, #0]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009838:	d03e      	beq.n	80098b8 <HAL_TIM_ConfigClockSource+0xd4>
 800983a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800983e:	f200 8087 	bhi.w	8009950 <HAL_TIM_ConfigClockSource+0x16c>
 8009842:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009846:	f000 8086 	beq.w	8009956 <HAL_TIM_ConfigClockSource+0x172>
 800984a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800984e:	d87f      	bhi.n	8009950 <HAL_TIM_ConfigClockSource+0x16c>
 8009850:	2b70      	cmp	r3, #112	@ 0x70
 8009852:	d01a      	beq.n	800988a <HAL_TIM_ConfigClockSource+0xa6>
 8009854:	2b70      	cmp	r3, #112	@ 0x70
 8009856:	d87b      	bhi.n	8009950 <HAL_TIM_ConfigClockSource+0x16c>
 8009858:	2b60      	cmp	r3, #96	@ 0x60
 800985a:	d050      	beq.n	80098fe <HAL_TIM_ConfigClockSource+0x11a>
 800985c:	2b60      	cmp	r3, #96	@ 0x60
 800985e:	d877      	bhi.n	8009950 <HAL_TIM_ConfigClockSource+0x16c>
 8009860:	2b50      	cmp	r3, #80	@ 0x50
 8009862:	d03c      	beq.n	80098de <HAL_TIM_ConfigClockSource+0xfa>
 8009864:	2b50      	cmp	r3, #80	@ 0x50
 8009866:	d873      	bhi.n	8009950 <HAL_TIM_ConfigClockSource+0x16c>
 8009868:	2b40      	cmp	r3, #64	@ 0x40
 800986a:	d058      	beq.n	800991e <HAL_TIM_ConfigClockSource+0x13a>
 800986c:	2b40      	cmp	r3, #64	@ 0x40
 800986e:	d86f      	bhi.n	8009950 <HAL_TIM_ConfigClockSource+0x16c>
 8009870:	2b30      	cmp	r3, #48	@ 0x30
 8009872:	d064      	beq.n	800993e <HAL_TIM_ConfigClockSource+0x15a>
 8009874:	2b30      	cmp	r3, #48	@ 0x30
 8009876:	d86b      	bhi.n	8009950 <HAL_TIM_ConfigClockSource+0x16c>
 8009878:	2b20      	cmp	r3, #32
 800987a:	d060      	beq.n	800993e <HAL_TIM_ConfigClockSource+0x15a>
 800987c:	2b20      	cmp	r3, #32
 800987e:	d867      	bhi.n	8009950 <HAL_TIM_ConfigClockSource+0x16c>
 8009880:	2b00      	cmp	r3, #0
 8009882:	d05c      	beq.n	800993e <HAL_TIM_ConfigClockSource+0x15a>
 8009884:	2b10      	cmp	r3, #16
 8009886:	d05a      	beq.n	800993e <HAL_TIM_ConfigClockSource+0x15a>
 8009888:	e062      	b.n	8009950 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800988e:	683b      	ldr	r3, [r7, #0]
 8009890:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009892:	683b      	ldr	r3, [r7, #0]
 8009894:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009896:	683b      	ldr	r3, [r7, #0]
 8009898:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800989a:	f000 fb41 	bl	8009f20 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	689b      	ldr	r3, [r3, #8]
 80098a4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80098a6:	68bb      	ldr	r3, [r7, #8]
 80098a8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80098ac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	68ba      	ldr	r2, [r7, #8]
 80098b4:	609a      	str	r2, [r3, #8]
      break;
 80098b6:	e04f      	b.n	8009958 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80098bc:	683b      	ldr	r3, [r7, #0]
 80098be:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80098c0:	683b      	ldr	r3, [r7, #0]
 80098c2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80098c4:	683b      	ldr	r3, [r7, #0]
 80098c6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80098c8:	f000 fb2a 	bl	8009f20 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	689a      	ldr	r2, [r3, #8]
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80098da:	609a      	str	r2, [r3, #8]
      break;
 80098dc:	e03c      	b.n	8009958 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80098e2:	683b      	ldr	r3, [r7, #0]
 80098e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80098e6:	683b      	ldr	r3, [r7, #0]
 80098e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80098ea:	461a      	mov	r2, r3
 80098ec:	f000 fa9e 	bl	8009e2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	2150      	movs	r1, #80	@ 0x50
 80098f6:	4618      	mov	r0, r3
 80098f8:	f000 faf7 	bl	8009eea <TIM_ITRx_SetConfig>
      break;
 80098fc:	e02c      	b.n	8009958 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009902:	683b      	ldr	r3, [r7, #0]
 8009904:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009906:	683b      	ldr	r3, [r7, #0]
 8009908:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800990a:	461a      	mov	r2, r3
 800990c:	f000 fabd 	bl	8009e8a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	2160      	movs	r1, #96	@ 0x60
 8009916:	4618      	mov	r0, r3
 8009918:	f000 fae7 	bl	8009eea <TIM_ITRx_SetConfig>
      break;
 800991c:	e01c      	b.n	8009958 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009922:	683b      	ldr	r3, [r7, #0]
 8009924:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009926:	683b      	ldr	r3, [r7, #0]
 8009928:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800992a:	461a      	mov	r2, r3
 800992c:	f000 fa7e 	bl	8009e2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	2140      	movs	r1, #64	@ 0x40
 8009936:	4618      	mov	r0, r3
 8009938:	f000 fad7 	bl	8009eea <TIM_ITRx_SetConfig>
      break;
 800993c:	e00c      	b.n	8009958 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681a      	ldr	r2, [r3, #0]
 8009942:	683b      	ldr	r3, [r7, #0]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	4619      	mov	r1, r3
 8009948:	4610      	mov	r0, r2
 800994a:	f000 face 	bl	8009eea <TIM_ITRx_SetConfig>
      break;
 800994e:	e003      	b.n	8009958 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009950:	2301      	movs	r3, #1
 8009952:	73fb      	strb	r3, [r7, #15]
      break;
 8009954:	e000      	b.n	8009958 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009956:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	2201      	movs	r2, #1
 800995c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	2200      	movs	r2, #0
 8009964:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009968:	7bfb      	ldrb	r3, [r7, #15]
}
 800996a:	4618      	mov	r0, r3
 800996c:	3710      	adds	r7, #16
 800996e:	46bd      	mov	sp, r7
 8009970:	bd80      	pop	{r7, pc}
	...

08009974 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009974:	b480      	push	{r7}
 8009976:	b085      	sub	sp, #20
 8009978:	af00      	add	r7, sp, #0
 800997a:	6078      	str	r0, [r7, #4]
 800997c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	4a46      	ldr	r2, [pc, #280]	@ (8009aa0 <TIM_Base_SetConfig+0x12c>)
 8009988:	4293      	cmp	r3, r2
 800998a:	d013      	beq.n	80099b4 <TIM_Base_SetConfig+0x40>
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009992:	d00f      	beq.n	80099b4 <TIM_Base_SetConfig+0x40>
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	4a43      	ldr	r2, [pc, #268]	@ (8009aa4 <TIM_Base_SetConfig+0x130>)
 8009998:	4293      	cmp	r3, r2
 800999a:	d00b      	beq.n	80099b4 <TIM_Base_SetConfig+0x40>
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	4a42      	ldr	r2, [pc, #264]	@ (8009aa8 <TIM_Base_SetConfig+0x134>)
 80099a0:	4293      	cmp	r3, r2
 80099a2:	d007      	beq.n	80099b4 <TIM_Base_SetConfig+0x40>
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	4a41      	ldr	r2, [pc, #260]	@ (8009aac <TIM_Base_SetConfig+0x138>)
 80099a8:	4293      	cmp	r3, r2
 80099aa:	d003      	beq.n	80099b4 <TIM_Base_SetConfig+0x40>
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	4a40      	ldr	r2, [pc, #256]	@ (8009ab0 <TIM_Base_SetConfig+0x13c>)
 80099b0:	4293      	cmp	r3, r2
 80099b2:	d108      	bne.n	80099c6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80099ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80099bc:	683b      	ldr	r3, [r7, #0]
 80099be:	685b      	ldr	r3, [r3, #4]
 80099c0:	68fa      	ldr	r2, [r7, #12]
 80099c2:	4313      	orrs	r3, r2
 80099c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	4a35      	ldr	r2, [pc, #212]	@ (8009aa0 <TIM_Base_SetConfig+0x12c>)
 80099ca:	4293      	cmp	r3, r2
 80099cc:	d02b      	beq.n	8009a26 <TIM_Base_SetConfig+0xb2>
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80099d4:	d027      	beq.n	8009a26 <TIM_Base_SetConfig+0xb2>
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	4a32      	ldr	r2, [pc, #200]	@ (8009aa4 <TIM_Base_SetConfig+0x130>)
 80099da:	4293      	cmp	r3, r2
 80099dc:	d023      	beq.n	8009a26 <TIM_Base_SetConfig+0xb2>
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	4a31      	ldr	r2, [pc, #196]	@ (8009aa8 <TIM_Base_SetConfig+0x134>)
 80099e2:	4293      	cmp	r3, r2
 80099e4:	d01f      	beq.n	8009a26 <TIM_Base_SetConfig+0xb2>
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	4a30      	ldr	r2, [pc, #192]	@ (8009aac <TIM_Base_SetConfig+0x138>)
 80099ea:	4293      	cmp	r3, r2
 80099ec:	d01b      	beq.n	8009a26 <TIM_Base_SetConfig+0xb2>
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	4a2f      	ldr	r2, [pc, #188]	@ (8009ab0 <TIM_Base_SetConfig+0x13c>)
 80099f2:	4293      	cmp	r3, r2
 80099f4:	d017      	beq.n	8009a26 <TIM_Base_SetConfig+0xb2>
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	4a2e      	ldr	r2, [pc, #184]	@ (8009ab4 <TIM_Base_SetConfig+0x140>)
 80099fa:	4293      	cmp	r3, r2
 80099fc:	d013      	beq.n	8009a26 <TIM_Base_SetConfig+0xb2>
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	4a2d      	ldr	r2, [pc, #180]	@ (8009ab8 <TIM_Base_SetConfig+0x144>)
 8009a02:	4293      	cmp	r3, r2
 8009a04:	d00f      	beq.n	8009a26 <TIM_Base_SetConfig+0xb2>
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	4a2c      	ldr	r2, [pc, #176]	@ (8009abc <TIM_Base_SetConfig+0x148>)
 8009a0a:	4293      	cmp	r3, r2
 8009a0c:	d00b      	beq.n	8009a26 <TIM_Base_SetConfig+0xb2>
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	4a2b      	ldr	r2, [pc, #172]	@ (8009ac0 <TIM_Base_SetConfig+0x14c>)
 8009a12:	4293      	cmp	r3, r2
 8009a14:	d007      	beq.n	8009a26 <TIM_Base_SetConfig+0xb2>
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	4a2a      	ldr	r2, [pc, #168]	@ (8009ac4 <TIM_Base_SetConfig+0x150>)
 8009a1a:	4293      	cmp	r3, r2
 8009a1c:	d003      	beq.n	8009a26 <TIM_Base_SetConfig+0xb2>
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	4a29      	ldr	r2, [pc, #164]	@ (8009ac8 <TIM_Base_SetConfig+0x154>)
 8009a22:	4293      	cmp	r3, r2
 8009a24:	d108      	bne.n	8009a38 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009a2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009a2e:	683b      	ldr	r3, [r7, #0]
 8009a30:	68db      	ldr	r3, [r3, #12]
 8009a32:	68fa      	ldr	r2, [r7, #12]
 8009a34:	4313      	orrs	r3, r2
 8009a36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009a3e:	683b      	ldr	r3, [r7, #0]
 8009a40:	695b      	ldr	r3, [r3, #20]
 8009a42:	4313      	orrs	r3, r2
 8009a44:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	68fa      	ldr	r2, [r7, #12]
 8009a4a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009a4c:	683b      	ldr	r3, [r7, #0]
 8009a4e:	689a      	ldr	r2, [r3, #8]
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009a54:	683b      	ldr	r3, [r7, #0]
 8009a56:	681a      	ldr	r2, [r3, #0]
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	4a10      	ldr	r2, [pc, #64]	@ (8009aa0 <TIM_Base_SetConfig+0x12c>)
 8009a60:	4293      	cmp	r3, r2
 8009a62:	d003      	beq.n	8009a6c <TIM_Base_SetConfig+0xf8>
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	4a12      	ldr	r2, [pc, #72]	@ (8009ab0 <TIM_Base_SetConfig+0x13c>)
 8009a68:	4293      	cmp	r3, r2
 8009a6a:	d103      	bne.n	8009a74 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009a6c:	683b      	ldr	r3, [r7, #0]
 8009a6e:	691a      	ldr	r2, [r3, #16]
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	2201      	movs	r2, #1
 8009a78:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	691b      	ldr	r3, [r3, #16]
 8009a7e:	f003 0301 	and.w	r3, r3, #1
 8009a82:	2b01      	cmp	r3, #1
 8009a84:	d105      	bne.n	8009a92 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	691b      	ldr	r3, [r3, #16]
 8009a8a:	f023 0201 	bic.w	r2, r3, #1
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	611a      	str	r2, [r3, #16]
  }
}
 8009a92:	bf00      	nop
 8009a94:	3714      	adds	r7, #20
 8009a96:	46bd      	mov	sp, r7
 8009a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a9c:	4770      	bx	lr
 8009a9e:	bf00      	nop
 8009aa0:	40010000 	.word	0x40010000
 8009aa4:	40000400 	.word	0x40000400
 8009aa8:	40000800 	.word	0x40000800
 8009aac:	40000c00 	.word	0x40000c00
 8009ab0:	40010400 	.word	0x40010400
 8009ab4:	40014000 	.word	0x40014000
 8009ab8:	40014400 	.word	0x40014400
 8009abc:	40014800 	.word	0x40014800
 8009ac0:	40001800 	.word	0x40001800
 8009ac4:	40001c00 	.word	0x40001c00
 8009ac8:	40002000 	.word	0x40002000

08009acc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009acc:	b480      	push	{r7}
 8009ace:	b087      	sub	sp, #28
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	6078      	str	r0, [r7, #4]
 8009ad4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	6a1b      	ldr	r3, [r3, #32]
 8009ada:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	6a1b      	ldr	r3, [r3, #32]
 8009ae0:	f023 0201 	bic.w	r2, r3, #1
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	685b      	ldr	r3, [r3, #4]
 8009aec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	699b      	ldr	r3, [r3, #24]
 8009af2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009afa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	f023 0303 	bic.w	r3, r3, #3
 8009b02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009b04:	683b      	ldr	r3, [r7, #0]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	68fa      	ldr	r2, [r7, #12]
 8009b0a:	4313      	orrs	r3, r2
 8009b0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009b0e:	697b      	ldr	r3, [r7, #20]
 8009b10:	f023 0302 	bic.w	r3, r3, #2
 8009b14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009b16:	683b      	ldr	r3, [r7, #0]
 8009b18:	689b      	ldr	r3, [r3, #8]
 8009b1a:	697a      	ldr	r2, [r7, #20]
 8009b1c:	4313      	orrs	r3, r2
 8009b1e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	4a20      	ldr	r2, [pc, #128]	@ (8009ba4 <TIM_OC1_SetConfig+0xd8>)
 8009b24:	4293      	cmp	r3, r2
 8009b26:	d003      	beq.n	8009b30 <TIM_OC1_SetConfig+0x64>
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	4a1f      	ldr	r2, [pc, #124]	@ (8009ba8 <TIM_OC1_SetConfig+0xdc>)
 8009b2c:	4293      	cmp	r3, r2
 8009b2e:	d10c      	bne.n	8009b4a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009b30:	697b      	ldr	r3, [r7, #20]
 8009b32:	f023 0308 	bic.w	r3, r3, #8
 8009b36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009b38:	683b      	ldr	r3, [r7, #0]
 8009b3a:	68db      	ldr	r3, [r3, #12]
 8009b3c:	697a      	ldr	r2, [r7, #20]
 8009b3e:	4313      	orrs	r3, r2
 8009b40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009b42:	697b      	ldr	r3, [r7, #20]
 8009b44:	f023 0304 	bic.w	r3, r3, #4
 8009b48:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	4a15      	ldr	r2, [pc, #84]	@ (8009ba4 <TIM_OC1_SetConfig+0xd8>)
 8009b4e:	4293      	cmp	r3, r2
 8009b50:	d003      	beq.n	8009b5a <TIM_OC1_SetConfig+0x8e>
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	4a14      	ldr	r2, [pc, #80]	@ (8009ba8 <TIM_OC1_SetConfig+0xdc>)
 8009b56:	4293      	cmp	r3, r2
 8009b58:	d111      	bne.n	8009b7e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009b5a:	693b      	ldr	r3, [r7, #16]
 8009b5c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009b60:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009b62:	693b      	ldr	r3, [r7, #16]
 8009b64:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009b68:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009b6a:	683b      	ldr	r3, [r7, #0]
 8009b6c:	695b      	ldr	r3, [r3, #20]
 8009b6e:	693a      	ldr	r2, [r7, #16]
 8009b70:	4313      	orrs	r3, r2
 8009b72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009b74:	683b      	ldr	r3, [r7, #0]
 8009b76:	699b      	ldr	r3, [r3, #24]
 8009b78:	693a      	ldr	r2, [r7, #16]
 8009b7a:	4313      	orrs	r3, r2
 8009b7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	693a      	ldr	r2, [r7, #16]
 8009b82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	68fa      	ldr	r2, [r7, #12]
 8009b88:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009b8a:	683b      	ldr	r3, [r7, #0]
 8009b8c:	685a      	ldr	r2, [r3, #4]
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	697a      	ldr	r2, [r7, #20]
 8009b96:	621a      	str	r2, [r3, #32]
}
 8009b98:	bf00      	nop
 8009b9a:	371c      	adds	r7, #28
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba2:	4770      	bx	lr
 8009ba4:	40010000 	.word	0x40010000
 8009ba8:	40010400 	.word	0x40010400

08009bac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009bac:	b480      	push	{r7}
 8009bae:	b087      	sub	sp, #28
 8009bb0:	af00      	add	r7, sp, #0
 8009bb2:	6078      	str	r0, [r7, #4]
 8009bb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	6a1b      	ldr	r3, [r3, #32]
 8009bba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	6a1b      	ldr	r3, [r3, #32]
 8009bc0:	f023 0210 	bic.w	r2, r3, #16
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	685b      	ldr	r3, [r3, #4]
 8009bcc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	699b      	ldr	r3, [r3, #24]
 8009bd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009bda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009be2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009be4:	683b      	ldr	r3, [r7, #0]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	021b      	lsls	r3, r3, #8
 8009bea:	68fa      	ldr	r2, [r7, #12]
 8009bec:	4313      	orrs	r3, r2
 8009bee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009bf0:	697b      	ldr	r3, [r7, #20]
 8009bf2:	f023 0320 	bic.w	r3, r3, #32
 8009bf6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009bf8:	683b      	ldr	r3, [r7, #0]
 8009bfa:	689b      	ldr	r3, [r3, #8]
 8009bfc:	011b      	lsls	r3, r3, #4
 8009bfe:	697a      	ldr	r2, [r7, #20]
 8009c00:	4313      	orrs	r3, r2
 8009c02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	4a22      	ldr	r2, [pc, #136]	@ (8009c90 <TIM_OC2_SetConfig+0xe4>)
 8009c08:	4293      	cmp	r3, r2
 8009c0a:	d003      	beq.n	8009c14 <TIM_OC2_SetConfig+0x68>
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	4a21      	ldr	r2, [pc, #132]	@ (8009c94 <TIM_OC2_SetConfig+0xe8>)
 8009c10:	4293      	cmp	r3, r2
 8009c12:	d10d      	bne.n	8009c30 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009c14:	697b      	ldr	r3, [r7, #20]
 8009c16:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009c1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009c1c:	683b      	ldr	r3, [r7, #0]
 8009c1e:	68db      	ldr	r3, [r3, #12]
 8009c20:	011b      	lsls	r3, r3, #4
 8009c22:	697a      	ldr	r2, [r7, #20]
 8009c24:	4313      	orrs	r3, r2
 8009c26:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009c28:	697b      	ldr	r3, [r7, #20]
 8009c2a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009c2e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	4a17      	ldr	r2, [pc, #92]	@ (8009c90 <TIM_OC2_SetConfig+0xe4>)
 8009c34:	4293      	cmp	r3, r2
 8009c36:	d003      	beq.n	8009c40 <TIM_OC2_SetConfig+0x94>
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	4a16      	ldr	r2, [pc, #88]	@ (8009c94 <TIM_OC2_SetConfig+0xe8>)
 8009c3c:	4293      	cmp	r3, r2
 8009c3e:	d113      	bne.n	8009c68 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009c40:	693b      	ldr	r3, [r7, #16]
 8009c42:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009c46:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009c48:	693b      	ldr	r3, [r7, #16]
 8009c4a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009c4e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009c50:	683b      	ldr	r3, [r7, #0]
 8009c52:	695b      	ldr	r3, [r3, #20]
 8009c54:	009b      	lsls	r3, r3, #2
 8009c56:	693a      	ldr	r2, [r7, #16]
 8009c58:	4313      	orrs	r3, r2
 8009c5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009c5c:	683b      	ldr	r3, [r7, #0]
 8009c5e:	699b      	ldr	r3, [r3, #24]
 8009c60:	009b      	lsls	r3, r3, #2
 8009c62:	693a      	ldr	r2, [r7, #16]
 8009c64:	4313      	orrs	r3, r2
 8009c66:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	693a      	ldr	r2, [r7, #16]
 8009c6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	68fa      	ldr	r2, [r7, #12]
 8009c72:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009c74:	683b      	ldr	r3, [r7, #0]
 8009c76:	685a      	ldr	r2, [r3, #4]
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	697a      	ldr	r2, [r7, #20]
 8009c80:	621a      	str	r2, [r3, #32]
}
 8009c82:	bf00      	nop
 8009c84:	371c      	adds	r7, #28
 8009c86:	46bd      	mov	sp, r7
 8009c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c8c:	4770      	bx	lr
 8009c8e:	bf00      	nop
 8009c90:	40010000 	.word	0x40010000
 8009c94:	40010400 	.word	0x40010400

08009c98 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009c98:	b480      	push	{r7}
 8009c9a:	b087      	sub	sp, #28
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	6078      	str	r0, [r7, #4]
 8009ca0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	6a1b      	ldr	r3, [r3, #32]
 8009ca6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	6a1b      	ldr	r3, [r3, #32]
 8009cac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	685b      	ldr	r3, [r3, #4]
 8009cb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	69db      	ldr	r3, [r3, #28]
 8009cbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009cc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	f023 0303 	bic.w	r3, r3, #3
 8009cce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009cd0:	683b      	ldr	r3, [r7, #0]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	68fa      	ldr	r2, [r7, #12]
 8009cd6:	4313      	orrs	r3, r2
 8009cd8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009cda:	697b      	ldr	r3, [r7, #20]
 8009cdc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009ce0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009ce2:	683b      	ldr	r3, [r7, #0]
 8009ce4:	689b      	ldr	r3, [r3, #8]
 8009ce6:	021b      	lsls	r3, r3, #8
 8009ce8:	697a      	ldr	r2, [r7, #20]
 8009cea:	4313      	orrs	r3, r2
 8009cec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	4a21      	ldr	r2, [pc, #132]	@ (8009d78 <TIM_OC3_SetConfig+0xe0>)
 8009cf2:	4293      	cmp	r3, r2
 8009cf4:	d003      	beq.n	8009cfe <TIM_OC3_SetConfig+0x66>
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	4a20      	ldr	r2, [pc, #128]	@ (8009d7c <TIM_OC3_SetConfig+0xe4>)
 8009cfa:	4293      	cmp	r3, r2
 8009cfc:	d10d      	bne.n	8009d1a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009cfe:	697b      	ldr	r3, [r7, #20]
 8009d00:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009d04:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009d06:	683b      	ldr	r3, [r7, #0]
 8009d08:	68db      	ldr	r3, [r3, #12]
 8009d0a:	021b      	lsls	r3, r3, #8
 8009d0c:	697a      	ldr	r2, [r7, #20]
 8009d0e:	4313      	orrs	r3, r2
 8009d10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009d12:	697b      	ldr	r3, [r7, #20]
 8009d14:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009d18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	4a16      	ldr	r2, [pc, #88]	@ (8009d78 <TIM_OC3_SetConfig+0xe0>)
 8009d1e:	4293      	cmp	r3, r2
 8009d20:	d003      	beq.n	8009d2a <TIM_OC3_SetConfig+0x92>
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	4a15      	ldr	r2, [pc, #84]	@ (8009d7c <TIM_OC3_SetConfig+0xe4>)
 8009d26:	4293      	cmp	r3, r2
 8009d28:	d113      	bne.n	8009d52 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009d2a:	693b      	ldr	r3, [r7, #16]
 8009d2c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009d30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009d32:	693b      	ldr	r3, [r7, #16]
 8009d34:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009d38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009d3a:	683b      	ldr	r3, [r7, #0]
 8009d3c:	695b      	ldr	r3, [r3, #20]
 8009d3e:	011b      	lsls	r3, r3, #4
 8009d40:	693a      	ldr	r2, [r7, #16]
 8009d42:	4313      	orrs	r3, r2
 8009d44:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009d46:	683b      	ldr	r3, [r7, #0]
 8009d48:	699b      	ldr	r3, [r3, #24]
 8009d4a:	011b      	lsls	r3, r3, #4
 8009d4c:	693a      	ldr	r2, [r7, #16]
 8009d4e:	4313      	orrs	r3, r2
 8009d50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	693a      	ldr	r2, [r7, #16]
 8009d56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	68fa      	ldr	r2, [r7, #12]
 8009d5c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009d5e:	683b      	ldr	r3, [r7, #0]
 8009d60:	685a      	ldr	r2, [r3, #4]
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	697a      	ldr	r2, [r7, #20]
 8009d6a:	621a      	str	r2, [r3, #32]
}
 8009d6c:	bf00      	nop
 8009d6e:	371c      	adds	r7, #28
 8009d70:	46bd      	mov	sp, r7
 8009d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d76:	4770      	bx	lr
 8009d78:	40010000 	.word	0x40010000
 8009d7c:	40010400 	.word	0x40010400

08009d80 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009d80:	b480      	push	{r7}
 8009d82:	b087      	sub	sp, #28
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	6078      	str	r0, [r7, #4]
 8009d88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	6a1b      	ldr	r3, [r3, #32]
 8009d8e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	6a1b      	ldr	r3, [r3, #32]
 8009d94:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	685b      	ldr	r3, [r3, #4]
 8009da0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	69db      	ldr	r3, [r3, #28]
 8009da6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009dae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009db6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009db8:	683b      	ldr	r3, [r7, #0]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	021b      	lsls	r3, r3, #8
 8009dbe:	68fa      	ldr	r2, [r7, #12]
 8009dc0:	4313      	orrs	r3, r2
 8009dc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009dc4:	693b      	ldr	r3, [r7, #16]
 8009dc6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009dca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009dcc:	683b      	ldr	r3, [r7, #0]
 8009dce:	689b      	ldr	r3, [r3, #8]
 8009dd0:	031b      	lsls	r3, r3, #12
 8009dd2:	693a      	ldr	r2, [r7, #16]
 8009dd4:	4313      	orrs	r3, r2
 8009dd6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	4a12      	ldr	r2, [pc, #72]	@ (8009e24 <TIM_OC4_SetConfig+0xa4>)
 8009ddc:	4293      	cmp	r3, r2
 8009dde:	d003      	beq.n	8009de8 <TIM_OC4_SetConfig+0x68>
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	4a11      	ldr	r2, [pc, #68]	@ (8009e28 <TIM_OC4_SetConfig+0xa8>)
 8009de4:	4293      	cmp	r3, r2
 8009de6:	d109      	bne.n	8009dfc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009de8:	697b      	ldr	r3, [r7, #20]
 8009dea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009dee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009df0:	683b      	ldr	r3, [r7, #0]
 8009df2:	695b      	ldr	r3, [r3, #20]
 8009df4:	019b      	lsls	r3, r3, #6
 8009df6:	697a      	ldr	r2, [r7, #20]
 8009df8:	4313      	orrs	r3, r2
 8009dfa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	697a      	ldr	r2, [r7, #20]
 8009e00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	68fa      	ldr	r2, [r7, #12]
 8009e06:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009e08:	683b      	ldr	r3, [r7, #0]
 8009e0a:	685a      	ldr	r2, [r3, #4]
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	693a      	ldr	r2, [r7, #16]
 8009e14:	621a      	str	r2, [r3, #32]
}
 8009e16:	bf00      	nop
 8009e18:	371c      	adds	r7, #28
 8009e1a:	46bd      	mov	sp, r7
 8009e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e20:	4770      	bx	lr
 8009e22:	bf00      	nop
 8009e24:	40010000 	.word	0x40010000
 8009e28:	40010400 	.word	0x40010400

08009e2c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009e2c:	b480      	push	{r7}
 8009e2e:	b087      	sub	sp, #28
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	60f8      	str	r0, [r7, #12]
 8009e34:	60b9      	str	r1, [r7, #8]
 8009e36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	6a1b      	ldr	r3, [r3, #32]
 8009e3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	6a1b      	ldr	r3, [r3, #32]
 8009e42:	f023 0201 	bic.w	r2, r3, #1
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	699b      	ldr	r3, [r3, #24]
 8009e4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009e50:	693b      	ldr	r3, [r7, #16]
 8009e52:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009e56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	011b      	lsls	r3, r3, #4
 8009e5c:	693a      	ldr	r2, [r7, #16]
 8009e5e:	4313      	orrs	r3, r2
 8009e60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009e62:	697b      	ldr	r3, [r7, #20]
 8009e64:	f023 030a 	bic.w	r3, r3, #10
 8009e68:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009e6a:	697a      	ldr	r2, [r7, #20]
 8009e6c:	68bb      	ldr	r3, [r7, #8]
 8009e6e:	4313      	orrs	r3, r2
 8009e70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	693a      	ldr	r2, [r7, #16]
 8009e76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	697a      	ldr	r2, [r7, #20]
 8009e7c:	621a      	str	r2, [r3, #32]
}
 8009e7e:	bf00      	nop
 8009e80:	371c      	adds	r7, #28
 8009e82:	46bd      	mov	sp, r7
 8009e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e88:	4770      	bx	lr

08009e8a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009e8a:	b480      	push	{r7}
 8009e8c:	b087      	sub	sp, #28
 8009e8e:	af00      	add	r7, sp, #0
 8009e90:	60f8      	str	r0, [r7, #12]
 8009e92:	60b9      	str	r1, [r7, #8]
 8009e94:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	6a1b      	ldr	r3, [r3, #32]
 8009e9a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	6a1b      	ldr	r3, [r3, #32]
 8009ea0:	f023 0210 	bic.w	r2, r3, #16
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	699b      	ldr	r3, [r3, #24]
 8009eac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009eae:	693b      	ldr	r3, [r7, #16]
 8009eb0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009eb4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	031b      	lsls	r3, r3, #12
 8009eba:	693a      	ldr	r2, [r7, #16]
 8009ebc:	4313      	orrs	r3, r2
 8009ebe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009ec0:	697b      	ldr	r3, [r7, #20]
 8009ec2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009ec6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009ec8:	68bb      	ldr	r3, [r7, #8]
 8009eca:	011b      	lsls	r3, r3, #4
 8009ecc:	697a      	ldr	r2, [r7, #20]
 8009ece:	4313      	orrs	r3, r2
 8009ed0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	693a      	ldr	r2, [r7, #16]
 8009ed6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	697a      	ldr	r2, [r7, #20]
 8009edc:	621a      	str	r2, [r3, #32]
}
 8009ede:	bf00      	nop
 8009ee0:	371c      	adds	r7, #28
 8009ee2:	46bd      	mov	sp, r7
 8009ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee8:	4770      	bx	lr

08009eea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009eea:	b480      	push	{r7}
 8009eec:	b085      	sub	sp, #20
 8009eee:	af00      	add	r7, sp, #0
 8009ef0:	6078      	str	r0, [r7, #4]
 8009ef2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	689b      	ldr	r3, [r3, #8]
 8009ef8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009f00:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009f02:	683a      	ldr	r2, [r7, #0]
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	4313      	orrs	r3, r2
 8009f08:	f043 0307 	orr.w	r3, r3, #7
 8009f0c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	68fa      	ldr	r2, [r7, #12]
 8009f12:	609a      	str	r2, [r3, #8]
}
 8009f14:	bf00      	nop
 8009f16:	3714      	adds	r7, #20
 8009f18:	46bd      	mov	sp, r7
 8009f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f1e:	4770      	bx	lr

08009f20 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009f20:	b480      	push	{r7}
 8009f22:	b087      	sub	sp, #28
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	60f8      	str	r0, [r7, #12]
 8009f28:	60b9      	str	r1, [r7, #8]
 8009f2a:	607a      	str	r2, [r7, #4]
 8009f2c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	689b      	ldr	r3, [r3, #8]
 8009f32:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009f34:	697b      	ldr	r3, [r7, #20]
 8009f36:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009f3a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009f3c:	683b      	ldr	r3, [r7, #0]
 8009f3e:	021a      	lsls	r2, r3, #8
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	431a      	orrs	r2, r3
 8009f44:	68bb      	ldr	r3, [r7, #8]
 8009f46:	4313      	orrs	r3, r2
 8009f48:	697a      	ldr	r2, [r7, #20]
 8009f4a:	4313      	orrs	r3, r2
 8009f4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	697a      	ldr	r2, [r7, #20]
 8009f52:	609a      	str	r2, [r3, #8]
}
 8009f54:	bf00      	nop
 8009f56:	371c      	adds	r7, #28
 8009f58:	46bd      	mov	sp, r7
 8009f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f5e:	4770      	bx	lr

08009f60 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009f60:	b480      	push	{r7}
 8009f62:	b087      	sub	sp, #28
 8009f64:	af00      	add	r7, sp, #0
 8009f66:	60f8      	str	r0, [r7, #12]
 8009f68:	60b9      	str	r1, [r7, #8]
 8009f6a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009f6c:	68bb      	ldr	r3, [r7, #8]
 8009f6e:	f003 031f 	and.w	r3, r3, #31
 8009f72:	2201      	movs	r2, #1
 8009f74:	fa02 f303 	lsl.w	r3, r2, r3
 8009f78:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	6a1a      	ldr	r2, [r3, #32]
 8009f7e:	697b      	ldr	r3, [r7, #20]
 8009f80:	43db      	mvns	r3, r3
 8009f82:	401a      	ands	r2, r3
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	6a1a      	ldr	r2, [r3, #32]
 8009f8c:	68bb      	ldr	r3, [r7, #8]
 8009f8e:	f003 031f 	and.w	r3, r3, #31
 8009f92:	6879      	ldr	r1, [r7, #4]
 8009f94:	fa01 f303 	lsl.w	r3, r1, r3
 8009f98:	431a      	orrs	r2, r3
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	621a      	str	r2, [r3, #32]
}
 8009f9e:	bf00      	nop
 8009fa0:	371c      	adds	r7, #28
 8009fa2:	46bd      	mov	sp, r7
 8009fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa8:	4770      	bx	lr
	...

08009fac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009fac:	b480      	push	{r7}
 8009fae:	b085      	sub	sp, #20
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	6078      	str	r0, [r7, #4]
 8009fb4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009fbc:	2b01      	cmp	r3, #1
 8009fbe:	d101      	bne.n	8009fc4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009fc0:	2302      	movs	r3, #2
 8009fc2:	e05a      	b.n	800a07a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	2201      	movs	r2, #1
 8009fc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	2202      	movs	r2, #2
 8009fd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	685b      	ldr	r3, [r3, #4]
 8009fda:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	689b      	ldr	r3, [r3, #8]
 8009fe2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009fea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009fec:	683b      	ldr	r3, [r7, #0]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	68fa      	ldr	r2, [r7, #12]
 8009ff2:	4313      	orrs	r3, r2
 8009ff4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	68fa      	ldr	r2, [r7, #12]
 8009ffc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	4a21      	ldr	r2, [pc, #132]	@ (800a088 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a004:	4293      	cmp	r3, r2
 800a006:	d022      	beq.n	800a04e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a010:	d01d      	beq.n	800a04e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	4a1d      	ldr	r2, [pc, #116]	@ (800a08c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a018:	4293      	cmp	r3, r2
 800a01a:	d018      	beq.n	800a04e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	4a1b      	ldr	r2, [pc, #108]	@ (800a090 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a022:	4293      	cmp	r3, r2
 800a024:	d013      	beq.n	800a04e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	4a1a      	ldr	r2, [pc, #104]	@ (800a094 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a02c:	4293      	cmp	r3, r2
 800a02e:	d00e      	beq.n	800a04e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	4a18      	ldr	r2, [pc, #96]	@ (800a098 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a036:	4293      	cmp	r3, r2
 800a038:	d009      	beq.n	800a04e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	4a17      	ldr	r2, [pc, #92]	@ (800a09c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a040:	4293      	cmp	r3, r2
 800a042:	d004      	beq.n	800a04e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	4a15      	ldr	r2, [pc, #84]	@ (800a0a0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a04a:	4293      	cmp	r3, r2
 800a04c:	d10c      	bne.n	800a068 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a04e:	68bb      	ldr	r3, [r7, #8]
 800a050:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a054:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a056:	683b      	ldr	r3, [r7, #0]
 800a058:	685b      	ldr	r3, [r3, #4]
 800a05a:	68ba      	ldr	r2, [r7, #8]
 800a05c:	4313      	orrs	r3, r2
 800a05e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	68ba      	ldr	r2, [r7, #8]
 800a066:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	2201      	movs	r2, #1
 800a06c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	2200      	movs	r2, #0
 800a074:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a078:	2300      	movs	r3, #0
}
 800a07a:	4618      	mov	r0, r3
 800a07c:	3714      	adds	r7, #20
 800a07e:	46bd      	mov	sp, r7
 800a080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a084:	4770      	bx	lr
 800a086:	bf00      	nop
 800a088:	40010000 	.word	0x40010000
 800a08c:	40000400 	.word	0x40000400
 800a090:	40000800 	.word	0x40000800
 800a094:	40000c00 	.word	0x40000c00
 800a098:	40010400 	.word	0x40010400
 800a09c:	40014000 	.word	0x40014000
 800a0a0:	40001800 	.word	0x40001800

0800a0a4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a0a4:	b480      	push	{r7}
 800a0a6:	b085      	sub	sp, #20
 800a0a8:	af00      	add	r7, sp, #0
 800a0aa:	6078      	str	r0, [r7, #4]
 800a0ac:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a0ae:	2300      	movs	r3, #0
 800a0b0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a0b8:	2b01      	cmp	r3, #1
 800a0ba:	d101      	bne.n	800a0c0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a0bc:	2302      	movs	r3, #2
 800a0be:	e03d      	b.n	800a13c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	2201      	movs	r2, #1
 800a0c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800a0ce:	683b      	ldr	r3, [r7, #0]
 800a0d0:	68db      	ldr	r3, [r3, #12]
 800a0d2:	4313      	orrs	r3, r2
 800a0d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a0dc:	683b      	ldr	r3, [r7, #0]
 800a0de:	689b      	ldr	r3, [r3, #8]
 800a0e0:	4313      	orrs	r3, r2
 800a0e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800a0ea:	683b      	ldr	r3, [r7, #0]
 800a0ec:	685b      	ldr	r3, [r3, #4]
 800a0ee:	4313      	orrs	r3, r2
 800a0f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800a0f8:	683b      	ldr	r3, [r7, #0]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	4313      	orrs	r3, r2
 800a0fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a106:	683b      	ldr	r3, [r7, #0]
 800a108:	691b      	ldr	r3, [r3, #16]
 800a10a:	4313      	orrs	r3, r2
 800a10c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800a114:	683b      	ldr	r3, [r7, #0]
 800a116:	695b      	ldr	r3, [r3, #20]
 800a118:	4313      	orrs	r3, r2
 800a11a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800a122:	683b      	ldr	r3, [r7, #0]
 800a124:	69db      	ldr	r3, [r3, #28]
 800a126:	4313      	orrs	r3, r2
 800a128:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	68fa      	ldr	r2, [r7, #12]
 800a130:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	2200      	movs	r2, #0
 800a136:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a13a:	2300      	movs	r3, #0
}
 800a13c:	4618      	mov	r0, r3
 800a13e:	3714      	adds	r7, #20
 800a140:	46bd      	mov	sp, r7
 800a142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a146:	4770      	bx	lr

0800a148 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a148:	b580      	push	{r7, lr}
 800a14a:	b082      	sub	sp, #8
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	2b00      	cmp	r3, #0
 800a154:	d101      	bne.n	800a15a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a156:	2301      	movs	r3, #1
 800a158:	e042      	b.n	800a1e0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a160:	b2db      	uxtb	r3, r3
 800a162:	2b00      	cmp	r3, #0
 800a164:	d106      	bne.n	800a174 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	2200      	movs	r2, #0
 800a16a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a16e:	6878      	ldr	r0, [r7, #4]
 800a170:	f7fc fd7e 	bl	8006c70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	2224      	movs	r2, #36	@ 0x24
 800a178:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	68da      	ldr	r2, [r3, #12]
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a18a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a18c:	6878      	ldr	r0, [r7, #4]
 800a18e:	f000 fdbd 	bl	800ad0c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	691a      	ldr	r2, [r3, #16]
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a1a0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	695a      	ldr	r2, [r3, #20]
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a1b0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	68da      	ldr	r2, [r3, #12]
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a1c0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	2200      	movs	r2, #0
 800a1c6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	2220      	movs	r2, #32
 800a1cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	2220      	movs	r2, #32
 800a1d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	2200      	movs	r2, #0
 800a1dc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800a1de:	2300      	movs	r3, #0
}
 800a1e0:	4618      	mov	r0, r3
 800a1e2:	3708      	adds	r7, #8
 800a1e4:	46bd      	mov	sp, r7
 800a1e6:	bd80      	pop	{r7, pc}

0800a1e8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a1e8:	b580      	push	{r7, lr}
 800a1ea:	b08a      	sub	sp, #40	@ 0x28
 800a1ec:	af02      	add	r7, sp, #8
 800a1ee:	60f8      	str	r0, [r7, #12]
 800a1f0:	60b9      	str	r1, [r7, #8]
 800a1f2:	603b      	str	r3, [r7, #0]
 800a1f4:	4613      	mov	r3, r2
 800a1f6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a202:	b2db      	uxtb	r3, r3
 800a204:	2b20      	cmp	r3, #32
 800a206:	d175      	bne.n	800a2f4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800a208:	68bb      	ldr	r3, [r7, #8]
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d002      	beq.n	800a214 <HAL_UART_Transmit+0x2c>
 800a20e:	88fb      	ldrh	r3, [r7, #6]
 800a210:	2b00      	cmp	r3, #0
 800a212:	d101      	bne.n	800a218 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800a214:	2301      	movs	r3, #1
 800a216:	e06e      	b.n	800a2f6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	2200      	movs	r2, #0
 800a21c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	2221      	movs	r2, #33	@ 0x21
 800a222:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a226:	f7fc ff71 	bl	800710c <HAL_GetTick>
 800a22a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	88fa      	ldrh	r2, [r7, #6]
 800a230:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	88fa      	ldrh	r2, [r7, #6]
 800a236:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	689b      	ldr	r3, [r3, #8]
 800a23c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a240:	d108      	bne.n	800a254 <HAL_UART_Transmit+0x6c>
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	691b      	ldr	r3, [r3, #16]
 800a246:	2b00      	cmp	r3, #0
 800a248:	d104      	bne.n	800a254 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a24a:	2300      	movs	r3, #0
 800a24c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a24e:	68bb      	ldr	r3, [r7, #8]
 800a250:	61bb      	str	r3, [r7, #24]
 800a252:	e003      	b.n	800a25c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a254:	68bb      	ldr	r3, [r7, #8]
 800a256:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a258:	2300      	movs	r3, #0
 800a25a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a25c:	e02e      	b.n	800a2bc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a25e:	683b      	ldr	r3, [r7, #0]
 800a260:	9300      	str	r3, [sp, #0]
 800a262:	697b      	ldr	r3, [r7, #20]
 800a264:	2200      	movs	r2, #0
 800a266:	2180      	movs	r1, #128	@ 0x80
 800a268:	68f8      	ldr	r0, [r7, #12]
 800a26a:	f000 fb1f 	bl	800a8ac <UART_WaitOnFlagUntilTimeout>
 800a26e:	4603      	mov	r3, r0
 800a270:	2b00      	cmp	r3, #0
 800a272:	d005      	beq.n	800a280 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	2220      	movs	r2, #32
 800a278:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800a27c:	2303      	movs	r3, #3
 800a27e:	e03a      	b.n	800a2f6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800a280:	69fb      	ldr	r3, [r7, #28]
 800a282:	2b00      	cmp	r3, #0
 800a284:	d10b      	bne.n	800a29e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a286:	69bb      	ldr	r3, [r7, #24]
 800a288:	881b      	ldrh	r3, [r3, #0]
 800a28a:	461a      	mov	r2, r3
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a294:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800a296:	69bb      	ldr	r3, [r7, #24]
 800a298:	3302      	adds	r3, #2
 800a29a:	61bb      	str	r3, [r7, #24]
 800a29c:	e007      	b.n	800a2ae <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800a29e:	69fb      	ldr	r3, [r7, #28]
 800a2a0:	781a      	ldrb	r2, [r3, #0]
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800a2a8:	69fb      	ldr	r3, [r7, #28]
 800a2aa:	3301      	adds	r3, #1
 800a2ac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a2b2:	b29b      	uxth	r3, r3
 800a2b4:	3b01      	subs	r3, #1
 800a2b6:	b29a      	uxth	r2, r3
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a2c0:	b29b      	uxth	r3, r3
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d1cb      	bne.n	800a25e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a2c6:	683b      	ldr	r3, [r7, #0]
 800a2c8:	9300      	str	r3, [sp, #0]
 800a2ca:	697b      	ldr	r3, [r7, #20]
 800a2cc:	2200      	movs	r2, #0
 800a2ce:	2140      	movs	r1, #64	@ 0x40
 800a2d0:	68f8      	ldr	r0, [r7, #12]
 800a2d2:	f000 faeb 	bl	800a8ac <UART_WaitOnFlagUntilTimeout>
 800a2d6:	4603      	mov	r3, r0
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d005      	beq.n	800a2e8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	2220      	movs	r2, #32
 800a2e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800a2e4:	2303      	movs	r3, #3
 800a2e6:	e006      	b.n	800a2f6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	2220      	movs	r2, #32
 800a2ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800a2f0:	2300      	movs	r3, #0
 800a2f2:	e000      	b.n	800a2f6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800a2f4:	2302      	movs	r3, #2
  }
}
 800a2f6:	4618      	mov	r0, r3
 800a2f8:	3720      	adds	r7, #32
 800a2fa:	46bd      	mov	sp, r7
 800a2fc:	bd80      	pop	{r7, pc}

0800a2fe <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a2fe:	b580      	push	{r7, lr}
 800a300:	b084      	sub	sp, #16
 800a302:	af00      	add	r7, sp, #0
 800a304:	60f8      	str	r0, [r7, #12]
 800a306:	60b9      	str	r1, [r7, #8]
 800a308:	4613      	mov	r3, r2
 800a30a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a312:	b2db      	uxtb	r3, r3
 800a314:	2b20      	cmp	r3, #32
 800a316:	d112      	bne.n	800a33e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800a318:	68bb      	ldr	r3, [r7, #8]
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d002      	beq.n	800a324 <HAL_UART_Receive_IT+0x26>
 800a31e:	88fb      	ldrh	r3, [r7, #6]
 800a320:	2b00      	cmp	r3, #0
 800a322:	d101      	bne.n	800a328 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800a324:	2301      	movs	r3, #1
 800a326:	e00b      	b.n	800a340 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	2200      	movs	r2, #0
 800a32c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800a32e:	88fb      	ldrh	r3, [r7, #6]
 800a330:	461a      	mov	r2, r3
 800a332:	68b9      	ldr	r1, [r7, #8]
 800a334:	68f8      	ldr	r0, [r7, #12]
 800a336:	f000 fb12 	bl	800a95e <UART_Start_Receive_IT>
 800a33a:	4603      	mov	r3, r0
 800a33c:	e000      	b.n	800a340 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800a33e:	2302      	movs	r3, #2
  }
}
 800a340:	4618      	mov	r0, r3
 800a342:	3710      	adds	r7, #16
 800a344:	46bd      	mov	sp, r7
 800a346:	bd80      	pop	{r7, pc}

0800a348 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a348:	b580      	push	{r7, lr}
 800a34a:	b0ba      	sub	sp, #232	@ 0xe8
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	68db      	ldr	r3, [r3, #12]
 800a360:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	695b      	ldr	r3, [r3, #20]
 800a36a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800a36e:	2300      	movs	r3, #0
 800a370:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800a374:	2300      	movs	r3, #0
 800a376:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a37a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a37e:	f003 030f 	and.w	r3, r3, #15
 800a382:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800a386:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d10f      	bne.n	800a3ae <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a38e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a392:	f003 0320 	and.w	r3, r3, #32
 800a396:	2b00      	cmp	r3, #0
 800a398:	d009      	beq.n	800a3ae <HAL_UART_IRQHandler+0x66>
 800a39a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a39e:	f003 0320 	and.w	r3, r3, #32
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d003      	beq.n	800a3ae <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a3a6:	6878      	ldr	r0, [r7, #4]
 800a3a8:	f000 fbf2 	bl	800ab90 <UART_Receive_IT>
      return;
 800a3ac:	e25b      	b.n	800a866 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a3ae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	f000 80de 	beq.w	800a574 <HAL_UART_IRQHandler+0x22c>
 800a3b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a3bc:	f003 0301 	and.w	r3, r3, #1
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d106      	bne.n	800a3d2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a3c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a3c8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	f000 80d1 	beq.w	800a574 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a3d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a3d6:	f003 0301 	and.w	r3, r3, #1
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d00b      	beq.n	800a3f6 <HAL_UART_IRQHandler+0xae>
 800a3de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a3e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d005      	beq.n	800a3f6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a3ee:	f043 0201 	orr.w	r2, r3, #1
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a3f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a3fa:	f003 0304 	and.w	r3, r3, #4
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d00b      	beq.n	800a41a <HAL_UART_IRQHandler+0xd2>
 800a402:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a406:	f003 0301 	and.w	r3, r3, #1
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d005      	beq.n	800a41a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a412:	f043 0202 	orr.w	r2, r3, #2
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a41a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a41e:	f003 0302 	and.w	r3, r3, #2
 800a422:	2b00      	cmp	r3, #0
 800a424:	d00b      	beq.n	800a43e <HAL_UART_IRQHandler+0xf6>
 800a426:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a42a:	f003 0301 	and.w	r3, r3, #1
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d005      	beq.n	800a43e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a436:	f043 0204 	orr.w	r2, r3, #4
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800a43e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a442:	f003 0308 	and.w	r3, r3, #8
 800a446:	2b00      	cmp	r3, #0
 800a448:	d011      	beq.n	800a46e <HAL_UART_IRQHandler+0x126>
 800a44a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a44e:	f003 0320 	and.w	r3, r3, #32
 800a452:	2b00      	cmp	r3, #0
 800a454:	d105      	bne.n	800a462 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800a456:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a45a:	f003 0301 	and.w	r3, r3, #1
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d005      	beq.n	800a46e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a466:	f043 0208 	orr.w	r2, r3, #8
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a472:	2b00      	cmp	r3, #0
 800a474:	f000 81f2 	beq.w	800a85c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a478:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a47c:	f003 0320 	and.w	r3, r3, #32
 800a480:	2b00      	cmp	r3, #0
 800a482:	d008      	beq.n	800a496 <HAL_UART_IRQHandler+0x14e>
 800a484:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a488:	f003 0320 	and.w	r3, r3, #32
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d002      	beq.n	800a496 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800a490:	6878      	ldr	r0, [r7, #4]
 800a492:	f000 fb7d 	bl	800ab90 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	695b      	ldr	r3, [r3, #20]
 800a49c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a4a0:	2b40      	cmp	r3, #64	@ 0x40
 800a4a2:	bf0c      	ite	eq
 800a4a4:	2301      	moveq	r3, #1
 800a4a6:	2300      	movne	r3, #0
 800a4a8:	b2db      	uxtb	r3, r3
 800a4aa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a4b2:	f003 0308 	and.w	r3, r3, #8
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d103      	bne.n	800a4c2 <HAL_UART_IRQHandler+0x17a>
 800a4ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d04f      	beq.n	800a562 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a4c2:	6878      	ldr	r0, [r7, #4]
 800a4c4:	f000 fa85 	bl	800a9d2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	695b      	ldr	r3, [r3, #20]
 800a4ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a4d2:	2b40      	cmp	r3, #64	@ 0x40
 800a4d4:	d141      	bne.n	800a55a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	3314      	adds	r3, #20
 800a4dc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a4e4:	e853 3f00 	ldrex	r3, [r3]
 800a4e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a4ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a4f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a4f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	3314      	adds	r3, #20
 800a4fe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a502:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a506:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a50a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a50e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a512:	e841 2300 	strex	r3, r2, [r1]
 800a516:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a51a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d1d9      	bne.n	800a4d6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a526:	2b00      	cmp	r3, #0
 800a528:	d013      	beq.n	800a552 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a52e:	4a7e      	ldr	r2, [pc, #504]	@ (800a728 <HAL_UART_IRQHandler+0x3e0>)
 800a530:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a536:	4618      	mov	r0, r3
 800a538:	f7fc ff99 	bl	800746e <HAL_DMA_Abort_IT>
 800a53c:	4603      	mov	r3, r0
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d016      	beq.n	800a570 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a546:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a548:	687a      	ldr	r2, [r7, #4]
 800a54a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800a54c:	4610      	mov	r0, r2
 800a54e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a550:	e00e      	b.n	800a570 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a552:	6878      	ldr	r0, [r7, #4]
 800a554:	f000 f994 	bl	800a880 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a558:	e00a      	b.n	800a570 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a55a:	6878      	ldr	r0, [r7, #4]
 800a55c:	f000 f990 	bl	800a880 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a560:	e006      	b.n	800a570 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a562:	6878      	ldr	r0, [r7, #4]
 800a564:	f000 f98c 	bl	800a880 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	2200      	movs	r2, #0
 800a56c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800a56e:	e175      	b.n	800a85c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a570:	bf00      	nop
    return;
 800a572:	e173      	b.n	800a85c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a578:	2b01      	cmp	r3, #1
 800a57a:	f040 814f 	bne.w	800a81c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800a57e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a582:	f003 0310 	and.w	r3, r3, #16
 800a586:	2b00      	cmp	r3, #0
 800a588:	f000 8148 	beq.w	800a81c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800a58c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a590:	f003 0310 	and.w	r3, r3, #16
 800a594:	2b00      	cmp	r3, #0
 800a596:	f000 8141 	beq.w	800a81c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a59a:	2300      	movs	r3, #0
 800a59c:	60bb      	str	r3, [r7, #8]
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	60bb      	str	r3, [r7, #8]
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	685b      	ldr	r3, [r3, #4]
 800a5ac:	60bb      	str	r3, [r7, #8]
 800a5ae:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	695b      	ldr	r3, [r3, #20]
 800a5b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a5ba:	2b40      	cmp	r3, #64	@ 0x40
 800a5bc:	f040 80b6 	bne.w	800a72c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	685b      	ldr	r3, [r3, #4]
 800a5c8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a5cc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	f000 8145 	beq.w	800a860 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a5da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a5de:	429a      	cmp	r2, r3
 800a5e0:	f080 813e 	bcs.w	800a860 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a5ea:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5f0:	69db      	ldr	r3, [r3, #28]
 800a5f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a5f6:	f000 8088 	beq.w	800a70a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	330c      	adds	r3, #12
 800a600:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a604:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a608:	e853 3f00 	ldrex	r3, [r3]
 800a60c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a610:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a614:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a618:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	330c      	adds	r3, #12
 800a622:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800a626:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a62a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a62e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a632:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a636:	e841 2300 	strex	r3, r2, [r1]
 800a63a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a63e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a642:	2b00      	cmp	r3, #0
 800a644:	d1d9      	bne.n	800a5fa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	3314      	adds	r3, #20
 800a64c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a64e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a650:	e853 3f00 	ldrex	r3, [r3]
 800a654:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a656:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a658:	f023 0301 	bic.w	r3, r3, #1
 800a65c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	3314      	adds	r3, #20
 800a666:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a66a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a66e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a670:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a672:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a676:	e841 2300 	strex	r3, r2, [r1]
 800a67a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a67c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d1e1      	bne.n	800a646 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	3314      	adds	r3, #20
 800a688:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a68a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a68c:	e853 3f00 	ldrex	r3, [r3]
 800a690:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a692:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a694:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a698:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	3314      	adds	r3, #20
 800a6a2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a6a6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a6a8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6aa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a6ac:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a6ae:	e841 2300 	strex	r3, r2, [r1]
 800a6b2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a6b4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d1e3      	bne.n	800a682 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	2220      	movs	r2, #32
 800a6be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	2200      	movs	r2, #0
 800a6c6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	330c      	adds	r3, #12
 800a6ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a6d2:	e853 3f00 	ldrex	r3, [r3]
 800a6d6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a6d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a6da:	f023 0310 	bic.w	r3, r3, #16
 800a6de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	330c      	adds	r3, #12
 800a6e8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800a6ec:	65ba      	str	r2, [r7, #88]	@ 0x58
 800a6ee:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6f0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a6f2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a6f4:	e841 2300 	strex	r3, r2, [r1]
 800a6f8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a6fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d1e3      	bne.n	800a6c8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a704:	4618      	mov	r0, r3
 800a706:	f7fc fe42 	bl	800738e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	2202      	movs	r2, #2
 800a70e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a718:	b29b      	uxth	r3, r3
 800a71a:	1ad3      	subs	r3, r2, r3
 800a71c:	b29b      	uxth	r3, r3
 800a71e:	4619      	mov	r1, r3
 800a720:	6878      	ldr	r0, [r7, #4]
 800a722:	f000 f8b7 	bl	800a894 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a726:	e09b      	b.n	800a860 <HAL_UART_IRQHandler+0x518>
 800a728:	0800aa99 	.word	0x0800aa99
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a734:	b29b      	uxth	r3, r3
 800a736:	1ad3      	subs	r3, r2, r3
 800a738:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a740:	b29b      	uxth	r3, r3
 800a742:	2b00      	cmp	r3, #0
 800a744:	f000 808e 	beq.w	800a864 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800a748:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	f000 8089 	beq.w	800a864 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	330c      	adds	r3, #12
 800a758:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a75a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a75c:	e853 3f00 	ldrex	r3, [r3]
 800a760:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a762:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a764:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a768:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	330c      	adds	r3, #12
 800a772:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800a776:	647a      	str	r2, [r7, #68]	@ 0x44
 800a778:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a77a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a77c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a77e:	e841 2300 	strex	r3, r2, [r1]
 800a782:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a784:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a786:	2b00      	cmp	r3, #0
 800a788:	d1e3      	bne.n	800a752 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	3314      	adds	r3, #20
 800a790:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a794:	e853 3f00 	ldrex	r3, [r3]
 800a798:	623b      	str	r3, [r7, #32]
   return(result);
 800a79a:	6a3b      	ldr	r3, [r7, #32]
 800a79c:	f023 0301 	bic.w	r3, r3, #1
 800a7a0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	3314      	adds	r3, #20
 800a7aa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a7ae:	633a      	str	r2, [r7, #48]	@ 0x30
 800a7b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a7b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a7b6:	e841 2300 	strex	r3, r2, [r1]
 800a7ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a7bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d1e3      	bne.n	800a78a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	2220      	movs	r2, #32
 800a7c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	2200      	movs	r2, #0
 800a7ce:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	330c      	adds	r3, #12
 800a7d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7d8:	693b      	ldr	r3, [r7, #16]
 800a7da:	e853 3f00 	ldrex	r3, [r3]
 800a7de:	60fb      	str	r3, [r7, #12]
   return(result);
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	f023 0310 	bic.w	r3, r3, #16
 800a7e6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	330c      	adds	r3, #12
 800a7f0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800a7f4:	61fa      	str	r2, [r7, #28]
 800a7f6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7f8:	69b9      	ldr	r1, [r7, #24]
 800a7fa:	69fa      	ldr	r2, [r7, #28]
 800a7fc:	e841 2300 	strex	r3, r2, [r1]
 800a800:	617b      	str	r3, [r7, #20]
   return(result);
 800a802:	697b      	ldr	r3, [r7, #20]
 800a804:	2b00      	cmp	r3, #0
 800a806:	d1e3      	bne.n	800a7d0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	2202      	movs	r2, #2
 800a80c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a80e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a812:	4619      	mov	r1, r3
 800a814:	6878      	ldr	r0, [r7, #4]
 800a816:	f000 f83d 	bl	800a894 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a81a:	e023      	b.n	800a864 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a81c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a820:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a824:	2b00      	cmp	r3, #0
 800a826:	d009      	beq.n	800a83c <HAL_UART_IRQHandler+0x4f4>
 800a828:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a82c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a830:	2b00      	cmp	r3, #0
 800a832:	d003      	beq.n	800a83c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800a834:	6878      	ldr	r0, [r7, #4]
 800a836:	f000 f943 	bl	800aac0 <UART_Transmit_IT>
    return;
 800a83a:	e014      	b.n	800a866 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a83c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a840:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a844:	2b00      	cmp	r3, #0
 800a846:	d00e      	beq.n	800a866 <HAL_UART_IRQHandler+0x51e>
 800a848:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a84c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a850:	2b00      	cmp	r3, #0
 800a852:	d008      	beq.n	800a866 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800a854:	6878      	ldr	r0, [r7, #4]
 800a856:	f000 f983 	bl	800ab60 <UART_EndTransmit_IT>
    return;
 800a85a:	e004      	b.n	800a866 <HAL_UART_IRQHandler+0x51e>
    return;
 800a85c:	bf00      	nop
 800a85e:	e002      	b.n	800a866 <HAL_UART_IRQHandler+0x51e>
      return;
 800a860:	bf00      	nop
 800a862:	e000      	b.n	800a866 <HAL_UART_IRQHandler+0x51e>
      return;
 800a864:	bf00      	nop
  }
}
 800a866:	37e8      	adds	r7, #232	@ 0xe8
 800a868:	46bd      	mov	sp, r7
 800a86a:	bd80      	pop	{r7, pc}

0800a86c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a86c:	b480      	push	{r7}
 800a86e:	b083      	sub	sp, #12
 800a870:	af00      	add	r7, sp, #0
 800a872:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a874:	bf00      	nop
 800a876:	370c      	adds	r7, #12
 800a878:	46bd      	mov	sp, r7
 800a87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87e:	4770      	bx	lr

0800a880 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a880:	b480      	push	{r7}
 800a882:	b083      	sub	sp, #12
 800a884:	af00      	add	r7, sp, #0
 800a886:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a888:	bf00      	nop
 800a88a:	370c      	adds	r7, #12
 800a88c:	46bd      	mov	sp, r7
 800a88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a892:	4770      	bx	lr

0800a894 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a894:	b480      	push	{r7}
 800a896:	b083      	sub	sp, #12
 800a898:	af00      	add	r7, sp, #0
 800a89a:	6078      	str	r0, [r7, #4]
 800a89c:	460b      	mov	r3, r1
 800a89e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a8a0:	bf00      	nop
 800a8a2:	370c      	adds	r7, #12
 800a8a4:	46bd      	mov	sp, r7
 800a8a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8aa:	4770      	bx	lr

0800a8ac <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a8ac:	b580      	push	{r7, lr}
 800a8ae:	b086      	sub	sp, #24
 800a8b0:	af00      	add	r7, sp, #0
 800a8b2:	60f8      	str	r0, [r7, #12]
 800a8b4:	60b9      	str	r1, [r7, #8]
 800a8b6:	603b      	str	r3, [r7, #0]
 800a8b8:	4613      	mov	r3, r2
 800a8ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a8bc:	e03b      	b.n	800a936 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a8be:	6a3b      	ldr	r3, [r7, #32]
 800a8c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8c4:	d037      	beq.n	800a936 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a8c6:	f7fc fc21 	bl	800710c <HAL_GetTick>
 800a8ca:	4602      	mov	r2, r0
 800a8cc:	683b      	ldr	r3, [r7, #0]
 800a8ce:	1ad3      	subs	r3, r2, r3
 800a8d0:	6a3a      	ldr	r2, [r7, #32]
 800a8d2:	429a      	cmp	r2, r3
 800a8d4:	d302      	bcc.n	800a8dc <UART_WaitOnFlagUntilTimeout+0x30>
 800a8d6:	6a3b      	ldr	r3, [r7, #32]
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d101      	bne.n	800a8e0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a8dc:	2303      	movs	r3, #3
 800a8de:	e03a      	b.n	800a956 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	68db      	ldr	r3, [r3, #12]
 800a8e6:	f003 0304 	and.w	r3, r3, #4
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d023      	beq.n	800a936 <UART_WaitOnFlagUntilTimeout+0x8a>
 800a8ee:	68bb      	ldr	r3, [r7, #8]
 800a8f0:	2b80      	cmp	r3, #128	@ 0x80
 800a8f2:	d020      	beq.n	800a936 <UART_WaitOnFlagUntilTimeout+0x8a>
 800a8f4:	68bb      	ldr	r3, [r7, #8]
 800a8f6:	2b40      	cmp	r3, #64	@ 0x40
 800a8f8:	d01d      	beq.n	800a936 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	f003 0308 	and.w	r3, r3, #8
 800a904:	2b08      	cmp	r3, #8
 800a906:	d116      	bne.n	800a936 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800a908:	2300      	movs	r3, #0
 800a90a:	617b      	str	r3, [r7, #20]
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	617b      	str	r3, [r7, #20]
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	685b      	ldr	r3, [r3, #4]
 800a91a:	617b      	str	r3, [r7, #20]
 800a91c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a91e:	68f8      	ldr	r0, [r7, #12]
 800a920:	f000 f857 	bl	800a9d2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	2208      	movs	r2, #8
 800a928:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	2200      	movs	r2, #0
 800a92e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800a932:	2301      	movs	r3, #1
 800a934:	e00f      	b.n	800a956 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	681a      	ldr	r2, [r3, #0]
 800a93c:	68bb      	ldr	r3, [r7, #8]
 800a93e:	4013      	ands	r3, r2
 800a940:	68ba      	ldr	r2, [r7, #8]
 800a942:	429a      	cmp	r2, r3
 800a944:	bf0c      	ite	eq
 800a946:	2301      	moveq	r3, #1
 800a948:	2300      	movne	r3, #0
 800a94a:	b2db      	uxtb	r3, r3
 800a94c:	461a      	mov	r2, r3
 800a94e:	79fb      	ldrb	r3, [r7, #7]
 800a950:	429a      	cmp	r2, r3
 800a952:	d0b4      	beq.n	800a8be <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a954:	2300      	movs	r3, #0
}
 800a956:	4618      	mov	r0, r3
 800a958:	3718      	adds	r7, #24
 800a95a:	46bd      	mov	sp, r7
 800a95c:	bd80      	pop	{r7, pc}

0800a95e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a95e:	b480      	push	{r7}
 800a960:	b085      	sub	sp, #20
 800a962:	af00      	add	r7, sp, #0
 800a964:	60f8      	str	r0, [r7, #12]
 800a966:	60b9      	str	r1, [r7, #8]
 800a968:	4613      	mov	r3, r2
 800a96a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	68ba      	ldr	r2, [r7, #8]
 800a970:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	88fa      	ldrh	r2, [r7, #6]
 800a976:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	88fa      	ldrh	r2, [r7, #6]
 800a97c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	2200      	movs	r2, #0
 800a982:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	2222      	movs	r2, #34	@ 0x22
 800a988:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	691b      	ldr	r3, [r3, #16]
 800a990:	2b00      	cmp	r3, #0
 800a992:	d007      	beq.n	800a9a4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	68da      	ldr	r2, [r3, #12]
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a9a2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	695a      	ldr	r2, [r3, #20]
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	f042 0201 	orr.w	r2, r2, #1
 800a9b2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	68da      	ldr	r2, [r3, #12]
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	f042 0220 	orr.w	r2, r2, #32
 800a9c2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a9c4:	2300      	movs	r3, #0
}
 800a9c6:	4618      	mov	r0, r3
 800a9c8:	3714      	adds	r7, #20
 800a9ca:	46bd      	mov	sp, r7
 800a9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9d0:	4770      	bx	lr

0800a9d2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a9d2:	b480      	push	{r7}
 800a9d4:	b095      	sub	sp, #84	@ 0x54
 800a9d6:	af00      	add	r7, sp, #0
 800a9d8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	330c      	adds	r3, #12
 800a9e0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9e4:	e853 3f00 	ldrex	r3, [r3]
 800a9e8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a9ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a9f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	330c      	adds	r3, #12
 800a9f8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a9fa:	643a      	str	r2, [r7, #64]	@ 0x40
 800a9fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9fe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800aa00:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800aa02:	e841 2300 	strex	r3, r2, [r1]
 800aa06:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800aa08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d1e5      	bne.n	800a9da <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	3314      	adds	r3, #20
 800aa14:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa16:	6a3b      	ldr	r3, [r7, #32]
 800aa18:	e853 3f00 	ldrex	r3, [r3]
 800aa1c:	61fb      	str	r3, [r7, #28]
   return(result);
 800aa1e:	69fb      	ldr	r3, [r7, #28]
 800aa20:	f023 0301 	bic.w	r3, r3, #1
 800aa24:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	3314      	adds	r3, #20
 800aa2c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800aa2e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800aa30:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa32:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800aa34:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aa36:	e841 2300 	strex	r3, r2, [r1]
 800aa3a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800aa3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d1e5      	bne.n	800aa0e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa46:	2b01      	cmp	r3, #1
 800aa48:	d119      	bne.n	800aa7e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	330c      	adds	r3, #12
 800aa50:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	e853 3f00 	ldrex	r3, [r3]
 800aa58:	60bb      	str	r3, [r7, #8]
   return(result);
 800aa5a:	68bb      	ldr	r3, [r7, #8]
 800aa5c:	f023 0310 	bic.w	r3, r3, #16
 800aa60:	647b      	str	r3, [r7, #68]	@ 0x44
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	330c      	adds	r3, #12
 800aa68:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800aa6a:	61ba      	str	r2, [r7, #24]
 800aa6c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa6e:	6979      	ldr	r1, [r7, #20]
 800aa70:	69ba      	ldr	r2, [r7, #24]
 800aa72:	e841 2300 	strex	r3, r2, [r1]
 800aa76:	613b      	str	r3, [r7, #16]
   return(result);
 800aa78:	693b      	ldr	r3, [r7, #16]
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d1e5      	bne.n	800aa4a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	2220      	movs	r2, #32
 800aa82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	2200      	movs	r2, #0
 800aa8a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800aa8c:	bf00      	nop
 800aa8e:	3754      	adds	r7, #84	@ 0x54
 800aa90:	46bd      	mov	sp, r7
 800aa92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa96:	4770      	bx	lr

0800aa98 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800aa98:	b580      	push	{r7, lr}
 800aa9a:	b084      	sub	sp, #16
 800aa9c:	af00      	add	r7, sp, #0
 800aa9e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aaa4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	2200      	movs	r2, #0
 800aaaa:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	2200      	movs	r2, #0
 800aab0:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800aab2:	68f8      	ldr	r0, [r7, #12]
 800aab4:	f7ff fee4 	bl	800a880 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aab8:	bf00      	nop
 800aaba:	3710      	adds	r7, #16
 800aabc:	46bd      	mov	sp, r7
 800aabe:	bd80      	pop	{r7, pc}

0800aac0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800aac0:	b480      	push	{r7}
 800aac2:	b085      	sub	sp, #20
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800aace:	b2db      	uxtb	r3, r3
 800aad0:	2b21      	cmp	r3, #33	@ 0x21
 800aad2:	d13e      	bne.n	800ab52 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	689b      	ldr	r3, [r3, #8]
 800aad8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800aadc:	d114      	bne.n	800ab08 <UART_Transmit_IT+0x48>
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	691b      	ldr	r3, [r3, #16]
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d110      	bne.n	800ab08 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	6a1b      	ldr	r3, [r3, #32]
 800aaea:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	881b      	ldrh	r3, [r3, #0]
 800aaf0:	461a      	mov	r2, r3
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800aafa:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	6a1b      	ldr	r3, [r3, #32]
 800ab00:	1c9a      	adds	r2, r3, #2
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	621a      	str	r2, [r3, #32]
 800ab06:	e008      	b.n	800ab1a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	6a1b      	ldr	r3, [r3, #32]
 800ab0c:	1c59      	adds	r1, r3, #1
 800ab0e:	687a      	ldr	r2, [r7, #4]
 800ab10:	6211      	str	r1, [r2, #32]
 800ab12:	781a      	ldrb	r2, [r3, #0]
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800ab1e:	b29b      	uxth	r3, r3
 800ab20:	3b01      	subs	r3, #1
 800ab22:	b29b      	uxth	r3, r3
 800ab24:	687a      	ldr	r2, [r7, #4]
 800ab26:	4619      	mov	r1, r3
 800ab28:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d10f      	bne.n	800ab4e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	68da      	ldr	r2, [r3, #12]
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800ab3c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	68da      	ldr	r2, [r3, #12]
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ab4c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800ab4e:	2300      	movs	r3, #0
 800ab50:	e000      	b.n	800ab54 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800ab52:	2302      	movs	r3, #2
  }
}
 800ab54:	4618      	mov	r0, r3
 800ab56:	3714      	adds	r7, #20
 800ab58:	46bd      	mov	sp, r7
 800ab5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab5e:	4770      	bx	lr

0800ab60 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ab60:	b580      	push	{r7, lr}
 800ab62:	b082      	sub	sp, #8
 800ab64:	af00      	add	r7, sp, #0
 800ab66:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	68da      	ldr	r2, [r3, #12]
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ab76:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	2220      	movs	r2, #32
 800ab7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ab80:	6878      	ldr	r0, [r7, #4]
 800ab82:	f7ff fe73 	bl	800a86c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800ab86:	2300      	movs	r3, #0
}
 800ab88:	4618      	mov	r0, r3
 800ab8a:	3708      	adds	r7, #8
 800ab8c:	46bd      	mov	sp, r7
 800ab8e:	bd80      	pop	{r7, pc}

0800ab90 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800ab90:	b580      	push	{r7, lr}
 800ab92:	b08c      	sub	sp, #48	@ 0x30
 800ab94:	af00      	add	r7, sp, #0
 800ab96:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ab9e:	b2db      	uxtb	r3, r3
 800aba0:	2b22      	cmp	r3, #34	@ 0x22
 800aba2:	f040 80ae 	bne.w	800ad02 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	689b      	ldr	r3, [r3, #8]
 800abaa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800abae:	d117      	bne.n	800abe0 <UART_Receive_IT+0x50>
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	691b      	ldr	r3, [r3, #16]
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d113      	bne.n	800abe0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800abb8:	2300      	movs	r3, #0
 800abba:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abc0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	685b      	ldr	r3, [r3, #4]
 800abc8:	b29b      	uxth	r3, r3
 800abca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800abce:	b29a      	uxth	r2, r3
 800abd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abd2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abd8:	1c9a      	adds	r2, r3, #2
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	629a      	str	r2, [r3, #40]	@ 0x28
 800abde:	e026      	b.n	800ac2e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abe4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800abe6:	2300      	movs	r3, #0
 800abe8:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	689b      	ldr	r3, [r3, #8]
 800abee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800abf2:	d007      	beq.n	800ac04 <UART_Receive_IT+0x74>
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	689b      	ldr	r3, [r3, #8]
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d10a      	bne.n	800ac12 <UART_Receive_IT+0x82>
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	691b      	ldr	r3, [r3, #16]
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d106      	bne.n	800ac12 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	685b      	ldr	r3, [r3, #4]
 800ac0a:	b2da      	uxtb	r2, r3
 800ac0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac0e:	701a      	strb	r2, [r3, #0]
 800ac10:	e008      	b.n	800ac24 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	685b      	ldr	r3, [r3, #4]
 800ac18:	b2db      	uxtb	r3, r3
 800ac1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ac1e:	b2da      	uxtb	r2, r3
 800ac20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac22:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac28:	1c5a      	adds	r2, r3, #1
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800ac32:	b29b      	uxth	r3, r3
 800ac34:	3b01      	subs	r3, #1
 800ac36:	b29b      	uxth	r3, r3
 800ac38:	687a      	ldr	r2, [r7, #4]
 800ac3a:	4619      	mov	r1, r3
 800ac3c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d15d      	bne.n	800acfe <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	68da      	ldr	r2, [r3, #12]
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	f022 0220 	bic.w	r2, r2, #32
 800ac50:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	68da      	ldr	r2, [r3, #12]
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800ac60:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	695a      	ldr	r2, [r3, #20]
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	f022 0201 	bic.w	r2, r2, #1
 800ac70:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	2220      	movs	r2, #32
 800ac76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	2200      	movs	r2, #0
 800ac7e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac84:	2b01      	cmp	r3, #1
 800ac86:	d135      	bne.n	800acf4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	2200      	movs	r2, #0
 800ac8c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	330c      	adds	r3, #12
 800ac94:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac96:	697b      	ldr	r3, [r7, #20]
 800ac98:	e853 3f00 	ldrex	r3, [r3]
 800ac9c:	613b      	str	r3, [r7, #16]
   return(result);
 800ac9e:	693b      	ldr	r3, [r7, #16]
 800aca0:	f023 0310 	bic.w	r3, r3, #16
 800aca4:	627b      	str	r3, [r7, #36]	@ 0x24
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	330c      	adds	r3, #12
 800acac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800acae:	623a      	str	r2, [r7, #32]
 800acb0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acb2:	69f9      	ldr	r1, [r7, #28]
 800acb4:	6a3a      	ldr	r2, [r7, #32]
 800acb6:	e841 2300 	strex	r3, r2, [r1]
 800acba:	61bb      	str	r3, [r7, #24]
   return(result);
 800acbc:	69bb      	ldr	r3, [r7, #24]
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d1e5      	bne.n	800ac8e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	f003 0310 	and.w	r3, r3, #16
 800accc:	2b10      	cmp	r3, #16
 800acce:	d10a      	bne.n	800ace6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800acd0:	2300      	movs	r3, #0
 800acd2:	60fb      	str	r3, [r7, #12]
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	60fb      	str	r3, [r7, #12]
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	685b      	ldr	r3, [r3, #4]
 800ace2:	60fb      	str	r3, [r7, #12]
 800ace4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800acea:	4619      	mov	r1, r3
 800acec:	6878      	ldr	r0, [r7, #4]
 800acee:	f7ff fdd1 	bl	800a894 <HAL_UARTEx_RxEventCallback>
 800acf2:	e002      	b.n	800acfa <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800acf4:	6878      	ldr	r0, [r7, #4]
 800acf6:	f7fa f9c5 	bl	8005084 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800acfa:	2300      	movs	r3, #0
 800acfc:	e002      	b.n	800ad04 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800acfe:	2300      	movs	r3, #0
 800ad00:	e000      	b.n	800ad04 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800ad02:	2302      	movs	r3, #2
  }
}
 800ad04:	4618      	mov	r0, r3
 800ad06:	3730      	adds	r7, #48	@ 0x30
 800ad08:	46bd      	mov	sp, r7
 800ad0a:	bd80      	pop	{r7, pc}

0800ad0c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ad0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ad10:	b0c0      	sub	sp, #256	@ 0x100
 800ad12:	af00      	add	r7, sp, #0
 800ad14:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ad18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	691b      	ldr	r3, [r3, #16]
 800ad20:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800ad24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ad28:	68d9      	ldr	r1, [r3, #12]
 800ad2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ad2e:	681a      	ldr	r2, [r3, #0]
 800ad30:	ea40 0301 	orr.w	r3, r0, r1
 800ad34:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800ad36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ad3a:	689a      	ldr	r2, [r3, #8]
 800ad3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ad40:	691b      	ldr	r3, [r3, #16]
 800ad42:	431a      	orrs	r2, r3
 800ad44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ad48:	695b      	ldr	r3, [r3, #20]
 800ad4a:	431a      	orrs	r2, r3
 800ad4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ad50:	69db      	ldr	r3, [r3, #28]
 800ad52:	4313      	orrs	r3, r2
 800ad54:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800ad58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	68db      	ldr	r3, [r3, #12]
 800ad60:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800ad64:	f021 010c 	bic.w	r1, r1, #12
 800ad68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ad6c:	681a      	ldr	r2, [r3, #0]
 800ad6e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800ad72:	430b      	orrs	r3, r1
 800ad74:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800ad76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	695b      	ldr	r3, [r3, #20]
 800ad7e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800ad82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ad86:	6999      	ldr	r1, [r3, #24]
 800ad88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ad8c:	681a      	ldr	r2, [r3, #0]
 800ad8e:	ea40 0301 	orr.w	r3, r0, r1
 800ad92:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800ad94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ad98:	681a      	ldr	r2, [r3, #0]
 800ad9a:	4b8f      	ldr	r3, [pc, #572]	@ (800afd8 <UART_SetConfig+0x2cc>)
 800ad9c:	429a      	cmp	r2, r3
 800ad9e:	d005      	beq.n	800adac <UART_SetConfig+0xa0>
 800ada0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ada4:	681a      	ldr	r2, [r3, #0]
 800ada6:	4b8d      	ldr	r3, [pc, #564]	@ (800afdc <UART_SetConfig+0x2d0>)
 800ada8:	429a      	cmp	r2, r3
 800adaa:	d104      	bne.n	800adb6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800adac:	f7fe f9a0 	bl	80090f0 <HAL_RCC_GetPCLK2Freq>
 800adb0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800adb4:	e003      	b.n	800adbe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800adb6:	f7fe f987 	bl	80090c8 <HAL_RCC_GetPCLK1Freq>
 800adba:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800adbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800adc2:	69db      	ldr	r3, [r3, #28]
 800adc4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800adc8:	f040 810c 	bne.w	800afe4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800adcc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800add0:	2200      	movs	r2, #0
 800add2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800add6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800adda:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800adde:	4622      	mov	r2, r4
 800ade0:	462b      	mov	r3, r5
 800ade2:	1891      	adds	r1, r2, r2
 800ade4:	65b9      	str	r1, [r7, #88]	@ 0x58
 800ade6:	415b      	adcs	r3, r3
 800ade8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800adea:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800adee:	4621      	mov	r1, r4
 800adf0:	eb12 0801 	adds.w	r8, r2, r1
 800adf4:	4629      	mov	r1, r5
 800adf6:	eb43 0901 	adc.w	r9, r3, r1
 800adfa:	f04f 0200 	mov.w	r2, #0
 800adfe:	f04f 0300 	mov.w	r3, #0
 800ae02:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800ae06:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800ae0a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800ae0e:	4690      	mov	r8, r2
 800ae10:	4699      	mov	r9, r3
 800ae12:	4623      	mov	r3, r4
 800ae14:	eb18 0303 	adds.w	r3, r8, r3
 800ae18:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800ae1c:	462b      	mov	r3, r5
 800ae1e:	eb49 0303 	adc.w	r3, r9, r3
 800ae22:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800ae26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ae2a:	685b      	ldr	r3, [r3, #4]
 800ae2c:	2200      	movs	r2, #0
 800ae2e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800ae32:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800ae36:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800ae3a:	460b      	mov	r3, r1
 800ae3c:	18db      	adds	r3, r3, r3
 800ae3e:	653b      	str	r3, [r7, #80]	@ 0x50
 800ae40:	4613      	mov	r3, r2
 800ae42:	eb42 0303 	adc.w	r3, r2, r3
 800ae46:	657b      	str	r3, [r7, #84]	@ 0x54
 800ae48:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800ae4c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800ae50:	f7f5 ff4a 	bl	8000ce8 <__aeabi_uldivmod>
 800ae54:	4602      	mov	r2, r0
 800ae56:	460b      	mov	r3, r1
 800ae58:	4b61      	ldr	r3, [pc, #388]	@ (800afe0 <UART_SetConfig+0x2d4>)
 800ae5a:	fba3 2302 	umull	r2, r3, r3, r2
 800ae5e:	095b      	lsrs	r3, r3, #5
 800ae60:	011c      	lsls	r4, r3, #4
 800ae62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ae66:	2200      	movs	r2, #0
 800ae68:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ae6c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800ae70:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800ae74:	4642      	mov	r2, r8
 800ae76:	464b      	mov	r3, r9
 800ae78:	1891      	adds	r1, r2, r2
 800ae7a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800ae7c:	415b      	adcs	r3, r3
 800ae7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ae80:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800ae84:	4641      	mov	r1, r8
 800ae86:	eb12 0a01 	adds.w	sl, r2, r1
 800ae8a:	4649      	mov	r1, r9
 800ae8c:	eb43 0b01 	adc.w	fp, r3, r1
 800ae90:	f04f 0200 	mov.w	r2, #0
 800ae94:	f04f 0300 	mov.w	r3, #0
 800ae98:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800ae9c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800aea0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800aea4:	4692      	mov	sl, r2
 800aea6:	469b      	mov	fp, r3
 800aea8:	4643      	mov	r3, r8
 800aeaa:	eb1a 0303 	adds.w	r3, sl, r3
 800aeae:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800aeb2:	464b      	mov	r3, r9
 800aeb4:	eb4b 0303 	adc.w	r3, fp, r3
 800aeb8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800aebc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aec0:	685b      	ldr	r3, [r3, #4]
 800aec2:	2200      	movs	r2, #0
 800aec4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800aec8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800aecc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800aed0:	460b      	mov	r3, r1
 800aed2:	18db      	adds	r3, r3, r3
 800aed4:	643b      	str	r3, [r7, #64]	@ 0x40
 800aed6:	4613      	mov	r3, r2
 800aed8:	eb42 0303 	adc.w	r3, r2, r3
 800aedc:	647b      	str	r3, [r7, #68]	@ 0x44
 800aede:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800aee2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800aee6:	f7f5 feff 	bl	8000ce8 <__aeabi_uldivmod>
 800aeea:	4602      	mov	r2, r0
 800aeec:	460b      	mov	r3, r1
 800aeee:	4611      	mov	r1, r2
 800aef0:	4b3b      	ldr	r3, [pc, #236]	@ (800afe0 <UART_SetConfig+0x2d4>)
 800aef2:	fba3 2301 	umull	r2, r3, r3, r1
 800aef6:	095b      	lsrs	r3, r3, #5
 800aef8:	2264      	movs	r2, #100	@ 0x64
 800aefa:	fb02 f303 	mul.w	r3, r2, r3
 800aefe:	1acb      	subs	r3, r1, r3
 800af00:	00db      	lsls	r3, r3, #3
 800af02:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800af06:	4b36      	ldr	r3, [pc, #216]	@ (800afe0 <UART_SetConfig+0x2d4>)
 800af08:	fba3 2302 	umull	r2, r3, r3, r2
 800af0c:	095b      	lsrs	r3, r3, #5
 800af0e:	005b      	lsls	r3, r3, #1
 800af10:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800af14:	441c      	add	r4, r3
 800af16:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800af1a:	2200      	movs	r2, #0
 800af1c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800af20:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800af24:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800af28:	4642      	mov	r2, r8
 800af2a:	464b      	mov	r3, r9
 800af2c:	1891      	adds	r1, r2, r2
 800af2e:	63b9      	str	r1, [r7, #56]	@ 0x38
 800af30:	415b      	adcs	r3, r3
 800af32:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800af34:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800af38:	4641      	mov	r1, r8
 800af3a:	1851      	adds	r1, r2, r1
 800af3c:	6339      	str	r1, [r7, #48]	@ 0x30
 800af3e:	4649      	mov	r1, r9
 800af40:	414b      	adcs	r3, r1
 800af42:	637b      	str	r3, [r7, #52]	@ 0x34
 800af44:	f04f 0200 	mov.w	r2, #0
 800af48:	f04f 0300 	mov.w	r3, #0
 800af4c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800af50:	4659      	mov	r1, fp
 800af52:	00cb      	lsls	r3, r1, #3
 800af54:	4651      	mov	r1, sl
 800af56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800af5a:	4651      	mov	r1, sl
 800af5c:	00ca      	lsls	r2, r1, #3
 800af5e:	4610      	mov	r0, r2
 800af60:	4619      	mov	r1, r3
 800af62:	4603      	mov	r3, r0
 800af64:	4642      	mov	r2, r8
 800af66:	189b      	adds	r3, r3, r2
 800af68:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800af6c:	464b      	mov	r3, r9
 800af6e:	460a      	mov	r2, r1
 800af70:	eb42 0303 	adc.w	r3, r2, r3
 800af74:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800af78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800af7c:	685b      	ldr	r3, [r3, #4]
 800af7e:	2200      	movs	r2, #0
 800af80:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800af84:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800af88:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800af8c:	460b      	mov	r3, r1
 800af8e:	18db      	adds	r3, r3, r3
 800af90:	62bb      	str	r3, [r7, #40]	@ 0x28
 800af92:	4613      	mov	r3, r2
 800af94:	eb42 0303 	adc.w	r3, r2, r3
 800af98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800af9a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800af9e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800afa2:	f7f5 fea1 	bl	8000ce8 <__aeabi_uldivmod>
 800afa6:	4602      	mov	r2, r0
 800afa8:	460b      	mov	r3, r1
 800afaa:	4b0d      	ldr	r3, [pc, #52]	@ (800afe0 <UART_SetConfig+0x2d4>)
 800afac:	fba3 1302 	umull	r1, r3, r3, r2
 800afb0:	095b      	lsrs	r3, r3, #5
 800afb2:	2164      	movs	r1, #100	@ 0x64
 800afb4:	fb01 f303 	mul.w	r3, r1, r3
 800afb8:	1ad3      	subs	r3, r2, r3
 800afba:	00db      	lsls	r3, r3, #3
 800afbc:	3332      	adds	r3, #50	@ 0x32
 800afbe:	4a08      	ldr	r2, [pc, #32]	@ (800afe0 <UART_SetConfig+0x2d4>)
 800afc0:	fba2 2303 	umull	r2, r3, r2, r3
 800afc4:	095b      	lsrs	r3, r3, #5
 800afc6:	f003 0207 	and.w	r2, r3, #7
 800afca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	4422      	add	r2, r4
 800afd2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800afd4:	e106      	b.n	800b1e4 <UART_SetConfig+0x4d8>
 800afd6:	bf00      	nop
 800afd8:	40011000 	.word	0x40011000
 800afdc:	40011400 	.word	0x40011400
 800afe0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800afe4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800afe8:	2200      	movs	r2, #0
 800afea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800afee:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800aff2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800aff6:	4642      	mov	r2, r8
 800aff8:	464b      	mov	r3, r9
 800affa:	1891      	adds	r1, r2, r2
 800affc:	6239      	str	r1, [r7, #32]
 800affe:	415b      	adcs	r3, r3
 800b000:	627b      	str	r3, [r7, #36]	@ 0x24
 800b002:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b006:	4641      	mov	r1, r8
 800b008:	1854      	adds	r4, r2, r1
 800b00a:	4649      	mov	r1, r9
 800b00c:	eb43 0501 	adc.w	r5, r3, r1
 800b010:	f04f 0200 	mov.w	r2, #0
 800b014:	f04f 0300 	mov.w	r3, #0
 800b018:	00eb      	lsls	r3, r5, #3
 800b01a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b01e:	00e2      	lsls	r2, r4, #3
 800b020:	4614      	mov	r4, r2
 800b022:	461d      	mov	r5, r3
 800b024:	4643      	mov	r3, r8
 800b026:	18e3      	adds	r3, r4, r3
 800b028:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b02c:	464b      	mov	r3, r9
 800b02e:	eb45 0303 	adc.w	r3, r5, r3
 800b032:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b036:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b03a:	685b      	ldr	r3, [r3, #4]
 800b03c:	2200      	movs	r2, #0
 800b03e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b042:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800b046:	f04f 0200 	mov.w	r2, #0
 800b04a:	f04f 0300 	mov.w	r3, #0
 800b04e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800b052:	4629      	mov	r1, r5
 800b054:	008b      	lsls	r3, r1, #2
 800b056:	4621      	mov	r1, r4
 800b058:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b05c:	4621      	mov	r1, r4
 800b05e:	008a      	lsls	r2, r1, #2
 800b060:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800b064:	f7f5 fe40 	bl	8000ce8 <__aeabi_uldivmod>
 800b068:	4602      	mov	r2, r0
 800b06a:	460b      	mov	r3, r1
 800b06c:	4b60      	ldr	r3, [pc, #384]	@ (800b1f0 <UART_SetConfig+0x4e4>)
 800b06e:	fba3 2302 	umull	r2, r3, r3, r2
 800b072:	095b      	lsrs	r3, r3, #5
 800b074:	011c      	lsls	r4, r3, #4
 800b076:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b07a:	2200      	movs	r2, #0
 800b07c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b080:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800b084:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800b088:	4642      	mov	r2, r8
 800b08a:	464b      	mov	r3, r9
 800b08c:	1891      	adds	r1, r2, r2
 800b08e:	61b9      	str	r1, [r7, #24]
 800b090:	415b      	adcs	r3, r3
 800b092:	61fb      	str	r3, [r7, #28]
 800b094:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b098:	4641      	mov	r1, r8
 800b09a:	1851      	adds	r1, r2, r1
 800b09c:	6139      	str	r1, [r7, #16]
 800b09e:	4649      	mov	r1, r9
 800b0a0:	414b      	adcs	r3, r1
 800b0a2:	617b      	str	r3, [r7, #20]
 800b0a4:	f04f 0200 	mov.w	r2, #0
 800b0a8:	f04f 0300 	mov.w	r3, #0
 800b0ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b0b0:	4659      	mov	r1, fp
 800b0b2:	00cb      	lsls	r3, r1, #3
 800b0b4:	4651      	mov	r1, sl
 800b0b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b0ba:	4651      	mov	r1, sl
 800b0bc:	00ca      	lsls	r2, r1, #3
 800b0be:	4610      	mov	r0, r2
 800b0c0:	4619      	mov	r1, r3
 800b0c2:	4603      	mov	r3, r0
 800b0c4:	4642      	mov	r2, r8
 800b0c6:	189b      	adds	r3, r3, r2
 800b0c8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b0cc:	464b      	mov	r3, r9
 800b0ce:	460a      	mov	r2, r1
 800b0d0:	eb42 0303 	adc.w	r3, r2, r3
 800b0d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b0d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b0dc:	685b      	ldr	r3, [r3, #4]
 800b0de:	2200      	movs	r2, #0
 800b0e0:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b0e2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800b0e4:	f04f 0200 	mov.w	r2, #0
 800b0e8:	f04f 0300 	mov.w	r3, #0
 800b0ec:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800b0f0:	4649      	mov	r1, r9
 800b0f2:	008b      	lsls	r3, r1, #2
 800b0f4:	4641      	mov	r1, r8
 800b0f6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b0fa:	4641      	mov	r1, r8
 800b0fc:	008a      	lsls	r2, r1, #2
 800b0fe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800b102:	f7f5 fdf1 	bl	8000ce8 <__aeabi_uldivmod>
 800b106:	4602      	mov	r2, r0
 800b108:	460b      	mov	r3, r1
 800b10a:	4611      	mov	r1, r2
 800b10c:	4b38      	ldr	r3, [pc, #224]	@ (800b1f0 <UART_SetConfig+0x4e4>)
 800b10e:	fba3 2301 	umull	r2, r3, r3, r1
 800b112:	095b      	lsrs	r3, r3, #5
 800b114:	2264      	movs	r2, #100	@ 0x64
 800b116:	fb02 f303 	mul.w	r3, r2, r3
 800b11a:	1acb      	subs	r3, r1, r3
 800b11c:	011b      	lsls	r3, r3, #4
 800b11e:	3332      	adds	r3, #50	@ 0x32
 800b120:	4a33      	ldr	r2, [pc, #204]	@ (800b1f0 <UART_SetConfig+0x4e4>)
 800b122:	fba2 2303 	umull	r2, r3, r2, r3
 800b126:	095b      	lsrs	r3, r3, #5
 800b128:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b12c:	441c      	add	r4, r3
 800b12e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b132:	2200      	movs	r2, #0
 800b134:	673b      	str	r3, [r7, #112]	@ 0x70
 800b136:	677a      	str	r2, [r7, #116]	@ 0x74
 800b138:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800b13c:	4642      	mov	r2, r8
 800b13e:	464b      	mov	r3, r9
 800b140:	1891      	adds	r1, r2, r2
 800b142:	60b9      	str	r1, [r7, #8]
 800b144:	415b      	adcs	r3, r3
 800b146:	60fb      	str	r3, [r7, #12]
 800b148:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b14c:	4641      	mov	r1, r8
 800b14e:	1851      	adds	r1, r2, r1
 800b150:	6039      	str	r1, [r7, #0]
 800b152:	4649      	mov	r1, r9
 800b154:	414b      	adcs	r3, r1
 800b156:	607b      	str	r3, [r7, #4]
 800b158:	f04f 0200 	mov.w	r2, #0
 800b15c:	f04f 0300 	mov.w	r3, #0
 800b160:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b164:	4659      	mov	r1, fp
 800b166:	00cb      	lsls	r3, r1, #3
 800b168:	4651      	mov	r1, sl
 800b16a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b16e:	4651      	mov	r1, sl
 800b170:	00ca      	lsls	r2, r1, #3
 800b172:	4610      	mov	r0, r2
 800b174:	4619      	mov	r1, r3
 800b176:	4603      	mov	r3, r0
 800b178:	4642      	mov	r2, r8
 800b17a:	189b      	adds	r3, r3, r2
 800b17c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b17e:	464b      	mov	r3, r9
 800b180:	460a      	mov	r2, r1
 800b182:	eb42 0303 	adc.w	r3, r2, r3
 800b186:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b18c:	685b      	ldr	r3, [r3, #4]
 800b18e:	2200      	movs	r2, #0
 800b190:	663b      	str	r3, [r7, #96]	@ 0x60
 800b192:	667a      	str	r2, [r7, #100]	@ 0x64
 800b194:	f04f 0200 	mov.w	r2, #0
 800b198:	f04f 0300 	mov.w	r3, #0
 800b19c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800b1a0:	4649      	mov	r1, r9
 800b1a2:	008b      	lsls	r3, r1, #2
 800b1a4:	4641      	mov	r1, r8
 800b1a6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b1aa:	4641      	mov	r1, r8
 800b1ac:	008a      	lsls	r2, r1, #2
 800b1ae:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800b1b2:	f7f5 fd99 	bl	8000ce8 <__aeabi_uldivmod>
 800b1b6:	4602      	mov	r2, r0
 800b1b8:	460b      	mov	r3, r1
 800b1ba:	4b0d      	ldr	r3, [pc, #52]	@ (800b1f0 <UART_SetConfig+0x4e4>)
 800b1bc:	fba3 1302 	umull	r1, r3, r3, r2
 800b1c0:	095b      	lsrs	r3, r3, #5
 800b1c2:	2164      	movs	r1, #100	@ 0x64
 800b1c4:	fb01 f303 	mul.w	r3, r1, r3
 800b1c8:	1ad3      	subs	r3, r2, r3
 800b1ca:	011b      	lsls	r3, r3, #4
 800b1cc:	3332      	adds	r3, #50	@ 0x32
 800b1ce:	4a08      	ldr	r2, [pc, #32]	@ (800b1f0 <UART_SetConfig+0x4e4>)
 800b1d0:	fba2 2303 	umull	r2, r3, r2, r3
 800b1d4:	095b      	lsrs	r3, r3, #5
 800b1d6:	f003 020f 	and.w	r2, r3, #15
 800b1da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b1de:	681b      	ldr	r3, [r3, #0]
 800b1e0:	4422      	add	r2, r4
 800b1e2:	609a      	str	r2, [r3, #8]
}
 800b1e4:	bf00      	nop
 800b1e6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800b1ea:	46bd      	mov	sp, r7
 800b1ec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b1f0:	51eb851f 	.word	0x51eb851f

0800b1f4 <__cvt>:
 800b1f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b1f8:	ec57 6b10 	vmov	r6, r7, d0
 800b1fc:	2f00      	cmp	r7, #0
 800b1fe:	460c      	mov	r4, r1
 800b200:	4619      	mov	r1, r3
 800b202:	463b      	mov	r3, r7
 800b204:	bfbb      	ittet	lt
 800b206:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b20a:	461f      	movlt	r7, r3
 800b20c:	2300      	movge	r3, #0
 800b20e:	232d      	movlt	r3, #45	@ 0x2d
 800b210:	700b      	strb	r3, [r1, #0]
 800b212:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b214:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b218:	4691      	mov	r9, r2
 800b21a:	f023 0820 	bic.w	r8, r3, #32
 800b21e:	bfbc      	itt	lt
 800b220:	4632      	movlt	r2, r6
 800b222:	4616      	movlt	r6, r2
 800b224:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b228:	d005      	beq.n	800b236 <__cvt+0x42>
 800b22a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b22e:	d100      	bne.n	800b232 <__cvt+0x3e>
 800b230:	3401      	adds	r4, #1
 800b232:	2102      	movs	r1, #2
 800b234:	e000      	b.n	800b238 <__cvt+0x44>
 800b236:	2103      	movs	r1, #3
 800b238:	ab03      	add	r3, sp, #12
 800b23a:	9301      	str	r3, [sp, #4]
 800b23c:	ab02      	add	r3, sp, #8
 800b23e:	9300      	str	r3, [sp, #0]
 800b240:	ec47 6b10 	vmov	d0, r6, r7
 800b244:	4653      	mov	r3, sl
 800b246:	4622      	mov	r2, r4
 800b248:	f000 ff6e 	bl	800c128 <_dtoa_r>
 800b24c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b250:	4605      	mov	r5, r0
 800b252:	d119      	bne.n	800b288 <__cvt+0x94>
 800b254:	f019 0f01 	tst.w	r9, #1
 800b258:	d00e      	beq.n	800b278 <__cvt+0x84>
 800b25a:	eb00 0904 	add.w	r9, r0, r4
 800b25e:	2200      	movs	r2, #0
 800b260:	2300      	movs	r3, #0
 800b262:	4630      	mov	r0, r6
 800b264:	4639      	mov	r1, r7
 800b266:	f7f5 fc2f 	bl	8000ac8 <__aeabi_dcmpeq>
 800b26a:	b108      	cbz	r0, 800b270 <__cvt+0x7c>
 800b26c:	f8cd 900c 	str.w	r9, [sp, #12]
 800b270:	2230      	movs	r2, #48	@ 0x30
 800b272:	9b03      	ldr	r3, [sp, #12]
 800b274:	454b      	cmp	r3, r9
 800b276:	d31e      	bcc.n	800b2b6 <__cvt+0xc2>
 800b278:	9b03      	ldr	r3, [sp, #12]
 800b27a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b27c:	1b5b      	subs	r3, r3, r5
 800b27e:	4628      	mov	r0, r5
 800b280:	6013      	str	r3, [r2, #0]
 800b282:	b004      	add	sp, #16
 800b284:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b288:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b28c:	eb00 0904 	add.w	r9, r0, r4
 800b290:	d1e5      	bne.n	800b25e <__cvt+0x6a>
 800b292:	7803      	ldrb	r3, [r0, #0]
 800b294:	2b30      	cmp	r3, #48	@ 0x30
 800b296:	d10a      	bne.n	800b2ae <__cvt+0xba>
 800b298:	2200      	movs	r2, #0
 800b29a:	2300      	movs	r3, #0
 800b29c:	4630      	mov	r0, r6
 800b29e:	4639      	mov	r1, r7
 800b2a0:	f7f5 fc12 	bl	8000ac8 <__aeabi_dcmpeq>
 800b2a4:	b918      	cbnz	r0, 800b2ae <__cvt+0xba>
 800b2a6:	f1c4 0401 	rsb	r4, r4, #1
 800b2aa:	f8ca 4000 	str.w	r4, [sl]
 800b2ae:	f8da 3000 	ldr.w	r3, [sl]
 800b2b2:	4499      	add	r9, r3
 800b2b4:	e7d3      	b.n	800b25e <__cvt+0x6a>
 800b2b6:	1c59      	adds	r1, r3, #1
 800b2b8:	9103      	str	r1, [sp, #12]
 800b2ba:	701a      	strb	r2, [r3, #0]
 800b2bc:	e7d9      	b.n	800b272 <__cvt+0x7e>

0800b2be <__exponent>:
 800b2be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b2c0:	2900      	cmp	r1, #0
 800b2c2:	bfba      	itte	lt
 800b2c4:	4249      	neglt	r1, r1
 800b2c6:	232d      	movlt	r3, #45	@ 0x2d
 800b2c8:	232b      	movge	r3, #43	@ 0x2b
 800b2ca:	2909      	cmp	r1, #9
 800b2cc:	7002      	strb	r2, [r0, #0]
 800b2ce:	7043      	strb	r3, [r0, #1]
 800b2d0:	dd29      	ble.n	800b326 <__exponent+0x68>
 800b2d2:	f10d 0307 	add.w	r3, sp, #7
 800b2d6:	461d      	mov	r5, r3
 800b2d8:	270a      	movs	r7, #10
 800b2da:	461a      	mov	r2, r3
 800b2dc:	fbb1 f6f7 	udiv	r6, r1, r7
 800b2e0:	fb07 1416 	mls	r4, r7, r6, r1
 800b2e4:	3430      	adds	r4, #48	@ 0x30
 800b2e6:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b2ea:	460c      	mov	r4, r1
 800b2ec:	2c63      	cmp	r4, #99	@ 0x63
 800b2ee:	f103 33ff 	add.w	r3, r3, #4294967295
 800b2f2:	4631      	mov	r1, r6
 800b2f4:	dcf1      	bgt.n	800b2da <__exponent+0x1c>
 800b2f6:	3130      	adds	r1, #48	@ 0x30
 800b2f8:	1e94      	subs	r4, r2, #2
 800b2fa:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b2fe:	1c41      	adds	r1, r0, #1
 800b300:	4623      	mov	r3, r4
 800b302:	42ab      	cmp	r3, r5
 800b304:	d30a      	bcc.n	800b31c <__exponent+0x5e>
 800b306:	f10d 0309 	add.w	r3, sp, #9
 800b30a:	1a9b      	subs	r3, r3, r2
 800b30c:	42ac      	cmp	r4, r5
 800b30e:	bf88      	it	hi
 800b310:	2300      	movhi	r3, #0
 800b312:	3302      	adds	r3, #2
 800b314:	4403      	add	r3, r0
 800b316:	1a18      	subs	r0, r3, r0
 800b318:	b003      	add	sp, #12
 800b31a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b31c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b320:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b324:	e7ed      	b.n	800b302 <__exponent+0x44>
 800b326:	2330      	movs	r3, #48	@ 0x30
 800b328:	3130      	adds	r1, #48	@ 0x30
 800b32a:	7083      	strb	r3, [r0, #2]
 800b32c:	70c1      	strb	r1, [r0, #3]
 800b32e:	1d03      	adds	r3, r0, #4
 800b330:	e7f1      	b.n	800b316 <__exponent+0x58>
	...

0800b334 <_printf_float>:
 800b334:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b338:	b08d      	sub	sp, #52	@ 0x34
 800b33a:	460c      	mov	r4, r1
 800b33c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b340:	4616      	mov	r6, r2
 800b342:	461f      	mov	r7, r3
 800b344:	4605      	mov	r5, r0
 800b346:	f000 fdef 	bl	800bf28 <_localeconv_r>
 800b34a:	6803      	ldr	r3, [r0, #0]
 800b34c:	9304      	str	r3, [sp, #16]
 800b34e:	4618      	mov	r0, r3
 800b350:	f7f4 ff8e 	bl	8000270 <strlen>
 800b354:	2300      	movs	r3, #0
 800b356:	930a      	str	r3, [sp, #40]	@ 0x28
 800b358:	f8d8 3000 	ldr.w	r3, [r8]
 800b35c:	9005      	str	r0, [sp, #20]
 800b35e:	3307      	adds	r3, #7
 800b360:	f023 0307 	bic.w	r3, r3, #7
 800b364:	f103 0208 	add.w	r2, r3, #8
 800b368:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b36c:	f8d4 b000 	ldr.w	fp, [r4]
 800b370:	f8c8 2000 	str.w	r2, [r8]
 800b374:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b378:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b37c:	9307      	str	r3, [sp, #28]
 800b37e:	f8cd 8018 	str.w	r8, [sp, #24]
 800b382:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b386:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b38a:	4b9c      	ldr	r3, [pc, #624]	@ (800b5fc <_printf_float+0x2c8>)
 800b38c:	f04f 32ff 	mov.w	r2, #4294967295
 800b390:	f7f5 fbcc 	bl	8000b2c <__aeabi_dcmpun>
 800b394:	bb70      	cbnz	r0, 800b3f4 <_printf_float+0xc0>
 800b396:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b39a:	4b98      	ldr	r3, [pc, #608]	@ (800b5fc <_printf_float+0x2c8>)
 800b39c:	f04f 32ff 	mov.w	r2, #4294967295
 800b3a0:	f7f5 fba6 	bl	8000af0 <__aeabi_dcmple>
 800b3a4:	bb30      	cbnz	r0, 800b3f4 <_printf_float+0xc0>
 800b3a6:	2200      	movs	r2, #0
 800b3a8:	2300      	movs	r3, #0
 800b3aa:	4640      	mov	r0, r8
 800b3ac:	4649      	mov	r1, r9
 800b3ae:	f7f5 fb95 	bl	8000adc <__aeabi_dcmplt>
 800b3b2:	b110      	cbz	r0, 800b3ba <_printf_float+0x86>
 800b3b4:	232d      	movs	r3, #45	@ 0x2d
 800b3b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b3ba:	4a91      	ldr	r2, [pc, #580]	@ (800b600 <_printf_float+0x2cc>)
 800b3bc:	4b91      	ldr	r3, [pc, #580]	@ (800b604 <_printf_float+0x2d0>)
 800b3be:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b3c2:	bf8c      	ite	hi
 800b3c4:	4690      	movhi	r8, r2
 800b3c6:	4698      	movls	r8, r3
 800b3c8:	2303      	movs	r3, #3
 800b3ca:	6123      	str	r3, [r4, #16]
 800b3cc:	f02b 0304 	bic.w	r3, fp, #4
 800b3d0:	6023      	str	r3, [r4, #0]
 800b3d2:	f04f 0900 	mov.w	r9, #0
 800b3d6:	9700      	str	r7, [sp, #0]
 800b3d8:	4633      	mov	r3, r6
 800b3da:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b3dc:	4621      	mov	r1, r4
 800b3de:	4628      	mov	r0, r5
 800b3e0:	f000 f9d2 	bl	800b788 <_printf_common>
 800b3e4:	3001      	adds	r0, #1
 800b3e6:	f040 808d 	bne.w	800b504 <_printf_float+0x1d0>
 800b3ea:	f04f 30ff 	mov.w	r0, #4294967295
 800b3ee:	b00d      	add	sp, #52	@ 0x34
 800b3f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3f4:	4642      	mov	r2, r8
 800b3f6:	464b      	mov	r3, r9
 800b3f8:	4640      	mov	r0, r8
 800b3fa:	4649      	mov	r1, r9
 800b3fc:	f7f5 fb96 	bl	8000b2c <__aeabi_dcmpun>
 800b400:	b140      	cbz	r0, 800b414 <_printf_float+0xe0>
 800b402:	464b      	mov	r3, r9
 800b404:	2b00      	cmp	r3, #0
 800b406:	bfbc      	itt	lt
 800b408:	232d      	movlt	r3, #45	@ 0x2d
 800b40a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b40e:	4a7e      	ldr	r2, [pc, #504]	@ (800b608 <_printf_float+0x2d4>)
 800b410:	4b7e      	ldr	r3, [pc, #504]	@ (800b60c <_printf_float+0x2d8>)
 800b412:	e7d4      	b.n	800b3be <_printf_float+0x8a>
 800b414:	6863      	ldr	r3, [r4, #4]
 800b416:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b41a:	9206      	str	r2, [sp, #24]
 800b41c:	1c5a      	adds	r2, r3, #1
 800b41e:	d13b      	bne.n	800b498 <_printf_float+0x164>
 800b420:	2306      	movs	r3, #6
 800b422:	6063      	str	r3, [r4, #4]
 800b424:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b428:	2300      	movs	r3, #0
 800b42a:	6022      	str	r2, [r4, #0]
 800b42c:	9303      	str	r3, [sp, #12]
 800b42e:	ab0a      	add	r3, sp, #40	@ 0x28
 800b430:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b434:	ab09      	add	r3, sp, #36	@ 0x24
 800b436:	9300      	str	r3, [sp, #0]
 800b438:	6861      	ldr	r1, [r4, #4]
 800b43a:	ec49 8b10 	vmov	d0, r8, r9
 800b43e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b442:	4628      	mov	r0, r5
 800b444:	f7ff fed6 	bl	800b1f4 <__cvt>
 800b448:	9b06      	ldr	r3, [sp, #24]
 800b44a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b44c:	2b47      	cmp	r3, #71	@ 0x47
 800b44e:	4680      	mov	r8, r0
 800b450:	d129      	bne.n	800b4a6 <_printf_float+0x172>
 800b452:	1cc8      	adds	r0, r1, #3
 800b454:	db02      	blt.n	800b45c <_printf_float+0x128>
 800b456:	6863      	ldr	r3, [r4, #4]
 800b458:	4299      	cmp	r1, r3
 800b45a:	dd41      	ble.n	800b4e0 <_printf_float+0x1ac>
 800b45c:	f1aa 0a02 	sub.w	sl, sl, #2
 800b460:	fa5f fa8a 	uxtb.w	sl, sl
 800b464:	3901      	subs	r1, #1
 800b466:	4652      	mov	r2, sl
 800b468:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b46c:	9109      	str	r1, [sp, #36]	@ 0x24
 800b46e:	f7ff ff26 	bl	800b2be <__exponent>
 800b472:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b474:	1813      	adds	r3, r2, r0
 800b476:	2a01      	cmp	r2, #1
 800b478:	4681      	mov	r9, r0
 800b47a:	6123      	str	r3, [r4, #16]
 800b47c:	dc02      	bgt.n	800b484 <_printf_float+0x150>
 800b47e:	6822      	ldr	r2, [r4, #0]
 800b480:	07d2      	lsls	r2, r2, #31
 800b482:	d501      	bpl.n	800b488 <_printf_float+0x154>
 800b484:	3301      	adds	r3, #1
 800b486:	6123      	str	r3, [r4, #16]
 800b488:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	d0a2      	beq.n	800b3d6 <_printf_float+0xa2>
 800b490:	232d      	movs	r3, #45	@ 0x2d
 800b492:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b496:	e79e      	b.n	800b3d6 <_printf_float+0xa2>
 800b498:	9a06      	ldr	r2, [sp, #24]
 800b49a:	2a47      	cmp	r2, #71	@ 0x47
 800b49c:	d1c2      	bne.n	800b424 <_printf_float+0xf0>
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d1c0      	bne.n	800b424 <_printf_float+0xf0>
 800b4a2:	2301      	movs	r3, #1
 800b4a4:	e7bd      	b.n	800b422 <_printf_float+0xee>
 800b4a6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b4aa:	d9db      	bls.n	800b464 <_printf_float+0x130>
 800b4ac:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b4b0:	d118      	bne.n	800b4e4 <_printf_float+0x1b0>
 800b4b2:	2900      	cmp	r1, #0
 800b4b4:	6863      	ldr	r3, [r4, #4]
 800b4b6:	dd0b      	ble.n	800b4d0 <_printf_float+0x19c>
 800b4b8:	6121      	str	r1, [r4, #16]
 800b4ba:	b913      	cbnz	r3, 800b4c2 <_printf_float+0x18e>
 800b4bc:	6822      	ldr	r2, [r4, #0]
 800b4be:	07d0      	lsls	r0, r2, #31
 800b4c0:	d502      	bpl.n	800b4c8 <_printf_float+0x194>
 800b4c2:	3301      	adds	r3, #1
 800b4c4:	440b      	add	r3, r1
 800b4c6:	6123      	str	r3, [r4, #16]
 800b4c8:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b4ca:	f04f 0900 	mov.w	r9, #0
 800b4ce:	e7db      	b.n	800b488 <_printf_float+0x154>
 800b4d0:	b913      	cbnz	r3, 800b4d8 <_printf_float+0x1a4>
 800b4d2:	6822      	ldr	r2, [r4, #0]
 800b4d4:	07d2      	lsls	r2, r2, #31
 800b4d6:	d501      	bpl.n	800b4dc <_printf_float+0x1a8>
 800b4d8:	3302      	adds	r3, #2
 800b4da:	e7f4      	b.n	800b4c6 <_printf_float+0x192>
 800b4dc:	2301      	movs	r3, #1
 800b4de:	e7f2      	b.n	800b4c6 <_printf_float+0x192>
 800b4e0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b4e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b4e6:	4299      	cmp	r1, r3
 800b4e8:	db05      	blt.n	800b4f6 <_printf_float+0x1c2>
 800b4ea:	6823      	ldr	r3, [r4, #0]
 800b4ec:	6121      	str	r1, [r4, #16]
 800b4ee:	07d8      	lsls	r0, r3, #31
 800b4f0:	d5ea      	bpl.n	800b4c8 <_printf_float+0x194>
 800b4f2:	1c4b      	adds	r3, r1, #1
 800b4f4:	e7e7      	b.n	800b4c6 <_printf_float+0x192>
 800b4f6:	2900      	cmp	r1, #0
 800b4f8:	bfd4      	ite	le
 800b4fa:	f1c1 0202 	rsble	r2, r1, #2
 800b4fe:	2201      	movgt	r2, #1
 800b500:	4413      	add	r3, r2
 800b502:	e7e0      	b.n	800b4c6 <_printf_float+0x192>
 800b504:	6823      	ldr	r3, [r4, #0]
 800b506:	055a      	lsls	r2, r3, #21
 800b508:	d407      	bmi.n	800b51a <_printf_float+0x1e6>
 800b50a:	6923      	ldr	r3, [r4, #16]
 800b50c:	4642      	mov	r2, r8
 800b50e:	4631      	mov	r1, r6
 800b510:	4628      	mov	r0, r5
 800b512:	47b8      	blx	r7
 800b514:	3001      	adds	r0, #1
 800b516:	d12b      	bne.n	800b570 <_printf_float+0x23c>
 800b518:	e767      	b.n	800b3ea <_printf_float+0xb6>
 800b51a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b51e:	f240 80dd 	bls.w	800b6dc <_printf_float+0x3a8>
 800b522:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b526:	2200      	movs	r2, #0
 800b528:	2300      	movs	r3, #0
 800b52a:	f7f5 facd 	bl	8000ac8 <__aeabi_dcmpeq>
 800b52e:	2800      	cmp	r0, #0
 800b530:	d033      	beq.n	800b59a <_printf_float+0x266>
 800b532:	4a37      	ldr	r2, [pc, #220]	@ (800b610 <_printf_float+0x2dc>)
 800b534:	2301      	movs	r3, #1
 800b536:	4631      	mov	r1, r6
 800b538:	4628      	mov	r0, r5
 800b53a:	47b8      	blx	r7
 800b53c:	3001      	adds	r0, #1
 800b53e:	f43f af54 	beq.w	800b3ea <_printf_float+0xb6>
 800b542:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b546:	4543      	cmp	r3, r8
 800b548:	db02      	blt.n	800b550 <_printf_float+0x21c>
 800b54a:	6823      	ldr	r3, [r4, #0]
 800b54c:	07d8      	lsls	r0, r3, #31
 800b54e:	d50f      	bpl.n	800b570 <_printf_float+0x23c>
 800b550:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b554:	4631      	mov	r1, r6
 800b556:	4628      	mov	r0, r5
 800b558:	47b8      	blx	r7
 800b55a:	3001      	adds	r0, #1
 800b55c:	f43f af45 	beq.w	800b3ea <_printf_float+0xb6>
 800b560:	f04f 0900 	mov.w	r9, #0
 800b564:	f108 38ff 	add.w	r8, r8, #4294967295
 800b568:	f104 0a1a 	add.w	sl, r4, #26
 800b56c:	45c8      	cmp	r8, r9
 800b56e:	dc09      	bgt.n	800b584 <_printf_float+0x250>
 800b570:	6823      	ldr	r3, [r4, #0]
 800b572:	079b      	lsls	r3, r3, #30
 800b574:	f100 8103 	bmi.w	800b77e <_printf_float+0x44a>
 800b578:	68e0      	ldr	r0, [r4, #12]
 800b57a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b57c:	4298      	cmp	r0, r3
 800b57e:	bfb8      	it	lt
 800b580:	4618      	movlt	r0, r3
 800b582:	e734      	b.n	800b3ee <_printf_float+0xba>
 800b584:	2301      	movs	r3, #1
 800b586:	4652      	mov	r2, sl
 800b588:	4631      	mov	r1, r6
 800b58a:	4628      	mov	r0, r5
 800b58c:	47b8      	blx	r7
 800b58e:	3001      	adds	r0, #1
 800b590:	f43f af2b 	beq.w	800b3ea <_printf_float+0xb6>
 800b594:	f109 0901 	add.w	r9, r9, #1
 800b598:	e7e8      	b.n	800b56c <_printf_float+0x238>
 800b59a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	dc39      	bgt.n	800b614 <_printf_float+0x2e0>
 800b5a0:	4a1b      	ldr	r2, [pc, #108]	@ (800b610 <_printf_float+0x2dc>)
 800b5a2:	2301      	movs	r3, #1
 800b5a4:	4631      	mov	r1, r6
 800b5a6:	4628      	mov	r0, r5
 800b5a8:	47b8      	blx	r7
 800b5aa:	3001      	adds	r0, #1
 800b5ac:	f43f af1d 	beq.w	800b3ea <_printf_float+0xb6>
 800b5b0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b5b4:	ea59 0303 	orrs.w	r3, r9, r3
 800b5b8:	d102      	bne.n	800b5c0 <_printf_float+0x28c>
 800b5ba:	6823      	ldr	r3, [r4, #0]
 800b5bc:	07d9      	lsls	r1, r3, #31
 800b5be:	d5d7      	bpl.n	800b570 <_printf_float+0x23c>
 800b5c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b5c4:	4631      	mov	r1, r6
 800b5c6:	4628      	mov	r0, r5
 800b5c8:	47b8      	blx	r7
 800b5ca:	3001      	adds	r0, #1
 800b5cc:	f43f af0d 	beq.w	800b3ea <_printf_float+0xb6>
 800b5d0:	f04f 0a00 	mov.w	sl, #0
 800b5d4:	f104 0b1a 	add.w	fp, r4, #26
 800b5d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5da:	425b      	negs	r3, r3
 800b5dc:	4553      	cmp	r3, sl
 800b5de:	dc01      	bgt.n	800b5e4 <_printf_float+0x2b0>
 800b5e0:	464b      	mov	r3, r9
 800b5e2:	e793      	b.n	800b50c <_printf_float+0x1d8>
 800b5e4:	2301      	movs	r3, #1
 800b5e6:	465a      	mov	r2, fp
 800b5e8:	4631      	mov	r1, r6
 800b5ea:	4628      	mov	r0, r5
 800b5ec:	47b8      	blx	r7
 800b5ee:	3001      	adds	r0, #1
 800b5f0:	f43f aefb 	beq.w	800b3ea <_printf_float+0xb6>
 800b5f4:	f10a 0a01 	add.w	sl, sl, #1
 800b5f8:	e7ee      	b.n	800b5d8 <_printf_float+0x2a4>
 800b5fa:	bf00      	nop
 800b5fc:	7fefffff 	.word	0x7fefffff
 800b600:	0800f988 	.word	0x0800f988
 800b604:	0800f984 	.word	0x0800f984
 800b608:	0800f990 	.word	0x0800f990
 800b60c:	0800f98c 	.word	0x0800f98c
 800b610:	0800f994 	.word	0x0800f994
 800b614:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b616:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b61a:	4553      	cmp	r3, sl
 800b61c:	bfa8      	it	ge
 800b61e:	4653      	movge	r3, sl
 800b620:	2b00      	cmp	r3, #0
 800b622:	4699      	mov	r9, r3
 800b624:	dc36      	bgt.n	800b694 <_printf_float+0x360>
 800b626:	f04f 0b00 	mov.w	fp, #0
 800b62a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b62e:	f104 021a 	add.w	r2, r4, #26
 800b632:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b634:	9306      	str	r3, [sp, #24]
 800b636:	eba3 0309 	sub.w	r3, r3, r9
 800b63a:	455b      	cmp	r3, fp
 800b63c:	dc31      	bgt.n	800b6a2 <_printf_float+0x36e>
 800b63e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b640:	459a      	cmp	sl, r3
 800b642:	dc3a      	bgt.n	800b6ba <_printf_float+0x386>
 800b644:	6823      	ldr	r3, [r4, #0]
 800b646:	07da      	lsls	r2, r3, #31
 800b648:	d437      	bmi.n	800b6ba <_printf_float+0x386>
 800b64a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b64c:	ebaa 0903 	sub.w	r9, sl, r3
 800b650:	9b06      	ldr	r3, [sp, #24]
 800b652:	ebaa 0303 	sub.w	r3, sl, r3
 800b656:	4599      	cmp	r9, r3
 800b658:	bfa8      	it	ge
 800b65a:	4699      	movge	r9, r3
 800b65c:	f1b9 0f00 	cmp.w	r9, #0
 800b660:	dc33      	bgt.n	800b6ca <_printf_float+0x396>
 800b662:	f04f 0800 	mov.w	r8, #0
 800b666:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b66a:	f104 0b1a 	add.w	fp, r4, #26
 800b66e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b670:	ebaa 0303 	sub.w	r3, sl, r3
 800b674:	eba3 0309 	sub.w	r3, r3, r9
 800b678:	4543      	cmp	r3, r8
 800b67a:	f77f af79 	ble.w	800b570 <_printf_float+0x23c>
 800b67e:	2301      	movs	r3, #1
 800b680:	465a      	mov	r2, fp
 800b682:	4631      	mov	r1, r6
 800b684:	4628      	mov	r0, r5
 800b686:	47b8      	blx	r7
 800b688:	3001      	adds	r0, #1
 800b68a:	f43f aeae 	beq.w	800b3ea <_printf_float+0xb6>
 800b68e:	f108 0801 	add.w	r8, r8, #1
 800b692:	e7ec      	b.n	800b66e <_printf_float+0x33a>
 800b694:	4642      	mov	r2, r8
 800b696:	4631      	mov	r1, r6
 800b698:	4628      	mov	r0, r5
 800b69a:	47b8      	blx	r7
 800b69c:	3001      	adds	r0, #1
 800b69e:	d1c2      	bne.n	800b626 <_printf_float+0x2f2>
 800b6a0:	e6a3      	b.n	800b3ea <_printf_float+0xb6>
 800b6a2:	2301      	movs	r3, #1
 800b6a4:	4631      	mov	r1, r6
 800b6a6:	4628      	mov	r0, r5
 800b6a8:	9206      	str	r2, [sp, #24]
 800b6aa:	47b8      	blx	r7
 800b6ac:	3001      	adds	r0, #1
 800b6ae:	f43f ae9c 	beq.w	800b3ea <_printf_float+0xb6>
 800b6b2:	9a06      	ldr	r2, [sp, #24]
 800b6b4:	f10b 0b01 	add.w	fp, fp, #1
 800b6b8:	e7bb      	b.n	800b632 <_printf_float+0x2fe>
 800b6ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b6be:	4631      	mov	r1, r6
 800b6c0:	4628      	mov	r0, r5
 800b6c2:	47b8      	blx	r7
 800b6c4:	3001      	adds	r0, #1
 800b6c6:	d1c0      	bne.n	800b64a <_printf_float+0x316>
 800b6c8:	e68f      	b.n	800b3ea <_printf_float+0xb6>
 800b6ca:	9a06      	ldr	r2, [sp, #24]
 800b6cc:	464b      	mov	r3, r9
 800b6ce:	4442      	add	r2, r8
 800b6d0:	4631      	mov	r1, r6
 800b6d2:	4628      	mov	r0, r5
 800b6d4:	47b8      	blx	r7
 800b6d6:	3001      	adds	r0, #1
 800b6d8:	d1c3      	bne.n	800b662 <_printf_float+0x32e>
 800b6da:	e686      	b.n	800b3ea <_printf_float+0xb6>
 800b6dc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b6e0:	f1ba 0f01 	cmp.w	sl, #1
 800b6e4:	dc01      	bgt.n	800b6ea <_printf_float+0x3b6>
 800b6e6:	07db      	lsls	r3, r3, #31
 800b6e8:	d536      	bpl.n	800b758 <_printf_float+0x424>
 800b6ea:	2301      	movs	r3, #1
 800b6ec:	4642      	mov	r2, r8
 800b6ee:	4631      	mov	r1, r6
 800b6f0:	4628      	mov	r0, r5
 800b6f2:	47b8      	blx	r7
 800b6f4:	3001      	adds	r0, #1
 800b6f6:	f43f ae78 	beq.w	800b3ea <_printf_float+0xb6>
 800b6fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b6fe:	4631      	mov	r1, r6
 800b700:	4628      	mov	r0, r5
 800b702:	47b8      	blx	r7
 800b704:	3001      	adds	r0, #1
 800b706:	f43f ae70 	beq.w	800b3ea <_printf_float+0xb6>
 800b70a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b70e:	2200      	movs	r2, #0
 800b710:	2300      	movs	r3, #0
 800b712:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b716:	f7f5 f9d7 	bl	8000ac8 <__aeabi_dcmpeq>
 800b71a:	b9c0      	cbnz	r0, 800b74e <_printf_float+0x41a>
 800b71c:	4653      	mov	r3, sl
 800b71e:	f108 0201 	add.w	r2, r8, #1
 800b722:	4631      	mov	r1, r6
 800b724:	4628      	mov	r0, r5
 800b726:	47b8      	blx	r7
 800b728:	3001      	adds	r0, #1
 800b72a:	d10c      	bne.n	800b746 <_printf_float+0x412>
 800b72c:	e65d      	b.n	800b3ea <_printf_float+0xb6>
 800b72e:	2301      	movs	r3, #1
 800b730:	465a      	mov	r2, fp
 800b732:	4631      	mov	r1, r6
 800b734:	4628      	mov	r0, r5
 800b736:	47b8      	blx	r7
 800b738:	3001      	adds	r0, #1
 800b73a:	f43f ae56 	beq.w	800b3ea <_printf_float+0xb6>
 800b73e:	f108 0801 	add.w	r8, r8, #1
 800b742:	45d0      	cmp	r8, sl
 800b744:	dbf3      	blt.n	800b72e <_printf_float+0x3fa>
 800b746:	464b      	mov	r3, r9
 800b748:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b74c:	e6df      	b.n	800b50e <_printf_float+0x1da>
 800b74e:	f04f 0800 	mov.w	r8, #0
 800b752:	f104 0b1a 	add.w	fp, r4, #26
 800b756:	e7f4      	b.n	800b742 <_printf_float+0x40e>
 800b758:	2301      	movs	r3, #1
 800b75a:	4642      	mov	r2, r8
 800b75c:	e7e1      	b.n	800b722 <_printf_float+0x3ee>
 800b75e:	2301      	movs	r3, #1
 800b760:	464a      	mov	r2, r9
 800b762:	4631      	mov	r1, r6
 800b764:	4628      	mov	r0, r5
 800b766:	47b8      	blx	r7
 800b768:	3001      	adds	r0, #1
 800b76a:	f43f ae3e 	beq.w	800b3ea <_printf_float+0xb6>
 800b76e:	f108 0801 	add.w	r8, r8, #1
 800b772:	68e3      	ldr	r3, [r4, #12]
 800b774:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b776:	1a5b      	subs	r3, r3, r1
 800b778:	4543      	cmp	r3, r8
 800b77a:	dcf0      	bgt.n	800b75e <_printf_float+0x42a>
 800b77c:	e6fc      	b.n	800b578 <_printf_float+0x244>
 800b77e:	f04f 0800 	mov.w	r8, #0
 800b782:	f104 0919 	add.w	r9, r4, #25
 800b786:	e7f4      	b.n	800b772 <_printf_float+0x43e>

0800b788 <_printf_common>:
 800b788:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b78c:	4616      	mov	r6, r2
 800b78e:	4698      	mov	r8, r3
 800b790:	688a      	ldr	r2, [r1, #8]
 800b792:	690b      	ldr	r3, [r1, #16]
 800b794:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b798:	4293      	cmp	r3, r2
 800b79a:	bfb8      	it	lt
 800b79c:	4613      	movlt	r3, r2
 800b79e:	6033      	str	r3, [r6, #0]
 800b7a0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b7a4:	4607      	mov	r7, r0
 800b7a6:	460c      	mov	r4, r1
 800b7a8:	b10a      	cbz	r2, 800b7ae <_printf_common+0x26>
 800b7aa:	3301      	adds	r3, #1
 800b7ac:	6033      	str	r3, [r6, #0]
 800b7ae:	6823      	ldr	r3, [r4, #0]
 800b7b0:	0699      	lsls	r1, r3, #26
 800b7b2:	bf42      	ittt	mi
 800b7b4:	6833      	ldrmi	r3, [r6, #0]
 800b7b6:	3302      	addmi	r3, #2
 800b7b8:	6033      	strmi	r3, [r6, #0]
 800b7ba:	6825      	ldr	r5, [r4, #0]
 800b7bc:	f015 0506 	ands.w	r5, r5, #6
 800b7c0:	d106      	bne.n	800b7d0 <_printf_common+0x48>
 800b7c2:	f104 0a19 	add.w	sl, r4, #25
 800b7c6:	68e3      	ldr	r3, [r4, #12]
 800b7c8:	6832      	ldr	r2, [r6, #0]
 800b7ca:	1a9b      	subs	r3, r3, r2
 800b7cc:	42ab      	cmp	r3, r5
 800b7ce:	dc26      	bgt.n	800b81e <_printf_common+0x96>
 800b7d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b7d4:	6822      	ldr	r2, [r4, #0]
 800b7d6:	3b00      	subs	r3, #0
 800b7d8:	bf18      	it	ne
 800b7da:	2301      	movne	r3, #1
 800b7dc:	0692      	lsls	r2, r2, #26
 800b7de:	d42b      	bmi.n	800b838 <_printf_common+0xb0>
 800b7e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b7e4:	4641      	mov	r1, r8
 800b7e6:	4638      	mov	r0, r7
 800b7e8:	47c8      	blx	r9
 800b7ea:	3001      	adds	r0, #1
 800b7ec:	d01e      	beq.n	800b82c <_printf_common+0xa4>
 800b7ee:	6823      	ldr	r3, [r4, #0]
 800b7f0:	6922      	ldr	r2, [r4, #16]
 800b7f2:	f003 0306 	and.w	r3, r3, #6
 800b7f6:	2b04      	cmp	r3, #4
 800b7f8:	bf02      	ittt	eq
 800b7fa:	68e5      	ldreq	r5, [r4, #12]
 800b7fc:	6833      	ldreq	r3, [r6, #0]
 800b7fe:	1aed      	subeq	r5, r5, r3
 800b800:	68a3      	ldr	r3, [r4, #8]
 800b802:	bf0c      	ite	eq
 800b804:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b808:	2500      	movne	r5, #0
 800b80a:	4293      	cmp	r3, r2
 800b80c:	bfc4      	itt	gt
 800b80e:	1a9b      	subgt	r3, r3, r2
 800b810:	18ed      	addgt	r5, r5, r3
 800b812:	2600      	movs	r6, #0
 800b814:	341a      	adds	r4, #26
 800b816:	42b5      	cmp	r5, r6
 800b818:	d11a      	bne.n	800b850 <_printf_common+0xc8>
 800b81a:	2000      	movs	r0, #0
 800b81c:	e008      	b.n	800b830 <_printf_common+0xa8>
 800b81e:	2301      	movs	r3, #1
 800b820:	4652      	mov	r2, sl
 800b822:	4641      	mov	r1, r8
 800b824:	4638      	mov	r0, r7
 800b826:	47c8      	blx	r9
 800b828:	3001      	adds	r0, #1
 800b82a:	d103      	bne.n	800b834 <_printf_common+0xac>
 800b82c:	f04f 30ff 	mov.w	r0, #4294967295
 800b830:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b834:	3501      	adds	r5, #1
 800b836:	e7c6      	b.n	800b7c6 <_printf_common+0x3e>
 800b838:	18e1      	adds	r1, r4, r3
 800b83a:	1c5a      	adds	r2, r3, #1
 800b83c:	2030      	movs	r0, #48	@ 0x30
 800b83e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b842:	4422      	add	r2, r4
 800b844:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b848:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b84c:	3302      	adds	r3, #2
 800b84e:	e7c7      	b.n	800b7e0 <_printf_common+0x58>
 800b850:	2301      	movs	r3, #1
 800b852:	4622      	mov	r2, r4
 800b854:	4641      	mov	r1, r8
 800b856:	4638      	mov	r0, r7
 800b858:	47c8      	blx	r9
 800b85a:	3001      	adds	r0, #1
 800b85c:	d0e6      	beq.n	800b82c <_printf_common+0xa4>
 800b85e:	3601      	adds	r6, #1
 800b860:	e7d9      	b.n	800b816 <_printf_common+0x8e>
	...

0800b864 <_printf_i>:
 800b864:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b868:	7e0f      	ldrb	r7, [r1, #24]
 800b86a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b86c:	2f78      	cmp	r7, #120	@ 0x78
 800b86e:	4691      	mov	r9, r2
 800b870:	4680      	mov	r8, r0
 800b872:	460c      	mov	r4, r1
 800b874:	469a      	mov	sl, r3
 800b876:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b87a:	d807      	bhi.n	800b88c <_printf_i+0x28>
 800b87c:	2f62      	cmp	r7, #98	@ 0x62
 800b87e:	d80a      	bhi.n	800b896 <_printf_i+0x32>
 800b880:	2f00      	cmp	r7, #0
 800b882:	f000 80d1 	beq.w	800ba28 <_printf_i+0x1c4>
 800b886:	2f58      	cmp	r7, #88	@ 0x58
 800b888:	f000 80b8 	beq.w	800b9fc <_printf_i+0x198>
 800b88c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b890:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b894:	e03a      	b.n	800b90c <_printf_i+0xa8>
 800b896:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b89a:	2b15      	cmp	r3, #21
 800b89c:	d8f6      	bhi.n	800b88c <_printf_i+0x28>
 800b89e:	a101      	add	r1, pc, #4	@ (adr r1, 800b8a4 <_printf_i+0x40>)
 800b8a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b8a4:	0800b8fd 	.word	0x0800b8fd
 800b8a8:	0800b911 	.word	0x0800b911
 800b8ac:	0800b88d 	.word	0x0800b88d
 800b8b0:	0800b88d 	.word	0x0800b88d
 800b8b4:	0800b88d 	.word	0x0800b88d
 800b8b8:	0800b88d 	.word	0x0800b88d
 800b8bc:	0800b911 	.word	0x0800b911
 800b8c0:	0800b88d 	.word	0x0800b88d
 800b8c4:	0800b88d 	.word	0x0800b88d
 800b8c8:	0800b88d 	.word	0x0800b88d
 800b8cc:	0800b88d 	.word	0x0800b88d
 800b8d0:	0800ba0f 	.word	0x0800ba0f
 800b8d4:	0800b93b 	.word	0x0800b93b
 800b8d8:	0800b9c9 	.word	0x0800b9c9
 800b8dc:	0800b88d 	.word	0x0800b88d
 800b8e0:	0800b88d 	.word	0x0800b88d
 800b8e4:	0800ba31 	.word	0x0800ba31
 800b8e8:	0800b88d 	.word	0x0800b88d
 800b8ec:	0800b93b 	.word	0x0800b93b
 800b8f0:	0800b88d 	.word	0x0800b88d
 800b8f4:	0800b88d 	.word	0x0800b88d
 800b8f8:	0800b9d1 	.word	0x0800b9d1
 800b8fc:	6833      	ldr	r3, [r6, #0]
 800b8fe:	1d1a      	adds	r2, r3, #4
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	6032      	str	r2, [r6, #0]
 800b904:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b908:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b90c:	2301      	movs	r3, #1
 800b90e:	e09c      	b.n	800ba4a <_printf_i+0x1e6>
 800b910:	6833      	ldr	r3, [r6, #0]
 800b912:	6820      	ldr	r0, [r4, #0]
 800b914:	1d19      	adds	r1, r3, #4
 800b916:	6031      	str	r1, [r6, #0]
 800b918:	0606      	lsls	r6, r0, #24
 800b91a:	d501      	bpl.n	800b920 <_printf_i+0xbc>
 800b91c:	681d      	ldr	r5, [r3, #0]
 800b91e:	e003      	b.n	800b928 <_printf_i+0xc4>
 800b920:	0645      	lsls	r5, r0, #25
 800b922:	d5fb      	bpl.n	800b91c <_printf_i+0xb8>
 800b924:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b928:	2d00      	cmp	r5, #0
 800b92a:	da03      	bge.n	800b934 <_printf_i+0xd0>
 800b92c:	232d      	movs	r3, #45	@ 0x2d
 800b92e:	426d      	negs	r5, r5
 800b930:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b934:	4858      	ldr	r0, [pc, #352]	@ (800ba98 <_printf_i+0x234>)
 800b936:	230a      	movs	r3, #10
 800b938:	e011      	b.n	800b95e <_printf_i+0xfa>
 800b93a:	6821      	ldr	r1, [r4, #0]
 800b93c:	6833      	ldr	r3, [r6, #0]
 800b93e:	0608      	lsls	r0, r1, #24
 800b940:	f853 5b04 	ldr.w	r5, [r3], #4
 800b944:	d402      	bmi.n	800b94c <_printf_i+0xe8>
 800b946:	0649      	lsls	r1, r1, #25
 800b948:	bf48      	it	mi
 800b94a:	b2ad      	uxthmi	r5, r5
 800b94c:	2f6f      	cmp	r7, #111	@ 0x6f
 800b94e:	4852      	ldr	r0, [pc, #328]	@ (800ba98 <_printf_i+0x234>)
 800b950:	6033      	str	r3, [r6, #0]
 800b952:	bf14      	ite	ne
 800b954:	230a      	movne	r3, #10
 800b956:	2308      	moveq	r3, #8
 800b958:	2100      	movs	r1, #0
 800b95a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b95e:	6866      	ldr	r6, [r4, #4]
 800b960:	60a6      	str	r6, [r4, #8]
 800b962:	2e00      	cmp	r6, #0
 800b964:	db05      	blt.n	800b972 <_printf_i+0x10e>
 800b966:	6821      	ldr	r1, [r4, #0]
 800b968:	432e      	orrs	r6, r5
 800b96a:	f021 0104 	bic.w	r1, r1, #4
 800b96e:	6021      	str	r1, [r4, #0]
 800b970:	d04b      	beq.n	800ba0a <_printf_i+0x1a6>
 800b972:	4616      	mov	r6, r2
 800b974:	fbb5 f1f3 	udiv	r1, r5, r3
 800b978:	fb03 5711 	mls	r7, r3, r1, r5
 800b97c:	5dc7      	ldrb	r7, [r0, r7]
 800b97e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b982:	462f      	mov	r7, r5
 800b984:	42bb      	cmp	r3, r7
 800b986:	460d      	mov	r5, r1
 800b988:	d9f4      	bls.n	800b974 <_printf_i+0x110>
 800b98a:	2b08      	cmp	r3, #8
 800b98c:	d10b      	bne.n	800b9a6 <_printf_i+0x142>
 800b98e:	6823      	ldr	r3, [r4, #0]
 800b990:	07df      	lsls	r7, r3, #31
 800b992:	d508      	bpl.n	800b9a6 <_printf_i+0x142>
 800b994:	6923      	ldr	r3, [r4, #16]
 800b996:	6861      	ldr	r1, [r4, #4]
 800b998:	4299      	cmp	r1, r3
 800b99a:	bfde      	ittt	le
 800b99c:	2330      	movle	r3, #48	@ 0x30
 800b99e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b9a2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b9a6:	1b92      	subs	r2, r2, r6
 800b9a8:	6122      	str	r2, [r4, #16]
 800b9aa:	f8cd a000 	str.w	sl, [sp]
 800b9ae:	464b      	mov	r3, r9
 800b9b0:	aa03      	add	r2, sp, #12
 800b9b2:	4621      	mov	r1, r4
 800b9b4:	4640      	mov	r0, r8
 800b9b6:	f7ff fee7 	bl	800b788 <_printf_common>
 800b9ba:	3001      	adds	r0, #1
 800b9bc:	d14a      	bne.n	800ba54 <_printf_i+0x1f0>
 800b9be:	f04f 30ff 	mov.w	r0, #4294967295
 800b9c2:	b004      	add	sp, #16
 800b9c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9c8:	6823      	ldr	r3, [r4, #0]
 800b9ca:	f043 0320 	orr.w	r3, r3, #32
 800b9ce:	6023      	str	r3, [r4, #0]
 800b9d0:	4832      	ldr	r0, [pc, #200]	@ (800ba9c <_printf_i+0x238>)
 800b9d2:	2778      	movs	r7, #120	@ 0x78
 800b9d4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b9d8:	6823      	ldr	r3, [r4, #0]
 800b9da:	6831      	ldr	r1, [r6, #0]
 800b9dc:	061f      	lsls	r7, r3, #24
 800b9de:	f851 5b04 	ldr.w	r5, [r1], #4
 800b9e2:	d402      	bmi.n	800b9ea <_printf_i+0x186>
 800b9e4:	065f      	lsls	r7, r3, #25
 800b9e6:	bf48      	it	mi
 800b9e8:	b2ad      	uxthmi	r5, r5
 800b9ea:	6031      	str	r1, [r6, #0]
 800b9ec:	07d9      	lsls	r1, r3, #31
 800b9ee:	bf44      	itt	mi
 800b9f0:	f043 0320 	orrmi.w	r3, r3, #32
 800b9f4:	6023      	strmi	r3, [r4, #0]
 800b9f6:	b11d      	cbz	r5, 800ba00 <_printf_i+0x19c>
 800b9f8:	2310      	movs	r3, #16
 800b9fa:	e7ad      	b.n	800b958 <_printf_i+0xf4>
 800b9fc:	4826      	ldr	r0, [pc, #152]	@ (800ba98 <_printf_i+0x234>)
 800b9fe:	e7e9      	b.n	800b9d4 <_printf_i+0x170>
 800ba00:	6823      	ldr	r3, [r4, #0]
 800ba02:	f023 0320 	bic.w	r3, r3, #32
 800ba06:	6023      	str	r3, [r4, #0]
 800ba08:	e7f6      	b.n	800b9f8 <_printf_i+0x194>
 800ba0a:	4616      	mov	r6, r2
 800ba0c:	e7bd      	b.n	800b98a <_printf_i+0x126>
 800ba0e:	6833      	ldr	r3, [r6, #0]
 800ba10:	6825      	ldr	r5, [r4, #0]
 800ba12:	6961      	ldr	r1, [r4, #20]
 800ba14:	1d18      	adds	r0, r3, #4
 800ba16:	6030      	str	r0, [r6, #0]
 800ba18:	062e      	lsls	r6, r5, #24
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	d501      	bpl.n	800ba22 <_printf_i+0x1be>
 800ba1e:	6019      	str	r1, [r3, #0]
 800ba20:	e002      	b.n	800ba28 <_printf_i+0x1c4>
 800ba22:	0668      	lsls	r0, r5, #25
 800ba24:	d5fb      	bpl.n	800ba1e <_printf_i+0x1ba>
 800ba26:	8019      	strh	r1, [r3, #0]
 800ba28:	2300      	movs	r3, #0
 800ba2a:	6123      	str	r3, [r4, #16]
 800ba2c:	4616      	mov	r6, r2
 800ba2e:	e7bc      	b.n	800b9aa <_printf_i+0x146>
 800ba30:	6833      	ldr	r3, [r6, #0]
 800ba32:	1d1a      	adds	r2, r3, #4
 800ba34:	6032      	str	r2, [r6, #0]
 800ba36:	681e      	ldr	r6, [r3, #0]
 800ba38:	6862      	ldr	r2, [r4, #4]
 800ba3a:	2100      	movs	r1, #0
 800ba3c:	4630      	mov	r0, r6
 800ba3e:	f7f4 fbc7 	bl	80001d0 <memchr>
 800ba42:	b108      	cbz	r0, 800ba48 <_printf_i+0x1e4>
 800ba44:	1b80      	subs	r0, r0, r6
 800ba46:	6060      	str	r0, [r4, #4]
 800ba48:	6863      	ldr	r3, [r4, #4]
 800ba4a:	6123      	str	r3, [r4, #16]
 800ba4c:	2300      	movs	r3, #0
 800ba4e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ba52:	e7aa      	b.n	800b9aa <_printf_i+0x146>
 800ba54:	6923      	ldr	r3, [r4, #16]
 800ba56:	4632      	mov	r2, r6
 800ba58:	4649      	mov	r1, r9
 800ba5a:	4640      	mov	r0, r8
 800ba5c:	47d0      	blx	sl
 800ba5e:	3001      	adds	r0, #1
 800ba60:	d0ad      	beq.n	800b9be <_printf_i+0x15a>
 800ba62:	6823      	ldr	r3, [r4, #0]
 800ba64:	079b      	lsls	r3, r3, #30
 800ba66:	d413      	bmi.n	800ba90 <_printf_i+0x22c>
 800ba68:	68e0      	ldr	r0, [r4, #12]
 800ba6a:	9b03      	ldr	r3, [sp, #12]
 800ba6c:	4298      	cmp	r0, r3
 800ba6e:	bfb8      	it	lt
 800ba70:	4618      	movlt	r0, r3
 800ba72:	e7a6      	b.n	800b9c2 <_printf_i+0x15e>
 800ba74:	2301      	movs	r3, #1
 800ba76:	4632      	mov	r2, r6
 800ba78:	4649      	mov	r1, r9
 800ba7a:	4640      	mov	r0, r8
 800ba7c:	47d0      	blx	sl
 800ba7e:	3001      	adds	r0, #1
 800ba80:	d09d      	beq.n	800b9be <_printf_i+0x15a>
 800ba82:	3501      	adds	r5, #1
 800ba84:	68e3      	ldr	r3, [r4, #12]
 800ba86:	9903      	ldr	r1, [sp, #12]
 800ba88:	1a5b      	subs	r3, r3, r1
 800ba8a:	42ab      	cmp	r3, r5
 800ba8c:	dcf2      	bgt.n	800ba74 <_printf_i+0x210>
 800ba8e:	e7eb      	b.n	800ba68 <_printf_i+0x204>
 800ba90:	2500      	movs	r5, #0
 800ba92:	f104 0619 	add.w	r6, r4, #25
 800ba96:	e7f5      	b.n	800ba84 <_printf_i+0x220>
 800ba98:	0800f996 	.word	0x0800f996
 800ba9c:	0800f9a7 	.word	0x0800f9a7

0800baa0 <std>:
 800baa0:	2300      	movs	r3, #0
 800baa2:	b510      	push	{r4, lr}
 800baa4:	4604      	mov	r4, r0
 800baa6:	e9c0 3300 	strd	r3, r3, [r0]
 800baaa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800baae:	6083      	str	r3, [r0, #8]
 800bab0:	8181      	strh	r1, [r0, #12]
 800bab2:	6643      	str	r3, [r0, #100]	@ 0x64
 800bab4:	81c2      	strh	r2, [r0, #14]
 800bab6:	6183      	str	r3, [r0, #24]
 800bab8:	4619      	mov	r1, r3
 800baba:	2208      	movs	r2, #8
 800babc:	305c      	adds	r0, #92	@ 0x5c
 800babe:	f000 fa2b 	bl	800bf18 <memset>
 800bac2:	4b0d      	ldr	r3, [pc, #52]	@ (800baf8 <std+0x58>)
 800bac4:	6263      	str	r3, [r4, #36]	@ 0x24
 800bac6:	4b0d      	ldr	r3, [pc, #52]	@ (800bafc <std+0x5c>)
 800bac8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800baca:	4b0d      	ldr	r3, [pc, #52]	@ (800bb00 <std+0x60>)
 800bacc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bace:	4b0d      	ldr	r3, [pc, #52]	@ (800bb04 <std+0x64>)
 800bad0:	6323      	str	r3, [r4, #48]	@ 0x30
 800bad2:	4b0d      	ldr	r3, [pc, #52]	@ (800bb08 <std+0x68>)
 800bad4:	6224      	str	r4, [r4, #32]
 800bad6:	429c      	cmp	r4, r3
 800bad8:	d006      	beq.n	800bae8 <std+0x48>
 800bada:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800bade:	4294      	cmp	r4, r2
 800bae0:	d002      	beq.n	800bae8 <std+0x48>
 800bae2:	33d0      	adds	r3, #208	@ 0xd0
 800bae4:	429c      	cmp	r4, r3
 800bae6:	d105      	bne.n	800baf4 <std+0x54>
 800bae8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800baec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800baf0:	f000 ba8e 	b.w	800c010 <__retarget_lock_init_recursive>
 800baf4:	bd10      	pop	{r4, pc}
 800baf6:	bf00      	nop
 800baf8:	0800bd49 	.word	0x0800bd49
 800bafc:	0800bd6b 	.word	0x0800bd6b
 800bb00:	0800bda3 	.word	0x0800bda3
 800bb04:	0800bdc7 	.word	0x0800bdc7
 800bb08:	20000894 	.word	0x20000894

0800bb0c <stdio_exit_handler>:
 800bb0c:	4a02      	ldr	r2, [pc, #8]	@ (800bb18 <stdio_exit_handler+0xc>)
 800bb0e:	4903      	ldr	r1, [pc, #12]	@ (800bb1c <stdio_exit_handler+0x10>)
 800bb10:	4803      	ldr	r0, [pc, #12]	@ (800bb20 <stdio_exit_handler+0x14>)
 800bb12:	f000 b869 	b.w	800bbe8 <_fwalk_sglue>
 800bb16:	bf00      	nop
 800bb18:	2000008c 	.word	0x2000008c
 800bb1c:	0800dbf9 	.word	0x0800dbf9
 800bb20:	2000009c 	.word	0x2000009c

0800bb24 <cleanup_stdio>:
 800bb24:	6841      	ldr	r1, [r0, #4]
 800bb26:	4b0c      	ldr	r3, [pc, #48]	@ (800bb58 <cleanup_stdio+0x34>)
 800bb28:	4299      	cmp	r1, r3
 800bb2a:	b510      	push	{r4, lr}
 800bb2c:	4604      	mov	r4, r0
 800bb2e:	d001      	beq.n	800bb34 <cleanup_stdio+0x10>
 800bb30:	f002 f862 	bl	800dbf8 <_fflush_r>
 800bb34:	68a1      	ldr	r1, [r4, #8]
 800bb36:	4b09      	ldr	r3, [pc, #36]	@ (800bb5c <cleanup_stdio+0x38>)
 800bb38:	4299      	cmp	r1, r3
 800bb3a:	d002      	beq.n	800bb42 <cleanup_stdio+0x1e>
 800bb3c:	4620      	mov	r0, r4
 800bb3e:	f002 f85b 	bl	800dbf8 <_fflush_r>
 800bb42:	68e1      	ldr	r1, [r4, #12]
 800bb44:	4b06      	ldr	r3, [pc, #24]	@ (800bb60 <cleanup_stdio+0x3c>)
 800bb46:	4299      	cmp	r1, r3
 800bb48:	d004      	beq.n	800bb54 <cleanup_stdio+0x30>
 800bb4a:	4620      	mov	r0, r4
 800bb4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb50:	f002 b852 	b.w	800dbf8 <_fflush_r>
 800bb54:	bd10      	pop	{r4, pc}
 800bb56:	bf00      	nop
 800bb58:	20000894 	.word	0x20000894
 800bb5c:	200008fc 	.word	0x200008fc
 800bb60:	20000964 	.word	0x20000964

0800bb64 <global_stdio_init.part.0>:
 800bb64:	b510      	push	{r4, lr}
 800bb66:	4b0b      	ldr	r3, [pc, #44]	@ (800bb94 <global_stdio_init.part.0+0x30>)
 800bb68:	4c0b      	ldr	r4, [pc, #44]	@ (800bb98 <global_stdio_init.part.0+0x34>)
 800bb6a:	4a0c      	ldr	r2, [pc, #48]	@ (800bb9c <global_stdio_init.part.0+0x38>)
 800bb6c:	601a      	str	r2, [r3, #0]
 800bb6e:	4620      	mov	r0, r4
 800bb70:	2200      	movs	r2, #0
 800bb72:	2104      	movs	r1, #4
 800bb74:	f7ff ff94 	bl	800baa0 <std>
 800bb78:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bb7c:	2201      	movs	r2, #1
 800bb7e:	2109      	movs	r1, #9
 800bb80:	f7ff ff8e 	bl	800baa0 <std>
 800bb84:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bb88:	2202      	movs	r2, #2
 800bb8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb8e:	2112      	movs	r1, #18
 800bb90:	f7ff bf86 	b.w	800baa0 <std>
 800bb94:	200009cc 	.word	0x200009cc
 800bb98:	20000894 	.word	0x20000894
 800bb9c:	0800bb0d 	.word	0x0800bb0d

0800bba0 <__sfp_lock_acquire>:
 800bba0:	4801      	ldr	r0, [pc, #4]	@ (800bba8 <__sfp_lock_acquire+0x8>)
 800bba2:	f000 ba36 	b.w	800c012 <__retarget_lock_acquire_recursive>
 800bba6:	bf00      	nop
 800bba8:	200009d5 	.word	0x200009d5

0800bbac <__sfp_lock_release>:
 800bbac:	4801      	ldr	r0, [pc, #4]	@ (800bbb4 <__sfp_lock_release+0x8>)
 800bbae:	f000 ba31 	b.w	800c014 <__retarget_lock_release_recursive>
 800bbb2:	bf00      	nop
 800bbb4:	200009d5 	.word	0x200009d5

0800bbb8 <__sinit>:
 800bbb8:	b510      	push	{r4, lr}
 800bbba:	4604      	mov	r4, r0
 800bbbc:	f7ff fff0 	bl	800bba0 <__sfp_lock_acquire>
 800bbc0:	6a23      	ldr	r3, [r4, #32]
 800bbc2:	b11b      	cbz	r3, 800bbcc <__sinit+0x14>
 800bbc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bbc8:	f7ff bff0 	b.w	800bbac <__sfp_lock_release>
 800bbcc:	4b04      	ldr	r3, [pc, #16]	@ (800bbe0 <__sinit+0x28>)
 800bbce:	6223      	str	r3, [r4, #32]
 800bbd0:	4b04      	ldr	r3, [pc, #16]	@ (800bbe4 <__sinit+0x2c>)
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d1f5      	bne.n	800bbc4 <__sinit+0xc>
 800bbd8:	f7ff ffc4 	bl	800bb64 <global_stdio_init.part.0>
 800bbdc:	e7f2      	b.n	800bbc4 <__sinit+0xc>
 800bbde:	bf00      	nop
 800bbe0:	0800bb25 	.word	0x0800bb25
 800bbe4:	200009cc 	.word	0x200009cc

0800bbe8 <_fwalk_sglue>:
 800bbe8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bbec:	4607      	mov	r7, r0
 800bbee:	4688      	mov	r8, r1
 800bbf0:	4614      	mov	r4, r2
 800bbf2:	2600      	movs	r6, #0
 800bbf4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bbf8:	f1b9 0901 	subs.w	r9, r9, #1
 800bbfc:	d505      	bpl.n	800bc0a <_fwalk_sglue+0x22>
 800bbfe:	6824      	ldr	r4, [r4, #0]
 800bc00:	2c00      	cmp	r4, #0
 800bc02:	d1f7      	bne.n	800bbf4 <_fwalk_sglue+0xc>
 800bc04:	4630      	mov	r0, r6
 800bc06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc0a:	89ab      	ldrh	r3, [r5, #12]
 800bc0c:	2b01      	cmp	r3, #1
 800bc0e:	d907      	bls.n	800bc20 <_fwalk_sglue+0x38>
 800bc10:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bc14:	3301      	adds	r3, #1
 800bc16:	d003      	beq.n	800bc20 <_fwalk_sglue+0x38>
 800bc18:	4629      	mov	r1, r5
 800bc1a:	4638      	mov	r0, r7
 800bc1c:	47c0      	blx	r8
 800bc1e:	4306      	orrs	r6, r0
 800bc20:	3568      	adds	r5, #104	@ 0x68
 800bc22:	e7e9      	b.n	800bbf8 <_fwalk_sglue+0x10>

0800bc24 <iprintf>:
 800bc24:	b40f      	push	{r0, r1, r2, r3}
 800bc26:	b507      	push	{r0, r1, r2, lr}
 800bc28:	4906      	ldr	r1, [pc, #24]	@ (800bc44 <iprintf+0x20>)
 800bc2a:	ab04      	add	r3, sp, #16
 800bc2c:	6808      	ldr	r0, [r1, #0]
 800bc2e:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc32:	6881      	ldr	r1, [r0, #8]
 800bc34:	9301      	str	r3, [sp, #4]
 800bc36:	f001 fe43 	bl	800d8c0 <_vfiprintf_r>
 800bc3a:	b003      	add	sp, #12
 800bc3c:	f85d eb04 	ldr.w	lr, [sp], #4
 800bc40:	b004      	add	sp, #16
 800bc42:	4770      	bx	lr
 800bc44:	20000098 	.word	0x20000098

0800bc48 <_puts_r>:
 800bc48:	6a03      	ldr	r3, [r0, #32]
 800bc4a:	b570      	push	{r4, r5, r6, lr}
 800bc4c:	6884      	ldr	r4, [r0, #8]
 800bc4e:	4605      	mov	r5, r0
 800bc50:	460e      	mov	r6, r1
 800bc52:	b90b      	cbnz	r3, 800bc58 <_puts_r+0x10>
 800bc54:	f7ff ffb0 	bl	800bbb8 <__sinit>
 800bc58:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bc5a:	07db      	lsls	r3, r3, #31
 800bc5c:	d405      	bmi.n	800bc6a <_puts_r+0x22>
 800bc5e:	89a3      	ldrh	r3, [r4, #12]
 800bc60:	0598      	lsls	r0, r3, #22
 800bc62:	d402      	bmi.n	800bc6a <_puts_r+0x22>
 800bc64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bc66:	f000 f9d4 	bl	800c012 <__retarget_lock_acquire_recursive>
 800bc6a:	89a3      	ldrh	r3, [r4, #12]
 800bc6c:	0719      	lsls	r1, r3, #28
 800bc6e:	d502      	bpl.n	800bc76 <_puts_r+0x2e>
 800bc70:	6923      	ldr	r3, [r4, #16]
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d135      	bne.n	800bce2 <_puts_r+0x9a>
 800bc76:	4621      	mov	r1, r4
 800bc78:	4628      	mov	r0, r5
 800bc7a:	f000 f8e7 	bl	800be4c <__swsetup_r>
 800bc7e:	b380      	cbz	r0, 800bce2 <_puts_r+0x9a>
 800bc80:	f04f 35ff 	mov.w	r5, #4294967295
 800bc84:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bc86:	07da      	lsls	r2, r3, #31
 800bc88:	d405      	bmi.n	800bc96 <_puts_r+0x4e>
 800bc8a:	89a3      	ldrh	r3, [r4, #12]
 800bc8c:	059b      	lsls	r3, r3, #22
 800bc8e:	d402      	bmi.n	800bc96 <_puts_r+0x4e>
 800bc90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bc92:	f000 f9bf 	bl	800c014 <__retarget_lock_release_recursive>
 800bc96:	4628      	mov	r0, r5
 800bc98:	bd70      	pop	{r4, r5, r6, pc}
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	da04      	bge.n	800bca8 <_puts_r+0x60>
 800bc9e:	69a2      	ldr	r2, [r4, #24]
 800bca0:	429a      	cmp	r2, r3
 800bca2:	dc17      	bgt.n	800bcd4 <_puts_r+0x8c>
 800bca4:	290a      	cmp	r1, #10
 800bca6:	d015      	beq.n	800bcd4 <_puts_r+0x8c>
 800bca8:	6823      	ldr	r3, [r4, #0]
 800bcaa:	1c5a      	adds	r2, r3, #1
 800bcac:	6022      	str	r2, [r4, #0]
 800bcae:	7019      	strb	r1, [r3, #0]
 800bcb0:	68a3      	ldr	r3, [r4, #8]
 800bcb2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800bcb6:	3b01      	subs	r3, #1
 800bcb8:	60a3      	str	r3, [r4, #8]
 800bcba:	2900      	cmp	r1, #0
 800bcbc:	d1ed      	bne.n	800bc9a <_puts_r+0x52>
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	da11      	bge.n	800bce6 <_puts_r+0x9e>
 800bcc2:	4622      	mov	r2, r4
 800bcc4:	210a      	movs	r1, #10
 800bcc6:	4628      	mov	r0, r5
 800bcc8:	f000 f881 	bl	800bdce <__swbuf_r>
 800bccc:	3001      	adds	r0, #1
 800bcce:	d0d7      	beq.n	800bc80 <_puts_r+0x38>
 800bcd0:	250a      	movs	r5, #10
 800bcd2:	e7d7      	b.n	800bc84 <_puts_r+0x3c>
 800bcd4:	4622      	mov	r2, r4
 800bcd6:	4628      	mov	r0, r5
 800bcd8:	f000 f879 	bl	800bdce <__swbuf_r>
 800bcdc:	3001      	adds	r0, #1
 800bcde:	d1e7      	bne.n	800bcb0 <_puts_r+0x68>
 800bce0:	e7ce      	b.n	800bc80 <_puts_r+0x38>
 800bce2:	3e01      	subs	r6, #1
 800bce4:	e7e4      	b.n	800bcb0 <_puts_r+0x68>
 800bce6:	6823      	ldr	r3, [r4, #0]
 800bce8:	1c5a      	adds	r2, r3, #1
 800bcea:	6022      	str	r2, [r4, #0]
 800bcec:	220a      	movs	r2, #10
 800bcee:	701a      	strb	r2, [r3, #0]
 800bcf0:	e7ee      	b.n	800bcd0 <_puts_r+0x88>
	...

0800bcf4 <puts>:
 800bcf4:	4b02      	ldr	r3, [pc, #8]	@ (800bd00 <puts+0xc>)
 800bcf6:	4601      	mov	r1, r0
 800bcf8:	6818      	ldr	r0, [r3, #0]
 800bcfa:	f7ff bfa5 	b.w	800bc48 <_puts_r>
 800bcfe:	bf00      	nop
 800bd00:	20000098 	.word	0x20000098

0800bd04 <siprintf>:
 800bd04:	b40e      	push	{r1, r2, r3}
 800bd06:	b510      	push	{r4, lr}
 800bd08:	b09d      	sub	sp, #116	@ 0x74
 800bd0a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800bd0c:	9002      	str	r0, [sp, #8]
 800bd0e:	9006      	str	r0, [sp, #24]
 800bd10:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800bd14:	480a      	ldr	r0, [pc, #40]	@ (800bd40 <siprintf+0x3c>)
 800bd16:	9107      	str	r1, [sp, #28]
 800bd18:	9104      	str	r1, [sp, #16]
 800bd1a:	490a      	ldr	r1, [pc, #40]	@ (800bd44 <siprintf+0x40>)
 800bd1c:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd20:	9105      	str	r1, [sp, #20]
 800bd22:	2400      	movs	r4, #0
 800bd24:	a902      	add	r1, sp, #8
 800bd26:	6800      	ldr	r0, [r0, #0]
 800bd28:	9301      	str	r3, [sp, #4]
 800bd2a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800bd2c:	f001 fca2 	bl	800d674 <_svfiprintf_r>
 800bd30:	9b02      	ldr	r3, [sp, #8]
 800bd32:	701c      	strb	r4, [r3, #0]
 800bd34:	b01d      	add	sp, #116	@ 0x74
 800bd36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd3a:	b003      	add	sp, #12
 800bd3c:	4770      	bx	lr
 800bd3e:	bf00      	nop
 800bd40:	20000098 	.word	0x20000098
 800bd44:	ffff0208 	.word	0xffff0208

0800bd48 <__sread>:
 800bd48:	b510      	push	{r4, lr}
 800bd4a:	460c      	mov	r4, r1
 800bd4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd50:	f000 f910 	bl	800bf74 <_read_r>
 800bd54:	2800      	cmp	r0, #0
 800bd56:	bfab      	itete	ge
 800bd58:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bd5a:	89a3      	ldrhlt	r3, [r4, #12]
 800bd5c:	181b      	addge	r3, r3, r0
 800bd5e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bd62:	bfac      	ite	ge
 800bd64:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bd66:	81a3      	strhlt	r3, [r4, #12]
 800bd68:	bd10      	pop	{r4, pc}

0800bd6a <__swrite>:
 800bd6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd6e:	461f      	mov	r7, r3
 800bd70:	898b      	ldrh	r3, [r1, #12]
 800bd72:	05db      	lsls	r3, r3, #23
 800bd74:	4605      	mov	r5, r0
 800bd76:	460c      	mov	r4, r1
 800bd78:	4616      	mov	r6, r2
 800bd7a:	d505      	bpl.n	800bd88 <__swrite+0x1e>
 800bd7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd80:	2302      	movs	r3, #2
 800bd82:	2200      	movs	r2, #0
 800bd84:	f000 f8e4 	bl	800bf50 <_lseek_r>
 800bd88:	89a3      	ldrh	r3, [r4, #12]
 800bd8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bd8e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bd92:	81a3      	strh	r3, [r4, #12]
 800bd94:	4632      	mov	r2, r6
 800bd96:	463b      	mov	r3, r7
 800bd98:	4628      	mov	r0, r5
 800bd9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bd9e:	f000 b8fb 	b.w	800bf98 <_write_r>

0800bda2 <__sseek>:
 800bda2:	b510      	push	{r4, lr}
 800bda4:	460c      	mov	r4, r1
 800bda6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bdaa:	f000 f8d1 	bl	800bf50 <_lseek_r>
 800bdae:	1c43      	adds	r3, r0, #1
 800bdb0:	89a3      	ldrh	r3, [r4, #12]
 800bdb2:	bf15      	itete	ne
 800bdb4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bdb6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bdba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bdbe:	81a3      	strheq	r3, [r4, #12]
 800bdc0:	bf18      	it	ne
 800bdc2:	81a3      	strhne	r3, [r4, #12]
 800bdc4:	bd10      	pop	{r4, pc}

0800bdc6 <__sclose>:
 800bdc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bdca:	f000 b8b1 	b.w	800bf30 <_close_r>

0800bdce <__swbuf_r>:
 800bdce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdd0:	460e      	mov	r6, r1
 800bdd2:	4614      	mov	r4, r2
 800bdd4:	4605      	mov	r5, r0
 800bdd6:	b118      	cbz	r0, 800bde0 <__swbuf_r+0x12>
 800bdd8:	6a03      	ldr	r3, [r0, #32]
 800bdda:	b90b      	cbnz	r3, 800bde0 <__swbuf_r+0x12>
 800bddc:	f7ff feec 	bl	800bbb8 <__sinit>
 800bde0:	69a3      	ldr	r3, [r4, #24]
 800bde2:	60a3      	str	r3, [r4, #8]
 800bde4:	89a3      	ldrh	r3, [r4, #12]
 800bde6:	071a      	lsls	r2, r3, #28
 800bde8:	d501      	bpl.n	800bdee <__swbuf_r+0x20>
 800bdea:	6923      	ldr	r3, [r4, #16]
 800bdec:	b943      	cbnz	r3, 800be00 <__swbuf_r+0x32>
 800bdee:	4621      	mov	r1, r4
 800bdf0:	4628      	mov	r0, r5
 800bdf2:	f000 f82b 	bl	800be4c <__swsetup_r>
 800bdf6:	b118      	cbz	r0, 800be00 <__swbuf_r+0x32>
 800bdf8:	f04f 37ff 	mov.w	r7, #4294967295
 800bdfc:	4638      	mov	r0, r7
 800bdfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800be00:	6823      	ldr	r3, [r4, #0]
 800be02:	6922      	ldr	r2, [r4, #16]
 800be04:	1a98      	subs	r0, r3, r2
 800be06:	6963      	ldr	r3, [r4, #20]
 800be08:	b2f6      	uxtb	r6, r6
 800be0a:	4283      	cmp	r3, r0
 800be0c:	4637      	mov	r7, r6
 800be0e:	dc05      	bgt.n	800be1c <__swbuf_r+0x4e>
 800be10:	4621      	mov	r1, r4
 800be12:	4628      	mov	r0, r5
 800be14:	f001 fef0 	bl	800dbf8 <_fflush_r>
 800be18:	2800      	cmp	r0, #0
 800be1a:	d1ed      	bne.n	800bdf8 <__swbuf_r+0x2a>
 800be1c:	68a3      	ldr	r3, [r4, #8]
 800be1e:	3b01      	subs	r3, #1
 800be20:	60a3      	str	r3, [r4, #8]
 800be22:	6823      	ldr	r3, [r4, #0]
 800be24:	1c5a      	adds	r2, r3, #1
 800be26:	6022      	str	r2, [r4, #0]
 800be28:	701e      	strb	r6, [r3, #0]
 800be2a:	6962      	ldr	r2, [r4, #20]
 800be2c:	1c43      	adds	r3, r0, #1
 800be2e:	429a      	cmp	r2, r3
 800be30:	d004      	beq.n	800be3c <__swbuf_r+0x6e>
 800be32:	89a3      	ldrh	r3, [r4, #12]
 800be34:	07db      	lsls	r3, r3, #31
 800be36:	d5e1      	bpl.n	800bdfc <__swbuf_r+0x2e>
 800be38:	2e0a      	cmp	r6, #10
 800be3a:	d1df      	bne.n	800bdfc <__swbuf_r+0x2e>
 800be3c:	4621      	mov	r1, r4
 800be3e:	4628      	mov	r0, r5
 800be40:	f001 feda 	bl	800dbf8 <_fflush_r>
 800be44:	2800      	cmp	r0, #0
 800be46:	d0d9      	beq.n	800bdfc <__swbuf_r+0x2e>
 800be48:	e7d6      	b.n	800bdf8 <__swbuf_r+0x2a>
	...

0800be4c <__swsetup_r>:
 800be4c:	b538      	push	{r3, r4, r5, lr}
 800be4e:	4b29      	ldr	r3, [pc, #164]	@ (800bef4 <__swsetup_r+0xa8>)
 800be50:	4605      	mov	r5, r0
 800be52:	6818      	ldr	r0, [r3, #0]
 800be54:	460c      	mov	r4, r1
 800be56:	b118      	cbz	r0, 800be60 <__swsetup_r+0x14>
 800be58:	6a03      	ldr	r3, [r0, #32]
 800be5a:	b90b      	cbnz	r3, 800be60 <__swsetup_r+0x14>
 800be5c:	f7ff feac 	bl	800bbb8 <__sinit>
 800be60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be64:	0719      	lsls	r1, r3, #28
 800be66:	d422      	bmi.n	800beae <__swsetup_r+0x62>
 800be68:	06da      	lsls	r2, r3, #27
 800be6a:	d407      	bmi.n	800be7c <__swsetup_r+0x30>
 800be6c:	2209      	movs	r2, #9
 800be6e:	602a      	str	r2, [r5, #0]
 800be70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800be74:	81a3      	strh	r3, [r4, #12]
 800be76:	f04f 30ff 	mov.w	r0, #4294967295
 800be7a:	e033      	b.n	800bee4 <__swsetup_r+0x98>
 800be7c:	0758      	lsls	r0, r3, #29
 800be7e:	d512      	bpl.n	800bea6 <__swsetup_r+0x5a>
 800be80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800be82:	b141      	cbz	r1, 800be96 <__swsetup_r+0x4a>
 800be84:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800be88:	4299      	cmp	r1, r3
 800be8a:	d002      	beq.n	800be92 <__swsetup_r+0x46>
 800be8c:	4628      	mov	r0, r5
 800be8e:	f000 ff1b 	bl	800ccc8 <_free_r>
 800be92:	2300      	movs	r3, #0
 800be94:	6363      	str	r3, [r4, #52]	@ 0x34
 800be96:	89a3      	ldrh	r3, [r4, #12]
 800be98:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800be9c:	81a3      	strh	r3, [r4, #12]
 800be9e:	2300      	movs	r3, #0
 800bea0:	6063      	str	r3, [r4, #4]
 800bea2:	6923      	ldr	r3, [r4, #16]
 800bea4:	6023      	str	r3, [r4, #0]
 800bea6:	89a3      	ldrh	r3, [r4, #12]
 800bea8:	f043 0308 	orr.w	r3, r3, #8
 800beac:	81a3      	strh	r3, [r4, #12]
 800beae:	6923      	ldr	r3, [r4, #16]
 800beb0:	b94b      	cbnz	r3, 800bec6 <__swsetup_r+0x7a>
 800beb2:	89a3      	ldrh	r3, [r4, #12]
 800beb4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800beb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bebc:	d003      	beq.n	800bec6 <__swsetup_r+0x7a>
 800bebe:	4621      	mov	r1, r4
 800bec0:	4628      	mov	r0, r5
 800bec2:	f001 fee7 	bl	800dc94 <__smakebuf_r>
 800bec6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800beca:	f013 0201 	ands.w	r2, r3, #1
 800bece:	d00a      	beq.n	800bee6 <__swsetup_r+0x9a>
 800bed0:	2200      	movs	r2, #0
 800bed2:	60a2      	str	r2, [r4, #8]
 800bed4:	6962      	ldr	r2, [r4, #20]
 800bed6:	4252      	negs	r2, r2
 800bed8:	61a2      	str	r2, [r4, #24]
 800beda:	6922      	ldr	r2, [r4, #16]
 800bedc:	b942      	cbnz	r2, 800bef0 <__swsetup_r+0xa4>
 800bede:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bee2:	d1c5      	bne.n	800be70 <__swsetup_r+0x24>
 800bee4:	bd38      	pop	{r3, r4, r5, pc}
 800bee6:	0799      	lsls	r1, r3, #30
 800bee8:	bf58      	it	pl
 800beea:	6962      	ldrpl	r2, [r4, #20]
 800beec:	60a2      	str	r2, [r4, #8]
 800beee:	e7f4      	b.n	800beda <__swsetup_r+0x8e>
 800bef0:	2000      	movs	r0, #0
 800bef2:	e7f7      	b.n	800bee4 <__swsetup_r+0x98>
 800bef4:	20000098 	.word	0x20000098

0800bef8 <memcmp>:
 800bef8:	b510      	push	{r4, lr}
 800befa:	3901      	subs	r1, #1
 800befc:	4402      	add	r2, r0
 800befe:	4290      	cmp	r0, r2
 800bf00:	d101      	bne.n	800bf06 <memcmp+0xe>
 800bf02:	2000      	movs	r0, #0
 800bf04:	e005      	b.n	800bf12 <memcmp+0x1a>
 800bf06:	7803      	ldrb	r3, [r0, #0]
 800bf08:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800bf0c:	42a3      	cmp	r3, r4
 800bf0e:	d001      	beq.n	800bf14 <memcmp+0x1c>
 800bf10:	1b18      	subs	r0, r3, r4
 800bf12:	bd10      	pop	{r4, pc}
 800bf14:	3001      	adds	r0, #1
 800bf16:	e7f2      	b.n	800befe <memcmp+0x6>

0800bf18 <memset>:
 800bf18:	4402      	add	r2, r0
 800bf1a:	4603      	mov	r3, r0
 800bf1c:	4293      	cmp	r3, r2
 800bf1e:	d100      	bne.n	800bf22 <memset+0xa>
 800bf20:	4770      	bx	lr
 800bf22:	f803 1b01 	strb.w	r1, [r3], #1
 800bf26:	e7f9      	b.n	800bf1c <memset+0x4>

0800bf28 <_localeconv_r>:
 800bf28:	4800      	ldr	r0, [pc, #0]	@ (800bf2c <_localeconv_r+0x4>)
 800bf2a:	4770      	bx	lr
 800bf2c:	200001d8 	.word	0x200001d8

0800bf30 <_close_r>:
 800bf30:	b538      	push	{r3, r4, r5, lr}
 800bf32:	4d06      	ldr	r5, [pc, #24]	@ (800bf4c <_close_r+0x1c>)
 800bf34:	2300      	movs	r3, #0
 800bf36:	4604      	mov	r4, r0
 800bf38:	4608      	mov	r0, r1
 800bf3a:	602b      	str	r3, [r5, #0]
 800bf3c:	f7f9 fe24 	bl	8005b88 <_close>
 800bf40:	1c43      	adds	r3, r0, #1
 800bf42:	d102      	bne.n	800bf4a <_close_r+0x1a>
 800bf44:	682b      	ldr	r3, [r5, #0]
 800bf46:	b103      	cbz	r3, 800bf4a <_close_r+0x1a>
 800bf48:	6023      	str	r3, [r4, #0]
 800bf4a:	bd38      	pop	{r3, r4, r5, pc}
 800bf4c:	200009d0 	.word	0x200009d0

0800bf50 <_lseek_r>:
 800bf50:	b538      	push	{r3, r4, r5, lr}
 800bf52:	4d07      	ldr	r5, [pc, #28]	@ (800bf70 <_lseek_r+0x20>)
 800bf54:	4604      	mov	r4, r0
 800bf56:	4608      	mov	r0, r1
 800bf58:	4611      	mov	r1, r2
 800bf5a:	2200      	movs	r2, #0
 800bf5c:	602a      	str	r2, [r5, #0]
 800bf5e:	461a      	mov	r2, r3
 800bf60:	f7f9 fe39 	bl	8005bd6 <_lseek>
 800bf64:	1c43      	adds	r3, r0, #1
 800bf66:	d102      	bne.n	800bf6e <_lseek_r+0x1e>
 800bf68:	682b      	ldr	r3, [r5, #0]
 800bf6a:	b103      	cbz	r3, 800bf6e <_lseek_r+0x1e>
 800bf6c:	6023      	str	r3, [r4, #0]
 800bf6e:	bd38      	pop	{r3, r4, r5, pc}
 800bf70:	200009d0 	.word	0x200009d0

0800bf74 <_read_r>:
 800bf74:	b538      	push	{r3, r4, r5, lr}
 800bf76:	4d07      	ldr	r5, [pc, #28]	@ (800bf94 <_read_r+0x20>)
 800bf78:	4604      	mov	r4, r0
 800bf7a:	4608      	mov	r0, r1
 800bf7c:	4611      	mov	r1, r2
 800bf7e:	2200      	movs	r2, #0
 800bf80:	602a      	str	r2, [r5, #0]
 800bf82:	461a      	mov	r2, r3
 800bf84:	f7f9 fdc7 	bl	8005b16 <_read>
 800bf88:	1c43      	adds	r3, r0, #1
 800bf8a:	d102      	bne.n	800bf92 <_read_r+0x1e>
 800bf8c:	682b      	ldr	r3, [r5, #0]
 800bf8e:	b103      	cbz	r3, 800bf92 <_read_r+0x1e>
 800bf90:	6023      	str	r3, [r4, #0]
 800bf92:	bd38      	pop	{r3, r4, r5, pc}
 800bf94:	200009d0 	.word	0x200009d0

0800bf98 <_write_r>:
 800bf98:	b538      	push	{r3, r4, r5, lr}
 800bf9a:	4d07      	ldr	r5, [pc, #28]	@ (800bfb8 <_write_r+0x20>)
 800bf9c:	4604      	mov	r4, r0
 800bf9e:	4608      	mov	r0, r1
 800bfa0:	4611      	mov	r1, r2
 800bfa2:	2200      	movs	r2, #0
 800bfa4:	602a      	str	r2, [r5, #0]
 800bfa6:	461a      	mov	r2, r3
 800bfa8:	f7f9 fdd2 	bl	8005b50 <_write>
 800bfac:	1c43      	adds	r3, r0, #1
 800bfae:	d102      	bne.n	800bfb6 <_write_r+0x1e>
 800bfb0:	682b      	ldr	r3, [r5, #0]
 800bfb2:	b103      	cbz	r3, 800bfb6 <_write_r+0x1e>
 800bfb4:	6023      	str	r3, [r4, #0]
 800bfb6:	bd38      	pop	{r3, r4, r5, pc}
 800bfb8:	200009d0 	.word	0x200009d0

0800bfbc <__errno>:
 800bfbc:	4b01      	ldr	r3, [pc, #4]	@ (800bfc4 <__errno+0x8>)
 800bfbe:	6818      	ldr	r0, [r3, #0]
 800bfc0:	4770      	bx	lr
 800bfc2:	bf00      	nop
 800bfc4:	20000098 	.word	0x20000098

0800bfc8 <__libc_init_array>:
 800bfc8:	b570      	push	{r4, r5, r6, lr}
 800bfca:	4d0d      	ldr	r5, [pc, #52]	@ (800c000 <__libc_init_array+0x38>)
 800bfcc:	4c0d      	ldr	r4, [pc, #52]	@ (800c004 <__libc_init_array+0x3c>)
 800bfce:	1b64      	subs	r4, r4, r5
 800bfd0:	10a4      	asrs	r4, r4, #2
 800bfd2:	2600      	movs	r6, #0
 800bfd4:	42a6      	cmp	r6, r4
 800bfd6:	d109      	bne.n	800bfec <__libc_init_array+0x24>
 800bfd8:	4d0b      	ldr	r5, [pc, #44]	@ (800c008 <__libc_init_array+0x40>)
 800bfda:	4c0c      	ldr	r4, [pc, #48]	@ (800c00c <__libc_init_array+0x44>)
 800bfdc:	f002 fdae 	bl	800eb3c <_init>
 800bfe0:	1b64      	subs	r4, r4, r5
 800bfe2:	10a4      	asrs	r4, r4, #2
 800bfe4:	2600      	movs	r6, #0
 800bfe6:	42a6      	cmp	r6, r4
 800bfe8:	d105      	bne.n	800bff6 <__libc_init_array+0x2e>
 800bfea:	bd70      	pop	{r4, r5, r6, pc}
 800bfec:	f855 3b04 	ldr.w	r3, [r5], #4
 800bff0:	4798      	blx	r3
 800bff2:	3601      	adds	r6, #1
 800bff4:	e7ee      	b.n	800bfd4 <__libc_init_array+0xc>
 800bff6:	f855 3b04 	ldr.w	r3, [r5], #4
 800bffa:	4798      	blx	r3
 800bffc:	3601      	adds	r6, #1
 800bffe:	e7f2      	b.n	800bfe6 <__libc_init_array+0x1e>
 800c000:	0800fd88 	.word	0x0800fd88
 800c004:	0800fd88 	.word	0x0800fd88
 800c008:	0800fd88 	.word	0x0800fd88
 800c00c:	0800fd8c 	.word	0x0800fd8c

0800c010 <__retarget_lock_init_recursive>:
 800c010:	4770      	bx	lr

0800c012 <__retarget_lock_acquire_recursive>:
 800c012:	4770      	bx	lr

0800c014 <__retarget_lock_release_recursive>:
 800c014:	4770      	bx	lr

0800c016 <quorem>:
 800c016:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c01a:	6903      	ldr	r3, [r0, #16]
 800c01c:	690c      	ldr	r4, [r1, #16]
 800c01e:	42a3      	cmp	r3, r4
 800c020:	4607      	mov	r7, r0
 800c022:	db7e      	blt.n	800c122 <quorem+0x10c>
 800c024:	3c01      	subs	r4, #1
 800c026:	f101 0814 	add.w	r8, r1, #20
 800c02a:	00a3      	lsls	r3, r4, #2
 800c02c:	f100 0514 	add.w	r5, r0, #20
 800c030:	9300      	str	r3, [sp, #0]
 800c032:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c036:	9301      	str	r3, [sp, #4]
 800c038:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c03c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c040:	3301      	adds	r3, #1
 800c042:	429a      	cmp	r2, r3
 800c044:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c048:	fbb2 f6f3 	udiv	r6, r2, r3
 800c04c:	d32e      	bcc.n	800c0ac <quorem+0x96>
 800c04e:	f04f 0a00 	mov.w	sl, #0
 800c052:	46c4      	mov	ip, r8
 800c054:	46ae      	mov	lr, r5
 800c056:	46d3      	mov	fp, sl
 800c058:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c05c:	b298      	uxth	r0, r3
 800c05e:	fb06 a000 	mla	r0, r6, r0, sl
 800c062:	0c02      	lsrs	r2, r0, #16
 800c064:	0c1b      	lsrs	r3, r3, #16
 800c066:	fb06 2303 	mla	r3, r6, r3, r2
 800c06a:	f8de 2000 	ldr.w	r2, [lr]
 800c06e:	b280      	uxth	r0, r0
 800c070:	b292      	uxth	r2, r2
 800c072:	1a12      	subs	r2, r2, r0
 800c074:	445a      	add	r2, fp
 800c076:	f8de 0000 	ldr.w	r0, [lr]
 800c07a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c07e:	b29b      	uxth	r3, r3
 800c080:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c084:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c088:	b292      	uxth	r2, r2
 800c08a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c08e:	45e1      	cmp	r9, ip
 800c090:	f84e 2b04 	str.w	r2, [lr], #4
 800c094:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c098:	d2de      	bcs.n	800c058 <quorem+0x42>
 800c09a:	9b00      	ldr	r3, [sp, #0]
 800c09c:	58eb      	ldr	r3, [r5, r3]
 800c09e:	b92b      	cbnz	r3, 800c0ac <quorem+0x96>
 800c0a0:	9b01      	ldr	r3, [sp, #4]
 800c0a2:	3b04      	subs	r3, #4
 800c0a4:	429d      	cmp	r5, r3
 800c0a6:	461a      	mov	r2, r3
 800c0a8:	d32f      	bcc.n	800c10a <quorem+0xf4>
 800c0aa:	613c      	str	r4, [r7, #16]
 800c0ac:	4638      	mov	r0, r7
 800c0ae:	f001 f97d 	bl	800d3ac <__mcmp>
 800c0b2:	2800      	cmp	r0, #0
 800c0b4:	db25      	blt.n	800c102 <quorem+0xec>
 800c0b6:	4629      	mov	r1, r5
 800c0b8:	2000      	movs	r0, #0
 800c0ba:	f858 2b04 	ldr.w	r2, [r8], #4
 800c0be:	f8d1 c000 	ldr.w	ip, [r1]
 800c0c2:	fa1f fe82 	uxth.w	lr, r2
 800c0c6:	fa1f f38c 	uxth.w	r3, ip
 800c0ca:	eba3 030e 	sub.w	r3, r3, lr
 800c0ce:	4403      	add	r3, r0
 800c0d0:	0c12      	lsrs	r2, r2, #16
 800c0d2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c0d6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c0da:	b29b      	uxth	r3, r3
 800c0dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c0e0:	45c1      	cmp	r9, r8
 800c0e2:	f841 3b04 	str.w	r3, [r1], #4
 800c0e6:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c0ea:	d2e6      	bcs.n	800c0ba <quorem+0xa4>
 800c0ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c0f0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c0f4:	b922      	cbnz	r2, 800c100 <quorem+0xea>
 800c0f6:	3b04      	subs	r3, #4
 800c0f8:	429d      	cmp	r5, r3
 800c0fa:	461a      	mov	r2, r3
 800c0fc:	d30b      	bcc.n	800c116 <quorem+0x100>
 800c0fe:	613c      	str	r4, [r7, #16]
 800c100:	3601      	adds	r6, #1
 800c102:	4630      	mov	r0, r6
 800c104:	b003      	add	sp, #12
 800c106:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c10a:	6812      	ldr	r2, [r2, #0]
 800c10c:	3b04      	subs	r3, #4
 800c10e:	2a00      	cmp	r2, #0
 800c110:	d1cb      	bne.n	800c0aa <quorem+0x94>
 800c112:	3c01      	subs	r4, #1
 800c114:	e7c6      	b.n	800c0a4 <quorem+0x8e>
 800c116:	6812      	ldr	r2, [r2, #0]
 800c118:	3b04      	subs	r3, #4
 800c11a:	2a00      	cmp	r2, #0
 800c11c:	d1ef      	bne.n	800c0fe <quorem+0xe8>
 800c11e:	3c01      	subs	r4, #1
 800c120:	e7ea      	b.n	800c0f8 <quorem+0xe2>
 800c122:	2000      	movs	r0, #0
 800c124:	e7ee      	b.n	800c104 <quorem+0xee>
	...

0800c128 <_dtoa_r>:
 800c128:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c12c:	69c7      	ldr	r7, [r0, #28]
 800c12e:	b097      	sub	sp, #92	@ 0x5c
 800c130:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c134:	ec55 4b10 	vmov	r4, r5, d0
 800c138:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c13a:	9107      	str	r1, [sp, #28]
 800c13c:	4681      	mov	r9, r0
 800c13e:	920c      	str	r2, [sp, #48]	@ 0x30
 800c140:	9311      	str	r3, [sp, #68]	@ 0x44
 800c142:	b97f      	cbnz	r7, 800c164 <_dtoa_r+0x3c>
 800c144:	2010      	movs	r0, #16
 800c146:	f000 fe09 	bl	800cd5c <malloc>
 800c14a:	4602      	mov	r2, r0
 800c14c:	f8c9 001c 	str.w	r0, [r9, #28]
 800c150:	b920      	cbnz	r0, 800c15c <_dtoa_r+0x34>
 800c152:	4ba9      	ldr	r3, [pc, #676]	@ (800c3f8 <_dtoa_r+0x2d0>)
 800c154:	21ef      	movs	r1, #239	@ 0xef
 800c156:	48a9      	ldr	r0, [pc, #676]	@ (800c3fc <_dtoa_r+0x2d4>)
 800c158:	f001 fe32 	bl	800ddc0 <__assert_func>
 800c15c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c160:	6007      	str	r7, [r0, #0]
 800c162:	60c7      	str	r7, [r0, #12]
 800c164:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c168:	6819      	ldr	r1, [r3, #0]
 800c16a:	b159      	cbz	r1, 800c184 <_dtoa_r+0x5c>
 800c16c:	685a      	ldr	r2, [r3, #4]
 800c16e:	604a      	str	r2, [r1, #4]
 800c170:	2301      	movs	r3, #1
 800c172:	4093      	lsls	r3, r2
 800c174:	608b      	str	r3, [r1, #8]
 800c176:	4648      	mov	r0, r9
 800c178:	f000 fee6 	bl	800cf48 <_Bfree>
 800c17c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c180:	2200      	movs	r2, #0
 800c182:	601a      	str	r2, [r3, #0]
 800c184:	1e2b      	subs	r3, r5, #0
 800c186:	bfb9      	ittee	lt
 800c188:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c18c:	9305      	strlt	r3, [sp, #20]
 800c18e:	2300      	movge	r3, #0
 800c190:	6033      	strge	r3, [r6, #0]
 800c192:	9f05      	ldr	r7, [sp, #20]
 800c194:	4b9a      	ldr	r3, [pc, #616]	@ (800c400 <_dtoa_r+0x2d8>)
 800c196:	bfbc      	itt	lt
 800c198:	2201      	movlt	r2, #1
 800c19a:	6032      	strlt	r2, [r6, #0]
 800c19c:	43bb      	bics	r3, r7
 800c19e:	d112      	bne.n	800c1c6 <_dtoa_r+0x9e>
 800c1a0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c1a2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c1a6:	6013      	str	r3, [r2, #0]
 800c1a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c1ac:	4323      	orrs	r3, r4
 800c1ae:	f000 855a 	beq.w	800cc66 <_dtoa_r+0xb3e>
 800c1b2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c1b4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800c414 <_dtoa_r+0x2ec>
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	f000 855c 	beq.w	800cc76 <_dtoa_r+0xb4e>
 800c1be:	f10a 0303 	add.w	r3, sl, #3
 800c1c2:	f000 bd56 	b.w	800cc72 <_dtoa_r+0xb4a>
 800c1c6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c1ca:	2200      	movs	r2, #0
 800c1cc:	ec51 0b17 	vmov	r0, r1, d7
 800c1d0:	2300      	movs	r3, #0
 800c1d2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c1d6:	f7f4 fc77 	bl	8000ac8 <__aeabi_dcmpeq>
 800c1da:	4680      	mov	r8, r0
 800c1dc:	b158      	cbz	r0, 800c1f6 <_dtoa_r+0xce>
 800c1de:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c1e0:	2301      	movs	r3, #1
 800c1e2:	6013      	str	r3, [r2, #0]
 800c1e4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c1e6:	b113      	cbz	r3, 800c1ee <_dtoa_r+0xc6>
 800c1e8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c1ea:	4b86      	ldr	r3, [pc, #536]	@ (800c404 <_dtoa_r+0x2dc>)
 800c1ec:	6013      	str	r3, [r2, #0]
 800c1ee:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800c418 <_dtoa_r+0x2f0>
 800c1f2:	f000 bd40 	b.w	800cc76 <_dtoa_r+0xb4e>
 800c1f6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c1fa:	aa14      	add	r2, sp, #80	@ 0x50
 800c1fc:	a915      	add	r1, sp, #84	@ 0x54
 800c1fe:	4648      	mov	r0, r9
 800c200:	f001 f984 	bl	800d50c <__d2b>
 800c204:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c208:	9002      	str	r0, [sp, #8]
 800c20a:	2e00      	cmp	r6, #0
 800c20c:	d078      	beq.n	800c300 <_dtoa_r+0x1d8>
 800c20e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c210:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c214:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c218:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c21c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c220:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c224:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c228:	4619      	mov	r1, r3
 800c22a:	2200      	movs	r2, #0
 800c22c:	4b76      	ldr	r3, [pc, #472]	@ (800c408 <_dtoa_r+0x2e0>)
 800c22e:	f7f4 f82b 	bl	8000288 <__aeabi_dsub>
 800c232:	a36b      	add	r3, pc, #428	@ (adr r3, 800c3e0 <_dtoa_r+0x2b8>)
 800c234:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c238:	f7f4 f9de 	bl	80005f8 <__aeabi_dmul>
 800c23c:	a36a      	add	r3, pc, #424	@ (adr r3, 800c3e8 <_dtoa_r+0x2c0>)
 800c23e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c242:	f7f4 f823 	bl	800028c <__adddf3>
 800c246:	4604      	mov	r4, r0
 800c248:	4630      	mov	r0, r6
 800c24a:	460d      	mov	r5, r1
 800c24c:	f7f4 f96a 	bl	8000524 <__aeabi_i2d>
 800c250:	a367      	add	r3, pc, #412	@ (adr r3, 800c3f0 <_dtoa_r+0x2c8>)
 800c252:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c256:	f7f4 f9cf 	bl	80005f8 <__aeabi_dmul>
 800c25a:	4602      	mov	r2, r0
 800c25c:	460b      	mov	r3, r1
 800c25e:	4620      	mov	r0, r4
 800c260:	4629      	mov	r1, r5
 800c262:	f7f4 f813 	bl	800028c <__adddf3>
 800c266:	4604      	mov	r4, r0
 800c268:	460d      	mov	r5, r1
 800c26a:	f7f4 fc75 	bl	8000b58 <__aeabi_d2iz>
 800c26e:	2200      	movs	r2, #0
 800c270:	4607      	mov	r7, r0
 800c272:	2300      	movs	r3, #0
 800c274:	4620      	mov	r0, r4
 800c276:	4629      	mov	r1, r5
 800c278:	f7f4 fc30 	bl	8000adc <__aeabi_dcmplt>
 800c27c:	b140      	cbz	r0, 800c290 <_dtoa_r+0x168>
 800c27e:	4638      	mov	r0, r7
 800c280:	f7f4 f950 	bl	8000524 <__aeabi_i2d>
 800c284:	4622      	mov	r2, r4
 800c286:	462b      	mov	r3, r5
 800c288:	f7f4 fc1e 	bl	8000ac8 <__aeabi_dcmpeq>
 800c28c:	b900      	cbnz	r0, 800c290 <_dtoa_r+0x168>
 800c28e:	3f01      	subs	r7, #1
 800c290:	2f16      	cmp	r7, #22
 800c292:	d852      	bhi.n	800c33a <_dtoa_r+0x212>
 800c294:	4b5d      	ldr	r3, [pc, #372]	@ (800c40c <_dtoa_r+0x2e4>)
 800c296:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c29a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c29e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c2a2:	f7f4 fc1b 	bl	8000adc <__aeabi_dcmplt>
 800c2a6:	2800      	cmp	r0, #0
 800c2a8:	d049      	beq.n	800c33e <_dtoa_r+0x216>
 800c2aa:	3f01      	subs	r7, #1
 800c2ac:	2300      	movs	r3, #0
 800c2ae:	9310      	str	r3, [sp, #64]	@ 0x40
 800c2b0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c2b2:	1b9b      	subs	r3, r3, r6
 800c2b4:	1e5a      	subs	r2, r3, #1
 800c2b6:	bf45      	ittet	mi
 800c2b8:	f1c3 0301 	rsbmi	r3, r3, #1
 800c2bc:	9300      	strmi	r3, [sp, #0]
 800c2be:	2300      	movpl	r3, #0
 800c2c0:	2300      	movmi	r3, #0
 800c2c2:	9206      	str	r2, [sp, #24]
 800c2c4:	bf54      	ite	pl
 800c2c6:	9300      	strpl	r3, [sp, #0]
 800c2c8:	9306      	strmi	r3, [sp, #24]
 800c2ca:	2f00      	cmp	r7, #0
 800c2cc:	db39      	blt.n	800c342 <_dtoa_r+0x21a>
 800c2ce:	9b06      	ldr	r3, [sp, #24]
 800c2d0:	970d      	str	r7, [sp, #52]	@ 0x34
 800c2d2:	443b      	add	r3, r7
 800c2d4:	9306      	str	r3, [sp, #24]
 800c2d6:	2300      	movs	r3, #0
 800c2d8:	9308      	str	r3, [sp, #32]
 800c2da:	9b07      	ldr	r3, [sp, #28]
 800c2dc:	2b09      	cmp	r3, #9
 800c2de:	d863      	bhi.n	800c3a8 <_dtoa_r+0x280>
 800c2e0:	2b05      	cmp	r3, #5
 800c2e2:	bfc4      	itt	gt
 800c2e4:	3b04      	subgt	r3, #4
 800c2e6:	9307      	strgt	r3, [sp, #28]
 800c2e8:	9b07      	ldr	r3, [sp, #28]
 800c2ea:	f1a3 0302 	sub.w	r3, r3, #2
 800c2ee:	bfcc      	ite	gt
 800c2f0:	2400      	movgt	r4, #0
 800c2f2:	2401      	movle	r4, #1
 800c2f4:	2b03      	cmp	r3, #3
 800c2f6:	d863      	bhi.n	800c3c0 <_dtoa_r+0x298>
 800c2f8:	e8df f003 	tbb	[pc, r3]
 800c2fc:	2b375452 	.word	0x2b375452
 800c300:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c304:	441e      	add	r6, r3
 800c306:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c30a:	2b20      	cmp	r3, #32
 800c30c:	bfc1      	itttt	gt
 800c30e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c312:	409f      	lslgt	r7, r3
 800c314:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c318:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c31c:	bfd6      	itet	le
 800c31e:	f1c3 0320 	rsble	r3, r3, #32
 800c322:	ea47 0003 	orrgt.w	r0, r7, r3
 800c326:	fa04 f003 	lslle.w	r0, r4, r3
 800c32a:	f7f4 f8eb 	bl	8000504 <__aeabi_ui2d>
 800c32e:	2201      	movs	r2, #1
 800c330:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c334:	3e01      	subs	r6, #1
 800c336:	9212      	str	r2, [sp, #72]	@ 0x48
 800c338:	e776      	b.n	800c228 <_dtoa_r+0x100>
 800c33a:	2301      	movs	r3, #1
 800c33c:	e7b7      	b.n	800c2ae <_dtoa_r+0x186>
 800c33e:	9010      	str	r0, [sp, #64]	@ 0x40
 800c340:	e7b6      	b.n	800c2b0 <_dtoa_r+0x188>
 800c342:	9b00      	ldr	r3, [sp, #0]
 800c344:	1bdb      	subs	r3, r3, r7
 800c346:	9300      	str	r3, [sp, #0]
 800c348:	427b      	negs	r3, r7
 800c34a:	9308      	str	r3, [sp, #32]
 800c34c:	2300      	movs	r3, #0
 800c34e:	930d      	str	r3, [sp, #52]	@ 0x34
 800c350:	e7c3      	b.n	800c2da <_dtoa_r+0x1b2>
 800c352:	2301      	movs	r3, #1
 800c354:	9309      	str	r3, [sp, #36]	@ 0x24
 800c356:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c358:	eb07 0b03 	add.w	fp, r7, r3
 800c35c:	f10b 0301 	add.w	r3, fp, #1
 800c360:	2b01      	cmp	r3, #1
 800c362:	9303      	str	r3, [sp, #12]
 800c364:	bfb8      	it	lt
 800c366:	2301      	movlt	r3, #1
 800c368:	e006      	b.n	800c378 <_dtoa_r+0x250>
 800c36a:	2301      	movs	r3, #1
 800c36c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c36e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c370:	2b00      	cmp	r3, #0
 800c372:	dd28      	ble.n	800c3c6 <_dtoa_r+0x29e>
 800c374:	469b      	mov	fp, r3
 800c376:	9303      	str	r3, [sp, #12]
 800c378:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c37c:	2100      	movs	r1, #0
 800c37e:	2204      	movs	r2, #4
 800c380:	f102 0514 	add.w	r5, r2, #20
 800c384:	429d      	cmp	r5, r3
 800c386:	d926      	bls.n	800c3d6 <_dtoa_r+0x2ae>
 800c388:	6041      	str	r1, [r0, #4]
 800c38a:	4648      	mov	r0, r9
 800c38c:	f000 fd9c 	bl	800cec8 <_Balloc>
 800c390:	4682      	mov	sl, r0
 800c392:	2800      	cmp	r0, #0
 800c394:	d142      	bne.n	800c41c <_dtoa_r+0x2f4>
 800c396:	4b1e      	ldr	r3, [pc, #120]	@ (800c410 <_dtoa_r+0x2e8>)
 800c398:	4602      	mov	r2, r0
 800c39a:	f240 11af 	movw	r1, #431	@ 0x1af
 800c39e:	e6da      	b.n	800c156 <_dtoa_r+0x2e>
 800c3a0:	2300      	movs	r3, #0
 800c3a2:	e7e3      	b.n	800c36c <_dtoa_r+0x244>
 800c3a4:	2300      	movs	r3, #0
 800c3a6:	e7d5      	b.n	800c354 <_dtoa_r+0x22c>
 800c3a8:	2401      	movs	r4, #1
 800c3aa:	2300      	movs	r3, #0
 800c3ac:	9307      	str	r3, [sp, #28]
 800c3ae:	9409      	str	r4, [sp, #36]	@ 0x24
 800c3b0:	f04f 3bff 	mov.w	fp, #4294967295
 800c3b4:	2200      	movs	r2, #0
 800c3b6:	f8cd b00c 	str.w	fp, [sp, #12]
 800c3ba:	2312      	movs	r3, #18
 800c3bc:	920c      	str	r2, [sp, #48]	@ 0x30
 800c3be:	e7db      	b.n	800c378 <_dtoa_r+0x250>
 800c3c0:	2301      	movs	r3, #1
 800c3c2:	9309      	str	r3, [sp, #36]	@ 0x24
 800c3c4:	e7f4      	b.n	800c3b0 <_dtoa_r+0x288>
 800c3c6:	f04f 0b01 	mov.w	fp, #1
 800c3ca:	f8cd b00c 	str.w	fp, [sp, #12]
 800c3ce:	465b      	mov	r3, fp
 800c3d0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c3d4:	e7d0      	b.n	800c378 <_dtoa_r+0x250>
 800c3d6:	3101      	adds	r1, #1
 800c3d8:	0052      	lsls	r2, r2, #1
 800c3da:	e7d1      	b.n	800c380 <_dtoa_r+0x258>
 800c3dc:	f3af 8000 	nop.w
 800c3e0:	636f4361 	.word	0x636f4361
 800c3e4:	3fd287a7 	.word	0x3fd287a7
 800c3e8:	8b60c8b3 	.word	0x8b60c8b3
 800c3ec:	3fc68a28 	.word	0x3fc68a28
 800c3f0:	509f79fb 	.word	0x509f79fb
 800c3f4:	3fd34413 	.word	0x3fd34413
 800c3f8:	0800f9c5 	.word	0x0800f9c5
 800c3fc:	0800f9dc 	.word	0x0800f9dc
 800c400:	7ff00000 	.word	0x7ff00000
 800c404:	0800f995 	.word	0x0800f995
 800c408:	3ff80000 	.word	0x3ff80000
 800c40c:	0800fb30 	.word	0x0800fb30
 800c410:	0800fa34 	.word	0x0800fa34
 800c414:	0800f9c1 	.word	0x0800f9c1
 800c418:	0800f994 	.word	0x0800f994
 800c41c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c420:	6018      	str	r0, [r3, #0]
 800c422:	9b03      	ldr	r3, [sp, #12]
 800c424:	2b0e      	cmp	r3, #14
 800c426:	f200 80a1 	bhi.w	800c56c <_dtoa_r+0x444>
 800c42a:	2c00      	cmp	r4, #0
 800c42c:	f000 809e 	beq.w	800c56c <_dtoa_r+0x444>
 800c430:	2f00      	cmp	r7, #0
 800c432:	dd33      	ble.n	800c49c <_dtoa_r+0x374>
 800c434:	4b9c      	ldr	r3, [pc, #624]	@ (800c6a8 <_dtoa_r+0x580>)
 800c436:	f007 020f 	and.w	r2, r7, #15
 800c43a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c43e:	ed93 7b00 	vldr	d7, [r3]
 800c442:	05f8      	lsls	r0, r7, #23
 800c444:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800c448:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c44c:	d516      	bpl.n	800c47c <_dtoa_r+0x354>
 800c44e:	4b97      	ldr	r3, [pc, #604]	@ (800c6ac <_dtoa_r+0x584>)
 800c450:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c454:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c458:	f7f4 f9f8 	bl	800084c <__aeabi_ddiv>
 800c45c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c460:	f004 040f 	and.w	r4, r4, #15
 800c464:	2603      	movs	r6, #3
 800c466:	4d91      	ldr	r5, [pc, #580]	@ (800c6ac <_dtoa_r+0x584>)
 800c468:	b954      	cbnz	r4, 800c480 <_dtoa_r+0x358>
 800c46a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c46e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c472:	f7f4 f9eb 	bl	800084c <__aeabi_ddiv>
 800c476:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c47a:	e028      	b.n	800c4ce <_dtoa_r+0x3a6>
 800c47c:	2602      	movs	r6, #2
 800c47e:	e7f2      	b.n	800c466 <_dtoa_r+0x33e>
 800c480:	07e1      	lsls	r1, r4, #31
 800c482:	d508      	bpl.n	800c496 <_dtoa_r+0x36e>
 800c484:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c488:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c48c:	f7f4 f8b4 	bl	80005f8 <__aeabi_dmul>
 800c490:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c494:	3601      	adds	r6, #1
 800c496:	1064      	asrs	r4, r4, #1
 800c498:	3508      	adds	r5, #8
 800c49a:	e7e5      	b.n	800c468 <_dtoa_r+0x340>
 800c49c:	f000 80af 	beq.w	800c5fe <_dtoa_r+0x4d6>
 800c4a0:	427c      	negs	r4, r7
 800c4a2:	4b81      	ldr	r3, [pc, #516]	@ (800c6a8 <_dtoa_r+0x580>)
 800c4a4:	4d81      	ldr	r5, [pc, #516]	@ (800c6ac <_dtoa_r+0x584>)
 800c4a6:	f004 020f 	and.w	r2, r4, #15
 800c4aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c4ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4b2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c4b6:	f7f4 f89f 	bl	80005f8 <__aeabi_dmul>
 800c4ba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c4be:	1124      	asrs	r4, r4, #4
 800c4c0:	2300      	movs	r3, #0
 800c4c2:	2602      	movs	r6, #2
 800c4c4:	2c00      	cmp	r4, #0
 800c4c6:	f040 808f 	bne.w	800c5e8 <_dtoa_r+0x4c0>
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d1d3      	bne.n	800c476 <_dtoa_r+0x34e>
 800c4ce:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c4d0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	f000 8094 	beq.w	800c602 <_dtoa_r+0x4da>
 800c4da:	4b75      	ldr	r3, [pc, #468]	@ (800c6b0 <_dtoa_r+0x588>)
 800c4dc:	2200      	movs	r2, #0
 800c4de:	4620      	mov	r0, r4
 800c4e0:	4629      	mov	r1, r5
 800c4e2:	f7f4 fafb 	bl	8000adc <__aeabi_dcmplt>
 800c4e6:	2800      	cmp	r0, #0
 800c4e8:	f000 808b 	beq.w	800c602 <_dtoa_r+0x4da>
 800c4ec:	9b03      	ldr	r3, [sp, #12]
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	f000 8087 	beq.w	800c602 <_dtoa_r+0x4da>
 800c4f4:	f1bb 0f00 	cmp.w	fp, #0
 800c4f8:	dd34      	ble.n	800c564 <_dtoa_r+0x43c>
 800c4fa:	4620      	mov	r0, r4
 800c4fc:	4b6d      	ldr	r3, [pc, #436]	@ (800c6b4 <_dtoa_r+0x58c>)
 800c4fe:	2200      	movs	r2, #0
 800c500:	4629      	mov	r1, r5
 800c502:	f7f4 f879 	bl	80005f8 <__aeabi_dmul>
 800c506:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c50a:	f107 38ff 	add.w	r8, r7, #4294967295
 800c50e:	3601      	adds	r6, #1
 800c510:	465c      	mov	r4, fp
 800c512:	4630      	mov	r0, r6
 800c514:	f7f4 f806 	bl	8000524 <__aeabi_i2d>
 800c518:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c51c:	f7f4 f86c 	bl	80005f8 <__aeabi_dmul>
 800c520:	4b65      	ldr	r3, [pc, #404]	@ (800c6b8 <_dtoa_r+0x590>)
 800c522:	2200      	movs	r2, #0
 800c524:	f7f3 feb2 	bl	800028c <__adddf3>
 800c528:	4605      	mov	r5, r0
 800c52a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c52e:	2c00      	cmp	r4, #0
 800c530:	d16a      	bne.n	800c608 <_dtoa_r+0x4e0>
 800c532:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c536:	4b61      	ldr	r3, [pc, #388]	@ (800c6bc <_dtoa_r+0x594>)
 800c538:	2200      	movs	r2, #0
 800c53a:	f7f3 fea5 	bl	8000288 <__aeabi_dsub>
 800c53e:	4602      	mov	r2, r0
 800c540:	460b      	mov	r3, r1
 800c542:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c546:	462a      	mov	r2, r5
 800c548:	4633      	mov	r3, r6
 800c54a:	f7f4 fae5 	bl	8000b18 <__aeabi_dcmpgt>
 800c54e:	2800      	cmp	r0, #0
 800c550:	f040 8298 	bne.w	800ca84 <_dtoa_r+0x95c>
 800c554:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c558:	462a      	mov	r2, r5
 800c55a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c55e:	f7f4 fabd 	bl	8000adc <__aeabi_dcmplt>
 800c562:	bb38      	cbnz	r0, 800c5b4 <_dtoa_r+0x48c>
 800c564:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800c568:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c56c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c56e:	2b00      	cmp	r3, #0
 800c570:	f2c0 8157 	blt.w	800c822 <_dtoa_r+0x6fa>
 800c574:	2f0e      	cmp	r7, #14
 800c576:	f300 8154 	bgt.w	800c822 <_dtoa_r+0x6fa>
 800c57a:	4b4b      	ldr	r3, [pc, #300]	@ (800c6a8 <_dtoa_r+0x580>)
 800c57c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c580:	ed93 7b00 	vldr	d7, [r3]
 800c584:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c586:	2b00      	cmp	r3, #0
 800c588:	ed8d 7b00 	vstr	d7, [sp]
 800c58c:	f280 80e5 	bge.w	800c75a <_dtoa_r+0x632>
 800c590:	9b03      	ldr	r3, [sp, #12]
 800c592:	2b00      	cmp	r3, #0
 800c594:	f300 80e1 	bgt.w	800c75a <_dtoa_r+0x632>
 800c598:	d10c      	bne.n	800c5b4 <_dtoa_r+0x48c>
 800c59a:	4b48      	ldr	r3, [pc, #288]	@ (800c6bc <_dtoa_r+0x594>)
 800c59c:	2200      	movs	r2, #0
 800c59e:	ec51 0b17 	vmov	r0, r1, d7
 800c5a2:	f7f4 f829 	bl	80005f8 <__aeabi_dmul>
 800c5a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c5aa:	f7f4 faab 	bl	8000b04 <__aeabi_dcmpge>
 800c5ae:	2800      	cmp	r0, #0
 800c5b0:	f000 8266 	beq.w	800ca80 <_dtoa_r+0x958>
 800c5b4:	2400      	movs	r4, #0
 800c5b6:	4625      	mov	r5, r4
 800c5b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c5ba:	4656      	mov	r6, sl
 800c5bc:	ea6f 0803 	mvn.w	r8, r3
 800c5c0:	2700      	movs	r7, #0
 800c5c2:	4621      	mov	r1, r4
 800c5c4:	4648      	mov	r0, r9
 800c5c6:	f000 fcbf 	bl	800cf48 <_Bfree>
 800c5ca:	2d00      	cmp	r5, #0
 800c5cc:	f000 80bd 	beq.w	800c74a <_dtoa_r+0x622>
 800c5d0:	b12f      	cbz	r7, 800c5de <_dtoa_r+0x4b6>
 800c5d2:	42af      	cmp	r7, r5
 800c5d4:	d003      	beq.n	800c5de <_dtoa_r+0x4b6>
 800c5d6:	4639      	mov	r1, r7
 800c5d8:	4648      	mov	r0, r9
 800c5da:	f000 fcb5 	bl	800cf48 <_Bfree>
 800c5de:	4629      	mov	r1, r5
 800c5e0:	4648      	mov	r0, r9
 800c5e2:	f000 fcb1 	bl	800cf48 <_Bfree>
 800c5e6:	e0b0      	b.n	800c74a <_dtoa_r+0x622>
 800c5e8:	07e2      	lsls	r2, r4, #31
 800c5ea:	d505      	bpl.n	800c5f8 <_dtoa_r+0x4d0>
 800c5ec:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c5f0:	f7f4 f802 	bl	80005f8 <__aeabi_dmul>
 800c5f4:	3601      	adds	r6, #1
 800c5f6:	2301      	movs	r3, #1
 800c5f8:	1064      	asrs	r4, r4, #1
 800c5fa:	3508      	adds	r5, #8
 800c5fc:	e762      	b.n	800c4c4 <_dtoa_r+0x39c>
 800c5fe:	2602      	movs	r6, #2
 800c600:	e765      	b.n	800c4ce <_dtoa_r+0x3a6>
 800c602:	9c03      	ldr	r4, [sp, #12]
 800c604:	46b8      	mov	r8, r7
 800c606:	e784      	b.n	800c512 <_dtoa_r+0x3ea>
 800c608:	4b27      	ldr	r3, [pc, #156]	@ (800c6a8 <_dtoa_r+0x580>)
 800c60a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c60c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c610:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c614:	4454      	add	r4, sl
 800c616:	2900      	cmp	r1, #0
 800c618:	d054      	beq.n	800c6c4 <_dtoa_r+0x59c>
 800c61a:	4929      	ldr	r1, [pc, #164]	@ (800c6c0 <_dtoa_r+0x598>)
 800c61c:	2000      	movs	r0, #0
 800c61e:	f7f4 f915 	bl	800084c <__aeabi_ddiv>
 800c622:	4633      	mov	r3, r6
 800c624:	462a      	mov	r2, r5
 800c626:	f7f3 fe2f 	bl	8000288 <__aeabi_dsub>
 800c62a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c62e:	4656      	mov	r6, sl
 800c630:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c634:	f7f4 fa90 	bl	8000b58 <__aeabi_d2iz>
 800c638:	4605      	mov	r5, r0
 800c63a:	f7f3 ff73 	bl	8000524 <__aeabi_i2d>
 800c63e:	4602      	mov	r2, r0
 800c640:	460b      	mov	r3, r1
 800c642:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c646:	f7f3 fe1f 	bl	8000288 <__aeabi_dsub>
 800c64a:	3530      	adds	r5, #48	@ 0x30
 800c64c:	4602      	mov	r2, r0
 800c64e:	460b      	mov	r3, r1
 800c650:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c654:	f806 5b01 	strb.w	r5, [r6], #1
 800c658:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c65c:	f7f4 fa3e 	bl	8000adc <__aeabi_dcmplt>
 800c660:	2800      	cmp	r0, #0
 800c662:	d172      	bne.n	800c74a <_dtoa_r+0x622>
 800c664:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c668:	4911      	ldr	r1, [pc, #68]	@ (800c6b0 <_dtoa_r+0x588>)
 800c66a:	2000      	movs	r0, #0
 800c66c:	f7f3 fe0c 	bl	8000288 <__aeabi_dsub>
 800c670:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c674:	f7f4 fa32 	bl	8000adc <__aeabi_dcmplt>
 800c678:	2800      	cmp	r0, #0
 800c67a:	f040 80b4 	bne.w	800c7e6 <_dtoa_r+0x6be>
 800c67e:	42a6      	cmp	r6, r4
 800c680:	f43f af70 	beq.w	800c564 <_dtoa_r+0x43c>
 800c684:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c688:	4b0a      	ldr	r3, [pc, #40]	@ (800c6b4 <_dtoa_r+0x58c>)
 800c68a:	2200      	movs	r2, #0
 800c68c:	f7f3 ffb4 	bl	80005f8 <__aeabi_dmul>
 800c690:	4b08      	ldr	r3, [pc, #32]	@ (800c6b4 <_dtoa_r+0x58c>)
 800c692:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c696:	2200      	movs	r2, #0
 800c698:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c69c:	f7f3 ffac 	bl	80005f8 <__aeabi_dmul>
 800c6a0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c6a4:	e7c4      	b.n	800c630 <_dtoa_r+0x508>
 800c6a6:	bf00      	nop
 800c6a8:	0800fb30 	.word	0x0800fb30
 800c6ac:	0800fb08 	.word	0x0800fb08
 800c6b0:	3ff00000 	.word	0x3ff00000
 800c6b4:	40240000 	.word	0x40240000
 800c6b8:	401c0000 	.word	0x401c0000
 800c6bc:	40140000 	.word	0x40140000
 800c6c0:	3fe00000 	.word	0x3fe00000
 800c6c4:	4631      	mov	r1, r6
 800c6c6:	4628      	mov	r0, r5
 800c6c8:	f7f3 ff96 	bl	80005f8 <__aeabi_dmul>
 800c6cc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c6d0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800c6d2:	4656      	mov	r6, sl
 800c6d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c6d8:	f7f4 fa3e 	bl	8000b58 <__aeabi_d2iz>
 800c6dc:	4605      	mov	r5, r0
 800c6de:	f7f3 ff21 	bl	8000524 <__aeabi_i2d>
 800c6e2:	4602      	mov	r2, r0
 800c6e4:	460b      	mov	r3, r1
 800c6e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c6ea:	f7f3 fdcd 	bl	8000288 <__aeabi_dsub>
 800c6ee:	3530      	adds	r5, #48	@ 0x30
 800c6f0:	f806 5b01 	strb.w	r5, [r6], #1
 800c6f4:	4602      	mov	r2, r0
 800c6f6:	460b      	mov	r3, r1
 800c6f8:	42a6      	cmp	r6, r4
 800c6fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c6fe:	f04f 0200 	mov.w	r2, #0
 800c702:	d124      	bne.n	800c74e <_dtoa_r+0x626>
 800c704:	4baf      	ldr	r3, [pc, #700]	@ (800c9c4 <_dtoa_r+0x89c>)
 800c706:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c70a:	f7f3 fdbf 	bl	800028c <__adddf3>
 800c70e:	4602      	mov	r2, r0
 800c710:	460b      	mov	r3, r1
 800c712:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c716:	f7f4 f9ff 	bl	8000b18 <__aeabi_dcmpgt>
 800c71a:	2800      	cmp	r0, #0
 800c71c:	d163      	bne.n	800c7e6 <_dtoa_r+0x6be>
 800c71e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c722:	49a8      	ldr	r1, [pc, #672]	@ (800c9c4 <_dtoa_r+0x89c>)
 800c724:	2000      	movs	r0, #0
 800c726:	f7f3 fdaf 	bl	8000288 <__aeabi_dsub>
 800c72a:	4602      	mov	r2, r0
 800c72c:	460b      	mov	r3, r1
 800c72e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c732:	f7f4 f9d3 	bl	8000adc <__aeabi_dcmplt>
 800c736:	2800      	cmp	r0, #0
 800c738:	f43f af14 	beq.w	800c564 <_dtoa_r+0x43c>
 800c73c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c73e:	1e73      	subs	r3, r6, #1
 800c740:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c742:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c746:	2b30      	cmp	r3, #48	@ 0x30
 800c748:	d0f8      	beq.n	800c73c <_dtoa_r+0x614>
 800c74a:	4647      	mov	r7, r8
 800c74c:	e03b      	b.n	800c7c6 <_dtoa_r+0x69e>
 800c74e:	4b9e      	ldr	r3, [pc, #632]	@ (800c9c8 <_dtoa_r+0x8a0>)
 800c750:	f7f3 ff52 	bl	80005f8 <__aeabi_dmul>
 800c754:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c758:	e7bc      	b.n	800c6d4 <_dtoa_r+0x5ac>
 800c75a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c75e:	4656      	mov	r6, sl
 800c760:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c764:	4620      	mov	r0, r4
 800c766:	4629      	mov	r1, r5
 800c768:	f7f4 f870 	bl	800084c <__aeabi_ddiv>
 800c76c:	f7f4 f9f4 	bl	8000b58 <__aeabi_d2iz>
 800c770:	4680      	mov	r8, r0
 800c772:	f7f3 fed7 	bl	8000524 <__aeabi_i2d>
 800c776:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c77a:	f7f3 ff3d 	bl	80005f8 <__aeabi_dmul>
 800c77e:	4602      	mov	r2, r0
 800c780:	460b      	mov	r3, r1
 800c782:	4620      	mov	r0, r4
 800c784:	4629      	mov	r1, r5
 800c786:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c78a:	f7f3 fd7d 	bl	8000288 <__aeabi_dsub>
 800c78e:	f806 4b01 	strb.w	r4, [r6], #1
 800c792:	9d03      	ldr	r5, [sp, #12]
 800c794:	eba6 040a 	sub.w	r4, r6, sl
 800c798:	42a5      	cmp	r5, r4
 800c79a:	4602      	mov	r2, r0
 800c79c:	460b      	mov	r3, r1
 800c79e:	d133      	bne.n	800c808 <_dtoa_r+0x6e0>
 800c7a0:	f7f3 fd74 	bl	800028c <__adddf3>
 800c7a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c7a8:	4604      	mov	r4, r0
 800c7aa:	460d      	mov	r5, r1
 800c7ac:	f7f4 f9b4 	bl	8000b18 <__aeabi_dcmpgt>
 800c7b0:	b9c0      	cbnz	r0, 800c7e4 <_dtoa_r+0x6bc>
 800c7b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c7b6:	4620      	mov	r0, r4
 800c7b8:	4629      	mov	r1, r5
 800c7ba:	f7f4 f985 	bl	8000ac8 <__aeabi_dcmpeq>
 800c7be:	b110      	cbz	r0, 800c7c6 <_dtoa_r+0x69e>
 800c7c0:	f018 0f01 	tst.w	r8, #1
 800c7c4:	d10e      	bne.n	800c7e4 <_dtoa_r+0x6bc>
 800c7c6:	9902      	ldr	r1, [sp, #8]
 800c7c8:	4648      	mov	r0, r9
 800c7ca:	f000 fbbd 	bl	800cf48 <_Bfree>
 800c7ce:	2300      	movs	r3, #0
 800c7d0:	7033      	strb	r3, [r6, #0]
 800c7d2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c7d4:	3701      	adds	r7, #1
 800c7d6:	601f      	str	r7, [r3, #0]
 800c7d8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	f000 824b 	beq.w	800cc76 <_dtoa_r+0xb4e>
 800c7e0:	601e      	str	r6, [r3, #0]
 800c7e2:	e248      	b.n	800cc76 <_dtoa_r+0xb4e>
 800c7e4:	46b8      	mov	r8, r7
 800c7e6:	4633      	mov	r3, r6
 800c7e8:	461e      	mov	r6, r3
 800c7ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c7ee:	2a39      	cmp	r2, #57	@ 0x39
 800c7f0:	d106      	bne.n	800c800 <_dtoa_r+0x6d8>
 800c7f2:	459a      	cmp	sl, r3
 800c7f4:	d1f8      	bne.n	800c7e8 <_dtoa_r+0x6c0>
 800c7f6:	2230      	movs	r2, #48	@ 0x30
 800c7f8:	f108 0801 	add.w	r8, r8, #1
 800c7fc:	f88a 2000 	strb.w	r2, [sl]
 800c800:	781a      	ldrb	r2, [r3, #0]
 800c802:	3201      	adds	r2, #1
 800c804:	701a      	strb	r2, [r3, #0]
 800c806:	e7a0      	b.n	800c74a <_dtoa_r+0x622>
 800c808:	4b6f      	ldr	r3, [pc, #444]	@ (800c9c8 <_dtoa_r+0x8a0>)
 800c80a:	2200      	movs	r2, #0
 800c80c:	f7f3 fef4 	bl	80005f8 <__aeabi_dmul>
 800c810:	2200      	movs	r2, #0
 800c812:	2300      	movs	r3, #0
 800c814:	4604      	mov	r4, r0
 800c816:	460d      	mov	r5, r1
 800c818:	f7f4 f956 	bl	8000ac8 <__aeabi_dcmpeq>
 800c81c:	2800      	cmp	r0, #0
 800c81e:	d09f      	beq.n	800c760 <_dtoa_r+0x638>
 800c820:	e7d1      	b.n	800c7c6 <_dtoa_r+0x69e>
 800c822:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c824:	2a00      	cmp	r2, #0
 800c826:	f000 80ea 	beq.w	800c9fe <_dtoa_r+0x8d6>
 800c82a:	9a07      	ldr	r2, [sp, #28]
 800c82c:	2a01      	cmp	r2, #1
 800c82e:	f300 80cd 	bgt.w	800c9cc <_dtoa_r+0x8a4>
 800c832:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c834:	2a00      	cmp	r2, #0
 800c836:	f000 80c1 	beq.w	800c9bc <_dtoa_r+0x894>
 800c83a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c83e:	9c08      	ldr	r4, [sp, #32]
 800c840:	9e00      	ldr	r6, [sp, #0]
 800c842:	9a00      	ldr	r2, [sp, #0]
 800c844:	441a      	add	r2, r3
 800c846:	9200      	str	r2, [sp, #0]
 800c848:	9a06      	ldr	r2, [sp, #24]
 800c84a:	2101      	movs	r1, #1
 800c84c:	441a      	add	r2, r3
 800c84e:	4648      	mov	r0, r9
 800c850:	9206      	str	r2, [sp, #24]
 800c852:	f000 fc2d 	bl	800d0b0 <__i2b>
 800c856:	4605      	mov	r5, r0
 800c858:	b166      	cbz	r6, 800c874 <_dtoa_r+0x74c>
 800c85a:	9b06      	ldr	r3, [sp, #24]
 800c85c:	2b00      	cmp	r3, #0
 800c85e:	dd09      	ble.n	800c874 <_dtoa_r+0x74c>
 800c860:	42b3      	cmp	r3, r6
 800c862:	9a00      	ldr	r2, [sp, #0]
 800c864:	bfa8      	it	ge
 800c866:	4633      	movge	r3, r6
 800c868:	1ad2      	subs	r2, r2, r3
 800c86a:	9200      	str	r2, [sp, #0]
 800c86c:	9a06      	ldr	r2, [sp, #24]
 800c86e:	1af6      	subs	r6, r6, r3
 800c870:	1ad3      	subs	r3, r2, r3
 800c872:	9306      	str	r3, [sp, #24]
 800c874:	9b08      	ldr	r3, [sp, #32]
 800c876:	b30b      	cbz	r3, 800c8bc <_dtoa_r+0x794>
 800c878:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	f000 80c6 	beq.w	800ca0c <_dtoa_r+0x8e4>
 800c880:	2c00      	cmp	r4, #0
 800c882:	f000 80c0 	beq.w	800ca06 <_dtoa_r+0x8de>
 800c886:	4629      	mov	r1, r5
 800c888:	4622      	mov	r2, r4
 800c88a:	4648      	mov	r0, r9
 800c88c:	f000 fcc8 	bl	800d220 <__pow5mult>
 800c890:	9a02      	ldr	r2, [sp, #8]
 800c892:	4601      	mov	r1, r0
 800c894:	4605      	mov	r5, r0
 800c896:	4648      	mov	r0, r9
 800c898:	f000 fc20 	bl	800d0dc <__multiply>
 800c89c:	9902      	ldr	r1, [sp, #8]
 800c89e:	4680      	mov	r8, r0
 800c8a0:	4648      	mov	r0, r9
 800c8a2:	f000 fb51 	bl	800cf48 <_Bfree>
 800c8a6:	9b08      	ldr	r3, [sp, #32]
 800c8a8:	1b1b      	subs	r3, r3, r4
 800c8aa:	9308      	str	r3, [sp, #32]
 800c8ac:	f000 80b1 	beq.w	800ca12 <_dtoa_r+0x8ea>
 800c8b0:	9a08      	ldr	r2, [sp, #32]
 800c8b2:	4641      	mov	r1, r8
 800c8b4:	4648      	mov	r0, r9
 800c8b6:	f000 fcb3 	bl	800d220 <__pow5mult>
 800c8ba:	9002      	str	r0, [sp, #8]
 800c8bc:	2101      	movs	r1, #1
 800c8be:	4648      	mov	r0, r9
 800c8c0:	f000 fbf6 	bl	800d0b0 <__i2b>
 800c8c4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c8c6:	4604      	mov	r4, r0
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	f000 81d8 	beq.w	800cc7e <_dtoa_r+0xb56>
 800c8ce:	461a      	mov	r2, r3
 800c8d0:	4601      	mov	r1, r0
 800c8d2:	4648      	mov	r0, r9
 800c8d4:	f000 fca4 	bl	800d220 <__pow5mult>
 800c8d8:	9b07      	ldr	r3, [sp, #28]
 800c8da:	2b01      	cmp	r3, #1
 800c8dc:	4604      	mov	r4, r0
 800c8de:	f300 809f 	bgt.w	800ca20 <_dtoa_r+0x8f8>
 800c8e2:	9b04      	ldr	r3, [sp, #16]
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	f040 8097 	bne.w	800ca18 <_dtoa_r+0x8f0>
 800c8ea:	9b05      	ldr	r3, [sp, #20]
 800c8ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	f040 8093 	bne.w	800ca1c <_dtoa_r+0x8f4>
 800c8f6:	9b05      	ldr	r3, [sp, #20]
 800c8f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c8fc:	0d1b      	lsrs	r3, r3, #20
 800c8fe:	051b      	lsls	r3, r3, #20
 800c900:	b133      	cbz	r3, 800c910 <_dtoa_r+0x7e8>
 800c902:	9b00      	ldr	r3, [sp, #0]
 800c904:	3301      	adds	r3, #1
 800c906:	9300      	str	r3, [sp, #0]
 800c908:	9b06      	ldr	r3, [sp, #24]
 800c90a:	3301      	adds	r3, #1
 800c90c:	9306      	str	r3, [sp, #24]
 800c90e:	2301      	movs	r3, #1
 800c910:	9308      	str	r3, [sp, #32]
 800c912:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c914:	2b00      	cmp	r3, #0
 800c916:	f000 81b8 	beq.w	800cc8a <_dtoa_r+0xb62>
 800c91a:	6923      	ldr	r3, [r4, #16]
 800c91c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c920:	6918      	ldr	r0, [r3, #16]
 800c922:	f000 fb79 	bl	800d018 <__hi0bits>
 800c926:	f1c0 0020 	rsb	r0, r0, #32
 800c92a:	9b06      	ldr	r3, [sp, #24]
 800c92c:	4418      	add	r0, r3
 800c92e:	f010 001f 	ands.w	r0, r0, #31
 800c932:	f000 8082 	beq.w	800ca3a <_dtoa_r+0x912>
 800c936:	f1c0 0320 	rsb	r3, r0, #32
 800c93a:	2b04      	cmp	r3, #4
 800c93c:	dd73      	ble.n	800ca26 <_dtoa_r+0x8fe>
 800c93e:	9b00      	ldr	r3, [sp, #0]
 800c940:	f1c0 001c 	rsb	r0, r0, #28
 800c944:	4403      	add	r3, r0
 800c946:	9300      	str	r3, [sp, #0]
 800c948:	9b06      	ldr	r3, [sp, #24]
 800c94a:	4403      	add	r3, r0
 800c94c:	4406      	add	r6, r0
 800c94e:	9306      	str	r3, [sp, #24]
 800c950:	9b00      	ldr	r3, [sp, #0]
 800c952:	2b00      	cmp	r3, #0
 800c954:	dd05      	ble.n	800c962 <_dtoa_r+0x83a>
 800c956:	9902      	ldr	r1, [sp, #8]
 800c958:	461a      	mov	r2, r3
 800c95a:	4648      	mov	r0, r9
 800c95c:	f000 fcba 	bl	800d2d4 <__lshift>
 800c960:	9002      	str	r0, [sp, #8]
 800c962:	9b06      	ldr	r3, [sp, #24]
 800c964:	2b00      	cmp	r3, #0
 800c966:	dd05      	ble.n	800c974 <_dtoa_r+0x84c>
 800c968:	4621      	mov	r1, r4
 800c96a:	461a      	mov	r2, r3
 800c96c:	4648      	mov	r0, r9
 800c96e:	f000 fcb1 	bl	800d2d4 <__lshift>
 800c972:	4604      	mov	r4, r0
 800c974:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c976:	2b00      	cmp	r3, #0
 800c978:	d061      	beq.n	800ca3e <_dtoa_r+0x916>
 800c97a:	9802      	ldr	r0, [sp, #8]
 800c97c:	4621      	mov	r1, r4
 800c97e:	f000 fd15 	bl	800d3ac <__mcmp>
 800c982:	2800      	cmp	r0, #0
 800c984:	da5b      	bge.n	800ca3e <_dtoa_r+0x916>
 800c986:	2300      	movs	r3, #0
 800c988:	9902      	ldr	r1, [sp, #8]
 800c98a:	220a      	movs	r2, #10
 800c98c:	4648      	mov	r0, r9
 800c98e:	f000 fafd 	bl	800cf8c <__multadd>
 800c992:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c994:	9002      	str	r0, [sp, #8]
 800c996:	f107 38ff 	add.w	r8, r7, #4294967295
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	f000 8177 	beq.w	800cc8e <_dtoa_r+0xb66>
 800c9a0:	4629      	mov	r1, r5
 800c9a2:	2300      	movs	r3, #0
 800c9a4:	220a      	movs	r2, #10
 800c9a6:	4648      	mov	r0, r9
 800c9a8:	f000 faf0 	bl	800cf8c <__multadd>
 800c9ac:	f1bb 0f00 	cmp.w	fp, #0
 800c9b0:	4605      	mov	r5, r0
 800c9b2:	dc6f      	bgt.n	800ca94 <_dtoa_r+0x96c>
 800c9b4:	9b07      	ldr	r3, [sp, #28]
 800c9b6:	2b02      	cmp	r3, #2
 800c9b8:	dc49      	bgt.n	800ca4e <_dtoa_r+0x926>
 800c9ba:	e06b      	b.n	800ca94 <_dtoa_r+0x96c>
 800c9bc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c9be:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c9c2:	e73c      	b.n	800c83e <_dtoa_r+0x716>
 800c9c4:	3fe00000 	.word	0x3fe00000
 800c9c8:	40240000 	.word	0x40240000
 800c9cc:	9b03      	ldr	r3, [sp, #12]
 800c9ce:	1e5c      	subs	r4, r3, #1
 800c9d0:	9b08      	ldr	r3, [sp, #32]
 800c9d2:	42a3      	cmp	r3, r4
 800c9d4:	db09      	blt.n	800c9ea <_dtoa_r+0x8c2>
 800c9d6:	1b1c      	subs	r4, r3, r4
 800c9d8:	9b03      	ldr	r3, [sp, #12]
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	f6bf af30 	bge.w	800c840 <_dtoa_r+0x718>
 800c9e0:	9b00      	ldr	r3, [sp, #0]
 800c9e2:	9a03      	ldr	r2, [sp, #12]
 800c9e4:	1a9e      	subs	r6, r3, r2
 800c9e6:	2300      	movs	r3, #0
 800c9e8:	e72b      	b.n	800c842 <_dtoa_r+0x71a>
 800c9ea:	9b08      	ldr	r3, [sp, #32]
 800c9ec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c9ee:	9408      	str	r4, [sp, #32]
 800c9f0:	1ae3      	subs	r3, r4, r3
 800c9f2:	441a      	add	r2, r3
 800c9f4:	9e00      	ldr	r6, [sp, #0]
 800c9f6:	9b03      	ldr	r3, [sp, #12]
 800c9f8:	920d      	str	r2, [sp, #52]	@ 0x34
 800c9fa:	2400      	movs	r4, #0
 800c9fc:	e721      	b.n	800c842 <_dtoa_r+0x71a>
 800c9fe:	9c08      	ldr	r4, [sp, #32]
 800ca00:	9e00      	ldr	r6, [sp, #0]
 800ca02:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800ca04:	e728      	b.n	800c858 <_dtoa_r+0x730>
 800ca06:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800ca0a:	e751      	b.n	800c8b0 <_dtoa_r+0x788>
 800ca0c:	9a08      	ldr	r2, [sp, #32]
 800ca0e:	9902      	ldr	r1, [sp, #8]
 800ca10:	e750      	b.n	800c8b4 <_dtoa_r+0x78c>
 800ca12:	f8cd 8008 	str.w	r8, [sp, #8]
 800ca16:	e751      	b.n	800c8bc <_dtoa_r+0x794>
 800ca18:	2300      	movs	r3, #0
 800ca1a:	e779      	b.n	800c910 <_dtoa_r+0x7e8>
 800ca1c:	9b04      	ldr	r3, [sp, #16]
 800ca1e:	e777      	b.n	800c910 <_dtoa_r+0x7e8>
 800ca20:	2300      	movs	r3, #0
 800ca22:	9308      	str	r3, [sp, #32]
 800ca24:	e779      	b.n	800c91a <_dtoa_r+0x7f2>
 800ca26:	d093      	beq.n	800c950 <_dtoa_r+0x828>
 800ca28:	9a00      	ldr	r2, [sp, #0]
 800ca2a:	331c      	adds	r3, #28
 800ca2c:	441a      	add	r2, r3
 800ca2e:	9200      	str	r2, [sp, #0]
 800ca30:	9a06      	ldr	r2, [sp, #24]
 800ca32:	441a      	add	r2, r3
 800ca34:	441e      	add	r6, r3
 800ca36:	9206      	str	r2, [sp, #24]
 800ca38:	e78a      	b.n	800c950 <_dtoa_r+0x828>
 800ca3a:	4603      	mov	r3, r0
 800ca3c:	e7f4      	b.n	800ca28 <_dtoa_r+0x900>
 800ca3e:	9b03      	ldr	r3, [sp, #12]
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	46b8      	mov	r8, r7
 800ca44:	dc20      	bgt.n	800ca88 <_dtoa_r+0x960>
 800ca46:	469b      	mov	fp, r3
 800ca48:	9b07      	ldr	r3, [sp, #28]
 800ca4a:	2b02      	cmp	r3, #2
 800ca4c:	dd1e      	ble.n	800ca8c <_dtoa_r+0x964>
 800ca4e:	f1bb 0f00 	cmp.w	fp, #0
 800ca52:	f47f adb1 	bne.w	800c5b8 <_dtoa_r+0x490>
 800ca56:	4621      	mov	r1, r4
 800ca58:	465b      	mov	r3, fp
 800ca5a:	2205      	movs	r2, #5
 800ca5c:	4648      	mov	r0, r9
 800ca5e:	f000 fa95 	bl	800cf8c <__multadd>
 800ca62:	4601      	mov	r1, r0
 800ca64:	4604      	mov	r4, r0
 800ca66:	9802      	ldr	r0, [sp, #8]
 800ca68:	f000 fca0 	bl	800d3ac <__mcmp>
 800ca6c:	2800      	cmp	r0, #0
 800ca6e:	f77f ada3 	ble.w	800c5b8 <_dtoa_r+0x490>
 800ca72:	4656      	mov	r6, sl
 800ca74:	2331      	movs	r3, #49	@ 0x31
 800ca76:	f806 3b01 	strb.w	r3, [r6], #1
 800ca7a:	f108 0801 	add.w	r8, r8, #1
 800ca7e:	e59f      	b.n	800c5c0 <_dtoa_r+0x498>
 800ca80:	9c03      	ldr	r4, [sp, #12]
 800ca82:	46b8      	mov	r8, r7
 800ca84:	4625      	mov	r5, r4
 800ca86:	e7f4      	b.n	800ca72 <_dtoa_r+0x94a>
 800ca88:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800ca8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	f000 8101 	beq.w	800cc96 <_dtoa_r+0xb6e>
 800ca94:	2e00      	cmp	r6, #0
 800ca96:	dd05      	ble.n	800caa4 <_dtoa_r+0x97c>
 800ca98:	4629      	mov	r1, r5
 800ca9a:	4632      	mov	r2, r6
 800ca9c:	4648      	mov	r0, r9
 800ca9e:	f000 fc19 	bl	800d2d4 <__lshift>
 800caa2:	4605      	mov	r5, r0
 800caa4:	9b08      	ldr	r3, [sp, #32]
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d05c      	beq.n	800cb64 <_dtoa_r+0xa3c>
 800caaa:	6869      	ldr	r1, [r5, #4]
 800caac:	4648      	mov	r0, r9
 800caae:	f000 fa0b 	bl	800cec8 <_Balloc>
 800cab2:	4606      	mov	r6, r0
 800cab4:	b928      	cbnz	r0, 800cac2 <_dtoa_r+0x99a>
 800cab6:	4b82      	ldr	r3, [pc, #520]	@ (800ccc0 <_dtoa_r+0xb98>)
 800cab8:	4602      	mov	r2, r0
 800caba:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800cabe:	f7ff bb4a 	b.w	800c156 <_dtoa_r+0x2e>
 800cac2:	692a      	ldr	r2, [r5, #16]
 800cac4:	3202      	adds	r2, #2
 800cac6:	0092      	lsls	r2, r2, #2
 800cac8:	f105 010c 	add.w	r1, r5, #12
 800cacc:	300c      	adds	r0, #12
 800cace:	f001 f969 	bl	800dda4 <memcpy>
 800cad2:	2201      	movs	r2, #1
 800cad4:	4631      	mov	r1, r6
 800cad6:	4648      	mov	r0, r9
 800cad8:	f000 fbfc 	bl	800d2d4 <__lshift>
 800cadc:	f10a 0301 	add.w	r3, sl, #1
 800cae0:	9300      	str	r3, [sp, #0]
 800cae2:	eb0a 030b 	add.w	r3, sl, fp
 800cae6:	9308      	str	r3, [sp, #32]
 800cae8:	9b04      	ldr	r3, [sp, #16]
 800caea:	f003 0301 	and.w	r3, r3, #1
 800caee:	462f      	mov	r7, r5
 800caf0:	9306      	str	r3, [sp, #24]
 800caf2:	4605      	mov	r5, r0
 800caf4:	9b00      	ldr	r3, [sp, #0]
 800caf6:	9802      	ldr	r0, [sp, #8]
 800caf8:	4621      	mov	r1, r4
 800cafa:	f103 3bff 	add.w	fp, r3, #4294967295
 800cafe:	f7ff fa8a 	bl	800c016 <quorem>
 800cb02:	4603      	mov	r3, r0
 800cb04:	3330      	adds	r3, #48	@ 0x30
 800cb06:	9003      	str	r0, [sp, #12]
 800cb08:	4639      	mov	r1, r7
 800cb0a:	9802      	ldr	r0, [sp, #8]
 800cb0c:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb0e:	f000 fc4d 	bl	800d3ac <__mcmp>
 800cb12:	462a      	mov	r2, r5
 800cb14:	9004      	str	r0, [sp, #16]
 800cb16:	4621      	mov	r1, r4
 800cb18:	4648      	mov	r0, r9
 800cb1a:	f000 fc63 	bl	800d3e4 <__mdiff>
 800cb1e:	68c2      	ldr	r2, [r0, #12]
 800cb20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb22:	4606      	mov	r6, r0
 800cb24:	bb02      	cbnz	r2, 800cb68 <_dtoa_r+0xa40>
 800cb26:	4601      	mov	r1, r0
 800cb28:	9802      	ldr	r0, [sp, #8]
 800cb2a:	f000 fc3f 	bl	800d3ac <__mcmp>
 800cb2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb30:	4602      	mov	r2, r0
 800cb32:	4631      	mov	r1, r6
 800cb34:	4648      	mov	r0, r9
 800cb36:	920c      	str	r2, [sp, #48]	@ 0x30
 800cb38:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb3a:	f000 fa05 	bl	800cf48 <_Bfree>
 800cb3e:	9b07      	ldr	r3, [sp, #28]
 800cb40:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800cb42:	9e00      	ldr	r6, [sp, #0]
 800cb44:	ea42 0103 	orr.w	r1, r2, r3
 800cb48:	9b06      	ldr	r3, [sp, #24]
 800cb4a:	4319      	orrs	r1, r3
 800cb4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb4e:	d10d      	bne.n	800cb6c <_dtoa_r+0xa44>
 800cb50:	2b39      	cmp	r3, #57	@ 0x39
 800cb52:	d027      	beq.n	800cba4 <_dtoa_r+0xa7c>
 800cb54:	9a04      	ldr	r2, [sp, #16]
 800cb56:	2a00      	cmp	r2, #0
 800cb58:	dd01      	ble.n	800cb5e <_dtoa_r+0xa36>
 800cb5a:	9b03      	ldr	r3, [sp, #12]
 800cb5c:	3331      	adds	r3, #49	@ 0x31
 800cb5e:	f88b 3000 	strb.w	r3, [fp]
 800cb62:	e52e      	b.n	800c5c2 <_dtoa_r+0x49a>
 800cb64:	4628      	mov	r0, r5
 800cb66:	e7b9      	b.n	800cadc <_dtoa_r+0x9b4>
 800cb68:	2201      	movs	r2, #1
 800cb6a:	e7e2      	b.n	800cb32 <_dtoa_r+0xa0a>
 800cb6c:	9904      	ldr	r1, [sp, #16]
 800cb6e:	2900      	cmp	r1, #0
 800cb70:	db04      	blt.n	800cb7c <_dtoa_r+0xa54>
 800cb72:	9807      	ldr	r0, [sp, #28]
 800cb74:	4301      	orrs	r1, r0
 800cb76:	9806      	ldr	r0, [sp, #24]
 800cb78:	4301      	orrs	r1, r0
 800cb7a:	d120      	bne.n	800cbbe <_dtoa_r+0xa96>
 800cb7c:	2a00      	cmp	r2, #0
 800cb7e:	ddee      	ble.n	800cb5e <_dtoa_r+0xa36>
 800cb80:	9902      	ldr	r1, [sp, #8]
 800cb82:	9300      	str	r3, [sp, #0]
 800cb84:	2201      	movs	r2, #1
 800cb86:	4648      	mov	r0, r9
 800cb88:	f000 fba4 	bl	800d2d4 <__lshift>
 800cb8c:	4621      	mov	r1, r4
 800cb8e:	9002      	str	r0, [sp, #8]
 800cb90:	f000 fc0c 	bl	800d3ac <__mcmp>
 800cb94:	2800      	cmp	r0, #0
 800cb96:	9b00      	ldr	r3, [sp, #0]
 800cb98:	dc02      	bgt.n	800cba0 <_dtoa_r+0xa78>
 800cb9a:	d1e0      	bne.n	800cb5e <_dtoa_r+0xa36>
 800cb9c:	07da      	lsls	r2, r3, #31
 800cb9e:	d5de      	bpl.n	800cb5e <_dtoa_r+0xa36>
 800cba0:	2b39      	cmp	r3, #57	@ 0x39
 800cba2:	d1da      	bne.n	800cb5a <_dtoa_r+0xa32>
 800cba4:	2339      	movs	r3, #57	@ 0x39
 800cba6:	f88b 3000 	strb.w	r3, [fp]
 800cbaa:	4633      	mov	r3, r6
 800cbac:	461e      	mov	r6, r3
 800cbae:	3b01      	subs	r3, #1
 800cbb0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800cbb4:	2a39      	cmp	r2, #57	@ 0x39
 800cbb6:	d04e      	beq.n	800cc56 <_dtoa_r+0xb2e>
 800cbb8:	3201      	adds	r2, #1
 800cbba:	701a      	strb	r2, [r3, #0]
 800cbbc:	e501      	b.n	800c5c2 <_dtoa_r+0x49a>
 800cbbe:	2a00      	cmp	r2, #0
 800cbc0:	dd03      	ble.n	800cbca <_dtoa_r+0xaa2>
 800cbc2:	2b39      	cmp	r3, #57	@ 0x39
 800cbc4:	d0ee      	beq.n	800cba4 <_dtoa_r+0xa7c>
 800cbc6:	3301      	adds	r3, #1
 800cbc8:	e7c9      	b.n	800cb5e <_dtoa_r+0xa36>
 800cbca:	9a00      	ldr	r2, [sp, #0]
 800cbcc:	9908      	ldr	r1, [sp, #32]
 800cbce:	f802 3c01 	strb.w	r3, [r2, #-1]
 800cbd2:	428a      	cmp	r2, r1
 800cbd4:	d028      	beq.n	800cc28 <_dtoa_r+0xb00>
 800cbd6:	9902      	ldr	r1, [sp, #8]
 800cbd8:	2300      	movs	r3, #0
 800cbda:	220a      	movs	r2, #10
 800cbdc:	4648      	mov	r0, r9
 800cbde:	f000 f9d5 	bl	800cf8c <__multadd>
 800cbe2:	42af      	cmp	r7, r5
 800cbe4:	9002      	str	r0, [sp, #8]
 800cbe6:	f04f 0300 	mov.w	r3, #0
 800cbea:	f04f 020a 	mov.w	r2, #10
 800cbee:	4639      	mov	r1, r7
 800cbf0:	4648      	mov	r0, r9
 800cbf2:	d107      	bne.n	800cc04 <_dtoa_r+0xadc>
 800cbf4:	f000 f9ca 	bl	800cf8c <__multadd>
 800cbf8:	4607      	mov	r7, r0
 800cbfa:	4605      	mov	r5, r0
 800cbfc:	9b00      	ldr	r3, [sp, #0]
 800cbfe:	3301      	adds	r3, #1
 800cc00:	9300      	str	r3, [sp, #0]
 800cc02:	e777      	b.n	800caf4 <_dtoa_r+0x9cc>
 800cc04:	f000 f9c2 	bl	800cf8c <__multadd>
 800cc08:	4629      	mov	r1, r5
 800cc0a:	4607      	mov	r7, r0
 800cc0c:	2300      	movs	r3, #0
 800cc0e:	220a      	movs	r2, #10
 800cc10:	4648      	mov	r0, r9
 800cc12:	f000 f9bb 	bl	800cf8c <__multadd>
 800cc16:	4605      	mov	r5, r0
 800cc18:	e7f0      	b.n	800cbfc <_dtoa_r+0xad4>
 800cc1a:	f1bb 0f00 	cmp.w	fp, #0
 800cc1e:	bfcc      	ite	gt
 800cc20:	465e      	movgt	r6, fp
 800cc22:	2601      	movle	r6, #1
 800cc24:	4456      	add	r6, sl
 800cc26:	2700      	movs	r7, #0
 800cc28:	9902      	ldr	r1, [sp, #8]
 800cc2a:	9300      	str	r3, [sp, #0]
 800cc2c:	2201      	movs	r2, #1
 800cc2e:	4648      	mov	r0, r9
 800cc30:	f000 fb50 	bl	800d2d4 <__lshift>
 800cc34:	4621      	mov	r1, r4
 800cc36:	9002      	str	r0, [sp, #8]
 800cc38:	f000 fbb8 	bl	800d3ac <__mcmp>
 800cc3c:	2800      	cmp	r0, #0
 800cc3e:	dcb4      	bgt.n	800cbaa <_dtoa_r+0xa82>
 800cc40:	d102      	bne.n	800cc48 <_dtoa_r+0xb20>
 800cc42:	9b00      	ldr	r3, [sp, #0]
 800cc44:	07db      	lsls	r3, r3, #31
 800cc46:	d4b0      	bmi.n	800cbaa <_dtoa_r+0xa82>
 800cc48:	4633      	mov	r3, r6
 800cc4a:	461e      	mov	r6, r3
 800cc4c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cc50:	2a30      	cmp	r2, #48	@ 0x30
 800cc52:	d0fa      	beq.n	800cc4a <_dtoa_r+0xb22>
 800cc54:	e4b5      	b.n	800c5c2 <_dtoa_r+0x49a>
 800cc56:	459a      	cmp	sl, r3
 800cc58:	d1a8      	bne.n	800cbac <_dtoa_r+0xa84>
 800cc5a:	2331      	movs	r3, #49	@ 0x31
 800cc5c:	f108 0801 	add.w	r8, r8, #1
 800cc60:	f88a 3000 	strb.w	r3, [sl]
 800cc64:	e4ad      	b.n	800c5c2 <_dtoa_r+0x49a>
 800cc66:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cc68:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800ccc4 <_dtoa_r+0xb9c>
 800cc6c:	b11b      	cbz	r3, 800cc76 <_dtoa_r+0xb4e>
 800cc6e:	f10a 0308 	add.w	r3, sl, #8
 800cc72:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800cc74:	6013      	str	r3, [r2, #0]
 800cc76:	4650      	mov	r0, sl
 800cc78:	b017      	add	sp, #92	@ 0x5c
 800cc7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc7e:	9b07      	ldr	r3, [sp, #28]
 800cc80:	2b01      	cmp	r3, #1
 800cc82:	f77f ae2e 	ble.w	800c8e2 <_dtoa_r+0x7ba>
 800cc86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cc88:	9308      	str	r3, [sp, #32]
 800cc8a:	2001      	movs	r0, #1
 800cc8c:	e64d      	b.n	800c92a <_dtoa_r+0x802>
 800cc8e:	f1bb 0f00 	cmp.w	fp, #0
 800cc92:	f77f aed9 	ble.w	800ca48 <_dtoa_r+0x920>
 800cc96:	4656      	mov	r6, sl
 800cc98:	9802      	ldr	r0, [sp, #8]
 800cc9a:	4621      	mov	r1, r4
 800cc9c:	f7ff f9bb 	bl	800c016 <quorem>
 800cca0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800cca4:	f806 3b01 	strb.w	r3, [r6], #1
 800cca8:	eba6 020a 	sub.w	r2, r6, sl
 800ccac:	4593      	cmp	fp, r2
 800ccae:	ddb4      	ble.n	800cc1a <_dtoa_r+0xaf2>
 800ccb0:	9902      	ldr	r1, [sp, #8]
 800ccb2:	2300      	movs	r3, #0
 800ccb4:	220a      	movs	r2, #10
 800ccb6:	4648      	mov	r0, r9
 800ccb8:	f000 f968 	bl	800cf8c <__multadd>
 800ccbc:	9002      	str	r0, [sp, #8]
 800ccbe:	e7eb      	b.n	800cc98 <_dtoa_r+0xb70>
 800ccc0:	0800fa34 	.word	0x0800fa34
 800ccc4:	0800f9b8 	.word	0x0800f9b8

0800ccc8 <_free_r>:
 800ccc8:	b538      	push	{r3, r4, r5, lr}
 800ccca:	4605      	mov	r5, r0
 800cccc:	2900      	cmp	r1, #0
 800ccce:	d041      	beq.n	800cd54 <_free_r+0x8c>
 800ccd0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ccd4:	1f0c      	subs	r4, r1, #4
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	bfb8      	it	lt
 800ccda:	18e4      	addlt	r4, r4, r3
 800ccdc:	f000 f8e8 	bl	800ceb0 <__malloc_lock>
 800cce0:	4a1d      	ldr	r2, [pc, #116]	@ (800cd58 <_free_r+0x90>)
 800cce2:	6813      	ldr	r3, [r2, #0]
 800cce4:	b933      	cbnz	r3, 800ccf4 <_free_r+0x2c>
 800cce6:	6063      	str	r3, [r4, #4]
 800cce8:	6014      	str	r4, [r2, #0]
 800ccea:	4628      	mov	r0, r5
 800ccec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ccf0:	f000 b8e4 	b.w	800cebc <__malloc_unlock>
 800ccf4:	42a3      	cmp	r3, r4
 800ccf6:	d908      	bls.n	800cd0a <_free_r+0x42>
 800ccf8:	6820      	ldr	r0, [r4, #0]
 800ccfa:	1821      	adds	r1, r4, r0
 800ccfc:	428b      	cmp	r3, r1
 800ccfe:	bf01      	itttt	eq
 800cd00:	6819      	ldreq	r1, [r3, #0]
 800cd02:	685b      	ldreq	r3, [r3, #4]
 800cd04:	1809      	addeq	r1, r1, r0
 800cd06:	6021      	streq	r1, [r4, #0]
 800cd08:	e7ed      	b.n	800cce6 <_free_r+0x1e>
 800cd0a:	461a      	mov	r2, r3
 800cd0c:	685b      	ldr	r3, [r3, #4]
 800cd0e:	b10b      	cbz	r3, 800cd14 <_free_r+0x4c>
 800cd10:	42a3      	cmp	r3, r4
 800cd12:	d9fa      	bls.n	800cd0a <_free_r+0x42>
 800cd14:	6811      	ldr	r1, [r2, #0]
 800cd16:	1850      	adds	r0, r2, r1
 800cd18:	42a0      	cmp	r0, r4
 800cd1a:	d10b      	bne.n	800cd34 <_free_r+0x6c>
 800cd1c:	6820      	ldr	r0, [r4, #0]
 800cd1e:	4401      	add	r1, r0
 800cd20:	1850      	adds	r0, r2, r1
 800cd22:	4283      	cmp	r3, r0
 800cd24:	6011      	str	r1, [r2, #0]
 800cd26:	d1e0      	bne.n	800ccea <_free_r+0x22>
 800cd28:	6818      	ldr	r0, [r3, #0]
 800cd2a:	685b      	ldr	r3, [r3, #4]
 800cd2c:	6053      	str	r3, [r2, #4]
 800cd2e:	4408      	add	r0, r1
 800cd30:	6010      	str	r0, [r2, #0]
 800cd32:	e7da      	b.n	800ccea <_free_r+0x22>
 800cd34:	d902      	bls.n	800cd3c <_free_r+0x74>
 800cd36:	230c      	movs	r3, #12
 800cd38:	602b      	str	r3, [r5, #0]
 800cd3a:	e7d6      	b.n	800ccea <_free_r+0x22>
 800cd3c:	6820      	ldr	r0, [r4, #0]
 800cd3e:	1821      	adds	r1, r4, r0
 800cd40:	428b      	cmp	r3, r1
 800cd42:	bf04      	itt	eq
 800cd44:	6819      	ldreq	r1, [r3, #0]
 800cd46:	685b      	ldreq	r3, [r3, #4]
 800cd48:	6063      	str	r3, [r4, #4]
 800cd4a:	bf04      	itt	eq
 800cd4c:	1809      	addeq	r1, r1, r0
 800cd4e:	6021      	streq	r1, [r4, #0]
 800cd50:	6054      	str	r4, [r2, #4]
 800cd52:	e7ca      	b.n	800ccea <_free_r+0x22>
 800cd54:	bd38      	pop	{r3, r4, r5, pc}
 800cd56:	bf00      	nop
 800cd58:	200009dc 	.word	0x200009dc

0800cd5c <malloc>:
 800cd5c:	4b02      	ldr	r3, [pc, #8]	@ (800cd68 <malloc+0xc>)
 800cd5e:	4601      	mov	r1, r0
 800cd60:	6818      	ldr	r0, [r3, #0]
 800cd62:	f000 b825 	b.w	800cdb0 <_malloc_r>
 800cd66:	bf00      	nop
 800cd68:	20000098 	.word	0x20000098

0800cd6c <sbrk_aligned>:
 800cd6c:	b570      	push	{r4, r5, r6, lr}
 800cd6e:	4e0f      	ldr	r6, [pc, #60]	@ (800cdac <sbrk_aligned+0x40>)
 800cd70:	460c      	mov	r4, r1
 800cd72:	6831      	ldr	r1, [r6, #0]
 800cd74:	4605      	mov	r5, r0
 800cd76:	b911      	cbnz	r1, 800cd7e <sbrk_aligned+0x12>
 800cd78:	f001 f804 	bl	800dd84 <_sbrk_r>
 800cd7c:	6030      	str	r0, [r6, #0]
 800cd7e:	4621      	mov	r1, r4
 800cd80:	4628      	mov	r0, r5
 800cd82:	f000 ffff 	bl	800dd84 <_sbrk_r>
 800cd86:	1c43      	adds	r3, r0, #1
 800cd88:	d103      	bne.n	800cd92 <sbrk_aligned+0x26>
 800cd8a:	f04f 34ff 	mov.w	r4, #4294967295
 800cd8e:	4620      	mov	r0, r4
 800cd90:	bd70      	pop	{r4, r5, r6, pc}
 800cd92:	1cc4      	adds	r4, r0, #3
 800cd94:	f024 0403 	bic.w	r4, r4, #3
 800cd98:	42a0      	cmp	r0, r4
 800cd9a:	d0f8      	beq.n	800cd8e <sbrk_aligned+0x22>
 800cd9c:	1a21      	subs	r1, r4, r0
 800cd9e:	4628      	mov	r0, r5
 800cda0:	f000 fff0 	bl	800dd84 <_sbrk_r>
 800cda4:	3001      	adds	r0, #1
 800cda6:	d1f2      	bne.n	800cd8e <sbrk_aligned+0x22>
 800cda8:	e7ef      	b.n	800cd8a <sbrk_aligned+0x1e>
 800cdaa:	bf00      	nop
 800cdac:	200009d8 	.word	0x200009d8

0800cdb0 <_malloc_r>:
 800cdb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cdb4:	1ccd      	adds	r5, r1, #3
 800cdb6:	f025 0503 	bic.w	r5, r5, #3
 800cdba:	3508      	adds	r5, #8
 800cdbc:	2d0c      	cmp	r5, #12
 800cdbe:	bf38      	it	cc
 800cdc0:	250c      	movcc	r5, #12
 800cdc2:	2d00      	cmp	r5, #0
 800cdc4:	4606      	mov	r6, r0
 800cdc6:	db01      	blt.n	800cdcc <_malloc_r+0x1c>
 800cdc8:	42a9      	cmp	r1, r5
 800cdca:	d904      	bls.n	800cdd6 <_malloc_r+0x26>
 800cdcc:	230c      	movs	r3, #12
 800cdce:	6033      	str	r3, [r6, #0]
 800cdd0:	2000      	movs	r0, #0
 800cdd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cdd6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ceac <_malloc_r+0xfc>
 800cdda:	f000 f869 	bl	800ceb0 <__malloc_lock>
 800cdde:	f8d8 3000 	ldr.w	r3, [r8]
 800cde2:	461c      	mov	r4, r3
 800cde4:	bb44      	cbnz	r4, 800ce38 <_malloc_r+0x88>
 800cde6:	4629      	mov	r1, r5
 800cde8:	4630      	mov	r0, r6
 800cdea:	f7ff ffbf 	bl	800cd6c <sbrk_aligned>
 800cdee:	1c43      	adds	r3, r0, #1
 800cdf0:	4604      	mov	r4, r0
 800cdf2:	d158      	bne.n	800cea6 <_malloc_r+0xf6>
 800cdf4:	f8d8 4000 	ldr.w	r4, [r8]
 800cdf8:	4627      	mov	r7, r4
 800cdfa:	2f00      	cmp	r7, #0
 800cdfc:	d143      	bne.n	800ce86 <_malloc_r+0xd6>
 800cdfe:	2c00      	cmp	r4, #0
 800ce00:	d04b      	beq.n	800ce9a <_malloc_r+0xea>
 800ce02:	6823      	ldr	r3, [r4, #0]
 800ce04:	4639      	mov	r1, r7
 800ce06:	4630      	mov	r0, r6
 800ce08:	eb04 0903 	add.w	r9, r4, r3
 800ce0c:	f000 ffba 	bl	800dd84 <_sbrk_r>
 800ce10:	4581      	cmp	r9, r0
 800ce12:	d142      	bne.n	800ce9a <_malloc_r+0xea>
 800ce14:	6821      	ldr	r1, [r4, #0]
 800ce16:	1a6d      	subs	r5, r5, r1
 800ce18:	4629      	mov	r1, r5
 800ce1a:	4630      	mov	r0, r6
 800ce1c:	f7ff ffa6 	bl	800cd6c <sbrk_aligned>
 800ce20:	3001      	adds	r0, #1
 800ce22:	d03a      	beq.n	800ce9a <_malloc_r+0xea>
 800ce24:	6823      	ldr	r3, [r4, #0]
 800ce26:	442b      	add	r3, r5
 800ce28:	6023      	str	r3, [r4, #0]
 800ce2a:	f8d8 3000 	ldr.w	r3, [r8]
 800ce2e:	685a      	ldr	r2, [r3, #4]
 800ce30:	bb62      	cbnz	r2, 800ce8c <_malloc_r+0xdc>
 800ce32:	f8c8 7000 	str.w	r7, [r8]
 800ce36:	e00f      	b.n	800ce58 <_malloc_r+0xa8>
 800ce38:	6822      	ldr	r2, [r4, #0]
 800ce3a:	1b52      	subs	r2, r2, r5
 800ce3c:	d420      	bmi.n	800ce80 <_malloc_r+0xd0>
 800ce3e:	2a0b      	cmp	r2, #11
 800ce40:	d917      	bls.n	800ce72 <_malloc_r+0xc2>
 800ce42:	1961      	adds	r1, r4, r5
 800ce44:	42a3      	cmp	r3, r4
 800ce46:	6025      	str	r5, [r4, #0]
 800ce48:	bf18      	it	ne
 800ce4a:	6059      	strne	r1, [r3, #4]
 800ce4c:	6863      	ldr	r3, [r4, #4]
 800ce4e:	bf08      	it	eq
 800ce50:	f8c8 1000 	streq.w	r1, [r8]
 800ce54:	5162      	str	r2, [r4, r5]
 800ce56:	604b      	str	r3, [r1, #4]
 800ce58:	4630      	mov	r0, r6
 800ce5a:	f000 f82f 	bl	800cebc <__malloc_unlock>
 800ce5e:	f104 000b 	add.w	r0, r4, #11
 800ce62:	1d23      	adds	r3, r4, #4
 800ce64:	f020 0007 	bic.w	r0, r0, #7
 800ce68:	1ac2      	subs	r2, r0, r3
 800ce6a:	bf1c      	itt	ne
 800ce6c:	1a1b      	subne	r3, r3, r0
 800ce6e:	50a3      	strne	r3, [r4, r2]
 800ce70:	e7af      	b.n	800cdd2 <_malloc_r+0x22>
 800ce72:	6862      	ldr	r2, [r4, #4]
 800ce74:	42a3      	cmp	r3, r4
 800ce76:	bf0c      	ite	eq
 800ce78:	f8c8 2000 	streq.w	r2, [r8]
 800ce7c:	605a      	strne	r2, [r3, #4]
 800ce7e:	e7eb      	b.n	800ce58 <_malloc_r+0xa8>
 800ce80:	4623      	mov	r3, r4
 800ce82:	6864      	ldr	r4, [r4, #4]
 800ce84:	e7ae      	b.n	800cde4 <_malloc_r+0x34>
 800ce86:	463c      	mov	r4, r7
 800ce88:	687f      	ldr	r7, [r7, #4]
 800ce8a:	e7b6      	b.n	800cdfa <_malloc_r+0x4a>
 800ce8c:	461a      	mov	r2, r3
 800ce8e:	685b      	ldr	r3, [r3, #4]
 800ce90:	42a3      	cmp	r3, r4
 800ce92:	d1fb      	bne.n	800ce8c <_malloc_r+0xdc>
 800ce94:	2300      	movs	r3, #0
 800ce96:	6053      	str	r3, [r2, #4]
 800ce98:	e7de      	b.n	800ce58 <_malloc_r+0xa8>
 800ce9a:	230c      	movs	r3, #12
 800ce9c:	6033      	str	r3, [r6, #0]
 800ce9e:	4630      	mov	r0, r6
 800cea0:	f000 f80c 	bl	800cebc <__malloc_unlock>
 800cea4:	e794      	b.n	800cdd0 <_malloc_r+0x20>
 800cea6:	6005      	str	r5, [r0, #0]
 800cea8:	e7d6      	b.n	800ce58 <_malloc_r+0xa8>
 800ceaa:	bf00      	nop
 800ceac:	200009dc 	.word	0x200009dc

0800ceb0 <__malloc_lock>:
 800ceb0:	4801      	ldr	r0, [pc, #4]	@ (800ceb8 <__malloc_lock+0x8>)
 800ceb2:	f7ff b8ae 	b.w	800c012 <__retarget_lock_acquire_recursive>
 800ceb6:	bf00      	nop
 800ceb8:	200009d4 	.word	0x200009d4

0800cebc <__malloc_unlock>:
 800cebc:	4801      	ldr	r0, [pc, #4]	@ (800cec4 <__malloc_unlock+0x8>)
 800cebe:	f7ff b8a9 	b.w	800c014 <__retarget_lock_release_recursive>
 800cec2:	bf00      	nop
 800cec4:	200009d4 	.word	0x200009d4

0800cec8 <_Balloc>:
 800cec8:	b570      	push	{r4, r5, r6, lr}
 800ceca:	69c6      	ldr	r6, [r0, #28]
 800cecc:	4604      	mov	r4, r0
 800cece:	460d      	mov	r5, r1
 800ced0:	b976      	cbnz	r6, 800cef0 <_Balloc+0x28>
 800ced2:	2010      	movs	r0, #16
 800ced4:	f7ff ff42 	bl	800cd5c <malloc>
 800ced8:	4602      	mov	r2, r0
 800ceda:	61e0      	str	r0, [r4, #28]
 800cedc:	b920      	cbnz	r0, 800cee8 <_Balloc+0x20>
 800cede:	4b18      	ldr	r3, [pc, #96]	@ (800cf40 <_Balloc+0x78>)
 800cee0:	4818      	ldr	r0, [pc, #96]	@ (800cf44 <_Balloc+0x7c>)
 800cee2:	216b      	movs	r1, #107	@ 0x6b
 800cee4:	f000 ff6c 	bl	800ddc0 <__assert_func>
 800cee8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ceec:	6006      	str	r6, [r0, #0]
 800ceee:	60c6      	str	r6, [r0, #12]
 800cef0:	69e6      	ldr	r6, [r4, #28]
 800cef2:	68f3      	ldr	r3, [r6, #12]
 800cef4:	b183      	cbz	r3, 800cf18 <_Balloc+0x50>
 800cef6:	69e3      	ldr	r3, [r4, #28]
 800cef8:	68db      	ldr	r3, [r3, #12]
 800cefa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cefe:	b9b8      	cbnz	r0, 800cf30 <_Balloc+0x68>
 800cf00:	2101      	movs	r1, #1
 800cf02:	fa01 f605 	lsl.w	r6, r1, r5
 800cf06:	1d72      	adds	r2, r6, #5
 800cf08:	0092      	lsls	r2, r2, #2
 800cf0a:	4620      	mov	r0, r4
 800cf0c:	f000 ff76 	bl	800ddfc <_calloc_r>
 800cf10:	b160      	cbz	r0, 800cf2c <_Balloc+0x64>
 800cf12:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cf16:	e00e      	b.n	800cf36 <_Balloc+0x6e>
 800cf18:	2221      	movs	r2, #33	@ 0x21
 800cf1a:	2104      	movs	r1, #4
 800cf1c:	4620      	mov	r0, r4
 800cf1e:	f000 ff6d 	bl	800ddfc <_calloc_r>
 800cf22:	69e3      	ldr	r3, [r4, #28]
 800cf24:	60f0      	str	r0, [r6, #12]
 800cf26:	68db      	ldr	r3, [r3, #12]
 800cf28:	2b00      	cmp	r3, #0
 800cf2a:	d1e4      	bne.n	800cef6 <_Balloc+0x2e>
 800cf2c:	2000      	movs	r0, #0
 800cf2e:	bd70      	pop	{r4, r5, r6, pc}
 800cf30:	6802      	ldr	r2, [r0, #0]
 800cf32:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cf36:	2300      	movs	r3, #0
 800cf38:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cf3c:	e7f7      	b.n	800cf2e <_Balloc+0x66>
 800cf3e:	bf00      	nop
 800cf40:	0800f9c5 	.word	0x0800f9c5
 800cf44:	0800fa45 	.word	0x0800fa45

0800cf48 <_Bfree>:
 800cf48:	b570      	push	{r4, r5, r6, lr}
 800cf4a:	69c6      	ldr	r6, [r0, #28]
 800cf4c:	4605      	mov	r5, r0
 800cf4e:	460c      	mov	r4, r1
 800cf50:	b976      	cbnz	r6, 800cf70 <_Bfree+0x28>
 800cf52:	2010      	movs	r0, #16
 800cf54:	f7ff ff02 	bl	800cd5c <malloc>
 800cf58:	4602      	mov	r2, r0
 800cf5a:	61e8      	str	r0, [r5, #28]
 800cf5c:	b920      	cbnz	r0, 800cf68 <_Bfree+0x20>
 800cf5e:	4b09      	ldr	r3, [pc, #36]	@ (800cf84 <_Bfree+0x3c>)
 800cf60:	4809      	ldr	r0, [pc, #36]	@ (800cf88 <_Bfree+0x40>)
 800cf62:	218f      	movs	r1, #143	@ 0x8f
 800cf64:	f000 ff2c 	bl	800ddc0 <__assert_func>
 800cf68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cf6c:	6006      	str	r6, [r0, #0]
 800cf6e:	60c6      	str	r6, [r0, #12]
 800cf70:	b13c      	cbz	r4, 800cf82 <_Bfree+0x3a>
 800cf72:	69eb      	ldr	r3, [r5, #28]
 800cf74:	6862      	ldr	r2, [r4, #4]
 800cf76:	68db      	ldr	r3, [r3, #12]
 800cf78:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cf7c:	6021      	str	r1, [r4, #0]
 800cf7e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cf82:	bd70      	pop	{r4, r5, r6, pc}
 800cf84:	0800f9c5 	.word	0x0800f9c5
 800cf88:	0800fa45 	.word	0x0800fa45

0800cf8c <__multadd>:
 800cf8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf90:	690d      	ldr	r5, [r1, #16]
 800cf92:	4607      	mov	r7, r0
 800cf94:	460c      	mov	r4, r1
 800cf96:	461e      	mov	r6, r3
 800cf98:	f101 0c14 	add.w	ip, r1, #20
 800cf9c:	2000      	movs	r0, #0
 800cf9e:	f8dc 3000 	ldr.w	r3, [ip]
 800cfa2:	b299      	uxth	r1, r3
 800cfa4:	fb02 6101 	mla	r1, r2, r1, r6
 800cfa8:	0c1e      	lsrs	r6, r3, #16
 800cfaa:	0c0b      	lsrs	r3, r1, #16
 800cfac:	fb02 3306 	mla	r3, r2, r6, r3
 800cfb0:	b289      	uxth	r1, r1
 800cfb2:	3001      	adds	r0, #1
 800cfb4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cfb8:	4285      	cmp	r5, r0
 800cfba:	f84c 1b04 	str.w	r1, [ip], #4
 800cfbe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cfc2:	dcec      	bgt.n	800cf9e <__multadd+0x12>
 800cfc4:	b30e      	cbz	r6, 800d00a <__multadd+0x7e>
 800cfc6:	68a3      	ldr	r3, [r4, #8]
 800cfc8:	42ab      	cmp	r3, r5
 800cfca:	dc19      	bgt.n	800d000 <__multadd+0x74>
 800cfcc:	6861      	ldr	r1, [r4, #4]
 800cfce:	4638      	mov	r0, r7
 800cfd0:	3101      	adds	r1, #1
 800cfd2:	f7ff ff79 	bl	800cec8 <_Balloc>
 800cfd6:	4680      	mov	r8, r0
 800cfd8:	b928      	cbnz	r0, 800cfe6 <__multadd+0x5a>
 800cfda:	4602      	mov	r2, r0
 800cfdc:	4b0c      	ldr	r3, [pc, #48]	@ (800d010 <__multadd+0x84>)
 800cfde:	480d      	ldr	r0, [pc, #52]	@ (800d014 <__multadd+0x88>)
 800cfe0:	21ba      	movs	r1, #186	@ 0xba
 800cfe2:	f000 feed 	bl	800ddc0 <__assert_func>
 800cfe6:	6922      	ldr	r2, [r4, #16]
 800cfe8:	3202      	adds	r2, #2
 800cfea:	f104 010c 	add.w	r1, r4, #12
 800cfee:	0092      	lsls	r2, r2, #2
 800cff0:	300c      	adds	r0, #12
 800cff2:	f000 fed7 	bl	800dda4 <memcpy>
 800cff6:	4621      	mov	r1, r4
 800cff8:	4638      	mov	r0, r7
 800cffa:	f7ff ffa5 	bl	800cf48 <_Bfree>
 800cffe:	4644      	mov	r4, r8
 800d000:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d004:	3501      	adds	r5, #1
 800d006:	615e      	str	r6, [r3, #20]
 800d008:	6125      	str	r5, [r4, #16]
 800d00a:	4620      	mov	r0, r4
 800d00c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d010:	0800fa34 	.word	0x0800fa34
 800d014:	0800fa45 	.word	0x0800fa45

0800d018 <__hi0bits>:
 800d018:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d01c:	4603      	mov	r3, r0
 800d01e:	bf36      	itet	cc
 800d020:	0403      	lslcc	r3, r0, #16
 800d022:	2000      	movcs	r0, #0
 800d024:	2010      	movcc	r0, #16
 800d026:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d02a:	bf3c      	itt	cc
 800d02c:	021b      	lslcc	r3, r3, #8
 800d02e:	3008      	addcc	r0, #8
 800d030:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d034:	bf3c      	itt	cc
 800d036:	011b      	lslcc	r3, r3, #4
 800d038:	3004      	addcc	r0, #4
 800d03a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d03e:	bf3c      	itt	cc
 800d040:	009b      	lslcc	r3, r3, #2
 800d042:	3002      	addcc	r0, #2
 800d044:	2b00      	cmp	r3, #0
 800d046:	db05      	blt.n	800d054 <__hi0bits+0x3c>
 800d048:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d04c:	f100 0001 	add.w	r0, r0, #1
 800d050:	bf08      	it	eq
 800d052:	2020      	moveq	r0, #32
 800d054:	4770      	bx	lr

0800d056 <__lo0bits>:
 800d056:	6803      	ldr	r3, [r0, #0]
 800d058:	4602      	mov	r2, r0
 800d05a:	f013 0007 	ands.w	r0, r3, #7
 800d05e:	d00b      	beq.n	800d078 <__lo0bits+0x22>
 800d060:	07d9      	lsls	r1, r3, #31
 800d062:	d421      	bmi.n	800d0a8 <__lo0bits+0x52>
 800d064:	0798      	lsls	r0, r3, #30
 800d066:	bf49      	itett	mi
 800d068:	085b      	lsrmi	r3, r3, #1
 800d06a:	089b      	lsrpl	r3, r3, #2
 800d06c:	2001      	movmi	r0, #1
 800d06e:	6013      	strmi	r3, [r2, #0]
 800d070:	bf5c      	itt	pl
 800d072:	6013      	strpl	r3, [r2, #0]
 800d074:	2002      	movpl	r0, #2
 800d076:	4770      	bx	lr
 800d078:	b299      	uxth	r1, r3
 800d07a:	b909      	cbnz	r1, 800d080 <__lo0bits+0x2a>
 800d07c:	0c1b      	lsrs	r3, r3, #16
 800d07e:	2010      	movs	r0, #16
 800d080:	b2d9      	uxtb	r1, r3
 800d082:	b909      	cbnz	r1, 800d088 <__lo0bits+0x32>
 800d084:	3008      	adds	r0, #8
 800d086:	0a1b      	lsrs	r3, r3, #8
 800d088:	0719      	lsls	r1, r3, #28
 800d08a:	bf04      	itt	eq
 800d08c:	091b      	lsreq	r3, r3, #4
 800d08e:	3004      	addeq	r0, #4
 800d090:	0799      	lsls	r1, r3, #30
 800d092:	bf04      	itt	eq
 800d094:	089b      	lsreq	r3, r3, #2
 800d096:	3002      	addeq	r0, #2
 800d098:	07d9      	lsls	r1, r3, #31
 800d09a:	d403      	bmi.n	800d0a4 <__lo0bits+0x4e>
 800d09c:	085b      	lsrs	r3, r3, #1
 800d09e:	f100 0001 	add.w	r0, r0, #1
 800d0a2:	d003      	beq.n	800d0ac <__lo0bits+0x56>
 800d0a4:	6013      	str	r3, [r2, #0]
 800d0a6:	4770      	bx	lr
 800d0a8:	2000      	movs	r0, #0
 800d0aa:	4770      	bx	lr
 800d0ac:	2020      	movs	r0, #32
 800d0ae:	4770      	bx	lr

0800d0b0 <__i2b>:
 800d0b0:	b510      	push	{r4, lr}
 800d0b2:	460c      	mov	r4, r1
 800d0b4:	2101      	movs	r1, #1
 800d0b6:	f7ff ff07 	bl	800cec8 <_Balloc>
 800d0ba:	4602      	mov	r2, r0
 800d0bc:	b928      	cbnz	r0, 800d0ca <__i2b+0x1a>
 800d0be:	4b05      	ldr	r3, [pc, #20]	@ (800d0d4 <__i2b+0x24>)
 800d0c0:	4805      	ldr	r0, [pc, #20]	@ (800d0d8 <__i2b+0x28>)
 800d0c2:	f240 1145 	movw	r1, #325	@ 0x145
 800d0c6:	f000 fe7b 	bl	800ddc0 <__assert_func>
 800d0ca:	2301      	movs	r3, #1
 800d0cc:	6144      	str	r4, [r0, #20]
 800d0ce:	6103      	str	r3, [r0, #16]
 800d0d0:	bd10      	pop	{r4, pc}
 800d0d2:	bf00      	nop
 800d0d4:	0800fa34 	.word	0x0800fa34
 800d0d8:	0800fa45 	.word	0x0800fa45

0800d0dc <__multiply>:
 800d0dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0e0:	4617      	mov	r7, r2
 800d0e2:	690a      	ldr	r2, [r1, #16]
 800d0e4:	693b      	ldr	r3, [r7, #16]
 800d0e6:	429a      	cmp	r2, r3
 800d0e8:	bfa8      	it	ge
 800d0ea:	463b      	movge	r3, r7
 800d0ec:	4689      	mov	r9, r1
 800d0ee:	bfa4      	itt	ge
 800d0f0:	460f      	movge	r7, r1
 800d0f2:	4699      	movge	r9, r3
 800d0f4:	693d      	ldr	r5, [r7, #16]
 800d0f6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d0fa:	68bb      	ldr	r3, [r7, #8]
 800d0fc:	6879      	ldr	r1, [r7, #4]
 800d0fe:	eb05 060a 	add.w	r6, r5, sl
 800d102:	42b3      	cmp	r3, r6
 800d104:	b085      	sub	sp, #20
 800d106:	bfb8      	it	lt
 800d108:	3101      	addlt	r1, #1
 800d10a:	f7ff fedd 	bl	800cec8 <_Balloc>
 800d10e:	b930      	cbnz	r0, 800d11e <__multiply+0x42>
 800d110:	4602      	mov	r2, r0
 800d112:	4b41      	ldr	r3, [pc, #260]	@ (800d218 <__multiply+0x13c>)
 800d114:	4841      	ldr	r0, [pc, #260]	@ (800d21c <__multiply+0x140>)
 800d116:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d11a:	f000 fe51 	bl	800ddc0 <__assert_func>
 800d11e:	f100 0414 	add.w	r4, r0, #20
 800d122:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d126:	4623      	mov	r3, r4
 800d128:	2200      	movs	r2, #0
 800d12a:	4573      	cmp	r3, lr
 800d12c:	d320      	bcc.n	800d170 <__multiply+0x94>
 800d12e:	f107 0814 	add.w	r8, r7, #20
 800d132:	f109 0114 	add.w	r1, r9, #20
 800d136:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d13a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d13e:	9302      	str	r3, [sp, #8]
 800d140:	1beb      	subs	r3, r5, r7
 800d142:	3b15      	subs	r3, #21
 800d144:	f023 0303 	bic.w	r3, r3, #3
 800d148:	3304      	adds	r3, #4
 800d14a:	3715      	adds	r7, #21
 800d14c:	42bd      	cmp	r5, r7
 800d14e:	bf38      	it	cc
 800d150:	2304      	movcc	r3, #4
 800d152:	9301      	str	r3, [sp, #4]
 800d154:	9b02      	ldr	r3, [sp, #8]
 800d156:	9103      	str	r1, [sp, #12]
 800d158:	428b      	cmp	r3, r1
 800d15a:	d80c      	bhi.n	800d176 <__multiply+0x9a>
 800d15c:	2e00      	cmp	r6, #0
 800d15e:	dd03      	ble.n	800d168 <__multiply+0x8c>
 800d160:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d164:	2b00      	cmp	r3, #0
 800d166:	d055      	beq.n	800d214 <__multiply+0x138>
 800d168:	6106      	str	r6, [r0, #16]
 800d16a:	b005      	add	sp, #20
 800d16c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d170:	f843 2b04 	str.w	r2, [r3], #4
 800d174:	e7d9      	b.n	800d12a <__multiply+0x4e>
 800d176:	f8b1 a000 	ldrh.w	sl, [r1]
 800d17a:	f1ba 0f00 	cmp.w	sl, #0
 800d17e:	d01f      	beq.n	800d1c0 <__multiply+0xe4>
 800d180:	46c4      	mov	ip, r8
 800d182:	46a1      	mov	r9, r4
 800d184:	2700      	movs	r7, #0
 800d186:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d18a:	f8d9 3000 	ldr.w	r3, [r9]
 800d18e:	fa1f fb82 	uxth.w	fp, r2
 800d192:	b29b      	uxth	r3, r3
 800d194:	fb0a 330b 	mla	r3, sl, fp, r3
 800d198:	443b      	add	r3, r7
 800d19a:	f8d9 7000 	ldr.w	r7, [r9]
 800d19e:	0c12      	lsrs	r2, r2, #16
 800d1a0:	0c3f      	lsrs	r7, r7, #16
 800d1a2:	fb0a 7202 	mla	r2, sl, r2, r7
 800d1a6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d1aa:	b29b      	uxth	r3, r3
 800d1ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d1b0:	4565      	cmp	r5, ip
 800d1b2:	f849 3b04 	str.w	r3, [r9], #4
 800d1b6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d1ba:	d8e4      	bhi.n	800d186 <__multiply+0xaa>
 800d1bc:	9b01      	ldr	r3, [sp, #4]
 800d1be:	50e7      	str	r7, [r4, r3]
 800d1c0:	9b03      	ldr	r3, [sp, #12]
 800d1c2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d1c6:	3104      	adds	r1, #4
 800d1c8:	f1b9 0f00 	cmp.w	r9, #0
 800d1cc:	d020      	beq.n	800d210 <__multiply+0x134>
 800d1ce:	6823      	ldr	r3, [r4, #0]
 800d1d0:	4647      	mov	r7, r8
 800d1d2:	46a4      	mov	ip, r4
 800d1d4:	f04f 0a00 	mov.w	sl, #0
 800d1d8:	f8b7 b000 	ldrh.w	fp, [r7]
 800d1dc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d1e0:	fb09 220b 	mla	r2, r9, fp, r2
 800d1e4:	4452      	add	r2, sl
 800d1e6:	b29b      	uxth	r3, r3
 800d1e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d1ec:	f84c 3b04 	str.w	r3, [ip], #4
 800d1f0:	f857 3b04 	ldr.w	r3, [r7], #4
 800d1f4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d1f8:	f8bc 3000 	ldrh.w	r3, [ip]
 800d1fc:	fb09 330a 	mla	r3, r9, sl, r3
 800d200:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d204:	42bd      	cmp	r5, r7
 800d206:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d20a:	d8e5      	bhi.n	800d1d8 <__multiply+0xfc>
 800d20c:	9a01      	ldr	r2, [sp, #4]
 800d20e:	50a3      	str	r3, [r4, r2]
 800d210:	3404      	adds	r4, #4
 800d212:	e79f      	b.n	800d154 <__multiply+0x78>
 800d214:	3e01      	subs	r6, #1
 800d216:	e7a1      	b.n	800d15c <__multiply+0x80>
 800d218:	0800fa34 	.word	0x0800fa34
 800d21c:	0800fa45 	.word	0x0800fa45

0800d220 <__pow5mult>:
 800d220:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d224:	4615      	mov	r5, r2
 800d226:	f012 0203 	ands.w	r2, r2, #3
 800d22a:	4607      	mov	r7, r0
 800d22c:	460e      	mov	r6, r1
 800d22e:	d007      	beq.n	800d240 <__pow5mult+0x20>
 800d230:	4c25      	ldr	r4, [pc, #148]	@ (800d2c8 <__pow5mult+0xa8>)
 800d232:	3a01      	subs	r2, #1
 800d234:	2300      	movs	r3, #0
 800d236:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d23a:	f7ff fea7 	bl	800cf8c <__multadd>
 800d23e:	4606      	mov	r6, r0
 800d240:	10ad      	asrs	r5, r5, #2
 800d242:	d03d      	beq.n	800d2c0 <__pow5mult+0xa0>
 800d244:	69fc      	ldr	r4, [r7, #28]
 800d246:	b97c      	cbnz	r4, 800d268 <__pow5mult+0x48>
 800d248:	2010      	movs	r0, #16
 800d24a:	f7ff fd87 	bl	800cd5c <malloc>
 800d24e:	4602      	mov	r2, r0
 800d250:	61f8      	str	r0, [r7, #28]
 800d252:	b928      	cbnz	r0, 800d260 <__pow5mult+0x40>
 800d254:	4b1d      	ldr	r3, [pc, #116]	@ (800d2cc <__pow5mult+0xac>)
 800d256:	481e      	ldr	r0, [pc, #120]	@ (800d2d0 <__pow5mult+0xb0>)
 800d258:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d25c:	f000 fdb0 	bl	800ddc0 <__assert_func>
 800d260:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d264:	6004      	str	r4, [r0, #0]
 800d266:	60c4      	str	r4, [r0, #12]
 800d268:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d26c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d270:	b94c      	cbnz	r4, 800d286 <__pow5mult+0x66>
 800d272:	f240 2171 	movw	r1, #625	@ 0x271
 800d276:	4638      	mov	r0, r7
 800d278:	f7ff ff1a 	bl	800d0b0 <__i2b>
 800d27c:	2300      	movs	r3, #0
 800d27e:	f8c8 0008 	str.w	r0, [r8, #8]
 800d282:	4604      	mov	r4, r0
 800d284:	6003      	str	r3, [r0, #0]
 800d286:	f04f 0900 	mov.w	r9, #0
 800d28a:	07eb      	lsls	r3, r5, #31
 800d28c:	d50a      	bpl.n	800d2a4 <__pow5mult+0x84>
 800d28e:	4631      	mov	r1, r6
 800d290:	4622      	mov	r2, r4
 800d292:	4638      	mov	r0, r7
 800d294:	f7ff ff22 	bl	800d0dc <__multiply>
 800d298:	4631      	mov	r1, r6
 800d29a:	4680      	mov	r8, r0
 800d29c:	4638      	mov	r0, r7
 800d29e:	f7ff fe53 	bl	800cf48 <_Bfree>
 800d2a2:	4646      	mov	r6, r8
 800d2a4:	106d      	asrs	r5, r5, #1
 800d2a6:	d00b      	beq.n	800d2c0 <__pow5mult+0xa0>
 800d2a8:	6820      	ldr	r0, [r4, #0]
 800d2aa:	b938      	cbnz	r0, 800d2bc <__pow5mult+0x9c>
 800d2ac:	4622      	mov	r2, r4
 800d2ae:	4621      	mov	r1, r4
 800d2b0:	4638      	mov	r0, r7
 800d2b2:	f7ff ff13 	bl	800d0dc <__multiply>
 800d2b6:	6020      	str	r0, [r4, #0]
 800d2b8:	f8c0 9000 	str.w	r9, [r0]
 800d2bc:	4604      	mov	r4, r0
 800d2be:	e7e4      	b.n	800d28a <__pow5mult+0x6a>
 800d2c0:	4630      	mov	r0, r6
 800d2c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d2c6:	bf00      	nop
 800d2c8:	0800faf8 	.word	0x0800faf8
 800d2cc:	0800f9c5 	.word	0x0800f9c5
 800d2d0:	0800fa45 	.word	0x0800fa45

0800d2d4 <__lshift>:
 800d2d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d2d8:	460c      	mov	r4, r1
 800d2da:	6849      	ldr	r1, [r1, #4]
 800d2dc:	6923      	ldr	r3, [r4, #16]
 800d2de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d2e2:	68a3      	ldr	r3, [r4, #8]
 800d2e4:	4607      	mov	r7, r0
 800d2e6:	4691      	mov	r9, r2
 800d2e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d2ec:	f108 0601 	add.w	r6, r8, #1
 800d2f0:	42b3      	cmp	r3, r6
 800d2f2:	db0b      	blt.n	800d30c <__lshift+0x38>
 800d2f4:	4638      	mov	r0, r7
 800d2f6:	f7ff fde7 	bl	800cec8 <_Balloc>
 800d2fa:	4605      	mov	r5, r0
 800d2fc:	b948      	cbnz	r0, 800d312 <__lshift+0x3e>
 800d2fe:	4602      	mov	r2, r0
 800d300:	4b28      	ldr	r3, [pc, #160]	@ (800d3a4 <__lshift+0xd0>)
 800d302:	4829      	ldr	r0, [pc, #164]	@ (800d3a8 <__lshift+0xd4>)
 800d304:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d308:	f000 fd5a 	bl	800ddc0 <__assert_func>
 800d30c:	3101      	adds	r1, #1
 800d30e:	005b      	lsls	r3, r3, #1
 800d310:	e7ee      	b.n	800d2f0 <__lshift+0x1c>
 800d312:	2300      	movs	r3, #0
 800d314:	f100 0114 	add.w	r1, r0, #20
 800d318:	f100 0210 	add.w	r2, r0, #16
 800d31c:	4618      	mov	r0, r3
 800d31e:	4553      	cmp	r3, sl
 800d320:	db33      	blt.n	800d38a <__lshift+0xb6>
 800d322:	6920      	ldr	r0, [r4, #16]
 800d324:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d328:	f104 0314 	add.w	r3, r4, #20
 800d32c:	f019 091f 	ands.w	r9, r9, #31
 800d330:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d334:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d338:	d02b      	beq.n	800d392 <__lshift+0xbe>
 800d33a:	f1c9 0e20 	rsb	lr, r9, #32
 800d33e:	468a      	mov	sl, r1
 800d340:	2200      	movs	r2, #0
 800d342:	6818      	ldr	r0, [r3, #0]
 800d344:	fa00 f009 	lsl.w	r0, r0, r9
 800d348:	4310      	orrs	r0, r2
 800d34a:	f84a 0b04 	str.w	r0, [sl], #4
 800d34e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d352:	459c      	cmp	ip, r3
 800d354:	fa22 f20e 	lsr.w	r2, r2, lr
 800d358:	d8f3      	bhi.n	800d342 <__lshift+0x6e>
 800d35a:	ebac 0304 	sub.w	r3, ip, r4
 800d35e:	3b15      	subs	r3, #21
 800d360:	f023 0303 	bic.w	r3, r3, #3
 800d364:	3304      	adds	r3, #4
 800d366:	f104 0015 	add.w	r0, r4, #21
 800d36a:	4560      	cmp	r0, ip
 800d36c:	bf88      	it	hi
 800d36e:	2304      	movhi	r3, #4
 800d370:	50ca      	str	r2, [r1, r3]
 800d372:	b10a      	cbz	r2, 800d378 <__lshift+0xa4>
 800d374:	f108 0602 	add.w	r6, r8, #2
 800d378:	3e01      	subs	r6, #1
 800d37a:	4638      	mov	r0, r7
 800d37c:	612e      	str	r6, [r5, #16]
 800d37e:	4621      	mov	r1, r4
 800d380:	f7ff fde2 	bl	800cf48 <_Bfree>
 800d384:	4628      	mov	r0, r5
 800d386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d38a:	f842 0f04 	str.w	r0, [r2, #4]!
 800d38e:	3301      	adds	r3, #1
 800d390:	e7c5      	b.n	800d31e <__lshift+0x4a>
 800d392:	3904      	subs	r1, #4
 800d394:	f853 2b04 	ldr.w	r2, [r3], #4
 800d398:	f841 2f04 	str.w	r2, [r1, #4]!
 800d39c:	459c      	cmp	ip, r3
 800d39e:	d8f9      	bhi.n	800d394 <__lshift+0xc0>
 800d3a0:	e7ea      	b.n	800d378 <__lshift+0xa4>
 800d3a2:	bf00      	nop
 800d3a4:	0800fa34 	.word	0x0800fa34
 800d3a8:	0800fa45 	.word	0x0800fa45

0800d3ac <__mcmp>:
 800d3ac:	690a      	ldr	r2, [r1, #16]
 800d3ae:	4603      	mov	r3, r0
 800d3b0:	6900      	ldr	r0, [r0, #16]
 800d3b2:	1a80      	subs	r0, r0, r2
 800d3b4:	b530      	push	{r4, r5, lr}
 800d3b6:	d10e      	bne.n	800d3d6 <__mcmp+0x2a>
 800d3b8:	3314      	adds	r3, #20
 800d3ba:	3114      	adds	r1, #20
 800d3bc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d3c0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d3c4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d3c8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d3cc:	4295      	cmp	r5, r2
 800d3ce:	d003      	beq.n	800d3d8 <__mcmp+0x2c>
 800d3d0:	d205      	bcs.n	800d3de <__mcmp+0x32>
 800d3d2:	f04f 30ff 	mov.w	r0, #4294967295
 800d3d6:	bd30      	pop	{r4, r5, pc}
 800d3d8:	42a3      	cmp	r3, r4
 800d3da:	d3f3      	bcc.n	800d3c4 <__mcmp+0x18>
 800d3dc:	e7fb      	b.n	800d3d6 <__mcmp+0x2a>
 800d3de:	2001      	movs	r0, #1
 800d3e0:	e7f9      	b.n	800d3d6 <__mcmp+0x2a>
	...

0800d3e4 <__mdiff>:
 800d3e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3e8:	4689      	mov	r9, r1
 800d3ea:	4606      	mov	r6, r0
 800d3ec:	4611      	mov	r1, r2
 800d3ee:	4648      	mov	r0, r9
 800d3f0:	4614      	mov	r4, r2
 800d3f2:	f7ff ffdb 	bl	800d3ac <__mcmp>
 800d3f6:	1e05      	subs	r5, r0, #0
 800d3f8:	d112      	bne.n	800d420 <__mdiff+0x3c>
 800d3fa:	4629      	mov	r1, r5
 800d3fc:	4630      	mov	r0, r6
 800d3fe:	f7ff fd63 	bl	800cec8 <_Balloc>
 800d402:	4602      	mov	r2, r0
 800d404:	b928      	cbnz	r0, 800d412 <__mdiff+0x2e>
 800d406:	4b3f      	ldr	r3, [pc, #252]	@ (800d504 <__mdiff+0x120>)
 800d408:	f240 2137 	movw	r1, #567	@ 0x237
 800d40c:	483e      	ldr	r0, [pc, #248]	@ (800d508 <__mdiff+0x124>)
 800d40e:	f000 fcd7 	bl	800ddc0 <__assert_func>
 800d412:	2301      	movs	r3, #1
 800d414:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d418:	4610      	mov	r0, r2
 800d41a:	b003      	add	sp, #12
 800d41c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d420:	bfbc      	itt	lt
 800d422:	464b      	movlt	r3, r9
 800d424:	46a1      	movlt	r9, r4
 800d426:	4630      	mov	r0, r6
 800d428:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d42c:	bfba      	itte	lt
 800d42e:	461c      	movlt	r4, r3
 800d430:	2501      	movlt	r5, #1
 800d432:	2500      	movge	r5, #0
 800d434:	f7ff fd48 	bl	800cec8 <_Balloc>
 800d438:	4602      	mov	r2, r0
 800d43a:	b918      	cbnz	r0, 800d444 <__mdiff+0x60>
 800d43c:	4b31      	ldr	r3, [pc, #196]	@ (800d504 <__mdiff+0x120>)
 800d43e:	f240 2145 	movw	r1, #581	@ 0x245
 800d442:	e7e3      	b.n	800d40c <__mdiff+0x28>
 800d444:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d448:	6926      	ldr	r6, [r4, #16]
 800d44a:	60c5      	str	r5, [r0, #12]
 800d44c:	f109 0310 	add.w	r3, r9, #16
 800d450:	f109 0514 	add.w	r5, r9, #20
 800d454:	f104 0e14 	add.w	lr, r4, #20
 800d458:	f100 0b14 	add.w	fp, r0, #20
 800d45c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d460:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d464:	9301      	str	r3, [sp, #4]
 800d466:	46d9      	mov	r9, fp
 800d468:	f04f 0c00 	mov.w	ip, #0
 800d46c:	9b01      	ldr	r3, [sp, #4]
 800d46e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d472:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d476:	9301      	str	r3, [sp, #4]
 800d478:	fa1f f38a 	uxth.w	r3, sl
 800d47c:	4619      	mov	r1, r3
 800d47e:	b283      	uxth	r3, r0
 800d480:	1acb      	subs	r3, r1, r3
 800d482:	0c00      	lsrs	r0, r0, #16
 800d484:	4463      	add	r3, ip
 800d486:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d48a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d48e:	b29b      	uxth	r3, r3
 800d490:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d494:	4576      	cmp	r6, lr
 800d496:	f849 3b04 	str.w	r3, [r9], #4
 800d49a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d49e:	d8e5      	bhi.n	800d46c <__mdiff+0x88>
 800d4a0:	1b33      	subs	r3, r6, r4
 800d4a2:	3b15      	subs	r3, #21
 800d4a4:	f023 0303 	bic.w	r3, r3, #3
 800d4a8:	3415      	adds	r4, #21
 800d4aa:	3304      	adds	r3, #4
 800d4ac:	42a6      	cmp	r6, r4
 800d4ae:	bf38      	it	cc
 800d4b0:	2304      	movcc	r3, #4
 800d4b2:	441d      	add	r5, r3
 800d4b4:	445b      	add	r3, fp
 800d4b6:	461e      	mov	r6, r3
 800d4b8:	462c      	mov	r4, r5
 800d4ba:	4544      	cmp	r4, r8
 800d4bc:	d30e      	bcc.n	800d4dc <__mdiff+0xf8>
 800d4be:	f108 0103 	add.w	r1, r8, #3
 800d4c2:	1b49      	subs	r1, r1, r5
 800d4c4:	f021 0103 	bic.w	r1, r1, #3
 800d4c8:	3d03      	subs	r5, #3
 800d4ca:	45a8      	cmp	r8, r5
 800d4cc:	bf38      	it	cc
 800d4ce:	2100      	movcc	r1, #0
 800d4d0:	440b      	add	r3, r1
 800d4d2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d4d6:	b191      	cbz	r1, 800d4fe <__mdiff+0x11a>
 800d4d8:	6117      	str	r7, [r2, #16]
 800d4da:	e79d      	b.n	800d418 <__mdiff+0x34>
 800d4dc:	f854 1b04 	ldr.w	r1, [r4], #4
 800d4e0:	46e6      	mov	lr, ip
 800d4e2:	0c08      	lsrs	r0, r1, #16
 800d4e4:	fa1c fc81 	uxtah	ip, ip, r1
 800d4e8:	4471      	add	r1, lr
 800d4ea:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d4ee:	b289      	uxth	r1, r1
 800d4f0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d4f4:	f846 1b04 	str.w	r1, [r6], #4
 800d4f8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d4fc:	e7dd      	b.n	800d4ba <__mdiff+0xd6>
 800d4fe:	3f01      	subs	r7, #1
 800d500:	e7e7      	b.n	800d4d2 <__mdiff+0xee>
 800d502:	bf00      	nop
 800d504:	0800fa34 	.word	0x0800fa34
 800d508:	0800fa45 	.word	0x0800fa45

0800d50c <__d2b>:
 800d50c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d510:	460f      	mov	r7, r1
 800d512:	2101      	movs	r1, #1
 800d514:	ec59 8b10 	vmov	r8, r9, d0
 800d518:	4616      	mov	r6, r2
 800d51a:	f7ff fcd5 	bl	800cec8 <_Balloc>
 800d51e:	4604      	mov	r4, r0
 800d520:	b930      	cbnz	r0, 800d530 <__d2b+0x24>
 800d522:	4602      	mov	r2, r0
 800d524:	4b23      	ldr	r3, [pc, #140]	@ (800d5b4 <__d2b+0xa8>)
 800d526:	4824      	ldr	r0, [pc, #144]	@ (800d5b8 <__d2b+0xac>)
 800d528:	f240 310f 	movw	r1, #783	@ 0x30f
 800d52c:	f000 fc48 	bl	800ddc0 <__assert_func>
 800d530:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d534:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d538:	b10d      	cbz	r5, 800d53e <__d2b+0x32>
 800d53a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d53e:	9301      	str	r3, [sp, #4]
 800d540:	f1b8 0300 	subs.w	r3, r8, #0
 800d544:	d023      	beq.n	800d58e <__d2b+0x82>
 800d546:	4668      	mov	r0, sp
 800d548:	9300      	str	r3, [sp, #0]
 800d54a:	f7ff fd84 	bl	800d056 <__lo0bits>
 800d54e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d552:	b1d0      	cbz	r0, 800d58a <__d2b+0x7e>
 800d554:	f1c0 0320 	rsb	r3, r0, #32
 800d558:	fa02 f303 	lsl.w	r3, r2, r3
 800d55c:	430b      	orrs	r3, r1
 800d55e:	40c2      	lsrs	r2, r0
 800d560:	6163      	str	r3, [r4, #20]
 800d562:	9201      	str	r2, [sp, #4]
 800d564:	9b01      	ldr	r3, [sp, #4]
 800d566:	61a3      	str	r3, [r4, #24]
 800d568:	2b00      	cmp	r3, #0
 800d56a:	bf0c      	ite	eq
 800d56c:	2201      	moveq	r2, #1
 800d56e:	2202      	movne	r2, #2
 800d570:	6122      	str	r2, [r4, #16]
 800d572:	b1a5      	cbz	r5, 800d59e <__d2b+0x92>
 800d574:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d578:	4405      	add	r5, r0
 800d57a:	603d      	str	r5, [r7, #0]
 800d57c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d580:	6030      	str	r0, [r6, #0]
 800d582:	4620      	mov	r0, r4
 800d584:	b003      	add	sp, #12
 800d586:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d58a:	6161      	str	r1, [r4, #20]
 800d58c:	e7ea      	b.n	800d564 <__d2b+0x58>
 800d58e:	a801      	add	r0, sp, #4
 800d590:	f7ff fd61 	bl	800d056 <__lo0bits>
 800d594:	9b01      	ldr	r3, [sp, #4]
 800d596:	6163      	str	r3, [r4, #20]
 800d598:	3020      	adds	r0, #32
 800d59a:	2201      	movs	r2, #1
 800d59c:	e7e8      	b.n	800d570 <__d2b+0x64>
 800d59e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d5a2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d5a6:	6038      	str	r0, [r7, #0]
 800d5a8:	6918      	ldr	r0, [r3, #16]
 800d5aa:	f7ff fd35 	bl	800d018 <__hi0bits>
 800d5ae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d5b2:	e7e5      	b.n	800d580 <__d2b+0x74>
 800d5b4:	0800fa34 	.word	0x0800fa34
 800d5b8:	0800fa45 	.word	0x0800fa45

0800d5bc <__ssputs_r>:
 800d5bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d5c0:	688e      	ldr	r6, [r1, #8]
 800d5c2:	461f      	mov	r7, r3
 800d5c4:	42be      	cmp	r6, r7
 800d5c6:	680b      	ldr	r3, [r1, #0]
 800d5c8:	4682      	mov	sl, r0
 800d5ca:	460c      	mov	r4, r1
 800d5cc:	4690      	mov	r8, r2
 800d5ce:	d82d      	bhi.n	800d62c <__ssputs_r+0x70>
 800d5d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d5d4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d5d8:	d026      	beq.n	800d628 <__ssputs_r+0x6c>
 800d5da:	6965      	ldr	r5, [r4, #20]
 800d5dc:	6909      	ldr	r1, [r1, #16]
 800d5de:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d5e2:	eba3 0901 	sub.w	r9, r3, r1
 800d5e6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d5ea:	1c7b      	adds	r3, r7, #1
 800d5ec:	444b      	add	r3, r9
 800d5ee:	106d      	asrs	r5, r5, #1
 800d5f0:	429d      	cmp	r5, r3
 800d5f2:	bf38      	it	cc
 800d5f4:	461d      	movcc	r5, r3
 800d5f6:	0553      	lsls	r3, r2, #21
 800d5f8:	d527      	bpl.n	800d64a <__ssputs_r+0x8e>
 800d5fa:	4629      	mov	r1, r5
 800d5fc:	f7ff fbd8 	bl	800cdb0 <_malloc_r>
 800d600:	4606      	mov	r6, r0
 800d602:	b360      	cbz	r0, 800d65e <__ssputs_r+0xa2>
 800d604:	6921      	ldr	r1, [r4, #16]
 800d606:	464a      	mov	r2, r9
 800d608:	f000 fbcc 	bl	800dda4 <memcpy>
 800d60c:	89a3      	ldrh	r3, [r4, #12]
 800d60e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d612:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d616:	81a3      	strh	r3, [r4, #12]
 800d618:	6126      	str	r6, [r4, #16]
 800d61a:	6165      	str	r5, [r4, #20]
 800d61c:	444e      	add	r6, r9
 800d61e:	eba5 0509 	sub.w	r5, r5, r9
 800d622:	6026      	str	r6, [r4, #0]
 800d624:	60a5      	str	r5, [r4, #8]
 800d626:	463e      	mov	r6, r7
 800d628:	42be      	cmp	r6, r7
 800d62a:	d900      	bls.n	800d62e <__ssputs_r+0x72>
 800d62c:	463e      	mov	r6, r7
 800d62e:	6820      	ldr	r0, [r4, #0]
 800d630:	4632      	mov	r2, r6
 800d632:	4641      	mov	r1, r8
 800d634:	f000 fb6a 	bl	800dd0c <memmove>
 800d638:	68a3      	ldr	r3, [r4, #8]
 800d63a:	1b9b      	subs	r3, r3, r6
 800d63c:	60a3      	str	r3, [r4, #8]
 800d63e:	6823      	ldr	r3, [r4, #0]
 800d640:	4433      	add	r3, r6
 800d642:	6023      	str	r3, [r4, #0]
 800d644:	2000      	movs	r0, #0
 800d646:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d64a:	462a      	mov	r2, r5
 800d64c:	f000 fbfc 	bl	800de48 <_realloc_r>
 800d650:	4606      	mov	r6, r0
 800d652:	2800      	cmp	r0, #0
 800d654:	d1e0      	bne.n	800d618 <__ssputs_r+0x5c>
 800d656:	6921      	ldr	r1, [r4, #16]
 800d658:	4650      	mov	r0, sl
 800d65a:	f7ff fb35 	bl	800ccc8 <_free_r>
 800d65e:	230c      	movs	r3, #12
 800d660:	f8ca 3000 	str.w	r3, [sl]
 800d664:	89a3      	ldrh	r3, [r4, #12]
 800d666:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d66a:	81a3      	strh	r3, [r4, #12]
 800d66c:	f04f 30ff 	mov.w	r0, #4294967295
 800d670:	e7e9      	b.n	800d646 <__ssputs_r+0x8a>
	...

0800d674 <_svfiprintf_r>:
 800d674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d678:	4698      	mov	r8, r3
 800d67a:	898b      	ldrh	r3, [r1, #12]
 800d67c:	061b      	lsls	r3, r3, #24
 800d67e:	b09d      	sub	sp, #116	@ 0x74
 800d680:	4607      	mov	r7, r0
 800d682:	460d      	mov	r5, r1
 800d684:	4614      	mov	r4, r2
 800d686:	d510      	bpl.n	800d6aa <_svfiprintf_r+0x36>
 800d688:	690b      	ldr	r3, [r1, #16]
 800d68a:	b973      	cbnz	r3, 800d6aa <_svfiprintf_r+0x36>
 800d68c:	2140      	movs	r1, #64	@ 0x40
 800d68e:	f7ff fb8f 	bl	800cdb0 <_malloc_r>
 800d692:	6028      	str	r0, [r5, #0]
 800d694:	6128      	str	r0, [r5, #16]
 800d696:	b930      	cbnz	r0, 800d6a6 <_svfiprintf_r+0x32>
 800d698:	230c      	movs	r3, #12
 800d69a:	603b      	str	r3, [r7, #0]
 800d69c:	f04f 30ff 	mov.w	r0, #4294967295
 800d6a0:	b01d      	add	sp, #116	@ 0x74
 800d6a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6a6:	2340      	movs	r3, #64	@ 0x40
 800d6a8:	616b      	str	r3, [r5, #20]
 800d6aa:	2300      	movs	r3, #0
 800d6ac:	9309      	str	r3, [sp, #36]	@ 0x24
 800d6ae:	2320      	movs	r3, #32
 800d6b0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d6b4:	f8cd 800c 	str.w	r8, [sp, #12]
 800d6b8:	2330      	movs	r3, #48	@ 0x30
 800d6ba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d858 <_svfiprintf_r+0x1e4>
 800d6be:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d6c2:	f04f 0901 	mov.w	r9, #1
 800d6c6:	4623      	mov	r3, r4
 800d6c8:	469a      	mov	sl, r3
 800d6ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d6ce:	b10a      	cbz	r2, 800d6d4 <_svfiprintf_r+0x60>
 800d6d0:	2a25      	cmp	r2, #37	@ 0x25
 800d6d2:	d1f9      	bne.n	800d6c8 <_svfiprintf_r+0x54>
 800d6d4:	ebba 0b04 	subs.w	fp, sl, r4
 800d6d8:	d00b      	beq.n	800d6f2 <_svfiprintf_r+0x7e>
 800d6da:	465b      	mov	r3, fp
 800d6dc:	4622      	mov	r2, r4
 800d6de:	4629      	mov	r1, r5
 800d6e0:	4638      	mov	r0, r7
 800d6e2:	f7ff ff6b 	bl	800d5bc <__ssputs_r>
 800d6e6:	3001      	adds	r0, #1
 800d6e8:	f000 80a7 	beq.w	800d83a <_svfiprintf_r+0x1c6>
 800d6ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d6ee:	445a      	add	r2, fp
 800d6f0:	9209      	str	r2, [sp, #36]	@ 0x24
 800d6f2:	f89a 3000 	ldrb.w	r3, [sl]
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	f000 809f 	beq.w	800d83a <_svfiprintf_r+0x1c6>
 800d6fc:	2300      	movs	r3, #0
 800d6fe:	f04f 32ff 	mov.w	r2, #4294967295
 800d702:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d706:	f10a 0a01 	add.w	sl, sl, #1
 800d70a:	9304      	str	r3, [sp, #16]
 800d70c:	9307      	str	r3, [sp, #28]
 800d70e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d712:	931a      	str	r3, [sp, #104]	@ 0x68
 800d714:	4654      	mov	r4, sl
 800d716:	2205      	movs	r2, #5
 800d718:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d71c:	484e      	ldr	r0, [pc, #312]	@ (800d858 <_svfiprintf_r+0x1e4>)
 800d71e:	f7f2 fd57 	bl	80001d0 <memchr>
 800d722:	9a04      	ldr	r2, [sp, #16]
 800d724:	b9d8      	cbnz	r0, 800d75e <_svfiprintf_r+0xea>
 800d726:	06d0      	lsls	r0, r2, #27
 800d728:	bf44      	itt	mi
 800d72a:	2320      	movmi	r3, #32
 800d72c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d730:	0711      	lsls	r1, r2, #28
 800d732:	bf44      	itt	mi
 800d734:	232b      	movmi	r3, #43	@ 0x2b
 800d736:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d73a:	f89a 3000 	ldrb.w	r3, [sl]
 800d73e:	2b2a      	cmp	r3, #42	@ 0x2a
 800d740:	d015      	beq.n	800d76e <_svfiprintf_r+0xfa>
 800d742:	9a07      	ldr	r2, [sp, #28]
 800d744:	4654      	mov	r4, sl
 800d746:	2000      	movs	r0, #0
 800d748:	f04f 0c0a 	mov.w	ip, #10
 800d74c:	4621      	mov	r1, r4
 800d74e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d752:	3b30      	subs	r3, #48	@ 0x30
 800d754:	2b09      	cmp	r3, #9
 800d756:	d94b      	bls.n	800d7f0 <_svfiprintf_r+0x17c>
 800d758:	b1b0      	cbz	r0, 800d788 <_svfiprintf_r+0x114>
 800d75a:	9207      	str	r2, [sp, #28]
 800d75c:	e014      	b.n	800d788 <_svfiprintf_r+0x114>
 800d75e:	eba0 0308 	sub.w	r3, r0, r8
 800d762:	fa09 f303 	lsl.w	r3, r9, r3
 800d766:	4313      	orrs	r3, r2
 800d768:	9304      	str	r3, [sp, #16]
 800d76a:	46a2      	mov	sl, r4
 800d76c:	e7d2      	b.n	800d714 <_svfiprintf_r+0xa0>
 800d76e:	9b03      	ldr	r3, [sp, #12]
 800d770:	1d19      	adds	r1, r3, #4
 800d772:	681b      	ldr	r3, [r3, #0]
 800d774:	9103      	str	r1, [sp, #12]
 800d776:	2b00      	cmp	r3, #0
 800d778:	bfbb      	ittet	lt
 800d77a:	425b      	neglt	r3, r3
 800d77c:	f042 0202 	orrlt.w	r2, r2, #2
 800d780:	9307      	strge	r3, [sp, #28]
 800d782:	9307      	strlt	r3, [sp, #28]
 800d784:	bfb8      	it	lt
 800d786:	9204      	strlt	r2, [sp, #16]
 800d788:	7823      	ldrb	r3, [r4, #0]
 800d78a:	2b2e      	cmp	r3, #46	@ 0x2e
 800d78c:	d10a      	bne.n	800d7a4 <_svfiprintf_r+0x130>
 800d78e:	7863      	ldrb	r3, [r4, #1]
 800d790:	2b2a      	cmp	r3, #42	@ 0x2a
 800d792:	d132      	bne.n	800d7fa <_svfiprintf_r+0x186>
 800d794:	9b03      	ldr	r3, [sp, #12]
 800d796:	1d1a      	adds	r2, r3, #4
 800d798:	681b      	ldr	r3, [r3, #0]
 800d79a:	9203      	str	r2, [sp, #12]
 800d79c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d7a0:	3402      	adds	r4, #2
 800d7a2:	9305      	str	r3, [sp, #20]
 800d7a4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d868 <_svfiprintf_r+0x1f4>
 800d7a8:	7821      	ldrb	r1, [r4, #0]
 800d7aa:	2203      	movs	r2, #3
 800d7ac:	4650      	mov	r0, sl
 800d7ae:	f7f2 fd0f 	bl	80001d0 <memchr>
 800d7b2:	b138      	cbz	r0, 800d7c4 <_svfiprintf_r+0x150>
 800d7b4:	9b04      	ldr	r3, [sp, #16]
 800d7b6:	eba0 000a 	sub.w	r0, r0, sl
 800d7ba:	2240      	movs	r2, #64	@ 0x40
 800d7bc:	4082      	lsls	r2, r0
 800d7be:	4313      	orrs	r3, r2
 800d7c0:	3401      	adds	r4, #1
 800d7c2:	9304      	str	r3, [sp, #16]
 800d7c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d7c8:	4824      	ldr	r0, [pc, #144]	@ (800d85c <_svfiprintf_r+0x1e8>)
 800d7ca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d7ce:	2206      	movs	r2, #6
 800d7d0:	f7f2 fcfe 	bl	80001d0 <memchr>
 800d7d4:	2800      	cmp	r0, #0
 800d7d6:	d036      	beq.n	800d846 <_svfiprintf_r+0x1d2>
 800d7d8:	4b21      	ldr	r3, [pc, #132]	@ (800d860 <_svfiprintf_r+0x1ec>)
 800d7da:	bb1b      	cbnz	r3, 800d824 <_svfiprintf_r+0x1b0>
 800d7dc:	9b03      	ldr	r3, [sp, #12]
 800d7de:	3307      	adds	r3, #7
 800d7e0:	f023 0307 	bic.w	r3, r3, #7
 800d7e4:	3308      	adds	r3, #8
 800d7e6:	9303      	str	r3, [sp, #12]
 800d7e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d7ea:	4433      	add	r3, r6
 800d7ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800d7ee:	e76a      	b.n	800d6c6 <_svfiprintf_r+0x52>
 800d7f0:	fb0c 3202 	mla	r2, ip, r2, r3
 800d7f4:	460c      	mov	r4, r1
 800d7f6:	2001      	movs	r0, #1
 800d7f8:	e7a8      	b.n	800d74c <_svfiprintf_r+0xd8>
 800d7fa:	2300      	movs	r3, #0
 800d7fc:	3401      	adds	r4, #1
 800d7fe:	9305      	str	r3, [sp, #20]
 800d800:	4619      	mov	r1, r3
 800d802:	f04f 0c0a 	mov.w	ip, #10
 800d806:	4620      	mov	r0, r4
 800d808:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d80c:	3a30      	subs	r2, #48	@ 0x30
 800d80e:	2a09      	cmp	r2, #9
 800d810:	d903      	bls.n	800d81a <_svfiprintf_r+0x1a6>
 800d812:	2b00      	cmp	r3, #0
 800d814:	d0c6      	beq.n	800d7a4 <_svfiprintf_r+0x130>
 800d816:	9105      	str	r1, [sp, #20]
 800d818:	e7c4      	b.n	800d7a4 <_svfiprintf_r+0x130>
 800d81a:	fb0c 2101 	mla	r1, ip, r1, r2
 800d81e:	4604      	mov	r4, r0
 800d820:	2301      	movs	r3, #1
 800d822:	e7f0      	b.n	800d806 <_svfiprintf_r+0x192>
 800d824:	ab03      	add	r3, sp, #12
 800d826:	9300      	str	r3, [sp, #0]
 800d828:	462a      	mov	r2, r5
 800d82a:	4b0e      	ldr	r3, [pc, #56]	@ (800d864 <_svfiprintf_r+0x1f0>)
 800d82c:	a904      	add	r1, sp, #16
 800d82e:	4638      	mov	r0, r7
 800d830:	f7fd fd80 	bl	800b334 <_printf_float>
 800d834:	1c42      	adds	r2, r0, #1
 800d836:	4606      	mov	r6, r0
 800d838:	d1d6      	bne.n	800d7e8 <_svfiprintf_r+0x174>
 800d83a:	89ab      	ldrh	r3, [r5, #12]
 800d83c:	065b      	lsls	r3, r3, #25
 800d83e:	f53f af2d 	bmi.w	800d69c <_svfiprintf_r+0x28>
 800d842:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d844:	e72c      	b.n	800d6a0 <_svfiprintf_r+0x2c>
 800d846:	ab03      	add	r3, sp, #12
 800d848:	9300      	str	r3, [sp, #0]
 800d84a:	462a      	mov	r2, r5
 800d84c:	4b05      	ldr	r3, [pc, #20]	@ (800d864 <_svfiprintf_r+0x1f0>)
 800d84e:	a904      	add	r1, sp, #16
 800d850:	4638      	mov	r0, r7
 800d852:	f7fe f807 	bl	800b864 <_printf_i>
 800d856:	e7ed      	b.n	800d834 <_svfiprintf_r+0x1c0>
 800d858:	0800fa9e 	.word	0x0800fa9e
 800d85c:	0800faa8 	.word	0x0800faa8
 800d860:	0800b335 	.word	0x0800b335
 800d864:	0800d5bd 	.word	0x0800d5bd
 800d868:	0800faa4 	.word	0x0800faa4

0800d86c <__sfputc_r>:
 800d86c:	6893      	ldr	r3, [r2, #8]
 800d86e:	3b01      	subs	r3, #1
 800d870:	2b00      	cmp	r3, #0
 800d872:	b410      	push	{r4}
 800d874:	6093      	str	r3, [r2, #8]
 800d876:	da08      	bge.n	800d88a <__sfputc_r+0x1e>
 800d878:	6994      	ldr	r4, [r2, #24]
 800d87a:	42a3      	cmp	r3, r4
 800d87c:	db01      	blt.n	800d882 <__sfputc_r+0x16>
 800d87e:	290a      	cmp	r1, #10
 800d880:	d103      	bne.n	800d88a <__sfputc_r+0x1e>
 800d882:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d886:	f7fe baa2 	b.w	800bdce <__swbuf_r>
 800d88a:	6813      	ldr	r3, [r2, #0]
 800d88c:	1c58      	adds	r0, r3, #1
 800d88e:	6010      	str	r0, [r2, #0]
 800d890:	7019      	strb	r1, [r3, #0]
 800d892:	4608      	mov	r0, r1
 800d894:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d898:	4770      	bx	lr

0800d89a <__sfputs_r>:
 800d89a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d89c:	4606      	mov	r6, r0
 800d89e:	460f      	mov	r7, r1
 800d8a0:	4614      	mov	r4, r2
 800d8a2:	18d5      	adds	r5, r2, r3
 800d8a4:	42ac      	cmp	r4, r5
 800d8a6:	d101      	bne.n	800d8ac <__sfputs_r+0x12>
 800d8a8:	2000      	movs	r0, #0
 800d8aa:	e007      	b.n	800d8bc <__sfputs_r+0x22>
 800d8ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d8b0:	463a      	mov	r2, r7
 800d8b2:	4630      	mov	r0, r6
 800d8b4:	f7ff ffda 	bl	800d86c <__sfputc_r>
 800d8b8:	1c43      	adds	r3, r0, #1
 800d8ba:	d1f3      	bne.n	800d8a4 <__sfputs_r+0xa>
 800d8bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d8c0 <_vfiprintf_r>:
 800d8c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8c4:	460d      	mov	r5, r1
 800d8c6:	b09d      	sub	sp, #116	@ 0x74
 800d8c8:	4614      	mov	r4, r2
 800d8ca:	4698      	mov	r8, r3
 800d8cc:	4606      	mov	r6, r0
 800d8ce:	b118      	cbz	r0, 800d8d8 <_vfiprintf_r+0x18>
 800d8d0:	6a03      	ldr	r3, [r0, #32]
 800d8d2:	b90b      	cbnz	r3, 800d8d8 <_vfiprintf_r+0x18>
 800d8d4:	f7fe f970 	bl	800bbb8 <__sinit>
 800d8d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d8da:	07d9      	lsls	r1, r3, #31
 800d8dc:	d405      	bmi.n	800d8ea <_vfiprintf_r+0x2a>
 800d8de:	89ab      	ldrh	r3, [r5, #12]
 800d8e0:	059a      	lsls	r2, r3, #22
 800d8e2:	d402      	bmi.n	800d8ea <_vfiprintf_r+0x2a>
 800d8e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d8e6:	f7fe fb94 	bl	800c012 <__retarget_lock_acquire_recursive>
 800d8ea:	89ab      	ldrh	r3, [r5, #12]
 800d8ec:	071b      	lsls	r3, r3, #28
 800d8ee:	d501      	bpl.n	800d8f4 <_vfiprintf_r+0x34>
 800d8f0:	692b      	ldr	r3, [r5, #16]
 800d8f2:	b99b      	cbnz	r3, 800d91c <_vfiprintf_r+0x5c>
 800d8f4:	4629      	mov	r1, r5
 800d8f6:	4630      	mov	r0, r6
 800d8f8:	f7fe faa8 	bl	800be4c <__swsetup_r>
 800d8fc:	b170      	cbz	r0, 800d91c <_vfiprintf_r+0x5c>
 800d8fe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d900:	07dc      	lsls	r4, r3, #31
 800d902:	d504      	bpl.n	800d90e <_vfiprintf_r+0x4e>
 800d904:	f04f 30ff 	mov.w	r0, #4294967295
 800d908:	b01d      	add	sp, #116	@ 0x74
 800d90a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d90e:	89ab      	ldrh	r3, [r5, #12]
 800d910:	0598      	lsls	r0, r3, #22
 800d912:	d4f7      	bmi.n	800d904 <_vfiprintf_r+0x44>
 800d914:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d916:	f7fe fb7d 	bl	800c014 <__retarget_lock_release_recursive>
 800d91a:	e7f3      	b.n	800d904 <_vfiprintf_r+0x44>
 800d91c:	2300      	movs	r3, #0
 800d91e:	9309      	str	r3, [sp, #36]	@ 0x24
 800d920:	2320      	movs	r3, #32
 800d922:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d926:	f8cd 800c 	str.w	r8, [sp, #12]
 800d92a:	2330      	movs	r3, #48	@ 0x30
 800d92c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800dadc <_vfiprintf_r+0x21c>
 800d930:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d934:	f04f 0901 	mov.w	r9, #1
 800d938:	4623      	mov	r3, r4
 800d93a:	469a      	mov	sl, r3
 800d93c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d940:	b10a      	cbz	r2, 800d946 <_vfiprintf_r+0x86>
 800d942:	2a25      	cmp	r2, #37	@ 0x25
 800d944:	d1f9      	bne.n	800d93a <_vfiprintf_r+0x7a>
 800d946:	ebba 0b04 	subs.w	fp, sl, r4
 800d94a:	d00b      	beq.n	800d964 <_vfiprintf_r+0xa4>
 800d94c:	465b      	mov	r3, fp
 800d94e:	4622      	mov	r2, r4
 800d950:	4629      	mov	r1, r5
 800d952:	4630      	mov	r0, r6
 800d954:	f7ff ffa1 	bl	800d89a <__sfputs_r>
 800d958:	3001      	adds	r0, #1
 800d95a:	f000 80a7 	beq.w	800daac <_vfiprintf_r+0x1ec>
 800d95e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d960:	445a      	add	r2, fp
 800d962:	9209      	str	r2, [sp, #36]	@ 0x24
 800d964:	f89a 3000 	ldrb.w	r3, [sl]
 800d968:	2b00      	cmp	r3, #0
 800d96a:	f000 809f 	beq.w	800daac <_vfiprintf_r+0x1ec>
 800d96e:	2300      	movs	r3, #0
 800d970:	f04f 32ff 	mov.w	r2, #4294967295
 800d974:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d978:	f10a 0a01 	add.w	sl, sl, #1
 800d97c:	9304      	str	r3, [sp, #16]
 800d97e:	9307      	str	r3, [sp, #28]
 800d980:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d984:	931a      	str	r3, [sp, #104]	@ 0x68
 800d986:	4654      	mov	r4, sl
 800d988:	2205      	movs	r2, #5
 800d98a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d98e:	4853      	ldr	r0, [pc, #332]	@ (800dadc <_vfiprintf_r+0x21c>)
 800d990:	f7f2 fc1e 	bl	80001d0 <memchr>
 800d994:	9a04      	ldr	r2, [sp, #16]
 800d996:	b9d8      	cbnz	r0, 800d9d0 <_vfiprintf_r+0x110>
 800d998:	06d1      	lsls	r1, r2, #27
 800d99a:	bf44      	itt	mi
 800d99c:	2320      	movmi	r3, #32
 800d99e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d9a2:	0713      	lsls	r3, r2, #28
 800d9a4:	bf44      	itt	mi
 800d9a6:	232b      	movmi	r3, #43	@ 0x2b
 800d9a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d9ac:	f89a 3000 	ldrb.w	r3, [sl]
 800d9b0:	2b2a      	cmp	r3, #42	@ 0x2a
 800d9b2:	d015      	beq.n	800d9e0 <_vfiprintf_r+0x120>
 800d9b4:	9a07      	ldr	r2, [sp, #28]
 800d9b6:	4654      	mov	r4, sl
 800d9b8:	2000      	movs	r0, #0
 800d9ba:	f04f 0c0a 	mov.w	ip, #10
 800d9be:	4621      	mov	r1, r4
 800d9c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d9c4:	3b30      	subs	r3, #48	@ 0x30
 800d9c6:	2b09      	cmp	r3, #9
 800d9c8:	d94b      	bls.n	800da62 <_vfiprintf_r+0x1a2>
 800d9ca:	b1b0      	cbz	r0, 800d9fa <_vfiprintf_r+0x13a>
 800d9cc:	9207      	str	r2, [sp, #28]
 800d9ce:	e014      	b.n	800d9fa <_vfiprintf_r+0x13a>
 800d9d0:	eba0 0308 	sub.w	r3, r0, r8
 800d9d4:	fa09 f303 	lsl.w	r3, r9, r3
 800d9d8:	4313      	orrs	r3, r2
 800d9da:	9304      	str	r3, [sp, #16]
 800d9dc:	46a2      	mov	sl, r4
 800d9de:	e7d2      	b.n	800d986 <_vfiprintf_r+0xc6>
 800d9e0:	9b03      	ldr	r3, [sp, #12]
 800d9e2:	1d19      	adds	r1, r3, #4
 800d9e4:	681b      	ldr	r3, [r3, #0]
 800d9e6:	9103      	str	r1, [sp, #12]
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	bfbb      	ittet	lt
 800d9ec:	425b      	neglt	r3, r3
 800d9ee:	f042 0202 	orrlt.w	r2, r2, #2
 800d9f2:	9307      	strge	r3, [sp, #28]
 800d9f4:	9307      	strlt	r3, [sp, #28]
 800d9f6:	bfb8      	it	lt
 800d9f8:	9204      	strlt	r2, [sp, #16]
 800d9fa:	7823      	ldrb	r3, [r4, #0]
 800d9fc:	2b2e      	cmp	r3, #46	@ 0x2e
 800d9fe:	d10a      	bne.n	800da16 <_vfiprintf_r+0x156>
 800da00:	7863      	ldrb	r3, [r4, #1]
 800da02:	2b2a      	cmp	r3, #42	@ 0x2a
 800da04:	d132      	bne.n	800da6c <_vfiprintf_r+0x1ac>
 800da06:	9b03      	ldr	r3, [sp, #12]
 800da08:	1d1a      	adds	r2, r3, #4
 800da0a:	681b      	ldr	r3, [r3, #0]
 800da0c:	9203      	str	r2, [sp, #12]
 800da0e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800da12:	3402      	adds	r4, #2
 800da14:	9305      	str	r3, [sp, #20]
 800da16:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800daec <_vfiprintf_r+0x22c>
 800da1a:	7821      	ldrb	r1, [r4, #0]
 800da1c:	2203      	movs	r2, #3
 800da1e:	4650      	mov	r0, sl
 800da20:	f7f2 fbd6 	bl	80001d0 <memchr>
 800da24:	b138      	cbz	r0, 800da36 <_vfiprintf_r+0x176>
 800da26:	9b04      	ldr	r3, [sp, #16]
 800da28:	eba0 000a 	sub.w	r0, r0, sl
 800da2c:	2240      	movs	r2, #64	@ 0x40
 800da2e:	4082      	lsls	r2, r0
 800da30:	4313      	orrs	r3, r2
 800da32:	3401      	adds	r4, #1
 800da34:	9304      	str	r3, [sp, #16]
 800da36:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da3a:	4829      	ldr	r0, [pc, #164]	@ (800dae0 <_vfiprintf_r+0x220>)
 800da3c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800da40:	2206      	movs	r2, #6
 800da42:	f7f2 fbc5 	bl	80001d0 <memchr>
 800da46:	2800      	cmp	r0, #0
 800da48:	d03f      	beq.n	800daca <_vfiprintf_r+0x20a>
 800da4a:	4b26      	ldr	r3, [pc, #152]	@ (800dae4 <_vfiprintf_r+0x224>)
 800da4c:	bb1b      	cbnz	r3, 800da96 <_vfiprintf_r+0x1d6>
 800da4e:	9b03      	ldr	r3, [sp, #12]
 800da50:	3307      	adds	r3, #7
 800da52:	f023 0307 	bic.w	r3, r3, #7
 800da56:	3308      	adds	r3, #8
 800da58:	9303      	str	r3, [sp, #12]
 800da5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da5c:	443b      	add	r3, r7
 800da5e:	9309      	str	r3, [sp, #36]	@ 0x24
 800da60:	e76a      	b.n	800d938 <_vfiprintf_r+0x78>
 800da62:	fb0c 3202 	mla	r2, ip, r2, r3
 800da66:	460c      	mov	r4, r1
 800da68:	2001      	movs	r0, #1
 800da6a:	e7a8      	b.n	800d9be <_vfiprintf_r+0xfe>
 800da6c:	2300      	movs	r3, #0
 800da6e:	3401      	adds	r4, #1
 800da70:	9305      	str	r3, [sp, #20]
 800da72:	4619      	mov	r1, r3
 800da74:	f04f 0c0a 	mov.w	ip, #10
 800da78:	4620      	mov	r0, r4
 800da7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800da7e:	3a30      	subs	r2, #48	@ 0x30
 800da80:	2a09      	cmp	r2, #9
 800da82:	d903      	bls.n	800da8c <_vfiprintf_r+0x1cc>
 800da84:	2b00      	cmp	r3, #0
 800da86:	d0c6      	beq.n	800da16 <_vfiprintf_r+0x156>
 800da88:	9105      	str	r1, [sp, #20]
 800da8a:	e7c4      	b.n	800da16 <_vfiprintf_r+0x156>
 800da8c:	fb0c 2101 	mla	r1, ip, r1, r2
 800da90:	4604      	mov	r4, r0
 800da92:	2301      	movs	r3, #1
 800da94:	e7f0      	b.n	800da78 <_vfiprintf_r+0x1b8>
 800da96:	ab03      	add	r3, sp, #12
 800da98:	9300      	str	r3, [sp, #0]
 800da9a:	462a      	mov	r2, r5
 800da9c:	4b12      	ldr	r3, [pc, #72]	@ (800dae8 <_vfiprintf_r+0x228>)
 800da9e:	a904      	add	r1, sp, #16
 800daa0:	4630      	mov	r0, r6
 800daa2:	f7fd fc47 	bl	800b334 <_printf_float>
 800daa6:	4607      	mov	r7, r0
 800daa8:	1c78      	adds	r0, r7, #1
 800daaa:	d1d6      	bne.n	800da5a <_vfiprintf_r+0x19a>
 800daac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800daae:	07d9      	lsls	r1, r3, #31
 800dab0:	d405      	bmi.n	800dabe <_vfiprintf_r+0x1fe>
 800dab2:	89ab      	ldrh	r3, [r5, #12]
 800dab4:	059a      	lsls	r2, r3, #22
 800dab6:	d402      	bmi.n	800dabe <_vfiprintf_r+0x1fe>
 800dab8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800daba:	f7fe faab 	bl	800c014 <__retarget_lock_release_recursive>
 800dabe:	89ab      	ldrh	r3, [r5, #12]
 800dac0:	065b      	lsls	r3, r3, #25
 800dac2:	f53f af1f 	bmi.w	800d904 <_vfiprintf_r+0x44>
 800dac6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800dac8:	e71e      	b.n	800d908 <_vfiprintf_r+0x48>
 800daca:	ab03      	add	r3, sp, #12
 800dacc:	9300      	str	r3, [sp, #0]
 800dace:	462a      	mov	r2, r5
 800dad0:	4b05      	ldr	r3, [pc, #20]	@ (800dae8 <_vfiprintf_r+0x228>)
 800dad2:	a904      	add	r1, sp, #16
 800dad4:	4630      	mov	r0, r6
 800dad6:	f7fd fec5 	bl	800b864 <_printf_i>
 800dada:	e7e4      	b.n	800daa6 <_vfiprintf_r+0x1e6>
 800dadc:	0800fa9e 	.word	0x0800fa9e
 800dae0:	0800faa8 	.word	0x0800faa8
 800dae4:	0800b335 	.word	0x0800b335
 800dae8:	0800d89b 	.word	0x0800d89b
 800daec:	0800faa4 	.word	0x0800faa4

0800daf0 <__sflush_r>:
 800daf0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800daf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800daf8:	0716      	lsls	r6, r2, #28
 800dafa:	4605      	mov	r5, r0
 800dafc:	460c      	mov	r4, r1
 800dafe:	d454      	bmi.n	800dbaa <__sflush_r+0xba>
 800db00:	684b      	ldr	r3, [r1, #4]
 800db02:	2b00      	cmp	r3, #0
 800db04:	dc02      	bgt.n	800db0c <__sflush_r+0x1c>
 800db06:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800db08:	2b00      	cmp	r3, #0
 800db0a:	dd48      	ble.n	800db9e <__sflush_r+0xae>
 800db0c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800db0e:	2e00      	cmp	r6, #0
 800db10:	d045      	beq.n	800db9e <__sflush_r+0xae>
 800db12:	2300      	movs	r3, #0
 800db14:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800db18:	682f      	ldr	r7, [r5, #0]
 800db1a:	6a21      	ldr	r1, [r4, #32]
 800db1c:	602b      	str	r3, [r5, #0]
 800db1e:	d030      	beq.n	800db82 <__sflush_r+0x92>
 800db20:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800db22:	89a3      	ldrh	r3, [r4, #12]
 800db24:	0759      	lsls	r1, r3, #29
 800db26:	d505      	bpl.n	800db34 <__sflush_r+0x44>
 800db28:	6863      	ldr	r3, [r4, #4]
 800db2a:	1ad2      	subs	r2, r2, r3
 800db2c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800db2e:	b10b      	cbz	r3, 800db34 <__sflush_r+0x44>
 800db30:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800db32:	1ad2      	subs	r2, r2, r3
 800db34:	2300      	movs	r3, #0
 800db36:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800db38:	6a21      	ldr	r1, [r4, #32]
 800db3a:	4628      	mov	r0, r5
 800db3c:	47b0      	blx	r6
 800db3e:	1c43      	adds	r3, r0, #1
 800db40:	89a3      	ldrh	r3, [r4, #12]
 800db42:	d106      	bne.n	800db52 <__sflush_r+0x62>
 800db44:	6829      	ldr	r1, [r5, #0]
 800db46:	291d      	cmp	r1, #29
 800db48:	d82b      	bhi.n	800dba2 <__sflush_r+0xb2>
 800db4a:	4a2a      	ldr	r2, [pc, #168]	@ (800dbf4 <__sflush_r+0x104>)
 800db4c:	40ca      	lsrs	r2, r1
 800db4e:	07d6      	lsls	r6, r2, #31
 800db50:	d527      	bpl.n	800dba2 <__sflush_r+0xb2>
 800db52:	2200      	movs	r2, #0
 800db54:	6062      	str	r2, [r4, #4]
 800db56:	04d9      	lsls	r1, r3, #19
 800db58:	6922      	ldr	r2, [r4, #16]
 800db5a:	6022      	str	r2, [r4, #0]
 800db5c:	d504      	bpl.n	800db68 <__sflush_r+0x78>
 800db5e:	1c42      	adds	r2, r0, #1
 800db60:	d101      	bne.n	800db66 <__sflush_r+0x76>
 800db62:	682b      	ldr	r3, [r5, #0]
 800db64:	b903      	cbnz	r3, 800db68 <__sflush_r+0x78>
 800db66:	6560      	str	r0, [r4, #84]	@ 0x54
 800db68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800db6a:	602f      	str	r7, [r5, #0]
 800db6c:	b1b9      	cbz	r1, 800db9e <__sflush_r+0xae>
 800db6e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800db72:	4299      	cmp	r1, r3
 800db74:	d002      	beq.n	800db7c <__sflush_r+0x8c>
 800db76:	4628      	mov	r0, r5
 800db78:	f7ff f8a6 	bl	800ccc8 <_free_r>
 800db7c:	2300      	movs	r3, #0
 800db7e:	6363      	str	r3, [r4, #52]	@ 0x34
 800db80:	e00d      	b.n	800db9e <__sflush_r+0xae>
 800db82:	2301      	movs	r3, #1
 800db84:	4628      	mov	r0, r5
 800db86:	47b0      	blx	r6
 800db88:	4602      	mov	r2, r0
 800db8a:	1c50      	adds	r0, r2, #1
 800db8c:	d1c9      	bne.n	800db22 <__sflush_r+0x32>
 800db8e:	682b      	ldr	r3, [r5, #0]
 800db90:	2b00      	cmp	r3, #0
 800db92:	d0c6      	beq.n	800db22 <__sflush_r+0x32>
 800db94:	2b1d      	cmp	r3, #29
 800db96:	d001      	beq.n	800db9c <__sflush_r+0xac>
 800db98:	2b16      	cmp	r3, #22
 800db9a:	d11e      	bne.n	800dbda <__sflush_r+0xea>
 800db9c:	602f      	str	r7, [r5, #0]
 800db9e:	2000      	movs	r0, #0
 800dba0:	e022      	b.n	800dbe8 <__sflush_r+0xf8>
 800dba2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dba6:	b21b      	sxth	r3, r3
 800dba8:	e01b      	b.n	800dbe2 <__sflush_r+0xf2>
 800dbaa:	690f      	ldr	r7, [r1, #16]
 800dbac:	2f00      	cmp	r7, #0
 800dbae:	d0f6      	beq.n	800db9e <__sflush_r+0xae>
 800dbb0:	0793      	lsls	r3, r2, #30
 800dbb2:	680e      	ldr	r6, [r1, #0]
 800dbb4:	bf08      	it	eq
 800dbb6:	694b      	ldreq	r3, [r1, #20]
 800dbb8:	600f      	str	r7, [r1, #0]
 800dbba:	bf18      	it	ne
 800dbbc:	2300      	movne	r3, #0
 800dbbe:	eba6 0807 	sub.w	r8, r6, r7
 800dbc2:	608b      	str	r3, [r1, #8]
 800dbc4:	f1b8 0f00 	cmp.w	r8, #0
 800dbc8:	dde9      	ble.n	800db9e <__sflush_r+0xae>
 800dbca:	6a21      	ldr	r1, [r4, #32]
 800dbcc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800dbce:	4643      	mov	r3, r8
 800dbd0:	463a      	mov	r2, r7
 800dbd2:	4628      	mov	r0, r5
 800dbd4:	47b0      	blx	r6
 800dbd6:	2800      	cmp	r0, #0
 800dbd8:	dc08      	bgt.n	800dbec <__sflush_r+0xfc>
 800dbda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dbde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dbe2:	81a3      	strh	r3, [r4, #12]
 800dbe4:	f04f 30ff 	mov.w	r0, #4294967295
 800dbe8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dbec:	4407      	add	r7, r0
 800dbee:	eba8 0800 	sub.w	r8, r8, r0
 800dbf2:	e7e7      	b.n	800dbc4 <__sflush_r+0xd4>
 800dbf4:	20400001 	.word	0x20400001

0800dbf8 <_fflush_r>:
 800dbf8:	b538      	push	{r3, r4, r5, lr}
 800dbfa:	690b      	ldr	r3, [r1, #16]
 800dbfc:	4605      	mov	r5, r0
 800dbfe:	460c      	mov	r4, r1
 800dc00:	b913      	cbnz	r3, 800dc08 <_fflush_r+0x10>
 800dc02:	2500      	movs	r5, #0
 800dc04:	4628      	mov	r0, r5
 800dc06:	bd38      	pop	{r3, r4, r5, pc}
 800dc08:	b118      	cbz	r0, 800dc12 <_fflush_r+0x1a>
 800dc0a:	6a03      	ldr	r3, [r0, #32]
 800dc0c:	b90b      	cbnz	r3, 800dc12 <_fflush_r+0x1a>
 800dc0e:	f7fd ffd3 	bl	800bbb8 <__sinit>
 800dc12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	d0f3      	beq.n	800dc02 <_fflush_r+0xa>
 800dc1a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800dc1c:	07d0      	lsls	r0, r2, #31
 800dc1e:	d404      	bmi.n	800dc2a <_fflush_r+0x32>
 800dc20:	0599      	lsls	r1, r3, #22
 800dc22:	d402      	bmi.n	800dc2a <_fflush_r+0x32>
 800dc24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dc26:	f7fe f9f4 	bl	800c012 <__retarget_lock_acquire_recursive>
 800dc2a:	4628      	mov	r0, r5
 800dc2c:	4621      	mov	r1, r4
 800dc2e:	f7ff ff5f 	bl	800daf0 <__sflush_r>
 800dc32:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800dc34:	07da      	lsls	r2, r3, #31
 800dc36:	4605      	mov	r5, r0
 800dc38:	d4e4      	bmi.n	800dc04 <_fflush_r+0xc>
 800dc3a:	89a3      	ldrh	r3, [r4, #12]
 800dc3c:	059b      	lsls	r3, r3, #22
 800dc3e:	d4e1      	bmi.n	800dc04 <_fflush_r+0xc>
 800dc40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dc42:	f7fe f9e7 	bl	800c014 <__retarget_lock_release_recursive>
 800dc46:	e7dd      	b.n	800dc04 <_fflush_r+0xc>

0800dc48 <__swhatbuf_r>:
 800dc48:	b570      	push	{r4, r5, r6, lr}
 800dc4a:	460c      	mov	r4, r1
 800dc4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dc50:	2900      	cmp	r1, #0
 800dc52:	b096      	sub	sp, #88	@ 0x58
 800dc54:	4615      	mov	r5, r2
 800dc56:	461e      	mov	r6, r3
 800dc58:	da0d      	bge.n	800dc76 <__swhatbuf_r+0x2e>
 800dc5a:	89a3      	ldrh	r3, [r4, #12]
 800dc5c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800dc60:	f04f 0100 	mov.w	r1, #0
 800dc64:	bf14      	ite	ne
 800dc66:	2340      	movne	r3, #64	@ 0x40
 800dc68:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800dc6c:	2000      	movs	r0, #0
 800dc6e:	6031      	str	r1, [r6, #0]
 800dc70:	602b      	str	r3, [r5, #0]
 800dc72:	b016      	add	sp, #88	@ 0x58
 800dc74:	bd70      	pop	{r4, r5, r6, pc}
 800dc76:	466a      	mov	r2, sp
 800dc78:	f000 f862 	bl	800dd40 <_fstat_r>
 800dc7c:	2800      	cmp	r0, #0
 800dc7e:	dbec      	blt.n	800dc5a <__swhatbuf_r+0x12>
 800dc80:	9901      	ldr	r1, [sp, #4]
 800dc82:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800dc86:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800dc8a:	4259      	negs	r1, r3
 800dc8c:	4159      	adcs	r1, r3
 800dc8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dc92:	e7eb      	b.n	800dc6c <__swhatbuf_r+0x24>

0800dc94 <__smakebuf_r>:
 800dc94:	898b      	ldrh	r3, [r1, #12]
 800dc96:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dc98:	079d      	lsls	r5, r3, #30
 800dc9a:	4606      	mov	r6, r0
 800dc9c:	460c      	mov	r4, r1
 800dc9e:	d507      	bpl.n	800dcb0 <__smakebuf_r+0x1c>
 800dca0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800dca4:	6023      	str	r3, [r4, #0]
 800dca6:	6123      	str	r3, [r4, #16]
 800dca8:	2301      	movs	r3, #1
 800dcaa:	6163      	str	r3, [r4, #20]
 800dcac:	b003      	add	sp, #12
 800dcae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dcb0:	ab01      	add	r3, sp, #4
 800dcb2:	466a      	mov	r2, sp
 800dcb4:	f7ff ffc8 	bl	800dc48 <__swhatbuf_r>
 800dcb8:	9f00      	ldr	r7, [sp, #0]
 800dcba:	4605      	mov	r5, r0
 800dcbc:	4639      	mov	r1, r7
 800dcbe:	4630      	mov	r0, r6
 800dcc0:	f7ff f876 	bl	800cdb0 <_malloc_r>
 800dcc4:	b948      	cbnz	r0, 800dcda <__smakebuf_r+0x46>
 800dcc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dcca:	059a      	lsls	r2, r3, #22
 800dccc:	d4ee      	bmi.n	800dcac <__smakebuf_r+0x18>
 800dcce:	f023 0303 	bic.w	r3, r3, #3
 800dcd2:	f043 0302 	orr.w	r3, r3, #2
 800dcd6:	81a3      	strh	r3, [r4, #12]
 800dcd8:	e7e2      	b.n	800dca0 <__smakebuf_r+0xc>
 800dcda:	89a3      	ldrh	r3, [r4, #12]
 800dcdc:	6020      	str	r0, [r4, #0]
 800dcde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dce2:	81a3      	strh	r3, [r4, #12]
 800dce4:	9b01      	ldr	r3, [sp, #4]
 800dce6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800dcea:	b15b      	cbz	r3, 800dd04 <__smakebuf_r+0x70>
 800dcec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dcf0:	4630      	mov	r0, r6
 800dcf2:	f000 f837 	bl	800dd64 <_isatty_r>
 800dcf6:	b128      	cbz	r0, 800dd04 <__smakebuf_r+0x70>
 800dcf8:	89a3      	ldrh	r3, [r4, #12]
 800dcfa:	f023 0303 	bic.w	r3, r3, #3
 800dcfe:	f043 0301 	orr.w	r3, r3, #1
 800dd02:	81a3      	strh	r3, [r4, #12]
 800dd04:	89a3      	ldrh	r3, [r4, #12]
 800dd06:	431d      	orrs	r5, r3
 800dd08:	81a5      	strh	r5, [r4, #12]
 800dd0a:	e7cf      	b.n	800dcac <__smakebuf_r+0x18>

0800dd0c <memmove>:
 800dd0c:	4288      	cmp	r0, r1
 800dd0e:	b510      	push	{r4, lr}
 800dd10:	eb01 0402 	add.w	r4, r1, r2
 800dd14:	d902      	bls.n	800dd1c <memmove+0x10>
 800dd16:	4284      	cmp	r4, r0
 800dd18:	4623      	mov	r3, r4
 800dd1a:	d807      	bhi.n	800dd2c <memmove+0x20>
 800dd1c:	1e43      	subs	r3, r0, #1
 800dd1e:	42a1      	cmp	r1, r4
 800dd20:	d008      	beq.n	800dd34 <memmove+0x28>
 800dd22:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dd26:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dd2a:	e7f8      	b.n	800dd1e <memmove+0x12>
 800dd2c:	4402      	add	r2, r0
 800dd2e:	4601      	mov	r1, r0
 800dd30:	428a      	cmp	r2, r1
 800dd32:	d100      	bne.n	800dd36 <memmove+0x2a>
 800dd34:	bd10      	pop	{r4, pc}
 800dd36:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dd3a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dd3e:	e7f7      	b.n	800dd30 <memmove+0x24>

0800dd40 <_fstat_r>:
 800dd40:	b538      	push	{r3, r4, r5, lr}
 800dd42:	4d07      	ldr	r5, [pc, #28]	@ (800dd60 <_fstat_r+0x20>)
 800dd44:	2300      	movs	r3, #0
 800dd46:	4604      	mov	r4, r0
 800dd48:	4608      	mov	r0, r1
 800dd4a:	4611      	mov	r1, r2
 800dd4c:	602b      	str	r3, [r5, #0]
 800dd4e:	f7f7 ff27 	bl	8005ba0 <_fstat>
 800dd52:	1c43      	adds	r3, r0, #1
 800dd54:	d102      	bne.n	800dd5c <_fstat_r+0x1c>
 800dd56:	682b      	ldr	r3, [r5, #0]
 800dd58:	b103      	cbz	r3, 800dd5c <_fstat_r+0x1c>
 800dd5a:	6023      	str	r3, [r4, #0]
 800dd5c:	bd38      	pop	{r3, r4, r5, pc}
 800dd5e:	bf00      	nop
 800dd60:	200009d0 	.word	0x200009d0

0800dd64 <_isatty_r>:
 800dd64:	b538      	push	{r3, r4, r5, lr}
 800dd66:	4d06      	ldr	r5, [pc, #24]	@ (800dd80 <_isatty_r+0x1c>)
 800dd68:	2300      	movs	r3, #0
 800dd6a:	4604      	mov	r4, r0
 800dd6c:	4608      	mov	r0, r1
 800dd6e:	602b      	str	r3, [r5, #0]
 800dd70:	f7f7 ff26 	bl	8005bc0 <_isatty>
 800dd74:	1c43      	adds	r3, r0, #1
 800dd76:	d102      	bne.n	800dd7e <_isatty_r+0x1a>
 800dd78:	682b      	ldr	r3, [r5, #0]
 800dd7a:	b103      	cbz	r3, 800dd7e <_isatty_r+0x1a>
 800dd7c:	6023      	str	r3, [r4, #0]
 800dd7e:	bd38      	pop	{r3, r4, r5, pc}
 800dd80:	200009d0 	.word	0x200009d0

0800dd84 <_sbrk_r>:
 800dd84:	b538      	push	{r3, r4, r5, lr}
 800dd86:	4d06      	ldr	r5, [pc, #24]	@ (800dda0 <_sbrk_r+0x1c>)
 800dd88:	2300      	movs	r3, #0
 800dd8a:	4604      	mov	r4, r0
 800dd8c:	4608      	mov	r0, r1
 800dd8e:	602b      	str	r3, [r5, #0]
 800dd90:	f7f7 ff2e 	bl	8005bf0 <_sbrk>
 800dd94:	1c43      	adds	r3, r0, #1
 800dd96:	d102      	bne.n	800dd9e <_sbrk_r+0x1a>
 800dd98:	682b      	ldr	r3, [r5, #0]
 800dd9a:	b103      	cbz	r3, 800dd9e <_sbrk_r+0x1a>
 800dd9c:	6023      	str	r3, [r4, #0]
 800dd9e:	bd38      	pop	{r3, r4, r5, pc}
 800dda0:	200009d0 	.word	0x200009d0

0800dda4 <memcpy>:
 800dda4:	440a      	add	r2, r1
 800dda6:	4291      	cmp	r1, r2
 800dda8:	f100 33ff 	add.w	r3, r0, #4294967295
 800ddac:	d100      	bne.n	800ddb0 <memcpy+0xc>
 800ddae:	4770      	bx	lr
 800ddb0:	b510      	push	{r4, lr}
 800ddb2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ddb6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ddba:	4291      	cmp	r1, r2
 800ddbc:	d1f9      	bne.n	800ddb2 <memcpy+0xe>
 800ddbe:	bd10      	pop	{r4, pc}

0800ddc0 <__assert_func>:
 800ddc0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ddc2:	4614      	mov	r4, r2
 800ddc4:	461a      	mov	r2, r3
 800ddc6:	4b09      	ldr	r3, [pc, #36]	@ (800ddec <__assert_func+0x2c>)
 800ddc8:	681b      	ldr	r3, [r3, #0]
 800ddca:	4605      	mov	r5, r0
 800ddcc:	68d8      	ldr	r0, [r3, #12]
 800ddce:	b14c      	cbz	r4, 800dde4 <__assert_func+0x24>
 800ddd0:	4b07      	ldr	r3, [pc, #28]	@ (800ddf0 <__assert_func+0x30>)
 800ddd2:	9100      	str	r1, [sp, #0]
 800ddd4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ddd8:	4906      	ldr	r1, [pc, #24]	@ (800ddf4 <__assert_func+0x34>)
 800ddda:	462b      	mov	r3, r5
 800dddc:	f000 f870 	bl	800dec0 <fiprintf>
 800dde0:	f000 f880 	bl	800dee4 <abort>
 800dde4:	4b04      	ldr	r3, [pc, #16]	@ (800ddf8 <__assert_func+0x38>)
 800dde6:	461c      	mov	r4, r3
 800dde8:	e7f3      	b.n	800ddd2 <__assert_func+0x12>
 800ddea:	bf00      	nop
 800ddec:	20000098 	.word	0x20000098
 800ddf0:	0800fab9 	.word	0x0800fab9
 800ddf4:	0800fac6 	.word	0x0800fac6
 800ddf8:	0800faf4 	.word	0x0800faf4

0800ddfc <_calloc_r>:
 800ddfc:	b570      	push	{r4, r5, r6, lr}
 800ddfe:	fba1 5402 	umull	r5, r4, r1, r2
 800de02:	b934      	cbnz	r4, 800de12 <_calloc_r+0x16>
 800de04:	4629      	mov	r1, r5
 800de06:	f7fe ffd3 	bl	800cdb0 <_malloc_r>
 800de0a:	4606      	mov	r6, r0
 800de0c:	b928      	cbnz	r0, 800de1a <_calloc_r+0x1e>
 800de0e:	4630      	mov	r0, r6
 800de10:	bd70      	pop	{r4, r5, r6, pc}
 800de12:	220c      	movs	r2, #12
 800de14:	6002      	str	r2, [r0, #0]
 800de16:	2600      	movs	r6, #0
 800de18:	e7f9      	b.n	800de0e <_calloc_r+0x12>
 800de1a:	462a      	mov	r2, r5
 800de1c:	4621      	mov	r1, r4
 800de1e:	f7fe f87b 	bl	800bf18 <memset>
 800de22:	e7f4      	b.n	800de0e <_calloc_r+0x12>

0800de24 <__ascii_mbtowc>:
 800de24:	b082      	sub	sp, #8
 800de26:	b901      	cbnz	r1, 800de2a <__ascii_mbtowc+0x6>
 800de28:	a901      	add	r1, sp, #4
 800de2a:	b142      	cbz	r2, 800de3e <__ascii_mbtowc+0x1a>
 800de2c:	b14b      	cbz	r3, 800de42 <__ascii_mbtowc+0x1e>
 800de2e:	7813      	ldrb	r3, [r2, #0]
 800de30:	600b      	str	r3, [r1, #0]
 800de32:	7812      	ldrb	r2, [r2, #0]
 800de34:	1e10      	subs	r0, r2, #0
 800de36:	bf18      	it	ne
 800de38:	2001      	movne	r0, #1
 800de3a:	b002      	add	sp, #8
 800de3c:	4770      	bx	lr
 800de3e:	4610      	mov	r0, r2
 800de40:	e7fb      	b.n	800de3a <__ascii_mbtowc+0x16>
 800de42:	f06f 0001 	mvn.w	r0, #1
 800de46:	e7f8      	b.n	800de3a <__ascii_mbtowc+0x16>

0800de48 <_realloc_r>:
 800de48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de4c:	4607      	mov	r7, r0
 800de4e:	4614      	mov	r4, r2
 800de50:	460d      	mov	r5, r1
 800de52:	b921      	cbnz	r1, 800de5e <_realloc_r+0x16>
 800de54:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800de58:	4611      	mov	r1, r2
 800de5a:	f7fe bfa9 	b.w	800cdb0 <_malloc_r>
 800de5e:	b92a      	cbnz	r2, 800de6c <_realloc_r+0x24>
 800de60:	f7fe ff32 	bl	800ccc8 <_free_r>
 800de64:	4625      	mov	r5, r4
 800de66:	4628      	mov	r0, r5
 800de68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de6c:	f000 f841 	bl	800def2 <_malloc_usable_size_r>
 800de70:	4284      	cmp	r4, r0
 800de72:	4606      	mov	r6, r0
 800de74:	d802      	bhi.n	800de7c <_realloc_r+0x34>
 800de76:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800de7a:	d8f4      	bhi.n	800de66 <_realloc_r+0x1e>
 800de7c:	4621      	mov	r1, r4
 800de7e:	4638      	mov	r0, r7
 800de80:	f7fe ff96 	bl	800cdb0 <_malloc_r>
 800de84:	4680      	mov	r8, r0
 800de86:	b908      	cbnz	r0, 800de8c <_realloc_r+0x44>
 800de88:	4645      	mov	r5, r8
 800de8a:	e7ec      	b.n	800de66 <_realloc_r+0x1e>
 800de8c:	42b4      	cmp	r4, r6
 800de8e:	4622      	mov	r2, r4
 800de90:	4629      	mov	r1, r5
 800de92:	bf28      	it	cs
 800de94:	4632      	movcs	r2, r6
 800de96:	f7ff ff85 	bl	800dda4 <memcpy>
 800de9a:	4629      	mov	r1, r5
 800de9c:	4638      	mov	r0, r7
 800de9e:	f7fe ff13 	bl	800ccc8 <_free_r>
 800dea2:	e7f1      	b.n	800de88 <_realloc_r+0x40>

0800dea4 <__ascii_wctomb>:
 800dea4:	4603      	mov	r3, r0
 800dea6:	4608      	mov	r0, r1
 800dea8:	b141      	cbz	r1, 800debc <__ascii_wctomb+0x18>
 800deaa:	2aff      	cmp	r2, #255	@ 0xff
 800deac:	d904      	bls.n	800deb8 <__ascii_wctomb+0x14>
 800deae:	228a      	movs	r2, #138	@ 0x8a
 800deb0:	601a      	str	r2, [r3, #0]
 800deb2:	f04f 30ff 	mov.w	r0, #4294967295
 800deb6:	4770      	bx	lr
 800deb8:	700a      	strb	r2, [r1, #0]
 800deba:	2001      	movs	r0, #1
 800debc:	4770      	bx	lr
	...

0800dec0 <fiprintf>:
 800dec0:	b40e      	push	{r1, r2, r3}
 800dec2:	b503      	push	{r0, r1, lr}
 800dec4:	4601      	mov	r1, r0
 800dec6:	ab03      	add	r3, sp, #12
 800dec8:	4805      	ldr	r0, [pc, #20]	@ (800dee0 <fiprintf+0x20>)
 800deca:	f853 2b04 	ldr.w	r2, [r3], #4
 800dece:	6800      	ldr	r0, [r0, #0]
 800ded0:	9301      	str	r3, [sp, #4]
 800ded2:	f7ff fcf5 	bl	800d8c0 <_vfiprintf_r>
 800ded6:	b002      	add	sp, #8
 800ded8:	f85d eb04 	ldr.w	lr, [sp], #4
 800dedc:	b003      	add	sp, #12
 800dede:	4770      	bx	lr
 800dee0:	20000098 	.word	0x20000098

0800dee4 <abort>:
 800dee4:	b508      	push	{r3, lr}
 800dee6:	2006      	movs	r0, #6
 800dee8:	f000 f834 	bl	800df54 <raise>
 800deec:	2001      	movs	r0, #1
 800deee:	f7f7 fe07 	bl	8005b00 <_exit>

0800def2 <_malloc_usable_size_r>:
 800def2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800def6:	1f18      	subs	r0, r3, #4
 800def8:	2b00      	cmp	r3, #0
 800defa:	bfbc      	itt	lt
 800defc:	580b      	ldrlt	r3, [r1, r0]
 800defe:	18c0      	addlt	r0, r0, r3
 800df00:	4770      	bx	lr

0800df02 <_raise_r>:
 800df02:	291f      	cmp	r1, #31
 800df04:	b538      	push	{r3, r4, r5, lr}
 800df06:	4605      	mov	r5, r0
 800df08:	460c      	mov	r4, r1
 800df0a:	d904      	bls.n	800df16 <_raise_r+0x14>
 800df0c:	2316      	movs	r3, #22
 800df0e:	6003      	str	r3, [r0, #0]
 800df10:	f04f 30ff 	mov.w	r0, #4294967295
 800df14:	bd38      	pop	{r3, r4, r5, pc}
 800df16:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800df18:	b112      	cbz	r2, 800df20 <_raise_r+0x1e>
 800df1a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800df1e:	b94b      	cbnz	r3, 800df34 <_raise_r+0x32>
 800df20:	4628      	mov	r0, r5
 800df22:	f000 f831 	bl	800df88 <_getpid_r>
 800df26:	4622      	mov	r2, r4
 800df28:	4601      	mov	r1, r0
 800df2a:	4628      	mov	r0, r5
 800df2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800df30:	f000 b818 	b.w	800df64 <_kill_r>
 800df34:	2b01      	cmp	r3, #1
 800df36:	d00a      	beq.n	800df4e <_raise_r+0x4c>
 800df38:	1c59      	adds	r1, r3, #1
 800df3a:	d103      	bne.n	800df44 <_raise_r+0x42>
 800df3c:	2316      	movs	r3, #22
 800df3e:	6003      	str	r3, [r0, #0]
 800df40:	2001      	movs	r0, #1
 800df42:	e7e7      	b.n	800df14 <_raise_r+0x12>
 800df44:	2100      	movs	r1, #0
 800df46:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800df4a:	4620      	mov	r0, r4
 800df4c:	4798      	blx	r3
 800df4e:	2000      	movs	r0, #0
 800df50:	e7e0      	b.n	800df14 <_raise_r+0x12>
	...

0800df54 <raise>:
 800df54:	4b02      	ldr	r3, [pc, #8]	@ (800df60 <raise+0xc>)
 800df56:	4601      	mov	r1, r0
 800df58:	6818      	ldr	r0, [r3, #0]
 800df5a:	f7ff bfd2 	b.w	800df02 <_raise_r>
 800df5e:	bf00      	nop
 800df60:	20000098 	.word	0x20000098

0800df64 <_kill_r>:
 800df64:	b538      	push	{r3, r4, r5, lr}
 800df66:	4d07      	ldr	r5, [pc, #28]	@ (800df84 <_kill_r+0x20>)
 800df68:	2300      	movs	r3, #0
 800df6a:	4604      	mov	r4, r0
 800df6c:	4608      	mov	r0, r1
 800df6e:	4611      	mov	r1, r2
 800df70:	602b      	str	r3, [r5, #0]
 800df72:	f7f7 fdb5 	bl	8005ae0 <_kill>
 800df76:	1c43      	adds	r3, r0, #1
 800df78:	d102      	bne.n	800df80 <_kill_r+0x1c>
 800df7a:	682b      	ldr	r3, [r5, #0]
 800df7c:	b103      	cbz	r3, 800df80 <_kill_r+0x1c>
 800df7e:	6023      	str	r3, [r4, #0]
 800df80:	bd38      	pop	{r3, r4, r5, pc}
 800df82:	bf00      	nop
 800df84:	200009d0 	.word	0x200009d0

0800df88 <_getpid_r>:
 800df88:	f7f7 bda2 	b.w	8005ad0 <_getpid>

0800df8c <asin>:
 800df8c:	b538      	push	{r3, r4, r5, lr}
 800df8e:	ed2d 8b02 	vpush	{d8}
 800df92:	ec55 4b10 	vmov	r4, r5, d0
 800df96:	f000 f897 	bl	800e0c8 <__ieee754_asin>
 800df9a:	4622      	mov	r2, r4
 800df9c:	462b      	mov	r3, r5
 800df9e:	4620      	mov	r0, r4
 800dfa0:	4629      	mov	r1, r5
 800dfa2:	eeb0 8a40 	vmov.f32	s16, s0
 800dfa6:	eef0 8a60 	vmov.f32	s17, s1
 800dfaa:	f7f2 fdbf 	bl	8000b2c <__aeabi_dcmpun>
 800dfae:	b9a8      	cbnz	r0, 800dfdc <asin+0x50>
 800dfb0:	ec45 4b10 	vmov	d0, r4, r5
 800dfb4:	f000 f820 	bl	800dff8 <fabs>
 800dfb8:	4b0c      	ldr	r3, [pc, #48]	@ (800dfec <asin+0x60>)
 800dfba:	ec51 0b10 	vmov	r0, r1, d0
 800dfbe:	2200      	movs	r2, #0
 800dfc0:	f7f2 fdaa 	bl	8000b18 <__aeabi_dcmpgt>
 800dfc4:	b150      	cbz	r0, 800dfdc <asin+0x50>
 800dfc6:	f7fd fff9 	bl	800bfbc <__errno>
 800dfca:	ecbd 8b02 	vpop	{d8}
 800dfce:	2321      	movs	r3, #33	@ 0x21
 800dfd0:	6003      	str	r3, [r0, #0]
 800dfd2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dfd6:	4806      	ldr	r0, [pc, #24]	@ (800dff0 <asin+0x64>)
 800dfd8:	f000 b816 	b.w	800e008 <nan>
 800dfdc:	eeb0 0a48 	vmov.f32	s0, s16
 800dfe0:	eef0 0a68 	vmov.f32	s1, s17
 800dfe4:	ecbd 8b02 	vpop	{d8}
 800dfe8:	bd38      	pop	{r3, r4, r5, pc}
 800dfea:	bf00      	nop
 800dfec:	3ff00000 	.word	0x3ff00000
 800dff0:	0800faf4 	.word	0x0800faf4

0800dff4 <atan2>:
 800dff4:	f000 ba6c 	b.w	800e4d0 <__ieee754_atan2>

0800dff8 <fabs>:
 800dff8:	ec51 0b10 	vmov	r0, r1, d0
 800dffc:	4602      	mov	r2, r0
 800dffe:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800e002:	ec43 2b10 	vmov	d0, r2, r3
 800e006:	4770      	bx	lr

0800e008 <nan>:
 800e008:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800e010 <nan+0x8>
 800e00c:	4770      	bx	lr
 800e00e:	bf00      	nop
 800e010:	00000000 	.word	0x00000000
 800e014:	7ff80000 	.word	0x7ff80000

0800e018 <fmaxf>:
 800e018:	b508      	push	{r3, lr}
 800e01a:	ed2d 8b02 	vpush	{d8}
 800e01e:	eeb0 8a40 	vmov.f32	s16, s0
 800e022:	eef0 8a60 	vmov.f32	s17, s1
 800e026:	f000 f831 	bl	800e08c <__fpclassifyf>
 800e02a:	b930      	cbnz	r0, 800e03a <fmaxf+0x22>
 800e02c:	eeb0 8a68 	vmov.f32	s16, s17
 800e030:	eeb0 0a48 	vmov.f32	s0, s16
 800e034:	ecbd 8b02 	vpop	{d8}
 800e038:	bd08      	pop	{r3, pc}
 800e03a:	eeb0 0a68 	vmov.f32	s0, s17
 800e03e:	f000 f825 	bl	800e08c <__fpclassifyf>
 800e042:	2800      	cmp	r0, #0
 800e044:	d0f4      	beq.n	800e030 <fmaxf+0x18>
 800e046:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800e04a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e04e:	dded      	ble.n	800e02c <fmaxf+0x14>
 800e050:	e7ee      	b.n	800e030 <fmaxf+0x18>

0800e052 <fminf>:
 800e052:	b508      	push	{r3, lr}
 800e054:	ed2d 8b02 	vpush	{d8}
 800e058:	eeb0 8a40 	vmov.f32	s16, s0
 800e05c:	eef0 8a60 	vmov.f32	s17, s1
 800e060:	f000 f814 	bl	800e08c <__fpclassifyf>
 800e064:	b930      	cbnz	r0, 800e074 <fminf+0x22>
 800e066:	eeb0 8a68 	vmov.f32	s16, s17
 800e06a:	eeb0 0a48 	vmov.f32	s0, s16
 800e06e:	ecbd 8b02 	vpop	{d8}
 800e072:	bd08      	pop	{r3, pc}
 800e074:	eeb0 0a68 	vmov.f32	s0, s17
 800e078:	f000 f808 	bl	800e08c <__fpclassifyf>
 800e07c:	2800      	cmp	r0, #0
 800e07e:	d0f4      	beq.n	800e06a <fminf+0x18>
 800e080:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800e084:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e088:	d5ed      	bpl.n	800e066 <fminf+0x14>
 800e08a:	e7ee      	b.n	800e06a <fminf+0x18>

0800e08c <__fpclassifyf>:
 800e08c:	ee10 3a10 	vmov	r3, s0
 800e090:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 800e094:	d00d      	beq.n	800e0b2 <__fpclassifyf+0x26>
 800e096:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 800e09a:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800e09e:	d30a      	bcc.n	800e0b6 <__fpclassifyf+0x2a>
 800e0a0:	4b07      	ldr	r3, [pc, #28]	@ (800e0c0 <__fpclassifyf+0x34>)
 800e0a2:	1e42      	subs	r2, r0, #1
 800e0a4:	429a      	cmp	r2, r3
 800e0a6:	d908      	bls.n	800e0ba <__fpclassifyf+0x2e>
 800e0a8:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 800e0ac:	4258      	negs	r0, r3
 800e0ae:	4158      	adcs	r0, r3
 800e0b0:	4770      	bx	lr
 800e0b2:	2002      	movs	r0, #2
 800e0b4:	4770      	bx	lr
 800e0b6:	2004      	movs	r0, #4
 800e0b8:	4770      	bx	lr
 800e0ba:	2003      	movs	r0, #3
 800e0bc:	4770      	bx	lr
 800e0be:	bf00      	nop
 800e0c0:	007ffffe 	.word	0x007ffffe
 800e0c4:	00000000 	.word	0x00000000

0800e0c8 <__ieee754_asin>:
 800e0c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0cc:	ec55 4b10 	vmov	r4, r5, d0
 800e0d0:	4bc7      	ldr	r3, [pc, #796]	@ (800e3f0 <__ieee754_asin+0x328>)
 800e0d2:	b087      	sub	sp, #28
 800e0d4:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800e0d8:	429e      	cmp	r6, r3
 800e0da:	9501      	str	r5, [sp, #4]
 800e0dc:	d92d      	bls.n	800e13a <__ieee754_asin+0x72>
 800e0de:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 800e0e2:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 800e0e6:	4326      	orrs	r6, r4
 800e0e8:	d116      	bne.n	800e118 <__ieee754_asin+0x50>
 800e0ea:	a3a7      	add	r3, pc, #668	@ (adr r3, 800e388 <__ieee754_asin+0x2c0>)
 800e0ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0f0:	4620      	mov	r0, r4
 800e0f2:	4629      	mov	r1, r5
 800e0f4:	f7f2 fa80 	bl	80005f8 <__aeabi_dmul>
 800e0f8:	a3a5      	add	r3, pc, #660	@ (adr r3, 800e390 <__ieee754_asin+0x2c8>)
 800e0fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0fe:	4606      	mov	r6, r0
 800e100:	460f      	mov	r7, r1
 800e102:	4620      	mov	r0, r4
 800e104:	4629      	mov	r1, r5
 800e106:	f7f2 fa77 	bl	80005f8 <__aeabi_dmul>
 800e10a:	4602      	mov	r2, r0
 800e10c:	460b      	mov	r3, r1
 800e10e:	4630      	mov	r0, r6
 800e110:	4639      	mov	r1, r7
 800e112:	f7f2 f8bb 	bl	800028c <__adddf3>
 800e116:	e009      	b.n	800e12c <__ieee754_asin+0x64>
 800e118:	4622      	mov	r2, r4
 800e11a:	462b      	mov	r3, r5
 800e11c:	4620      	mov	r0, r4
 800e11e:	4629      	mov	r1, r5
 800e120:	f7f2 f8b2 	bl	8000288 <__aeabi_dsub>
 800e124:	4602      	mov	r2, r0
 800e126:	460b      	mov	r3, r1
 800e128:	f7f2 fb90 	bl	800084c <__aeabi_ddiv>
 800e12c:	4604      	mov	r4, r0
 800e12e:	460d      	mov	r5, r1
 800e130:	ec45 4b10 	vmov	d0, r4, r5
 800e134:	b007      	add	sp, #28
 800e136:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e13a:	4bae      	ldr	r3, [pc, #696]	@ (800e3f4 <__ieee754_asin+0x32c>)
 800e13c:	429e      	cmp	r6, r3
 800e13e:	d810      	bhi.n	800e162 <__ieee754_asin+0x9a>
 800e140:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 800e144:	f080 80ad 	bcs.w	800e2a2 <__ieee754_asin+0x1da>
 800e148:	a393      	add	r3, pc, #588	@ (adr r3, 800e398 <__ieee754_asin+0x2d0>)
 800e14a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e14e:	4620      	mov	r0, r4
 800e150:	4629      	mov	r1, r5
 800e152:	f7f2 f89b 	bl	800028c <__adddf3>
 800e156:	4ba8      	ldr	r3, [pc, #672]	@ (800e3f8 <__ieee754_asin+0x330>)
 800e158:	2200      	movs	r2, #0
 800e15a:	f7f2 fcdd 	bl	8000b18 <__aeabi_dcmpgt>
 800e15e:	2800      	cmp	r0, #0
 800e160:	d1e6      	bne.n	800e130 <__ieee754_asin+0x68>
 800e162:	ec45 4b10 	vmov	d0, r4, r5
 800e166:	f7ff ff47 	bl	800dff8 <fabs>
 800e16a:	49a3      	ldr	r1, [pc, #652]	@ (800e3f8 <__ieee754_asin+0x330>)
 800e16c:	ec53 2b10 	vmov	r2, r3, d0
 800e170:	2000      	movs	r0, #0
 800e172:	f7f2 f889 	bl	8000288 <__aeabi_dsub>
 800e176:	4ba1      	ldr	r3, [pc, #644]	@ (800e3fc <__ieee754_asin+0x334>)
 800e178:	2200      	movs	r2, #0
 800e17a:	f7f2 fa3d 	bl	80005f8 <__aeabi_dmul>
 800e17e:	a388      	add	r3, pc, #544	@ (adr r3, 800e3a0 <__ieee754_asin+0x2d8>)
 800e180:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e184:	4604      	mov	r4, r0
 800e186:	460d      	mov	r5, r1
 800e188:	f7f2 fa36 	bl	80005f8 <__aeabi_dmul>
 800e18c:	a386      	add	r3, pc, #536	@ (adr r3, 800e3a8 <__ieee754_asin+0x2e0>)
 800e18e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e192:	f7f2 f87b 	bl	800028c <__adddf3>
 800e196:	4622      	mov	r2, r4
 800e198:	462b      	mov	r3, r5
 800e19a:	f7f2 fa2d 	bl	80005f8 <__aeabi_dmul>
 800e19e:	a384      	add	r3, pc, #528	@ (adr r3, 800e3b0 <__ieee754_asin+0x2e8>)
 800e1a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1a4:	f7f2 f870 	bl	8000288 <__aeabi_dsub>
 800e1a8:	4622      	mov	r2, r4
 800e1aa:	462b      	mov	r3, r5
 800e1ac:	f7f2 fa24 	bl	80005f8 <__aeabi_dmul>
 800e1b0:	a381      	add	r3, pc, #516	@ (adr r3, 800e3b8 <__ieee754_asin+0x2f0>)
 800e1b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1b6:	f7f2 f869 	bl	800028c <__adddf3>
 800e1ba:	4622      	mov	r2, r4
 800e1bc:	462b      	mov	r3, r5
 800e1be:	f7f2 fa1b 	bl	80005f8 <__aeabi_dmul>
 800e1c2:	a37f      	add	r3, pc, #508	@ (adr r3, 800e3c0 <__ieee754_asin+0x2f8>)
 800e1c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1c8:	f7f2 f85e 	bl	8000288 <__aeabi_dsub>
 800e1cc:	4622      	mov	r2, r4
 800e1ce:	462b      	mov	r3, r5
 800e1d0:	f7f2 fa12 	bl	80005f8 <__aeabi_dmul>
 800e1d4:	a37c      	add	r3, pc, #496	@ (adr r3, 800e3c8 <__ieee754_asin+0x300>)
 800e1d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1da:	f7f2 f857 	bl	800028c <__adddf3>
 800e1de:	4622      	mov	r2, r4
 800e1e0:	462b      	mov	r3, r5
 800e1e2:	f7f2 fa09 	bl	80005f8 <__aeabi_dmul>
 800e1e6:	a37a      	add	r3, pc, #488	@ (adr r3, 800e3d0 <__ieee754_asin+0x308>)
 800e1e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e1f0:	4620      	mov	r0, r4
 800e1f2:	4629      	mov	r1, r5
 800e1f4:	f7f2 fa00 	bl	80005f8 <__aeabi_dmul>
 800e1f8:	a377      	add	r3, pc, #476	@ (adr r3, 800e3d8 <__ieee754_asin+0x310>)
 800e1fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1fe:	f7f2 f843 	bl	8000288 <__aeabi_dsub>
 800e202:	4622      	mov	r2, r4
 800e204:	462b      	mov	r3, r5
 800e206:	f7f2 f9f7 	bl	80005f8 <__aeabi_dmul>
 800e20a:	a375      	add	r3, pc, #468	@ (adr r3, 800e3e0 <__ieee754_asin+0x318>)
 800e20c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e210:	f7f2 f83c 	bl	800028c <__adddf3>
 800e214:	4622      	mov	r2, r4
 800e216:	462b      	mov	r3, r5
 800e218:	f7f2 f9ee 	bl	80005f8 <__aeabi_dmul>
 800e21c:	a372      	add	r3, pc, #456	@ (adr r3, 800e3e8 <__ieee754_asin+0x320>)
 800e21e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e222:	f7f2 f831 	bl	8000288 <__aeabi_dsub>
 800e226:	4622      	mov	r2, r4
 800e228:	462b      	mov	r3, r5
 800e22a:	f7f2 f9e5 	bl	80005f8 <__aeabi_dmul>
 800e22e:	4b72      	ldr	r3, [pc, #456]	@ (800e3f8 <__ieee754_asin+0x330>)
 800e230:	2200      	movs	r2, #0
 800e232:	f7f2 f82b 	bl	800028c <__adddf3>
 800e236:	ec45 4b10 	vmov	d0, r4, r5
 800e23a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e23e:	f000 fba7 	bl	800e990 <__ieee754_sqrt>
 800e242:	4b6f      	ldr	r3, [pc, #444]	@ (800e400 <__ieee754_asin+0x338>)
 800e244:	429e      	cmp	r6, r3
 800e246:	ec5b ab10 	vmov	sl, fp, d0
 800e24a:	f240 80db 	bls.w	800e404 <__ieee754_asin+0x33c>
 800e24e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e252:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e256:	f7f2 faf9 	bl	800084c <__aeabi_ddiv>
 800e25a:	4652      	mov	r2, sl
 800e25c:	465b      	mov	r3, fp
 800e25e:	f7f2 f9cb 	bl	80005f8 <__aeabi_dmul>
 800e262:	4652      	mov	r2, sl
 800e264:	465b      	mov	r3, fp
 800e266:	f7f2 f811 	bl	800028c <__adddf3>
 800e26a:	4602      	mov	r2, r0
 800e26c:	460b      	mov	r3, r1
 800e26e:	f7f2 f80d 	bl	800028c <__adddf3>
 800e272:	a347      	add	r3, pc, #284	@ (adr r3, 800e390 <__ieee754_asin+0x2c8>)
 800e274:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e278:	f7f2 f806 	bl	8000288 <__aeabi_dsub>
 800e27c:	4602      	mov	r2, r0
 800e27e:	460b      	mov	r3, r1
 800e280:	a141      	add	r1, pc, #260	@ (adr r1, 800e388 <__ieee754_asin+0x2c0>)
 800e282:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e286:	f7f1 ffff 	bl	8000288 <__aeabi_dsub>
 800e28a:	9b01      	ldr	r3, [sp, #4]
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	bfdc      	itt	le
 800e290:	4602      	movle	r2, r0
 800e292:	f101 4300 	addle.w	r3, r1, #2147483648	@ 0x80000000
 800e296:	4604      	mov	r4, r0
 800e298:	460d      	mov	r5, r1
 800e29a:	bfdc      	itt	le
 800e29c:	4614      	movle	r4, r2
 800e29e:	461d      	movle	r5, r3
 800e2a0:	e746      	b.n	800e130 <__ieee754_asin+0x68>
 800e2a2:	4622      	mov	r2, r4
 800e2a4:	462b      	mov	r3, r5
 800e2a6:	4620      	mov	r0, r4
 800e2a8:	4629      	mov	r1, r5
 800e2aa:	f7f2 f9a5 	bl	80005f8 <__aeabi_dmul>
 800e2ae:	a33c      	add	r3, pc, #240	@ (adr r3, 800e3a0 <__ieee754_asin+0x2d8>)
 800e2b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2b4:	4606      	mov	r6, r0
 800e2b6:	460f      	mov	r7, r1
 800e2b8:	f7f2 f99e 	bl	80005f8 <__aeabi_dmul>
 800e2bc:	a33a      	add	r3, pc, #232	@ (adr r3, 800e3a8 <__ieee754_asin+0x2e0>)
 800e2be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2c2:	f7f1 ffe3 	bl	800028c <__adddf3>
 800e2c6:	4632      	mov	r2, r6
 800e2c8:	463b      	mov	r3, r7
 800e2ca:	f7f2 f995 	bl	80005f8 <__aeabi_dmul>
 800e2ce:	a338      	add	r3, pc, #224	@ (adr r3, 800e3b0 <__ieee754_asin+0x2e8>)
 800e2d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2d4:	f7f1 ffd8 	bl	8000288 <__aeabi_dsub>
 800e2d8:	4632      	mov	r2, r6
 800e2da:	463b      	mov	r3, r7
 800e2dc:	f7f2 f98c 	bl	80005f8 <__aeabi_dmul>
 800e2e0:	a335      	add	r3, pc, #212	@ (adr r3, 800e3b8 <__ieee754_asin+0x2f0>)
 800e2e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2e6:	f7f1 ffd1 	bl	800028c <__adddf3>
 800e2ea:	4632      	mov	r2, r6
 800e2ec:	463b      	mov	r3, r7
 800e2ee:	f7f2 f983 	bl	80005f8 <__aeabi_dmul>
 800e2f2:	a333      	add	r3, pc, #204	@ (adr r3, 800e3c0 <__ieee754_asin+0x2f8>)
 800e2f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2f8:	f7f1 ffc6 	bl	8000288 <__aeabi_dsub>
 800e2fc:	4632      	mov	r2, r6
 800e2fe:	463b      	mov	r3, r7
 800e300:	f7f2 f97a 	bl	80005f8 <__aeabi_dmul>
 800e304:	a330      	add	r3, pc, #192	@ (adr r3, 800e3c8 <__ieee754_asin+0x300>)
 800e306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e30a:	f7f1 ffbf 	bl	800028c <__adddf3>
 800e30e:	4632      	mov	r2, r6
 800e310:	463b      	mov	r3, r7
 800e312:	f7f2 f971 	bl	80005f8 <__aeabi_dmul>
 800e316:	a32e      	add	r3, pc, #184	@ (adr r3, 800e3d0 <__ieee754_asin+0x308>)
 800e318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e31c:	4680      	mov	r8, r0
 800e31e:	4689      	mov	r9, r1
 800e320:	4630      	mov	r0, r6
 800e322:	4639      	mov	r1, r7
 800e324:	f7f2 f968 	bl	80005f8 <__aeabi_dmul>
 800e328:	a32b      	add	r3, pc, #172	@ (adr r3, 800e3d8 <__ieee754_asin+0x310>)
 800e32a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e32e:	f7f1 ffab 	bl	8000288 <__aeabi_dsub>
 800e332:	4632      	mov	r2, r6
 800e334:	463b      	mov	r3, r7
 800e336:	f7f2 f95f 	bl	80005f8 <__aeabi_dmul>
 800e33a:	a329      	add	r3, pc, #164	@ (adr r3, 800e3e0 <__ieee754_asin+0x318>)
 800e33c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e340:	f7f1 ffa4 	bl	800028c <__adddf3>
 800e344:	4632      	mov	r2, r6
 800e346:	463b      	mov	r3, r7
 800e348:	f7f2 f956 	bl	80005f8 <__aeabi_dmul>
 800e34c:	a326      	add	r3, pc, #152	@ (adr r3, 800e3e8 <__ieee754_asin+0x320>)
 800e34e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e352:	f7f1 ff99 	bl	8000288 <__aeabi_dsub>
 800e356:	4632      	mov	r2, r6
 800e358:	463b      	mov	r3, r7
 800e35a:	f7f2 f94d 	bl	80005f8 <__aeabi_dmul>
 800e35e:	4b26      	ldr	r3, [pc, #152]	@ (800e3f8 <__ieee754_asin+0x330>)
 800e360:	2200      	movs	r2, #0
 800e362:	f7f1 ff93 	bl	800028c <__adddf3>
 800e366:	4602      	mov	r2, r0
 800e368:	460b      	mov	r3, r1
 800e36a:	4640      	mov	r0, r8
 800e36c:	4649      	mov	r1, r9
 800e36e:	f7f2 fa6d 	bl	800084c <__aeabi_ddiv>
 800e372:	4622      	mov	r2, r4
 800e374:	462b      	mov	r3, r5
 800e376:	f7f2 f93f 	bl	80005f8 <__aeabi_dmul>
 800e37a:	4602      	mov	r2, r0
 800e37c:	460b      	mov	r3, r1
 800e37e:	4620      	mov	r0, r4
 800e380:	4629      	mov	r1, r5
 800e382:	e6c6      	b.n	800e112 <__ieee754_asin+0x4a>
 800e384:	f3af 8000 	nop.w
 800e388:	54442d18 	.word	0x54442d18
 800e38c:	3ff921fb 	.word	0x3ff921fb
 800e390:	33145c07 	.word	0x33145c07
 800e394:	3c91a626 	.word	0x3c91a626
 800e398:	8800759c 	.word	0x8800759c
 800e39c:	7e37e43c 	.word	0x7e37e43c
 800e3a0:	0dfdf709 	.word	0x0dfdf709
 800e3a4:	3f023de1 	.word	0x3f023de1
 800e3a8:	7501b288 	.word	0x7501b288
 800e3ac:	3f49efe0 	.word	0x3f49efe0
 800e3b0:	b5688f3b 	.word	0xb5688f3b
 800e3b4:	3fa48228 	.word	0x3fa48228
 800e3b8:	0e884455 	.word	0x0e884455
 800e3bc:	3fc9c155 	.word	0x3fc9c155
 800e3c0:	03eb6f7d 	.word	0x03eb6f7d
 800e3c4:	3fd4d612 	.word	0x3fd4d612
 800e3c8:	55555555 	.word	0x55555555
 800e3cc:	3fc55555 	.word	0x3fc55555
 800e3d0:	b12e9282 	.word	0xb12e9282
 800e3d4:	3fb3b8c5 	.word	0x3fb3b8c5
 800e3d8:	1b8d0159 	.word	0x1b8d0159
 800e3dc:	3fe6066c 	.word	0x3fe6066c
 800e3e0:	9c598ac8 	.word	0x9c598ac8
 800e3e4:	40002ae5 	.word	0x40002ae5
 800e3e8:	1c8a2d4b 	.word	0x1c8a2d4b
 800e3ec:	40033a27 	.word	0x40033a27
 800e3f0:	3fefffff 	.word	0x3fefffff
 800e3f4:	3fdfffff 	.word	0x3fdfffff
 800e3f8:	3ff00000 	.word	0x3ff00000
 800e3fc:	3fe00000 	.word	0x3fe00000
 800e400:	3fef3332 	.word	0x3fef3332
 800e404:	4652      	mov	r2, sl
 800e406:	465b      	mov	r3, fp
 800e408:	4650      	mov	r0, sl
 800e40a:	4659      	mov	r1, fp
 800e40c:	f7f1 ff3e 	bl	800028c <__adddf3>
 800e410:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e414:	4606      	mov	r6, r0
 800e416:	460f      	mov	r7, r1
 800e418:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e41c:	f7f2 fa16 	bl	800084c <__aeabi_ddiv>
 800e420:	4602      	mov	r2, r0
 800e422:	460b      	mov	r3, r1
 800e424:	4630      	mov	r0, r6
 800e426:	4639      	mov	r1, r7
 800e428:	f7f2 f8e6 	bl	80005f8 <__aeabi_dmul>
 800e42c:	f04f 0800 	mov.w	r8, #0
 800e430:	4606      	mov	r6, r0
 800e432:	460f      	mov	r7, r1
 800e434:	4642      	mov	r2, r8
 800e436:	465b      	mov	r3, fp
 800e438:	4640      	mov	r0, r8
 800e43a:	4659      	mov	r1, fp
 800e43c:	f7f2 f8dc 	bl	80005f8 <__aeabi_dmul>
 800e440:	4602      	mov	r2, r0
 800e442:	460b      	mov	r3, r1
 800e444:	4620      	mov	r0, r4
 800e446:	4629      	mov	r1, r5
 800e448:	f7f1 ff1e 	bl	8000288 <__aeabi_dsub>
 800e44c:	4642      	mov	r2, r8
 800e44e:	4604      	mov	r4, r0
 800e450:	460d      	mov	r5, r1
 800e452:	465b      	mov	r3, fp
 800e454:	4650      	mov	r0, sl
 800e456:	4659      	mov	r1, fp
 800e458:	f7f1 ff18 	bl	800028c <__adddf3>
 800e45c:	4602      	mov	r2, r0
 800e45e:	460b      	mov	r3, r1
 800e460:	4620      	mov	r0, r4
 800e462:	4629      	mov	r1, r5
 800e464:	f7f2 f9f2 	bl	800084c <__aeabi_ddiv>
 800e468:	4602      	mov	r2, r0
 800e46a:	460b      	mov	r3, r1
 800e46c:	f7f1 ff0e 	bl	800028c <__adddf3>
 800e470:	4602      	mov	r2, r0
 800e472:	460b      	mov	r3, r1
 800e474:	a112      	add	r1, pc, #72	@ (adr r1, 800e4c0 <__ieee754_asin+0x3f8>)
 800e476:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e47a:	f7f1 ff05 	bl	8000288 <__aeabi_dsub>
 800e47e:	4602      	mov	r2, r0
 800e480:	460b      	mov	r3, r1
 800e482:	4630      	mov	r0, r6
 800e484:	4639      	mov	r1, r7
 800e486:	f7f1 feff 	bl	8000288 <__aeabi_dsub>
 800e48a:	4642      	mov	r2, r8
 800e48c:	4604      	mov	r4, r0
 800e48e:	460d      	mov	r5, r1
 800e490:	465b      	mov	r3, fp
 800e492:	4640      	mov	r0, r8
 800e494:	4659      	mov	r1, fp
 800e496:	f7f1 fef9 	bl	800028c <__adddf3>
 800e49a:	4602      	mov	r2, r0
 800e49c:	460b      	mov	r3, r1
 800e49e:	a10a      	add	r1, pc, #40	@ (adr r1, 800e4c8 <__ieee754_asin+0x400>)
 800e4a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e4a4:	f7f1 fef0 	bl	8000288 <__aeabi_dsub>
 800e4a8:	4602      	mov	r2, r0
 800e4aa:	460b      	mov	r3, r1
 800e4ac:	4620      	mov	r0, r4
 800e4ae:	4629      	mov	r1, r5
 800e4b0:	f7f1 feea 	bl	8000288 <__aeabi_dsub>
 800e4b4:	4602      	mov	r2, r0
 800e4b6:	460b      	mov	r3, r1
 800e4b8:	a103      	add	r1, pc, #12	@ (adr r1, 800e4c8 <__ieee754_asin+0x400>)
 800e4ba:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e4be:	e6e2      	b.n	800e286 <__ieee754_asin+0x1be>
 800e4c0:	33145c07 	.word	0x33145c07
 800e4c4:	3c91a626 	.word	0x3c91a626
 800e4c8:	54442d18 	.word	0x54442d18
 800e4cc:	3fe921fb 	.word	0x3fe921fb

0800e4d0 <__ieee754_atan2>:
 800e4d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e4d4:	ec57 6b11 	vmov	r6, r7, d1
 800e4d8:	4273      	negs	r3, r6
 800e4da:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 800e658 <__ieee754_atan2+0x188>
 800e4de:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 800e4e2:	4333      	orrs	r3, r6
 800e4e4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800e4e8:	4543      	cmp	r3, r8
 800e4ea:	ec51 0b10 	vmov	r0, r1, d0
 800e4ee:	4635      	mov	r5, r6
 800e4f0:	d809      	bhi.n	800e506 <__ieee754_atan2+0x36>
 800e4f2:	4244      	negs	r4, r0
 800e4f4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800e4f8:	4304      	orrs	r4, r0
 800e4fa:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800e4fe:	4544      	cmp	r4, r8
 800e500:	468e      	mov	lr, r1
 800e502:	4681      	mov	r9, r0
 800e504:	d907      	bls.n	800e516 <__ieee754_atan2+0x46>
 800e506:	4632      	mov	r2, r6
 800e508:	463b      	mov	r3, r7
 800e50a:	f7f1 febf 	bl	800028c <__adddf3>
 800e50e:	ec41 0b10 	vmov	d0, r0, r1
 800e512:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e516:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 800e51a:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 800e51e:	4334      	orrs	r4, r6
 800e520:	d103      	bne.n	800e52a <__ieee754_atan2+0x5a>
 800e522:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e526:	f000 b89b 	b.w	800e660 <atan>
 800e52a:	17bc      	asrs	r4, r7, #30
 800e52c:	f004 0402 	and.w	r4, r4, #2
 800e530:	ea53 0909 	orrs.w	r9, r3, r9
 800e534:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800e538:	d107      	bne.n	800e54a <__ieee754_atan2+0x7a>
 800e53a:	2c02      	cmp	r4, #2
 800e53c:	d05f      	beq.n	800e5fe <__ieee754_atan2+0x12e>
 800e53e:	2c03      	cmp	r4, #3
 800e540:	d1e5      	bne.n	800e50e <__ieee754_atan2+0x3e>
 800e542:	a143      	add	r1, pc, #268	@ (adr r1, 800e650 <__ieee754_atan2+0x180>)
 800e544:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e548:	e7e1      	b.n	800e50e <__ieee754_atan2+0x3e>
 800e54a:	4315      	orrs	r5, r2
 800e54c:	d106      	bne.n	800e55c <__ieee754_atan2+0x8c>
 800e54e:	f1be 0f00 	cmp.w	lr, #0
 800e552:	db5f      	blt.n	800e614 <__ieee754_atan2+0x144>
 800e554:	a136      	add	r1, pc, #216	@ (adr r1, 800e630 <__ieee754_atan2+0x160>)
 800e556:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e55a:	e7d8      	b.n	800e50e <__ieee754_atan2+0x3e>
 800e55c:	4542      	cmp	r2, r8
 800e55e:	d10f      	bne.n	800e580 <__ieee754_atan2+0xb0>
 800e560:	4293      	cmp	r3, r2
 800e562:	f104 34ff 	add.w	r4, r4, #4294967295
 800e566:	d107      	bne.n	800e578 <__ieee754_atan2+0xa8>
 800e568:	2c02      	cmp	r4, #2
 800e56a:	d84c      	bhi.n	800e606 <__ieee754_atan2+0x136>
 800e56c:	4b36      	ldr	r3, [pc, #216]	@ (800e648 <__ieee754_atan2+0x178>)
 800e56e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e572:	e9d3 0100 	ldrd	r0, r1, [r3]
 800e576:	e7ca      	b.n	800e50e <__ieee754_atan2+0x3e>
 800e578:	2c02      	cmp	r4, #2
 800e57a:	d848      	bhi.n	800e60e <__ieee754_atan2+0x13e>
 800e57c:	4b33      	ldr	r3, [pc, #204]	@ (800e64c <__ieee754_atan2+0x17c>)
 800e57e:	e7f6      	b.n	800e56e <__ieee754_atan2+0x9e>
 800e580:	4543      	cmp	r3, r8
 800e582:	d0e4      	beq.n	800e54e <__ieee754_atan2+0x7e>
 800e584:	1a9b      	subs	r3, r3, r2
 800e586:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800e58a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800e58e:	da1e      	bge.n	800e5ce <__ieee754_atan2+0xfe>
 800e590:	2f00      	cmp	r7, #0
 800e592:	da01      	bge.n	800e598 <__ieee754_atan2+0xc8>
 800e594:	323c      	adds	r2, #60	@ 0x3c
 800e596:	db1e      	blt.n	800e5d6 <__ieee754_atan2+0x106>
 800e598:	4632      	mov	r2, r6
 800e59a:	463b      	mov	r3, r7
 800e59c:	f7f2 f956 	bl	800084c <__aeabi_ddiv>
 800e5a0:	ec41 0b10 	vmov	d0, r0, r1
 800e5a4:	f7ff fd28 	bl	800dff8 <fabs>
 800e5a8:	f000 f85a 	bl	800e660 <atan>
 800e5ac:	ec51 0b10 	vmov	r0, r1, d0
 800e5b0:	2c01      	cmp	r4, #1
 800e5b2:	d013      	beq.n	800e5dc <__ieee754_atan2+0x10c>
 800e5b4:	2c02      	cmp	r4, #2
 800e5b6:	d015      	beq.n	800e5e4 <__ieee754_atan2+0x114>
 800e5b8:	2c00      	cmp	r4, #0
 800e5ba:	d0a8      	beq.n	800e50e <__ieee754_atan2+0x3e>
 800e5bc:	a318      	add	r3, pc, #96	@ (adr r3, 800e620 <__ieee754_atan2+0x150>)
 800e5be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5c2:	f7f1 fe61 	bl	8000288 <__aeabi_dsub>
 800e5c6:	a318      	add	r3, pc, #96	@ (adr r3, 800e628 <__ieee754_atan2+0x158>)
 800e5c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5cc:	e014      	b.n	800e5f8 <__ieee754_atan2+0x128>
 800e5ce:	a118      	add	r1, pc, #96	@ (adr r1, 800e630 <__ieee754_atan2+0x160>)
 800e5d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e5d4:	e7ec      	b.n	800e5b0 <__ieee754_atan2+0xe0>
 800e5d6:	2000      	movs	r0, #0
 800e5d8:	2100      	movs	r1, #0
 800e5da:	e7e9      	b.n	800e5b0 <__ieee754_atan2+0xe0>
 800e5dc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e5e0:	4619      	mov	r1, r3
 800e5e2:	e794      	b.n	800e50e <__ieee754_atan2+0x3e>
 800e5e4:	a30e      	add	r3, pc, #56	@ (adr r3, 800e620 <__ieee754_atan2+0x150>)
 800e5e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5ea:	f7f1 fe4d 	bl	8000288 <__aeabi_dsub>
 800e5ee:	4602      	mov	r2, r0
 800e5f0:	460b      	mov	r3, r1
 800e5f2:	a10d      	add	r1, pc, #52	@ (adr r1, 800e628 <__ieee754_atan2+0x158>)
 800e5f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e5f8:	f7f1 fe46 	bl	8000288 <__aeabi_dsub>
 800e5fc:	e787      	b.n	800e50e <__ieee754_atan2+0x3e>
 800e5fe:	a10a      	add	r1, pc, #40	@ (adr r1, 800e628 <__ieee754_atan2+0x158>)
 800e600:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e604:	e783      	b.n	800e50e <__ieee754_atan2+0x3e>
 800e606:	a10c      	add	r1, pc, #48	@ (adr r1, 800e638 <__ieee754_atan2+0x168>)
 800e608:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e60c:	e77f      	b.n	800e50e <__ieee754_atan2+0x3e>
 800e60e:	2000      	movs	r0, #0
 800e610:	2100      	movs	r1, #0
 800e612:	e77c      	b.n	800e50e <__ieee754_atan2+0x3e>
 800e614:	a10a      	add	r1, pc, #40	@ (adr r1, 800e640 <__ieee754_atan2+0x170>)
 800e616:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e61a:	e778      	b.n	800e50e <__ieee754_atan2+0x3e>
 800e61c:	f3af 8000 	nop.w
 800e620:	33145c07 	.word	0x33145c07
 800e624:	3ca1a626 	.word	0x3ca1a626
 800e628:	54442d18 	.word	0x54442d18
 800e62c:	400921fb 	.word	0x400921fb
 800e630:	54442d18 	.word	0x54442d18
 800e634:	3ff921fb 	.word	0x3ff921fb
 800e638:	54442d18 	.word	0x54442d18
 800e63c:	3fe921fb 	.word	0x3fe921fb
 800e640:	54442d18 	.word	0x54442d18
 800e644:	bff921fb 	.word	0xbff921fb
 800e648:	0800fd18 	.word	0x0800fd18
 800e64c:	0800fd00 	.word	0x0800fd00
 800e650:	54442d18 	.word	0x54442d18
 800e654:	c00921fb 	.word	0xc00921fb
 800e658:	7ff00000 	.word	0x7ff00000
 800e65c:	00000000 	.word	0x00000000

0800e660 <atan>:
 800e660:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e664:	ec55 4b10 	vmov	r4, r5, d0
 800e668:	4bbf      	ldr	r3, [pc, #764]	@ (800e968 <atan+0x308>)
 800e66a:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800e66e:	429e      	cmp	r6, r3
 800e670:	46ab      	mov	fp, r5
 800e672:	d918      	bls.n	800e6a6 <atan+0x46>
 800e674:	4bbd      	ldr	r3, [pc, #756]	@ (800e96c <atan+0x30c>)
 800e676:	429e      	cmp	r6, r3
 800e678:	d801      	bhi.n	800e67e <atan+0x1e>
 800e67a:	d109      	bne.n	800e690 <atan+0x30>
 800e67c:	b144      	cbz	r4, 800e690 <atan+0x30>
 800e67e:	4622      	mov	r2, r4
 800e680:	462b      	mov	r3, r5
 800e682:	4620      	mov	r0, r4
 800e684:	4629      	mov	r1, r5
 800e686:	f7f1 fe01 	bl	800028c <__adddf3>
 800e68a:	4604      	mov	r4, r0
 800e68c:	460d      	mov	r5, r1
 800e68e:	e006      	b.n	800e69e <atan+0x3e>
 800e690:	f1bb 0f00 	cmp.w	fp, #0
 800e694:	f340 812b 	ble.w	800e8ee <atan+0x28e>
 800e698:	a597      	add	r5, pc, #604	@ (adr r5, 800e8f8 <atan+0x298>)
 800e69a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e69e:	ec45 4b10 	vmov	d0, r4, r5
 800e6a2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6a6:	4bb2      	ldr	r3, [pc, #712]	@ (800e970 <atan+0x310>)
 800e6a8:	429e      	cmp	r6, r3
 800e6aa:	d813      	bhi.n	800e6d4 <atan+0x74>
 800e6ac:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800e6b0:	429e      	cmp	r6, r3
 800e6b2:	d80c      	bhi.n	800e6ce <atan+0x6e>
 800e6b4:	a392      	add	r3, pc, #584	@ (adr r3, 800e900 <atan+0x2a0>)
 800e6b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6ba:	4620      	mov	r0, r4
 800e6bc:	4629      	mov	r1, r5
 800e6be:	f7f1 fde5 	bl	800028c <__adddf3>
 800e6c2:	4bac      	ldr	r3, [pc, #688]	@ (800e974 <atan+0x314>)
 800e6c4:	2200      	movs	r2, #0
 800e6c6:	f7f2 fa27 	bl	8000b18 <__aeabi_dcmpgt>
 800e6ca:	2800      	cmp	r0, #0
 800e6cc:	d1e7      	bne.n	800e69e <atan+0x3e>
 800e6ce:	f04f 3aff 	mov.w	sl, #4294967295
 800e6d2:	e029      	b.n	800e728 <atan+0xc8>
 800e6d4:	f7ff fc90 	bl	800dff8 <fabs>
 800e6d8:	4ba7      	ldr	r3, [pc, #668]	@ (800e978 <atan+0x318>)
 800e6da:	429e      	cmp	r6, r3
 800e6dc:	ec55 4b10 	vmov	r4, r5, d0
 800e6e0:	f200 80bc 	bhi.w	800e85c <atan+0x1fc>
 800e6e4:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800e6e8:	429e      	cmp	r6, r3
 800e6ea:	f200 809e 	bhi.w	800e82a <atan+0x1ca>
 800e6ee:	4622      	mov	r2, r4
 800e6f0:	462b      	mov	r3, r5
 800e6f2:	4620      	mov	r0, r4
 800e6f4:	4629      	mov	r1, r5
 800e6f6:	f7f1 fdc9 	bl	800028c <__adddf3>
 800e6fa:	4b9e      	ldr	r3, [pc, #632]	@ (800e974 <atan+0x314>)
 800e6fc:	2200      	movs	r2, #0
 800e6fe:	f7f1 fdc3 	bl	8000288 <__aeabi_dsub>
 800e702:	2200      	movs	r2, #0
 800e704:	4606      	mov	r6, r0
 800e706:	460f      	mov	r7, r1
 800e708:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e70c:	4620      	mov	r0, r4
 800e70e:	4629      	mov	r1, r5
 800e710:	f7f1 fdbc 	bl	800028c <__adddf3>
 800e714:	4602      	mov	r2, r0
 800e716:	460b      	mov	r3, r1
 800e718:	4630      	mov	r0, r6
 800e71a:	4639      	mov	r1, r7
 800e71c:	f7f2 f896 	bl	800084c <__aeabi_ddiv>
 800e720:	f04f 0a00 	mov.w	sl, #0
 800e724:	4604      	mov	r4, r0
 800e726:	460d      	mov	r5, r1
 800e728:	4622      	mov	r2, r4
 800e72a:	462b      	mov	r3, r5
 800e72c:	4620      	mov	r0, r4
 800e72e:	4629      	mov	r1, r5
 800e730:	f7f1 ff62 	bl	80005f8 <__aeabi_dmul>
 800e734:	4602      	mov	r2, r0
 800e736:	460b      	mov	r3, r1
 800e738:	4680      	mov	r8, r0
 800e73a:	4689      	mov	r9, r1
 800e73c:	f7f1 ff5c 	bl	80005f8 <__aeabi_dmul>
 800e740:	a371      	add	r3, pc, #452	@ (adr r3, 800e908 <atan+0x2a8>)
 800e742:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e746:	4606      	mov	r6, r0
 800e748:	460f      	mov	r7, r1
 800e74a:	f7f1 ff55 	bl	80005f8 <__aeabi_dmul>
 800e74e:	a370      	add	r3, pc, #448	@ (adr r3, 800e910 <atan+0x2b0>)
 800e750:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e754:	f7f1 fd9a 	bl	800028c <__adddf3>
 800e758:	4632      	mov	r2, r6
 800e75a:	463b      	mov	r3, r7
 800e75c:	f7f1 ff4c 	bl	80005f8 <__aeabi_dmul>
 800e760:	a36d      	add	r3, pc, #436	@ (adr r3, 800e918 <atan+0x2b8>)
 800e762:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e766:	f7f1 fd91 	bl	800028c <__adddf3>
 800e76a:	4632      	mov	r2, r6
 800e76c:	463b      	mov	r3, r7
 800e76e:	f7f1 ff43 	bl	80005f8 <__aeabi_dmul>
 800e772:	a36b      	add	r3, pc, #428	@ (adr r3, 800e920 <atan+0x2c0>)
 800e774:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e778:	f7f1 fd88 	bl	800028c <__adddf3>
 800e77c:	4632      	mov	r2, r6
 800e77e:	463b      	mov	r3, r7
 800e780:	f7f1 ff3a 	bl	80005f8 <__aeabi_dmul>
 800e784:	a368      	add	r3, pc, #416	@ (adr r3, 800e928 <atan+0x2c8>)
 800e786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e78a:	f7f1 fd7f 	bl	800028c <__adddf3>
 800e78e:	4632      	mov	r2, r6
 800e790:	463b      	mov	r3, r7
 800e792:	f7f1 ff31 	bl	80005f8 <__aeabi_dmul>
 800e796:	a366      	add	r3, pc, #408	@ (adr r3, 800e930 <atan+0x2d0>)
 800e798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e79c:	f7f1 fd76 	bl	800028c <__adddf3>
 800e7a0:	4642      	mov	r2, r8
 800e7a2:	464b      	mov	r3, r9
 800e7a4:	f7f1 ff28 	bl	80005f8 <__aeabi_dmul>
 800e7a8:	a363      	add	r3, pc, #396	@ (adr r3, 800e938 <atan+0x2d8>)
 800e7aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7ae:	4680      	mov	r8, r0
 800e7b0:	4689      	mov	r9, r1
 800e7b2:	4630      	mov	r0, r6
 800e7b4:	4639      	mov	r1, r7
 800e7b6:	f7f1 ff1f 	bl	80005f8 <__aeabi_dmul>
 800e7ba:	a361      	add	r3, pc, #388	@ (adr r3, 800e940 <atan+0x2e0>)
 800e7bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7c0:	f7f1 fd62 	bl	8000288 <__aeabi_dsub>
 800e7c4:	4632      	mov	r2, r6
 800e7c6:	463b      	mov	r3, r7
 800e7c8:	f7f1 ff16 	bl	80005f8 <__aeabi_dmul>
 800e7cc:	a35e      	add	r3, pc, #376	@ (adr r3, 800e948 <atan+0x2e8>)
 800e7ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7d2:	f7f1 fd59 	bl	8000288 <__aeabi_dsub>
 800e7d6:	4632      	mov	r2, r6
 800e7d8:	463b      	mov	r3, r7
 800e7da:	f7f1 ff0d 	bl	80005f8 <__aeabi_dmul>
 800e7de:	a35c      	add	r3, pc, #368	@ (adr r3, 800e950 <atan+0x2f0>)
 800e7e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7e4:	f7f1 fd50 	bl	8000288 <__aeabi_dsub>
 800e7e8:	4632      	mov	r2, r6
 800e7ea:	463b      	mov	r3, r7
 800e7ec:	f7f1 ff04 	bl	80005f8 <__aeabi_dmul>
 800e7f0:	a359      	add	r3, pc, #356	@ (adr r3, 800e958 <atan+0x2f8>)
 800e7f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7f6:	f7f1 fd47 	bl	8000288 <__aeabi_dsub>
 800e7fa:	4632      	mov	r2, r6
 800e7fc:	463b      	mov	r3, r7
 800e7fe:	f7f1 fefb 	bl	80005f8 <__aeabi_dmul>
 800e802:	4602      	mov	r2, r0
 800e804:	460b      	mov	r3, r1
 800e806:	4640      	mov	r0, r8
 800e808:	4649      	mov	r1, r9
 800e80a:	f7f1 fd3f 	bl	800028c <__adddf3>
 800e80e:	4622      	mov	r2, r4
 800e810:	462b      	mov	r3, r5
 800e812:	f7f1 fef1 	bl	80005f8 <__aeabi_dmul>
 800e816:	f1ba 3fff 	cmp.w	sl, #4294967295
 800e81a:	4602      	mov	r2, r0
 800e81c:	460b      	mov	r3, r1
 800e81e:	d148      	bne.n	800e8b2 <atan+0x252>
 800e820:	4620      	mov	r0, r4
 800e822:	4629      	mov	r1, r5
 800e824:	f7f1 fd30 	bl	8000288 <__aeabi_dsub>
 800e828:	e72f      	b.n	800e68a <atan+0x2a>
 800e82a:	4b52      	ldr	r3, [pc, #328]	@ (800e974 <atan+0x314>)
 800e82c:	2200      	movs	r2, #0
 800e82e:	4620      	mov	r0, r4
 800e830:	4629      	mov	r1, r5
 800e832:	f7f1 fd29 	bl	8000288 <__aeabi_dsub>
 800e836:	4b4f      	ldr	r3, [pc, #316]	@ (800e974 <atan+0x314>)
 800e838:	4606      	mov	r6, r0
 800e83a:	460f      	mov	r7, r1
 800e83c:	2200      	movs	r2, #0
 800e83e:	4620      	mov	r0, r4
 800e840:	4629      	mov	r1, r5
 800e842:	f7f1 fd23 	bl	800028c <__adddf3>
 800e846:	4602      	mov	r2, r0
 800e848:	460b      	mov	r3, r1
 800e84a:	4630      	mov	r0, r6
 800e84c:	4639      	mov	r1, r7
 800e84e:	f7f1 fffd 	bl	800084c <__aeabi_ddiv>
 800e852:	f04f 0a01 	mov.w	sl, #1
 800e856:	4604      	mov	r4, r0
 800e858:	460d      	mov	r5, r1
 800e85a:	e765      	b.n	800e728 <atan+0xc8>
 800e85c:	4b47      	ldr	r3, [pc, #284]	@ (800e97c <atan+0x31c>)
 800e85e:	429e      	cmp	r6, r3
 800e860:	d21c      	bcs.n	800e89c <atan+0x23c>
 800e862:	4b47      	ldr	r3, [pc, #284]	@ (800e980 <atan+0x320>)
 800e864:	2200      	movs	r2, #0
 800e866:	4620      	mov	r0, r4
 800e868:	4629      	mov	r1, r5
 800e86a:	f7f1 fd0d 	bl	8000288 <__aeabi_dsub>
 800e86e:	4b44      	ldr	r3, [pc, #272]	@ (800e980 <atan+0x320>)
 800e870:	4606      	mov	r6, r0
 800e872:	460f      	mov	r7, r1
 800e874:	2200      	movs	r2, #0
 800e876:	4620      	mov	r0, r4
 800e878:	4629      	mov	r1, r5
 800e87a:	f7f1 febd 	bl	80005f8 <__aeabi_dmul>
 800e87e:	4b3d      	ldr	r3, [pc, #244]	@ (800e974 <atan+0x314>)
 800e880:	2200      	movs	r2, #0
 800e882:	f7f1 fd03 	bl	800028c <__adddf3>
 800e886:	4602      	mov	r2, r0
 800e888:	460b      	mov	r3, r1
 800e88a:	4630      	mov	r0, r6
 800e88c:	4639      	mov	r1, r7
 800e88e:	f7f1 ffdd 	bl	800084c <__aeabi_ddiv>
 800e892:	f04f 0a02 	mov.w	sl, #2
 800e896:	4604      	mov	r4, r0
 800e898:	460d      	mov	r5, r1
 800e89a:	e745      	b.n	800e728 <atan+0xc8>
 800e89c:	4622      	mov	r2, r4
 800e89e:	462b      	mov	r3, r5
 800e8a0:	4938      	ldr	r1, [pc, #224]	@ (800e984 <atan+0x324>)
 800e8a2:	2000      	movs	r0, #0
 800e8a4:	f7f1 ffd2 	bl	800084c <__aeabi_ddiv>
 800e8a8:	f04f 0a03 	mov.w	sl, #3
 800e8ac:	4604      	mov	r4, r0
 800e8ae:	460d      	mov	r5, r1
 800e8b0:	e73a      	b.n	800e728 <atan+0xc8>
 800e8b2:	4b35      	ldr	r3, [pc, #212]	@ (800e988 <atan+0x328>)
 800e8b4:	4e35      	ldr	r6, [pc, #212]	@ (800e98c <atan+0x32c>)
 800e8b6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800e8ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8be:	f7f1 fce3 	bl	8000288 <__aeabi_dsub>
 800e8c2:	4622      	mov	r2, r4
 800e8c4:	462b      	mov	r3, r5
 800e8c6:	f7f1 fcdf 	bl	8000288 <__aeabi_dsub>
 800e8ca:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800e8ce:	4602      	mov	r2, r0
 800e8d0:	460b      	mov	r3, r1
 800e8d2:	e9d6 0100 	ldrd	r0, r1, [r6]
 800e8d6:	f7f1 fcd7 	bl	8000288 <__aeabi_dsub>
 800e8da:	f1bb 0f00 	cmp.w	fp, #0
 800e8de:	4604      	mov	r4, r0
 800e8e0:	460d      	mov	r5, r1
 800e8e2:	f6bf aedc 	bge.w	800e69e <atan+0x3e>
 800e8e6:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e8ea:	461d      	mov	r5, r3
 800e8ec:	e6d7      	b.n	800e69e <atan+0x3e>
 800e8ee:	a51c      	add	r5, pc, #112	@ (adr r5, 800e960 <atan+0x300>)
 800e8f0:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e8f4:	e6d3      	b.n	800e69e <atan+0x3e>
 800e8f6:	bf00      	nop
 800e8f8:	54442d18 	.word	0x54442d18
 800e8fc:	3ff921fb 	.word	0x3ff921fb
 800e900:	8800759c 	.word	0x8800759c
 800e904:	7e37e43c 	.word	0x7e37e43c
 800e908:	e322da11 	.word	0xe322da11
 800e90c:	3f90ad3a 	.word	0x3f90ad3a
 800e910:	24760deb 	.word	0x24760deb
 800e914:	3fa97b4b 	.word	0x3fa97b4b
 800e918:	a0d03d51 	.word	0xa0d03d51
 800e91c:	3fb10d66 	.word	0x3fb10d66
 800e920:	c54c206e 	.word	0xc54c206e
 800e924:	3fb745cd 	.word	0x3fb745cd
 800e928:	920083ff 	.word	0x920083ff
 800e92c:	3fc24924 	.word	0x3fc24924
 800e930:	5555550d 	.word	0x5555550d
 800e934:	3fd55555 	.word	0x3fd55555
 800e938:	2c6a6c2f 	.word	0x2c6a6c2f
 800e93c:	bfa2b444 	.word	0xbfa2b444
 800e940:	52defd9a 	.word	0x52defd9a
 800e944:	3fadde2d 	.word	0x3fadde2d
 800e948:	af749a6d 	.word	0xaf749a6d
 800e94c:	3fb3b0f2 	.word	0x3fb3b0f2
 800e950:	fe231671 	.word	0xfe231671
 800e954:	3fbc71c6 	.word	0x3fbc71c6
 800e958:	9998ebc4 	.word	0x9998ebc4
 800e95c:	3fc99999 	.word	0x3fc99999
 800e960:	54442d18 	.word	0x54442d18
 800e964:	bff921fb 	.word	0xbff921fb
 800e968:	440fffff 	.word	0x440fffff
 800e96c:	7ff00000 	.word	0x7ff00000
 800e970:	3fdbffff 	.word	0x3fdbffff
 800e974:	3ff00000 	.word	0x3ff00000
 800e978:	3ff2ffff 	.word	0x3ff2ffff
 800e97c:	40038000 	.word	0x40038000
 800e980:	3ff80000 	.word	0x3ff80000
 800e984:	bff00000 	.word	0xbff00000
 800e988:	0800fd30 	.word	0x0800fd30
 800e98c:	0800fd50 	.word	0x0800fd50

0800e990 <__ieee754_sqrt>:
 800e990:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e994:	4a66      	ldr	r2, [pc, #408]	@ (800eb30 <__ieee754_sqrt+0x1a0>)
 800e996:	ec55 4b10 	vmov	r4, r5, d0
 800e99a:	43aa      	bics	r2, r5
 800e99c:	462b      	mov	r3, r5
 800e99e:	4621      	mov	r1, r4
 800e9a0:	d110      	bne.n	800e9c4 <__ieee754_sqrt+0x34>
 800e9a2:	4622      	mov	r2, r4
 800e9a4:	4620      	mov	r0, r4
 800e9a6:	4629      	mov	r1, r5
 800e9a8:	f7f1 fe26 	bl	80005f8 <__aeabi_dmul>
 800e9ac:	4602      	mov	r2, r0
 800e9ae:	460b      	mov	r3, r1
 800e9b0:	4620      	mov	r0, r4
 800e9b2:	4629      	mov	r1, r5
 800e9b4:	f7f1 fc6a 	bl	800028c <__adddf3>
 800e9b8:	4604      	mov	r4, r0
 800e9ba:	460d      	mov	r5, r1
 800e9bc:	ec45 4b10 	vmov	d0, r4, r5
 800e9c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9c4:	2d00      	cmp	r5, #0
 800e9c6:	dc0e      	bgt.n	800e9e6 <__ieee754_sqrt+0x56>
 800e9c8:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800e9cc:	4322      	orrs	r2, r4
 800e9ce:	d0f5      	beq.n	800e9bc <__ieee754_sqrt+0x2c>
 800e9d0:	b19d      	cbz	r5, 800e9fa <__ieee754_sqrt+0x6a>
 800e9d2:	4622      	mov	r2, r4
 800e9d4:	4620      	mov	r0, r4
 800e9d6:	4629      	mov	r1, r5
 800e9d8:	f7f1 fc56 	bl	8000288 <__aeabi_dsub>
 800e9dc:	4602      	mov	r2, r0
 800e9de:	460b      	mov	r3, r1
 800e9e0:	f7f1 ff34 	bl	800084c <__aeabi_ddiv>
 800e9e4:	e7e8      	b.n	800e9b8 <__ieee754_sqrt+0x28>
 800e9e6:	152a      	asrs	r2, r5, #20
 800e9e8:	d115      	bne.n	800ea16 <__ieee754_sqrt+0x86>
 800e9ea:	2000      	movs	r0, #0
 800e9ec:	e009      	b.n	800ea02 <__ieee754_sqrt+0x72>
 800e9ee:	0acb      	lsrs	r3, r1, #11
 800e9f0:	3a15      	subs	r2, #21
 800e9f2:	0549      	lsls	r1, r1, #21
 800e9f4:	2b00      	cmp	r3, #0
 800e9f6:	d0fa      	beq.n	800e9ee <__ieee754_sqrt+0x5e>
 800e9f8:	e7f7      	b.n	800e9ea <__ieee754_sqrt+0x5a>
 800e9fa:	462a      	mov	r2, r5
 800e9fc:	e7fa      	b.n	800e9f4 <__ieee754_sqrt+0x64>
 800e9fe:	005b      	lsls	r3, r3, #1
 800ea00:	3001      	adds	r0, #1
 800ea02:	02dc      	lsls	r4, r3, #11
 800ea04:	d5fb      	bpl.n	800e9fe <__ieee754_sqrt+0x6e>
 800ea06:	1e44      	subs	r4, r0, #1
 800ea08:	1b12      	subs	r2, r2, r4
 800ea0a:	f1c0 0420 	rsb	r4, r0, #32
 800ea0e:	fa21 f404 	lsr.w	r4, r1, r4
 800ea12:	4323      	orrs	r3, r4
 800ea14:	4081      	lsls	r1, r0
 800ea16:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ea1a:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800ea1e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ea22:	07d2      	lsls	r2, r2, #31
 800ea24:	bf5c      	itt	pl
 800ea26:	005b      	lslpl	r3, r3, #1
 800ea28:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800ea2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ea30:	bf58      	it	pl
 800ea32:	0049      	lslpl	r1, r1, #1
 800ea34:	2600      	movs	r6, #0
 800ea36:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800ea3a:	107f      	asrs	r7, r7, #1
 800ea3c:	0049      	lsls	r1, r1, #1
 800ea3e:	2016      	movs	r0, #22
 800ea40:	4632      	mov	r2, r6
 800ea42:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800ea46:	1915      	adds	r5, r2, r4
 800ea48:	429d      	cmp	r5, r3
 800ea4a:	bfde      	ittt	le
 800ea4c:	192a      	addle	r2, r5, r4
 800ea4e:	1b5b      	suble	r3, r3, r5
 800ea50:	1936      	addle	r6, r6, r4
 800ea52:	0fcd      	lsrs	r5, r1, #31
 800ea54:	3801      	subs	r0, #1
 800ea56:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800ea5a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800ea5e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800ea62:	d1f0      	bne.n	800ea46 <__ieee754_sqrt+0xb6>
 800ea64:	4605      	mov	r5, r0
 800ea66:	2420      	movs	r4, #32
 800ea68:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800ea6c:	4293      	cmp	r3, r2
 800ea6e:	eb0c 0e00 	add.w	lr, ip, r0
 800ea72:	dc02      	bgt.n	800ea7a <__ieee754_sqrt+0xea>
 800ea74:	d113      	bne.n	800ea9e <__ieee754_sqrt+0x10e>
 800ea76:	458e      	cmp	lr, r1
 800ea78:	d811      	bhi.n	800ea9e <__ieee754_sqrt+0x10e>
 800ea7a:	f1be 0f00 	cmp.w	lr, #0
 800ea7e:	eb0e 000c 	add.w	r0, lr, ip
 800ea82:	da3f      	bge.n	800eb04 <__ieee754_sqrt+0x174>
 800ea84:	2800      	cmp	r0, #0
 800ea86:	db3d      	blt.n	800eb04 <__ieee754_sqrt+0x174>
 800ea88:	f102 0801 	add.w	r8, r2, #1
 800ea8c:	1a9b      	subs	r3, r3, r2
 800ea8e:	458e      	cmp	lr, r1
 800ea90:	bf88      	it	hi
 800ea92:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800ea96:	eba1 010e 	sub.w	r1, r1, lr
 800ea9a:	4465      	add	r5, ip
 800ea9c:	4642      	mov	r2, r8
 800ea9e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800eaa2:	3c01      	subs	r4, #1
 800eaa4:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800eaa8:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800eaac:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800eab0:	d1dc      	bne.n	800ea6c <__ieee754_sqrt+0xdc>
 800eab2:	4319      	orrs	r1, r3
 800eab4:	d01b      	beq.n	800eaee <__ieee754_sqrt+0x15e>
 800eab6:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800eb34 <__ieee754_sqrt+0x1a4>
 800eaba:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800eb38 <__ieee754_sqrt+0x1a8>
 800eabe:	e9da 0100 	ldrd	r0, r1, [sl]
 800eac2:	e9db 2300 	ldrd	r2, r3, [fp]
 800eac6:	f7f1 fbdf 	bl	8000288 <__aeabi_dsub>
 800eaca:	e9da 8900 	ldrd	r8, r9, [sl]
 800eace:	4602      	mov	r2, r0
 800ead0:	460b      	mov	r3, r1
 800ead2:	4640      	mov	r0, r8
 800ead4:	4649      	mov	r1, r9
 800ead6:	f7f2 f80b 	bl	8000af0 <__aeabi_dcmple>
 800eada:	b140      	cbz	r0, 800eaee <__ieee754_sqrt+0x15e>
 800eadc:	f1b5 3fff 	cmp.w	r5, #4294967295
 800eae0:	e9da 0100 	ldrd	r0, r1, [sl]
 800eae4:	e9db 2300 	ldrd	r2, r3, [fp]
 800eae8:	d10e      	bne.n	800eb08 <__ieee754_sqrt+0x178>
 800eaea:	3601      	adds	r6, #1
 800eaec:	4625      	mov	r5, r4
 800eaee:	1073      	asrs	r3, r6, #1
 800eaf0:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800eaf4:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800eaf8:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800eafc:	086b      	lsrs	r3, r5, #1
 800eafe:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800eb02:	e759      	b.n	800e9b8 <__ieee754_sqrt+0x28>
 800eb04:	4690      	mov	r8, r2
 800eb06:	e7c1      	b.n	800ea8c <__ieee754_sqrt+0xfc>
 800eb08:	f7f1 fbc0 	bl	800028c <__adddf3>
 800eb0c:	e9da 8900 	ldrd	r8, r9, [sl]
 800eb10:	4602      	mov	r2, r0
 800eb12:	460b      	mov	r3, r1
 800eb14:	4640      	mov	r0, r8
 800eb16:	4649      	mov	r1, r9
 800eb18:	f7f1 ffe0 	bl	8000adc <__aeabi_dcmplt>
 800eb1c:	b120      	cbz	r0, 800eb28 <__ieee754_sqrt+0x198>
 800eb1e:	1cab      	adds	r3, r5, #2
 800eb20:	bf08      	it	eq
 800eb22:	3601      	addeq	r6, #1
 800eb24:	3502      	adds	r5, #2
 800eb26:	e7e2      	b.n	800eaee <__ieee754_sqrt+0x15e>
 800eb28:	1c6b      	adds	r3, r5, #1
 800eb2a:	f023 0501 	bic.w	r5, r3, #1
 800eb2e:	e7de      	b.n	800eaee <__ieee754_sqrt+0x15e>
 800eb30:	7ff00000 	.word	0x7ff00000
 800eb34:	0800fd78 	.word	0x0800fd78
 800eb38:	0800fd70 	.word	0x0800fd70

0800eb3c <_init>:
 800eb3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb3e:	bf00      	nop
 800eb40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eb42:	bc08      	pop	{r3}
 800eb44:	469e      	mov	lr, r3
 800eb46:	4770      	bx	lr

0800eb48 <_fini>:
 800eb48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb4a:	bf00      	nop
 800eb4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eb4e:	bc08      	pop	{r3}
 800eb50:	469e      	mov	lr, r3
 800eb52:	4770      	bx	lr
