Protel Design System Design Rule Check
PCB File : C:\Users\Boning-Dell\Documents\Projects\LED Cube\PCB\LEDCUBE.PcbDoc
Date     : 2/9/2017
Time     : 12:54:45 AM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3.1mm > 2.54mm) Pad Free-0(10mm,4mm) on Multi-Layer Actual Hole Size = 3.1mm
   Violation between Hole Size Constraint: (3.1mm > 2.54mm) Pad Free-0(140mm,4mm) on Multi-Layer Actual Hole Size = 3.1mm
   Violation between Hole Size Constraint: (3.1mm > 2.54mm) Pad Free-0(10mm,146mm) on Multi-Layer Actual Hole Size = 3.1mm
   Violation between Hole Size Constraint: (3.1mm > 2.54mm) Pad Free-0(140.335mm,146.177mm) on Multi-Layer Actual Hole Size = 3.1mm
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Arc (145.044mm,6.201mm) on Top Overlay And Pad A1-1(145mm,5mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (105.156mm,20.718mm)(105.156mm,38.718mm) on Top Overlay And Pad A1-11(105mm,25mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (144.157mm,43.93mm)(144.157mm,55.13mm) on Top Overlay And Pad A1-17(145mm,45mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (105.156mm,60.723mm)(105.156mm,78.723mm) on Top Overlay And Pad A1-27(105mm,65mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (145.243mm,90.075mm)(145.243mm,121.575mm) on Top Overlay And Pad A1-41(145mm,105mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (101.864mm,105.802mm)(122.164mm,105.802mm) on Top Overlay And Pad A1-43(105mm,105mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "Q1" (16.002mm,6.35mm) on Top Overlay And Pad A2-1(15mm,8mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "Q2" (36.002mm,6.35mm) on Top Overlay And Pad A2-2(35mm,8mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (144.157mm,43.93mm)(144.157mm,55.13mm) on Top Overlay And Pad S1-2(144.907mm,52.07mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (144.157mm,43.93mm)(144.157mm,55.13mm) on Top Overlay And Pad S1-1(144.907mm,46.99mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (132.957mm,43.93mm)(132.957mm,55.13mm) on Top Overlay And Pad S1-2(132.207mm,52.07mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (132.957mm,43.93mm)(132.957mm,55.13mm) on Top Overlay And Pad S1-1(132.207mm,46.99mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (131.826mm,14.097mm)(131.826mm,14.859mm) on Top Overlay And Pad JP8-2(132.461mm,14.339mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (133.096mm,14.097mm)(133.096mm,14.859mm) on Top Overlay And Pad JP8-2(132.461mm,14.339mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (131.826mm,14.859mm)(133.096mm,14.859mm) on Top Overlay And Pad JP8-2(132.461mm,14.339mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (131.826mm,12.319mm)(131.826mm,13.081mm) on Top Overlay And Pad JP8-1(132.461mm,12.839mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (133.096mm,12.319mm)(133.096mm,13.081mm) on Top Overlay And Pad JP8-1(132.461mm,12.839mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (131.826mm,12.319mm)(133.096mm,12.319mm) on Top Overlay And Pad JP8-1(132.461mm,12.839mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (131.318mm,85.979mm)(131.318mm,86.741mm) on Top Overlay And Pad JP10-2(131.953mm,86.499mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (132.588mm,85.979mm)(132.588mm,86.741mm) on Top Overlay And Pad JP10-2(131.953mm,86.499mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (131.318mm,85.979mm)(132.588mm,85.979mm) on Top Overlay And Pad JP10-2(131.953mm,86.499mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (131.318mm,87.757mm)(131.318mm,88.519mm) on Top Overlay And Pad JP10-1(131.953mm,87.999mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (132.588mm,87.757mm)(132.588mm,88.519mm) on Top Overlay And Pad JP10-1(131.953mm,87.999mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (131.318mm,88.519mm)(132.588mm,88.519mm) on Top Overlay And Pad JP10-1(131.953mm,87.999mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (133.858mm,85.979mm)(133.858mm,86.741mm) on Top Overlay And Pad JP11-2(134.493mm,86.499mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (135.128mm,85.979mm)(135.128mm,86.741mm) on Top Overlay And Pad JP11-2(134.493mm,86.499mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (133.858mm,85.979mm)(135.128mm,85.979mm) on Top Overlay And Pad JP11-2(134.493mm,86.499mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (133.858mm,87.757mm)(133.858mm,88.519mm) on Top Overlay And Pad JP11-1(134.493mm,87.999mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (135.128mm,87.757mm)(135.128mm,88.519mm) on Top Overlay And Pad JP11-1(134.493mm,87.999mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (133.858mm,88.519mm)(135.128mm,88.519mm) on Top Overlay And Pad JP11-1(134.493mm,87.999mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (122.174mm,71.247mm)(122.936mm,71.247mm) on Top Overlay And Pad R03-2(122.694mm,71.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (122.174mm,72.517mm)(122.936mm,72.517mm) on Top Overlay And Pad R03-2(122.694mm,71.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (122.174mm,71.247mm)(122.174mm,72.517mm) on Top Overlay And Pad R03-2(122.694mm,71.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (124.714mm,71.247mm)(124.714mm,72.517mm) on Top Overlay And Pad R03-1(124.194mm,71.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (123.952mm,71.247mm)(124.714mm,71.247mm) on Top Overlay And Pad R03-1(124.194mm,71.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (123.952mm,72.517mm)(124.714mm,72.517mm) on Top Overlay And Pad R03-1(124.194mm,71.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (122.174mm,73.533mm)(122.936mm,73.533mm) on Top Overlay And Pad R04-2(122.694mm,74.168mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (122.174mm,74.803mm)(122.936mm,74.803mm) on Top Overlay And Pad R04-2(122.694mm,74.168mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (122.174mm,73.533mm)(122.174mm,74.803mm) on Top Overlay And Pad R04-2(122.694mm,74.168mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (124.714mm,73.533mm)(124.714mm,74.803mm) on Top Overlay And Pad R04-1(124.194mm,74.168mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (123.952mm,73.533mm)(124.714mm,73.533mm) on Top Overlay And Pad R04-1(124.194mm,74.168mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (123.952mm,74.803mm)(124.714mm,74.803mm) on Top Overlay And Pad R04-1(124.194mm,74.168mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "Rl5" (100.193mm,8.202mm) on Top Overlay And Pad Q5-1(100.044mm,7.051mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "Rl4" (80.193mm,8.075mm) on Top Overlay And Pad Q4-1(80.044mm,7.051mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (101.727mm,15.367mm)(101.727mm,16.637mm) on Top Overlay And Pad R02-2(101.207mm,16.002mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (100.965mm,15.367mm)(101.727mm,15.367mm) on Top Overlay And Pad R02-2(101.207mm,16.002mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (100.965mm,16.637mm)(101.727mm,16.637mm) on Top Overlay And Pad R02-2(101.207mm,16.002mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (99.187mm,15.367mm)(99.187mm,16.637mm) on Top Overlay And Pad R02-1(99.707mm,16.002mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (99.187mm,15.367mm)(99.949mm,15.367mm) on Top Overlay And Pad R02-1(99.707mm,16.002mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (99.187mm,16.637mm)(99.949mm,16.637mm) on Top Overlay And Pad R02-1(99.707mm,16.002mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (146.717mm,9.726mm)(147.987mm,9.726mm) on Top Overlay And Pad Rl8-2(147.352mm,9.206mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (147.987mm,8.964mm)(147.987mm,9.726mm) on Top Overlay And Pad Rl8-2(147.352mm,9.206mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (146.717mm,8.964mm)(146.717mm,9.726mm) on Top Overlay And Pad Rl8-2(147.352mm,9.206mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (147.987mm,7.186mm)(147.987mm,7.948mm) on Top Overlay And Pad Rl8-1(147.352mm,7.706mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (146.717mm,7.186mm)(146.717mm,7.948mm) on Top Overlay And Pad Rl8-1(147.352mm,7.706mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (146.717mm,7.186mm)(147.987mm,7.186mm) on Top Overlay And Pad Rl8-1(147.352mm,7.706mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (147.955mm,14.298mm)(147.955mm,15.06mm) on Top Overlay And Pad Rl7-2(147.32mm,14.54mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (146.685mm,14.298mm)(146.685mm,15.06mm) on Top Overlay And Pad Rl7-2(147.32mm,14.54mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (146.685mm,15.06mm)(147.955mm,15.06mm) on Top Overlay And Pad Rl7-2(147.32mm,14.54mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (146.685mm,12.52mm)(147.955mm,12.52mm) on Top Overlay And Pad Rl7-1(147.32mm,13.04mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (147.955mm,12.52mm)(147.955mm,13.282mm) on Top Overlay And Pad Rl7-1(147.32mm,13.04mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (146.685mm,12.52mm)(146.685mm,13.282mm) on Top Overlay And Pad Rl7-1(147.32mm,13.04mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (121.717mm,8.964mm)(121.717mm,9.726mm) on Top Overlay And Pad Rl6-2(122.352mm,9.206mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (122.987mm,8.964mm)(122.987mm,9.726mm) on Top Overlay And Pad Rl6-2(122.352mm,9.206mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (121.717mm,9.726mm)(122.987mm,9.726mm) on Top Overlay And Pad Rl6-2(122.352mm,9.206mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (121.717mm,7.186mm)(121.717mm,7.948mm) on Top Overlay And Pad Rl6-1(122.352mm,7.706mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (122.987mm,7.186mm)(122.987mm,7.948mm) on Top Overlay And Pad Rl6-1(122.352mm,7.706mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (121.717mm,7.186mm)(122.987mm,7.186mm) on Top Overlay And Pad Rl6-1(122.352mm,7.706mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (101.854mm,5.715mm)(101.854mm,6.477mm) on Top Overlay And Pad Rl5-2(102.489mm,6.235mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (103.124mm,5.715mm)(103.124mm,6.477mm) on Top Overlay And Pad Rl5-2(102.489mm,6.235mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (101.854mm,5.715mm)(103.124mm,5.715mm) on Top Overlay And Pad Rl5-2(102.489mm,6.235mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "Q5" (102.743mm,4.953mm) on Top Overlay And Pad Rl5-2(102.489mm,6.235mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (101.854mm,7.493mm)(101.854mm,8.255mm) on Top Overlay And Pad Rl5-1(102.489mm,7.735mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (103.124mm,7.493mm)(103.124mm,8.255mm) on Top Overlay And Pad Rl5-1(102.489mm,7.735mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (101.854mm,8.255mm)(103.124mm,8.255mm) on Top Overlay And Pad Rl5-1(102.489mm,7.735mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (81.788mm,5.588mm)(81.788mm,6.35mm) on Top Overlay And Pad Rl4-2(82.423mm,6.108mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (83.058mm,5.588mm)(83.058mm,6.35mm) on Top Overlay And Pad Rl4-2(82.423mm,6.108mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (81.788mm,5.588mm)(83.058mm,5.588mm) on Top Overlay And Pad Rl4-2(82.423mm,6.108mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "Q4" (82.804mm,4.953mm) on Top Overlay And Pad Rl4-2(82.423mm,6.108mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (81.788mm,7.366mm)(81.788mm,8.128mm) on Top Overlay And Pad Rl4-1(82.423mm,7.608mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (83.058mm,7.366mm)(83.058mm,8.128mm) on Top Overlay And Pad Rl4-1(82.423mm,7.608mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (81.788mm,8.128mm)(83.058mm,8.128mm) on Top Overlay And Pad Rl4-1(82.423mm,7.608mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (61.722mm,5.588mm)(61.722mm,6.35mm) on Top Overlay And Pad Rl3-2(62.357mm,6.108mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (62.992mm,5.588mm)(62.992mm,6.35mm) on Top Overlay And Pad Rl3-2(62.357mm,6.108mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (61.722mm,5.588mm)(62.992mm,5.588mm) on Top Overlay And Pad Rl3-2(62.357mm,6.108mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "Q3" (62.738mm,4.826mm) on Top Overlay And Pad Rl3-2(62.357mm,6.108mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (61.722mm,7.366mm)(61.722mm,8.128mm) on Top Overlay And Pad Rl3-1(62.357mm,7.608mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (62.992mm,7.366mm)(62.992mm,8.128mm) on Top Overlay And Pad Rl3-1(62.357mm,7.608mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (61.722mm,8.128mm)(62.992mm,8.128mm) on Top Overlay And Pad Rl3-1(62.357mm,7.608mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "Rl3" (60.071mm,8.128mm) on Top Overlay And Pad Q3-1(60.044mm,7.051mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "Rl2" (40.447mm,8.075mm) on Top Overlay And Pad Q2-1(40.044mm,7.051mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (41.783mm,5.588mm)(41.783mm,6.35mm) on Top Overlay And Pad Rl2-2(42.418mm,6.108mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (43.053mm,5.588mm)(43.053mm,6.35mm) on Top Overlay And Pad Rl2-2(42.418mm,6.108mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (41.783mm,5.588mm)(43.053mm,5.588mm) on Top Overlay And Pad Rl2-2(42.418mm,6.108mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (41.783mm,7.366mm)(41.783mm,8.128mm) on Top Overlay And Pad Rl2-1(42.418mm,7.608mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (43.053mm,7.366mm)(43.053mm,8.128mm) on Top Overlay And Pad Rl2-1(42.418mm,7.608mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (41.783mm,8.128mm)(43.053mm,8.128mm) on Top Overlay And Pad Rl2-1(42.418mm,7.608mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "Rl1" (20.066mm,8.173mm) on Top Overlay And Pad Q1-1(20.044mm,7.051mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (21.717mm,5.686mm)(21.717mm,6.448mm) on Top Overlay And Pad Rl1-2(22.352mm,6.206mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (22.987mm,5.686mm)(22.987mm,6.448mm) on Top Overlay And Pad Rl1-2(22.352mm,6.206mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (21.717mm,5.686mm)(22.987mm,5.686mm) on Top Overlay And Pad Rl1-2(22.352mm,6.206mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (21.717mm,7.464mm)(21.717mm,8.226mm) on Top Overlay And Pad Rl1-1(22.352mm,7.706mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (22.987mm,7.464mm)(22.987mm,8.226mm) on Top Overlay And Pad Rl1-1(22.352mm,7.706mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (21.717mm,8.226mm)(22.987mm,8.226mm) on Top Overlay And Pad Rl1-1(22.352mm,7.706mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (43.789mm,61.516mm)(44.551mm,61.516mm) on Top Overlay And Pad R25-2(44.309mm,60.881mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (43.789mm,60.246mm)(44.551mm,60.246mm) on Top Overlay And Pad R25-2(44.309mm,60.881mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (43.789mm,60.246mm)(43.789mm,61.516mm) on Top Overlay And Pad R25-2(44.309mm,60.881mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (45.567mm,61.516mm)(46.329mm,61.516mm) on Top Overlay And Pad R25-1(45.809mm,60.881mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (45.567mm,60.246mm)(46.329mm,60.246mm) on Top Overlay And Pad R25-1(45.809mm,60.881mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (46.329mm,60.246mm)(46.329mm,61.516mm) on Top Overlay And Pad R25-1(45.809mm,60.881mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (83.82mm,140.335mm)(84.582mm,140.335mm) on Top Overlay And Pad R49-2(84.34mm,140.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (83.82mm,141.605mm)(84.582mm,141.605mm) on Top Overlay And Pad R49-2(84.34mm,140.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (83.82mm,140.335mm)(83.82mm,141.605mm) on Top Overlay And Pad R49-2(84.34mm,140.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (85.598mm,140.335mm)(86.36mm,140.335mm) on Top Overlay And Pad R49-1(85.84mm,140.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (85.598mm,141.605mm)(86.36mm,141.605mm) on Top Overlay And Pad R49-1(85.84mm,140.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (86.36mm,140.335mm)(86.36mm,141.605mm) on Top Overlay And Pad R49-1(85.84mm,140.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (43.815mm,100.251mm)(44.577mm,100.251mm) on Top Overlay And Pad R41-2(44.335mm,100.886mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (43.815mm,101.521mm)(44.577mm,101.521mm) on Top Overlay And Pad R41-2(44.335mm,100.886mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (43.815mm,100.251mm)(43.815mm,101.521mm) on Top Overlay And Pad R41-2(44.335mm,100.886mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (45.593mm,100.251mm)(46.355mm,100.251mm) on Top Overlay And Pad R41-1(45.835mm,100.886mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (45.593mm,101.521mm)(46.355mm,101.521mm) on Top Overlay And Pad R41-1(45.835mm,100.886mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (46.355mm,100.251mm)(46.355mm,101.521mm) on Top Overlay And Pad R41-1(45.835mm,100.886mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (83.807mm,100.251mm)(84.569mm,100.251mm) on Top Overlay And Pad R33-2(84.327mm,100.886mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (83.807mm,101.521mm)(84.569mm,101.521mm) on Top Overlay And Pad R33-2(84.327mm,100.886mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (83.807mm,100.251mm)(83.807mm,101.521mm) on Top Overlay And Pad R33-2(84.327mm,100.886mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (85.585mm,100.251mm)(86.347mm,100.251mm) on Top Overlay And Pad R33-1(85.827mm,100.886mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (85.585mm,101.521mm)(86.347mm,101.521mm) on Top Overlay And Pad R33-1(85.827mm,100.886mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (86.347mm,100.251mm)(86.347mm,101.521mm) on Top Overlay And Pad R33-1(85.827mm,100.886mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (133.858mm,14.097mm)(133.858mm,14.859mm) on Top Overlay And Pad R0-2(134.493mm,14.339mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (135.128mm,14.097mm)(135.128mm,14.859mm) on Top Overlay And Pad R0-2(134.493mm,14.339mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (133.858mm,14.859mm)(135.128mm,14.859mm) on Top Overlay And Pad R0-2(134.493mm,14.339mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (133.858mm,12.319mm)(133.858mm,13.081mm) on Top Overlay And Pad R0-1(134.493mm,12.839mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (135.128mm,12.319mm)(135.128mm,13.081mm) on Top Overlay And Pad R0-1(134.493mm,12.839mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (133.858mm,12.319mm)(135.128mm,12.319mm) on Top Overlay And Pad R0-1(134.493mm,12.839mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (123.571mm,14.097mm)(123.571mm,14.859mm) on Top Overlay And Pad JP4-2(124.206mm,14.339mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (124.841mm,14.097mm)(124.841mm,14.859mm) on Top Overlay And Pad JP4-2(124.206mm,14.339mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (123.571mm,14.859mm)(124.841mm,14.859mm) on Top Overlay And Pad JP4-2(124.206mm,14.339mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (123.571mm,12.319mm)(123.571mm,13.081mm) on Top Overlay And Pad JP4-1(124.206mm,12.839mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (124.841mm,12.319mm)(124.841mm,13.081mm) on Top Overlay And Pad JP4-1(124.206mm,12.839mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (123.571mm,12.319mm)(124.841mm,12.319mm) on Top Overlay And Pad JP4-1(124.206mm,12.839mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (129.286mm,14.097mm)(129.286mm,14.859mm) on Top Overlay And Pad JP3-2(129.921mm,14.339mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (130.556mm,14.097mm)(130.556mm,14.859mm) on Top Overlay And Pad JP3-2(129.921mm,14.339mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (129.286mm,14.859mm)(130.556mm,14.859mm) on Top Overlay And Pad JP3-2(129.921mm,14.339mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (129.286mm,12.319mm)(129.286mm,13.081mm) on Top Overlay And Pad JP3-1(129.921mm,12.839mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (130.556mm,12.319mm)(130.556mm,13.081mm) on Top Overlay And Pad JP3-1(129.921mm,12.839mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (129.286mm,12.319mm)(130.556mm,12.319mm) on Top Overlay And Pad JP3-1(129.921mm,12.839mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (125.476mm,14.097mm)(125.476mm,14.859mm) on Top Overlay And Pad JP2-2(126.111mm,14.339mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (126.746mm,14.097mm)(126.746mm,14.859mm) on Top Overlay And Pad JP2-2(126.111mm,14.339mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (125.476mm,14.859mm)(126.746mm,14.859mm) on Top Overlay And Pad JP2-2(126.111mm,14.339mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (125.476mm,12.319mm)(125.476mm,13.081mm) on Top Overlay And Pad JP2-1(126.111mm,12.839mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (126.746mm,12.319mm)(126.746mm,13.081mm) on Top Overlay And Pad JP2-1(126.111mm,12.839mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (125.476mm,12.319mm)(126.746mm,12.319mm) on Top Overlay And Pad JP2-1(126.111mm,12.839mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (127.381mm,14.097mm)(127.381mm,14.859mm) on Top Overlay And Pad JP1-2(128.016mm,14.339mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (128.651mm,14.097mm)(128.651mm,14.859mm) on Top Overlay And Pad JP1-2(128.016mm,14.339mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (127.381mm,14.859mm)(128.651mm,14.859mm) on Top Overlay And Pad JP1-2(128.016mm,14.339mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (127.381mm,12.319mm)(127.381mm,13.081mm) on Top Overlay And Pad JP1-1(128.016mm,12.839mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (128.651mm,12.319mm)(128.651mm,13.081mm) on Top Overlay And Pad JP1-1(128.016mm,12.839mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (127.381mm,12.319mm)(128.651mm,12.319mm) on Top Overlay And Pad JP1-1(128.016mm,12.839mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (107.569mm,86.233mm)(107.569mm,86.995mm) on Top Overlay And Pad JP12-2(108.204mm,86.753mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (108.839mm,86.233mm)(108.839mm,86.995mm) on Top Overlay And Pad JP12-2(108.204mm,86.753mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (107.569mm,86.233mm)(108.839mm,86.233mm) on Top Overlay And Pad JP12-2(108.204mm,86.753mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (107.569mm,88.011mm)(107.569mm,88.773mm) on Top Overlay And Pad JP12-1(108.204mm,88.253mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (108.839mm,88.011mm)(108.839mm,88.773mm) on Top Overlay And Pad JP12-1(108.204mm,88.253mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (107.569mm,88.773mm)(108.839mm,88.773mm) on Top Overlay And Pad JP12-1(108.204mm,88.253mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (110.109mm,86.233mm)(111.379mm,86.233mm) on Top Overlay And Pad JP13-2(110.744mm,86.753mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (110.109mm,86.233mm)(110.109mm,86.995mm) on Top Overlay And Pad JP13-2(110.744mm,86.753mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (111.379mm,86.233mm)(111.379mm,86.995mm) on Top Overlay And Pad JP13-2(110.744mm,86.753mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (110.109mm,88.773mm)(111.379mm,88.773mm) on Top Overlay And Pad JP13-1(110.744mm,88.253mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (110.109mm,88.011mm)(110.109mm,88.773mm) on Top Overlay And Pad JP13-1(110.744mm,88.253mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (111.379mm,88.011mm)(111.379mm,88.773mm) on Top Overlay And Pad JP13-1(110.744mm,88.253mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.724mm,51.673mm)(32.486mm,51.673mm) on Top Overlay And Pad R32-2(31.966mm,52.308mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.724mm,52.943mm)(32.486mm,52.943mm) on Top Overlay And Pad R32-2(31.966mm,52.308mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (32.486mm,51.673mm)(32.486mm,52.943mm) on Top Overlay And Pad R32-2(31.966mm,52.308mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (29.946mm,51.673mm)(29.946mm,52.943mm) on Top Overlay And Pad R32-1(30.466mm,52.308mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.946mm,51.673mm)(30.708mm,51.673mm) on Top Overlay And Pad R32-1(30.466mm,52.308mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.946mm,52.943mm)(30.708mm,52.943mm) on Top Overlay And Pad R32-1(30.466mm,52.308mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (83.794mm,20.241mm)(84.556mm,20.241mm) on Top Overlay And Pad R1-2(84.314mm,20.876mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (83.794mm,21.511mm)(84.556mm,21.511mm) on Top Overlay And Pad R1-2(84.314mm,20.876mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (83.794mm,20.241mm)(83.794mm,21.511mm) on Top Overlay And Pad R1-2(84.314mm,20.876mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (85.572mm,20.241mm)(86.334mm,20.241mm) on Top Overlay And Pad R1-1(85.814mm,20.876mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (85.572mm,21.511mm)(86.334mm,21.511mm) on Top Overlay And Pad R1-1(85.814mm,20.876mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (86.334mm,20.241mm)(86.334mm,21.511mm) on Top Overlay And Pad R1-1(85.814mm,20.876mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (100.838mm,28.956mm)(101.6mm,28.956mm) on Top Overlay And Pad JP7-2(101.08mm,29.591mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (100.838mm,30.226mm)(101.6mm,30.226mm) on Top Overlay And Pad JP7-2(101.08mm,29.591mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (101.6mm,28.956mm)(101.6mm,30.226mm) on Top Overlay And Pad JP7-2(101.08mm,29.591mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (99.06mm,28.956mm)(99.06mm,30.226mm) on Top Overlay And Pad JP7-1(99.58mm,29.591mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (99.06mm,28.956mm)(99.822mm,28.956mm) on Top Overlay And Pad JP7-1(99.58mm,29.591mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (99.06mm,30.226mm)(99.822mm,30.226mm) on Top Overlay And Pad JP7-1(99.58mm,29.591mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (100.838mm,26.67mm)(101.6mm,26.67mm) on Top Overlay And Pad JP5-2(101.08mm,26.035mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (100.838mm,25.4mm)(101.6mm,25.4mm) on Top Overlay And Pad JP5-2(101.08mm,26.035mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (101.6mm,25.4mm)(101.6mm,26.67mm) on Top Overlay And Pad JP5-2(101.08mm,26.035mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (99.06mm,25.4mm)(99.06mm,26.67mm) on Top Overlay And Pad JP5-1(99.58mm,26.035mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (99.06mm,26.67mm)(99.822mm,26.67mm) on Top Overlay And Pad JP5-1(99.58mm,26.035mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (99.06mm,25.4mm)(99.822mm,25.4mm) on Top Overlay And Pad JP5-1(99.58mm,26.035mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (100.838mm,27.178mm)(101.6mm,27.178mm) on Top Overlay And Pad JP6-2(101.08mm,27.813mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (100.838mm,28.448mm)(101.6mm,28.448mm) on Top Overlay And Pad JP6-2(101.08mm,27.813mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (101.6mm,27.178mm)(101.6mm,28.448mm) on Top Overlay And Pad JP6-2(101.08mm,27.813mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (99.06mm,27.178mm)(99.06mm,28.448mm) on Top Overlay And Pad JP6-1(99.58mm,27.813mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (99.06mm,27.178mm)(99.822mm,27.178mm) on Top Overlay And Pad JP6-1(99.58mm,27.813mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (99.06mm,28.448mm)(99.822mm,28.448mm) on Top Overlay And Pad JP6-1(99.58mm,27.813mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.75mm,131.635mm)(32.512mm,131.635mm) on Top Overlay And Pad R64-2(31.992mm,132.27mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.75mm,132.905mm)(32.512mm,132.905mm) on Top Overlay And Pad R64-2(31.992mm,132.27mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (32.512mm,131.635mm)(32.512mm,132.905mm) on Top Overlay And Pad R64-2(31.992mm,132.27mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (29.972mm,131.635mm)(29.972mm,132.905mm) on Top Overlay And Pad R64-1(30.492mm,132.27mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.972mm,131.635mm)(30.734mm,131.635mm) on Top Overlay And Pad R64-1(30.492mm,132.27mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.972mm,132.905mm)(30.734mm,132.905mm) on Top Overlay And Pad R64-1(30.492mm,132.27mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.75mm,133.413mm)(32.512mm,133.413mm) on Top Overlay And Pad R63-2(31.992mm,134.048mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.75mm,134.683mm)(32.512mm,134.683mm) on Top Overlay And Pad R63-2(31.992mm,134.048mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (32.512mm,133.413mm)(32.512mm,134.683mm) on Top Overlay And Pad R63-2(31.992mm,134.048mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (29.972mm,133.413mm)(29.972mm,134.683mm) on Top Overlay And Pad R63-1(30.492mm,134.048mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.972mm,133.413mm)(30.734mm,133.413mm) on Top Overlay And Pad R63-1(30.492mm,134.048mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.972mm,134.683mm)(30.734mm,134.683mm) on Top Overlay And Pad R63-1(30.492mm,134.048mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.75mm,136.461mm)(32.512mm,136.461mm) on Top Overlay And Pad R62-2(31.992mm,135.826mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.75mm,135.191mm)(32.512mm,135.191mm) on Top Overlay And Pad R62-2(31.992mm,135.826mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (32.512mm,135.191mm)(32.512mm,136.461mm) on Top Overlay And Pad R62-2(31.992mm,135.826mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (29.972mm,135.191mm)(29.972mm,136.461mm) on Top Overlay And Pad R62-1(30.492mm,135.826mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.972mm,136.461mm)(30.734mm,136.461mm) on Top Overlay And Pad R62-1(30.492mm,135.826mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.972mm,135.191mm)(30.734mm,135.191mm) on Top Overlay And Pad R62-1(30.492mm,135.826mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.75mm,136.969mm)(32.512mm,136.969mm) on Top Overlay And Pad R61-2(31.992mm,137.604mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.75mm,138.239mm)(32.512mm,138.239mm) on Top Overlay And Pad R61-2(31.992mm,137.604mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (32.512mm,136.969mm)(32.512mm,138.239mm) on Top Overlay And Pad R61-2(31.992mm,137.604mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (29.972mm,136.969mm)(29.972mm,138.239mm) on Top Overlay And Pad R61-1(30.492mm,137.604mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.972mm,136.969mm)(30.734mm,136.969mm) on Top Overlay And Pad R61-1(30.492mm,137.604mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.972mm,138.239mm)(30.734mm,138.239mm) on Top Overlay And Pad R61-1(30.492mm,137.604mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.75mm,138.747mm)(32.512mm,138.747mm) on Top Overlay And Pad R60-2(31.992mm,139.382mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.75mm,140.017mm)(32.512mm,140.017mm) on Top Overlay And Pad R60-2(31.992mm,139.382mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (32.512mm,138.747mm)(32.512mm,140.017mm) on Top Overlay And Pad R60-2(31.992mm,139.382mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (29.972mm,138.747mm)(29.972mm,140.017mm) on Top Overlay And Pad R60-1(30.492mm,139.382mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.972mm,138.747mm)(30.734mm,138.747mm) on Top Overlay And Pad R60-1(30.492mm,139.382mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.972mm,140.017mm)(30.734mm,140.017mm) on Top Overlay And Pad R60-1(30.492mm,139.382mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.75mm,140.525mm)(32.512mm,140.525mm) on Top Overlay And Pad R59-2(31.992mm,141.16mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.75mm,141.795mm)(32.512mm,141.795mm) on Top Overlay And Pad R59-2(31.992mm,141.16mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (32.512mm,140.525mm)(32.512mm,141.795mm) on Top Overlay And Pad R59-2(31.992mm,141.16mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (29.972mm,140.525mm)(29.972mm,141.795mm) on Top Overlay And Pad R59-1(30.492mm,141.16mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.972mm,140.525mm)(30.734mm,140.525mm) on Top Overlay And Pad R59-1(30.492mm,141.16mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.972mm,141.795mm)(30.734mm,141.795mm) on Top Overlay And Pad R59-1(30.492mm,141.16mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.75mm,142.303mm)(32.512mm,142.303mm) on Top Overlay And Pad R58-2(31.992mm,142.938mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.75mm,143.573mm)(32.512mm,143.573mm) on Top Overlay And Pad R58-2(31.992mm,142.938mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (32.512mm,142.303mm)(32.512mm,143.573mm) on Top Overlay And Pad R58-2(31.992mm,142.938mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (29.972mm,142.303mm)(29.972mm,143.573mm) on Top Overlay And Pad R58-1(30.492mm,142.938mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.972mm,142.303mm)(30.734mm,142.303mm) on Top Overlay And Pad R58-1(30.492mm,142.938mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.972mm,143.573mm)(30.734mm,143.573mm) on Top Overlay And Pad R58-1(30.492mm,142.938mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (43.815mm,140.335mm)(44.577mm,140.335mm) on Top Overlay And Pad R57-2(44.335mm,140.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (43.815mm,141.605mm)(44.577mm,141.605mm) on Top Overlay And Pad R57-2(44.335mm,140.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (43.815mm,140.335mm)(43.815mm,141.605mm) on Top Overlay And Pad R57-2(44.335mm,140.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (45.593mm,140.335mm)(46.355mm,140.335mm) on Top Overlay And Pad R57-1(45.835mm,140.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (45.593mm,141.605mm)(46.355mm,141.605mm) on Top Overlay And Pad R57-1(45.835mm,140.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (46.355mm,140.335mm)(46.355mm,141.605mm) on Top Overlay And Pad R57-1(45.835mm,140.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.755mm,142.303mm)(72.517mm,142.303mm) on Top Overlay And Pad R50-2(71.997mm,142.938mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.755mm,143.573mm)(72.517mm,143.573mm) on Top Overlay And Pad R50-2(71.997mm,142.938mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (72.517mm,142.303mm)(72.517mm,143.573mm) on Top Overlay And Pad R50-2(71.997mm,142.938mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.977mm,142.303mm)(70.739mm,142.303mm) on Top Overlay And Pad R50-1(70.497mm,142.938mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.977mm,143.573mm)(70.739mm,143.573mm) on Top Overlay And Pad R50-1(70.497mm,142.938mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (69.977mm,142.303mm)(69.977mm,143.573mm) on Top Overlay And Pad R50-1(70.497mm,142.938mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.755mm,131.635mm)(72.517mm,131.635mm) on Top Overlay And Pad R56-2(71.997mm,132.27mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.755mm,132.905mm)(72.517mm,132.905mm) on Top Overlay And Pad R56-2(71.997mm,132.27mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (72.517mm,131.635mm)(72.517mm,132.905mm) on Top Overlay And Pad R56-2(71.997mm,132.27mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.977mm,131.635mm)(70.739mm,131.635mm) on Top Overlay And Pad R56-1(70.497mm,132.27mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.977mm,132.905mm)(70.739mm,132.905mm) on Top Overlay And Pad R56-1(70.497mm,132.27mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (69.977mm,131.635mm)(69.977mm,132.905mm) on Top Overlay And Pad R56-1(70.497mm,132.27mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.755mm,133.413mm)(72.517mm,133.413mm) on Top Overlay And Pad R55-2(71.997mm,134.048mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.755mm,134.683mm)(72.517mm,134.683mm) on Top Overlay And Pad R55-2(71.997mm,134.048mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (72.517mm,133.413mm)(72.517mm,134.683mm) on Top Overlay And Pad R55-2(71.997mm,134.048mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.977mm,133.413mm)(70.739mm,133.413mm) on Top Overlay And Pad R55-1(70.497mm,134.048mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.977mm,134.683mm)(70.739mm,134.683mm) on Top Overlay And Pad R55-1(70.497mm,134.048mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (69.977mm,133.413mm)(69.977mm,134.683mm) on Top Overlay And Pad R55-1(70.497mm,134.048mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.755mm,136.461mm)(72.517mm,136.461mm) on Top Overlay And Pad R54-2(71.997mm,135.826mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.755mm,135.191mm)(72.517mm,135.191mm) on Top Overlay And Pad R54-2(71.997mm,135.826mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (72.517mm,135.191mm)(72.517mm,136.461mm) on Top Overlay And Pad R54-2(71.997mm,135.826mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.977mm,136.461mm)(70.739mm,136.461mm) on Top Overlay And Pad R54-1(70.497mm,135.826mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.977mm,135.191mm)(70.739mm,135.191mm) on Top Overlay And Pad R54-1(70.497mm,135.826mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (69.977mm,135.191mm)(69.977mm,136.461mm) on Top Overlay And Pad R54-1(70.497mm,135.826mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.755mm,136.969mm)(72.517mm,136.969mm) on Top Overlay And Pad R53-2(71.997mm,137.604mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.755mm,138.239mm)(72.517mm,138.239mm) on Top Overlay And Pad R53-2(71.997mm,137.604mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (72.517mm,136.969mm)(72.517mm,138.239mm) on Top Overlay And Pad R53-2(71.997mm,137.604mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.977mm,136.969mm)(70.739mm,136.969mm) on Top Overlay And Pad R53-1(70.497mm,137.604mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.977mm,138.239mm)(70.739mm,138.239mm) on Top Overlay And Pad R53-1(70.497mm,137.604mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (69.977mm,136.969mm)(69.977mm,138.239mm) on Top Overlay And Pad R53-1(70.497mm,137.604mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.755mm,140.525mm)(72.517mm,140.525mm) on Top Overlay And Pad R51-2(71.997mm,141.16mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.755mm,141.795mm)(72.517mm,141.795mm) on Top Overlay And Pad R51-2(71.997mm,141.16mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (72.517mm,140.525mm)(72.517mm,141.795mm) on Top Overlay And Pad R51-2(71.997mm,141.16mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.977mm,140.525mm)(70.739mm,140.525mm) on Top Overlay And Pad R51-1(70.497mm,141.16mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.977mm,141.795mm)(70.739mm,141.795mm) on Top Overlay And Pad R51-1(70.497mm,141.16mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (69.977mm,140.525mm)(69.977mm,141.795mm) on Top Overlay And Pad R51-1(70.497mm,141.16mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.755mm,138.747mm)(72.517mm,138.747mm) on Top Overlay And Pad R52-2(71.997mm,139.382mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.755mm,140.017mm)(72.517mm,140.017mm) on Top Overlay And Pad R52-2(71.997mm,139.382mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (72.517mm,138.747mm)(72.517mm,140.017mm) on Top Overlay And Pad R52-2(71.997mm,139.382mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.977mm,138.747mm)(70.739mm,138.747mm) on Top Overlay And Pad R52-1(70.497mm,139.382mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.977mm,140.017mm)(70.739mm,140.017mm) on Top Overlay And Pad R52-1(70.497mm,139.382mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (69.977mm,138.747mm)(69.977mm,140.017mm) on Top Overlay And Pad R52-1(70.497mm,139.382mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.75mm,91.551mm)(32.512mm,91.551mm) on Top Overlay And Pad R48-2(31.992mm,92.186mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.75mm,92.821mm)(32.512mm,92.821mm) on Top Overlay And Pad R48-2(31.992mm,92.186mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (32.512mm,91.551mm)(32.512mm,92.821mm) on Top Overlay And Pad R48-2(31.992mm,92.186mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (29.972mm,91.551mm)(29.972mm,92.821mm) on Top Overlay And Pad R48-1(30.492mm,92.186mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.972mm,91.551mm)(30.734mm,91.551mm) on Top Overlay And Pad R48-1(30.492mm,92.186mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.972mm,92.821mm)(30.734mm,92.821mm) on Top Overlay And Pad R48-1(30.492mm,92.186mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.75mm,93.329mm)(32.512mm,93.329mm) on Top Overlay And Pad R47-2(31.992mm,93.964mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.75mm,94.599mm)(32.512mm,94.599mm) on Top Overlay And Pad R47-2(31.992mm,93.964mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (32.512mm,93.329mm)(32.512mm,94.599mm) on Top Overlay And Pad R47-2(31.992mm,93.964mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (29.972mm,93.329mm)(29.972mm,94.599mm) on Top Overlay And Pad R47-1(30.492mm,93.964mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.972mm,93.329mm)(30.734mm,93.329mm) on Top Overlay And Pad R47-1(30.492mm,93.964mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.972mm,94.599mm)(30.734mm,94.599mm) on Top Overlay And Pad R47-1(30.492mm,93.964mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.75mm,95.107mm)(32.512mm,95.107mm) on Top Overlay And Pad R46-2(31.992mm,95.742mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.75mm,96.377mm)(32.512mm,96.377mm) on Top Overlay And Pad R46-2(31.992mm,95.742mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (32.512mm,95.107mm)(32.512mm,96.377mm) on Top Overlay And Pad R46-2(31.992mm,95.742mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (29.972mm,95.107mm)(29.972mm,96.377mm) on Top Overlay And Pad R46-1(30.492mm,95.742mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.972mm,95.107mm)(30.734mm,95.107mm) on Top Overlay And Pad R46-1(30.492mm,95.742mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.972mm,96.377mm)(30.734mm,96.377mm) on Top Overlay And Pad R46-1(30.492mm,95.742mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.75mm,96.885mm)(32.512mm,96.885mm) on Top Overlay And Pad R45-2(31.992mm,97.52mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.75mm,98.155mm)(32.512mm,98.155mm) on Top Overlay And Pad R45-2(31.992mm,97.52mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (32.512mm,96.885mm)(32.512mm,98.155mm) on Top Overlay And Pad R45-2(31.992mm,97.52mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (29.972mm,96.885mm)(29.972mm,98.155mm) on Top Overlay And Pad R45-1(30.492mm,97.52mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.972mm,96.885mm)(30.734mm,96.885mm) on Top Overlay And Pad R45-1(30.492mm,97.52mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.972mm,98.155mm)(30.734mm,98.155mm) on Top Overlay And Pad R45-1(30.492mm,97.52mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.75mm,98.663mm)(32.512mm,98.663mm) on Top Overlay And Pad R44-2(31.992mm,99.298mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.75mm,99.933mm)(32.512mm,99.933mm) on Top Overlay And Pad R44-2(31.992mm,99.298mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (32.512mm,98.663mm)(32.512mm,99.933mm) on Top Overlay And Pad R44-2(31.992mm,99.298mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (29.972mm,98.663mm)(29.972mm,99.933mm) on Top Overlay And Pad R44-1(30.492mm,99.298mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.972mm,98.663mm)(30.734mm,98.663mm) on Top Overlay And Pad R44-1(30.492mm,99.298mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.972mm,99.933mm)(30.734mm,99.933mm) on Top Overlay And Pad R44-1(30.492mm,99.298mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.75mm,100.441mm)(32.512mm,100.441mm) on Top Overlay And Pad R43-2(31.992mm,101.076mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.75mm,101.711mm)(32.512mm,101.711mm) on Top Overlay And Pad R43-2(31.992mm,101.076mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (32.512mm,100.441mm)(32.512mm,101.711mm) on Top Overlay And Pad R43-2(31.992mm,101.076mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (29.972mm,100.441mm)(29.972mm,101.711mm) on Top Overlay And Pad R43-1(30.492mm,101.076mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.972mm,100.441mm)(30.734mm,100.441mm) on Top Overlay And Pad R43-1(30.492mm,101.076mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.972mm,101.711mm)(30.734mm,101.711mm) on Top Overlay And Pad R43-1(30.492mm,101.076mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.75mm,102.219mm)(32.512mm,102.219mm) on Top Overlay And Pad R42-2(31.992mm,102.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.75mm,103.489mm)(32.512mm,103.489mm) on Top Overlay And Pad R42-2(31.992mm,102.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (32.512mm,102.219mm)(32.512mm,103.489mm) on Top Overlay And Pad R42-2(31.992mm,102.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (29.972mm,102.219mm)(29.972mm,103.489mm) on Top Overlay And Pad R42-1(30.492mm,102.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.972mm,102.219mm)(30.734mm,102.219mm) on Top Overlay And Pad R42-1(30.492mm,102.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.972mm,103.489mm)(30.734mm,103.489mm) on Top Overlay And Pad R42-1(30.492mm,102.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.742mm,91.551mm)(72.504mm,91.551mm) on Top Overlay And Pad R40-2(71.984mm,92.186mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.742mm,92.821mm)(72.504mm,92.821mm) on Top Overlay And Pad R40-2(71.984mm,92.186mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (72.504mm,91.551mm)(72.504mm,92.821mm) on Top Overlay And Pad R40-2(71.984mm,92.186mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.964mm,91.551mm)(70.726mm,91.551mm) on Top Overlay And Pad R40-1(70.484mm,92.186mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.964mm,92.821mm)(70.726mm,92.821mm) on Top Overlay And Pad R40-1(70.484mm,92.186mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (69.964mm,91.551mm)(69.964mm,92.821mm) on Top Overlay And Pad R40-1(70.484mm,92.186mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.742mm,93.329mm)(72.504mm,93.329mm) on Top Overlay And Pad R39-2(71.984mm,93.964mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.742mm,94.599mm)(72.504mm,94.599mm) on Top Overlay And Pad R39-2(71.984mm,93.964mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (72.504mm,93.329mm)(72.504mm,94.599mm) on Top Overlay And Pad R39-2(71.984mm,93.964mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.964mm,93.329mm)(70.726mm,93.329mm) on Top Overlay And Pad R39-1(70.484mm,93.964mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.964mm,94.599mm)(70.726mm,94.599mm) on Top Overlay And Pad R39-1(70.484mm,93.964mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (69.964mm,93.329mm)(69.964mm,94.599mm) on Top Overlay And Pad R39-1(70.484mm,93.964mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.742mm,95.107mm)(72.504mm,95.107mm) on Top Overlay And Pad R38-2(71.984mm,95.742mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.742mm,96.377mm)(72.504mm,96.377mm) on Top Overlay And Pad R38-2(71.984mm,95.742mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (72.504mm,95.107mm)(72.504mm,96.377mm) on Top Overlay And Pad R38-2(71.984mm,95.742mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.964mm,95.107mm)(70.726mm,95.107mm) on Top Overlay And Pad R38-1(70.484mm,95.742mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.964mm,96.377mm)(70.726mm,96.377mm) on Top Overlay And Pad R38-1(70.484mm,95.742mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (69.964mm,95.107mm)(69.964mm,96.377mm) on Top Overlay And Pad R38-1(70.484mm,95.742mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.742mm,96.885mm)(72.504mm,96.885mm) on Top Overlay And Pad R37-2(71.984mm,97.52mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.742mm,98.155mm)(72.504mm,98.155mm) on Top Overlay And Pad R37-2(71.984mm,97.52mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (72.504mm,96.885mm)(72.504mm,98.155mm) on Top Overlay And Pad R37-2(71.984mm,97.52mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.964mm,96.885mm)(70.726mm,96.885mm) on Top Overlay And Pad R37-1(70.484mm,97.52mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.964mm,98.155mm)(70.726mm,98.155mm) on Top Overlay And Pad R37-1(70.484mm,97.52mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (69.964mm,96.885mm)(69.964mm,98.155mm) on Top Overlay And Pad R37-1(70.484mm,97.52mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.742mm,100.441mm)(72.504mm,100.441mm) on Top Overlay And Pad R35-2(71.984mm,101.076mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.742mm,101.711mm)(72.504mm,101.711mm) on Top Overlay And Pad R35-2(71.984mm,101.076mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (72.504mm,100.441mm)(72.504mm,101.711mm) on Top Overlay And Pad R35-2(71.984mm,101.076mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.964mm,100.441mm)(70.726mm,100.441mm) on Top Overlay And Pad R35-1(70.484mm,101.076mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.964mm,101.711mm)(70.726mm,101.711mm) on Top Overlay And Pad R35-1(70.484mm,101.076mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (69.964mm,100.441mm)(69.964mm,101.711mm) on Top Overlay And Pad R35-1(70.484mm,101.076mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.755mm,102.219mm)(72.517mm,102.219mm) on Top Overlay And Pad R34-2(71.997mm,102.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.755mm,103.489mm)(72.517mm,103.489mm) on Top Overlay And Pad R34-2(71.997mm,102.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (72.517mm,102.219mm)(72.517mm,103.489mm) on Top Overlay And Pad R34-2(71.997mm,102.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.977mm,102.219mm)(70.739mm,102.219mm) on Top Overlay And Pad R34-1(70.497mm,102.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.977mm,103.489mm)(70.739mm,103.489mm) on Top Overlay And Pad R34-1(70.497mm,102.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (69.977mm,102.219mm)(69.977mm,103.489mm) on Top Overlay And Pad R34-1(70.497mm,102.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.742mm,98.663mm)(72.504mm,98.663mm) on Top Overlay And Pad R36-2(71.984mm,99.298mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.742mm,99.933mm)(72.504mm,99.933mm) on Top Overlay And Pad R36-2(71.984mm,99.298mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (72.504mm,98.663mm)(72.504mm,99.933mm) on Top Overlay And Pad R36-2(71.984mm,99.298mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.964mm,98.663mm)(70.726mm,98.663mm) on Top Overlay And Pad R36-1(70.484mm,99.298mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.964mm,99.933mm)(70.726mm,99.933mm) on Top Overlay And Pad R36-1(70.484mm,99.298mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (69.964mm,98.663mm)(69.964mm,99.933mm) on Top Overlay And Pad R36-1(70.484mm,99.298mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.724mm,53.451mm)(32.486mm,53.451mm) on Top Overlay And Pad R31-2(31.966mm,54.086mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.724mm,54.721mm)(32.486mm,54.721mm) on Top Overlay And Pad R31-2(31.966mm,54.086mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (32.486mm,53.451mm)(32.486mm,54.721mm) on Top Overlay And Pad R31-2(31.966mm,54.086mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (29.946mm,53.451mm)(29.946mm,54.721mm) on Top Overlay And Pad R31-1(30.466mm,54.086mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.946mm,53.451mm)(30.708mm,53.451mm) on Top Overlay And Pad R31-1(30.466mm,54.086mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.946mm,54.721mm)(30.708mm,54.721mm) on Top Overlay And Pad R31-1(30.466mm,54.086mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.724mm,55.229mm)(32.486mm,55.229mm) on Top Overlay And Pad R30-2(31.966mm,55.864mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.724mm,56.499mm)(32.486mm,56.499mm) on Top Overlay And Pad R30-2(31.966mm,55.864mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (32.486mm,55.229mm)(32.486mm,56.499mm) on Top Overlay And Pad R30-2(31.966mm,55.864mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (29.946mm,55.229mm)(29.946mm,56.499mm) on Top Overlay And Pad R30-1(30.466mm,55.864mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.946mm,55.229mm)(30.708mm,55.229mm) on Top Overlay And Pad R30-1(30.466mm,55.864mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.946mm,56.499mm)(30.708mm,56.499mm) on Top Overlay And Pad R30-1(30.466mm,55.864mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.724mm,57.007mm)(32.486mm,57.007mm) on Top Overlay And Pad R29-2(31.966mm,57.642mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.724mm,58.277mm)(32.486mm,58.277mm) on Top Overlay And Pad R29-2(31.966mm,57.642mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (32.486mm,57.007mm)(32.486mm,58.277mm) on Top Overlay And Pad R29-2(31.966mm,57.642mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (29.946mm,57.007mm)(29.946mm,58.277mm) on Top Overlay And Pad R29-1(30.466mm,57.642mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.946mm,57.007mm)(30.708mm,57.007mm) on Top Overlay And Pad R29-1(30.466mm,57.642mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.946mm,58.277mm)(30.708mm,58.277mm) on Top Overlay And Pad R29-1(30.466mm,57.642mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.724mm,58.785mm)(32.486mm,58.785mm) on Top Overlay And Pad R28-2(31.966mm,59.42mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.724mm,60.055mm)(32.486mm,60.055mm) on Top Overlay And Pad R28-2(31.966mm,59.42mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (32.486mm,58.785mm)(32.486mm,60.055mm) on Top Overlay And Pad R28-2(31.966mm,59.42mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (29.946mm,58.785mm)(29.946mm,60.055mm) on Top Overlay And Pad R28-1(30.466mm,59.42mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.946mm,58.785mm)(30.708mm,58.785mm) on Top Overlay And Pad R28-1(30.466mm,59.42mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.946mm,60.055mm)(30.708mm,60.055mm) on Top Overlay And Pad R28-1(30.466mm,59.42mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.724mm,60.563mm)(32.486mm,60.563mm) on Top Overlay And Pad R27-2(31.966mm,61.198mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.724mm,61.833mm)(32.486mm,61.833mm) on Top Overlay And Pad R27-2(31.966mm,61.198mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (32.486mm,60.563mm)(32.486mm,61.833mm) on Top Overlay And Pad R27-2(31.966mm,61.198mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (29.946mm,60.563mm)(29.946mm,61.833mm) on Top Overlay And Pad R27-1(30.466mm,61.198mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.946mm,60.563mm)(30.708mm,60.563mm) on Top Overlay And Pad R27-1(30.466mm,61.198mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.946mm,61.833mm)(30.708mm,61.833mm) on Top Overlay And Pad R27-1(30.466mm,61.198mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (43.802mm,20.241mm)(44.564mm,20.241mm) on Top Overlay And Pad R9-2(44.322mm,20.876mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (43.802mm,21.511mm)(44.564mm,21.511mm) on Top Overlay And Pad R9-2(44.322mm,20.876mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (43.802mm,20.241mm)(43.802mm,21.511mm) on Top Overlay And Pad R9-2(44.322mm,20.876mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (45.58mm,20.241mm)(46.342mm,20.241mm) on Top Overlay And Pad R9-1(45.822mm,20.876mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (45.58mm,21.511mm)(46.342mm,21.511mm) on Top Overlay And Pad R9-1(45.822mm,20.876mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (46.342mm,20.241mm)(46.342mm,21.511mm) on Top Overlay And Pad R9-1(45.822mm,20.876mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.724mm,62.214mm)(32.486mm,62.214mm) on Top Overlay And Pad R26-2(31.966mm,62.849mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.724mm,63.484mm)(32.486mm,63.484mm) on Top Overlay And Pad R26-2(31.966mm,62.849mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (32.486mm,62.214mm)(32.486mm,63.484mm) on Top Overlay And Pad R26-2(31.966mm,62.849mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (29.946mm,62.214mm)(29.946mm,63.484mm) on Top Overlay And Pad R26-1(30.466mm,62.849mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.946mm,62.214mm)(30.708mm,62.214mm) on Top Overlay And Pad R26-1(30.466mm,62.849mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.946mm,63.484mm)(30.708mm,63.484mm) on Top Overlay And Pad R26-1(30.466mm,62.849mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (83.807mm,61.516mm)(84.569mm,61.516mm) on Top Overlay And Pad R17-2(84.327mm,60.881mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (83.807mm,60.246mm)(84.569mm,60.246mm) on Top Overlay And Pad R17-2(84.327mm,60.881mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (83.807mm,60.246mm)(83.807mm,61.516mm) on Top Overlay And Pad R17-2(84.327mm,60.881mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (85.585mm,61.516mm)(86.347mm,61.516mm) on Top Overlay And Pad R17-1(85.827mm,60.881mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (85.585mm,60.246mm)(86.347mm,60.246mm) on Top Overlay And Pad R17-1(85.827mm,60.881mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (86.347mm,60.246mm)(86.347mm,61.516mm) on Top Overlay And Pad R17-1(85.827mm,60.881mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.742mm,51.546mm)(72.504mm,51.546mm) on Top Overlay And Pad R24-2(71.984mm,52.181mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.742mm,52.816mm)(72.504mm,52.816mm) on Top Overlay And Pad R24-2(71.984mm,52.181mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (72.504mm,51.546mm)(72.504mm,52.816mm) on Top Overlay And Pad R24-2(71.984mm,52.181mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.964mm,51.546mm)(70.726mm,51.546mm) on Top Overlay And Pad R24-1(70.484mm,52.181mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.964mm,52.816mm)(70.726mm,52.816mm) on Top Overlay And Pad R24-1(70.484mm,52.181mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (69.964mm,51.546mm)(69.964mm,52.816mm) on Top Overlay And Pad R24-1(70.484mm,52.181mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.742mm,53.324mm)(72.504mm,53.324mm) on Top Overlay And Pad R23-2(71.984mm,53.959mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.742mm,54.594mm)(72.504mm,54.594mm) on Top Overlay And Pad R23-2(71.984mm,53.959mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (72.504mm,53.324mm)(72.504mm,54.594mm) on Top Overlay And Pad R23-2(71.984mm,53.959mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.964mm,53.324mm)(70.726mm,53.324mm) on Top Overlay And Pad R23-1(70.484mm,53.959mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.964mm,54.594mm)(70.726mm,54.594mm) on Top Overlay And Pad R23-1(70.484mm,53.959mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (69.964mm,53.324mm)(69.964mm,54.594mm) on Top Overlay And Pad R23-1(70.484mm,53.959mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.742mm,55.102mm)(72.504mm,55.102mm) on Top Overlay And Pad R22-2(71.984mm,55.737mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.742mm,56.372mm)(72.504mm,56.372mm) on Top Overlay And Pad R22-2(71.984mm,55.737mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (72.504mm,55.102mm)(72.504mm,56.372mm) on Top Overlay And Pad R22-2(71.984mm,55.737mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.964mm,55.102mm)(70.726mm,55.102mm) on Top Overlay And Pad R22-1(70.484mm,55.737mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.964mm,56.372mm)(70.726mm,56.372mm) on Top Overlay And Pad R22-1(70.484mm,55.737mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (69.964mm,55.102mm)(69.964mm,56.372mm) on Top Overlay And Pad R22-1(70.484mm,55.737mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.742mm,56.88mm)(72.504mm,56.88mm) on Top Overlay And Pad R21-2(71.984mm,57.515mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.742mm,58.15mm)(72.504mm,58.15mm) on Top Overlay And Pad R21-2(71.984mm,57.515mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (72.504mm,56.88mm)(72.504mm,58.15mm) on Top Overlay And Pad R21-2(71.984mm,57.515mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.964mm,56.88mm)(70.726mm,56.88mm) on Top Overlay And Pad R21-1(70.484mm,57.515mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.964mm,58.15mm)(70.726mm,58.15mm) on Top Overlay And Pad R21-1(70.484mm,57.515mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (69.964mm,56.88mm)(69.964mm,58.15mm) on Top Overlay And Pad R21-1(70.484mm,57.515mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.767mm,58.674mm)(72.529mm,58.674mm) on Top Overlay And Pad R20-2(72.009mm,59.309mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.767mm,59.944mm)(72.529mm,59.944mm) on Top Overlay And Pad R20-2(72.009mm,59.309mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (72.529mm,58.674mm)(72.529mm,59.944mm) on Top Overlay And Pad R20-2(72.009mm,59.309mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.989mm,58.674mm)(70.751mm,58.674mm) on Top Overlay And Pad R20-1(70.509mm,59.309mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.989mm,59.944mm)(70.751mm,59.944mm) on Top Overlay And Pad R20-1(70.509mm,59.309mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (69.989mm,58.674mm)(69.989mm,59.944mm) on Top Overlay And Pad R20-1(70.509mm,59.309mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (124.067mm,53.086mm)(124.067mm,54.356mm) on Top Overlay And Pad R01-2(123.547mm,53.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (123.305mm,53.086mm)(124.067mm,53.086mm) on Top Overlay And Pad R01-2(123.547mm,53.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (123.305mm,54.356mm)(124.067mm,54.356mm) on Top Overlay And Pad R01-2(123.547mm,53.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (121.527mm,53.086mm)(121.527mm,54.356mm) on Top Overlay And Pad R01-1(122.047mm,53.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (121.527mm,53.086mm)(122.289mm,53.086mm) on Top Overlay And Pad R01-1(122.047mm,53.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (121.527mm,54.356mm)(122.289mm,54.356mm) on Top Overlay And Pad R01-1(122.047mm,53.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.737mm,13.319mm)(32.499mm,13.319mm) on Top Overlay And Pad R15-2(31.979mm,13.954mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.737mm,14.589mm)(32.499mm,14.589mm) on Top Overlay And Pad R15-2(31.979mm,13.954mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (32.499mm,13.319mm)(32.499mm,14.589mm) on Top Overlay And Pad R15-2(31.979mm,13.954mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (29.959mm,13.319mm)(29.959mm,14.589mm) on Top Overlay And Pad R15-1(30.479mm,13.954mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.959mm,13.319mm)(30.721mm,13.319mm) on Top Overlay And Pad R15-1(30.479mm,13.954mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (29.959mm,14.589mm)(30.721mm,14.589mm) on Top Overlay And Pad R15-1(30.479mm,13.954mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.729mm,22.209mm)(72.491mm,22.209mm) on Top Overlay And Pad R2-2(71.971mm,22.844mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.729mm,23.479mm)(72.491mm,23.479mm) on Top Overlay And Pad R2-2(71.971mm,22.844mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (72.491mm,22.209mm)(72.491mm,23.479mm) on Top Overlay And Pad R2-2(71.971mm,22.844mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.951mm,22.209mm)(70.713mm,22.209mm) on Top Overlay And Pad R2-1(70.471mm,22.844mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.951mm,23.479mm)(70.713mm,23.479mm) on Top Overlay And Pad R2-1(70.471mm,22.844mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (69.951mm,22.209mm)(69.951mm,23.479mm) on Top Overlay And Pad R2-1(70.471mm,22.844mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.729mm,20.431mm)(72.491mm,20.431mm) on Top Overlay And Pad R3-2(71.971mm,21.066mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.729mm,21.701mm)(72.491mm,21.701mm) on Top Overlay And Pad R3-2(71.971mm,21.066mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (72.491mm,20.431mm)(72.491mm,21.701mm) on Top Overlay And Pad R3-2(71.971mm,21.066mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.951mm,20.431mm)(70.713mm,20.431mm) on Top Overlay And Pad R3-1(70.471mm,21.066mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.951mm,21.701mm)(70.713mm,21.701mm) on Top Overlay And Pad R3-1(70.471mm,21.066mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (69.951mm,20.431mm)(69.951mm,21.701mm) on Top Overlay And Pad R3-1(70.471mm,21.066mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.729mm,18.653mm)(72.491mm,18.653mm) on Top Overlay And Pad R4-2(71.971mm,19.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.729mm,19.923mm)(72.491mm,19.923mm) on Top Overlay And Pad R4-2(71.971mm,19.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (72.491mm,18.653mm)(72.491mm,19.923mm) on Top Overlay And Pad R4-2(71.971mm,19.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.951mm,18.653mm)(70.713mm,18.653mm) on Top Overlay And Pad R4-1(70.471mm,19.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.951mm,19.923mm)(70.713mm,19.923mm) on Top Overlay And Pad R4-1(70.471mm,19.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (69.951mm,18.653mm)(69.951mm,19.923mm) on Top Overlay And Pad R4-1(70.471mm,19.288mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.729mm,16.875mm)(72.491mm,16.875mm) on Top Overlay And Pad R5-2(71.971mm,17.51mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.729mm,18.145mm)(72.491mm,18.145mm) on Top Overlay And Pad R5-2(71.971mm,17.51mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (72.491mm,16.875mm)(72.491mm,18.145mm) on Top Overlay And Pad R5-2(71.971mm,17.51mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.951mm,16.875mm)(70.713mm,16.875mm) on Top Overlay And Pad R5-1(70.471mm,17.51mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (69.951mm,18.145mm)(70.713mm,18.145mm) on Top Overlay And Pad R5-1(70.471mm,17.51mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (69.951mm,16.875mm)(69.951mm,18.145mm) on Top Overlay And Pad R5-1(70.471mm,17.51mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.729mm,15.097mm)(72.491mm,15.097mm) on Top Overlay And Pad R6-2(71.971mm,15.732mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (71.729mm,16.367mm)(72.491mm,16.367mm) on Top Overlay And Pad R6-2(71.971mm,15.732mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (72.491mm,15.097mm)(72.491mm,16.367mm) on Top Overlay And Pad R6-2(71.971mm,15.732mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
Rule Violations :491

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Rl5" (100.193mm,8.202mm) on Top Overlay And Arc (100.044mm,6.201mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.104mm < 0.254mm) Between Text "Rl4" (80.193mm,8.075mm) on Top Overlay And Arc (80.044mm,6.201mm) on Top Overlay Silk Text to Silk Clearance [0.104mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Rl3" (60.071mm,8.128mm) on Top Overlay And Arc (60.044mm,6.201mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.016mm < 0.254mm) Between Text "Rl2" (40.447mm,8.075mm) on Top Overlay And Arc (40.044mm,6.201mm) on Top Overlay Silk Text to Silk Clearance [0.016mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Rl1" (20.066mm,8.173mm) on Top Overlay And Arc (20.044mm,6.201mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :5

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=1mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:01