# REQUIRES: system-linux

# RUN: llvm-mc -dwarf-version=5 -filetype=obj -triple x86_64-unknown-linux %p/Inputs/dwarf5-loclist-offset-form-main.s -o %tmain.o
# RUN: llvm-mc -dwarf-version=5 -filetype=obj -triple x86_64-unknown-linux %p/Inputs/dwarf5-loclist-offset-form-helper.s -o %thelper.o
# RUN: %clang %cflags -dwarf-5 %tmain.o %thelper.o -o %t.exe -Wl,-q
# RUN: llvm-bolt %t.exe -o %t.bolt --update-debug-sections --debug-thread-count=4 --cu-processing-batch-size=4
# RUN: llvm-dwarfdump --show-form --verbose --debug-info %t.exe | FileCheck --check-prefix=PRECHECK %s
# RUN: llvm-dwarfdump --show-form --verbose --debug-addr %t.bolt > %t.txt
# RUN: llvm-dwarfdump --show-form --verbose --debug-info %t.bolt >> %t.txt
# RUN: cat %t.txt | FileCheck --check-prefix=POSTCHECK %s

## Checks we can handle DWARF5 CU with DWARF4 DW_AT_location access pattern.

# PRECHECK: DW_TAG_compile_unit
# PRECHECK: DW_TAG_variable [5]
# PRECHECK-NEXT: DW_AT_location [DW_FORM_sec_offset]
# PRECHECK: DW_TAG_variable [5]
# PRECHECK-NEXT: DW_AT_location [DW_FORM_sec_offset]
# PRECHECK: DW_TAG_compile_unit
# PRECHECK: DW_TAG_variable [11]
# PRECHECK-NEXT: DW_AT_location [DW_FORM_sec_offset]

# POSTCHECK: Addrs: [
# POSTCHECK-NEXT: 0x[[#%.16x,ADDR:]]
# POSTCHECK-NEXT: 0x[[#%.16x,ADDR1:]]
# POSTCHECK-NEXT: 0x[[#%.16x,ADDR2:]]
# POSTCHECK-NEXT: 0x[[#%.16x,ADDR3:]]
# For second CU.
# POSTCHECK: Addrs: [
# POSTCHECK-NEXT: 0x[[#%.16x,ADDR4:]]
# POSTCHECK-NEXT: 0x[[#%.16x,ADDR5:]]
# POSTCHECK-NEXT: 0x[[#%.16x,ADDR6:]]
# POSTCHECK-NEXT: 0x[[#%.16x,ADDR7:]]

# POSTCHECK: DW_TAG_compile_unit
# POSTCHECK: DW_AT_loclists_base [DW_FORM_sec_offset]  (0x0000000c)
# POSTCHECK: DW_TAG_variable [5]
# POSTCHECK-NEXT: DW_AT_location [DW_FORM_loclistx] (indexed (0x0)
# POSTCHECK-NEXT: [0x[[#ADDR2]]
# POSTCHECK-SAME: 0x[[#ADDR2 + 0x9]]
# POSTCHECK-NEXT: [0x[[#ADDR2 + 0x9]]
# POSTCHECK-SAME: 0x[[#ADDR2 + 0xf]]
# POSTCHECK: DW_TAG_variable [5]
# POSTCHECK-NEXT: DW_AT_location [DW_FORM_loclistx] (indexed (0x1)
# POSTCHECK-NEXT: [0x[[#ADDR3]]
# POSTCHECK-SAME: 0x[[#ADDR3 + 2]]

# POSTCHECK: DW_TAG_compile_unit
# POSTCHECK: DW_AT_loclists_base [DW_FORM_sec_offset]  (0x00000045)
# POSTCHECK: DW_TAG_variable [5]
# POSTCHECK-NEXT: DW_AT_location [DW_FORM_loclistx] (indexed (0x0)
# POSTCHECK-NEXT: [0x[[#ADDR7]]
# POSTCHECK-SAME: 0x[[#ADDR7 + 0x3]]
# POSTCHECK-NEXT: [0x[[#ADDR7 + 0x3]]
# POSTCHECK-SAME: 0x[[#ADDR7 + 0x4]]
