Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May  9 17:02:38 2024
| Host         : DESKTOP-6SV6DJ0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    504         
TIMING-16  Warning           Large setup violation          2           
TIMING-18  Warning           Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (504)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (999)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (504)
--------------------------
 There are 504 register/latch pins with no clock driven by root clock pin: vga_driver/vsync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (999)
--------------------------------------------------
 There are 999 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.038       -9.675                      2                  169        0.193        0.000                      0                  169        3.000        0.000                       0                   113  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 12.469}     24.938          40.099          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 3.165        0.000                      0                   77        0.262        0.000                      0                   77        3.000        0.000                       0                    51  
  clk_out1_clk_wiz_0        1.208        0.000                      0                   92        0.193        0.000                      0                   92       11.969        0.000                       0                    59  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -5.038       -9.675                      2                    2        0.488        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out1_clk_wiz_0  
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.165ns  (required time - arrival time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.405ns  (logic 1.714ns (26.759%)  route 4.691ns (73.241%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.626     5.229    clk_in_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  count_reg[19]/Q
                         net (fo=6, routed)           0.847     6.532    dig[2]
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.124     6.656 r  batpos[10]_i_9/O
                         net (fo=1, routed)           1.017     7.673    batpos[10]_i_9_n_0
    SLICE_X60Y83         LUT4 (Prop_lut4_I1_O)        0.124     7.797 r  batpos[10]_i_3/O
                         net (fo=7, routed)           1.854     9.651    eqOp
    SLICE_X45Y81         LUT4 (Prop_lut4_I1_O)        0.124     9.775 r  batpos[4]_i_5/O
                         net (fo=1, routed)           0.000     9.775    batpos[4]_i_5_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.325 r  batpos_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.325    batpos_reg[4]_i_1_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.439 r  batpos_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.439    batpos_reg[8]_i_1_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.661 r  batpos_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.973    11.634    batpos_reg[10]_i_2_n_7
    SLICE_X48Y82         FDRE                                         r  batpos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.505    14.928    clk_in_IBUF_BUFG
    SLICE_X48Y82         FDRE                                         r  batpos_reg[9]/C
                         clock pessimism              0.187    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X48Y82         FDRE (Setup_fdre_C_D)       -0.280    14.799    batpos_reg[9]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -11.634    
  -------------------------------------------------------------------
                         slack                                  3.165    

Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[4]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 1.468ns (23.214%)  route 4.856ns (76.786%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.626     5.229    clk_in_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  count_reg[19]/Q
                         net (fo=6, routed)           0.847     6.532    dig[2]
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.124     6.656 r  batpos[10]_i_9/O
                         net (fo=1, routed)           1.017     7.673    batpos[10]_i_9_n_0
    SLICE_X60Y83         LUT4 (Prop_lut4_I1_O)        0.124     7.797 r  batpos[10]_i_3/O
                         net (fo=7, routed)           1.854     9.651    eqOp
    SLICE_X45Y81         LUT4 (Prop_lut4_I1_O)        0.124     9.775 r  batpos[4]_i_5/O
                         net (fo=1, routed)           0.000     9.775    batpos[4]_i_5_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.415 r  batpos_reg[4]_i_1/O[3]
                         net (fo=4, routed)           1.137    11.553    batpos_reg[4]_i_1_n_4
    SLICE_X47Y83         FDRE                                         r  batpos_reg[4]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.506    14.929    clk_in_IBUF_BUFG
    SLICE_X47Y83         FDRE                                         r  batpos_reg[4]_replica/C
                         clock pessimism              0.187    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X47Y83         FDRE (Setup_fdre_C_D)       -0.283    14.797    batpos_reg[4]_replica
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -11.553    
  -------------------------------------------------------------------
                         slack                                  3.245    

Slack (MET) :             3.276ns  (required time - arrival time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 1.617ns (25.692%)  route 4.677ns (74.308%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.626     5.229    clk_in_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  count_reg[19]/Q
                         net (fo=6, routed)           0.847     6.532    dig[2]
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.124     6.656 r  batpos[10]_i_9/O
                         net (fo=1, routed)           1.017     7.673    batpos[10]_i_9_n_0
    SLICE_X60Y83         LUT4 (Prop_lut4_I1_O)        0.124     7.797 r  batpos[10]_i_3/O
                         net (fo=7, routed)           1.854     9.651    eqOp
    SLICE_X45Y81         LUT4 (Prop_lut4_I1_O)        0.124     9.775 r  batpos[4]_i_5/O
                         net (fo=1, routed)           0.000     9.775    batpos[4]_i_5_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.325 r  batpos_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.325    batpos_reg[4]_i_1_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.564 r  batpos_reg[8]_i_1/O[2]
                         net (fo=4, routed)           0.958    11.522    batpos_reg[8]_i_1_n_5
    SLICE_X48Y81         FDRE                                         r  batpos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.503    14.926    clk_in_IBUF_BUFG
    SLICE_X48Y81         FDRE                                         r  batpos_reg[7]/C
                         clock pessimism              0.187    15.113    
                         clock uncertainty           -0.035    15.077    
    SLICE_X48Y81         FDRE (Setup_fdre_C_D)       -0.279    14.798    batpos_reg[7]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -11.522    
  -------------------------------------------------------------------
                         slack                                  3.276    

Slack (MET) :             3.343ns  (required time - arrival time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.221ns  (logic 1.691ns (27.182%)  route 4.530ns (72.818%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.626     5.229    clk_in_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  count_reg[19]/Q
                         net (fo=6, routed)           0.847     6.532    dig[2]
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.124     6.656 r  batpos[10]_i_9/O
                         net (fo=1, routed)           1.017     7.673    batpos[10]_i_9_n_0
    SLICE_X60Y83         LUT4 (Prop_lut4_I1_O)        0.124     7.797 r  batpos[10]_i_3/O
                         net (fo=7, routed)           1.854     9.651    eqOp
    SLICE_X45Y81         LUT4 (Prop_lut4_I1_O)        0.124     9.775 r  batpos[4]_i_5/O
                         net (fo=1, routed)           0.000     9.775    batpos[4]_i_5_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.325 r  batpos_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.325    batpos_reg[4]_i_1_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.638 r  batpos_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.812    11.450    batpos_reg[8]_i_1_n_4
    SLICE_X48Y82         FDRE                                         r  batpos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.505    14.928    clk_in_IBUF_BUFG
    SLICE_X48Y82         FDRE                                         r  batpos_reg[8]/C
                         clock pessimism              0.187    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X48Y82         FDRE (Setup_fdre_C_D)       -0.287    14.792    batpos_reg[8]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -11.450    
  -------------------------------------------------------------------
                         slack                                  3.343    

Slack (MET) :             3.344ns  (required time - arrival time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[5]_rep__0_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.222ns  (logic 1.600ns (25.717%)  route 4.622ns (74.283%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.626     5.229    clk_in_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  count_reg[19]/Q
                         net (fo=6, routed)           0.847     6.532    dig[2]
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.124     6.656 r  batpos[10]_i_9/O
                         net (fo=1, routed)           1.017     7.673    batpos[10]_i_9_n_0
    SLICE_X60Y83         LUT4 (Prop_lut4_I1_O)        0.124     7.797 r  batpos[10]_i_3/O
                         net (fo=7, routed)           1.854     9.651    eqOp
    SLICE_X45Y81         LUT4 (Prop_lut4_I1_O)        0.124     9.775 r  batpos[4]_i_5/O
                         net (fo=1, routed)           0.000     9.775    batpos[4]_i_5_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.325 r  batpos_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.325    batpos_reg[4]_i_1_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.547 r  batpos_reg[8]_i_1/O[0]
                         net (fo=4, routed)           0.903    11.450    batpos_reg[8]_i_1_n_7
    SLICE_X48Y81         FDRE                                         r  batpos_reg[5]_rep__0_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.503    14.926    clk_in_IBUF_BUFG
    SLICE_X48Y81         FDRE                                         r  batpos_reg[5]_rep__0_replica/C
                         clock pessimism              0.187    15.113    
                         clock uncertainty           -0.035    15.077    
    SLICE_X48Y81         FDRE (Setup_fdre_C_D)       -0.283    14.794    batpos_reg[5]_rep__0_replica
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -11.450    
  -------------------------------------------------------------------
                         slack                                  3.344    

Slack (MET) :             3.441ns  (required time - arrival time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.130ns  (logic 1.826ns (29.787%)  route 4.304ns (70.213%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.626     5.229    clk_in_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  count_reg[19]/Q
                         net (fo=6, routed)           0.847     6.532    dig[2]
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.124     6.656 r  batpos[10]_i_9/O
                         net (fo=1, routed)           1.017     7.673    batpos[10]_i_9_n_0
    SLICE_X60Y83         LUT4 (Prop_lut4_I1_O)        0.124     7.797 r  batpos[10]_i_3/O
                         net (fo=7, routed)           1.854     9.651    eqOp
    SLICE_X45Y81         LUT4 (Prop_lut4_I1_O)        0.124     9.775 r  batpos[4]_i_5/O
                         net (fo=1, routed)           0.000     9.775    batpos[4]_i_5_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.325 r  batpos_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.325    batpos_reg[4]_i_1_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.439 r  batpos_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.439    batpos_reg[8]_i_1_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.773 r  batpos_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.586    11.359    batpos_reg[10]_i_2_n_6
    SLICE_X47Y84         FDRE                                         r  batpos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.507    14.930    clk_in_IBUF_BUFG
    SLICE_X47Y84         FDRE                                         r  batpos_reg[10]/C
                         clock pessimism              0.187    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X47Y84         FDRE (Setup_fdre_C_D)       -0.282    14.799    batpos_reg[10]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                  3.441    

Slack (MET) :             3.444ns  (required time - arrival time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[7]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 1.617ns (26.217%)  route 4.551ns (73.783%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.626     5.229    clk_in_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  count_reg[19]/Q
                         net (fo=6, routed)           0.847     6.532    dig[2]
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.124     6.656 r  batpos[10]_i_9/O
                         net (fo=1, routed)           1.017     7.673    batpos[10]_i_9_n_0
    SLICE_X60Y83         LUT4 (Prop_lut4_I1_O)        0.124     7.797 r  batpos[10]_i_3/O
                         net (fo=7, routed)           1.854     9.651    eqOp
    SLICE_X45Y81         LUT4 (Prop_lut4_I1_O)        0.124     9.775 r  batpos[4]_i_5/O
                         net (fo=1, routed)           0.000     9.775    batpos[4]_i_5_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.325 r  batpos_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.325    batpos_reg[4]_i_1_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.564 r  batpos_reg[8]_i_1/O[2]
                         net (fo=4, routed)           0.832    11.396    batpos_reg[8]_i_1_n_5
    SLICE_X42Y81         FDRE                                         r  batpos_reg[7]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.505    14.928    clk_in_IBUF_BUFG
    SLICE_X42Y81         FDRE                                         r  batpos_reg[7]_rep/C
                         clock pessimism              0.187    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X42Y81         FDRE (Setup_fdre_C_D)       -0.239    14.840    batpos_reg[7]_rep
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -11.396    
  -------------------------------------------------------------------
                         slack                                  3.444    

Slack (MET) :             3.455ns  (required time - arrival time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 1.252ns (20.497%)  route 4.856ns (79.502%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.626     5.229    clk_in_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  count_reg[19]/Q
                         net (fo=6, routed)           0.847     6.532    dig[2]
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.124     6.656 r  batpos[10]_i_9/O
                         net (fo=1, routed)           1.017     7.673    batpos[10]_i_9_n_0
    SLICE_X60Y83         LUT4 (Prop_lut4_I1_O)        0.124     7.797 r  batpos[10]_i_3/O
                         net (fo=7, routed)           1.852     9.649    eqOp
    SLICE_X45Y81         LUT4 (Prop_lut4_I1_O)        0.124     9.773 r  batpos[4]_i_6/O
                         net (fo=1, routed)           0.000     9.773    batpos[4]_i_6_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.197 r  batpos_reg[4]_i_1/O[1]
                         net (fo=3, routed)           1.140    11.337    batpos_reg[4]_i_1_n_6
    SLICE_X48Y82         FDRE                                         r  batpos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.505    14.928    clk_in_IBUF_BUFG
    SLICE_X48Y82         FDRE                                         r  batpos_reg[2]/C
                         clock pessimism              0.187    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X48Y82         FDRE (Setup_fdre_C_D)       -0.288    14.791    batpos_reg[2]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -11.337    
  -------------------------------------------------------------------
                         slack                                  3.455    

Slack (MET) :             3.470ns  (required time - arrival time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[7]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.096ns  (logic 1.617ns (26.526%)  route 4.479ns (73.474%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.626     5.229    clk_in_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  count_reg[19]/Q
                         net (fo=6, routed)           0.847     6.532    dig[2]
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.124     6.656 r  batpos[10]_i_9/O
                         net (fo=1, routed)           1.017     7.673    batpos[10]_i_9_n_0
    SLICE_X60Y83         LUT4 (Prop_lut4_I1_O)        0.124     7.797 r  batpos[10]_i_3/O
                         net (fo=7, routed)           1.854     9.651    eqOp
    SLICE_X45Y81         LUT4 (Prop_lut4_I1_O)        0.124     9.775 r  batpos[4]_i_5/O
                         net (fo=1, routed)           0.000     9.775    batpos[4]_i_5_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.325 r  batpos_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.325    batpos_reg[4]_i_1_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.564 r  batpos_reg[8]_i_1/O[2]
                         net (fo=4, routed)           0.760    11.325    batpos_reg[8]_i_1_n_5
    SLICE_X47Y83         FDRE                                         r  batpos_reg[7]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.506    14.929    clk_in_IBUF_BUFG
    SLICE_X47Y83         FDRE                                         r  batpos_reg[7]_replica/C
                         clock pessimism              0.187    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X47Y83         FDRE (Setup_fdre_C_D)       -0.286    14.794    batpos_reg[7]_replica
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -11.325    
  -------------------------------------------------------------------
                         slack                                  3.470    

Slack (MET) :             3.538ns  (required time - arrival time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            batpos_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 1.408ns (23.361%)  route 4.619ns (76.639%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.626     5.229    clk_in_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  count_reg[19]/Q
                         net (fo=6, routed)           0.847     6.532    dig[2]
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.124     6.656 r  batpos[10]_i_9/O
                         net (fo=1, routed)           1.017     7.673    batpos[10]_i_9_n_0
    SLICE_X60Y83         LUT4 (Prop_lut4_I1_O)        0.124     7.797 r  batpos[10]_i_3/O
                         net (fo=7, routed)           1.854     9.651    eqOp
    SLICE_X45Y81         LUT4 (Prop_lut4_I1_O)        0.124     9.775 r  batpos[4]_i_5/O
                         net (fo=1, routed)           0.000     9.775    batpos[4]_i_5_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.355 r  batpos_reg[4]_i_1/O[2]
                         net (fo=4, routed)           0.901    11.256    batpos_reg[4]_i_1_n_5
    SLICE_X47Y82         FDRE                                         r  batpos_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.505    14.928    clk_in_IBUF_BUFG
    SLICE_X47Y82         FDRE                                         r  batpos_reg[3]_rep__0/C
                         clock pessimism              0.187    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X47Y82         FDRE (Setup_fdre_C_D)       -0.286    14.793    batpos_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         14.793    
                         arrival time                         -11.256    
  -------------------------------------------------------------------
                         slack                                  3.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.562     1.481    clk_in_IBUF_BUFG
    SLICE_X61Y84         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  count_reg[7]/Q
                         net (fo=2, routed)           0.118     1.740    count_reg[7]
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.848    count_reg[4]_i_1_n_4
    SLICE_X61Y84         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.831     1.996    clk_in_IBUF_BUFG
    SLICE_X61Y84         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.514     1.481    
    SLICE_X61Y84         FDRE (Hold_fdre_C_D)         0.105     1.586    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.561     1.480    clk_in_IBUF_BUFG
    SLICE_X61Y83         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  count_reg[3]/Q
                         net (fo=2, routed)           0.119     1.741    count_reg[3]
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.849 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.849    count_reg[0]_i_1_n_4
    SLICE_X61Y83         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.830     1.995    clk_in_IBUF_BUFG
    SLICE_X61Y83         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X61Y83         FDRE (Hold_fdre_C_D)         0.105     1.585    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.562     1.481    clk_in_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.743    count_reg[11]
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.851    count_reg[8]_i_1_n_4
    SLICE_X61Y85         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.832     1.997    clk_in_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X61Y85         FDRE (Hold_fdre_C_D)         0.105     1.586    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.562     1.481    clk_in_IBUF_BUFG
    SLICE_X61Y86         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.743    count_reg[15]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.851    count_reg[12]_i_1_n_4
    SLICE_X61Y86         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.832     1.997    clk_in_IBUF_BUFG
    SLICE_X61Y86         FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X61Y86         FDRE (Hold_fdre_C_D)         0.105     1.586    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.563     1.482    clk_in_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  count_reg[16]/Q
                         net (fo=2, routed)           0.115     1.738    count_reg[16]
    SLICE_X61Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.853 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.853    count_reg[16]_i_1_n_7
    SLICE_X61Y87         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.833     1.998    clk_in_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X61Y87         FDRE (Hold_fdre_C_D)         0.105     1.587    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.562     1.481    clk_in_IBUF_BUFG
    SLICE_X61Y86         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  count_reg[12]/Q
                         net (fo=2, routed)           0.115     1.737    count_reg[12]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.852 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.852    count_reg[12]_i_1_n_7
    SLICE_X61Y86         FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.832     1.997    clk_in_IBUF_BUFG
    SLICE_X61Y86         FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X61Y86         FDRE (Hold_fdre_C_D)         0.105     1.586    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.564     1.483    clk_in_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  count_reg[20]/Q
                         net (fo=2, routed)           0.116     1.741    count_reg[20]
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.856 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.856    count_reg[20]_i_1_n_7
    SLICE_X61Y88         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.835     2.000    clk_in_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X61Y88         FDRE (Hold_fdre_C_D)         0.105     1.588    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.561     1.480    clk_in_IBUF_BUFG
    SLICE_X61Y83         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  count_reg[2]/Q
                         net (fo=2, routed)           0.120     1.742    count_reg[2]
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.853    count_reg[0]_i_1_n_5
    SLICE_X61Y83         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.830     1.995    clk_in_IBUF_BUFG
    SLICE_X61Y83         FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X61Y83         FDRE (Hold_fdre_C_D)         0.105     1.585    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.562     1.481    clk_in_IBUF_BUFG
    SLICE_X61Y84         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  count_reg[4]/Q
                         net (fo=2, routed)           0.117     1.740    count_reg[4]
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.855 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.855    count_reg[4]_i_1_n_7
    SLICE_X61Y84         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.831     1.996    clk_in_IBUF_BUFG
    SLICE_X61Y84         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.514     1.481    
    SLICE_X61Y84         FDRE (Hold_fdre_C_D)         0.105     1.586    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.562     1.481    clk_in_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  count_reg[8]/Q
                         net (fo=2, routed)           0.117     1.740    count_reg[8]
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.855 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.855    count_reg[8]_i_1_n_7
    SLICE_X61Y85         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.832     1.997    clk_in_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X61Y85         FDRE (Hold_fdre_C_D)         0.105     1.586    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_in_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X49Y80     batpos_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X48Y80     batpos_reg[0]_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X47Y84     batpos_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X48Y81     batpos_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X47Y81     batpos_reg[1]_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X48Y82     batpos_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X47Y80     batpos_reg[2]_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X45Y84     batpos_reg[2]_replica_1/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y80     batpos_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y80     batpos_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y80     batpos_reg[0]_replica/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y80     batpos_reg[0]_replica/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X47Y84     batpos_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X47Y84     batpos_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y81     batpos_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y81     batpos_reg[1]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y80     batpos_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y80     batpos_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y80     batpos_reg[0]_replica/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y80     batpos_reg[0]_replica/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X47Y84     batpos_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X47Y84     batpos_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y81     batpos_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y81     batpos_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.969ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/green_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.693ns  (logic 9.588ns (40.468%)  route 14.105ns (59.532%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 29.864 - 24.938 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.628     5.233    vga_driver/clk_out1
    SLICE_X58Y93         FDRE                                         r  vga_driver/pixel_col_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  vga_driver/pixel_col_reg[5]/Q
                         net (fo=133, routed)         3.976     9.727    vga_driver/pixel_col_reg[10]_0[5]
    SLICE_X10Y91         LUT2 (Prop_lut2_I0_O)        0.124     9.851 r  vga_driver/multOp_i_34__2/O
                         net (fo=1, routed)           0.000     9.851    vga_driver/multOp_i_34__2_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.231 r  vga_driver/multOp_i_26__10/CO[3]
                         net (fo=1, routed)           0.000    10.231    vga_driver/multOp_i_26__10_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.388 r  vga_driver/multOp_i_25__10/CO[1]
                         net (fo=10, routed)          0.780    11.168    vga_driver/multOp_i_25__10_n_2
    SLICE_X11Y90         LUT2 (Prop_lut2_I0_O)        0.358    11.526 r  vga_driver/multOp_i_20__10/O
                         net (fo=1, routed)           0.000    11.526    vga_driver/multOp_i_20__10_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    12.009 r  vga_driver/multOp_i_3__10/CO[3]
                         net (fo=1, routed)           0.000    12.009    vga_driver/multOp_i_3__10_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.123 r  vga_driver/multOp_i_2__10/CO[3]
                         net (fo=1, routed)           0.000    12.123    vga_driver/multOp_i_2__10_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.457 r  vga_driver/multOp_i_1__10/O[1]
                         net (fo=2, routed)           0.737    13.193    add_bb/level1/brick2/power_up1/multOp_0[9]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    17.408 r  add_bb/level1/brick2/power_up1/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    17.410    add_bb/level1/brick2/power_up1/multOp_n_106
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    18.928 r  add_bb/level1/brick2/power_up1/plusOp/P[3]
                         net (fo=2, routed)           1.147    20.076    add_bb/level1/brick2/power_up1/plusOp_n_102
    SLICE_X12Y96         LUT4 (Prop_lut4_I2_O)        0.124    20.200 r  add_bb/level1/brick2/power_up1/green_out[2]_i_216/O
                         net (fo=1, routed)           0.000    20.200    add_bb/level1/brick2/power_up1/green_out[2]_i_216_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.733 r  add_bb/level1/brick2/power_up1/green_out_reg[2]_i_185/CO[3]
                         net (fo=1, routed)           0.000    20.733    add_bb/level1/brick2/power_up1/green_out_reg[2]_i_185_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.850 r  add_bb/level1/brick2/power_up1/green_out_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000    20.850    add_bb/level1/brick2/power_up1/green_out_reg[2]_i_127_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.967 r  add_bb/level1/brick2/power_up1/green_out_reg[2]_i_66/CO[3]
                         net (fo=1, routed)           1.990    22.957    add_bb/level1/power_up1/ltOp_2
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.124    23.081 r  add_bb/level1/p_0_out_inferred__0/green_out[2]_i_21/O
                         net (fo=1, routed)           1.757    24.838    add_bb/level1/p_0_out_inferred__0/green_out[2]_i_21_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.124    24.962 r  add_bb/level1/p_0_out_inferred__0/green_out[2]_i_7/O
                         net (fo=1, routed)           2.031    26.993    add_bb/level1/p_0_out_inferred__0/green_out[2]_i_7_n_0
    SLICE_X66Y65         LUT6 (Prop_lut6_I1_O)        0.124    27.117 r  add_bb/level1/p_0_out_inferred__0/green_out[2]_i_3/O
                         net (fo=1, routed)           1.684    28.801    add_bb/level1/p_0_out_inferred__0/green_out[2]_i_3_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I1_O)        0.124    28.925 r  add_bb/level1/p_0_out_inferred__0/green_out[2]_i_1/O
                         net (fo=1, routed)           0.000    28.925    vga_driver/green[0]
    SLICE_X58Y84         FDRE                                         r  vga_driver/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.500    29.864    vga_driver/clk_out1
    SLICE_X58Y84         FDRE                                         r  vga_driver/green_out_reg[2]/C
                         clock pessimism              0.276    30.140    
                         clock uncertainty           -0.084    30.056    
    SLICE_X58Y84         FDRE (Setup_fdre_C_D)        0.077    30.133    vga_driver/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         30.133    
                         arrival time                         -28.925    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             2.903ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/red_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.868ns  (logic 9.156ns (41.869%)  route 12.712ns (58.131%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 29.872 - 24.938 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.628     5.233    vga_driver/clk_out1
    SLICE_X58Y93         FDRE                                         r  vga_driver/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  vga_driver/pixel_col_reg[9]/Q
                         net (fo=110, routed)         4.629    10.379    vga_driver/pixel_col_reg[10]_0[9]
    SLICE_X56Y32         LUT2 (Prop_lut2_I0_O)        0.124    10.503 r  vga_driver/multOp_i_29__10/O
                         net (fo=1, routed)           0.000    10.503    vga_driver/multOp_i_29__10_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    10.961 r  vga_driver/multOp_i_25__7/CO[1]
                         net (fo=10, routed)          1.173    12.135    vga_driver/multOp_i_25__7_n_2
    SLICE_X57Y29         LUT2 (Prop_lut2_I0_O)        0.360    12.495 r  vga_driver/multOp_i_20__7/O
                         net (fo=1, routed)           0.000    12.495    vga_driver/multOp_i_20__7_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    12.978 r  vga_driver/multOp_i_3__7/CO[3]
                         net (fo=1, routed)           0.000    12.978    vga_driver/multOp_i_3__7_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.312 r  vga_driver/multOp_i_2__7/O[1]
                         net (fo=2, routed)           0.962    14.274    add_bb/level1/brick19/power_up1/multOp_0[5]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.215    18.489 r  add_bb/level1/brick19/power_up1/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    18.491    add_bb/level1/brick19/power_up1/multOp_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    20.009 r  add_bb/level1/brick19/power_up1/plusOp/P[10]
                         net (fo=2, routed)           1.381    21.390    add_bb/level1/brick19/power_up1/plusOp_n_95
    SLICE_X58Y24         LUT4 (Prop_lut4_I1_O)        0.124    21.514 r  add_bb/level1/brick19/power_up1/red_out[2]_i_276/O
                         net (fo=1, routed)           0.000    21.514    add_bb/level1/brick19/power_up1/red_out[2]_i_276_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.047 r  add_bb/level1/brick19/power_up1/red_out_reg[2]_i_159/CO[3]
                         net (fo=1, routed)           0.009    22.056    add_bb/level1/brick19/power_up1/red_out_reg[2]_i_159_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.173 r  add_bb/level1/brick19/power_up1/red_out_reg[2]_i_63/CO[3]
                         net (fo=1, routed)           3.319    25.492    vga_driver/red_out[2]_i_3_3[0]
    SLICE_X45Y87         LUT6 (Prop_lut6_I3_O)        0.124    25.616 r  vga_driver/red_out[2]_i_13/O
                         net (fo=1, routed)           0.300    25.916    vga_driver/red_out[2]_i_13_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I2_O)        0.124    26.040 r  vga_driver/red_out[2]_i_3/O
                         net (fo=1, routed)           0.937    26.977    vga_driver/red_out[2]_i_3_n_0
    SLICE_X48Y89         LUT6 (Prop_lut6_I1_O)        0.124    27.101 r  vga_driver/red_out[2]_i_1/O
                         net (fo=1, routed)           0.000    27.101    vga_driver/add_bb/l_red
    SLICE_X48Y89         FDRE                                         r  vga_driver/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.508    29.872    vga_driver/clk_out1
    SLICE_X48Y89         FDRE                                         r  vga_driver/red_out_reg[2]/C
                         clock pessimism              0.187    30.059    
                         clock uncertainty           -0.084    29.975    
    SLICE_X48Y89         FDRE (Setup_fdre_C_D)        0.029    30.004    vga_driver/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         30.004    
                         arrival time                         -27.101    
  -------------------------------------------------------------------
                         slack                                  2.903    

Slack (MET) :             7.220ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.363ns  (logic 9.081ns (52.300%)  route 8.282ns (47.700%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 29.869 - 24.938 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.623     5.228    vga_driver/clk_out1
    SLICE_X56Y92         FDRE                                         r  vga_driver/pixel_col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDRE (Prop_fdre_C_Q)         0.518     5.746 f  vga_driver/pixel_col_reg[0]/Q
                         net (fo=110, routed)         1.725     7.471    vga_driver/pixel_col_reg[10]_0[0]
    SLICE_X40Y89         LUT2 (Prop_lut2_I1_O)        0.124     7.595 r  vga_driver/multOp_i_29__1/O
                         net (fo=3, routed)           1.133     8.728    vga_driver/multOp_i_29__1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.308 r  vga_driver/multOp_i_26__15/CO[3]
                         net (fo=1, routed)           0.000     9.308    vga_driver/multOp_i_26__15_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.579 r  vga_driver/multOp_i_25__15/CO[0]
                         net (fo=10, routed)          1.165    10.744    vga_driver/multOp_i_25__15_n_3
    SLICE_X53Y96         LUT3 (Prop_lut3_I2_O)        0.401    11.145 r  vga_driver/multOp_i_11__15/O
                         net (fo=1, routed)           0.000    11.145    vga_driver/multOp_i_11__15_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    11.615 r  vga_driver/multOp_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    11.615    vga_driver/multOp_i_2__15_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.949 r  vga_driver/multOp_i_1__15/O[1]
                         net (fo=2, routed)           0.865    12.813    add_bb/multOp_39[9]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    17.028 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    17.030    add_bb/multOp_n_106
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    18.548 f  add_bb/plusOp/P[21]
                         net (fo=1, routed)           1.333    19.881    add_bb/plusOp_n_84
    SLICE_X58Y98         LUT2 (Prop_lut2_I1_O)        0.124    20.005 r  add_bb/red_out[3]_i_5/O
                         net (fo=1, routed)           0.000    20.005    add_bb/red_out[3]_i_5_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.381 r  add_bb/red_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           1.291    21.672    add_bb/ltOp
    SLICE_X52Y91         LUT2 (Prop_lut2_I1_O)        0.150    21.822 r  add_bb/red_out[3]_i_2/O
                         net (fo=1, routed)           0.769    22.591    vga_driver/red[0]
    SLICE_X58Y91         FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.505    29.869    vga_driver/clk_out1
    SLICE_X58Y91         FDRE                                         r  vga_driver/red_out_reg[3]/C
                         clock pessimism              0.259    30.128    
                         clock uncertainty           -0.084    30.044    
    SLICE_X58Y91         FDRE (Setup_fdre_C_D)       -0.233    29.811    vga_driver/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         29.811    
                         arrival time                         -22.591    
  -------------------------------------------------------------------
                         slack                                  7.220    

Slack (MET) :             18.671ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/green_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.050ns  (logic 1.511ns (24.974%)  route 4.539ns (75.026%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 29.867 - 24.938 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.628     5.233    vga_driver/clk_out1
    SLICE_X58Y93         FDRE                                         r  vga_driver/pixel_col_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  vga_driver/pixel_col_reg[5]/Q
                         net (fo=133, routed)         3.526     9.276    vga_driver/pixel_col_reg[10]_0[5]
    SLICE_X46Y83         LUT4 (Prop_lut4_I0_O)        0.124     9.400 r  vga_driver/green_out[3]_i_36/O
                         net (fo=1, routed)           0.000     9.400    add_bb/level1/green_out_reg[3]_i_5[2]
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.780 r  add_bb/level1/green_out_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.780    add_bb/level1/brick18/power_up1/green_out[3]_i_2_0[0]
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.937 r  add_bb/level1/brick18/power_up1/green_out_reg[3]_i_5/CO[1]
                         net (fo=2, routed)           0.675    10.612    vga_driver/green_out_reg[3]_1[0]
    SLICE_X44Y82         LUT6 (Prop_lut6_I3_O)        0.332    10.944 r  vga_driver/green_out[3]_i_1_comp_1_replica/O
                         net (fo=1, routed)           0.339    11.283    vga_driver/blue[1]_repN
    SLICE_X46Y83         FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.503    29.867    vga_driver/clk_out1
    SLICE_X46Y83         FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C
                         clock pessimism              0.187    30.054    
                         clock uncertainty           -0.084    29.970    
    SLICE_X46Y83         FDRE (Setup_fdre_C_D)       -0.016    29.954    vga_driver/green_out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         29.954    
                         arrival time                         -11.283    
  -------------------------------------------------------------------
                         slack                                 18.671    

Slack (MET) :             19.014ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.511ns (26.265%)  route 4.242ns (73.735%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 29.866 - 24.938 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.628     5.233    vga_driver/clk_out1
    SLICE_X58Y93         FDRE                                         r  vga_driver/pixel_col_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  vga_driver/pixel_col_reg[5]/Q
                         net (fo=133, routed)         3.526     9.276    vga_driver/pixel_col_reg[10]_0[5]
    SLICE_X46Y83         LUT4 (Prop_lut4_I0_O)        0.124     9.400 r  vga_driver/green_out[3]_i_36/O
                         net (fo=1, routed)           0.000     9.400    add_bb/level1/green_out_reg[3]_i_5[2]
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.780 r  add_bb/level1/green_out_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.780    add_bb/level1/brick18/power_up1/green_out[3]_i_2_0[0]
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.937 r  add_bb/level1/brick18/power_up1/green_out_reg[3]_i_5/CO[1]
                         net (fo=2, routed)           0.716    10.654    vga_driver/green_out_reg[3]_1[0]
    SLICE_X49Y82         LUT6 (Prop_lut6_I3_O)        0.332    10.986 r  vga_driver/green_out[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    10.986    vga_driver/blue[1]
    SLICE_X49Y82         FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.502    29.866    vga_driver/clk_out1
    SLICE_X49Y82         FDRE                                         r  vga_driver/green_out_reg[3]/C
                         clock pessimism              0.187    30.053    
                         clock uncertainty           -0.084    29.969    
    SLICE_X49Y82         FDRE (Setup_fdre_C_D)        0.031    30.000    vga_driver/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                         -10.986    
  -------------------------------------------------------------------
                         slack                                 19.014    

Slack (MET) :             19.255ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/green_out_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 0.963ns (19.400%)  route 4.001ns (80.600%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 29.867 - 24.938 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.623     5.228    vga_driver/clk_out1
    SLICE_X53Y94         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.419     5.647 r  vga_driver/v_cnt_reg[7]/Q
                         net (fo=10, routed)          0.602     6.249    vga_driver/v_cnt_reg[7]
    SLICE_X53Y92         LUT5 (Prop_lut5_I3_O)        0.296     6.545 r  vga_driver/red_out[1]_i_3/O
                         net (fo=1, routed)           0.667     7.212    vga_driver/red_out[1]_i_3_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.336 r  vga_driver/red_out[1]_i_2/O
                         net (fo=2, routed)           0.900     8.235    vga_driver/red_out[1]_i_2_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I2_O)        0.124     8.359 r  vga_driver/red_out[3]_i_1/O
                         net (fo=5, routed)           1.832    10.192    vga_driver/red_out[3]_i_1_n_0
    SLICE_X46Y83         FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.503    29.867    vga_driver/clk_out1
    SLICE_X46Y83         FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C
                         clock pessimism              0.187    30.054    
                         clock uncertainty           -0.084    29.970    
    SLICE_X46Y83         FDRE (Setup_fdre_C_R)       -0.524    29.446    vga_driver/green_out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         29.446    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                 19.255    

Slack (MET) :             19.266ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/green_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 0.963ns (19.081%)  route 4.084ns (80.919%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 29.866 - 24.938 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.623     5.228    vga_driver/clk_out1
    SLICE_X53Y94         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.419     5.647 r  vga_driver/v_cnt_reg[7]/Q
                         net (fo=10, routed)          0.602     6.249    vga_driver/v_cnt_reg[7]
    SLICE_X53Y92         LUT5 (Prop_lut5_I3_O)        0.296     6.545 r  vga_driver/red_out[1]_i_3/O
                         net (fo=1, routed)           0.667     7.212    vga_driver/red_out[1]_i_3_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.336 r  vga_driver/red_out[1]_i_2/O
                         net (fo=2, routed)           0.900     8.235    vga_driver/red_out[1]_i_2_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I2_O)        0.124     8.359 r  vga_driver/red_out[3]_i_1/O
                         net (fo=5, routed)           1.915    10.274    vga_driver/red_out[3]_i_1_n_0
    SLICE_X49Y82         FDRE                                         r  vga_driver/green_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.502    29.866    vga_driver/clk_out1
    SLICE_X49Y82         FDRE                                         r  vga_driver/green_out_reg[3]/C
                         clock pessimism              0.187    30.053    
                         clock uncertainty           -0.084    29.969    
    SLICE_X49Y82         FDRE (Setup_fdre_C_R)       -0.429    29.540    vga_driver/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         29.540    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                 19.266    

Slack (MET) :             19.956ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/red_out_reg[1]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 0.963ns (20.423%)  route 3.752ns (79.577%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 29.862 - 24.938 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.623     5.228    vga_driver/clk_out1
    SLICE_X53Y94         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.419     5.647 f  vga_driver/v_cnt_reg[7]/Q
                         net (fo=10, routed)          0.602     6.249    vga_driver/v_cnt_reg[7]
    SLICE_X53Y92         LUT5 (Prop_lut5_I3_O)        0.296     6.545 f  vga_driver/red_out[1]_i_3/O
                         net (fo=1, routed)           0.667     7.212    vga_driver/red_out[1]_i_3_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.336 f  vga_driver/red_out[1]_i_2/O
                         net (fo=2, routed)           0.903     8.238    vga_driver/red_out[1]_i_2_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I3_O)        0.124     8.362 r  vga_driver/red_out[1]_i_1/O
                         net (fo=6, routed)           1.581     9.943    vga_driver/red_out1
    SLICE_X68Y104        FDRE                                         r  vga_driver/red_out_reg[1]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.499    29.862    vga_driver/clk_out1
    SLICE_X68Y104        FDRE                                         r  vga_driver/red_out_reg[1]_lopt_replica_5/C
                         clock pessimism              0.179    30.041    
                         clock uncertainty           -0.084    29.957    
    SLICE_X68Y104        FDRE (Setup_fdre_C_D)       -0.058    29.899    vga_driver/red_out_reg[1]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         29.899    
                         arrival time                          -9.943    
  -------------------------------------------------------------------
                         slack                                 19.956    

Slack (MET) :             19.964ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 1.061ns (24.015%)  route 3.357ns (75.985%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 29.864 - 24.938 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.623     5.228    vga_driver/clk_out1
    SLICE_X57Y92         FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  vga_driver/h_cnt_reg[2]/Q
                         net (fo=8, routed)           1.270     6.953    vga_driver/h_cnt_reg[2]
    SLICE_X55Y92         LUT4 (Prop_lut4_I0_O)        0.154     7.107 r  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.674     7.782    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I0_O)        0.327     8.109 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          0.813     8.921    vga_driver/eqOp
    SLICE_X52Y92         LUT6 (Prop_lut6_I1_O)        0.124     9.045 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.600     9.646    vga_driver/v_cnt0
    SLICE_X53Y92         FDRE                                         r  vga_driver/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.500    29.864    vga_driver/clk_out1
    SLICE_X53Y92         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.259    30.123    
                         clock uncertainty           -0.084    30.039    
    SLICE_X53Y92         FDRE (Setup_fdre_C_R)       -0.429    29.610    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         29.610    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                 19.964    

Slack (MET) :             19.976ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.061ns (24.602%)  route 3.252ns (75.398%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 29.865 - 24.938 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.623     5.228    vga_driver/clk_out1
    SLICE_X57Y92         FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  vga_driver/h_cnt_reg[2]/Q
                         net (fo=8, routed)           1.270     6.953    vga_driver/h_cnt_reg[2]
    SLICE_X55Y92         LUT4 (Prop_lut4_I0_O)        0.154     7.107 r  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.674     7.782    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I0_O)        0.327     8.109 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          0.813     8.921    vga_driver/eqOp
    SLICE_X52Y92         LUT6 (Prop_lut6_I1_O)        0.124     9.045 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.495     9.540    vga_driver/v_cnt0
    SLICE_X54Y93         FDRE                                         r  vga_driver/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.501    29.865    vga_driver/clk_out1
    SLICE_X54Y93         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
                         clock pessimism              0.259    30.124    
                         clock uncertainty           -0.084    30.040    
    SLICE_X54Y93         FDRE (Setup_fdre_C_R)       -0.524    29.516    vga_driver/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         29.516    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                 19.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.716%)  route 0.148ns (51.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.561     1.482    vga_driver/clk_out1
    SLICE_X55Y92         FDRE                                         r  vga_driver/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  vga_driver/h_cnt_reg[1]/Q
                         net (fo=9, routed)           0.148     1.772    vga_driver/h_cnt_reg[1]
    SLICE_X56Y91         FDRE                                         r  vga_driver/pixel_col_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.832     1.999    vga_driver/clk_out1
    SLICE_X56Y91         FDRE                                         r  vga_driver/pixel_col_reg[1]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X56Y91         FDRE (Hold_fdre_C_D)         0.059     1.578    vga_driver/pixel_col_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.763%)  route 0.142ns (50.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.562     1.483    vga_driver/clk_out1
    SLICE_X53Y94         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  vga_driver/v_cnt_reg[5]/Q
                         net (fo=9, routed)           0.142     1.767    vga_driver/v_cnt_reg[5]
    SLICE_X53Y93         FDRE                                         r  vga_driver/pixel_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.832     1.999    vga_driver/clk_out1
    SLICE_X53Y93         FDRE                                         r  vga_driver/pixel_row_reg[5]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X53Y93         FDRE (Hold_fdre_C_D)         0.072     1.571    vga_driver/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.763%)  route 0.142ns (50.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.562     1.483    vga_driver/clk_out1
    SLICE_X53Y94         FDRE                                         r  vga_driver/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  vga_driver/v_cnt_reg[6]/Q
                         net (fo=7, routed)           0.142     1.767    vga_driver/v_cnt_reg[6]
    SLICE_X53Y93         FDRE                                         r  vga_driver/pixel_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.832     1.999    vga_driver/clk_out1
    SLICE_X53Y93         FDRE                                         r  vga_driver/pixel_row_reg[6]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X53Y93         FDRE (Hold_fdre_C_D)         0.071     1.570    vga_driver/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_row_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.070%)  route 0.146ns (50.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.562     1.483    vga_driver/clk_out1
    SLICE_X53Y94         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=9, routed)           0.146     1.771    vga_driver/v_cnt_reg[4]
    SLICE_X53Y93         FDRE                                         r  vga_driver/pixel_row_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.832     1.999    vga_driver/clk_out1
    SLICE_X53Y93         FDRE                                         r  vga_driver/pixel_row_reg[4]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X53Y93         FDRE (Hold_fdre_C_D)         0.070     1.569    vga_driver/pixel_row_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.562     1.483    vga_driver/clk_out1
    SLICE_X57Y92         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=7, routed)           0.157     1.782    vga_driver/h_cnt_reg[4]
    SLICE_X56Y92         FDRE                                         r  vga_driver/pixel_col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.832     1.999    vga_driver/clk_out1
    SLICE_X56Y92         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
                         clock pessimism             -0.502     1.496    
    SLICE_X56Y92         FDRE (Hold_fdre_C_D)         0.084     1.580    vga_driver/pixel_col_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.989%)  route 0.166ns (54.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.563     1.484    vga_driver/clk_out1
    SLICE_X57Y93         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.166     1.791    vga_driver/h_cnt_reg[9]
    SLICE_X58Y93         FDRE                                         r  vga_driver/pixel_col_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.835     2.002    vga_driver/clk_out1
    SLICE_X58Y93         FDRE                                         r  vga_driver/pixel_col_reg[9]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X58Y93         FDRE (Hold_fdre_C_D)         0.063     1.585    vga_driver/pixel_col_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.410%)  route 0.156ns (52.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.562     1.483    vga_driver/clk_out1
    SLICE_X57Y92         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  vga_driver/h_cnt_reg[10]/Q
                         net (fo=6, routed)           0.156     1.781    vga_driver/h_cnt_reg[10]
    SLICE_X57Y91         FDRE                                         r  vga_driver/pixel_col_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.832     1.999    vga_driver/clk_out1
    SLICE_X57Y91         FDRE                                         r  vga_driver/pixel_col_reg[10]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X57Y91         FDRE (Hold_fdre_C_D)         0.070     1.569    vga_driver/pixel_col_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.653%)  route 0.142ns (43.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.561     1.482    vga_driver/clk_out1
    SLICE_X53Y92         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  vga_driver/v_cnt_reg[8]/Q
                         net (fo=9, routed)           0.142     1.766    vga_driver/v_cnt_reg[8]
    SLICE_X52Y92         LUT6 (Prop_lut6_I3_O)        0.045     1.811 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.000     1.811    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X52Y92         FDRE                                         r  vga_driver/v_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.831     1.998    vga_driver/clk_out1
    SLICE_X52Y92         FDRE                                         r  vga_driver/v_cnt_reg[10]/C
                         clock pessimism             -0.502     1.495    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.091     1.586    vga_driver/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.481%)  route 0.143ns (43.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.561     1.482    vga_driver/clk_out1
    SLICE_X53Y92         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  vga_driver/v_cnt_reg[8]/Q
                         net (fo=9, routed)           0.143     1.767    vga_driver/v_cnt_reg[8]
    SLICE_X52Y92         LUT6 (Prop_lut6_I3_O)        0.045     1.812 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.812    vga_driver/v_cnt[9]_i_1_n_0
    SLICE_X52Y92         FDRE                                         r  vga_driver/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.831     1.998    vga_driver/clk_out1
    SLICE_X52Y92         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism             -0.502     1.495    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.092     1.587    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.411%)  route 0.176ns (55.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.563     1.484    vga_driver/clk_out1
    SLICE_X57Y93         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=11, routed)          0.176     1.802    vga_driver/h_cnt_reg[6]
    SLICE_X58Y93         FDRE                                         r  vga_driver/pixel_col_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.835     2.002    vga_driver/clk_out1
    SLICE_X58Y93         FDRE                                         r  vga_driver/pixel_col_reg[6]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X58Y93         FDRE (Hold_fdre_C_D)         0.052     1.574    vga_driver/pixel_col_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.469 }
Period(ns):         24.938
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         24.938      22.783     BUFGCTRL_X0Y1    clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         24.938      23.689     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X58Y84     vga_driver/green_out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X49Y82     vga_driver/green_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X46Y83     vga_driver/green_out_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X57Y93     vga_driver/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X57Y92     vga_driver/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X55Y92     vga_driver/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X57Y92     vga_driver/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X55Y92     vga_driver/h_cnt_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       24.938      188.422    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X58Y84     vga_driver/green_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X58Y84     vga_driver/green_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X49Y82     vga_driver/green_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X49Y82     vga_driver/green_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X46Y83     vga_driver/green_out_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X46Y83     vga_driver/green_out_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X57Y93     vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X57Y93     vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X57Y92     vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X57Y92     vga_driver/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X58Y84     vga_driver/green_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X58Y84     vga_driver/green_out_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X49Y82     vga_driver/green_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X49Y82     vga_driver/green_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X46Y83     vga_driver/green_out_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X46Y83     vga_driver/green_out_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X57Y93     vga_driver/h_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X57Y93     vga_driver/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X57Y92     vga_driver/h_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X57Y92     vga_driver/h_cnt_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack       -5.038ns,  Total Violation       -9.675ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.488ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.038ns  (required time - arrival time)
  Source:                 batpos_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/green_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.123ns  (clk_out1_clk_wiz_0 rise@1970.124ns - sys_clk_pin rise@1970.000ns)
  Data Path Delay:        4.844ns  (logic 2.419ns (49.939%)  route 2.425ns (50.061%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 1975.052 - 1970.124 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 1975.229 - 1970.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1970.000  1970.000 r  
    E3                                                0.000  1970.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1970.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1971.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025  1973.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1973.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.626  1975.229    clk_in_IBUF_BUFG
    SLICE_X47Y83         FDRE                                         r  batpos_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456  1975.685 r  batpos_reg[4]_replica/Q
                         net (fo=7, routed)           0.757  1976.441    add_bb/level1/batpos_reg[4]_repN_alias
    SLICE_X48Y83         LUT4 (Prop_lut4_I3_O)        0.124  1976.565 r  add_bb/level1/green_out[3]_i_93/O
                         net (fo=1, routed)           0.000  1976.565    add_bb/level1/green_out[3]_i_93_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1977.097 r  add_bb/level1/green_out_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000  1977.097    add_bb/level1/brick18/power_up1/green_out[3]_i_21[0]
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1977.319 r  add_bb/level1/brick18/power_up1/green_out_reg[3]_i_48/O[0]
                         net (fo=4, routed)           0.886  1978.205    vga_driver/ball_x[8]
    SLICE_X47Y82         LUT4 (Prop_lut4_I3_O)        0.299  1978.504 r  vga_driver/green_out[3]_i_21/O
                         net (fo=1, routed)           0.000  1978.504    add_bb/level1/brick18/power_up1/green_out[3]_i_3_0[0]
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457  1978.961 r  add_bb/level1/brick18/power_up1/green_out_reg[3]_i_6/CO[1]
                         net (fo=2, routed)           0.444  1979.405    vga_driver/green_out_reg[3]_2[0]
    SLICE_X44Y82         LUT6 (Prop_lut6_I5_O)        0.329  1979.734 r  vga_driver/green_out[3]_i_1_comp_1_replica/O
                         net (fo=1, routed)           0.339  1980.073    vga_driver/blue[1]_repN
    SLICE_X46Y83         FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1970.124  1970.124 r  
    E3                                                0.000  1970.124 r  clk_in (IN)
                         net (fo=0)                   0.000  1970.124    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1971.535 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920  1973.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1973.546 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683  1975.229    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1971.535 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1973.458    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1973.549 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.503  1975.052    vga_driver/clk_out1
    SLICE_X46Y83         FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C
                         clock pessimism              0.180  1975.232    
                         clock uncertainty           -0.181  1975.051    
    SLICE_X46Y83         FDRE (Setup_fdre_C_D)       -0.016  1975.035    vga_driver/green_out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1975.035    
                         arrival time                       -1980.073    
  -------------------------------------------------------------------
                         slack                                 -5.038    

Slack (VIOLATED) :        -4.637ns  (required time - arrival time)
  Source:                 batpos_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.123ns  (clk_out1_clk_wiz_0 rise@1970.124ns - sys_clk_pin rise@1970.000ns)
  Data Path Delay:        4.493ns  (logic 2.498ns (55.598%)  route 1.995ns (44.402%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 1975.051 - 1970.124 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 1975.225 - 1970.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1970.000  1970.000 r  
    E3                                                0.000  1970.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1970.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1971.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025  1973.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1973.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.622  1975.225    clk_in_IBUF_BUFG
    SLICE_X48Y80         FDRE                                         r  batpos_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.456  1975.681 r  batpos_reg[0]_replica/Q
                         net (fo=6, routed)           0.449  1976.130    add_bb/level1/batpos_reg[0]_repN_alias
    SLICE_X46Y80         LUT2 (Prop_lut2_I0_O)        0.124  1976.254 r  add_bb/level1/green_out[3]_i_84/O
                         net (fo=1, routed)           0.000  1976.254    add_bb/level1/green_out[3]_i_84_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1976.767 r  add_bb/level1/green_out_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000  1976.767    add_bb/level1/green_out_reg[3]_i_53_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  1977.006 r  add_bb/level1/green_out_reg[3]_i_52/O[2]
                         net (fo=4, routed)           0.829  1977.835    vga_driver/green_out_reg[3]_i_12[2]
    SLICE_X46Y83         LUT4 (Prop_lut4_I3_O)        0.301  1978.136 r  vga_driver/green_out[3]_i_35/O
                         net (fo=1, routed)           0.000  1978.136    add_bb/level1/green_out_reg[3]_i_5[3]
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376  1978.512 r  add_bb/level1/green_out_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000  1978.512    add_bb/level1/brick18/power_up1/green_out[3]_i_2_0[0]
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157  1978.669 r  add_bb/level1/brick18/power_up1/green_out_reg[3]_i_5/CO[1]
                         net (fo=2, routed)           0.716  1979.386    vga_driver/green_out_reg[3]_1[0]
    SLICE_X49Y82         LUT6 (Prop_lut6_I3_O)        0.332  1979.718 r  vga_driver/green_out[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000  1979.718    vga_driver/blue[1]
    SLICE_X49Y82         FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1970.124  1970.124 r  
    E3                                                0.000  1970.124 r  clk_in (IN)
                         net (fo=0)                   0.000  1970.124    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1971.535 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920  1973.455    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1973.546 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683  1975.229    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1971.535 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1973.458    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1973.549 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.502  1975.051    vga_driver/clk_out1
    SLICE_X49Y82         FDRE                                         r  vga_driver/green_out_reg[3]/C
                         clock pessimism              0.180  1975.231    
                         clock uncertainty           -0.181  1975.050    
    SLICE_X49Y82         FDRE (Setup_fdre_C_D)        0.031  1975.081    vga_driver/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                       1975.081    
                         arrival time                       -1979.718    
  -------------------------------------------------------------------
                         slack                                 -4.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 batpos_reg[2]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.462ns (45.008%)  route 0.564ns (54.992%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.564     1.483    clk_in_IBUF_BUFG
    SLICE_X45Y84         FDRE                                         r  batpos_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  batpos_reg[2]_replica_1/Q
                         net (fo=2, routed)           0.158     1.782    add_bb/level1/batpos_reg[2]_repN_1_alias
    SLICE_X45Y84         LUT4 (Prop_lut4_I3_O)        0.043     1.825 r  add_bb/level1/green_out[3]_i_24/O
                         net (fo=1, routed)           0.000     1.825    add_bb/level1/green_out[3]_i_24_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     1.944 r  add_bb/level1/green_out_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.944    add_bb/level1/brick18/power_up1/green_out[3]_i_2[0]
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.989 r  add_bb/level1/brick18/power_up1/green_out_reg[3]_i_4/CO[1]
                         net (fo=2, routed)           0.406     2.396    vga_driver/green_out_reg[3]_0[0]
    SLICE_X49Y82         LUT6 (Prop_lut6_I2_O)        0.114     2.510 r  vga_driver/green_out[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     2.510    vga_driver/blue[1]
    SLICE_X49Y82         FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.827     1.994    vga_driver/clk_out1
    SLICE_X49Y82         FDRE                                         r  vga_driver/green_out_reg[3]/C
                         clock pessimism             -0.245     1.748    
                         clock uncertainty            0.181     1.930    
    SLICE_X49Y82         FDRE (Hold_fdre_C_D)         0.092     2.022    vga_driver/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 batpos_reg[2]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/green_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.462ns (45.215%)  route 0.560ns (54.785%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.564     1.483    clk_in_IBUF_BUFG
    SLICE_X45Y84         FDRE                                         r  batpos_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  batpos_reg[2]_replica_1/Q
                         net (fo=2, routed)           0.158     1.782    add_bb/level1/batpos_reg[2]_repN_1_alias
    SLICE_X45Y84         LUT4 (Prop_lut4_I3_O)        0.043     1.825 r  add_bb/level1/green_out[3]_i_24/O
                         net (fo=1, routed)           0.000     1.825    add_bb/level1/green_out[3]_i_24_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     1.944 r  add_bb/level1/green_out_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.944    add_bb/level1/brick18/power_up1/green_out[3]_i_2[0]
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.989 r  add_bb/level1/brick18/power_up1/green_out_reg[3]_i_4/CO[1]
                         net (fo=2, routed)           0.285     2.275    vga_driver/green_out_reg[3]_0[0]
    SLICE_X44Y82         LUT6 (Prop_lut6_I2_O)        0.114     2.389 r  vga_driver/green_out[3]_i_1_comp_1_replica/O
                         net (fo=1, routed)           0.117     2.505    vga_driver/blue[1]_repN
    SLICE_X46Y83         FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.828     1.995    vga_driver/clk_out1
    SLICE_X46Y83         FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C
                         clock pessimism             -0.245     1.749    
                         clock uncertainty            0.181     1.931    
    SLICE_X46Y83         FDRE (Hold_fdre_C_D)         0.060     1.991    vga_driver/green_out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.514    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           999 Endpoints
Min Delay           999 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/level1/brick39/power_up1/bat_changer_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_y_motion_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.982ns  (logic 6.371ns (35.430%)  route 11.611ns (64.570%))
  Logic Levels:           23  (CARRY4=8 FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE                         0.000     0.000 r  add_bb/level1/brick39/power_up1/bat_changer_reg[30]/C
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_bb/level1/brick39/power_up1/bat_changer_reg[30]/Q
                         net (fo=14, routed)          0.927     1.383    add_bb/level1/int_vec[38]_7[30]
    SLICE_X59Y84         LUT3 (Prop_lut3_I1_O)        0.118     1.501 r  add_bb/level1/green_out[3]_i_372/O
                         net (fo=2, routed)           0.800     2.301    add_bb/level1/green_out[3]_i_372_n_0
    SLICE_X60Y84         LUT4 (Prop_lut4_I0_O)        0.326     2.627 r  add_bb/level1/green_out[3]_i_375/O
                         net (fo=1, routed)           0.000     2.627    add_bb/level1/green_out[3]_i_375_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.205 r  add_bb/level1/green_out_reg[3]_i_245/O[2]
                         net (fo=2, routed)           0.827     4.032    add_bb/level1/green_out_reg[3]_i_245_n_5
    SLICE_X56Y86         LUT2 (Prop_lut2_I0_O)        0.301     4.333 r  add_bb/level1/green_out[3]_i_219/O
                         net (fo=2, routed)           0.840     5.173    add_bb/level1/green_out[3]_i_219_n_0
    SLICE_X54Y84         LUT4 (Prop_lut4_I3_O)        0.124     5.297 r  add_bb/level1/green_out[3]_i_222/O
                         net (fo=1, routed)           0.000     5.297    add_bb/level1/green_out[3]_i_222_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.673 r  add_bb/level1/green_out_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000     5.673    add_bb/level1/green_out_reg[3]_i_135_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.892 r  add_bb/level1/green_out_reg[3]_i_123/O[0]
                         net (fo=3, routed)           1.090     6.981    add_bb/level1/green_out_reg[3]_i_123_n_7
    SLICE_X57Y82         LUT3 (Prop_lut3_I1_O)        0.295     7.276 r  add_bb/level1/green_out[3]_i_132/O
                         net (fo=2, routed)           0.766     8.042    add_bb/level1/green_out[3]_i_132_n_0
    SLICE_X58Y83         LUT5 (Prop_lut5_I1_O)        0.150     8.192 r  add_bb/level1/green_out[3]_i_101/O
                         net (fo=2, routed)           1.113     9.305    add_bb/level1/green_out[3]_i_101_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I0_O)        0.348     9.653 r  add_bb/level1/green_out[3]_i_105/O
                         net (fo=1, routed)           0.000     9.653    add_bb/level1/green_out[3]_i_105_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.880 f  add_bb/level1/green_out_reg[3]_i_64/O[1]
                         net (fo=7, routed)           1.456    11.336    add_bb/level1/bat_changer_total[5]
    SLICE_X44Y81         LUT5 (Prop_lut5_I4_O)        0.303    11.639 r  add_bb/level1/green_out[3]_i_129/O
                         net (fo=1, routed)           0.795    12.433    add_bb/level1/green_out[3]_i_129_n_0
    SLICE_X46Y81         LUT3 (Prop_lut3_I1_O)        0.124    12.557 r  add_bb/level1/green_out[3]_i_78/O
                         net (fo=1, routed)           0.000    12.557    add_bb/level1/green_out[3]_i_78_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.937 r  add_bb/level1/green_out_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    12.937    add_bb/level1/brick18/power_up1/green_out[3]_i_16[0]
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.260 r  add_bb/level1/brick18/power_up1/green_out_reg[3]_i_39/O[1]
                         net (fo=4, routed)           0.844    14.105    add_bb/level1/brick18/power_up1/O[1]
    SLICE_X44Y83         LUT5 (Prop_lut5_I1_O)        0.306    14.411 r  add_bb/level1/brick18/power_up1/ball_y_motion[10]_i_77/O
                         net (fo=1, routed)           0.000    14.411    add_bb/level1/brick18/power_up1/ball_y_motion[10]_i_77_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.812 r  add_bb/level1/brick18/power_up1/ball_y_motion_reg[10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.812    add_bb/level1/brick18/power_up1/ball_y_motion_reg[10]_i_42_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.083 r  add_bb/level1/brick18/power_up1/ball_y_motion_reg[10]_i_27/CO[0]
                         net (fo=1, routed)           0.932    16.015    add_bb/level1/brick18/power_up1/ball_y_motion_reg[10]_i_27_n_3
    SLICE_X43Y87         LUT6 (Prop_lut6_I2_O)        0.373    16.388 f  add_bb/level1/brick18/power_up1/ball_y_motion[10]_i_16/O
                         net (fo=1, routed)           0.670    17.057    add_bb/level1/brick18/power_up1/ball_y_motion[10]_i_16_n_0
    SLICE_X40Y92         LUT5 (Prop_lut5_I4_O)        0.124    17.181 r  add_bb/level1/brick18/power_up1/ball_y_motion[10]_i_10/O
                         net (fo=1, routed)           0.159    17.340    add_bb/level1/brick37/ball_y_motion_reg[10]_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I2_O)        0.124    17.464 r  add_bb/level1/brick37/ball_y_motion[10]_i_6/O
                         net (fo=1, routed)           0.394    17.858    add_bb/level1/brick26/ball_y_motion_reg[10]_3
    SLICE_X39Y92         LUT6 (Prop_lut6_I4_O)        0.124    17.982 r  add_bb/level1/brick26/ball_y_motion[10]_i_1/O
                         net (fo=1, routed)           0.000    17.982    add_bb/level1_n_461
    SLICE_X39Y92         FDRE                                         r  add_bb/ball_y_motion_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/game_on_reg_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/level1/brick26/power_up1/void_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.676ns  (logic 0.580ns (5.433%)  route 10.096ns (94.567%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE                         0.000     0.000 r  add_bb/game_on_reg_rep/C
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_bb/game_on_reg_rep/Q
                         net (fo=116, routed)         4.963     5.419    add_bb/level1/brick2/power_up1/flip_reg_0
    SLICE_X15Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.543 r  add_bb/level1/brick2/power_up1/void_i_1/O
                         net (fo=46, routed)          5.133    10.676    add_bb/level1/brick26/power_up1/flip_reg_0
    SLICE_X66Y95         FDRE                                         r  add_bb/level1/brick26/power_up1/void_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/game_on_reg_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/level1/brick30/power_up1/void_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.670ns  (logic 0.580ns (5.436%)  route 10.090ns (94.564%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE                         0.000     0.000 r  add_bb/game_on_reg_rep/C
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_bb/game_on_reg_rep/Q
                         net (fo=116, routed)         4.963     5.419    add_bb/level1/brick2/power_up1/flip_reg_0
    SLICE_X15Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.543 r  add_bb/level1/brick2/power_up1/void_i_1/O
                         net (fo=46, routed)          5.126    10.670    add_bb/level1/brick30/power_up1/flip_reg_0
    SLICE_X55Y96         FDRE                                         r  add_bb/level1/brick30/power_up1/void_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/game_on_reg_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/level1/brick26/power_up1/flip_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.625ns  (logic 0.580ns (5.459%)  route 10.045ns (94.541%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE                         0.000     0.000 r  add_bb/game_on_reg_rep/C
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_bb/game_on_reg_rep/Q
                         net (fo=116, routed)         4.963     5.419    add_bb/level1/brick2/power_up1/flip_reg_0
    SLICE_X15Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.543 r  add_bb/level1/brick2/power_up1/void_i_1/O
                         net (fo=46, routed)          5.082    10.625    add_bb/level1/brick26/power_up1/flip_reg_0
    SLICE_X63Y92         FDRE                                         r  add_bb/level1/brick26/power_up1/flip_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/game_on_reg_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/level1/brick15/power_up1/flip_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.585ns  (logic 0.580ns (5.479%)  route 10.005ns (94.521%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE                         0.000     0.000 r  add_bb/game_on_reg_rep/C
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_bb/game_on_reg_rep/Q
                         net (fo=116, routed)         4.963     5.419    add_bb/level1/brick2/power_up1/flip_reg_0
    SLICE_X15Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.543 r  add_bb/level1/brick2/power_up1/void_i_1/O
                         net (fo=46, routed)          5.042    10.585    add_bb/level1/brick15/power_up1/flip_reg_0
    SLICE_X53Y89         FDRE                                         r  add_bb/level1/brick15/power_up1/flip_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/game_on_reg_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/level1/brick15/power_up1/void_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.585ns  (logic 0.580ns (5.479%)  route 10.005ns (94.521%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE                         0.000     0.000 r  add_bb/game_on_reg_rep/C
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_bb/game_on_reg_rep/Q
                         net (fo=116, routed)         4.963     5.419    add_bb/level1/brick2/power_up1/flip_reg_0
    SLICE_X15Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.543 r  add_bb/level1/brick2/power_up1/void_i_1/O
                         net (fo=46, routed)          5.042    10.585    add_bb/level1/brick15/power_up1/flip_reg_0
    SLICE_X53Y89         FDRE                                         r  add_bb/level1/brick15/power_up1/void_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/game_on_reg_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/level1/brick2/power_up1/flip_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.454ns  (logic 0.580ns (5.548%)  route 9.874ns (94.452%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE                         0.000     0.000 r  add_bb/game_on_reg_rep/C
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_bb/game_on_reg_rep/Q
                         net (fo=116, routed)         4.963     5.419    add_bb/level1/brick2/power_up1/flip_reg_0
    SLICE_X15Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.543 r  add_bb/level1/brick2/power_up1/void_i_1/O
                         net (fo=46, routed)          4.911    10.454    add_bb/level1/brick2/power_up1/game_on_reg_rep
    SLICE_X57Y88         FDRE                                         r  add_bb/level1/brick2/power_up1/flip_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/game_on_reg_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/level1/brick39/power_up1/flip_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.289ns  (logic 0.580ns (5.637%)  route 9.709ns (94.363%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE                         0.000     0.000 r  add_bb/game_on_reg_rep/C
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_bb/game_on_reg_rep/Q
                         net (fo=116, routed)         4.963     5.419    add_bb/level1/brick2/power_up1/flip_reg_0
    SLICE_X15Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.543 r  add_bb/level1/brick2/power_up1/void_i_1/O
                         net (fo=46, routed)          4.746    10.289    add_bb/level1/brick39/power_up1/flip_reg_0
    SLICE_X59Y88         FDRE                                         r  add_bb/level1/brick39/power_up1/flip_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/game_on_reg_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/level1/brick39/power_up1/void_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.248ns  (logic 0.580ns (5.660%)  route 9.668ns (94.340%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE                         0.000     0.000 r  add_bb/game_on_reg_rep/C
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_bb/game_on_reg_rep/Q
                         net (fo=116, routed)         4.963     5.419    add_bb/level1/brick2/power_up1/flip_reg_0
    SLICE_X15Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.543 r  add_bb/level1/brick2/power_up1/void_i_1/O
                         net (fo=46, routed)          4.705    10.248    add_bb/level1/brick39/power_up1/flip_reg_0
    SLICE_X61Y91         FDRE                                         r  add_bb/level1/brick39/power_up1/void_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/game_on_reg_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/level1/brick18/power_up1/flip_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.749ns  (logic 0.580ns (5.949%)  route 9.169ns (94.051%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE                         0.000     0.000 r  add_bb/game_on_reg_rep/C
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  add_bb/game_on_reg_rep/Q
                         net (fo=116, routed)         4.963     5.419    add_bb/level1/brick2/power_up1/flip_reg_0
    SLICE_X15Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.543 r  add_bb/level1/brick2/power_up1/void_i_1/O
                         net (fo=46, routed)          4.206     9.749    add_bb/level1/brick18/power_up1/flip_reg_0
    SLICE_X62Y79         FDRE                                         r  add_bb/level1/brick18/power_up1/flip_reg/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/level1/brick11/power_up1/ball_y_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/level1/brick11/power_up1/void_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.209ns (70.703%)  route 0.087ns (29.297%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y88         FDRE                         0.000     0.000 r  add_bb/level1/brick11/power_up1/ball_y_reg[7]/C
    SLICE_X14Y88         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  add_bb/level1/brick11/power_up1/ball_y_reg[7]/Q
                         net (fo=13, routed)          0.087     0.251    add_bb/level1/brick11/power_up1/ball_y_reg[7]_0[3]
    SLICE_X15Y88         LUT6 (Prop_lut6_I2_O)        0.045     0.296 r  add_bb/level1/brick11/power_up1/void_i_1__15/O
                         net (fo=1, routed)           0.000     0.296    add_bb/level1/brick11/power_up1/void_i_1__15_n_0
    SLICE_X15Y88         FDRE                                         r  add_bb/level1/brick11/power_up1/void_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/level1/brick31/power_up1/flip_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/level1/brick31/power_up1/bat_changer_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDRE                         0.000     0.000 r  add_bb/level1/brick31/power_up1/flip_reg/C
    SLICE_X14Y76         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  add_bb/level1/brick31/power_up1/flip_reg/Q
                         net (fo=2, routed)           0.093     0.257    add_bb/level1/brick31/flip
    SLICE_X15Y76         LUT4 (Prop_lut4_I1_O)        0.045     0.302 r  add_bb/level1/brick31/bat_changer[28]_i_1/O
                         net (fo=1, routed)           0.000     0.302    add_bb/level1/brick31/power_up1/bat_changer_reg[28]_4
    SLICE_X15Y76         FDRE                                         r  add_bb/level1/brick31/power_up1/bat_changer_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/level1/brick7/power_up1/flip_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/level1/brick7/power_up1/bat_changer_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (59.929%)  route 0.124ns (40.071%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE                         0.000     0.000 r  add_bb/level1/brick7/power_up1/flip_reg/C
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/level1/brick7/power_up1/flip_reg/Q
                         net (fo=2, routed)           0.124     0.265    add_bb/level1/brick7/power_up1/flip
    SLICE_X57Y79         LUT4 (Prop_lut4_I0_O)        0.045     0.310 r  add_bb/level1/brick7/power_up1/bat_changer[30]_i_1__8/O
                         net (fo=1, routed)           0.000     0.310    add_bb/level1/brick7/power_up1/bat_changer[30]_i_1__8_n_0
    SLICE_X57Y79         FDRE                                         r  add_bb/level1/brick7/power_up1/bat_changer_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/level1/brick2/power_up1/ball_y_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/level1/brick2/power_up1/ball_y_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.186ns (59.538%)  route 0.126ns (40.462%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE                         0.000     0.000 r  add_bb/level1/brick2/power_up1/ball_y_reg[9]/C
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/level1/brick2/power_up1/ball_y_reg[9]/Q
                         net (fo=11, routed)          0.126     0.267    add_bb/level1/brick2/power_up1/Q[8]
    SLICE_X15Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.312 r  add_bb/level1/brick2/power_up1/ball_y[9]_i_1__13/O
                         net (fo=1, routed)           0.000     0.312    add_bb/level1/brick2/power_up1/ball_y[9]_i_1__13_n_0
    SLICE_X15Y96         FDRE                                         r  add_bb/level1/brick2/power_up1/ball_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/level1/brick7/power_up1/ball_y_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/level1/brick7/power_up1/ball_y_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE                         0.000     0.000 r  add_bb/level1/brick7/power_up1/ball_y_reg[1]/C
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/level1/brick7/power_up1/ball_y_reg[1]/Q
                         net (fo=13, routed)          0.133     0.274    add_bb/level1/brick7/power_up1/ball_y_reg[3]_0[0]
    SLICE_X60Y80         LUT3 (Prop_lut3_I2_O)        0.045     0.319 r  add_bb/level1/brick7/power_up1/ball_y[2]_i_1__5/O
                         net (fo=1, routed)           0.000     0.319    add_bb/level1/brick7/power_up1/ball_y[2]_i_1__5_n_0
    SLICE_X60Y80         FDRE                                         r  add_bb/level1/brick7/power_up1/ball_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/level1/brick15/power_up1/ball_y_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            add_bb/level1/brick15/power_up1/ball_y_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDSE                         0.000     0.000 r  add_bb/level1/brick15/power_up1/ball_y_reg[3]/C
    SLICE_X55Y91         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  add_bb/level1/brick15/power_up1/ball_y_reg[3]/Q
                         net (fo=14, routed)          0.135     0.276    add_bb/level1/brick15/power_up1/S[0]
    SLICE_X54Y91         LUT6 (Prop_lut6_I0_O)        0.045     0.321 r  add_bb/level1/brick15/power_up1/ball_y[4]_i_1__12/O
                         net (fo=1, routed)           0.000     0.321    add_bb/level1/brick15/power_up1/ball_y[4]_i_1__12_n_0
    SLICE_X54Y91         FDRE                                         r  add_bb/level1/brick15/power_up1/ball_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/level1/brick7/power_up1/ball_y_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/level1/brick7/power_up1/ball_y_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE                         0.000     0.000 r  add_bb/level1/brick7/power_up1/ball_y_reg[1]/C
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/level1/brick7/power_up1/ball_y_reg[1]/Q
                         net (fo=13, routed)          0.133     0.274    add_bb/level1/brick7/power_up1/ball_y_reg[3]_0[0]
    SLICE_X60Y80         LUT4 (Prop_lut4_I3_O)        0.048     0.322 r  add_bb/level1/brick7/power_up1/ball_y[3]_i_1__3/O
                         net (fo=1, routed)           0.000     0.322    add_bb/level1/brick7/power_up1/ball_y[3]_i_1__3_n_0
    SLICE_X60Y80         FDRE                                         r  add_bb/level1/brick7/power_up1/ball_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/level1/brick26/power_up1/ball_y_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/level1/brick26/power_up1/ball_y_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.724%)  route 0.136ns (42.276%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDRE                         0.000     0.000 r  add_bb/level1/brick26/power_up1/ball_y_reg[10]/C
    SLICE_X69Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/level1/brick26/power_up1/ball_y_reg[10]/Q
                         net (fo=7, routed)           0.136     0.277    add_bb/level1/brick26/power_up1/Q[9]
    SLICE_X69Y96         LUT5 (Prop_lut5_I4_O)        0.045     0.322 r  add_bb/level1/brick26/power_up1/ball_y[10]_i_2/O
                         net (fo=1, routed)           0.000     0.322    add_bb/level1/brick26/power_up1/ball_y[10]_i_2_n_0
    SLICE_X69Y96         FDRE                                         r  add_bb/level1/brick26/power_up1/ball_y_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/level1/brick27/power_up1/void_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/level1/brick27/power_up1/void_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.723%)  route 0.136ns (42.277%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE                         0.000     0.000 r  add_bb/level1/brick27/power_up1/void_reg/C
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/level1/brick27/power_up1/void_reg/Q
                         net (fo=3, routed)           0.136     0.277    add_bb/level1/brick27/power_up1/void_reg_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.045     0.322 r  add_bb/level1/brick27/power_up1/void_i_1__0/O
                         net (fo=1, routed)           0.000     0.322    add_bb/level1/brick27/power_up1/void_i_1__0_n_0
    SLICE_X53Y67         FDRE                                         r  add_bb/level1/brick27/power_up1/void_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/level1/brick15/power_up1/ball_y_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/level1/brick15/power_up1/ball_y_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.212ns (64.385%)  route 0.117ns (35.615%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE                         0.000     0.000 r  add_bb/level1/brick15/power_up1/ball_y_reg[4]/C
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  add_bb/level1/brick15/power_up1/ball_y_reg[4]/Q
                         net (fo=13, routed)          0.117     0.281    add_bb/level1/brick15/power_up1/Q[1]
    SLICE_X55Y91         LUT5 (Prop_lut5_I0_O)        0.048     0.329 r  add_bb/level1/brick15/power_up1/ball_y[5]_i_1__10/O
                         net (fo=1, routed)           0.000     0.329    add_bb/level1/brick15/power_up1/ball_y[5]_i_1__10_n_0
    SLICE_X55Y91         FDSE                                         r  add_bb/level1/brick15/power_up1/ball_y_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.105ns  (logic 4.201ns (46.132%)  route 4.905ns (53.868%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.624     5.229    vga_driver/clk_out1
    SLICE_X46Y83         FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_fdre_C_Q)         0.478     5.707 r  vga_driver/green_out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.905    10.612    lopt_6
    D8                   OBUF (Prop_obuf_I_O)         3.723    14.334 r  VGA_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.334    VGA_blue[3]
    D8                                                                r  VGA_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.780ns  (logic 4.002ns (45.588%)  route 4.777ns (54.412%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.623     5.228    vga_driver/clk_out1
    SLICE_X49Y82         FDRE                                         r  vga_driver/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  vga_driver/green_out_reg[3]/Q
                         net (fo=1, routed)           4.777    10.461    VGA_blue_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    14.007 r  VGA_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.007    VGA_green[3]
    A6                                                                r  VGA_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.728ns  (logic 3.991ns (45.727%)  route 4.737ns (54.273%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.630     5.235    vga_driver/clk_out1
    SLICE_X48Y89         FDRE                                         r  vga_driver/red_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  vga_driver/red_out_reg[2]/Q
                         net (fo=1, routed)           4.737    10.428    VGA_red_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    13.963 r  VGA_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.963    VGA_red[2]
    C5                                                                r  VGA_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.736ns  (logic 4.064ns (46.526%)  route 4.671ns (53.474%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.621     5.226    vga_driver/clk_out1
    SLICE_X58Y84         FDRE                                         r  vga_driver/green_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.518     5.744 r  vga_driver/green_out_reg[2]/Q
                         net (fo=1, routed)           4.671    10.415    VGA_green_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    13.961 r  VGA_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.961    VGA_green[2]
    B6                                                                r  VGA_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.199ns  (logic 4.083ns (49.794%)  route 4.116ns (50.206%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.630     5.235    vga_driver/clk_out1
    SLICE_X50Y95         FDRE                                         r  vga_driver/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  vga_driver/hsync_reg/Q
                         net (fo=1, routed)           4.116     9.869    VGA_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565    13.434 r  VGA_hsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.434    VGA_hsync
    B11                                                               r  VGA_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.170ns  (logic 4.070ns (49.813%)  route 4.100ns (50.187%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.627     5.232    vga_driver/clk_out1
    SLICE_X58Y91         FDRE                                         r  vga_driver/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  vga_driver/red_out_reg[3]/Q
                         net (fo=1, routed)           4.100     9.850    VGA_red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    13.401 r  VGA_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.401    VGA_red[3]
    A4                                                                r  VGA_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.855ns  (logic 4.117ns (52.415%)  route 3.738ns (47.585%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.623     5.228    vga_driver/clk_out1
    SLICE_X53Y93         FDRE                                         r  vga_driver/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  vga_driver/vsync_reg/Q
                         net (fo=1, routed)           0.723     6.407    VGA_vsync_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.503 r  VGA_vsync_OBUF_BUFG_inst/O
                         net (fo=505, routed)         3.015     9.518    VGA_vsync_OBUF_BUFG
    B12                  OBUF (Prop_obuf_I_O)         3.565    13.083 r  VGA_vsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.083    VGA_vsync
    B12                                                               r  VGA_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[1]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.672ns  (logic 3.994ns (52.062%)  route 3.678ns (47.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.619     5.223    vga_driver/clk_out1
    SLICE_X68Y104        FDRE                                         r  vga_driver/red_out_reg[1]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y104        FDRE (Prop_fdre_C_Q)         0.456     5.679 r  vga_driver/red_out_reg[1]_lopt_replica_3/Q
                         net (fo=1, routed)           3.678     9.357    lopt_2
    C6                   OBUF (Prop_obuf_I_O)         3.538    12.895 r  VGA_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.895    VGA_green[0]
    C6                                                                r  VGA_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.672ns  (logic 4.003ns (52.178%)  route 3.669ns (47.822%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.619     5.223    vga_driver/clk_out1
    SLICE_X69Y104        FDRE                                         r  vga_driver/red_out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104        FDRE (Prop_fdre_C_Q)         0.456     5.679 r  vga_driver/red_out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.669     9.348    lopt
    B7                   OBUF (Prop_obuf_I_O)         3.547    12.895 r  VGA_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.895    VGA_blue[0]
    B7                                                                r  VGA_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[1]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.649ns  (logic 4.001ns (52.305%)  route 3.648ns (47.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.619     5.223    vga_driver/clk_out1
    SLICE_X68Y104        FDRE                                         r  vga_driver/red_out_reg[1]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y104        FDRE (Prop_fdre_C_Q)         0.456     5.679 r  vga_driver/red_out_reg[1]_lopt_replica_4/Q
                         net (fo=1, routed)           3.648     9.327    lopt_3
    A5                   OBUF (Prop_obuf_I_O)         3.545    12.872 r  VGA_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.872    VGA_green[1]
    A5                                                                r  VGA_green[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.460ns  (logic 1.433ns (58.235%)  route 1.028ns (41.765%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.562     1.483    vga_driver/clk_out1
    SLICE_X53Y93         FDRE                                         r  vga_driver/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  vga_driver/vsync_reg/Q
                         net (fo=1, routed)           0.273     1.897    VGA_vsync_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.923 r  VGA_vsync_OBUF_BUFG_inst/O
                         net (fo=505, routed)         0.754     2.678    VGA_vsync_OBUF_BUFG
    B12                  OBUF (Prop_obuf_I_O)         1.266     3.944 r  VGA_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.944    VGA_vsync
    B12                                                               r  VGA_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[1]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.530ns  (logic 1.395ns (55.157%)  route 1.135ns (44.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.564     1.485    vga_driver/clk_out1
    SLICE_X68Y104        FDRE                                         r  vga_driver/red_out_reg[1]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y104        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  vga_driver/red_out_reg[1]_lopt_replica_5/Q
                         net (fo=1, routed)           1.135     2.761    lopt_4
    A3                   OBUF (Prop_obuf_I_O)         1.254     4.015 r  VGA_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.015    VGA_red[0]
    A3                                                                r  VGA_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.586ns  (logic 1.390ns (53.758%)  route 1.196ns (46.242%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.564     1.485    vga_driver/clk_out1
    SLICE_X69Y104        FDRE                                         r  vga_driver/red_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  vga_driver/red_out_reg[1]/Q
                         net (fo=1, routed)           1.196     2.822    VGA_blue_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         1.249     4.071 r  VGA_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.071    VGA_red[1]
    B4                                                                r  VGA_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[1]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.663ns  (logic 1.386ns (52.054%)  route 1.277ns (47.946%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.564     1.485    vga_driver/clk_out1
    SLICE_X68Y104        FDRE                                         r  vga_driver/red_out_reg[1]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y104        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  vga_driver/red_out_reg[1]_lopt_replica_4/Q
                         net (fo=1, routed)           1.277     2.903    lopt_3
    A5                   OBUF (Prop_obuf_I_O)         1.245     4.149 r  VGA_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.149    VGA_green[1]
    A5                                                                r  VGA_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[1]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.689ns  (logic 1.380ns (51.324%)  route 1.309ns (48.676%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.564     1.485    vga_driver/clk_out1
    SLICE_X68Y104        FDRE                                         r  vga_driver/red_out_reg[1]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y104        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  vga_driver/red_out_reg[1]_lopt_replica_3/Q
                         net (fo=1, routed)           1.309     2.935    lopt_2
    C6                   OBUF (Prop_obuf_I_O)         1.239     4.174 r  VGA_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.174    VGA_green[0]
    C6                                                                r  VGA_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.690ns  (logic 1.393ns (51.790%)  route 1.297ns (48.210%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.564     1.485    vga_driver/clk_out1
    SLICE_X68Y104        FDRE                                         r  vga_driver/red_out_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y104        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  vga_driver/red_out_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           1.297     2.923    lopt_1
    C7                   OBUF (Prop_obuf_I_O)         1.252     4.175 r  VGA_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.175    VGA_blue[1]
    C7                                                                r  VGA_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.706ns  (logic 1.389ns (51.311%)  route 1.318ns (48.689%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.564     1.485    vga_driver/clk_out1
    SLICE_X69Y104        FDRE                                         r  vga_driver/red_out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  vga_driver/red_out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.318     2.944    lopt
    B7                   OBUF (Prop_obuf_I_O)         1.248     4.192 r  VGA_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.192    VGA_blue[0]
    B7                                                                r  VGA_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.848ns  (logic 1.429ns (50.172%)  route 1.419ns (49.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.563     1.484    vga_driver/clk_out1
    SLICE_X50Y95         FDRE                                         r  vga_driver/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  vga_driver/hsync_reg/Q
                         net (fo=1, routed)           1.419     3.068    VGA_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     4.333 r  VGA_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.333    VGA_hsync
    B11                                                               r  VGA_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.957ns  (logic 1.416ns (47.887%)  route 1.541ns (52.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.563     1.484    vga_driver/clk_out1
    SLICE_X58Y91         FDRE                                         r  vga_driver/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  vga_driver/red_out_reg[3]/Q
                         net (fo=1, routed)           1.541     3.189    VGA_red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     4.442 r  VGA_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.442    VGA_red[3]
    A4                                                                r  VGA_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.184ns  (logic 1.411ns (44.314%)  route 1.773ns (55.686%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.560     1.481    vga_driver/clk_out1
    SLICE_X58Y84         FDRE                                         r  vga_driver/green_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  vga_driver/green_out_reg[2]/Q
                         net (fo=1, routed)           1.773     3.419    VGA_green_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     4.666 r  VGA_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.666    VGA_green[2]
    B6                                                                r  VGA_green[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_in (IN)
                         net (fo=0)                   0.000     5.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.809    10.412    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     6.490 f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     8.508    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.604 f  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           1.807    10.412    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           0.622     1.544    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 batpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/level1/brick18/power_up1/bat_changer_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.402ns  (logic 2.032ns (19.535%)  route 8.370ns (80.465%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.625     5.228    clk_in_IBUF_BUFG
    SLICE_X48Y82         FDRE                                         r  batpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  batpos_reg[2]/Q
                         net (fo=96, routed)          4.494    10.178    add_bb/level1/brick18/power_up1/green_out_reg[3]_i_39_0[2]
    SLICE_X61Y72         LUT2 (Prop_lut2_I0_O)        0.124    10.302 r  add_bb/level1/brick18/power_up1/void_i_41__11/O
                         net (fo=1, routed)           0.000    10.302    add_bb/level1/brick18/power_up1/void_i_41__11_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.834 r  add_bb/level1/brick18/power_up1/void_reg_i_20__5/CO[3]
                         net (fo=1, routed)           0.000    10.834    add_bb/level1/brick18/power_up1/void_reg_i_20__5_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.105 r  add_bb/level1/brick18/power_up1/void_reg_i_10__9/CO[0]
                         net (fo=2, routed)           1.441    12.546    add_bb/level1/brick18/power_up1/void_reg_i_10__9_n_3
    SLICE_X66Y62         LUT5 (Prop_lut5_I0_O)        0.373    12.919 r  add_bb/level1/brick18/power_up1/bat_changer[30]_i_3__2/O
                         net (fo=1, routed)           0.670    13.589    add_bb/level1/brick18/power_up1/bat_changer[30]_i_3__2_n_0
    SLICE_X66Y62         LUT5 (Prop_lut5_I2_O)        0.124    13.713 r  add_bb/level1/brick18/power_up1/bat_changer[30]_i_2__5/O
                         net (fo=3, routed)           1.765    15.478    add_bb/level1/brick18/power_up1/bat_changer[30]_i_2__5_n_0
    SLICE_X59Y83         LUT4 (Prop_lut4_I2_O)        0.152    15.630 r  add_bb/level1/brick18/power_up1/bat_changer[30]_i_1__3/O
                         net (fo=1, routed)           0.000    15.630    add_bb/level1/brick18/power_up1/bat_changer[30]_i_1__3_n_0
    SLICE_X59Y83         FDRE                                         r  add_bb/level1/brick18/power_up1/bat_changer_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/level1/brick18/power_up1/bat_changer_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.374ns  (logic 2.004ns (19.318%)  route 8.370ns (80.682%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.625     5.228    clk_in_IBUF_BUFG
    SLICE_X48Y82         FDRE                                         r  batpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  batpos_reg[2]/Q
                         net (fo=96, routed)          4.494    10.178    add_bb/level1/brick18/power_up1/green_out_reg[3]_i_39_0[2]
    SLICE_X61Y72         LUT2 (Prop_lut2_I0_O)        0.124    10.302 r  add_bb/level1/brick18/power_up1/void_i_41__11/O
                         net (fo=1, routed)           0.000    10.302    add_bb/level1/brick18/power_up1/void_i_41__11_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.834 r  add_bb/level1/brick18/power_up1/void_reg_i_20__5/CO[3]
                         net (fo=1, routed)           0.000    10.834    add_bb/level1/brick18/power_up1/void_reg_i_20__5_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.105 r  add_bb/level1/brick18/power_up1/void_reg_i_10__9/CO[0]
                         net (fo=2, routed)           1.441    12.546    add_bb/level1/brick18/power_up1/void_reg_i_10__9_n_3
    SLICE_X66Y62         LUT5 (Prop_lut5_I0_O)        0.373    12.919 r  add_bb/level1/brick18/power_up1/bat_changer[30]_i_3__2/O
                         net (fo=1, routed)           0.670    13.589    add_bb/level1/brick18/power_up1/bat_changer[30]_i_3__2_n_0
    SLICE_X66Y62         LUT5 (Prop_lut5_I2_O)        0.124    13.713 r  add_bb/level1/brick18/power_up1/bat_changer[30]_i_2__5/O
                         net (fo=3, routed)           1.765    15.478    add_bb/level1/brick18/power_up1/bat_changer[30]_i_2__5_n_0
    SLICE_X59Y83         LUT4 (Prop_lut4_I2_O)        0.124    15.602 r  add_bb/level1/brick18/power_up1/bat_changer[2]_i_1__5/O
                         net (fo=1, routed)           0.000    15.602    add_bb/level1/brick18/power_up1/bat_changer[2]_i_1__5_n_0
    SLICE_X59Y83         FDRE                                         r  add_bb/level1/brick18/power_up1/bat_changer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/level1/brick18/power_up1/bat_changer_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.342ns  (logic 2.004ns (19.376%)  route 8.338ns (80.624%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.625     5.228    clk_in_IBUF_BUFG
    SLICE_X48Y82         FDRE                                         r  batpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  batpos_reg[2]/Q
                         net (fo=96, routed)          4.494    10.178    add_bb/level1/brick18/power_up1/green_out_reg[3]_i_39_0[2]
    SLICE_X61Y72         LUT2 (Prop_lut2_I0_O)        0.124    10.302 r  add_bb/level1/brick18/power_up1/void_i_41__11/O
                         net (fo=1, routed)           0.000    10.302    add_bb/level1/brick18/power_up1/void_i_41__11_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.834 r  add_bb/level1/brick18/power_up1/void_reg_i_20__5/CO[3]
                         net (fo=1, routed)           0.000    10.834    add_bb/level1/brick18/power_up1/void_reg_i_20__5_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.105 r  add_bb/level1/brick18/power_up1/void_reg_i_10__9/CO[0]
                         net (fo=2, routed)           1.441    12.546    add_bb/level1/brick18/power_up1/void_reg_i_10__9_n_3
    SLICE_X66Y62         LUT5 (Prop_lut5_I0_O)        0.373    12.919 r  add_bb/level1/brick18/power_up1/bat_changer[30]_i_3__2/O
                         net (fo=1, routed)           0.670    13.589    add_bb/level1/brick18/power_up1/bat_changer[30]_i_3__2_n_0
    SLICE_X66Y62         LUT5 (Prop_lut5_I2_O)        0.124    13.713 r  add_bb/level1/brick18/power_up1/bat_changer[30]_i_2__5/O
                         net (fo=3, routed)           1.733    15.446    add_bb/level1/brick18/power_up1/bat_changer[30]_i_2__5_n_0
    SLICE_X59Y83         LUT3 (Prop_lut3_I1_O)        0.124    15.570 r  add_bb/level1/brick18/power_up1/bat_changer[0]_i_1__5/O
                         net (fo=1, routed)           0.000    15.570    add_bb/level1/brick18/power_up1/bat_changer[0]_i_1__5_n_0
    SLICE_X59Y83         FDRE                                         r  add_bb/level1/brick18/power_up1/bat_changer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/level1/brick26/power_up1/bat_changer_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.237ns  (logic 1.618ns (15.805%)  route 8.619ns (84.195%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.625     5.228    clk_in_IBUF_BUFG
    SLICE_X48Y82         FDRE                                         r  batpos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  batpos_reg[8]/Q
                         net (fo=156, routed)         4.569    10.253    add_bb/level1/brick26/power_up1/void_reg_i_14_0[5]
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.124    10.377 r  add_bb/level1/brick26/power_up1/void_i_33__3/O
                         net (fo=1, routed)           0.000    10.377    add_bb/level1/brick26/power_up1/void_i_33__3_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    10.835 r  add_bb/level1/brick26/power_up1/void_reg_i_14/CO[1]
                         net (fo=1, routed)           0.810    11.645    add_bb/level1/brick26/power_up1/void_reg_i_14_n_2
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.332    11.977 r  add_bb/level1/brick26/power_up1/void_i_6/O
                         net (fo=2, routed)           1.764    13.741    add_bb/level1/brick26/power_up1/void5
    SLICE_X66Y95         LUT5 (Prop_lut5_I0_O)        0.124    13.865 r  add_bb/level1/brick26/power_up1/bat_changer[28]_i_2/O
                         net (fo=3, routed)           1.476    15.341    add_bb/level1/brick26/power_up1/bat_changer[28]_i_2_n_0
    SLICE_X59Y83         LUT3 (Prop_lut3_I1_O)        0.124    15.465 r  add_bb/level1/brick26/power_up1/bat_changer[0]_i_1/O
                         net (fo=1, routed)           0.000    15.465    add_bb/level1/brick26/power_up1/bat_changer[0]_i_1_n_0
    SLICE_X59Y83         FDRE                                         r  add_bb/level1/brick26/power_up1/bat_changer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/level1/brick26/power_up1/bat_changer_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.219ns  (logic 1.643ns (16.079%)  route 8.576ns (83.921%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.625     5.228    clk_in_IBUF_BUFG
    SLICE_X48Y82         FDRE                                         r  batpos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  batpos_reg[8]/Q
                         net (fo=156, routed)         4.569    10.253    add_bb/level1/brick26/power_up1/void_reg_i_14_0[5]
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.124    10.377 r  add_bb/level1/brick26/power_up1/void_i_33__3/O
                         net (fo=1, routed)           0.000    10.377    add_bb/level1/brick26/power_up1/void_i_33__3_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    10.835 r  add_bb/level1/brick26/power_up1/void_reg_i_14/CO[1]
                         net (fo=1, routed)           0.810    11.645    add_bb/level1/brick26/power_up1/void_reg_i_14_n_2
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.332    11.977 r  add_bb/level1/brick26/power_up1/void_i_6/O
                         net (fo=2, routed)           1.764    13.741    add_bb/level1/brick26/power_up1/void5
    SLICE_X66Y95         LUT5 (Prop_lut5_I0_O)        0.124    13.865 r  add_bb/level1/brick26/power_up1/bat_changer[28]_i_2/O
                         net (fo=3, routed)           1.433    15.297    add_bb/level1/brick26/power_up1/bat_changer[28]_i_2_n_0
    SLICE_X59Y83         LUT4 (Prop_lut4_I2_O)        0.149    15.446 r  add_bb/level1/brick26/power_up1/bat_changer[2]_i_1/O
                         net (fo=1, routed)           0.000    15.446    add_bb/level1/brick26/power_up1/bat_changer[2]_i_1_n_0
    SLICE_X59Y83         FDRE                                         r  add_bb/level1/brick26/power_up1/bat_changer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/level1/brick26/power_up1/bat_changer_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.194ns  (logic 1.618ns (15.873%)  route 8.576ns (84.127%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.625     5.228    clk_in_IBUF_BUFG
    SLICE_X48Y82         FDRE                                         r  batpos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  batpos_reg[8]/Q
                         net (fo=156, routed)         4.569    10.253    add_bb/level1/brick26/power_up1/void_reg_i_14_0[5]
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.124    10.377 r  add_bb/level1/brick26/power_up1/void_i_33__3/O
                         net (fo=1, routed)           0.000    10.377    add_bb/level1/brick26/power_up1/void_i_33__3_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    10.835 r  add_bb/level1/brick26/power_up1/void_reg_i_14/CO[1]
                         net (fo=1, routed)           0.810    11.645    add_bb/level1/brick26/power_up1/void_reg_i_14_n_2
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.332    11.977 r  add_bb/level1/brick26/power_up1/void_i_6/O
                         net (fo=2, routed)           1.764    13.741    add_bb/level1/brick26/power_up1/void5
    SLICE_X66Y95         LUT5 (Prop_lut5_I0_O)        0.124    13.865 r  add_bb/level1/brick26/power_up1/bat_changer[28]_i_2/O
                         net (fo=3, routed)           1.433    15.297    add_bb/level1/brick26/power_up1/bat_changer[28]_i_2_n_0
    SLICE_X59Y83         LUT4 (Prop_lut4_I2_O)        0.124    15.421 r  add_bb/level1/brick26/power_up1/bat_changer[28]_i_1/O
                         net (fo=1, routed)           0.000    15.421    add_bb/level1/brick26/power_up1/bat_changer[28]_i_1_n_0
    SLICE_X59Y83         FDRE                                         r  add_bb/level1/brick26/power_up1/bat_changer_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/level1/brick34/power_up1/bat_changer_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.004ns  (logic 2.032ns (20.312%)  route 7.972ns (79.688%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.625     5.228    clk_in_IBUF_BUFG
    SLICE_X48Y82         FDRE                                         r  batpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  batpos_reg[2]/Q
                         net (fo=96, routed)          4.687    10.371    add_bb/level1/brick34/power_up1/void_reg_i_13__8_0[2]
    SLICE_X59Y72         LUT2 (Prop_lut2_I0_O)        0.124    10.495 r  add_bb/level1/brick34/power_up1/void_i_42__13/O
                         net (fo=1, routed)           0.000    10.495    add_bb/level1/brick34/power_up1/void_i_42__13_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.027 r  add_bb/level1/brick34/power_up1/void_reg_i_20__7/CO[3]
                         net (fo=1, routed)           0.000    11.027    add_bb/level1/brick34/power_up1/void_reg_i_20__7_n_0
    SLICE_X59Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.298 r  add_bb/level1/brick34/power_up1/void_reg_i_10__11/CO[0]
                         net (fo=2, routed)           1.162    12.460    add_bb/level1/brick34/power_up1/void_reg_i_10__11_n_3
    SLICE_X58Y66         LUT5 (Prop_lut5_I0_O)        0.373    12.833 r  add_bb/level1/brick34/power_up1/bat_changer[30]_i_3__3/O
                         net (fo=1, routed)           0.689    13.522    add_bb/level1/brick34/power_up1/bat_changer[30]_i_3__3_n_0
    SLICE_X58Y66         LUT5 (Prop_lut5_I2_O)        0.124    13.646 r  add_bb/level1/brick34/power_up1/bat_changer[30]_i_2__7/O
                         net (fo=3, routed)           1.433    15.080    add_bb/level1/brick34/power_up1/bat_changer[30]_i_2__7_n_0
    SLICE_X55Y78         LUT4 (Prop_lut4_I2_O)        0.152    15.232 r  add_bb/level1/brick34/power_up1/bat_changer[30]_i_1__5/O
                         net (fo=1, routed)           0.000    15.232    add_bb/level1/brick34/power_up1/bat_changer[30]_i_1__5_n_0
    SLICE_X55Y78         FDRE                                         r  add_bb/level1/brick34/power_up1/bat_changer_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/level1/brick38/power_up1/bat_changer_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.003ns  (logic 2.032ns (20.314%)  route 7.971ns (79.686%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.625     5.228    clk_in_IBUF_BUFG
    SLICE_X48Y82         FDRE                                         r  batpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  batpos_reg[2]/Q
                         net (fo=96, routed)          4.341    10.025    add_bb/level1/brick38/power_up1/void_reg_i_14__13_0[2]
    SLICE_X61Y74         LUT2 (Prop_lut2_I0_O)        0.124    10.149 r  add_bb/level1/brick38/power_up1/void_i_41__14/O
                         net (fo=1, routed)           0.000    10.149    add_bb/level1/brick38/power_up1/void_i_41__14_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.681 r  add_bb/level1/brick38/power_up1/void_reg_i_20__9/CO[3]
                         net (fo=1, routed)           0.009    10.690    add_bb/level1/brick38/power_up1/void_reg_i_20__9_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.961 r  add_bb/level1/brick38/power_up1/void_reg_i_10__13/CO[0]
                         net (fo=2, routed)           1.466    12.426    add_bb/level1/brick38/power_up1/void_reg_i_10__13_n_3
    SLICE_X67Y63         LUT5 (Prop_lut5_I0_O)        0.373    12.799 r  add_bb/level1/brick38/power_up1/bat_changer[30]_i_3__4/O
                         net (fo=1, routed)           0.402    13.202    add_bb/level1/brick38/power_up1/bat_changer[30]_i_3__4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I2_O)        0.124    13.326 r  add_bb/level1/brick38/power_up1/bat_changer[30]_i_2__9/O
                         net (fo=3, routed)           1.753    15.079    add_bb/level1/brick38/power_up1/bat_changer[30]_i_2__9_n_0
    SLICE_X63Y84         LUT4 (Prop_lut4_I2_O)        0.152    15.231 r  add_bb/level1/brick38/power_up1/bat_changer[30]_i_1__6/O
                         net (fo=1, routed)           0.000    15.231    add_bb/level1/brick38/power_up1/bat_changer[30]_i_1__6_n_0
    SLICE_X63Y84         FDRE                                         r  add_bb/level1/brick38/power_up1/bat_changer_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/level1/brick34/power_up1/bat_changer_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.976ns  (logic 2.004ns (20.088%)  route 7.972ns (79.912%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.625     5.228    clk_in_IBUF_BUFG
    SLICE_X48Y82         FDRE                                         r  batpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  batpos_reg[2]/Q
                         net (fo=96, routed)          4.687    10.371    add_bb/level1/brick34/power_up1/void_reg_i_13__8_0[2]
    SLICE_X59Y72         LUT2 (Prop_lut2_I0_O)        0.124    10.495 r  add_bb/level1/brick34/power_up1/void_i_42__13/O
                         net (fo=1, routed)           0.000    10.495    add_bb/level1/brick34/power_up1/void_i_42__13_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.027 r  add_bb/level1/brick34/power_up1/void_reg_i_20__7/CO[3]
                         net (fo=1, routed)           0.000    11.027    add_bb/level1/brick34/power_up1/void_reg_i_20__7_n_0
    SLICE_X59Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.298 r  add_bb/level1/brick34/power_up1/void_reg_i_10__11/CO[0]
                         net (fo=2, routed)           1.162    12.460    add_bb/level1/brick34/power_up1/void_reg_i_10__11_n_3
    SLICE_X58Y66         LUT5 (Prop_lut5_I0_O)        0.373    12.833 r  add_bb/level1/brick34/power_up1/bat_changer[30]_i_3__3/O
                         net (fo=1, routed)           0.689    13.522    add_bb/level1/brick34/power_up1/bat_changer[30]_i_3__3_n_0
    SLICE_X58Y66         LUT5 (Prop_lut5_I2_O)        0.124    13.646 r  add_bb/level1/brick34/power_up1/bat_changer[30]_i_2__7/O
                         net (fo=3, routed)           1.433    15.080    add_bb/level1/brick34/power_up1/bat_changer[30]_i_2__7_n_0
    SLICE_X55Y78         LUT4 (Prop_lut4_I2_O)        0.124    15.204 r  add_bb/level1/brick34/power_up1/bat_changer[2]_i_1__7/O
                         net (fo=1, routed)           0.000    15.204    add_bb/level1/brick34/power_up1/bat_changer[2]_i_1__7_n_0
    SLICE_X55Y78         FDRE                                         r  add_bb/level1/brick34/power_up1/bat_changer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/level1/brick38/power_up1/bat_changer_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.975ns  (logic 2.004ns (20.090%)  route 7.971ns (79.910%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.625     5.228    clk_in_IBUF_BUFG
    SLICE_X48Y82         FDRE                                         r  batpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  batpos_reg[2]/Q
                         net (fo=96, routed)          4.341    10.025    add_bb/level1/brick38/power_up1/void_reg_i_14__13_0[2]
    SLICE_X61Y74         LUT2 (Prop_lut2_I0_O)        0.124    10.149 r  add_bb/level1/brick38/power_up1/void_i_41__14/O
                         net (fo=1, routed)           0.000    10.149    add_bb/level1/brick38/power_up1/void_i_41__14_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.681 r  add_bb/level1/brick38/power_up1/void_reg_i_20__9/CO[3]
                         net (fo=1, routed)           0.009    10.690    add_bb/level1/brick38/power_up1/void_reg_i_20__9_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.961 r  add_bb/level1/brick38/power_up1/void_reg_i_10__13/CO[0]
                         net (fo=2, routed)           1.466    12.426    add_bb/level1/brick38/power_up1/void_reg_i_10__13_n_3
    SLICE_X67Y63         LUT5 (Prop_lut5_I0_O)        0.373    12.799 r  add_bb/level1/brick38/power_up1/bat_changer[30]_i_3__4/O
                         net (fo=1, routed)           0.402    13.202    add_bb/level1/brick38/power_up1/bat_changer[30]_i_3__4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I2_O)        0.124    13.326 r  add_bb/level1/brick38/power_up1/bat_changer[30]_i_2__9/O
                         net (fo=3, routed)           1.753    15.079    add_bb/level1/brick38/power_up1/bat_changer[30]_i_2__9_n_0
    SLICE_X63Y84         LUT4 (Prop_lut4_I2_O)        0.124    15.203 r  add_bb/level1/brick38/power_up1/bat_changer[2]_i_1__8/O
                         net (fo=1, routed)           0.000    15.203    add_bb/level1/brick38/power_up1/bat_changer[2]_i_1__8_n_0
    SLICE_X63Y84         FDRE                                         r  add_bb/level1/brick38/power_up1/bat_changer_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 batpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/level1/brick6/power_up1/void_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.055ns  (logic 0.231ns (21.904%)  route 0.824ns (78.096%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.559     1.478    clk_in_IBUF_BUFG
    SLICE_X49Y81         FDRE                                         r  batpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  batpos_reg[6]/Q
                         net (fo=134, routed)         0.382     2.001    add_bb/level1/brick6/power_up1/void_reg_i_13__2_0[3]
    SLICE_X57Y80         LUT6 (Prop_lut6_I0_O)        0.045     2.046 r  add_bb/level1/brick6/power_up1/void_i_5__3/O
                         net (fo=2, routed)           0.442     2.488    add_bb/level1/brick6/power_up1/void5
    SLICE_X66Y81         LUT6 (Prop_lut6_I3_O)        0.045     2.533 r  add_bb/level1/brick6/power_up1/void_i_1__3/O
                         net (fo=1, routed)           0.000     2.533    add_bb/level1/brick6/power_up1/void_i_1__3_n_0
    SLICE_X66Y81         FDRE                                         r  add_bb/level1/brick6/power_up1/void_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/level1/brick11/power_up1/bat_changer_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.057ns  (logic 0.480ns (45.404%)  route 0.577ns (54.596%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.562     1.481    clk_in_IBUF_BUFG
    SLICE_X47Y84         FDRE                                         r  batpos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.141     1.622 f  batpos_reg[10]/Q
                         net (fo=75, routed)          0.279     1.902    add_bb/level1/brick11/power_up1/geqOp_carry__0_0[7]
    SLICE_X40Y85         LUT1 (Prop_lut1_I0_O)        0.045     1.947 r  add_bb/level1/brick11/power_up1/geqOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.947    add_bb/level1/brick11/power_up1/geqOp_carry__0_i_1_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     2.082 r  add_bb/level1/brick11/power_up1/geqOp_carry__0/CO[1]
                         net (fo=1, routed)           0.139     2.221    add_bb/level1/brick11/power_up1/geqOp_carry__0_n_2
    SLICE_X38Y85         LUT6 (Prop_lut6_I0_O)        0.114     2.335 r  add_bb/level1/brick11/power_up1/void_i_2__2/O
                         net (fo=2, routed)           0.159     2.494    add_bb/level1/brick11/power_up1/void1__21
    SLICE_X38Y87         LUT4 (Prop_lut4_I1_O)        0.045     2.539 r  add_bb/level1/brick11/power_up1/bat_changer[30]_i_1__7/O
                         net (fo=1, routed)           0.000     2.539    add_bb/level1/brick11/power_up1/bat_changer[30]_i_1__7_n_0
    SLICE_X38Y87         FDRE                                         r  add_bb/level1/brick11/power_up1/bat_changer_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/level1/brick10/power_up1/bat_changer_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.087ns  (logic 0.479ns (44.073%)  route 0.608ns (55.927%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.561     1.480    clk_in_IBUF_BUFG
    SLICE_X42Y81         FDRE                                         r  batpos_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  batpos_reg[7]_rep__0/Q
                         net (fo=95, routed)          0.145     1.789    add_bb/level1/brick10/power_up1/void_reg_i_6_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.834 r  add_bb/level1/brick10/power_up1/leqOp_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     1.834    add_bb/level1/brick10/power_up1/leqOp_carry__0_i_1__0_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.099     1.933 r  add_bb/level1/brick10/power_up1/leqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.161     2.094    add_bb/level1/brick10/power_up1/leqOp_carry__0_n_3
    SLICE_X38Y78         LUT6 (Prop_lut6_I4_O)        0.126     2.220 r  add_bb/level1/brick10/power_up1/bat_changer[30]_i_2/O
                         net (fo=4, routed)           0.302     2.522    add_bb/level1/brick10/power_up1/void1__21
    SLICE_X44Y81         LUT4 (Prop_lut4_I1_O)        0.045     2.567 r  add_bb/level1/brick10/power_up1/bat_changer[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.567    add_bb/level1/brick10/power_up1/bat_changer[2]_i_1__1_n_0
    SLICE_X44Y81         FDRE                                         r  add_bb/level1/brick10/power_up1/bat_changer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/level1/brick10/power_up1/bat_changer_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.091ns  (logic 0.483ns (44.278%)  route 0.608ns (55.722%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.561     1.480    clk_in_IBUF_BUFG
    SLICE_X42Y81         FDRE                                         r  batpos_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  batpos_reg[7]_rep__0/Q
                         net (fo=95, routed)          0.145     1.789    add_bb/level1/brick10/power_up1/void_reg_i_6_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.834 r  add_bb/level1/brick10/power_up1/leqOp_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     1.834    add_bb/level1/brick10/power_up1/leqOp_carry__0_i_1__0_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.099     1.933 f  add_bb/level1/brick10/power_up1/leqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.161     2.094    add_bb/level1/brick10/power_up1/leqOp_carry__0_n_3
    SLICE_X38Y78         LUT6 (Prop_lut6_I4_O)        0.126     2.220 f  add_bb/level1/brick10/power_up1/bat_changer[30]_i_2/O
                         net (fo=4, routed)           0.302     2.522    add_bb/level1/brick10/power_up1/void1__21
    SLICE_X44Y81         LUT4 (Prop_lut4_I1_O)        0.049     2.571 r  add_bb/level1/brick10/power_up1/bat_changer[30]_i_1/O
                         net (fo=1, routed)           0.000     2.571    add_bb/level1/brick10/power_up1/bat_changer[30]_i_1_n_0
    SLICE_X44Y81         FDRE                                         r  add_bb/level1/brick10/power_up1/bat_changer_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/level1/brick15/power_up1/bat_changer_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.093ns  (logic 0.231ns (21.130%)  route 0.862ns (78.870%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.562     1.481    clk_in_IBUF_BUFG
    SLICE_X44Y82         FDRE                                         r  batpos_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDRE (Prop_fdre_C_Q)         0.141     1.622 f  batpos_reg[6]_rep/Q
                         net (fo=101, routed)         0.696     2.318    add_bb/level1/brick15/power_up1/void_reg_3
    SLICE_X52Y87         LUT6 (Prop_lut6_I3_O)        0.045     2.363 r  add_bb/level1/brick15/power_up1/void_i_5__8/O
                         net (fo=2, routed)           0.166     2.530    add_bb/level1/brick15/void5
    SLICE_X52Y89         LUT6 (Prop_lut6_I0_O)        0.045     2.575 r  add_bb/level1/brick15/bat_changer[30]_i_1/O
                         net (fo=1, routed)           0.000     2.575    add_bb/level1/brick15/power_up1/bat_changer_reg[30]_0
    SLICE_X52Y89         FDRE                                         r  add_bb/level1/brick15/power_up1/bat_changer_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/level1/brick15/power_up1/void_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.131ns  (logic 0.231ns (20.415%)  route 0.900ns (79.585%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.562     1.481    clk_in_IBUF_BUFG
    SLICE_X44Y82         FDRE                                         r  batpos_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDRE (Prop_fdre_C_Q)         0.141     1.622 f  batpos_reg[6]_rep/Q
                         net (fo=101, routed)         0.696     2.318    add_bb/level1/brick15/power_up1/void_reg_3
    SLICE_X52Y87         LUT6 (Prop_lut6_I3_O)        0.045     2.363 r  add_bb/level1/brick15/power_up1/void_i_5__8/O
                         net (fo=2, routed)           0.205     2.568    add_bb/level1/brick15/power_up1/void5
    SLICE_X53Y89         LUT6 (Prop_lut6_I3_O)        0.045     2.613 r  add_bb/level1/brick15/power_up1/void_i_1__9/O
                         net (fo=1, routed)           0.000     2.613    add_bb/level1/brick15/power_up1/void_i_1__9_n_0
    SLICE_X53Y89         FDRE                                         r  add_bb/level1/brick15/power_up1/void_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/level1/brick10/power_up1/bat_changer_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.148ns  (logic 0.479ns (41.740%)  route 0.669ns (58.260%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.561     1.480    clk_in_IBUF_BUFG
    SLICE_X42Y81         FDRE                                         r  batpos_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  batpos_reg[7]_rep__0/Q
                         net (fo=95, routed)          0.145     1.789    add_bb/level1/brick10/power_up1/void_reg_i_6_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.834 r  add_bb/level1/brick10/power_up1/leqOp_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     1.834    add_bb/level1/brick10/power_up1/leqOp_carry__0_i_1__0_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.099     1.933 r  add_bb/level1/brick10/power_up1/leqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.161     2.094    add_bb/level1/brick10/power_up1/leqOp_carry__0_n_3
    SLICE_X38Y78         LUT6 (Prop_lut6_I4_O)        0.126     2.220 r  add_bb/level1/brick10/power_up1/bat_changer[30]_i_2/O
                         net (fo=4, routed)           0.363     2.583    add_bb/level1/brick10/power_up1/void1__21
    SLICE_X44Y81         LUT4 (Prop_lut4_I1_O)        0.045     2.628 r  add_bb/level1/brick10/power_up1/bat_changer[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.628    add_bb/level1/brick10/power_up1/bat_changer[0]_i_1__1_n_0
    SLICE_X44Y81         FDRE                                         r  add_bb/level1/brick10/power_up1/bat_changer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/level1/brick7/power_up1/bat_changer_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.153ns  (logic 0.490ns (42.492%)  route 0.663ns (57.508%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.560     1.479    clk_in_IBUF_BUFG
    SLICE_X47Y82         FDRE                                         r  batpos_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  batpos_reg[3]_rep__0/Q
                         net (fo=108, routed)         0.329     1.949    add_bb/level1/brick7/power_up1/leqOp_carry_2
    SLICE_X48Y78         LUT3 (Prop_lut3_I2_O)        0.051     2.000 r  add_bb/level1/brick7/power_up1/leqOp_carry_i_2__0/O
                         net (fo=1, routed)           0.000     2.000    add_bb/level1/brick7/power_up1/leqOp_carry_i_2__0_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     2.094 r  add_bb/level1/brick7/power_up1/leqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.094    add_bb/level1/brick7/power_up1/leqOp_carry_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.139 r  add_bb/level1/brick7/power_up1/leqOp_carry__0/CO[1]
                         net (fo=1, routed)           0.118     2.258    add_bb/level1/brick7/power_up1/leqOp_carry__0_n_2
    SLICE_X51Y79         LUT6 (Prop_lut6_I4_O)        0.114     2.372 r  add_bb/level1/brick7/power_up1/void_i_2__4/O
                         net (fo=2, routed)           0.216     2.587    add_bb/level1/brick7/power_up1/void1__21
    SLICE_X57Y79         LUT4 (Prop_lut4_I1_O)        0.045     2.632 r  add_bb/level1/brick7/power_up1/bat_changer[30]_i_1__8/O
                         net (fo=1, routed)           0.000     2.632    add_bb/level1/brick7/power_up1/bat_changer[30]_i_1__8_n_0
    SLICE_X57Y79         FDRE                                         r  add_bb/level1/brick7/power_up1/bat_changer_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/level1/brick19/power_up1/bat_changer_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.185ns  (logic 0.490ns (41.343%)  route 0.695ns (58.657%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.559     1.478    clk_in_IBUF_BUFG
    SLICE_X47Y81         FDRE                                         r  batpos_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  batpos_reg[5]_rep__0/Q
                         net (fo=99, routed)          0.348     1.967    add_bb/level1/brick19/power_up1/void_reg_i_12__1_0
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.051     2.018 r  add_bb/level1/brick19/power_up1/void_i_25__2/O
                         net (fo=1, routed)           0.000     2.018    add_bb/level1/brick19/power_up1/void_i_25__2_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     2.112 r  add_bb/level1/brick19/power_up1/void_reg_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     2.112    add_bb/level1/brick19/power_up1/void_reg_i_8__0_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.157 r  add_bb/level1/brick19/power_up1/void_reg_i_4/CO[1]
                         net (fo=1, routed)           0.119     2.276    add_bb/level1/brick19/power_up1/void_reg_i_4_n_2
    SLICE_X50Y77         LUT6 (Prop_lut6_I0_O)        0.114     2.390 r  add_bb/level1/brick19/power_up1/void_i_2__10/O
                         net (fo=2, routed)           0.228     2.619    add_bb/level1/brick19/void1
    SLICE_X57Y79         LUT4 (Prop_lut4_I1_O)        0.045     2.664 r  add_bb/level1/brick19/bat_changer[30]_i_1/O
                         net (fo=1, routed)           0.000     2.664    add_bb/level1/brick19/power_up1/bat_changer_reg[30]_4
    SLICE_X57Y79         FDRE                                         r  add_bb/level1/brick19/power_up1/bat_changer_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 batpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_bb/level1/brick3/power_up1/bat_changer_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.219ns  (logic 0.231ns (18.944%)  route 0.988ns (81.056%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.559     1.478    clk_in_IBUF_BUFG
    SLICE_X49Y81         FDRE                                         r  batpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  batpos_reg[6]/Q
                         net (fo=134, routed)         0.534     2.153    add_bb/level1/brick3/power_up1/void_reg_i_10__6_0[3]
    SLICE_X41Y84         LUT6 (Prop_lut6_I3_O)        0.045     2.198 r  add_bb/level1/brick3/power_up1/void_i_5__4/O
                         net (fo=2, routed)           0.454     2.653    add_bb/level1/brick3/void5
    SLICE_X15Y84         LUT6 (Prop_lut6_I0_O)        0.045     2.698 r  add_bb/level1/brick3/bat_changer[30]_i_1/O
                         net (fo=1, routed)           0.000     2.698    add_bb/level1/brick3/power_up1/bat_changer_reg[30]_0
    SLICE_X15Y84         FDRE                                         r  add_bb/level1/brick3/power_up1/bat_changer_reg[30]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/level1/brick6/power_up1/ball_y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.824ns  (logic 7.886ns (39.781%)  route 11.938ns (60.219%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=1 FDRE=1 LUT2=1 LUT4=2 LUT6=4)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y82         FDRE                         0.000     0.000 r  add_bb/level1/brick6/power_up1/ball_y_reg[3]/C
    SLICE_X69Y82         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  add_bb/level1/brick6/power_up1/ball_y_reg[3]/Q
                         net (fo=14, routed)          1.028     1.447    vga_driver/plusOp_i_25__3[2]
    SLICE_X71Y78         LUT4 (Prop_lut4_I1_O)        0.299     1.746 r  vga_driver/plusOp_i_37__3/O
                         net (fo=1, routed)           0.000     1.746    add_bb/level1/brick6/power_up1/plusOp_i_25__3_0[1]
    SLICE_X71Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.296 r  add_bb/level1/brick6/power_up1/plusOp_i_26__3/CO[3]
                         net (fo=1, routed)           0.000     2.296    add_bb/level1/brick6/power_up1/plusOp_i_26__3_n_0
    SLICE_X71Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.453 f  add_bb/level1/brick6/power_up1/plusOp_i_25__3/CO[1]
                         net (fo=10, routed)          0.838     3.291    vga_driver/plusOp_49[0]
    SLICE_X71Y80         LUT2 (Prop_lut2_I1_O)        0.357     3.648 r  vga_driver/plusOp_i_20__15/O
                         net (fo=1, routed)           0.000     3.648    vga_driver/add_bb/level1/brick6/power_up1/p_1_in[0]
    SLICE_X71Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.131 r  vga_driver/plusOp_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     4.131    vga_driver/plusOp_i_3__3_n_0
    SLICE_X71Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.245 r  vga_driver/plusOp_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.245    vga_driver/plusOp_i_2__3_n_0
    SLICE_X71Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.579 r  vga_driver/plusOp_i_1__3/O[1]
                         net (fo=2, routed)           1.005     5.584    add_bb/level1/brick6/power_up1/plusOp_0[9]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[9]_P[18])
                                                      4.020     9.604 r  add_bb/level1/brick6/power_up1/plusOp/P[18]
                         net (fo=2, routed)           1.278    10.882    add_bb/level1/brick6/power_up1/plusOp_n_87
    SLICE_X78Y81         LUT4 (Prop_lut4_I2_O)        0.124    11.006 r  add_bb/level1/brick6/power_up1/green_out[2]_i_125/O
                         net (fo=1, routed)           0.000    11.006    add_bb/level1/brick6/power_up1/green_out[2]_i_125_n_0
    SLICE_X78Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.539 r  add_bb/level1/brick6/power_up1/green_out_reg[2]_i_65/CO[3]
                         net (fo=1, routed)           2.316    13.855    add_bb/level1/power_up1/ltOp_4
    SLICE_X34Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.979 r  add_bb/level1/p_0_out_inferred__0/green_out[2]_i_21/O
                         net (fo=1, routed)           1.757    15.737    add_bb/level1/p_0_out_inferred__0/green_out[2]_i_21_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.124    15.861 r  add_bb/level1/p_0_out_inferred__0/green_out[2]_i_7/O
                         net (fo=1, routed)           2.031    17.891    add_bb/level1/p_0_out_inferred__0/green_out[2]_i_7_n_0
    SLICE_X66Y65         LUT6 (Prop_lut6_I1_O)        0.124    18.015 r  add_bb/level1/p_0_out_inferred__0/green_out[2]_i_3/O
                         net (fo=1, routed)           1.684    19.700    add_bb/level1/p_0_out_inferred__0/green_out[2]_i_3_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I1_O)        0.124    19.824 r  add_bb/level1/p_0_out_inferred__0/green_out[2]_i_1/O
                         net (fo=1, routed)           0.000    19.824    vga_driver/green[0]
    SLICE_X58Y84         FDRE                                         r  vga_driver/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.500     4.926    vga_driver/clk_out1
    SLICE_X58Y84         FDRE                                         r  vga_driver/green_out_reg[2]/C

Slack:                    inf
  Source:                 add_bb/level1/brick19/power_up1/ball_y_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/red_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.519ns  (logic 7.695ns (43.924%)  route 9.824ns (56.075%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=1 FDRE=1 LUT2=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE                         0.000     0.000 r  add_bb/level1/brick19/power_up1/ball_y_reg[2]/C
    SLICE_X54Y55         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  add_bb/level1/brick19/power_up1/ball_y_reg[2]/Q
                         net (fo=14, routed)          1.288     1.806    add_bb/level1/brick19/power_up1/DI[1]
    SLICE_X57Y53         LUT4 (Prop_lut4_I0_O)        0.124     1.930 r  add_bb/level1/brick19/power_up1/plusOp_i_37__7/O
                         net (fo=1, routed)           0.000     1.930    add_bb/level1/brick19/power_up1/plusOp_i_37__7_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.480 r  add_bb/level1/brick19/power_up1/plusOp_i_26__7/CO[3]
                         net (fo=1, routed)           0.000     2.480    add_bb/level1/brick19/power_up1/plusOp_i_26__7_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.637 f  add_bb/level1/brick19/power_up1/plusOp_i_25__7/CO[1]
                         net (fo=10, routed)          0.892     3.529    vga_driver/plusOp_21[0]
    SLICE_X56Y52         LUT2 (Prop_lut2_I1_O)        0.355     3.884 r  vga_driver/plusOp_i_20__0/O
                         net (fo=1, routed)           0.000     3.884    vga_driver/add_bb/level1/brick19/power_up1/p_1_in[0]
    SLICE_X56Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     4.355 r  vga_driver/plusOp_i_3__7/CO[3]
                         net (fo=1, routed)           0.000     4.355    vga_driver/plusOp_i_3__7_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.472 r  vga_driver/plusOp_i_2__7/CO[3]
                         net (fo=1, routed)           0.000     4.472    vga_driver/plusOp_i_2__7_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.711 r  vga_driver/plusOp_i_1__7/O[2]
                         net (fo=2, routed)           1.697     6.408    add_bb/level1/brick19/power_up1/plusOp_0[10]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[10]_P[10])
                                                      4.018    10.426 r  add_bb/level1/brick19/power_up1/plusOp/P[10]
                         net (fo=2, routed)           1.381    11.807    add_bb/level1/brick19/power_up1/plusOp_n_95
    SLICE_X58Y24         LUT4 (Prop_lut4_I1_O)        0.124    11.931 r  add_bb/level1/brick19/power_up1/red_out[2]_i_276/O
                         net (fo=1, routed)           0.000    11.931    add_bb/level1/brick19/power_up1/red_out[2]_i_276_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.464 r  add_bb/level1/brick19/power_up1/red_out_reg[2]_i_159/CO[3]
                         net (fo=1, routed)           0.009    12.473    add_bb/level1/brick19/power_up1/red_out_reg[2]_i_159_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.590 r  add_bb/level1/brick19/power_up1/red_out_reg[2]_i_63/CO[3]
                         net (fo=1, routed)           3.319    15.909    vga_driver/red_out[2]_i_3_3[0]
    SLICE_X45Y87         LUT6 (Prop_lut6_I3_O)        0.124    16.033 r  vga_driver/red_out[2]_i_13/O
                         net (fo=1, routed)           0.300    16.334    vga_driver/red_out[2]_i_13_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I2_O)        0.124    16.458 r  vga_driver/red_out[2]_i_3/O
                         net (fo=1, routed)           0.937    17.395    vga_driver/red_out[2]_i_3_n_0
    SLICE_X48Y89         LUT6 (Prop_lut6_I1_O)        0.124    17.519 r  vga_driver/red_out[2]_i_1/O
                         net (fo=1, routed)           0.000    17.519    vga_driver/add_bb/l_red
    SLICE_X48Y89         FDRE                                         r  vga_driver/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.508     4.934    vga_driver/clk_out1
    SLICE_X48Y89         FDRE                                         r  vga_driver/red_out_reg[2]/C

Slack:                    inf
  Source:                 add_bb/ball_x_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.764ns  (logic 9.033ns (53.884%)  route 7.731ns (46.116%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE                         0.000     0.000 r  add_bb/ball_x_reg[2]/C
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  add_bb/ball_x_reg[2]/Q
                         net (fo=104, routed)         2.307     2.825    vga_driver/multOp_3[0]
    SLICE_X52Y93         LUT4 (Prop_lut4_I3_O)        0.124     2.949 r  vga_driver/multOp_i_37__1/O
                         net (fo=1, routed)           0.000     2.949    vga_driver/multOp_i_37__1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.481 r  vga_driver/multOp_i_26__15/CO[3]
                         net (fo=1, routed)           0.000     3.481    vga_driver/multOp_i_26__15_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.752 r  vga_driver/multOp_i_25__15/CO[0]
                         net (fo=10, routed)          1.165     4.916    vga_driver/multOp_i_25__15_n_3
    SLICE_X53Y96         LUT3 (Prop_lut3_I2_O)        0.401     5.317 r  vga_driver/multOp_i_11__15/O
                         net (fo=1, routed)           0.000     5.317    vga_driver/multOp_i_11__15_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     5.787 r  vga_driver/multOp_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     5.787    vga_driver/multOp_i_2__15_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.121 r  vga_driver/multOp_i_1__15/O[1]
                         net (fo=2, routed)           0.865     6.986    add_bb/multOp_39[9]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    11.201 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    11.203    add_bb/multOp_n_106
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    12.721 f  add_bb/plusOp/P[21]
                         net (fo=1, routed)           1.333    14.054    add_bb/plusOp_n_84
    SLICE_X58Y98         LUT2 (Prop_lut2_I1_O)        0.124    14.178 r  add_bb/red_out[3]_i_5/O
                         net (fo=1, routed)           0.000    14.178    add_bb/red_out[3]_i_5_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.554 r  add_bb/red_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           1.291    15.845    add_bb/ltOp
    SLICE_X52Y91         LUT2 (Prop_lut2_I1_O)        0.150    15.995 r  add_bb/red_out[3]_i_2/O
                         net (fo=1, routed)           0.769    16.764    vga_driver/red[0]
    SLICE_X58Y91         FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.505     4.931    vga_driver/clk_out1
    SLICE_X58Y91         FDRE                                         r  vga_driver/red_out_reg[3]/C

Slack:                    inf
  Source:                 add_bb/level1/brick39/power_up1/bat_changer_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.002ns  (logic 5.629ns (35.176%)  route 10.373ns (64.824%))
  Logic Levels:           19  (CARRY4=7 FDRE=1 LUT2=1 LUT3=3 LUT4=3 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE                         0.000     0.000 r  add_bb/level1/brick39/power_up1/bat_changer_reg[30]/C
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_bb/level1/brick39/power_up1/bat_changer_reg[30]/Q
                         net (fo=14, routed)          0.927     1.383    add_bb/level1/int_vec[38]_7[30]
    SLICE_X59Y84         LUT3 (Prop_lut3_I1_O)        0.118     1.501 r  add_bb/level1/green_out[3]_i_372/O
                         net (fo=2, routed)           0.800     2.301    add_bb/level1/green_out[3]_i_372_n_0
    SLICE_X60Y84         LUT4 (Prop_lut4_I0_O)        0.326     2.627 r  add_bb/level1/green_out[3]_i_375/O
                         net (fo=1, routed)           0.000     2.627    add_bb/level1/green_out[3]_i_375_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.205 r  add_bb/level1/green_out_reg[3]_i_245/O[2]
                         net (fo=2, routed)           0.827     4.032    add_bb/level1/green_out_reg[3]_i_245_n_5
    SLICE_X56Y86         LUT2 (Prop_lut2_I0_O)        0.301     4.333 r  add_bb/level1/green_out[3]_i_219/O
                         net (fo=2, routed)           0.840     5.173    add_bb/level1/green_out[3]_i_219_n_0
    SLICE_X54Y84         LUT4 (Prop_lut4_I3_O)        0.124     5.297 r  add_bb/level1/green_out[3]_i_222/O
                         net (fo=1, routed)           0.000     5.297    add_bb/level1/green_out[3]_i_222_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.673 r  add_bb/level1/green_out_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000     5.673    add_bb/level1/green_out_reg[3]_i_135_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.892 r  add_bb/level1/green_out_reg[3]_i_123/O[0]
                         net (fo=3, routed)           1.090     6.981    add_bb/level1/green_out_reg[3]_i_123_n_7
    SLICE_X57Y82         LUT3 (Prop_lut3_I1_O)        0.295     7.276 r  add_bb/level1/green_out[3]_i_132/O
                         net (fo=2, routed)           0.766     8.042    add_bb/level1/green_out[3]_i_132_n_0
    SLICE_X58Y83         LUT5 (Prop_lut5_I1_O)        0.150     8.192 r  add_bb/level1/green_out[3]_i_101/O
                         net (fo=2, routed)           1.113     9.305    add_bb/level1/green_out[3]_i_101_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I0_O)        0.348     9.653 r  add_bb/level1/green_out[3]_i_105/O
                         net (fo=1, routed)           0.000     9.653    add_bb/level1/green_out[3]_i_105_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.880 f  add_bb/level1/green_out_reg[3]_i_64/O[1]
                         net (fo=7, routed)           1.456    11.336    add_bb/level1/bat_changer_total[5]
    SLICE_X44Y81         LUT5 (Prop_lut5_I4_O)        0.303    11.639 r  add_bb/level1/green_out[3]_i_129/O
                         net (fo=1, routed)           0.795    12.433    add_bb/level1/green_out[3]_i_129_n_0
    SLICE_X46Y81         LUT3 (Prop_lut3_I1_O)        0.124    12.557 r  add_bb/level1/green_out[3]_i_78/O
                         net (fo=1, routed)           0.000    12.557    add_bb/level1/green_out[3]_i_78_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.937 r  add_bb/level1/green_out_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    12.937    add_bb/level1/brick18/power_up1/green_out[3]_i_16[0]
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.156 r  add_bb/level1/brick18/power_up1/green_out_reg[3]_i_39/O[0]
                         net (fo=4, routed)           0.747    13.904    vga_driver/green_out_reg[3]_i_5[0]
    SLICE_X46Y84         LUT4 (Prop_lut4_I3_O)        0.295    14.199 r  vga_driver/green_out[3]_i_16/O
                         net (fo=1, routed)           0.000    14.199    add_bb/level1/brick18/power_up1/green_out[3]_i_2_2[0]
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    14.657 r  add_bb/level1/brick18/power_up1/green_out_reg[3]_i_5/CO[1]
                         net (fo=2, routed)           0.675    15.332    vga_driver/green_out_reg[3]_1[0]
    SLICE_X44Y82         LUT6 (Prop_lut6_I3_O)        0.332    15.664 r  vga_driver/green_out[3]_i_1_comp_1_replica/O
                         net (fo=1, routed)           0.339    16.002    vga_driver/blue[1]_repN
    SLICE_X46Y83         FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.503     4.929    vga_driver/clk_out1
    SLICE_X46Y83         FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 add_bb/level1/brick39/power_up1/bat_changer_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.705ns  (logic 5.629ns (35.842%)  route 10.076ns (64.158%))
  Logic Levels:           19  (CARRY4=7 FDRE=1 LUT2=1 LUT3=3 LUT4=3 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE                         0.000     0.000 r  add_bb/level1/brick39/power_up1/bat_changer_reg[30]/C
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_bb/level1/brick39/power_up1/bat_changer_reg[30]/Q
                         net (fo=14, routed)          0.927     1.383    add_bb/level1/int_vec[38]_7[30]
    SLICE_X59Y84         LUT3 (Prop_lut3_I1_O)        0.118     1.501 r  add_bb/level1/green_out[3]_i_372/O
                         net (fo=2, routed)           0.800     2.301    add_bb/level1/green_out[3]_i_372_n_0
    SLICE_X60Y84         LUT4 (Prop_lut4_I0_O)        0.326     2.627 r  add_bb/level1/green_out[3]_i_375/O
                         net (fo=1, routed)           0.000     2.627    add_bb/level1/green_out[3]_i_375_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.205 r  add_bb/level1/green_out_reg[3]_i_245/O[2]
                         net (fo=2, routed)           0.827     4.032    add_bb/level1/green_out_reg[3]_i_245_n_5
    SLICE_X56Y86         LUT2 (Prop_lut2_I0_O)        0.301     4.333 r  add_bb/level1/green_out[3]_i_219/O
                         net (fo=2, routed)           0.840     5.173    add_bb/level1/green_out[3]_i_219_n_0
    SLICE_X54Y84         LUT4 (Prop_lut4_I3_O)        0.124     5.297 r  add_bb/level1/green_out[3]_i_222/O
                         net (fo=1, routed)           0.000     5.297    add_bb/level1/green_out[3]_i_222_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.673 r  add_bb/level1/green_out_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000     5.673    add_bb/level1/green_out_reg[3]_i_135_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.892 r  add_bb/level1/green_out_reg[3]_i_123/O[0]
                         net (fo=3, routed)           1.090     6.981    add_bb/level1/green_out_reg[3]_i_123_n_7
    SLICE_X57Y82         LUT3 (Prop_lut3_I1_O)        0.295     7.276 r  add_bb/level1/green_out[3]_i_132/O
                         net (fo=2, routed)           0.766     8.042    add_bb/level1/green_out[3]_i_132_n_0
    SLICE_X58Y83         LUT5 (Prop_lut5_I1_O)        0.150     8.192 r  add_bb/level1/green_out[3]_i_101/O
                         net (fo=2, routed)           1.113     9.305    add_bb/level1/green_out[3]_i_101_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I0_O)        0.348     9.653 r  add_bb/level1/green_out[3]_i_105/O
                         net (fo=1, routed)           0.000     9.653    add_bb/level1/green_out[3]_i_105_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.880 f  add_bb/level1/green_out_reg[3]_i_64/O[1]
                         net (fo=7, routed)           1.456    11.336    add_bb/level1/bat_changer_total[5]
    SLICE_X44Y81         LUT5 (Prop_lut5_I4_O)        0.303    11.639 r  add_bb/level1/green_out[3]_i_129/O
                         net (fo=1, routed)           0.795    12.433    add_bb/level1/green_out[3]_i_129_n_0
    SLICE_X46Y81         LUT3 (Prop_lut3_I1_O)        0.124    12.557 r  add_bb/level1/green_out[3]_i_78/O
                         net (fo=1, routed)           0.000    12.557    add_bb/level1/green_out[3]_i_78_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.937 r  add_bb/level1/green_out_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    12.937    add_bb/level1/brick18/power_up1/green_out[3]_i_16[0]
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.156 r  add_bb/level1/brick18/power_up1/green_out_reg[3]_i_39/O[0]
                         net (fo=4, routed)           0.747    13.904    vga_driver/green_out_reg[3]_i_5[0]
    SLICE_X46Y84         LUT4 (Prop_lut4_I3_O)        0.295    14.199 r  vga_driver/green_out[3]_i_16/O
                         net (fo=1, routed)           0.000    14.199    add_bb/level1/brick18/power_up1/green_out[3]_i_2_2[0]
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    14.657 r  add_bb/level1/brick18/power_up1/green_out_reg[3]_i_5/CO[1]
                         net (fo=2, routed)           0.716    15.373    vga_driver/green_out_reg[3]_1[0]
    SLICE_X49Y82         LUT6 (Prop_lut6_I3_O)        0.332    15.705 r  vga_driver/green_out[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    15.705    vga_driver/blue[1]
    SLICE_X49Y82         FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          1.502     4.928    vga_driver/clk_out1
    SLICE_X49Y82         FDRE                                         r  vga_driver/green_out_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/level1/brick30/power_up1/void_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.180%)  route 0.392ns (67.820%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE                         0.000     0.000 r  add_bb/level1/brick30/power_up1/void_reg/C
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  add_bb/level1/brick30/power_up1/void_reg/Q
                         net (fo=6, routed)           0.392     0.533    add_bb/level1/brick30_n_7
    SLICE_X58Y84         LUT6 (Prop_lut6_I4_O)        0.045     0.578 r  add_bb/level1/p_0_out_inferred__0/green_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.578    vga_driver/green[0]
    SLICE_X58Y84         FDRE                                         r  vga_driver/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.829     1.996    vga_driver/clk_out1
    SLICE_X58Y84         FDRE                                         r  vga_driver/green_out_reg[2]/C

Slack:                    inf
  Source:                 add_bb/level1/brick5/alive_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/red_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.299ns (43.634%)  route 0.386ns (56.366%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE                         0.000     0.000 r  add_bb/level1/brick5/alive_reg/C
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  add_bb/level1/brick5/alive_reg/Q
                         net (fo=3, routed)           0.218     0.382    vga_driver/alive_39
    SLICE_X45Y89         LUT6 (Prop_lut6_I1_O)        0.045     0.427 r  vga_driver/red_out[2]_i_20/O
                         net (fo=1, routed)           0.049     0.476    vga_driver/red_out[2]_i_20_n_0
    SLICE_X45Y89         LUT6 (Prop_lut6_I3_O)        0.045     0.521 r  vga_driver/red_out[2]_i_4/O
                         net (fo=1, routed)           0.119     0.640    vga_driver/red_out[2]_i_4_n_0
    SLICE_X48Y89         LUT6 (Prop_lut6_I2_O)        0.045     0.685 r  vga_driver/red_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.685    vga_driver/add_bb/l_red
    SLICE_X48Y89         FDRE                                         r  vga_driver/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.833     2.000    vga_driver/clk_out1
    SLICE_X48Y89         FDRE                                         r  vga_driver/red_out_reg[2]/C

Slack:                    inf
  Source:                 add_bb/game_on_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.183ns (26.278%)  route 0.513ns (73.722%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE                         0.000     0.000 r  add_bb/game_on_reg/C
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/game_on_reg/Q
                         net (fo=10, routed)          0.224     0.365    add_bb/game_on
    SLICE_X52Y91         LUT2 (Prop_lut2_I0_O)        0.042     0.407 r  add_bb/red_out[3]_i_2/O
                         net (fo=1, routed)           0.290     0.696    vga_driver/red[0]
    SLICE_X58Y91         FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.834     2.001    vga_driver/clk_out1
    SLICE_X58Y91         FDRE                                         r  vga_driver/red_out_reg[3]/C

Slack:                    inf
  Source:                 add_bb/level1/brick15/power_up1/bat_changer_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.901ns  (logic 0.920ns (48.390%)  route 0.981ns (51.610%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDRE                         0.000     0.000 r  add_bb/level1/brick15/power_up1/bat_changer_reg[30]/C
    SLICE_X52Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/level1/brick15/power_up1/bat_changer_reg[30]/Q
                         net (fo=22, routed)          0.304     0.445    add_bb/level1/int_vec[14]_5[30]
    SLICE_X52Y84         LUT4 (Prop_lut4_I2_O)        0.045     0.490 r  add_bb/level1/green_out[3]_i_164/O
                         net (fo=1, routed)           0.000     0.490    add_bb/level1/green_out[3]_i_164_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.555 r  add_bb/level1/green_out_reg[3]_i_118/O[1]
                         net (fo=3, routed)           0.063     0.618    add_bb/level1/green_out_reg[3]_i_118_n_6
    SLICE_X53Y84         LUT6 (Prop_lut6_I4_O)        0.107     0.725 r  add_bb/level1/green_out[3]_i_74/O
                         net (fo=1, routed)           0.000     0.725    add_bb/level1/green_out[3]_i_74_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.791 r  add_bb/level1/green_out_reg[3]_i_51/O[2]
                         net (fo=3, routed)           0.300     1.091    add_bb/level1/brick18/power_up1/bat_changer_total[3]
    SLICE_X48Y84         LUT4 (Prop_lut4_I0_O)        0.108     1.199 r  add_bb/level1/brick18/power_up1/green_out[3]_i_61/O
                         net (fo=1, routed)           0.000     1.199    add_bb/level1/brick18/power_up1/green_out[3]_i_61_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.265 r  add_bb/level1/brick18/power_up1/green_out_reg[3]_i_48/O[2]
                         net (fo=4, routed)           0.199     1.464    add_bb/level1/brick18/power_up1/batpos_reg[8][2]
    SLICE_X47Y82         LUT2 (Prop_lut2_I0_O)        0.112     1.576 r  add_bb/level1/brick18/power_up1/green_out[3]_i_18/O
                         net (fo=1, routed)           0.000     1.576    add_bb/level1/brick18/power_up1/green_out[3]_i_18_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     1.672 r  add_bb/level1/brick18/power_up1/green_out_reg[3]_i_6/CO[1]
                         net (fo=2, routed)           0.115     1.787    vga_driver/green_out_reg[3]_2[0]
    SLICE_X49Y82         LUT6 (Prop_lut6_I5_O)        0.114     1.901 r  vga_driver/green_out[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     1.901    vga_driver/blue[1]
    SLICE_X49Y82         FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.827     1.994    vga_driver/clk_out1
    SLICE_X49Y82         FDRE                                         r  vga_driver/green_out_reg[3]/C

Slack:                    inf
  Source:                 add_bb/level1/brick15/power_up1/bat_changer_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.078ns  (logic 0.920ns (44.272%)  route 1.158ns (55.728%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDRE                         0.000     0.000 r  add_bb/level1/brick15/power_up1/bat_changer_reg[30]/C
    SLICE_X52Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/level1/brick15/power_up1/bat_changer_reg[30]/Q
                         net (fo=22, routed)          0.304     0.445    add_bb/level1/int_vec[14]_5[30]
    SLICE_X52Y84         LUT4 (Prop_lut4_I2_O)        0.045     0.490 r  add_bb/level1/green_out[3]_i_164/O
                         net (fo=1, routed)           0.000     0.490    add_bb/level1/green_out[3]_i_164_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.555 r  add_bb/level1/green_out_reg[3]_i_118/O[1]
                         net (fo=3, routed)           0.063     0.618    add_bb/level1/green_out_reg[3]_i_118_n_6
    SLICE_X53Y84         LUT6 (Prop_lut6_I4_O)        0.107     0.725 r  add_bb/level1/green_out[3]_i_74/O
                         net (fo=1, routed)           0.000     0.725    add_bb/level1/green_out[3]_i_74_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.791 r  add_bb/level1/green_out_reg[3]_i_51/O[2]
                         net (fo=3, routed)           0.300     1.091    add_bb/level1/brick18/power_up1/bat_changer_total[3]
    SLICE_X48Y84         LUT4 (Prop_lut4_I0_O)        0.108     1.199 r  add_bb/level1/brick18/power_up1/green_out[3]_i_61/O
                         net (fo=1, routed)           0.000     1.199    add_bb/level1/brick18/power_up1/green_out[3]_i_61_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.265 r  add_bb/level1/brick18/power_up1/green_out_reg[3]_i_48/O[2]
                         net (fo=4, routed)           0.199     1.464    add_bb/level1/brick18/power_up1/batpos_reg[8][2]
    SLICE_X47Y82         LUT2 (Prop_lut2_I0_O)        0.112     1.576 r  add_bb/level1/brick18/power_up1/green_out[3]_i_18/O
                         net (fo=1, routed)           0.000     1.576    add_bb/level1/brick18/power_up1/green_out[3]_i_18_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     1.672 r  add_bb/level1/brick18/power_up1/green_out_reg[3]_i_6/CO[1]
                         net (fo=2, routed)           0.175     1.848    vga_driver/green_out_reg[3]_2[0]
    SLICE_X44Y82         LUT6 (Prop_lut6_I5_O)        0.114     1.962 r  vga_driver/green_out[3]_i_1_comp_1_replica/O
                         net (fo=1, routed)           0.117     2.078    vga_driver/blue[1]_repN
    SLICE_X46Y83         FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=57, routed)          0.828     1.995    vga_driver/clk_out1
    SLICE_X46Y83         FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.082ns  (logic 2.346ns (38.571%)  route 3.736ns (61.429%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT4=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=7, routed)           2.763     4.251    btnl_IBUF
    SLICE_X45Y81         LUT4 (Prop_lut4_I0_O)        0.124     4.375 r  batpos[4]_i_4/O
                         net (fo=1, routed)           0.000     4.375    batpos[4]_i_4_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.773 r  batpos_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.773    batpos_reg[4]_i_1_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.887 r  batpos_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.887    batpos_reg[8]_i_1_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.109 r  batpos_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.973     6.082    batpos_reg[10]_i_2_n_7
    SLICE_X48Y82         FDRE                                         r  batpos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.505     4.928    clk_in_IBUF_BUFG
    SLICE_X48Y82         FDRE                                         r  batpos_reg[9]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.970ns  (logic 2.249ns (37.667%)  route 3.722ns (62.333%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=7, routed)           2.763     4.251    btnl_IBUF
    SLICE_X45Y81         LUT4 (Prop_lut4_I0_O)        0.124     4.375 r  batpos[4]_i_4/O
                         net (fo=1, routed)           0.000     4.375    batpos[4]_i_4_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.773 r  batpos_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.773    batpos_reg[4]_i_1_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.012 r  batpos_reg[8]_i_1/O[2]
                         net (fo=4, routed)           0.958     5.970    batpos_reg[8]_i_1_n_5
    SLICE_X48Y81         FDRE                                         r  batpos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.503     4.926    clk_in_IBUF_BUFG
    SLICE_X48Y81         FDRE                                         r  batpos_reg[7]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[4]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.944ns  (logic 2.043ns (34.372%)  route 3.901ns (65.628%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=7, routed)           2.763     4.251    btnl_IBUF
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.154     4.405 r  batpos[4]_i_2/O
                         net (fo=1, routed)           0.000     4.405    batpos[4]_i_2_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     4.806 r  batpos_reg[4]_i_1/O[3]
                         net (fo=4, routed)           1.137     5.944    batpos_reg[4]_i_1_n_4
    SLICE_X47Y83         FDRE                                         r  batpos_reg[4]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.506     4.929    clk_in_IBUF_BUFG
    SLICE_X47Y83         FDRE                                         r  batpos_reg[4]_replica/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[5]_rep__0_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.898ns  (logic 2.232ns (37.840%)  route 3.666ns (62.160%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=7, routed)           2.763     4.251    btnl_IBUF
    SLICE_X45Y81         LUT4 (Prop_lut4_I0_O)        0.124     4.375 r  batpos[4]_i_4/O
                         net (fo=1, routed)           0.000     4.375    batpos[4]_i_4_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.773 r  batpos_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.773    batpos_reg[4]_i_1_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.995 r  batpos_reg[8]_i_1/O[0]
                         net (fo=4, routed)           0.903     5.898    batpos_reg[8]_i_1_n_7
    SLICE_X48Y81         FDRE                                         r  batpos_reg[5]_rep__0_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.503     4.926    clk_in_IBUF_BUFG
    SLICE_X48Y81         FDRE                                         r  batpos_reg[5]_rep__0_replica/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.898ns  (logic 2.323ns (39.387%)  route 3.575ns (60.613%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=7, routed)           2.763     4.251    btnl_IBUF
    SLICE_X45Y81         LUT4 (Prop_lut4_I0_O)        0.124     4.375 r  batpos[4]_i_4/O
                         net (fo=1, routed)           0.000     4.375    batpos[4]_i_4_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.773 r  batpos_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.773    batpos_reg[4]_i_1_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.086 r  batpos_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.812     5.898    batpos_reg[8]_i_1_n_4
    SLICE_X48Y82         FDRE                                         r  batpos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.505     4.928    clk_in_IBUF_BUFG
    SLICE_X48Y82         FDRE                                         r  batpos_reg[8]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[7]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.844ns  (logic 2.249ns (38.480%)  route 3.595ns (61.520%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=7, routed)           2.763     4.251    btnl_IBUF
    SLICE_X45Y81         LUT4 (Prop_lut4_I0_O)        0.124     4.375 r  batpos[4]_i_4/O
                         net (fo=1, routed)           0.000     4.375    batpos[4]_i_4_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.773 r  batpos_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.773    batpos_reg[4]_i_1_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.012 r  batpos_reg[8]_i_1/O[2]
                         net (fo=4, routed)           0.832     5.844    batpos_reg[8]_i_1_n_5
    SLICE_X42Y81         FDRE                                         r  batpos_reg[7]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.505     4.928    clk_in_IBUF_BUFG
    SLICE_X42Y81         FDRE                                         r  batpos_reg[7]_rep/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.807ns  (logic 2.458ns (42.328%)  route 3.349ns (57.672%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT4=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=7, routed)           2.763     4.251    btnl_IBUF
    SLICE_X45Y81         LUT4 (Prop_lut4_I0_O)        0.124     4.375 r  batpos[4]_i_4/O
                         net (fo=1, routed)           0.000     4.375    batpos[4]_i_4_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.773 r  batpos_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.773    batpos_reg[4]_i_1_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.887 r  batpos_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.887    batpos_reg[8]_i_1_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.221 r  batpos_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.586     5.807    batpos_reg[10]_i_2_n_6
    SLICE_X47Y84         FDRE                                         r  batpos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.507     4.930    clk_in_IBUF_BUFG
    SLICE_X47Y84         FDRE                                         r  batpos_reg[10]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[7]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.773ns  (logic 2.249ns (38.959%)  route 3.524ns (61.041%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=7, routed)           2.763     4.251    btnl_IBUF
    SLICE_X45Y81         LUT4 (Prop_lut4_I0_O)        0.124     4.375 r  batpos[4]_i_4/O
                         net (fo=1, routed)           0.000     4.375    batpos[4]_i_4_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.773 r  batpos_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.773    batpos_reg[4]_i_1_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.012 r  batpos_reg[8]_i_1/O[2]
                         net (fo=4, routed)           0.760     5.773    batpos_reg[8]_i_1_n_5
    SLICE_X47Y83         FDRE                                         r  batpos_reg[7]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.506     4.929    clk_in_IBUF_BUFG
    SLICE_X47Y83         FDRE                                         r  batpos_reg[7]_replica/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.734ns  (logic 2.344ns (40.875%)  route 3.390ns (59.125%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=7, routed)           2.763     4.251    btnl_IBUF
    SLICE_X45Y81         LUT4 (Prop_lut4_I0_O)        0.124     4.375 r  batpos[4]_i_4/O
                         net (fo=1, routed)           0.000     4.375    batpos[4]_i_4_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.773 r  batpos_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.773    batpos_reg[4]_i_1_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.107 r  batpos_reg[8]_i_1/O[1]
                         net (fo=2, routed)           0.627     5.734    batpos_reg[8]_i_1_n_6
    SLICE_X49Y81         FDRE                                         r  batpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.503     4.926    clk_in_IBUF_BUFG
    SLICE_X49Y81         FDRE                                         r  batpos_reg[6]/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[5]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.608ns  (logic 2.232ns (39.800%)  route 3.376ns (60.200%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnl_IBUF_inst/O
                         net (fo=7, routed)           2.763     4.251    btnl_IBUF
    SLICE_X45Y81         LUT4 (Prop_lut4_I0_O)        0.124     4.375 r  batpos[4]_i_4/O
                         net (fo=1, routed)           0.000     4.375    batpos[4]_i_4_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.773 r  batpos_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.773    batpos_reg[4]_i_1_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.995 r  batpos_reg[8]_i_1/O[0]
                         net (fo=4, routed)           0.613     5.608    batpos_reg[8]_i_1_n_7
    SLICE_X43Y81         FDRE                                         r  batpos_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.505     4.928    clk_in_IBUF_BUFG
    SLICE_X43Y81         FDRE                                         r  batpos_reg[5]_rep/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[3]_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.490ns  (logic 0.280ns (18.813%)  route 1.210ns (81.187%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           1.075     1.310    btnr_IBUF
    SLICE_X41Y81         LUT5 (Prop_lut5_I4_O)        0.045     1.355 r  batpos[10]_i_1/O
                         net (fo=28, routed)          0.135     1.490    batpos[10]_i_1_n_0
    SLICE_X42Y81         FDRE                                         r  batpos_reg[3]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.829     1.994    clk_in_IBUF_BUFG
    SLICE_X42Y81         FDRE                                         r  batpos_reg[3]_rep/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[7]_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.490ns  (logic 0.280ns (18.813%)  route 1.210ns (81.187%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           1.075     1.310    btnr_IBUF
    SLICE_X41Y81         LUT5 (Prop_lut5_I4_O)        0.045     1.355 r  batpos[10]_i_1/O
                         net (fo=28, routed)          0.135     1.490    batpos[10]_i_1_n_0
    SLICE_X42Y81         FDRE                                         r  batpos_reg[7]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.829     1.994    clk_in_IBUF_BUFG
    SLICE_X42Y81         FDRE                                         r  batpos_reg[7]_rep/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[7]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.490ns  (logic 0.280ns (18.813%)  route 1.210ns (81.187%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           1.075     1.310    btnr_IBUF
    SLICE_X41Y81         LUT5 (Prop_lut5_I4_O)        0.045     1.355 r  batpos[10]_i_1/O
                         net (fo=28, routed)          0.135     1.490    batpos[10]_i_1_n_0
    SLICE_X42Y81         FDRE                                         r  batpos_reg[7]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.829     1.994    clk_in_IBUF_BUFG
    SLICE_X42Y81         FDRE                                         r  batpos_reg[7]_rep__0/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[6]_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.540ns  (logic 0.280ns (18.212%)  route 1.259ns (81.788%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           1.075     1.310    btnr_IBUF
    SLICE_X41Y81         LUT5 (Prop_lut5_I4_O)        0.045     1.355 r  batpos[10]_i_1/O
                         net (fo=28, routed)          0.184     1.540    batpos[10]_i_1_n_0
    SLICE_X44Y82         FDRE                                         r  batpos_reg[6]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.830     1.995    clk_in_IBUF_BUFG
    SLICE_X44Y82         FDRE                                         r  batpos_reg[6]_rep/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[4]_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.280ns (18.082%)  route 1.270ns (81.918%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           1.075     1.310    btnr_IBUF
    SLICE_X41Y81         LUT5 (Prop_lut5_I4_O)        0.045     1.355 r  batpos[10]_i_1/O
                         net (fo=28, routed)          0.195     1.551    batpos[10]_i_1_n_0
    SLICE_X43Y81         FDRE                                         r  batpos_reg[4]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.829     1.994    clk_in_IBUF_BUFG
    SLICE_X43Y81         FDRE                                         r  batpos_reg[4]_rep/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[4]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.280ns (18.082%)  route 1.270ns (81.918%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           1.075     1.310    btnr_IBUF
    SLICE_X41Y81         LUT5 (Prop_lut5_I4_O)        0.045     1.355 r  batpos[10]_i_1/O
                         net (fo=28, routed)          0.195     1.551    batpos[10]_i_1_n_0
    SLICE_X43Y81         FDRE                                         r  batpos_reg[4]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.829     1.994    clk_in_IBUF_BUFG
    SLICE_X43Y81         FDRE                                         r  batpos_reg[4]_rep__0/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[5]_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.280ns (18.082%)  route 1.270ns (81.918%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           1.075     1.310    btnr_IBUF
    SLICE_X41Y81         LUT5 (Prop_lut5_I4_O)        0.045     1.355 r  batpos[10]_i_1/O
                         net (fo=28, routed)          0.195     1.551    batpos[10]_i_1_n_0
    SLICE_X43Y81         FDRE                                         r  batpos_reg[5]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.829     1.994    clk_in_IBUF_BUFG
    SLICE_X43Y81         FDRE                                         r  batpos_reg[5]_rep/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[4]_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.608ns  (logic 0.280ns (17.440%)  route 1.327ns (82.560%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           1.075     1.310    btnr_IBUF
    SLICE_X41Y81         LUT5 (Prop_lut5_I4_O)        0.045     1.355 r  batpos[10]_i_1/O
                         net (fo=28, routed)          0.253     1.608    batpos[10]_i_1_n_0
    SLICE_X47Y83         FDRE                                         r  batpos_reg[4]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.830     1.995    clk_in_IBUF_BUFG
    SLICE_X47Y83         FDRE                                         r  batpos_reg[4]_replica/C

Slack:                    inf
  Source:                 btnr
                            (input port)
  Destination:            batpos_reg[7]_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.608ns  (logic 0.280ns (17.440%)  route 1.327ns (82.560%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_IBUF_inst/O
                         net (fo=1, routed)           1.075     1.310    btnr_IBUF
    SLICE_X41Y81         LUT5 (Prop_lut5_I4_O)        0.045     1.355 r  batpos[10]_i_1/O
                         net (fo=28, routed)          0.253     1.608    batpos[10]_i_1_n_0
    SLICE_X47Y83         FDRE                                         r  batpos_reg[7]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.830     1.995    clk_in_IBUF_BUFG
    SLICE_X47Y83         FDRE                                         r  batpos_reg[7]_replica/C

Slack:                    inf
  Source:                 btnl
                            (input port)
  Destination:            batpos_reg[1]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.608ns  (logic 0.371ns (23.052%)  route 1.237ns (76.948%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btnl_IBUF_inst/O
                         net (fo=7, routed)           1.049     1.305    btnl_IBUF
    SLICE_X45Y81         LUT4 (Prop_lut4_I0_O)        0.045     1.350 r  batpos[4]_i_6/O
                         net (fo=1, routed)           0.000     1.350    batpos[4]_i_6_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.420 r  batpos_reg[4]_i_1/O[0]
                         net (fo=2, routed)           0.188     1.608    batpos_reg[4]_i_1_n_7
    SLICE_X47Y81         FDRE                                         r  batpos_reg[1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.828     1.993    clk_in_IBUF_BUFG
    SLICE_X47Y81         FDRE                                         r  batpos_reg[1]_replica/C





