// Seed: 1814857601
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2
);
  logic id_3 = 1;
endmodule
