// Seed: 1920148841
module module_0 (
    id_1,
    id_2
);
  inout tri id_2;
  input wire id_1;
  assign id_2 = id_2;
  logic id_3 = id_1;
  assign module_2.id_2 = 0;
  id_4 :
  assert property (@(posedge -1 or posedge id_3) id_3) @(posedge id_3) id_3 = "";
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd51
) (
    input wire id_0
);
  wire _id_2;
  tri id_3 = 1;
  logic [7:0][(  id_2  )  -  -1] id_4;
  ;
  module_0 modCall_1 (
      id_4,
      id_3
  );
  logic id_5;
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  logic id_2 = id_2;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign id_2 = -1;
  assign id_2 = id_2;
endmodule
