/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire celloutsig_0_0z;
  wire [19:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [14:0] celloutsig_0_1z;
  wire [16:0] celloutsig_0_2z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire [15:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [31:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~(celloutsig_1_1z[3] & celloutsig_1_4z);
  assign celloutsig_1_19z = ~((celloutsig_1_4z | celloutsig_1_2z) & celloutsig_1_1z[2]);
  assign celloutsig_0_39z = celloutsig_0_11z ^ celloutsig_0_7z[8];
  assign celloutsig_1_0z = in_data[144] ^ in_data[110];
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 4'h0;
    else _00_ <= { celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_3z = { celloutsig_1_1z[3:0], celloutsig_1_0z } == { celloutsig_1_1z[4:2], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_9z = { celloutsig_1_8z[30:22], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_3z, 1'h0, celloutsig_1_4z, celloutsig_1_6z } == { in_data[175:163], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_7z, 1'h0, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_10z = in_data[168:156] == { celloutsig_1_8z[27:18], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_8z[13:11], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_7z, 1'h0, celloutsig_1_0z } == { celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_7z, 1'h0, celloutsig_1_4z, celloutsig_1_9z };
  assign celloutsig_0_8z = celloutsig_0_1z[4:1] >= { celloutsig_0_1z[8:6], celloutsig_0_4z };
  assign celloutsig_0_4z = celloutsig_0_2z[7:0] || in_data[55:48];
  assign celloutsig_0_9z = { in_data[72:66], celloutsig_0_6z } || celloutsig_0_5z[12:5];
  assign celloutsig_1_8z = { in_data[158:128], celloutsig_1_4z } % { 1'h1, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_3z, 1'h0, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_10z = { celloutsig_0_2z[7], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_8z } * { in_data[34], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_2z = - { celloutsig_0_1z[6], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_6z = { celloutsig_0_1z[5:0], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z } !== { celloutsig_0_5z[12:6], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_13z = { celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_9z } !== in_data[155:147];
  assign celloutsig_1_2z = | celloutsig_1_1z[3:0];
  assign celloutsig_1_4z = | in_data[163:161];
  assign celloutsig_0_3z = | celloutsig_0_1z[11:5];
  assign celloutsig_0_11z = celloutsig_0_1z[12] & celloutsig_0_10z[7];
  assign celloutsig_0_0z = ~^ in_data[29:22];
  assign celloutsig_1_14z = ~^ { celloutsig_1_13z, celloutsig_1_4z, 1'h0, celloutsig_1_10z };
  assign celloutsig_1_18z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_15z } << { in_data[159:155], celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_1_1z = { in_data[182:179], celloutsig_1_0z } >>> { in_data[142], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_5z = celloutsig_0_2z[16:1] >>> { celloutsig_0_2z[12], celloutsig_0_1z };
  assign celloutsig_0_1z = { in_data[38:25], celloutsig_0_0z } >>> { in_data[38:25], celloutsig_0_0z };
  assign celloutsig_0_40z = _00_[3:1] ~^ { celloutsig_0_9z, celloutsig_0_39z, celloutsig_0_39z };
  assign celloutsig_1_6z = { celloutsig_1_1z[0], celloutsig_1_2z, celloutsig_1_0z } ~^ { in_data[140:139], celloutsig_1_3z };
  assign celloutsig_0_7z = { celloutsig_0_2z[9:3], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z } ^ { celloutsig_0_5z[15:6], celloutsig_0_4z };
  assign celloutsig_1_15z = ~((celloutsig_1_6z[2] & celloutsig_1_11z) | (celloutsig_1_11z & celloutsig_1_10z));
  assign { out_data[134:128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
