# Timer configurations and register details

**Source**: Page 77, Chunk 403  
**Category**: Timer configurations and register details  
**Chunk Index**: 403

---

Table 339. Output control bit for standard OCx channels. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1693
Table 340. TIM2/TIM3/TIM4/TIM5 register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . 1705
Table 341. TIMx internal trigger connection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1736

---

**AI Reasoning**: The content chunk includes tables related to timer configurations, output control, and register maps, which are technical specifications of the microcontroller's timer functionalities. Grouping these under 'specifications' provides a clear and accessible way to locate detailed technical information about the timers.
