{"hands_on_practices": [{"introduction": "One of the most fundamental concepts in cascaded amplifiers is the phenomenon of interstage loading. When we connect the output of one amplifier stage to the input of another, the second stage's input impedance acts as a load on the first, altering its performance. This practice provides a concrete example of how to quantify this loading effect in a standard capacitively coupled Common-Emitter (CE) amplifier, a crucial step in accurately predicting the overall gain of a multi-stage circuit [@problem_id:1287036].", "problem": "An audio pre-amplifier is being designed using a two-stage cascaded Common-Emitter (CE) amplifier configuration. Both stages are built using identical NPN Bipolar Junction Transistors (BJTs). The circuit is biased using a standard four-resistor voltage divider network for each stage. Assume a standard base-emitter forward voltage of $V_{BE} = 0.7 \\text{ V}$ for DC analysis, and that the circuit operates at a temperature where the thermal voltage is $V_T = 25 \\text{ mV}$. The BJTs have a current gain of $\\beta = 120$ and a very large Early voltage, such that the Early effect can be neglected. The power supply voltage for the entire circuit is $V_{CC} = 15 \\text{ V}$.\n\nThe component values for the first amplifier stage are:\n- Collector resistor: $R_{C1} = 6.8 \\text{ k}\\Omega$\n- Emitter resistor: $R_{E1} = 1.0 \\text{ k}\\Omega$\n- Base biasing resistor 1 (connected to $V_{CC}$): $R_{1A} = 82 \\text{ k}\\Omega$\n- Base biasing resistor 2 (connected to ground): $R_{2A} = 18 \\text{ k}\\Omega$\n\nThe component values for the second amplifier stage are:\n- Collector resistor: $R_{C2} = 4.3 \\text{ k}\\Omega$\n- Emitter resistor: $R_{E2} = 750\\ \\Omega$\n- Base biasing resistor 1 (connected to $V_{CC}$): $R_{1B} = 68 \\text{ k}\\Omega$\n- Base biasing resistor 2 (connected to ground): $R_{2B} = 13 \\text{ k}\\Omega$\n\nAll coupling and bypass capacitors are large enough that their impedance can be considered a short circuit at the signal frequencies of interest. The emitter resistors $R_{E1}$ and $R_{E2}$ are fully bypassed by capacitors, meaning their impedance is zero for AC analysis.\n\nCalculate the loaded AC voltage gain ($A_{v1} = v_{out1}/v_{in1}$) of the first stage. The output of the first stage is taken at the collector of its BJT, and it is capacitively coupled to the input (base) of the second stage. Round your final answer to three significant figures.", "solution": "Because coupling and bypass capacitors are AC shorts and the Early effect is neglected, each CE stage can be analyzed with the hybrid-\\pi model where the emitter is at AC ground (external emitter resistors fully bypassed). The first-stage small-signal gain is the classic CE result with load:\n$$A_{v1}=-g_{m1}\\left(R_{C1}\\parallel R_{\\text{in2}}\\right),$$\nwhere $g_{m1}=I_{C1}/V_{T}$ is set by the first-stage DC bias, and $R_{\\text{in2}}$ is the input resistance of stage 2 seen at its base (including its bias network), given by\n$$R_{\\text{in2}}=\\left(R_{1B}\\parallel R_{2B}\\parallel r_{\\pi 2}\\right),\\quad r_{\\pi 2}=\\frac{\\beta V_{T}}{I_{C2}}.$$\n\nFirst-stage DC bias uses the Thevenin equivalent of its base divider. With $R_{1A}$ from $V_{CC}$ to base and $R_{2A}$ to ground:\n$$V_{\\text{TH1}}=V_{CC}\\frac{R_{2A}}{R_{1A}+R_{2A}},\\quad R_{\\text{TH1}}=R_{1A}\\parallel R_{2A}.$$\nIncluding base-current loading, the emitter and collector currents are\n$$I_{E1}=\\frac{V_{\\text{TH1}}-V_{BE}}{R_{E1}+\\frac{R_{\\text{TH1}}}{\\beta+1}},\\qquad I_{C1}=\\frac{\\beta}{\\beta+1}I_{E1},\\qquad g_{m1}=\\frac{I_{C1}}{V_{T}}.$$\nUsing the given values $V_{CC}=15\\ \\text{V}$, $R_{1A}=82\\ \\text{k}\\Omega$, $R_{2A}=18\\ \\text{k}\\Omega$, $R_{E1}=1.0\\ \\text{k}\\Omega$, $\\beta=120$, $V_{BE}=0.7\\ \\text{V}$, $V_{T}=25\\ \\text{mV}$:\n$$V_{\\text{TH1}}=15\\cdot\\frac{18}{82+18}=2.7\\ \\text{V},\\quad R_{\\text{TH1}}=\\frac{82\\cdot 18}{82+18}\\ \\text{k}\\Omega=14.76\\ \\text{k}\\Omega,$$\n$$I_{E1}=\\frac{2.7-0.7}{1000+\\frac{14760}{121}}=\\frac{2.0}{1121.983}\\ \\text{A}=1.783\\times 10^{-3}\\ \\text{A},$$\n$$I_{C1}=\\frac{120}{121}I_{E1}=1.768\\times 10^{-3}\\ \\text{A},\\qquad g_{m1}=\\frac{1.768\\times 10^{-3}}{0.025}=7.074\\times 10^{-2}\\ \\text{S}.$$\n\nSecond-stage DC bias (independent due to coupling capacitor) similarly gives $I_{C2}$ and then $r_{\\pi 2}$. With $R_{1B}=68\\ \\text{k}\\Omega$, $R_{2B}=13\\ \\text{k}\\Omega$, $R_{E2}=750\\ \\Omega$:\n$$V_{\\text{TH2}}=15\\cdot\\frac{13}{68+13}=\\frac{195}{81}=2.4074\\ \\text{V},\\quad R_{\\text{TH2}}=\\frac{68\\cdot 13}{68+13}\\ \\text{k}\\Omega=\\frac{884}{81}\\ \\text{k}\\Omega=10.9136\\ \\text{k}\\Omega,$$\n$$I_{E2}=\\frac{V_{\\text{TH2}}-V_{BE}}{R_{E2}+\\frac{R_{\\text{TH2}}}{\\beta+1}}=\\frac{1.7074}{750+\\frac{10913.58}{121}}=\\frac{1.7074}{840.195}\\ \\text{A}=2.032\\times 10^{-3}\\ \\text{A},$$\n$$I_{C2}=\\frac{120}{121}I_{E2}=2.015\\times 10^{-3}\\ \\text{A},\\qquad r_{\\pi 2}=\\frac{\\beta V_{T}}{I_{C2}}=\\frac{120\\cdot 0.025}{2.015\\times 10^{-3}}=1.49\\times 10^{3}\\ \\Omega.$$\nThus the second-stage input resistance is\n$$R_{\\text{in2}}=R_{1B}\\parallel R_{2B}\\parallel r_{\\pi 2}=10.9136\\ \\text{k}\\Omega\\parallel 1.488\\ \\text{k}\\Omega=1.310\\ \\text{k}\\Omega.$$\n\nThe first-stage collector is loaded by $R_{\\text{in2}}$ through the coupling capacitor, so the effective collector load is\n$$R_{L1}=R_{C1}\\parallel R_{\\text{in2}}=6.8\\ \\text{k}\\Omega\\parallel 1.310\\ \\text{k}\\Omega=1.098\\times 10^{3}\\ \\Omega.$$\n\nTherefore, the loaded first-stage AC voltage gain is\n$$A_{v1}=-g_{m1}R_{L1}=-(7.074\\times 10^{-2})\\times(1.098\\times 10^{3})=-7.77\\times 10^{1}.$$\nRounded to three significant figures,\n$$A_{v1}=-77.7.$$", "answer": "$$\\boxed{-77.7}$$", "id": "1287036"}, {"introduction": "While capacitors can conveniently isolate the DC biasing of amplifier stages, direct coupling provides an alternative with advantages in simplicity and low-frequency performance. However, this approach introduces a new challenge: the DC output voltage of one stage directly sets the quiescent operating point of the next. This exercise explores this critical dependency in a direct-coupled Common-Source (CS) MOSFET amplifier, demonstrating how to determine the precise DC conditions required for the first stage to correctly bias the second [@problem_id:1287034].", "problem": "Consider a two-stage amplifier constructed from two identical N-channel Metal-Oxide-Semiconductor (NMOS) transistors, $M_1$ and $M_2$. Both transistors are arranged in a Common-Source (CS) configuration with their source terminals connected to ground. The amplifier stages are directly coupled, meaning the drain terminal of $M_1$ is connected directly to the gate terminal of $M_2$. The circuit is powered by a single DC voltage supply, $V_{DD} = 5.0$ V. The drain of each transistor is connected to the supply $V_{DD}$ through a drain resistor, $R_{D1}$ for $M_1$ and $R_{D2}$ for $M_2$.\n\nBoth transistors have an identical threshold voltage $V_{tn} = 0.70$ V and an identical transconductance parameter $k_n = 1.0 \\text{ mA/V}^2$. The drain current $I_D$ for a transistor operating in the saturation region is given by the expression $I_D = k_n (V_{GS} - V_{tn})^2$, where $V_{GS}$ is the gate-source voltage. You may neglect the channel-length modulation effect (i.e., assume the output resistance $r_o$ is infinite).\n\nThe DC biasing of the amplifier is designed to set the quiescent operating point of the second stage ($M_2$) to have a drain current $I_{D2,Q} = 0.50$ mA and a drain voltage $V_{D2,Q} = 2.5$ V. It is confirmed that this operating point places $M_2$ in the saturation region.\n\nTo achieve this specific quiescent condition for the second stage, what is the required DC voltage at the drain of the first transistor, $V_{D1,Q}$? Express your answer in volts, rounded to three significant figures.", "solution": "The two stages are directly coupled, so the gate of the second transistor is tied to the drain of the first transistor. With sources grounded, the gate-source voltage of the second transistor is equal to the drain voltage of the first transistor:\n$$\nV_{GS2} = V_{G2} - V_{S2} = V_{D1} - 0 = V_{D1}.\n$$\nFor an NMOS transistor in saturation (with channel-length modulation neglected), the drain current is\n$$\nI_{D2} = k_{n}\\left(V_{GS2} - V_{tn}\\right)^{2}.\n$$\nSolving for the required gate-source voltage to realize the specified quiescent current,\n$$\nV_{GS2} = V_{tn} + \\sqrt{\\frac{I_{D2}}{k_{n}}}.\n$$\nBecause $V_{GS2} = V_{D1}$ in this circuit, the required DC drain voltage of $M_{1}$ is\n$$\nV_{D1,Q} = V_{tn} + \\sqrt{\\frac{I_{D2,Q}}{k_{n}}}.\n$$\nSubstituting the given numerical values $V_{tn} = 0.70$, $I_{D2,Q} = 0.50 \\text{ mA}$, and $k_{n} = 1.0 \\text{ mA/V}^{2}$,\n$$\nV_{D1,Q} = 0.70 + \\sqrt{\\frac{0.50}{1.0}} = 0.70 + \\sqrt{0.50} \\approx 0.70 + 0.70710678 \\approx 1.40710678.\n$$\nRounded to three significant figures, this yields $V_{D1,Q} \\approx 1.41$. As a consistency check for saturation of $M_{2}$, the overdrive is $V_{OV2} = V_{GS2} - V_{tn} \\approx 0.707$, and $V_{D2,Q} = 2.5$ satisfies $V_{D2,Q} \\geq V_{OV2}$, confirming saturation.", "answer": "$$\\boxed{1.41}$$", "id": "1287034"}, {"introduction": "Effective amplifier design is often a game of impedance matching and transformation, not just raw gain. Different amplifier topologies like Common-Emitter (CE), Common-Base (CB), and Common-Collector (CC) offer unique impedance characteristics. This problem challenges you to think like a designer, strategically selecting a second-stage configuration to achieve a specific system-level goal: maximizing the overall output resistance. This kind of analysis is key to building specialized circuits, such as high-performance current sources, by combining the strengths of different amplifier building blocks [@problem_id:1287017].", "problem": "An electronics engineer is designing a two-stage cascaded amplifier using two identical Bipolar Junction Transistors (BJTs). The BJTs are biased at the same DC operating point, and their small-signal behavior can be described by the hybrid-parameter (h-parameter) model. The first stage of the amplifier is a fixed Common-Emitter (CE) configuration with a collector resistor of $R_{C1}$.\n\nThe design objective is to choose a configuration for the second stage to maximize the overall small-signal output resistance, $R_{out}$, of the entire two-stage amplifier. The available configurations for the second stage are Common-Emitter (CE), Common-Base (CB), or Common-Collector (CC).\n\nThe identical BJTs have the following CE h-parameters at their operating point:\n- Input impedance, $h_{ie} = 1.25 \\text{ k}\\Omega$\n- Forward current gain, $h_{fe} = 120$\n- Output admittance, $h_{oe} = 20\\ \\mu\\text{S}$\n- Reverse voltage feedback ratio, $h_{re} = 2.0 \\times 10^{-4}$\n\nThe circuit parameters are:\n- Collector resistor of the first stage, $R_{C1} = 8.0 \\text{ k}\\Omega$\n- For the CE or CB second-stage options, a collector resistor of $R_{C2} = 8.0 \\text{ k}\\Omega$ is used as the load.\n- For the CC second-stage option, an emitter resistor of $R_{E2} = 8.0 \\text{ k}\\Omega$ is used as the load.\n\nWhich of the following configurations for the second stage results in the highest overall output resistance, $R_{out}$?\n\nA. Common-Emitter (CE)\nB. Common-Base (CB)\nC. Common-Collector (CC)\nD. All three configurations result in approximately the same output resistance.", "solution": "We want the second-stage configuration that maximizes the overall small-signal output resistance, with the output taken at the second-stage output node. By small-signal definition, set the input source to zero and find the resistance seen at the output node via a test source.\n\nModel each identical BJT with the hybrid-pi parameters related to the given h-parameters:\n- Input resistance: $r_{\\pi} = h_{ie}$.\n- Transconductance: $g_{m} = \\frac{h_{fe}}{h_{ie}}$ (using the small-signal relation $\\beta = g_{m} r_{\\pi}$).\n- Output resistance: $r_{o} = \\frac{1}{h_{oe}}$.\n- The reverse voltage feedback $h_{re}$ is very small and its effect on output resistance is negligible to first order, so we neglect it in the calculations.\n\nGiven numerical values:\n$$r_{\\pi} = 1.25 \\times 10^{3}\\ \\Omega, \\quad \\beta = 120, \\quad g_{m} = \\frac{120}{1.25 \\times 10^{3}}\\ \\text{S} = 9.6 \\times 10^{-2}\\ \\text{S}, \\quad r_{o} = \\frac{1}{20 \\times 10^{-6}\\ \\text{S}} = 5.0 \\times 10^{4}\\ \\Omega.$$\n\nThe first-stage (CE) output node (collector) is connected to $R_{C1}$ and to the first transistorâ€™s $r_{o}$; with the input source set to zero the small-signal resistance to ground at the first-stage output is\n$$R_{X} = R_{C1} \\parallel r_{o} = \\left(\\frac{1}{R_{C1}} + \\frac{1}{r_{o}}\\right)^{-1} = \\left(\\frac{1}{8.0 \\times 10^{3}} + \\frac{1}{5.0 \\times 10^{4}}\\right)^{-1}\\ \\Omega \\approx 6.90 \\times 10^{3}\\ \\Omega.$$\n\nNow evaluate the second-stage output resistance for each configuration.\n\n1) Second stage CE:\nWith the input source zeroed, the second-stage base is connected to ground through $R_{X}$ and $r_{\\pi}$, and with $h_{re} \\approx 0$ the base voltage remains at ground for a test excitation at the collector. Thus the small-signal resistance looking into the collector of the second transistor is approximately $r_{o}$, and the stage output node also has $R_{C2}$ to AC ground. Therefore\n$$R_{\\text{out,CE}} \\approx R_{C2} \\parallel r_{o} = \\left(\\frac{1}{8.0 \\times 10^{3}} + \\frac{1}{5.0 \\times 10^{4}}\\right)^{-1}\\ \\Omega \\approx 6.90 \\times 10^{3}\\ \\Omega.$$\n\n2) Second stage CB:\nHere the base is at AC ground and the emitter is driven from the first-stage output through the resistance $R_{S} = R_{X}$. To find the small-signal resistance looking into the collector of the second transistor ($r_{\\text{out,CB,trans}}$), we can use the known formula for a CB stage with emitter resistance $R_S$:\n$$r_{\\text{out,CB,trans}} = r_o \\left(1 + g_m R_S' \\right) + R_S'$$\nwhere $R_S'$ is the total resistance from the emitter to AC ground, which in this case is just $R_S = R_X$. A more complete formula is $r_{\\text{out,CB,trans}} = r_o + R_S + g_m r_o R_S$.\nNumerically, using $R_S = R_X \\approx 6.90 \\text{ k}\\Omega$:\n$$r_{\\text{out,CB,trans}} \\approx 50\\text{ k}\\Omega + 6.90\\text{ k}\\Omega + (9.6 \\times 10^{-2})(50\\text{ k}\\Omega)(6.90\\text{ k}\\Omega) \\approx 57\\text{ k}\\Omega + 33.1\\text{ M}\\Omega \\approx 33.2\\text{ M}\\Omega$$\nThis intrinsic output resistance is extremely high. The stage output node also has $R_{C2}$ to AC ground, so the total output resistance is:\n$$R_{\\text{out,CB}} = R_{C2} \\parallel r_{\\text{out,CB,trans}} = 8.0\\text{ k}\\Omega \\parallel 33.2\\text{ M}\\Omega \\approx 8.0\\text{ k}\\Omega$$\n\n3) Second stage CC (emitter follower):\nThe output is at the emitter, with $R_{E2}$ to ground. With the input source zeroed, the base sees the Thevenin resistance $R_{B} = R_{X}$ to ground. The small-signal output resistance of an emitter follower (neglecting $r_{o}$) looking into the emitter is approximately\n$$r_{\\text{out,CC,trans}} \\approx \\frac{r_{\\pi} + R_{B}}{1 + \\beta},$$\nand including $r_{o}$ places it effectively in parallel, which barely changes the value here. Numerically,\n$$r_{\\text{out,CC,trans}} \\approx \\frac{1.25 \\times 10^{3} + 6.90 \\times 10^{3}}{1 + 120}\\ \\Omega \\approx \\frac{8.15 \\times 10^{3}}{121}\\ \\Omega \\approx 67.4\\ \\Omega.$$\nThe stage has $R_{E2}$ to ground at the output node, so the total output resistance is\n$$R_{\\text{out,CC}} \\approx R_{E2} \\parallel r_{\\text{out,CC,trans}} \\approx 8.0 \\times 10^{3}\\ \\Omega \\parallel 67.4\\ \\Omega \\approx 66.8\\ \\Omega.$$\n\nComparison:\n- CE: $R_{\\text{out,CE}} \\approx 6.90 \\text{ k}\\Omega$.\n- CB: $R_{\\text{out,CB}} \\approx 8.0 \\text{ k}\\Omega$.\n- CC: $R_{\\text{out,CC}} \\approx 67\\ \\Omega$.\n\nTherefore, the Common-Base second stage yields the highest overall output resistance.", "answer": "$$\\boxed{B}$$", "id": "1287017"}]}