// Seed: 759912372
module module_0 (
    output uwire id_0,
    output wire id_1,
    input wor id_2,
    input supply1 id_3,
    input supply1 id_4,
    output supply1 id_5,
    input tri0 id_6,
    input uwire id_7
);
  wire id_9;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd9
) (
    input uwire id_0,
    input wor _id_1,
    input tri1 id_2,
    output supply1 id_3
    , id_9,
    output wor id_4,
    output wor id_5,
    output supply0 id_6,
    input wor id_7
);
  wire [-1 : -1] id_10;
  wire [1 : id_1  &  -1] id_11;
  wire id_12;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_0,
      id_7,
      id_7,
      id_5,
      id_7,
      id_7
  );
endmodule
