Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Jun 26 22:50:25 2024
| Host         : IC-WiBES running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Mash_1_1_1_timing_summary_routed.rpt -pb Mash_1_1_1_timing_summary_routed.pb -rpx Mash_1_1_1_timing_summary_routed.rpx -warn_on_violation
| Design       : Mash_1_1_1
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (14)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (28)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (14)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (28)
-------------------------------------------------
 There are 28 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   33          inf        0.000                      0                   33           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.566ns  (logic 3.740ns (25.677%)  route 10.826ns (74.323%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    H17                  IBUF (Prop_ibuf_I_O)         1.064     1.064 r  in_IBUF[1]_inst/O
                         net (fo=4, routed)           4.059     5.123    instance_1/instance_1/in_IBUF[1]
    SLICE_X82Y86         LUT6 (Prop_lut6_I4_O)        0.124     5.247 r  instance_1/instance_1/out_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.503     5.750    instance_8/out[1]
    SLICE_X82Y84         LUT6 (Prop_lut6_I1_O)        0.124     5.874 r  instance_8/out_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.631     6.505    instance_8/out_OBUF[3]_inst_i_2_n_0
    SLICE_X83Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.629 r  instance_8/out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.633    12.262    out_OBUF[3]
    Y11                  OBUF (Prop_obuf_I_O)         2.304    14.566 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.566    out[3]
    Y11                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.688ns  (logic 3.674ns (26.843%)  route 10.013ns (73.157%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    H17                  IBUF (Prop_ibuf_I_O)         1.064     1.064 r  in_IBUF[1]_inst/O
                         net (fo=4, routed)           4.059     5.123    instance_1/instance_1/in_IBUF[1]
    SLICE_X82Y86         LUT6 (Prop_lut6_I4_O)        0.124     5.247 r  instance_1/instance_1/out_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.863     6.110    instance_8/out[1]
    SLICE_X82Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.234 r  instance_8/out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.092    11.326    out_OBUF[1]
    W11                  OBUF (Prop_obuf_I_O)         2.362    13.688 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.688    out[1]
    W11                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.351ns  (logic 3.754ns (28.115%)  route 9.598ns (71.885%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    H17                  IBUF (Prop_ibuf_I_O)         1.064     1.064 r  in_IBUF[1]_inst/O
                         net (fo=4, routed)           4.059     5.123    instance_1/instance_1/in_IBUF[1]
    SLICE_X82Y86         LUT6 (Prop_lut6_I4_O)        0.124     5.247 r  instance_1/instance_1/out_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.503     5.750    instance_8/out[1]
    SLICE_X82Y84         LUT6 (Prop_lut6_I1_O)        0.124     5.874 r  instance_8/out_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.477     6.350    instance_8/out_OBUF[3]_inst_i_2_n_0
    SLICE_X82Y84         LUT2 (Prop_lut2_I0_O)        0.124     6.474 r  instance_8/out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.559    11.034    out_OBUF[2]
    AA11                 OBUF (Prop_obuf_I_O)         2.317    13.351 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.351    out[2]
    AA11                                                              r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.959ns  (logic 3.568ns (27.532%)  route 9.391ns (72.468%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    H17                  IBUF (Prop_ibuf_I_O)         1.064     1.064 r  in_IBUF[1]_inst/O
                         net (fo=4, routed)           4.263     5.327    instance_1/instance_1/in_IBUF[1]
    SLICE_X82Y86         LUT4 (Prop_lut4_I1_O)        0.124     5.451 r  instance_1/instance_1/out_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.675     6.126    instance_1/instance_1/out_OBUF[0]_inst_i_2_n_0
    SLICE_X82Y86         LUT5 (Prop_lut5_I0_O)        0.124     6.250 r  instance_1/instance_1/out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.453    10.703    out_OBUF[0]
    V10                  OBUF (Prop_obuf_I_O)         2.256    12.959 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.959    out[0]
    V10                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            clk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.939ns  (logic 3.630ns (40.608%)  route 5.309ns (59.392%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.100     1.100 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.271    clk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.372 r  clk_out_OBUF_BUFG_inst/O
                         net (fo=15, routed)          3.138     6.510    clk_out_OBUF_BUFG
    W12                  OBUF (Prop_obuf_I_O)         2.428     8.939 r  clk_out_OBUF_inst/O
                         net (fo=0)                   0.000     8.939    clk_out
    W12                                                               r  clk_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            instance_1/instance_1/out_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.655ns  (logic 1.188ns (21.012%)  route 4.467ns (78.988%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    H17                  IBUF (Prop_ibuf_I_O)         1.064     1.064 r  in_IBUF[1]_inst/O
                         net (fo=4, routed)           4.467     5.531    instance_1/instance_1/in_IBUF[1]
    SLICE_X83Y86         LUT6 (Prop_lut6_I2_O)        0.124     5.655 r  instance_1/instance_1/out[2]_i_1/O
                         net (fo=1, routed)           0.000     5.655    instance_1/instance_1/out[2]_i_1_n_0
    SLICE_X83Y86         FDRE                                         r  instance_1/instance_1/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            instance_1/instance_1/out_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.477ns  (logic 1.214ns (22.170%)  route 4.263ns (77.830%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    H17                  IBUF (Prop_ibuf_I_O)         1.064     1.064 r  in_IBUF[1]_inst/O
                         net (fo=4, routed)           4.263     5.327    instance_1/instance_1/in_IBUF[1]
    SLICE_X82Y86         LUT4 (Prop_lut4_I3_O)        0.150     5.477 r  instance_1/instance_1/out[1]_i_1/O
                         net (fo=1, routed)           0.000     5.477    instance_1/instance_1/out[1]_i_1_n_0
    SLICE_X82Y86         FDRE                                         r  instance_1/instance_1/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            instance_2/instance_1/out_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.836ns  (logic 1.097ns (28.590%)  route 2.740ns (71.410%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    F22                  IBUF (Prop_ibuf_I_O)         1.097     1.097 r  reset_IBUF_inst/O
                         net (fo=14, routed)          2.740     3.836    instance_2/instance_1/SR[0]
    SLICE_X82Y85         FDRE                                         r  instance_2/instance_1/out_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            instance_2/instance_1/out_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.836ns  (logic 1.097ns (28.590%)  route 2.740ns (71.410%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    F22                  IBUF (Prop_ibuf_I_O)         1.097     1.097 r  reset_IBUF_inst/O
                         net (fo=14, routed)          2.740     3.836    instance_2/instance_1/SR[0]
    SLICE_X82Y85         FDRE                                         r  instance_2/instance_1/out_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            instance_3/instance_1/out_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.836ns  (logic 1.097ns (28.590%)  route 2.740ns (71.410%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    F22                  IBUF (Prop_ibuf_I_O)         1.097     1.097 r  reset_IBUF_inst/O
                         net (fo=14, routed)          2.740     3.836    instance_3/instance_1/SR[0]
    SLICE_X83Y85         FDRE                                         r  instance_3/instance_1/out_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_1/instance_1/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instance_1/instance_1/out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.209ns (64.260%)  route 0.116ns (35.740%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDRE                         0.000     0.000 r  instance_1/instance_1/out_reg[1]/C
    SLICE_X82Y86         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  instance_1/instance_1/out_reg[1]/Q
                         net (fo=8, routed)           0.116     0.280    instance_1/instance_1/Q[1]
    SLICE_X83Y86         LUT6 (Prop_lut6_I3_O)        0.045     0.325 r  instance_1/instance_1/out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.325    instance_1/instance_1/out[2]_i_1_n_0
    SLICE_X83Y86         FDRE                                         r  instance_1/instance_1/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instance_2/instance_1/out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instance_3/instance_1/out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.136%)  route 0.151ns (44.864%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y86         FDRE                         0.000     0.000 r  instance_2/instance_1/out_reg[2]/C
    SLICE_X83Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  instance_2/instance_1/out_reg[2]/Q
                         net (fo=9, routed)           0.151     0.292    instance_3/instance_1/out_reg[2]_0[2]
    SLICE_X83Y85         LUT6 (Prop_lut6_I5_O)        0.045     0.337 r  instance_3/instance_1/out[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.337    instance_3/instance_1/out[2]_i_1__1_n_0
    SLICE_X83Y85         FDRE                                         r  instance_3/instance_1/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instance_2/instance_1/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instance_3/instance_1/out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.209ns (59.980%)  route 0.139ns (40.020%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDRE                         0.000     0.000 r  instance_2/instance_1/out_reg[0]/C
    SLICE_X82Y85         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  instance_2/instance_1/out_reg[0]/Q
                         net (fo=9, routed)           0.139     0.303    instance_2/instance_1/out_reg[2]_0[0]
    SLICE_X83Y85         LUT4 (Prop_lut4_I0_O)        0.045     0.348 r  instance_2/instance_1/out[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.348    instance_3/instance_1/D[1]
    SLICE_X83Y85         FDRE                                         r  instance_3/instance_1/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instance_2/instance_1/out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instance_8/out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.496%)  route 0.182ns (49.504%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y86         FDRE                         0.000     0.000 r  instance_2/instance_1/out_reg[2]/C
    SLICE_X83Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  instance_2/instance_1/out_reg[2]/Q
                         net (fo=9, routed)           0.182     0.323    instance_2/instance_1/out_reg[2]_0[2]
    SLICE_X83Y85         LUT5 (Prop_lut5_I0_O)        0.045     0.368 r  instance_2/instance_1/out[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.368    instance_8/D[1]
    SLICE_X83Y85         FDRE                                         r  instance_8/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instance_1/instance_1/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instance_2/instance_1/out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.212ns (53.628%)  route 0.183ns (46.372%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDRE                         0.000     0.000 r  instance_1/instance_1/out_reg[1]/C
    SLICE_X82Y86         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  instance_1/instance_1/out_reg[1]/Q
                         net (fo=8, routed)           0.183     0.347    instance_1/instance_1/Q[1]
    SLICE_X82Y85         LUT4 (Prop_lut4_I3_O)        0.048     0.395 r  instance_1/instance_1/out[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.395    instance_2/instance_1/out_reg[1]_1[1]
    SLICE_X82Y85         FDRE                                         r  instance_2/instance_1/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instance_1/instance_1/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instance_2/instance_1/out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.209ns (52.191%)  route 0.191ns (47.809%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDRE                         0.000     0.000 r  instance_1/instance_1/out_reg[0]/C
    SLICE_X82Y86         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  instance_1/instance_1/out_reg[0]/Q
                         net (fo=10, routed)          0.191     0.355    instance_2/instance_1/Q[0]
    SLICE_X83Y86         LUT6 (Prop_lut6_I1_O)        0.045     0.400 r  instance_2/instance_1/out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.400    instance_2/instance_1/out[2]_i_1__0_n_0
    SLICE_X83Y86         FDRE                                         r  instance_2/instance_1/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instance_1/instance_1/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instance_1/instance_1/out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.207ns (51.207%)  route 0.197ns (48.793%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDRE                         0.000     0.000 r  instance_1/instance_1/out_reg[1]/C
    SLICE_X82Y86         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  instance_1/instance_1/out_reg[1]/Q
                         net (fo=8, routed)           0.197     0.361    instance_1/instance_1/Q[1]
    SLICE_X82Y86         LUT4 (Prop_lut4_I2_O)        0.043     0.404 r  instance_1/instance_1/out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.404    instance_1/instance_1/out[1]_i_1_n_0
    SLICE_X82Y86         FDRE                                         r  instance_1/instance_1/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instance_2/instance_1/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instance_2/instance_1/out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.209ns (48.781%)  route 0.219ns (51.219%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDRE                         0.000     0.000 r  instance_2/instance_1/out_reg[0]/C
    SLICE_X82Y85         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  instance_2/instance_1/out_reg[0]/Q
                         net (fo=9, routed)           0.219     0.383    instance_1/instance_1/out_reg[1]_0[0]
    SLICE_X82Y85         LUT2 (Prop_lut2_I1_O)        0.045     0.428 r  instance_1/instance_1/out[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.428    instance_2/instance_1/out_reg[1]_1[0]
    SLICE_X82Y85         FDRE                                         r  instance_2/instance_1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instance_3/instance_1/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instance_3/instance_1/out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.481ns  (logic 0.244ns (50.744%)  route 0.237ns (49.256%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDRE                         0.000     0.000 r  instance_3/instance_1/out_reg[0]/C
    SLICE_X82Y86         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  instance_3/instance_1/out_reg[0]/Q
                         net (fo=4, routed)           0.178     0.326    instance_2/instance_1/out_reg[1]_0[0]
    SLICE_X83Y86         LUT2 (Prop_lut2_I1_O)        0.096     0.422 r  instance_2/instance_1/out[0]_i_1__2/O
                         net (fo=1, routed)           0.059     0.481    instance_3/instance_1/D[0]
    SLICE_X82Y86         FDRE                                         r  instance_3/instance_1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instance_1/instance_1/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instance_1/instance_1/out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.486ns  (logic 0.209ns (42.964%)  route 0.277ns (57.036%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDRE                         0.000     0.000 r  instance_1/instance_1/out_reg[0]/C
    SLICE_X82Y86         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  instance_1/instance_1/out_reg[0]/Q
                         net (fo=10, routed)          0.277     0.441    instance_1/instance_1/Q[0]
    SLICE_X82Y86         LUT2 (Prop_lut2_I1_O)        0.045     0.486 r  instance_1/instance_1/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.486    instance_1/instance_1/out[0]_i_1_n_0
    SLICE_X82Y86         FDRE                                         r  instance_1/instance_1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------





