// Seed: 625751804
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_6 = id_4;
endmodule
module module_1 (
    output wor id_0,
    output tri0 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input wire id_4,
    inout tri0 id_5,
    input wire id_6,
    input uwire id_7,
    output supply1 id_8,
    input tri id_9,
    input tri0 id_10
);
  tri  id_12;
  wire id_13;
  wor  id_14 = 1;
  assign id_14 = id_7;
  wire id_15;
  wire id_16, id_17;
  always_latch disable id_18;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18,
      id_15,
      id_16,
      id_17,
      id_18
  );
endmodule
