<stg><name>patch_embed_output</name>


<trans_list>

<trans id="40" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:0 %y_block_1 = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %y_block

]]></Node>
<StgValue><ssdm name="y_block_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r

]]></Node>
<StgValue><ssdm name="out_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
entry:5 %shl_ln_i = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %y_block_1, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln_i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:6 %patch_base = or i7 %shl_ln_i, i7 1

]]></Node>
<StgValue><ssdm name="patch_base"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="17" op_0_bw="17" op_1_bw="7" op_2_bw="10">
<![CDATA[
entry:7 %shl_ln3_i = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %patch_base, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln3_i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="18" op_0_bw="17">
<![CDATA[
entry:8 %zext_ln147 = zext i17 %shl_ln3_i

]]></Node>
<StgValue><ssdm name="zext_ln147"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
entry:9 %shl_ln147_1_i = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %patch_base, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln147_1_i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="18" op_0_bw="15">
<![CDATA[
entry:10 %zext_ln147_1 = zext i15 %shl_ln147_1_i

]]></Node>
<StgValue><ssdm name="zext_ln147_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:11 %sub_ln147 = sub i18 %zext_ln147, i18 %zext_ln147_1

]]></Node>
<StgValue><ssdm name="sub_ln147"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="18">
<![CDATA[
entry:12 %sext_ln147 = sext i18 %sub_ln147

]]></Node>
<StgValue><ssdm name="sext_ln147"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:13 %add_ln147 = add i64 %sext_ln147, i64 %out_read

]]></Node>
<StgValue><ssdm name="add_ln147"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:14 %trunc_ln_i = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln147, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln_i"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="59">
<![CDATA[
entry:15 %sext_ln147_1 = sext i59 %trunc_ln_i

]]></Node>
<StgValue><ssdm name="sext_ln147_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
entry:16 %inout2_addr = getelementptr i256 %inout2, i64 %sext_ln147_1

]]></Node>
<StgValue><ssdm name="inout2_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
entry:17 %empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %inout2_addr, i32 384

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:1 %pos_embed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %pos_embed

]]></Node>
<StgValue><ssdm name="pos_embed_read"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="64">
<![CDATA[
entry:18 %empty_191 = trunc i64 %pos_embed_read

]]></Node>
<StgValue><ssdm name="empty_191"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:19 %icmp_ln813 = icmp_ne  i5 %empty_191, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln813"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:20 %select_ln813 = select i1 %icmp_ln813, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln813"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
entry:21 %shl_ln4_i = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_191, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln4_i"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="59" op_3_bw="7" op_4_bw="8" op_5_bw="512" op_6_bw="64" op_7_bw="256" op_8_bw="2" op_9_bw="1" op_10_bw="0">
<![CDATA[
entry:22 %call_ln147 = call void @patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim, i256 %inout2, i59 %trunc_ln_i, i7 %patch_base, i8 %shl_ln4_i, i512 %patches31, i64 %pos_embed_read, i256 %weights, i2 %select_ln813, i1 %icmp_ln813

]]></Node>
<StgValue><ssdm name="call_ln147"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="59" op_3_bw="7" op_4_bw="8" op_5_bw="512" op_6_bw="64" op_7_bw="256" op_8_bw="2" op_9_bw="1" op_10_bw="0">
<![CDATA[
entry:22 %call_ln147 = call void @patch_embed_output_Pipeline__ln147_for_each_patch_x__ln149_for_block_dim, i256 %inout2, i59 %trunc_ln_i, i7 %patch_base, i8 %shl_ln4_i, i512 %patches31, i64 %pos_embed_read, i256 %weights, i2 %select_ln813, i1 %icmp_ln813

]]></Node>
<StgValue><ssdm name="call_ln147"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="32" st_id="5" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:23 %empty_192 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout2_addr

]]></Node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="33" st_id="6" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:23 %empty_192 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout2_addr

]]></Node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="34" st_id="7" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:23 %empty_192 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout2_addr

]]></Node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="35" st_id="8" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:23 %empty_192 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout2_addr

]]></Node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="36" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout2, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_8, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %weights, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_11, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="9" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:23 %empty_192 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout2_addr

]]></Node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>

<operation id="39" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0">
<![CDATA[
entry:24 %ret_ln180 = ret

]]></Node>
<StgValue><ssdm name="ret_ln180"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
