-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Filter2D is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_V_read : OUT STD_LOGIC;
    p_dst_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_V_write : OUT STD_LOGIC;
    p_kernel_val_0_V_1_read : IN STD_LOGIC_VECTOR (2 downto 0);
    p_kernel_val_0_V_2_read : IN STD_LOGIC_VECTOR (3 downto 0);
    p_kernel_val_0_V_3_read : IN STD_LOGIC_VECTOR (2 downto 0);
    p_kernel_val_0_V_4_read : IN STD_LOGIC_VECTOR (1 downto 0);
    p_kernel_val_1_V_0_read : IN STD_LOGIC_VECTOR (2 downto 0);
    p_kernel_val_1_V_2_read : IN STD_LOGIC_VECTOR (4 downto 0);
    p_kernel_val_1_V_3_read : IN STD_LOGIC_VECTOR (4 downto 0);
    p_kernel_val_1_V_4_read : IN STD_LOGIC_VECTOR (3 downto 0);
    p_kernel_val_2_V_0_read : IN STD_LOGIC_VECTOR (4 downto 0);
    p_kernel_val_2_V_1_read : IN STD_LOGIC_VECTOR (5 downto 0);
    p_kernel_val_2_V_3_read : IN STD_LOGIC_VECTOR (5 downto 0);
    p_kernel_val_2_V_4_read : IN STD_LOGIC_VECTOR (4 downto 0);
    p_kernel_val_3_V_0_read : IN STD_LOGIC_VECTOR (2 downto 0);
    p_kernel_val_3_V_1_read : IN STD_LOGIC_VECTOR (4 downto 0);
    p_kernel_val_3_V_2_read : IN STD_LOGIC_VECTOR (4 downto 0);
    p_kernel_val_3_V_4_read : IN STD_LOGIC_VECTOR (3 downto 0);
    p_kernel_val_4_V_0_read : IN STD_LOGIC_VECTOR (1 downto 0);
    p_kernel_val_4_V_1_read : IN STD_LOGIC_VECTOR (3 downto 0);
    p_kernel_val_4_V_2_read : IN STD_LOGIC_VECTOR (3 downto 0);
    p_kernel_val_4_V_3_read : IN STD_LOGIC_VECTOR (3 downto 0) );
end;


architecture behav of Filter2D is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv11_43B : STD_LOGIC_VECTOR (10 downto 0) := "10000111011";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_438 : STD_LOGIC_VECTOR (10 downto 0) := "10000111000";
    constant ap_const_lv11_2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv12_438 : STD_LOGIC_VECTOR (11 downto 0) := "010000111000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv12_FFE : STD_LOGIC_VECTOR (11 downto 0) := "111111111110";
    constant ap_const_lv12_2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_const_lv12_FFD : STD_LOGIC_VECTOR (11 downto 0) := "111111111101";
    constant ap_const_lv12_FFC : STD_LOGIC_VECTOR (11 downto 0) := "111111111100";
    constant ap_const_lv12_FFB : STD_LOGIC_VECTOR (11 downto 0) := "111111111011";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv11_784 : STD_LOGIC_VECTOR (10 downto 0) := "11110000100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv12_780 : STD_LOGIC_VECTOR (11 downto 0) := "011110000000";
    constant ap_const_lv13_EFE : STD_LOGIC_VECTOR (12 downto 0) := "0111011111110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_data_stream_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln444_reg_3039 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln118_reg_3048 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_reg_2988 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_reg_2979 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal and_ln512_reg_3096 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3096_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal t_V_2_reg_595 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1118_fu_606_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1118_reg_2870 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1118_1_fu_610_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1118_1_reg_2875 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1118_2_fu_614_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1118_2_reg_2880 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1118_3_fu_618_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1118_3_reg_2885 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1118_4_fu_622_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1118_4_reg_2890 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1118_5_fu_626_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1118_5_reg_2895 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1118_6_fu_630_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1118_6_reg_2900 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1118_7_fu_634_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1118_7_reg_2905 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1118_8_fu_638_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1118_8_reg_2910 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1118_9_fu_642_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1118_9_reg_2915 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1118_12_fu_646_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1118_12_reg_2920 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1118_18_fu_650_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln1118_18_reg_2925 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1118_10_fu_654_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1118_10_reg_2930 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1118_11_fu_658_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1118_11_reg_2935 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln1118_24_fu_662_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln1118_24_reg_2940 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln1118_25_fu_666_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1118_25_reg_2945 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1118_12_fu_670_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1118_12_reg_2950 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1118_13_fu_674_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1118_13_reg_2955 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1118_26_fu_678_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1118_26_reg_2960 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1118_27_fu_682_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1118_27_reg_2965 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln443_fu_690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_V_fu_696_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_V_reg_2974 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln887_fu_702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln457_fu_708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln457_reg_2983 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_fu_714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_fu_720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_2993 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_1_fu_726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_1_reg_2997 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_2_fu_732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_2_reg_3001 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_1_fu_738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_1_reg_3005 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln493_1_fu_982_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal xor_ln493_1_reg_3014 : STD_LOGIC_VECTOR (2 downto 0);
    signal xor_ln493_2_fu_1016_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal xor_ln493_2_reg_3019 : STD_LOGIC_VECTOR (2 downto 0);
    signal xor_ln493_3_fu_1054_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal xor_ln493_3_reg_3024 : STD_LOGIC_VECTOR (2 downto 0);
    signal xor_ln493_4_fu_1092_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal xor_ln493_4_reg_3029 : STD_LOGIC_VECTOR (2 downto 0);
    signal xor_ln493_5_fu_1130_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal xor_ln493_5_reg_3034 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln444_fu_1140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op257_read_state4 : BOOLEAN;
    signal ap_predicate_op278_read_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal j_V_fu_1146_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal and_ln118_fu_1198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln458_fu_1288_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln458_reg_3052 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln457_fu_1292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln457_reg_3057 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_5_addr_reg_3066 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_6_addr_reg_3072 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_7_addr_reg_3078 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_8_addr_reg_3084 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_9_addr_reg_3090 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln512_fu_1306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln703_5_fu_1911_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln703_5_reg_3100 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln703_6_fu_1951_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln703_6_reg_3105 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1118_9_fu_1991_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1118_9_reg_3110 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln703_9_fu_2000_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_9_reg_3115 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_11_fu_2170_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln703_11_reg_3120 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln703_14_fu_2182_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln703_14_reg_3125 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln703_21_fu_2234_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln703_21_reg_3130 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln703_33_fu_2300_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_33_reg_3135 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_38_fu_2330_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_38_reg_3140 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_43_fu_2360_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_43_reg_3145 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter1_state4 : STD_LOGIC;
    signal k_buf_0_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_ce0 : STD_LOGIC;
    signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_ce1 : STD_LOGIC;
    signal k_buf_0_val_5_we1 : STD_LOGIC;
    signal k_buf_0_val_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_6_ce0 : STD_LOGIC;
    signal k_buf_0_val_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_6_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_6_ce1 : STD_LOGIC;
    signal k_buf_0_val_6_we1 : STD_LOGIC;
    signal k_buf_0_val_6_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_7_ce0 : STD_LOGIC;
    signal k_buf_0_val_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_7_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_7_ce1 : STD_LOGIC;
    signal k_buf_0_val_7_we1 : STD_LOGIC;
    signal k_buf_0_val_7_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_8_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_8_ce0 : STD_LOGIC;
    signal k_buf_0_val_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_8_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_8_ce1 : STD_LOGIC;
    signal k_buf_0_val_8_we1 : STD_LOGIC;
    signal k_buf_0_val_8_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_9_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_9_ce0 : STD_LOGIC;
    signal k_buf_0_val_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_9_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_9_ce1 : STD_LOGIC;
    signal k_buf_0_val_9_we1 : STD_LOGIC;
    signal k_buf_0_val_9_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_reg_584 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal zext_ln835_fu_1297_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal src_kernel_win_0_va_fu_202 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_37_fu_1584_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_18_fu_206 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_19_fu_210 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_20_fu_214 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_21_fu_218 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_38_fu_1606_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_22_fu_222 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_23_fu_226 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_24_fu_230 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_25_fu_234 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_39_fu_1628_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_26_fu_238 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_27_fu_242 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_28_fu_246 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_29_fu_250 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_40_fu_1650_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_30_fu_254 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_31_fu_258 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_32_fu_262 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_33_fu_266 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_41_fu_1672_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_34_fu_270 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_35_fu_274 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_36_fu_278 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_s_fu_282 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_1377_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_14_fu_286 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_15_fu_290 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_16_fu_294 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_17_fu_298 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_18_fu_302 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_fu_1400_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_19_fu_306 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_20_fu_310 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_21_fu_314 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_4_0_fu_1469_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_22_fu_318 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_23_fu_322 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_fu_1423_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_24_fu_326 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_25_fu_330 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_26_fu_334 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_27_fu_338 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_3_0_fu_1446_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln443_fu_686_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln506_fu_748_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_fu_754_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln118_fu_768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln118_6_fu_762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_780_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln142_fu_788_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln139_1_fu_794_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln506_1_fu_812_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_29_fu_818_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln118_2_fu_832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln118_7_fu_826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_844_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln142_1_fu_852_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln139_2_fu_858_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln506_2_fu_876_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln506_3_fu_902_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln506_4_fu_928_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln147_fu_808_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln144_1_fu_802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln507_fu_954_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln506_fu_744_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln118_1_fu_774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln507_fu_968_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln507_fu_960_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln507_1_fu_974_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln147_1_fu_872_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln144_2_fu_866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln507_1_fu_988_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln118_2_fu_838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln507_1_fu_1002_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln507_2_fu_994_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln507_3_fu_1008_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln142_fu_898_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_32_fu_890_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln118_fu_1028_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln118_fu_1034_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_31_fu_882_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln139_4_fu_1038_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln118_fu_1022_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln118_fu_1046_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln142_2_fu_924_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_34_fu_916_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln118_1_fu_1066_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln118_2_fu_1072_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_33_fu_908_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln139_5_fu_1076_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal xor_ln118_1_fu_1060_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln118_1_fu_1084_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln142_3_fu_950_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_36_fu_942_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln118_2_fu_1104_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln118_3_fu_1110_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_35_fu_934_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln139_6_fu_1114_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln118_1_fu_1098_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln118_2_fu_1122_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_37_fu_1152_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln444_fu_1136_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ImagLoc_x_fu_1168_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_38_fu_1178_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln118_1_fu_1192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln118_8_fu_1186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_fu_1204_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln142_2_fu_1212_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln139_fu_1218_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln139_1_fu_1230_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln451_fu_1174_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln147_fu_1240_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln118_3_fu_1246_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal xor_ln118_9_fu_1258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_fu_1234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln118_fu_1264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln144_fu_1270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln139_fu_1226_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln118_fu_1254_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal x_fu_1276_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln144_fu_1284_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln891_fu_1162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln493_fu_1356_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_1361_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_1384_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_fu_1407_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_fu_1430_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_fu_1453_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_fu_1569_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_10_fu_1591_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_fu_1613_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_fu_1635_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_fu_1657_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1118_fu_1736_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln1118_fu_1740_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln1118_fu_1754_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln1118_fu_1754_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_fu_1754_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1116_fu_1746_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln703_fu_1759_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_fu_1771_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1118_1_fu_1785_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln1118_1_fu_1785_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_1_fu_1785_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln703_2_fu_1790_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln703_1_fu_1777_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln703_1_fu_1798_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1118_2_fu_1812_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln1118_2_fu_1812_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_2_fu_1812_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1118_3_fu_1829_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal mul_ln1118_3_fu_1829_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_3_fu_1829_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln1118_4_fu_1846_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln1118_4_fu_1846_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_4_fu_1846_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_15_fu_1859_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1118_28_fu_1867_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1118_1_fu_1871_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln703_7_fu_1877_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln703_3_fu_1804_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln703_5_fu_1834_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln703_6_fu_1851_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_3_fu_1891_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln703_4_fu_1817_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln703_8_fu_1897_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln703_4_fu_1901_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln703_2_fu_1885_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln703_9_fu_1907_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1118_5_fu_1921_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln1118_5_fu_1921_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_5_fu_1921_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1118_6_fu_1938_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln1118_6_fu_1938_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_6_fu_1938_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln703_11_fu_1943_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln703_10_fu_1926_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1118_7_fu_1961_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln1118_7_fu_1961_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_7_fu_1961_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1118_8_fu_1974_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln1118_8_fu_1974_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_8_fu_1974_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1118_9_fu_1991_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln1118_9_fu_1991_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln703_10_fu_1979_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1118_10_fu_2010_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln1118_10_fu_2010_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_10_fu_2010_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1118_11_fu_2023_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln1118_11_fu_2023_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_11_fu_2023_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1118_12_fu_2036_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln1118_12_fu_2036_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_12_fu_2036_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1118_13_fu_2053_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln1118_13_fu_2053_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_13_fu_2053_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1118_14_fu_2070_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln1118_14_fu_2070_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_14_fu_2070_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln1118_1_fu_2079_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1118_15_fu_2101_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln1118_15_fu_2101_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_15_fu_2101_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1118_16_fu_2114_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal mul_ln1118_16_fu_2114_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_16_fu_2114_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln1118_17_fu_2127_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln1118_17_fu_2127_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_17_fu_2127_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1118_18_fu_2144_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln1118_18_fu_2144_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_18_fu_2144_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1118_19_fu_2157_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln1118_19_fu_2157_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_19_fu_2157_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln703_17_fu_2058_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1118_29_fu_2087_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln703_13_fu_2176_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln703_16_fu_2188_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln703_18_fu_2132_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln703_2_fu_2194_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln703_17_fu_2198_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln703_16_fu_2041_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln703_fu_2166_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln703_19_fu_2214_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln703_18_fu_2208_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln703_21_fu_2220_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_20_fu_2224_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln703_20_fu_2204_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln703_22_fu_2230_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln703_2_fu_1794_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln703_fu_1763_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln703_1_fu_1767_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_23_fu_2240_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln703_5_fu_1855_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln703_4_fu_1838_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln703_3_fu_1821_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_25_fu_2252_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_24_fu_2246_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_26_fu_2258_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln703_8_fu_1947_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln703_7_fu_1930_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln703_6_fu_1881_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_28_fu_2270_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln703_12_fu_1996_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln703_11_fu_1983_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln703_9_fu_1966_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_30_fu_2282_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_29_fu_2276_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_31_fu_2288_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_27_fu_2264_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_32_fu_2294_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln703_15_fu_2045_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln703_14_fu_2028_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln703_13_fu_2015_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_34_fu_2306_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln703_fu_2091_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln703_17_fu_2075_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln703_16_fu_2062_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_36_fu_2318_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_35_fu_2312_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_37_fu_2324_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln703_20_fu_2136_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln703_19_fu_2119_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln703_18_fu_2106_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_39_fu_2336_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln703_22_fu_2162_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln703_21_fu_2149_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_41_fu_2348_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_40_fu_2342_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_42_fu_2354_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1116_1_fu_2511_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln703_12_fu_2514_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln703_13_fu_2523_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln703_7_fu_2517_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln703_8_fu_2526_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln703_14_fu_2532_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln703_15_fu_2536_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_10_fu_2539_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln703_19_fu_2545_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_12_fu_2548_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln703_1_fu_2554_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_15_fu_2557_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln703_23_fu_2563_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_s_fu_2566_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_44_fu_2580_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_s_fu_2572_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_2589_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln785_fu_2605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_fu_2599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_2611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_fu_2625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_fu_2617_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_5_fu_2584_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_enable_operation_200 : BOOLEAN;
    signal ap_enable_state3_pp0_iter0_stage0 : BOOLEAN;
    signal ap_enable_operation_241 : BOOLEAN;
    signal ap_enable_state4_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op266_store_state4 : BOOLEAN;
    signal ap_enable_operation_266 : BOOLEAN;
    signal ap_predicate_op279_store_state4 : BOOLEAN;
    signal ap_enable_operation_279 : BOOLEAN;
    signal ap_enable_operation_202 : BOOLEAN;
    signal ap_enable_operation_245 : BOOLEAN;
    signal ap_predicate_op264_store_state4 : BOOLEAN;
    signal ap_enable_operation_264 : BOOLEAN;
    signal ap_predicate_op277_store_state4 : BOOLEAN;
    signal ap_enable_operation_277 : BOOLEAN;
    signal ap_enable_operation_204 : BOOLEAN;
    signal ap_enable_operation_248 : BOOLEAN;
    signal ap_predicate_op262_store_state4 : BOOLEAN;
    signal ap_enable_operation_262 : BOOLEAN;
    signal ap_predicate_op276_store_state4 : BOOLEAN;
    signal ap_enable_operation_276 : BOOLEAN;
    signal ap_enable_operation_206 : BOOLEAN;
    signal ap_enable_operation_251 : BOOLEAN;
    signal ap_predicate_op260_store_state4 : BOOLEAN;
    signal ap_enable_operation_260 : BOOLEAN;
    signal ap_predicate_op275_store_state4 : BOOLEAN;
    signal ap_enable_operation_275 : BOOLEAN;
    signal ap_enable_operation_208 : BOOLEAN;
    signal ap_enable_operation_254 : BOOLEAN;
    signal ap_predicate_op258_store_state4 : BOOLEAN;
    signal ap_enable_operation_258 : BOOLEAN;
    signal ap_predicate_op274_store_state4 : BOOLEAN;
    signal ap_enable_operation_274 : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal mul_ln1118_10_fu_2010_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1118_11_fu_2023_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1118_12_fu_2036_p10 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1118_13_fu_2053_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1118_14_fu_2070_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1118_15_fu_2101_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1118_16_fu_2114_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln1118_17_fu_2127_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1118_18_fu_2144_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1118_19_fu_2157_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1118_1_fu_1785_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1118_2_fu_1812_p10 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1118_3_fu_1829_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln1118_4_fu_1846_p10 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1118_5_fu_1921_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1118_6_fu_1938_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1118_7_fu_1961_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1118_8_fu_1974_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1118_9_fu_1991_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1118_fu_1754_p10 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_condition_1788 : BOOLEAN;

    component sobel_accel_mux_5rcU IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component Filter2D_1_k_buf_eOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_5_U : component Filter2D_1_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_5_address0,
        ce0 => k_buf_0_val_5_ce0,
        q0 => k_buf_0_val_5_q0,
        address1 => k_buf_0_val_5_address1,
        ce1 => k_buf_0_val_5_ce1,
        we1 => k_buf_0_val_5_we1,
        d1 => p_src_data_stream_V_dout);

    k_buf_0_val_6_U : component Filter2D_1_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_6_address0,
        ce0 => k_buf_0_val_6_ce0,
        q0 => k_buf_0_val_6_q0,
        address1 => k_buf_0_val_6_address1,
        ce1 => k_buf_0_val_6_ce1,
        we1 => k_buf_0_val_6_we1,
        d1 => k_buf_0_val_6_d1);

    k_buf_0_val_7_U : component Filter2D_1_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_7_address0,
        ce0 => k_buf_0_val_7_ce0,
        q0 => k_buf_0_val_7_q0,
        address1 => k_buf_0_val_7_address1,
        ce1 => k_buf_0_val_7_ce1,
        we1 => k_buf_0_val_7_we1,
        d1 => k_buf_0_val_7_d1);

    k_buf_0_val_8_U : component Filter2D_1_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_8_address0,
        ce0 => k_buf_0_val_8_ce0,
        q0 => k_buf_0_val_8_q0,
        address1 => k_buf_0_val_8_address1,
        ce1 => k_buf_0_val_8_ce1,
        we1 => k_buf_0_val_8_we1,
        d1 => k_buf_0_val_8_d1);

    k_buf_0_val_9_U : component Filter2D_1_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_9_address0,
        ce0 => k_buf_0_val_9_ce0,
        q0 => k_buf_0_val_9_q0,
        address1 => k_buf_0_val_9_address1,
        ce1 => k_buf_0_val_9_ce1,
        we1 => k_buf_0_val_9_we1,
        d1 => k_buf_0_val_9_d1);

    sobel_accel_mux_5rcU_U54 : component sobel_accel_mux_5rcU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_s_fu_282,
        din1 => right_border_buf_0_14_fu_286,
        din2 => right_border_buf_0_15_fu_290,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => xor_ln493_fu_1356_p2,
        dout => tmp_4_fu_1361_p7);

    sobel_accel_mux_5rcU_U55 : component sobel_accel_mux_5rcU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_18_fu_302,
        din1 => right_border_buf_0_19_fu_306,
        din2 => right_border_buf_0_20_fu_310,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => xor_ln493_fu_1356_p2,
        dout => tmp_5_fu_1384_p7);

    sobel_accel_mux_5rcU_U56 : component sobel_accel_mux_5rcU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_23_fu_322,
        din1 => right_border_buf_0_24_fu_326,
        din2 => right_border_buf_0_25_fu_330,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => xor_ln493_fu_1356_p2,
        dout => tmp_6_fu_1407_p7);

    sobel_accel_mux_5rcU_U57 : component sobel_accel_mux_5rcU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_27_fu_338,
        din1 => right_border_buf_0_26_fu_334,
        din2 => right_border_buf_0_22_fu_318,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => xor_ln493_fu_1356_p2,
        dout => tmp_7_fu_1430_p7);

    sobel_accel_mux_5rcU_U58 : component sobel_accel_mux_5rcU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_21_fu_314,
        din1 => right_border_buf_0_17_fu_298,
        din2 => right_border_buf_0_16_fu_294,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => xor_ln493_fu_1356_p2,
        dout => tmp_8_fu_1453_p7);

    sobel_accel_mux_5rcU_U59 : component sobel_accel_mux_5rcU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1377_p3,
        din1 => col_buf_0_val_1_0_fu_1400_p3,
        din2 => col_buf_0_val_2_0_fu_1423_p3,
        din3 => col_buf_0_val_3_0_fu_1446_p3,
        din4 => col_buf_0_val_4_0_fu_1469_p3,
        din5 => xor_ln493_1_reg_3014,
        dout => tmp_9_fu_1569_p7);

    sobel_accel_mux_5rcU_U60 : component sobel_accel_mux_5rcU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1377_p3,
        din1 => col_buf_0_val_1_0_fu_1400_p3,
        din2 => col_buf_0_val_2_0_fu_1423_p3,
        din3 => col_buf_0_val_3_0_fu_1446_p3,
        din4 => col_buf_0_val_4_0_fu_1469_p3,
        din5 => xor_ln493_2_reg_3019,
        dout => tmp_10_fu_1591_p7);

    sobel_accel_mux_5rcU_U61 : component sobel_accel_mux_5rcU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1377_p3,
        din1 => col_buf_0_val_1_0_fu_1400_p3,
        din2 => col_buf_0_val_2_0_fu_1423_p3,
        din3 => col_buf_0_val_3_0_fu_1446_p3,
        din4 => col_buf_0_val_4_0_fu_1469_p3,
        din5 => xor_ln493_3_reg_3024,
        dout => tmp_11_fu_1613_p7);

    sobel_accel_mux_5rcU_U62 : component sobel_accel_mux_5rcU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1377_p3,
        din1 => col_buf_0_val_1_0_fu_1400_p3,
        din2 => col_buf_0_val_2_0_fu_1423_p3,
        din3 => col_buf_0_val_3_0_fu_1446_p3,
        din4 => col_buf_0_val_4_0_fu_1469_p3,
        din5 => xor_ln493_4_reg_3029,
        dout => tmp_12_fu_1635_p7);

    sobel_accel_mux_5rcU_U63 : component sobel_accel_mux_5rcU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1377_p3,
        din1 => col_buf_0_val_1_0_fu_1400_p3,
        din2 => col_buf_0_val_2_0_fu_1423_p3,
        din3 => col_buf_0_val_3_0_fu_1446_p3,
        din4 => col_buf_0_val_4_0_fu_1469_p3,
        din5 => xor_ln493_5_reg_3034,
        dout => tmp_13_fu_1657_p7);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((icmp_ln444_fu_1140_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln443_fu_690_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter1_state4)) or ((icmp_ln443_fu_690_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter1_state4))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((icmp_ln443_fu_690_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    t_V_2_reg_595_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_fu_1140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                t_V_2_reg_595 <= j_V_fu_1146_p2;
            elsif (((icmp_ln443_fu_690_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_V_2_reg_595 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    t_V_reg_584_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                t_V_reg_584 <= i_V_reg_2974;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                t_V_reg_584 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3096) and (icmp_ln444_reg_3039 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln703_11_reg_3120 <= add_ln703_11_fu_2170_p2;
                add_ln703_14_reg_3125 <= add_ln703_14_fu_2182_p2;
                add_ln703_21_reg_3130 <= add_ln703_21_fu_2234_p2;
                add_ln703_33_reg_3135 <= add_ln703_33_fu_2300_p2;
                add_ln703_38_reg_3140 <= add_ln703_38_fu_2330_p2;
                add_ln703_43_reg_3145 <= add_ln703_43_fu_2360_p2;
                add_ln703_5_reg_3100 <= add_ln703_5_fu_1911_p2;
                add_ln703_6_reg_3105 <= add_ln703_6_fu_1951_p2;
                add_ln703_9_reg_3115 <= add_ln703_9_fu_2000_p2;
                mul_ln1118_9_reg_3110 <= mul_ln1118_9_fu_1991_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_fu_1140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln118_reg_3048 <= and_ln118_fu_1198_p2;
                and_ln512_reg_3096 <= and_ln512_fu_1306_p2;
                k_buf_0_val_5_addr_reg_3066 <= zext_ln835_fu_1297_p1(11 - 1 downto 0);
                k_buf_0_val_6_addr_reg_3072 <= zext_ln835_fu_1297_p1(11 - 1 downto 0);
                k_buf_0_val_7_addr_reg_3078 <= zext_ln835_fu_1297_p1(11 - 1 downto 0);
                k_buf_0_val_8_addr_reg_3084 <= zext_ln835_fu_1297_p1(11 - 1 downto 0);
                k_buf_0_val_9_addr_reg_3090 <= zext_ln835_fu_1297_p1(11 - 1 downto 0);
                or_ln457_reg_3057 <= or_ln457_fu_1292_p2;
                trunc_ln458_reg_3052 <= trunc_ln458_fu_1288_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln512_reg_3096_pp0_iter1_reg <= and_ln512_reg_3096;
                icmp_ln444_reg_3039 <= icmp_ln444_fu_1140_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_V_reg_2974 <= i_V_fu_696_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln443_fu_690_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                icmp_ln879_1_reg_2997 <= icmp_ln879_1_fu_726_p2;
                icmp_ln879_2_reg_3001 <= icmp_ln879_2_fu_732_p2;
                icmp_ln879_reg_2993 <= icmp_ln879_fu_720_p2;
                icmp_ln887_reg_2979 <= icmp_ln887_fu_702_p2;
                icmp_ln899_1_reg_3005 <= icmp_ln899_1_fu_738_p2;
                icmp_ln899_reg_2988 <= icmp_ln899_fu_714_p2;
                xor_ln457_reg_2983 <= xor_ln457_fu_708_p2;
                xor_ln493_1_reg_3014 <= xor_ln493_1_fu_982_p2;
                xor_ln493_2_reg_3019 <= xor_ln493_2_fu_1016_p2;
                xor_ln493_3_reg_3024 <= xor_ln493_3_fu_1054_p2;
                xor_ln493_4_reg_3029 <= xor_ln493_4_fu_1092_p2;
                xor_ln493_5_reg_3034 <= xor_ln493_5_fu_1130_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln887_reg_2979 = ap_const_lv1_1) and (icmp_ln899_reg_2988 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln444_reg_3039 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                right_border_buf_0_14_fu_286 <= right_border_buf_0_s_fu_282;
                right_border_buf_0_15_fu_290 <= right_border_buf_0_14_fu_286;
                right_border_buf_0_16_fu_294 <= right_border_buf_0_17_fu_298;
                right_border_buf_0_17_fu_298 <= right_border_buf_0_21_fu_314;
                right_border_buf_0_18_fu_302 <= col_buf_0_val_1_0_fu_1400_p3;
                right_border_buf_0_19_fu_306 <= right_border_buf_0_18_fu_302;
                right_border_buf_0_20_fu_310 <= right_border_buf_0_19_fu_306;
                right_border_buf_0_21_fu_314 <= col_buf_0_val_4_0_fu_1469_p3;
                right_border_buf_0_22_fu_318 <= right_border_buf_0_26_fu_334;
                right_border_buf_0_23_fu_322 <= col_buf_0_val_2_0_fu_1423_p3;
                right_border_buf_0_24_fu_326 <= right_border_buf_0_23_fu_322;
                right_border_buf_0_25_fu_330 <= right_border_buf_0_24_fu_326;
                right_border_buf_0_26_fu_334 <= right_border_buf_0_27_fu_338;
                right_border_buf_0_27_fu_338 <= col_buf_0_val_3_0_fu_1446_p3;
                right_border_buf_0_s_fu_282 <= col_buf_0_val_0_0_fu_1377_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                sext_ln1118_10_reg_2930 <= sext_ln1118_10_fu_654_p1;
                sext_ln1118_11_reg_2935 <= sext_ln1118_11_fu_658_p1;
                sext_ln1118_12_reg_2950 <= sext_ln1118_12_fu_670_p1;
                sext_ln1118_13_reg_2955 <= sext_ln1118_13_fu_674_p1;
                sext_ln1118_1_reg_2875 <= sext_ln1118_1_fu_610_p1;
                sext_ln1118_2_reg_2880 <= sext_ln1118_2_fu_614_p1;
                sext_ln1118_3_reg_2885 <= sext_ln1118_3_fu_618_p1;
                sext_ln1118_4_reg_2890 <= sext_ln1118_4_fu_622_p1;
                sext_ln1118_5_reg_2895 <= sext_ln1118_5_fu_626_p1;
                sext_ln1118_6_reg_2900 <= sext_ln1118_6_fu_630_p1;
                sext_ln1118_7_reg_2905 <= sext_ln1118_7_fu_634_p1;
                sext_ln1118_8_reg_2910 <= sext_ln1118_8_fu_638_p1;
                sext_ln1118_9_reg_2915 <= sext_ln1118_9_fu_642_p1;
                sext_ln1118_reg_2870 <= sext_ln1118_fu_606_p1;
                    zext_ln1118_12_reg_2920(5 downto 0) <= zext_ln1118_12_fu_646_p1(5 downto 0);
                    zext_ln1118_18_reg_2925(4 downto 0) <= zext_ln1118_18_fu_650_p1(4 downto 0);
                    zext_ln1118_24_reg_2940(4 downto 0) <= zext_ln1118_24_fu_662_p1(4 downto 0);
                    zext_ln1118_25_reg_2945(3 downto 0) <= zext_ln1118_25_fu_666_p1(3 downto 0);
                    zext_ln1118_26_reg_2960(3 downto 0) <= zext_ln1118_26_fu_678_p1(3 downto 0);
                    zext_ln1118_27_reg_2965(3 downto 0) <= zext_ln1118_27_fu_682_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_3039 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_18_fu_206 <= src_kernel_win_0_va_fu_202;
                src_kernel_win_0_va_19_fu_210 <= src_kernel_win_0_va_18_fu_206;
                src_kernel_win_0_va_20_fu_214 <= src_kernel_win_0_va_19_fu_210;
                src_kernel_win_0_va_21_fu_218 <= src_kernel_win_0_va_38_fu_1606_p3;
                src_kernel_win_0_va_22_fu_222 <= src_kernel_win_0_va_21_fu_218;
                src_kernel_win_0_va_23_fu_226 <= src_kernel_win_0_va_22_fu_222;
                src_kernel_win_0_va_24_fu_230 <= src_kernel_win_0_va_23_fu_226;
                src_kernel_win_0_va_25_fu_234 <= src_kernel_win_0_va_39_fu_1628_p3;
                src_kernel_win_0_va_26_fu_238 <= src_kernel_win_0_va_25_fu_234;
                src_kernel_win_0_va_27_fu_242 <= src_kernel_win_0_va_26_fu_238;
                src_kernel_win_0_va_28_fu_246 <= src_kernel_win_0_va_27_fu_242;
                src_kernel_win_0_va_29_fu_250 <= src_kernel_win_0_va_40_fu_1650_p3;
                src_kernel_win_0_va_30_fu_254 <= src_kernel_win_0_va_29_fu_250;
                src_kernel_win_0_va_31_fu_258 <= src_kernel_win_0_va_30_fu_254;
                src_kernel_win_0_va_32_fu_262 <= src_kernel_win_0_va_31_fu_258;
                src_kernel_win_0_va_33_fu_266 <= src_kernel_win_0_va_41_fu_1672_p3;
                src_kernel_win_0_va_34_fu_270 <= src_kernel_win_0_va_33_fu_266;
                src_kernel_win_0_va_35_fu_274 <= src_kernel_win_0_va_34_fu_270;
                src_kernel_win_0_va_36_fu_278 <= src_kernel_win_0_va_35_fu_274;
                src_kernel_win_0_va_fu_202 <= src_kernel_win_0_va_37_fu_1584_p3;
            end if;
        end if;
    end process;
    zext_ln1118_12_reg_2920(13 downto 6) <= "00000000";
    zext_ln1118_18_reg_2925(12 downto 5) <= "00000000";
    zext_ln1118_24_reg_2940(12 downto 5) <= "00000000";
    zext_ln1118_25_reg_2945(11 downto 4) <= "00000000";
    zext_ln1118_26_reg_2960(11 downto 4) <= "00000000";
    zext_ln1118_27_reg_2965(11 downto 4) <= "00000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln443_fu_690_p2, ap_CS_fsm_state2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln443_fu_690_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ImagLoc_x_fu_1168_p2 <= std_logic_vector(signed(ap_const_lv12_FFE) + signed(zext_ln444_fu_1136_p1));
    add_ln118_1_fu_1098_p2 <= std_logic_vector(unsigned(ap_const_lv3_3) + unsigned(trunc_ln506_fu_744_p1));
    add_ln118_fu_1022_p2 <= std_logic_vector(signed(ap_const_lv3_5) + signed(trunc_ln506_fu_744_p1));
    add_ln506_1_fu_812_p2 <= std_logic_vector(signed(ap_const_lv12_FFE) + signed(zext_ln443_fu_686_p1));
    add_ln506_2_fu_876_p2 <= std_logic_vector(signed(ap_const_lv12_FFD) + signed(zext_ln443_fu_686_p1));
    add_ln506_3_fu_902_p2 <= std_logic_vector(signed(ap_const_lv12_FFC) + signed(zext_ln443_fu_686_p1));
    add_ln506_4_fu_928_p2 <= std_logic_vector(signed(ap_const_lv12_FFB) + signed(zext_ln443_fu_686_p1));
    add_ln506_fu_748_p2 <= std_logic_vector(signed(ap_const_lv12_FFF) + signed(zext_ln443_fu_686_p1));
    add_ln507_1_fu_1002_p2 <= std_logic_vector(signed(ap_const_lv3_6) + signed(trunc_ln506_fu_744_p1));
    add_ln507_fu_968_p2 <= std_logic_vector(signed(ap_const_lv3_7) + signed(trunc_ln506_fu_744_p1));
    add_ln703_10_fu_2539_p2 <= std_logic_vector(signed(sext_ln703_14_fu_2532_p1) + signed(sext_ln703_15_fu_2536_p1));
    add_ln703_11_fu_2170_p2 <= std_logic_vector(signed(sext_ln703_17_fu_2058_p1) + signed(mul_ln1118_10_fu_2010_p2));
    add_ln703_12_fu_2548_p2 <= std_logic_vector(unsigned(add_ln703_10_fu_2539_p2) + unsigned(sext_ln703_19_fu_2545_p1));
    add_ln703_13_fu_2176_p2 <= std_logic_vector(unsigned(mul_ln1118_14_fu_2070_p2) + unsigned(zext_ln1118_29_fu_2087_p1));
    add_ln703_14_fu_2182_p2 <= std_logic_vector(unsigned(mul_ln1118_11_fu_2023_p2) + unsigned(add_ln703_13_fu_2176_p2));
    add_ln703_15_fu_2557_p2 <= std_logic_vector(unsigned(add_ln703_12_fu_2548_p2) + unsigned(zext_ln703_1_fu_2554_p1));
    add_ln703_16_fu_2188_p2 <= std_logic_vector(unsigned(mul_ln1118_18_fu_2144_p2) + unsigned(mul_ln1118_19_fu_2157_p2));
    add_ln703_17_fu_2198_p2 <= std_logic_vector(signed(sext_ln703_18_fu_2132_p1) + signed(zext_ln703_2_fu_2194_p1));
    add_ln703_18_fu_2208_p2 <= std_logic_vector(signed(sext_ln703_16_fu_2041_p1) + signed(mul_ln1118_15_fu_2101_p2));
    add_ln703_19_fu_2214_p2 <= std_logic_vector(unsigned(zext_ln703_fu_2166_p1) + unsigned(mul_ln1118_16_fu_2114_p2));
    add_ln703_1_fu_1798_p2 <= std_logic_vector(signed(sext_ln703_2_fu_1790_p1) + signed(sext_ln703_1_fu_1777_p1));
    add_ln703_20_fu_2224_p2 <= std_logic_vector(unsigned(add_ln703_18_fu_2208_p2) + unsigned(sext_ln703_21_fu_2220_p1));
    add_ln703_21_fu_2234_p2 <= std_logic_vector(signed(sext_ln703_20_fu_2204_p1) + signed(sext_ln703_22_fu_2230_p1));
    add_ln703_23_fu_2240_p2 <= std_logic_vector(unsigned(trunc_ln703_2_fu_1794_p1) + unsigned(trunc_ln703_fu_1763_p1));
    add_ln703_24_fu_2246_p2 <= std_logic_vector(unsigned(trunc_ln703_1_fu_1767_p1) + unsigned(add_ln703_23_fu_2240_p2));
    add_ln703_25_fu_2252_p2 <= std_logic_vector(unsigned(trunc_ln703_5_fu_1855_p1) + unsigned(trunc_ln703_4_fu_1838_p1));
    add_ln703_26_fu_2258_p2 <= std_logic_vector(unsigned(trunc_ln703_3_fu_1821_p1) + unsigned(add_ln703_25_fu_2252_p2));
    add_ln703_27_fu_2264_p2 <= std_logic_vector(unsigned(add_ln703_24_fu_2246_p2) + unsigned(add_ln703_26_fu_2258_p2));
    add_ln703_28_fu_2270_p2 <= std_logic_vector(unsigned(trunc_ln703_8_fu_1947_p1) + unsigned(trunc_ln703_7_fu_1930_p1));
    add_ln703_29_fu_2276_p2 <= std_logic_vector(unsigned(trunc_ln703_6_fu_1881_p1) + unsigned(add_ln703_28_fu_2270_p2));
    add_ln703_2_fu_1885_p2 <= std_logic_vector(signed(sext_ln703_7_fu_1877_p1) + signed(sext_ln703_3_fu_1804_p1));
    add_ln703_30_fu_2282_p2 <= std_logic_vector(unsigned(trunc_ln703_12_fu_1996_p1) + unsigned(trunc_ln703_11_fu_1983_p1));
    add_ln703_31_fu_2288_p2 <= std_logic_vector(unsigned(trunc_ln703_9_fu_1966_p1) + unsigned(add_ln703_30_fu_2282_p2));
    add_ln703_32_fu_2294_p2 <= std_logic_vector(unsigned(add_ln703_29_fu_2276_p2) + unsigned(add_ln703_31_fu_2288_p2));
    add_ln703_33_fu_2300_p2 <= std_logic_vector(unsigned(add_ln703_27_fu_2264_p2) + unsigned(add_ln703_32_fu_2294_p2));
    add_ln703_34_fu_2306_p2 <= std_logic_vector(unsigned(trunc_ln703_15_fu_2045_p1) + unsigned(trunc_ln703_14_fu_2028_p1));
    add_ln703_35_fu_2312_p2 <= std_logic_vector(unsigned(trunc_ln703_13_fu_2015_p1) + unsigned(add_ln703_34_fu_2306_p2));
    add_ln703_36_fu_2318_p2 <= std_logic_vector(unsigned(shl_ln703_fu_2091_p2) + unsigned(trunc_ln703_17_fu_2075_p1));
    add_ln703_37_fu_2324_p2 <= std_logic_vector(unsigned(trunc_ln703_16_fu_2062_p1) + unsigned(add_ln703_36_fu_2318_p2));
    add_ln703_38_fu_2330_p2 <= std_logic_vector(unsigned(add_ln703_35_fu_2312_p2) + unsigned(add_ln703_37_fu_2324_p2));
    add_ln703_39_fu_2336_p2 <= std_logic_vector(unsigned(trunc_ln703_20_fu_2136_p1) + unsigned(trunc_ln703_19_fu_2119_p1));
    add_ln703_3_fu_1891_p2 <= std_logic_vector(signed(sext_ln703_5_fu_1834_p1) + signed(sext_ln703_6_fu_1851_p1));
    add_ln703_40_fu_2342_p2 <= std_logic_vector(unsigned(trunc_ln703_18_fu_2106_p1) + unsigned(add_ln703_39_fu_2336_p2));
    add_ln703_41_fu_2348_p2 <= std_logic_vector(unsigned(src_kernel_win_0_va_37_fu_1584_p3) + unsigned(trunc_ln703_22_fu_2162_p1));
    add_ln703_42_fu_2354_p2 <= std_logic_vector(unsigned(trunc_ln703_21_fu_2149_p1) + unsigned(add_ln703_41_fu_2348_p2));
    add_ln703_43_fu_2360_p2 <= std_logic_vector(unsigned(add_ln703_40_fu_2342_p2) + unsigned(add_ln703_42_fu_2354_p2));
    add_ln703_44_fu_2580_p2 <= std_logic_vector(unsigned(add_ln703_38_reg_3140) + unsigned(add_ln703_43_reg_3145));
    add_ln703_4_fu_1901_p2 <= std_logic_vector(signed(sext_ln703_4_fu_1817_p1) + signed(sext_ln703_8_fu_1897_p1));
    add_ln703_5_fu_1911_p2 <= std_logic_vector(unsigned(add_ln703_2_fu_1885_p2) + unsigned(sext_ln703_9_fu_1907_p1));
    add_ln703_6_fu_1951_p2 <= std_logic_vector(signed(sext_ln703_11_fu_1943_p1) + signed(sext_ln703_10_fu_1926_p1));
    add_ln703_7_fu_2517_p2 <= std_logic_vector(signed(sext_ln1116_1_fu_2511_p1) + signed(sext_ln703_12_fu_2514_p1));
    add_ln703_8_fu_2526_p2 <= std_logic_vector(signed(sext_ln703_13_fu_2523_p1) + signed(add_ln703_7_fu_2517_p2));
    add_ln703_9_fu_2000_p2 <= std_logic_vector(unsigned(mul_ln1118_7_fu_1961_p2) + unsigned(trunc_ln703_10_fu_1979_p1));
    add_ln703_fu_1771_p2 <= std_logic_vector(signed(sext_ln1116_fu_1746_p1) + signed(sext_ln703_fu_1759_p1));
    and_ln118_1_fu_774_p2 <= (xor_ln118_6_fu_762_p2 and icmp_ln118_fu_768_p2);
    and_ln118_2_fu_838_p2 <= (xor_ln118_7_fu_826_p2 and icmp_ln118_2_fu_832_p2);
    and_ln118_fu_1198_p2 <= (xor_ln118_8_fu_1186_p2 and icmp_ln118_1_fu_1192_p2);
    and_ln144_fu_1270_p2 <= (or_ln118_fu_1264_p2 and icmp_ln144_fu_1234_p2);
    and_ln512_fu_1306_p2 <= (icmp_ln899_reg_2988 and icmp_ln891_fu_1162_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state6 <= ap_CS_fsm(3);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, and_ln512_reg_3096_pp0_iter1_reg, ap_predicate_op257_read_state4, ap_predicate_op278_read_state4)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_const_lv1_1 = and_ln512_reg_3096_pp0_iter1_reg) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op278_read_state4 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op257_read_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, and_ln512_reg_3096_pp0_iter1_reg, ap_predicate_op257_read_state4, ap_predicate_op278_read_state4)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_const_lv1_1 = and_ln512_reg_3096_pp0_iter1_reg) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op278_read_state4 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op257_read_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, and_ln512_reg_3096_pp0_iter1_reg, ap_predicate_op257_read_state4, ap_predicate_op278_read_state4)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_const_lv1_1 = and_ln512_reg_3096_pp0_iter1_reg) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op278_read_state4 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op257_read_state4 = ap_const_boolean_1)))));
    end process;

        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter1_assign_proc : process(p_src_data_stream_V_empty_n, ap_predicate_op257_read_state4, ap_predicate_op278_read_state4)
    begin
                ap_block_state4_pp0_stage0_iter1 <= (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op278_read_state4 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op257_read_state4 = ap_const_boolean_1)));
    end process;


    ap_block_state5_pp0_stage0_iter2_assign_proc : process(p_dst_data_stream_V_full_n, and_ln512_reg_3096_pp0_iter1_reg)
    begin
                ap_block_state5_pp0_stage0_iter2 <= ((ap_const_lv1_1 = and_ln512_reg_3096_pp0_iter1_reg) and (p_dst_data_stream_V_full_n = ap_const_logic_0));
    end process;


    ap_condition_1788_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln444_reg_3039, and_ln118_reg_3048)
    begin
                ap_condition_1788 <= ((ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln444_reg_3039 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_pp0_exit_iter1_state4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_condition_pp0_exit_iter1_state4 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter1_state4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, icmp_ln443_fu_690_p2, ap_CS_fsm_state2)
    begin
        if ((((icmp_ln443_fu_690_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_operation_200_assign_proc : process(icmp_ln444_fu_1140_p2)
    begin
                ap_enable_operation_200 <= (icmp_ln444_fu_1140_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_202_assign_proc : process(icmp_ln444_fu_1140_p2)
    begin
                ap_enable_operation_202 <= (icmp_ln444_fu_1140_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_204_assign_proc : process(icmp_ln444_fu_1140_p2)
    begin
                ap_enable_operation_204 <= (icmp_ln444_fu_1140_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_206_assign_proc : process(icmp_ln444_fu_1140_p2)
    begin
                ap_enable_operation_206 <= (icmp_ln444_fu_1140_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_208_assign_proc : process(icmp_ln444_fu_1140_p2)
    begin
                ap_enable_operation_208 <= (icmp_ln444_fu_1140_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_241_assign_proc : process(icmp_ln444_reg_3039)
    begin
                ap_enable_operation_241 <= (icmp_ln444_reg_3039 = ap_const_lv1_0);
    end process;


    ap_enable_operation_245_assign_proc : process(icmp_ln444_reg_3039)
    begin
                ap_enable_operation_245 <= (icmp_ln444_reg_3039 = ap_const_lv1_0);
    end process;


    ap_enable_operation_248_assign_proc : process(icmp_ln444_reg_3039)
    begin
                ap_enable_operation_248 <= (icmp_ln444_reg_3039 = ap_const_lv1_0);
    end process;


    ap_enable_operation_251_assign_proc : process(icmp_ln444_reg_3039)
    begin
                ap_enable_operation_251 <= (icmp_ln444_reg_3039 = ap_const_lv1_0);
    end process;


    ap_enable_operation_254_assign_proc : process(icmp_ln444_reg_3039)
    begin
                ap_enable_operation_254 <= (icmp_ln444_reg_3039 = ap_const_lv1_0);
    end process;


    ap_enable_operation_258_assign_proc : process(ap_predicate_op258_store_state4)
    begin
                ap_enable_operation_258 <= (ap_predicate_op258_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_260_assign_proc : process(ap_predicate_op260_store_state4)
    begin
                ap_enable_operation_260 <= (ap_predicate_op260_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_262_assign_proc : process(ap_predicate_op262_store_state4)
    begin
                ap_enable_operation_262 <= (ap_predicate_op262_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_264_assign_proc : process(ap_predicate_op264_store_state4)
    begin
                ap_enable_operation_264 <= (ap_predicate_op264_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_266_assign_proc : process(ap_predicate_op266_store_state4)
    begin
                ap_enable_operation_266 <= (ap_predicate_op266_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_274_assign_proc : process(ap_predicate_op274_store_state4)
    begin
                ap_enable_operation_274 <= (ap_predicate_op274_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_275_assign_proc : process(ap_predicate_op275_store_state4)
    begin
                ap_enable_operation_275 <= (ap_predicate_op275_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_276_assign_proc : process(ap_predicate_op276_store_state4)
    begin
                ap_enable_operation_276 <= (ap_predicate_op276_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_277_assign_proc : process(ap_predicate_op277_store_state4)
    begin
                ap_enable_operation_277 <= (ap_predicate_op277_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_279_assign_proc : process(ap_predicate_op279_store_state4)
    begin
                ap_enable_operation_279 <= (ap_predicate_op279_store_state4 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_state3_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
                ap_enable_state3_pp0_iter0_stage0 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_enable_state4_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state4_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op257_read_state4_assign_proc : process(icmp_ln444_reg_3039, and_ln118_reg_3048, icmp_ln899_reg_2988)
    begin
                ap_predicate_op257_read_state4 <= ((ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln899_reg_2988 = ap_const_lv1_0) and (icmp_ln444_reg_3039 = ap_const_lv1_0));
    end process;


    ap_predicate_op258_store_state4_assign_proc : process(icmp_ln444_reg_3039, and_ln118_reg_3048, icmp_ln899_reg_2988, icmp_ln879_reg_2993)
    begin
                ap_predicate_op258_store_state4 <= ((icmp_ln879_reg_2993 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln899_reg_2988 = ap_const_lv1_0) and (icmp_ln444_reg_3039 = ap_const_lv1_0));
    end process;


    ap_predicate_op260_store_state4_assign_proc : process(icmp_ln444_reg_3039, and_ln118_reg_3048, icmp_ln899_reg_2988, icmp_ln879_1_reg_2997)
    begin
                ap_predicate_op260_store_state4 <= ((icmp_ln879_1_reg_2997 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln899_reg_2988 = ap_const_lv1_0) and (icmp_ln444_reg_3039 = ap_const_lv1_0));
    end process;


    ap_predicate_op262_store_state4_assign_proc : process(icmp_ln444_reg_3039, and_ln118_reg_3048, icmp_ln899_reg_2988, icmp_ln879_2_reg_3001)
    begin
                ap_predicate_op262_store_state4 <= ((icmp_ln879_2_reg_3001 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln899_reg_2988 = ap_const_lv1_0) and (icmp_ln444_reg_3039 = ap_const_lv1_0));
    end process;


    ap_predicate_op264_store_state4_assign_proc : process(icmp_ln444_reg_3039, and_ln118_reg_3048, icmp_ln899_reg_2988, icmp_ln879_1_reg_2997)
    begin
                ap_predicate_op264_store_state4 <= ((icmp_ln879_1_reg_2997 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln899_reg_2988 = ap_const_lv1_0) and (icmp_ln444_reg_3039 = ap_const_lv1_0));
    end process;


    ap_predicate_op266_store_state4_assign_proc : process(icmp_ln444_reg_3039, and_ln118_reg_3048, icmp_ln899_reg_2988, icmp_ln879_reg_2993)
    begin
                ap_predicate_op266_store_state4 <= ((icmp_ln879_reg_2993 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln899_reg_2988 = ap_const_lv1_0) and (icmp_ln444_reg_3039 = ap_const_lv1_0));
    end process;


    ap_predicate_op274_store_state4_assign_proc : process(icmp_ln444_reg_3039, and_ln118_reg_3048, icmp_ln899_reg_2988, icmp_ln887_reg_2979)
    begin
                ap_predicate_op274_store_state4 <= ((icmp_ln887_reg_2979 = ap_const_lv1_1) and (icmp_ln899_reg_2988 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln444_reg_3039 = ap_const_lv1_0));
    end process;


    ap_predicate_op275_store_state4_assign_proc : process(icmp_ln444_reg_3039, and_ln118_reg_3048, icmp_ln899_reg_2988, icmp_ln887_reg_2979)
    begin
                ap_predicate_op275_store_state4 <= ((icmp_ln887_reg_2979 = ap_const_lv1_1) and (icmp_ln899_reg_2988 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln444_reg_3039 = ap_const_lv1_0));
    end process;


    ap_predicate_op276_store_state4_assign_proc : process(icmp_ln444_reg_3039, and_ln118_reg_3048, icmp_ln899_reg_2988, icmp_ln887_reg_2979)
    begin
                ap_predicate_op276_store_state4 <= ((icmp_ln887_reg_2979 = ap_const_lv1_1) and (icmp_ln899_reg_2988 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln444_reg_3039 = ap_const_lv1_0));
    end process;


    ap_predicate_op277_store_state4_assign_proc : process(icmp_ln444_reg_3039, and_ln118_reg_3048, icmp_ln899_reg_2988, icmp_ln887_reg_2979)
    begin
                ap_predicate_op277_store_state4 <= ((icmp_ln887_reg_2979 = ap_const_lv1_1) and (icmp_ln899_reg_2988 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln444_reg_3039 = ap_const_lv1_0));
    end process;


    ap_predicate_op278_read_state4_assign_proc : process(icmp_ln444_reg_3039, and_ln118_reg_3048, icmp_ln899_reg_2988, icmp_ln887_reg_2979)
    begin
                ap_predicate_op278_read_state4 <= ((icmp_ln887_reg_2979 = ap_const_lv1_1) and (icmp_ln899_reg_2988 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln444_reg_3039 = ap_const_lv1_0));
    end process;


    ap_predicate_op279_store_state4_assign_proc : process(icmp_ln444_reg_3039, and_ln118_reg_3048, icmp_ln899_reg_2988, icmp_ln887_reg_2979)
    begin
                ap_predicate_op279_store_state4 <= ((icmp_ln887_reg_2979 = ap_const_lv1_1) and (icmp_ln899_reg_2988 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln444_reg_3039 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(icmp_ln443_fu_690_p2, ap_CS_fsm_state2)
    begin
        if (((icmp_ln443_fu_690_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    col_buf_0_val_0_0_fu_1377_p3 <= 
        k_buf_0_val_5_q0 when (or_ln457_reg_3057(0) = '1') else 
        tmp_4_fu_1361_p7;
    col_buf_0_val_1_0_fu_1400_p3 <= 
        k_buf_0_val_6_q0 when (or_ln457_reg_3057(0) = '1') else 
        tmp_5_fu_1384_p7;
    col_buf_0_val_2_0_fu_1423_p3 <= 
        k_buf_0_val_7_q0 when (or_ln457_reg_3057(0) = '1') else 
        tmp_6_fu_1407_p7;
    col_buf_0_val_3_0_fu_1446_p3 <= 
        k_buf_0_val_8_q0 when (or_ln457_reg_3057(0) = '1') else 
        tmp_7_fu_1430_p7;
    col_buf_0_val_4_0_fu_1469_p3 <= 
        k_buf_0_val_9_q0 when (or_ln457_reg_3057(0) = '1') else 
        tmp_8_fu_1453_p7;
    i_V_fu_696_p2 <= std_logic_vector(unsigned(t_V_reg_584) + unsigned(ap_const_lv11_1));
    icmp_ln118_1_fu_1192_p2 <= "1" when (signed(ImagLoc_x_fu_1168_p2) < signed(ap_const_lv12_780)) else "0";
    icmp_ln118_2_fu_832_p2 <= "1" when (signed(add_ln506_1_fu_812_p2) < signed(ap_const_lv12_438)) else "0";
    icmp_ln118_fu_768_p2 <= "1" when (signed(add_ln506_fu_748_p2) < signed(ap_const_lv12_438)) else "0";
    icmp_ln144_1_fu_802_p2 <= "1" when (signed(select_ln139_1_fu_794_p3) < signed(ap_const_lv12_438)) else "0";
    icmp_ln144_2_fu_866_p2 <= "1" when (signed(select_ln139_2_fu_858_p3) < signed(ap_const_lv12_438)) else "0";
    icmp_ln144_fu_1234_p2 <= "1" when (signed(select_ln139_fu_1218_p3) < signed(ap_const_lv12_780)) else "0";
    icmp_ln443_fu_690_p2 <= "1" when (t_V_reg_584 = ap_const_lv11_43B) else "0";
    icmp_ln444_fu_1140_p2 <= "1" when (t_V_2_reg_595 = ap_const_lv11_784) else "0";
    icmp_ln785_fu_2605_p2 <= "0" when (tmp_14_fu_2589_p4 = ap_const_lv8_0) else "1";
    icmp_ln879_1_fu_726_p2 <= "1" when (t_V_reg_584 = ap_const_lv11_1) else "0";
    icmp_ln879_2_fu_732_p2 <= "1" when (t_V_reg_584 = ap_const_lv11_0) else "0";
    icmp_ln879_fu_720_p2 <= "1" when (t_V_reg_584 = ap_const_lv11_2) else "0";
    icmp_ln887_fu_702_p2 <= "1" when (unsigned(t_V_reg_584) < unsigned(ap_const_lv11_438)) else "0";
    icmp_ln891_fu_1162_p2 <= "0" when (tmp_37_fu_1152_p4 = ap_const_lv9_0) else "1";
    icmp_ln899_1_fu_738_p2 <= "1" when (unsigned(t_V_reg_584) > unsigned(ap_const_lv11_438)) else "0";
    icmp_ln899_fu_714_p2 <= "1" when (unsigned(t_V_reg_584) > unsigned(ap_const_lv11_2)) else "0";
    j_V_fu_1146_p2 <= std_logic_vector(unsigned(t_V_2_reg_595) + unsigned(ap_const_lv11_1));
    k_buf_0_val_5_address0 <= zext_ln835_fu_1297_p1(11 - 1 downto 0);
    k_buf_0_val_5_address1 <= k_buf_0_val_5_addr_reg_3066;

    k_buf_0_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_3039, and_ln118_reg_3048, icmp_ln899_reg_2988, icmp_ln887_reg_2979, icmp_ln879_reg_2993, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln887_reg_2979 = ap_const_lv1_1) and (icmp_ln899_reg_2988 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln444_reg_3039 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln879_reg_2993 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln899_reg_2988 = ap_const_lv1_0) and (icmp_ln444_reg_3039 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_3039, and_ln118_reg_3048, icmp_ln899_reg_2988, icmp_ln887_reg_2979, icmp_ln879_reg_2993, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln887_reg_2979 = ap_const_lv1_1) and (icmp_ln899_reg_2988 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln444_reg_3039 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln879_reg_2993 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln899_reg_2988 = ap_const_lv1_0) and (icmp_ln444_reg_3039 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_6_address0 <= zext_ln835_fu_1297_p1(11 - 1 downto 0);
    k_buf_0_val_6_address1 <= k_buf_0_val_6_addr_reg_3072;

    k_buf_0_val_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_6_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_6_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_3039, and_ln118_reg_3048, icmp_ln899_reg_2988, icmp_ln887_reg_2979, icmp_ln879_1_reg_2997, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln887_reg_2979 = ap_const_lv1_1) and (icmp_ln899_reg_2988 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln444_reg_3039 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln879_1_reg_2997 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln899_reg_2988 = ap_const_lv1_0) and (icmp_ln444_reg_3039 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_6_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_6_d1_assign_proc : process(p_src_data_stream_V_dout, icmp_ln899_reg_2988, icmp_ln887_reg_2979, icmp_ln879_1_reg_2997, k_buf_0_val_5_q0, ap_condition_1788)
    begin
        if ((ap_const_boolean_1 = ap_condition_1788)) then
            if (((icmp_ln887_reg_2979 = ap_const_lv1_1) and (icmp_ln899_reg_2988 = ap_const_lv1_1))) then 
                k_buf_0_val_6_d1 <= k_buf_0_val_5_q0;
            elsif (((icmp_ln879_1_reg_2997 = ap_const_lv1_1) and (icmp_ln899_reg_2988 = ap_const_lv1_0))) then 
                k_buf_0_val_6_d1 <= p_src_data_stream_V_dout;
            else 
                k_buf_0_val_6_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_6_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_6_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_3039, and_ln118_reg_3048, icmp_ln899_reg_2988, icmp_ln887_reg_2979, icmp_ln879_1_reg_2997, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln887_reg_2979 = ap_const_lv1_1) and (icmp_ln899_reg_2988 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln444_reg_3039 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln879_1_reg_2997 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln899_reg_2988 = ap_const_lv1_0) and (icmp_ln444_reg_3039 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_6_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_7_address0 <= zext_ln835_fu_1297_p1(11 - 1 downto 0);
    k_buf_0_val_7_address1 <= k_buf_0_val_7_addr_reg_3078;

    k_buf_0_val_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_7_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_7_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_3039, and_ln118_reg_3048, icmp_ln899_reg_2988, icmp_ln887_reg_2979, icmp_ln879_2_reg_3001, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln887_reg_2979 = ap_const_lv1_1) and (icmp_ln899_reg_2988 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln444_reg_3039 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln879_2_reg_3001 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln899_reg_2988 = ap_const_lv1_0) and (icmp_ln444_reg_3039 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_7_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_7_d1_assign_proc : process(p_src_data_stream_V_dout, icmp_ln899_reg_2988, icmp_ln887_reg_2979, icmp_ln879_2_reg_3001, k_buf_0_val_6_q0, ap_condition_1788)
    begin
        if ((ap_const_boolean_1 = ap_condition_1788)) then
            if (((icmp_ln887_reg_2979 = ap_const_lv1_1) and (icmp_ln899_reg_2988 = ap_const_lv1_1))) then 
                k_buf_0_val_7_d1 <= k_buf_0_val_6_q0;
            elsif (((icmp_ln879_2_reg_3001 = ap_const_lv1_1) and (icmp_ln899_reg_2988 = ap_const_lv1_0))) then 
                k_buf_0_val_7_d1 <= p_src_data_stream_V_dout;
            else 
                k_buf_0_val_7_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_7_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_7_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_3039, and_ln118_reg_3048, icmp_ln899_reg_2988, icmp_ln887_reg_2979, icmp_ln879_2_reg_3001, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln887_reg_2979 = ap_const_lv1_1) and (icmp_ln899_reg_2988 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln444_reg_3039 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln879_2_reg_3001 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln899_reg_2988 = ap_const_lv1_0) and (icmp_ln444_reg_3039 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_7_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_8_address0 <= zext_ln835_fu_1297_p1(11 - 1 downto 0);
    k_buf_0_val_8_address1 <= k_buf_0_val_8_addr_reg_3084;

    k_buf_0_val_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_8_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_8_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_3039, and_ln118_reg_3048, icmp_ln899_reg_2988, icmp_ln887_reg_2979, icmp_ln879_1_reg_2997, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln887_reg_2979 = ap_const_lv1_1) and (icmp_ln899_reg_2988 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln444_reg_3039 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln879_1_reg_2997 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln899_reg_2988 = ap_const_lv1_0) and (icmp_ln444_reg_3039 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_8_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_8_d1_assign_proc : process(p_src_data_stream_V_dout, icmp_ln899_reg_2988, icmp_ln887_reg_2979, icmp_ln879_1_reg_2997, k_buf_0_val_7_q0, ap_condition_1788)
    begin
        if ((ap_const_boolean_1 = ap_condition_1788)) then
            if (((icmp_ln887_reg_2979 = ap_const_lv1_1) and (icmp_ln899_reg_2988 = ap_const_lv1_1))) then 
                k_buf_0_val_8_d1 <= k_buf_0_val_7_q0;
            elsif (((icmp_ln879_1_reg_2997 = ap_const_lv1_1) and (icmp_ln899_reg_2988 = ap_const_lv1_0))) then 
                k_buf_0_val_8_d1 <= p_src_data_stream_V_dout;
            else 
                k_buf_0_val_8_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_8_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_8_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_3039, and_ln118_reg_3048, icmp_ln899_reg_2988, icmp_ln887_reg_2979, icmp_ln879_1_reg_2997, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln887_reg_2979 = ap_const_lv1_1) and (icmp_ln899_reg_2988 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln444_reg_3039 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln879_1_reg_2997 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln899_reg_2988 = ap_const_lv1_0) and (icmp_ln444_reg_3039 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_8_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_9_address0 <= zext_ln835_fu_1297_p1(11 - 1 downto 0);
    k_buf_0_val_9_address1 <= k_buf_0_val_9_addr_reg_3090;

    k_buf_0_val_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_9_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_9_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_3039, and_ln118_reg_3048, icmp_ln899_reg_2988, icmp_ln887_reg_2979, icmp_ln879_reg_2993, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln887_reg_2979 = ap_const_lv1_1) and (icmp_ln899_reg_2988 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln444_reg_3039 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln879_reg_2993 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln899_reg_2988 = ap_const_lv1_0) and (icmp_ln444_reg_3039 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_9_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_9_d1_assign_proc : process(p_src_data_stream_V_dout, icmp_ln899_reg_2988, icmp_ln887_reg_2979, icmp_ln879_reg_2993, k_buf_0_val_8_q0, ap_condition_1788)
    begin
        if ((ap_const_boolean_1 = ap_condition_1788)) then
            if (((icmp_ln887_reg_2979 = ap_const_lv1_1) and (icmp_ln899_reg_2988 = ap_const_lv1_1))) then 
                k_buf_0_val_9_d1 <= k_buf_0_val_8_q0;
            elsif (((icmp_ln879_reg_2993 = ap_const_lv1_1) and (icmp_ln899_reg_2988 = ap_const_lv1_0))) then 
                k_buf_0_val_9_d1 <= p_src_data_stream_V_dout;
            else 
                k_buf_0_val_9_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_9_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_9_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln444_reg_3039, and_ln118_reg_3048, icmp_ln899_reg_2988, icmp_ln887_reg_2979, icmp_ln879_reg_2993, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln887_reg_2979 = ap_const_lv1_1) and (icmp_ln899_reg_2988 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln444_reg_3039 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln879_reg_2993 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln899_reg_2988 = ap_const_lv1_0) and (icmp_ln444_reg_3039 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_9_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_9_we1 <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln1118_10_fu_2010_p0 <= zext_ln1118_12_reg_2920(6 - 1 downto 0);
    mul_ln1118_10_fu_2010_p1 <= mul_ln1118_10_fu_2010_p10(8 - 1 downto 0);
    mul_ln1118_10_fu_2010_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_25_fu_234),14));
    mul_ln1118_10_fu_2010_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln1118_10_fu_2010_p0) * unsigned(mul_ln1118_10_fu_2010_p1), 14));
    mul_ln1118_11_fu_2023_p0 <= zext_ln1118_18_reg_2925(5 - 1 downto 0);
    mul_ln1118_11_fu_2023_p1 <= mul_ln1118_11_fu_2023_p10(8 - 1 downto 0);
    mul_ln1118_11_fu_2023_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_39_fu_1628_p3),13));
    mul_ln1118_11_fu_2023_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln1118_11_fu_2023_p0) * unsigned(mul_ln1118_11_fu_2023_p1), 13));
    mul_ln1118_12_fu_2036_p0 <= sext_ln1118_10_reg_2930(3 - 1 downto 0);
    mul_ln1118_12_fu_2036_p1 <= mul_ln1118_12_fu_2036_p10(8 - 1 downto 0);
    mul_ln1118_12_fu_2036_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_24_fu_230),11));
    mul_ln1118_12_fu_2036_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_12_fu_2036_p0) * signed('0' &mul_ln1118_12_fu_2036_p1))), 11));
    mul_ln1118_13_fu_2053_p0 <= sext_ln1118_11_reg_2935(5 - 1 downto 0);
    mul_ln1118_13_fu_2053_p1 <= mul_ln1118_13_fu_2053_p10(8 - 1 downto 0);
    mul_ln1118_13_fu_2053_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_23_fu_226),13));
    mul_ln1118_13_fu_2053_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_13_fu_2053_p0) * signed('0' &mul_ln1118_13_fu_2053_p1))), 13));
    mul_ln1118_14_fu_2070_p0 <= zext_ln1118_24_reg_2940(5 - 1 downto 0);
    mul_ln1118_14_fu_2070_p1 <= mul_ln1118_14_fu_2070_p10(8 - 1 downto 0);
    mul_ln1118_14_fu_2070_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_22_fu_222),13));
    mul_ln1118_14_fu_2070_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln1118_14_fu_2070_p0) * unsigned(mul_ln1118_14_fu_2070_p1), 13));
    mul_ln1118_15_fu_2101_p0 <= zext_ln1118_25_reg_2945(4 - 1 downto 0);
    mul_ln1118_15_fu_2101_p1 <= mul_ln1118_15_fu_2101_p10(8 - 1 downto 0);
    mul_ln1118_15_fu_2101_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_38_fu_1606_p3),12));
    mul_ln1118_15_fu_2101_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln1118_15_fu_2101_p0) * unsigned(mul_ln1118_15_fu_2101_p1), 12));
    mul_ln1118_16_fu_2114_p0 <= sext_ln1118_12_reg_2950(2 - 1 downto 0);
    mul_ln1118_16_fu_2114_p1 <= mul_ln1118_16_fu_2114_p10(8 - 1 downto 0);
    mul_ln1118_16_fu_2114_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_20_fu_214),10));
    mul_ln1118_16_fu_2114_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_16_fu_2114_p0) * signed('0' &mul_ln1118_16_fu_2114_p1))), 10));
    mul_ln1118_17_fu_2127_p0 <= sext_ln1118_13_reg_2955(4 - 1 downto 0);
    mul_ln1118_17_fu_2127_p1 <= mul_ln1118_17_fu_2127_p10(8 - 1 downto 0);
    mul_ln1118_17_fu_2127_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_19_fu_210),12));
    mul_ln1118_17_fu_2127_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_17_fu_2127_p0) * signed('0' &mul_ln1118_17_fu_2127_p1))), 12));
    mul_ln1118_18_fu_2144_p0 <= zext_ln1118_26_reg_2960(4 - 1 downto 0);
    mul_ln1118_18_fu_2144_p1 <= mul_ln1118_18_fu_2144_p10(8 - 1 downto 0);
    mul_ln1118_18_fu_2144_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_18_fu_206),12));
    mul_ln1118_18_fu_2144_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln1118_18_fu_2144_p0) * unsigned(mul_ln1118_18_fu_2144_p1), 12));
    mul_ln1118_19_fu_2157_p0 <= zext_ln1118_27_reg_2965(4 - 1 downto 0);
    mul_ln1118_19_fu_2157_p1 <= mul_ln1118_19_fu_2157_p10(8 - 1 downto 0);
    mul_ln1118_19_fu_2157_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_fu_202),12));
    mul_ln1118_19_fu_2157_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln1118_19_fu_2157_p0) * unsigned(mul_ln1118_19_fu_2157_p1), 12));
    mul_ln1118_1_fu_1785_p0 <= sext_ln1118_1_reg_2875(4 - 1 downto 0);
    mul_ln1118_1_fu_1785_p1 <= mul_ln1118_1_fu_1785_p10(8 - 1 downto 0);
    mul_ln1118_1_fu_1785_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_34_fu_270),12));
    mul_ln1118_1_fu_1785_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_1_fu_1785_p0) * signed('0' &mul_ln1118_1_fu_1785_p1))), 12));
    mul_ln1118_2_fu_1812_p0 <= sext_ln1118_2_reg_2880(3 - 1 downto 0);
    mul_ln1118_2_fu_1812_p1 <= mul_ln1118_2_fu_1812_p10(8 - 1 downto 0);
    mul_ln1118_2_fu_1812_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_33_fu_266),11));
    mul_ln1118_2_fu_1812_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_2_fu_1812_p0) * signed('0' &mul_ln1118_2_fu_1812_p1))), 11));
    mul_ln1118_3_fu_1829_p0 <= sext_ln1118_3_reg_2885(2 - 1 downto 0);
    mul_ln1118_3_fu_1829_p1 <= mul_ln1118_3_fu_1829_p10(8 - 1 downto 0);
    mul_ln1118_3_fu_1829_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_41_fu_1672_p3),10));
    mul_ln1118_3_fu_1829_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_3_fu_1829_p0) * signed('0' &mul_ln1118_3_fu_1829_p1))), 10));
    mul_ln1118_4_fu_1846_p0 <= sext_ln1118_4_reg_2890(3 - 1 downto 0);
    mul_ln1118_4_fu_1846_p1 <= mul_ln1118_4_fu_1846_p10(8 - 1 downto 0);
    mul_ln1118_4_fu_1846_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_32_fu_262),11));
    mul_ln1118_4_fu_1846_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_4_fu_1846_p0) * signed('0' &mul_ln1118_4_fu_1846_p1))), 11));
    mul_ln1118_5_fu_1921_p0 <= sext_ln1118_5_reg_2895(5 - 1 downto 0);
    mul_ln1118_5_fu_1921_p1 <= mul_ln1118_5_fu_1921_p10(8 - 1 downto 0);
    mul_ln1118_5_fu_1921_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_30_fu_254),13));
    mul_ln1118_5_fu_1921_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_5_fu_1921_p0) * signed('0' &mul_ln1118_5_fu_1921_p1))), 13));
    mul_ln1118_6_fu_1938_p0 <= sext_ln1118_6_reg_2900(5 - 1 downto 0);
    mul_ln1118_6_fu_1938_p1 <= mul_ln1118_6_fu_1938_p10(8 - 1 downto 0);
    mul_ln1118_6_fu_1938_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_29_fu_250),13));
    mul_ln1118_6_fu_1938_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_6_fu_1938_p0) * signed('0' &mul_ln1118_6_fu_1938_p1))), 13));
    mul_ln1118_7_fu_1961_p0 <= sext_ln1118_7_reg_2905(4 - 1 downto 0);
    mul_ln1118_7_fu_1961_p1 <= mul_ln1118_7_fu_1961_p10(8 - 1 downto 0);
    mul_ln1118_7_fu_1961_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_40_fu_1650_p3),12));
    mul_ln1118_7_fu_1961_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_7_fu_1961_p0) * signed('0' &mul_ln1118_7_fu_1961_p1))), 12));
    mul_ln1118_8_fu_1974_p0 <= sext_ln1118_8_reg_2910(5 - 1 downto 0);
    mul_ln1118_8_fu_1974_p1 <= mul_ln1118_8_fu_1974_p10(8 - 1 downto 0);
    mul_ln1118_8_fu_1974_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_28_fu_246),13));
    mul_ln1118_8_fu_1974_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_8_fu_1974_p0) * signed('0' &mul_ln1118_8_fu_1974_p1))), 13));
    mul_ln1118_9_fu_1991_p0 <= sext_ln1118_9_reg_2915(6 - 1 downto 0);
    mul_ln1118_9_fu_1991_p1 <= mul_ln1118_9_fu_1991_p10(8 - 1 downto 0);
    mul_ln1118_9_fu_1991_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_27_fu_242),14));
    mul_ln1118_9_fu_1991_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_9_fu_1991_p0) * signed('0' &mul_ln1118_9_fu_1991_p1))), 14));
    mul_ln1118_fu_1754_p0 <= sext_ln1118_reg_2870(3 - 1 downto 0);
    mul_ln1118_fu_1754_p1 <= mul_ln1118_fu_1754_p10(8 - 1 downto 0);
    mul_ln1118_fu_1754_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_35_fu_274),11));
    mul_ln1118_fu_1754_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_fu_1754_p0) * signed('0' &mul_ln1118_fu_1754_p1))), 11));
    or_ln118_fu_1264_p2 <= (xor_ln118_9_fu_1258_p2 or tmp_38_fu_1178_p3);
    or_ln340_fu_2625_p2 <= (p_Result_s_fu_2572_p3 or overflow_fu_2611_p2);
    or_ln457_fu_1292_p2 <= (xor_ln457_reg_2983 or icmp_ln118_1_fu_1192_p2);
    overflow_fu_2611_p2 <= (xor_ln785_fu_2599_p2 and icmp_ln785_fu_2605_p2);
    p_Result_s_fu_2572_p3 <= p_Val2_s_fu_2566_p2(15 downto 15);
    p_Val2_5_fu_2584_p2 <= std_logic_vector(unsigned(add_ln703_33_reg_3135) + unsigned(add_ln703_44_fu_2580_p2));
    p_Val2_s_fu_2566_p2 <= std_logic_vector(unsigned(add_ln703_15_fu_2557_p2) + unsigned(sext_ln703_23_fu_2563_p1));

    p_dst_data_stream_V_blk_n_assign_proc : process(p_dst_data_stream_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, and_ln512_reg_3096_pp0_iter1_reg)
    begin
        if (((ap_const_lv1_1 = and_ln512_reg_3096_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_dst_data_stream_V_blk_n <= p_dst_data_stream_V_full_n;
        else 
            p_dst_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_V_din <= 
        select_ln340_fu_2617_p3 when (or_ln340_fu_2625_p2(0) = '1') else 
        p_Val2_5_fu_2584_p2;

    p_dst_data_stream_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, and_ln512_reg_3096_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_lv1_1 = and_ln512_reg_3096_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_V_blk_n_assign_proc : process(p_src_data_stream_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln444_reg_3039, and_ln118_reg_3048, icmp_ln899_reg_2988, icmp_ln887_reg_2979)
    begin
        if ((((icmp_ln887_reg_2979 = ap_const_lv1_1) and (icmp_ln899_reg_2988 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln444_reg_3039 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_lv1_1 = and_ln118_reg_3048) and (icmp_ln899_reg_2988 = ap_const_lv1_0) and (icmp_ln444_reg_3039 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_src_data_stream_V_blk_n <= p_src_data_stream_V_empty_n;
        else 
            p_src_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op257_read_state4, ap_predicate_op278_read_state4, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op278_read_state4 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op257_read_state4 = ap_const_boolean_1)))) then 
            p_src_data_stream_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_V_read <= ap_const_logic_0;
        end if; 
    end process;

    select_ln118_1_fu_1084_p3 <= 
        select_ln139_5_fu_1076_p3 when (tmp_33_fu_908_p3(0) = '1') else 
        xor_ln118_1_fu_1060_p2;
    select_ln118_2_fu_1122_p3 <= 
        select_ln139_6_fu_1114_p3 when (tmp_35_fu_934_p3(0) = '1') else 
        add_ln118_1_fu_1098_p2;
    select_ln118_3_fu_1246_p3 <= 
        sext_ln451_fu_1174_p1 when (and_ln118_fu_1198_p2(0) = '1') else 
        sub_ln147_fu_1240_p2;
    select_ln118_fu_1046_p3 <= 
        select_ln139_4_fu_1038_p3 when (tmp_31_fu_882_p3(0) = '1') else 
        add_ln118_fu_1022_p2;
    select_ln139_1_fu_794_p3 <= 
        sub_ln142_fu_788_p2 when (tmp_28_fu_780_p3(0) = '1') else 
        add_ln506_fu_748_p2;
    select_ln139_2_fu_858_p3 <= 
        sub_ln142_1_fu_852_p2 when (tmp_30_fu_844_p3(0) = '1') else 
        add_ln506_1_fu_812_p2;
    select_ln139_4_fu_1038_p3 <= 
        sub_ln118_fu_1028_p2 when (tmp_32_fu_890_p3(0) = '1') else 
        trunc_ln118_fu_1034_p1;
    select_ln139_5_fu_1076_p3 <= 
        sub_ln118_1_fu_1066_p2 when (tmp_34_fu_916_p3(0) = '1') else 
        trunc_ln118_2_fu_1072_p1;
    select_ln139_6_fu_1114_p3 <= 
        sub_ln118_2_fu_1104_p2 when (tmp_36_fu_942_p3(0) = '1') else 
        trunc_ln118_3_fu_1110_p1;
    select_ln139_fu_1218_p3 <= 
        sub_ln142_2_fu_1212_p2 when (tmp_39_fu_1204_p3(0) = '1') else 
        ImagLoc_x_fu_1168_p2;
    select_ln340_fu_2617_p3 <= 
        ap_const_lv8_FF when (xor_ln785_fu_2599_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln507_1_fu_974_p3 <= 
        add_ln507_fu_968_p2 when (and_ln118_1_fu_774_p2(0) = '1') else 
        select_ln507_fu_960_p3;
    select_ln507_2_fu_994_p3 <= 
        trunc_ln147_1_fu_872_p1 when (icmp_ln144_2_fu_866_p2(0) = '1') else 
        sub_ln507_1_fu_988_p2;
    select_ln507_3_fu_1008_p3 <= 
        add_ln507_1_fu_1002_p2 when (and_ln118_2_fu_838_p2(0) = '1') else 
        select_ln507_2_fu_994_p3;
    select_ln507_fu_960_p3 <= 
        trunc_ln147_fu_808_p1 when (icmp_ln144_1_fu_802_p2(0) = '1') else 
        sub_ln507_fu_954_p2;
        sext_ln1116_1_fu_2511_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln703_5_reg_3100),15));

        sext_ln1116_fu_1746_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1118_fu_1740_p2),12));

        sext_ln1118_10_fu_654_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_3_V_0_read),11));

        sext_ln1118_11_fu_658_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_3_V_1_read),13));

        sext_ln1118_12_fu_670_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_4_V_0_read),10));

        sext_ln1118_13_fu_674_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_4_V_1_read),12));

        sext_ln1118_1_fu_610_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_0_V_2_read),12));

        sext_ln1118_2_fu_614_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_0_V_3_read),11));

        sext_ln1118_3_fu_618_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_0_V_4_read),10));

        sext_ln1118_4_fu_622_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_1_V_0_read),11));

        sext_ln1118_5_fu_626_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_1_V_2_read),13));

        sext_ln1118_6_fu_630_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_1_V_3_read),13));

        sext_ln1118_7_fu_634_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_1_V_4_read),12));

        sext_ln1118_8_fu_638_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_2_V_0_read),13));

        sext_ln1118_9_fu_642_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_2_V_1_read),14));

        sext_ln1118_fu_606_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_0_V_1_read),11));

        sext_ln139_1_fu_1230_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln139_fu_1218_p3),13));

        sext_ln139_fu_1226_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln139_fu_1218_p3),14));

        sext_ln144_fu_1284_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_fu_1276_p3),32));

        sext_ln451_fu_1174_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ImagLoc_x_fu_1168_p2),13));

        sext_ln703_10_fu_1926_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_5_fu_1921_p2),14));

        sext_ln703_11_fu_1943_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_6_fu_1938_p2),14));

        sext_ln703_12_fu_2514_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln703_6_reg_3105),15));

        sext_ln703_13_fu_2523_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_9_reg_3110),15));

        sext_ln703_14_fu_2532_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln703_8_fu_2526_p2),16));

        sext_ln703_15_fu_2536_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln703_9_reg_3115),16));

        sext_ln703_16_fu_2041_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_12_fu_2036_p2),12));

        sext_ln703_17_fu_2058_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_13_fu_2053_p2),14));

        sext_ln703_18_fu_2132_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_17_fu_2127_p2),13));

        sext_ln703_19_fu_2545_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln703_11_reg_3120),16));

        sext_ln703_1_fu_1777_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln703_fu_1771_p2),13));

        sext_ln703_20_fu_2204_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln703_17_fu_2198_p2),14));

        sext_ln703_21_fu_2220_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln703_19_fu_2214_p2),12));

        sext_ln703_22_fu_2230_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln703_20_fu_2224_p2),14));

        sext_ln703_23_fu_2563_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln703_21_reg_3130),16));

        sext_ln703_2_fu_1790_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_1_fu_1785_p2),13));

        sext_ln703_3_fu_1804_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln703_1_fu_1798_p2),14));

        sext_ln703_4_fu_1817_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_2_fu_1812_p2),13));

        sext_ln703_5_fu_1834_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_3_fu_1829_p2),12));

        sext_ln703_6_fu_1851_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_4_fu_1846_p2),12));

        sext_ln703_7_fu_1877_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1118_1_fu_1871_p2),14));

        sext_ln703_8_fu_1897_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln703_3_fu_1891_p2),13));

        sext_ln703_9_fu_1907_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln703_4_fu_1901_p2),14));

        sext_ln703_fu_1759_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_fu_1754_p2),12));

    shl_ln1118_1_fu_2079_p3 <= (src_kernel_win_0_va_21_fu_218 & ap_const_lv3_0);
    shl_ln703_fu_2091_p2 <= std_logic_vector(shift_left(unsigned(src_kernel_win_0_va_21_fu_218),to_integer(unsigned('0' & ap_const_lv8_3(8-1 downto 0)))));
    src_kernel_win_0_va_37_fu_1584_p3 <= 
        tmp_9_fu_1569_p7 when (icmp_ln899_1_reg_3005(0) = '1') else 
        col_buf_0_val_0_0_fu_1377_p3;
    src_kernel_win_0_va_38_fu_1606_p3 <= 
        tmp_10_fu_1591_p7 when (icmp_ln899_1_reg_3005(0) = '1') else 
        col_buf_0_val_1_0_fu_1400_p3;
    src_kernel_win_0_va_39_fu_1628_p3 <= 
        tmp_11_fu_1613_p7 when (icmp_ln899_1_reg_3005(0) = '1') else 
        col_buf_0_val_2_0_fu_1423_p3;
    src_kernel_win_0_va_40_fu_1650_p3 <= 
        tmp_12_fu_1635_p7 when (icmp_ln899_1_reg_3005(0) = '1') else 
        col_buf_0_val_3_0_fu_1446_p3;
    src_kernel_win_0_va_41_fu_1672_p3 <= 
        tmp_13_fu_1657_p7 when (icmp_ln899_1_reg_3005(0) = '1') else 
        col_buf_0_val_4_0_fu_1469_p3;
    sub_ln1118_1_fu_1871_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln1118_28_fu_1867_p1));
    sub_ln1118_fu_1740_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln1118_fu_1736_p1));
    sub_ln118_1_fu_1066_p2 <= std_logic_vector(signed(ap_const_lv3_4) - signed(trunc_ln142_2_fu_924_p1));
    sub_ln118_2_fu_1104_p2 <= std_logic_vector(signed(ap_const_lv3_5) - signed(trunc_ln142_3_fu_950_p1));
    sub_ln118_fu_1028_p2 <= std_logic_vector(unsigned(ap_const_lv3_3) - unsigned(trunc_ln142_fu_898_p1));
    sub_ln142_1_fu_852_p2 <= std_logic_vector(unsigned(ap_const_lv12_2) - unsigned(zext_ln443_fu_686_p1));
    sub_ln142_2_fu_1212_p2 <= std_logic_vector(unsigned(ap_const_lv12_2) - unsigned(zext_ln444_fu_1136_p1));
    sub_ln142_fu_788_p2 <= std_logic_vector(unsigned(ap_const_lv12_1) - unsigned(zext_ln443_fu_686_p1));
    sub_ln147_fu_1240_p2 <= std_logic_vector(unsigned(ap_const_lv13_EFE) - unsigned(sext_ln139_1_fu_1230_p1));
    sub_ln507_1_fu_988_p2 <= std_logic_vector(signed(ap_const_lv3_6) - signed(trunc_ln147_1_fu_872_p1));
    sub_ln507_fu_954_p2 <= std_logic_vector(signed(ap_const_lv3_6) - signed(trunc_ln147_fu_808_p1));
    tmp_14_fu_2589_p4 <= p_Val2_s_fu_2566_p2(15 downto 8);
    tmp_15_fu_1859_p3 <= (src_kernel_win_0_va_31_fu_258 & ap_const_lv3_0);
    tmp_28_fu_780_p3 <= add_ln506_fu_748_p2(11 downto 11);
    tmp_29_fu_818_p3 <= add_ln506_1_fu_812_p2(11 downto 11);
    tmp_30_fu_844_p3 <= add_ln506_1_fu_812_p2(11 downto 11);
    tmp_31_fu_882_p3 <= add_ln506_2_fu_876_p2(11 downto 11);
    tmp_32_fu_890_p3 <= add_ln506_2_fu_876_p2(11 downto 11);
    tmp_33_fu_908_p3 <= add_ln506_3_fu_902_p2(11 downto 11);
    tmp_34_fu_916_p3 <= add_ln506_3_fu_902_p2(11 downto 11);
    tmp_35_fu_934_p3 <= add_ln506_4_fu_928_p2(11 downto 11);
    tmp_36_fu_942_p3 <= add_ln506_4_fu_928_p2(11 downto 11);
    tmp_37_fu_1152_p4 <= t_V_2_reg_595(10 downto 2);
    tmp_38_fu_1178_p3 <= ImagLoc_x_fu_1168_p2(11 downto 11);
    tmp_39_fu_1204_p3 <= ImagLoc_x_fu_1168_p2(11 downto 11);
    tmp_fu_754_p3 <= add_ln506_fu_748_p2(11 downto 11);
    trunc_ln118_2_fu_1072_p1 <= add_ln506_3_fu_902_p2(3 - 1 downto 0);
    trunc_ln118_3_fu_1110_p1 <= add_ln506_4_fu_928_p2(3 - 1 downto 0);
    trunc_ln118_fu_1034_p1 <= add_ln506_2_fu_876_p2(3 - 1 downto 0);
    trunc_ln142_2_fu_924_p1 <= t_V_reg_584(3 - 1 downto 0);
    trunc_ln142_3_fu_950_p1 <= t_V_reg_584(3 - 1 downto 0);
    trunc_ln142_fu_898_p1 <= t_V_reg_584(3 - 1 downto 0);
    trunc_ln147_1_fu_872_p1 <= select_ln139_2_fu_858_p3(3 - 1 downto 0);
    trunc_ln147_fu_808_p1 <= select_ln139_1_fu_794_p3(3 - 1 downto 0);
    trunc_ln458_fu_1288_p1 <= x_fu_1276_p3(3 - 1 downto 0);
    trunc_ln506_fu_744_p1 <= t_V_reg_584(3 - 1 downto 0);
    trunc_ln703_10_fu_1979_p1 <= mul_ln1118_8_fu_1974_p2(12 - 1 downto 0);
    trunc_ln703_11_fu_1983_p1 <= mul_ln1118_8_fu_1974_p2(8 - 1 downto 0);
    trunc_ln703_12_fu_1996_p1 <= mul_ln1118_9_fu_1991_p2(8 - 1 downto 0);
    trunc_ln703_13_fu_2015_p1 <= mul_ln1118_10_fu_2010_p2(8 - 1 downto 0);
    trunc_ln703_14_fu_2028_p1 <= mul_ln1118_11_fu_2023_p2(8 - 1 downto 0);
    trunc_ln703_15_fu_2045_p1 <= mul_ln1118_12_fu_2036_p2(8 - 1 downto 0);
    trunc_ln703_16_fu_2062_p1 <= mul_ln1118_13_fu_2053_p2(8 - 1 downto 0);
    trunc_ln703_17_fu_2075_p1 <= mul_ln1118_14_fu_2070_p2(8 - 1 downto 0);
    trunc_ln703_18_fu_2106_p1 <= mul_ln1118_15_fu_2101_p2(8 - 1 downto 0);
    trunc_ln703_19_fu_2119_p1 <= mul_ln1118_16_fu_2114_p2(8 - 1 downto 0);
    trunc_ln703_1_fu_1767_p1 <= mul_ln1118_fu_1754_p2(8 - 1 downto 0);
    trunc_ln703_20_fu_2136_p1 <= mul_ln1118_17_fu_2127_p2(8 - 1 downto 0);
    trunc_ln703_21_fu_2149_p1 <= mul_ln1118_18_fu_2144_p2(8 - 1 downto 0);
    trunc_ln703_22_fu_2162_p1 <= mul_ln1118_19_fu_2157_p2(8 - 1 downto 0);
    trunc_ln703_2_fu_1794_p1 <= mul_ln1118_1_fu_1785_p2(8 - 1 downto 0);
    trunc_ln703_3_fu_1821_p1 <= mul_ln1118_2_fu_1812_p2(8 - 1 downto 0);
    trunc_ln703_4_fu_1838_p1 <= mul_ln1118_3_fu_1829_p2(8 - 1 downto 0);
    trunc_ln703_5_fu_1855_p1 <= mul_ln1118_4_fu_1846_p2(8 - 1 downto 0);
    trunc_ln703_6_fu_1881_p1 <= sub_ln1118_1_fu_1871_p2(8 - 1 downto 0);
    trunc_ln703_7_fu_1930_p1 <= mul_ln1118_5_fu_1921_p2(8 - 1 downto 0);
    trunc_ln703_8_fu_1947_p1 <= mul_ln1118_6_fu_1938_p2(8 - 1 downto 0);
    trunc_ln703_9_fu_1966_p1 <= mul_ln1118_7_fu_1961_p2(8 - 1 downto 0);
    trunc_ln703_fu_1763_p1 <= sub_ln1118_fu_1740_p2(8 - 1 downto 0);
    x_fu_1276_p3 <= 
        sext_ln139_fu_1226_p1 when (and_ln144_fu_1270_p2(0) = '1') else 
        zext_ln118_fu_1254_p1;
    xor_ln118_1_fu_1060_p2 <= (trunc_ln506_fu_744_p1 xor ap_const_lv3_4);
    xor_ln118_6_fu_762_p2 <= (tmp_fu_754_p3 xor ap_const_lv1_1);
    xor_ln118_7_fu_826_p2 <= (tmp_29_fu_818_p3 xor ap_const_lv1_1);
    xor_ln118_8_fu_1186_p2 <= (tmp_38_fu_1178_p3 xor ap_const_lv1_1);
    xor_ln118_9_fu_1258_p2 <= (icmp_ln118_1_fu_1192_p2 xor ap_const_lv1_1);
    xor_ln457_fu_708_p2 <= (icmp_ln887_fu_702_p2 xor ap_const_lv1_1);
    xor_ln493_1_fu_982_p2 <= (select_ln507_1_fu_974_p3 xor ap_const_lv3_7);
    xor_ln493_2_fu_1016_p2 <= (select_ln507_3_fu_1008_p3 xor ap_const_lv3_7);
    xor_ln493_3_fu_1054_p2 <= (select_ln118_fu_1046_p3 xor ap_const_lv3_7);
    xor_ln493_4_fu_1092_p2 <= (select_ln118_1_fu_1084_p3 xor ap_const_lv3_7);
    xor_ln493_5_fu_1130_p2 <= (select_ln118_2_fu_1122_p3 xor ap_const_lv3_7);
    xor_ln493_fu_1356_p2 <= (trunc_ln458_reg_3052 xor ap_const_lv3_7);
    xor_ln785_fu_2599_p2 <= (p_Result_s_fu_2572_p3 xor ap_const_lv1_1);
    zext_ln1118_12_fu_646_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_kernel_val_2_V_3_read),14));
    zext_ln1118_18_fu_650_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_kernel_val_2_V_4_read),13));
    zext_ln1118_24_fu_662_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_kernel_val_3_V_2_read),13));
    zext_ln1118_25_fu_666_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_kernel_val_3_V_4_read),12));
    zext_ln1118_26_fu_678_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_kernel_val_4_V_2_read),12));
    zext_ln1118_27_fu_682_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_kernel_val_4_V_3_read),12));
    zext_ln1118_28_fu_1867_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_fu_1859_p3),12));
    zext_ln1118_29_fu_2087_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1118_1_fu_2079_p3),13));
    zext_ln1118_fu_1736_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_36_fu_278),9));
    zext_ln118_fu_1254_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln118_3_fu_1246_p3),14));
    zext_ln443_fu_686_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_reg_584),12));
    zext_ln444_fu_1136_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_2_reg_595),12));
    zext_ln703_1_fu_2554_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln703_14_reg_3125),16));
    zext_ln703_2_fu_2194_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln703_16_fu_2188_p2),13));
    zext_ln703_fu_2166_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_37_fu_1584_p3),10));
    zext_ln835_fu_1297_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln144_fu_1284_p1),64));
end behav;
