# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../exercise_1_proto.srcs/sources_1/new/timer.vhd" \
"../../../../exercise_1_proto.srcs/sim_1/new/timer_tb.vhd" \

# Do not sort compile order
nosort
