#
# OPTION COMMAND FILE created by Cadence Quantus Extraction Version 21.2.2-p045 from CCL
#
capacitance \
	 -decoupling_factor 1.0 \
	 -ground_net "Vss"
device_reduction \
	 -m_factor infinite
extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -array_vias_spacing "auto" \
	 -macro_cells_type "default" \
	 -max_fracture_length infinite \
	 -max_fracture_length_unit "MICRONS" \
	 -max_via_array_size \
		"auto" \
	 -net_name_space "LAYOUT"
filter_res \
	 -merge_parallel_res false \
	 -min_res 0.001
input_db -type assura \
	 -design_cell_name "VCO_sch1 layout PD" \
	 -directory_name "/home/vlsi/Desktop/PLL_NEW" \
	 -format "DFII" \
	 -hierarchy_delimiter "/" \
	 -library_definitions_file "/home/vlsi/Desktop/PLL_NEW/cds.lib" \
	 -run_name "lvs"
log_file \
	 -file_name "/home/vlsi/Desktop/PLL_NEW/qrc.lvs.log"
output_db -type spice \
	 -device_finger_delimiter "@" \
	 -hierarchy_delimiter "/" \
	 -include_cap_model "false" \
	 -include_parasitic_cap_model "comment" \
	 -include_parasitic_res_model "comment" \
	 -include_parasitic_res_width true \
	 -include_res_model "false" \
	 -sub_node_char "#"
output_setup \
	 -directory_name "/home/vlsi/Desktop/PLL_NEW" \
	 -file_name "/home/vlsi/Desktop/PLL_NEW/lvs.sp" \
	 -net_name_space "SCHEMATIC" \
	 -temporary_directory_name "lvs"
process_technology \
	 -technology_corner \
		"rcx_typical" \
	 -technology_library_file "/home/install/FOUNDRY/analog/45nm/assura_tech.lib" \
	 -technology_name "gpdk045_av" \
	 -temperature \
		"25.0"


