#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Mar 17 10:17:53 2017
# Process ID: 5692
# Current directory: C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.runs/ex4_FirstBlock_wrapper_0_0_synth_1
# Command line: vivado.exe -log ex4_FirstBlock_wrapper_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ex4_FirstBlock_wrapper_0_0.tcl
# Log file: C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.runs/ex4_FirstBlock_wrapper_0_0_synth_1/ex4_FirstBlock_wrapper_0_0.vds
# Journal file: C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.runs/ex4_FirstBlock_wrapper_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source ex4_FirstBlock_wrapper_0_0.tcl -notrace
Command: synth_design -top ex4_FirstBlock_wrapper_0_0 -part xc7a100tcsg324-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8544 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 293.125 ; gain = 82.941
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ex4_FirstBlock_wrapper_0_0' [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/synth/ex4_FirstBlock_wrapper_0_0.vhd:66]
INFO: [Synth 8-3491] module 'FirstBlock_wrapper' declared at 'c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ipshared/c445/sources_1/bd/FirstBlock/hdl/FirstBlock_wrapper.vhd:14' bound to instance 'U0' of component 'FirstBlock_wrapper' [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/synth/ex4_FirstBlock_wrapper_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'FirstBlock_wrapper' [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ipshared/c445/sources_1/bd/FirstBlock/hdl/FirstBlock_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'FirstBlock' declared at 'c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ipshared/c445/sources_1/bd/FirstBlock/hdl/FirstBlock.vhd:14' bound to instance 'FirstBlock_i' of component 'FirstBlock' [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ipshared/c445/sources_1/bd/FirstBlock/hdl/FirstBlock_wrapper.vhd:35]
INFO: [Synth 8-638] synthesizing module 'FirstBlock' [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ipshared/c445/sources_1/bd/FirstBlock/hdl/FirstBlock.vhd:28]
INFO: [Synth 8-3491] module 'FirstBlock_BinToBCD16_0_0' declared at 'c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/sources_1/bd/FirstBlock/ip/FirstBlock_BinToBCD16_0_0/synth/FirstBlock_BinToBCD16_0_0.vhd:56' bound to instance 'BinToBCD16_0' of component 'FirstBlock_BinToBCD16_0_0' [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ipshared/c445/sources_1/bd/FirstBlock/hdl/FirstBlock.vhd:87]
INFO: [Synth 8-638] synthesizing module 'FirstBlock_BinToBCD16_0_0' [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/sources_1/bd/FirstBlock/ip/FirstBlock_BinToBCD16_0_0/synth/FirstBlock_BinToBCD16_0_0.vhd:71]
	Parameter size_of_data_to_convert bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'BinToBCD16' declared at 'c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/sources_1/bd/FirstBlock/ipshared/3dd5/Binary_to_BCD16.vhd:6' bound to instance 'U0' of component 'BinToBCD16' [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/sources_1/bd/FirstBlock/ip/FirstBlock_BinToBCD16_0_0/synth/FirstBlock_BinToBCD16_0_0.vhd:99]
INFO: [Synth 8-638] synthesizing module 'BinToBCD16' [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/sources_1/bd/FirstBlock/ipshared/3dd5/Binary_to_BCD16.vhd:19]
	Parameter size_of_data_to_convert bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinToBCD16' (1#1) [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/sources_1/bd/FirstBlock/ipshared/3dd5/Binary_to_BCD16.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'FirstBlock_BinToBCD16_0_0' (2#1) [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/sources_1/bd/FirstBlock/ip/FirstBlock_BinToBCD16_0_0/synth/FirstBlock_BinToBCD16_0_0.vhd:71]
INFO: [Synth 8-3491] module 'FirstBlock_EightDispControl_0_0' declared at 'c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/sources_1/bd/FirstBlock/ip/FirstBlock_EightDispControl_0_0/synth/FirstBlock_EightDispControl_0_0.vhd:56' bound to instance 'EightDispControl_0' of component 'FirstBlock_EightDispControl_0_0' [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ipshared/c445/sources_1/bd/FirstBlock/hdl/FirstBlock.vhd:100]
INFO: [Synth 8-638] synthesizing module 'FirstBlock_EightDispControl_0_0' [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/sources_1/bd/FirstBlock/ip/FirstBlock_EightDispControl_0_0/synth/FirstBlock_EightDispControl_0_0.vhd:72]
INFO: [Synth 8-3491] module 'EightDispControl' declared at 'c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/sources_1/bd/FirstBlock/ipshared/1eec/disp.vhd:2' bound to instance 'U0' of component 'EightDispControl' [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/sources_1/bd/FirstBlock/ip/FirstBlock_EightDispControl_0_0/synth/FirstBlock_EightDispControl_0_0.vhd:97]
INFO: [Synth 8-638] synthesizing module 'EightDispControl' [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/sources_1/bd/FirstBlock/ipshared/1eec/disp.vhd:11]
INFO: [Synth 8-638] synthesizing module 'segment_decoder' [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/sources_1/bd/FirstBlock/ipshared/1eec/segment_decoder.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'segment_decoder' (3#1) [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/sources_1/bd/FirstBlock/ipshared/1eec/segment_decoder.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'EightDispControl' (4#1) [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/sources_1/bd/FirstBlock/ipshared/1eec/disp.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'FirstBlock_EightDispControl_0_0' (5#1) [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/sources_1/bd/FirstBlock/ip/FirstBlock_EightDispControl_0_0/synth/FirstBlock_EightDispControl_0_0.vhd:72]
INFO: [Synth 8-3491] module 'FirstBlock_xlconstant_0_0' declared at 'c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/sources_1/bd/FirstBlock/ip/FirstBlock_xlconstant_0_0/sim/FirstBlock_xlconstant_0_0.vhd:29' bound to instance 'xlconstant_0' of component 'FirstBlock_xlconstant_0_0' [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ipshared/c445/sources_1/bd/FirstBlock/hdl/FirstBlock.vhd:114]
INFO: [Synth 8-638] synthesizing module 'FirstBlock_xlconstant_0_0' [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/sources_1/bd/FirstBlock/ip/FirstBlock_xlconstant_0_0/sim/FirstBlock_xlconstant_0_0.vhd:35]
	Parameter CONST_VAL bound to: 4'b0000 
	Parameter CONST_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'xlconstant' declared at 'c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/sources_1/bd/FirstBlock/ipshared/e147/xlconstant.vhd:27' bound to instance 'U0' of component 'xlconstant' [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/sources_1/bd/FirstBlock/ip/FirstBlock_xlconstant_0_0/sim/FirstBlock_xlconstant_0_0.vhd:49]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/sources_1/bd/FirstBlock/ipshared/e147/xlconstant.vhd:36]
	Parameter CONST_VAL bound to: 4'b0000 
	Parameter CONST_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (6#1) [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/sources_1/bd/FirstBlock/ipshared/e147/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'FirstBlock_xlconstant_0_0' (7#1) [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/sources_1/bd/FirstBlock/ip/FirstBlock_xlconstant_0_0/sim/FirstBlock_xlconstant_0_0.vhd:35]
INFO: [Synth 8-3491] module 'FirstBlock_xlconstant_1_0' declared at 'c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/sources_1/bd/FirstBlock/ip/FirstBlock_xlconstant_1_0/sim/FirstBlock_xlconstant_1_0.vhd:29' bound to instance 'xlconstant_1' of component 'FirstBlock_xlconstant_1_0' [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ipshared/c445/sources_1/bd/FirstBlock/hdl/FirstBlock.vhd:118]
INFO: [Synth 8-638] synthesizing module 'FirstBlock_xlconstant_1_0' [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/sources_1/bd/FirstBlock/ip/FirstBlock_xlconstant_1_0/sim/FirstBlock_xlconstant_1_0.vhd:35]
	Parameter CONST_VAL bound to: 1'b1 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'xlconstant' declared at 'c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/sources_1/bd/FirstBlock/ipshared/e147/xlconstant.vhd:27' bound to instance 'U0' of component 'xlconstant' [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/sources_1/bd/FirstBlock/ip/FirstBlock_xlconstant_1_0/sim/FirstBlock_xlconstant_1_0.vhd:49]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized1' [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/sources_1/bd/FirstBlock/ipshared/e147/xlconstant.vhd:36]
	Parameter CONST_VAL bound to: 1'b1 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized1' (7#1) [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/sources_1/bd/FirstBlock/ipshared/e147/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'FirstBlock_xlconstant_1_0' (8#1) [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/sources_1/bd/FirstBlock/ip/FirstBlock_xlconstant_1_0/sim/FirstBlock_xlconstant_1_0.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'FirstBlock' (9#1) [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ipshared/c445/sources_1/bd/FirstBlock/hdl/FirstBlock.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'FirstBlock_wrapper' (10#1) [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ipshared/c445/sources_1/bd/FirstBlock/hdl/FirstBlock_wrapper.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ex4_FirstBlock_wrapper_0_0' (11#1) [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/synth/ex4_FirstBlock_wrapper_0_0.vhd:66]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 330.387 ; gain = 120.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 330.387 ; gain = 120.203
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/sources_1/bd/FirstBlock/FirstBlock_ooc.xdc] for cell 'U0/FirstBlock_i'
Finished Parsing XDC File [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/sources_1/bd/FirstBlock/FirstBlock_ooc.xdc] for cell 'U0/FirstBlock_i'
Parsing XDC File [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/constrs_1/imports/Aula1_2017/Nexys4_Master.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/constrs_1/imports/Aula1_2017/Nexys4_Master.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/constrs_1/imports/Aula1_2017/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ex4_FirstBlock_wrapper_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ex4_FirstBlock_wrapper_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.runs/ex4_FirstBlock_wrapper_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.runs/ex4_FirstBlock_wrapper_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 639.801 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 639.801 ; gain = 429.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 639.801 ; gain = 429.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/FirstBlock_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/FirstBlock_i/BinToBCD16_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/FirstBlock_i/EightDispControl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/FirstBlock_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/FirstBlock_i/xlconstant_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 639.801 ; gain = 429.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 639.801 ; gain = 429.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BinToBCD16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module EightDispControl 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 639.801 ; gain = 429.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 639.801 ; gain = 429.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 639.801 ; gain = 429.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 639.801 ; gain = 429.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 639.801 ; gain = 429.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 639.801 ; gain = 429.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 639.801 ; gain = 429.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 639.801 ; gain = 429.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 639.801 ; gain = 429.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 639.801 ; gain = 429.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |    19|
|3     |LUT2   |     7|
|4     |LUT3   |    26|
|5     |LUT4   |     9|
|6     |LUT5   |     3|
|7     |LUT6   |    32|
|8     |MUXF7  |     4|
|9     |FDRE   |    80|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+--------------------------------+------+
|      |Instance                 |Module                          |Cells |
+------+-------------------------+--------------------------------+------+
|1     |top                      |                                |   185|
|2     |  U0                     |FirstBlock_wrapper              |   185|
|3     |    FirstBlock_i         |FirstBlock                      |   185|
|4     |      BinToBCD16_0       |FirstBlock_BinToBCD16_0_0       |   119|
|5     |        U0               |BinToBCD16                      |   119|
|6     |      EightDispControl_0 |FirstBlock_EightDispControl_0_0 |    66|
|7     |        U0               |EightDispControl                |    66|
|8     |      xlconstant_0       |FirstBlock_xlconstant_0_0       |     0|
|9     |      xlconstant_1       |FirstBlock_xlconstant_1_0       |     0|
+------+-------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 639.801 ; gain = 429.617
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 639.801 ; gain = 115.074
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 639.801 ; gain = 429.617
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/sources_1/bd/FirstBlock/FirstBlock_ooc.xdc] for cell 'U0/FirstBlock_i'
Finished Parsing XDC File [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/sources_1/bd/FirstBlock/FirstBlock_ooc.xdc] for cell 'U0/FirstBlock_i'
Parsing XDC File [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/constrs_1/imports/Aula1_2017/Nexys4_Master.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_FirstBlock_wrapper_0_0/constrs_1/imports/Aula1_2017/Nexys4_Master.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 639.801 ; gain = 424.488
INFO: [Common 17-1381] The checkpoint 'C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.runs/ex4_FirstBlock_wrapper_0_0_synth_1/ex4_FirstBlock_wrapper_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex4/ex4.runs/ex4_FirstBlock_wrapper_0_0_synth_1/ex4_FirstBlock_wrapper_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 639.801 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 17 10:18:26 2017...
