# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Wno-fatal -O3 --cc /home/varun/coding/projects/openpower/litex/litex/litex/soc/cores/cpu/microwatt/microwatt.v --cc /home/varun/coding/projects/openpower/openpower_x/microwatt_sim/build/sim/gateware/sim.v --top-module sim --exe -DPRINTF_COND=0 sim_init.cpp /home/varun/coding/projects/openpower/litex/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o --top-module sim -CFLAGS -Wall -O3 -ggdb   -I/home/varun/coding/projects/openpower/litex/litex/litex/build/sim/core -LDFLAGS -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent --trace --unroll-count 256 --output-split 5000 --output-split-cfuncs 500 --output-split-ctrace 500 -Wno-BLKANDNBLK -Wno-WIDTH"
S    879596 14618945  1624977778   313950526  1624977778   313950526 "/home/varun/coding/projects/openpower/litex/litex/litex/soc/cores/cpu/microwatt/microwatt.v"
S     65860 14642606  1624977782   654002157  1624977782   654002157 "/home/varun/coding/projects/openpower/openpower_x/microwatt_sim/build/sim/gateware/sim.v"
S   7484256 12874707  1624794244   895859668  1581264640           0 "/usr/bin/verilator_bin"
T    154675 14642648  1624977790   142090990  1624977790   142090990 "obj_dir/Vsim.cpp"
T    416760 14642647  1624977790   142090990  1624977790   142090990 "obj_dir/Vsim.h"
T      2262 14642733  1624977790   462094779  1624977790   462094779 "obj_dir/Vsim.mk"
T    134962 14642649  1624977790   146091038  1624977790   146091038 "obj_dir/Vsim__1.cpp"
T    185256 14642658  1624977790   174091369  1624977790   174091369 "obj_dir/Vsim__10.cpp"
T    160298 14642710  1624977790   366093643  1624977790   366093643 "obj_dir/Vsim__10__Slow.cpp"
T    249155 14642659  1624977790   178091417  1624977790   178091417 "obj_dir/Vsim__11.cpp"
T    169430 14642711  1624977790   370093690  1624977790   370093690 "obj_dir/Vsim__11__Slow.cpp"
T    266037 14642660  1624977790   182091464  1624977790   182091464 "obj_dir/Vsim__12.cpp"
T    151572 14642712  1624977790   374093737  1624977790   374093737 "obj_dir/Vsim__12__Slow.cpp"
T    227175 14642661  1624977790   186091511  1624977790   186091511 "obj_dir/Vsim__13.cpp"
T    190241 14642713  1624977790   378093784  1624977790   378093784 "obj_dir/Vsim__13__Slow.cpp"
T    200499 14642662  1624977790   190091559  1624977790   190091559 "obj_dir/Vsim__14.cpp"
T    155746 14642714  1624977790   378093784  1624977790   378093784 "obj_dir/Vsim__14__Slow.cpp"
T    183121 14642663  1624977790   194091606  1624977790   194091606 "obj_dir/Vsim__15.cpp"
T    249570 14642715  1624977790   382093832  1624977790   382093832 "obj_dir/Vsim__15__Slow.cpp"
T    237622 14642664  1624977790   198091653  1624977790   198091653 "obj_dir/Vsim__16.cpp"
T    909567 14642716  1624977790   398094022  1624977790   398094022 "obj_dir/Vsim__16__Slow.cpp"
T    293669 14642665  1624977790   202091701  1624977790   202091701 "obj_dir/Vsim__17.cpp"
T    193529 14642717  1624977790   402094069  1624977790   402094069 "obj_dir/Vsim__17__Slow.cpp"
T    202217 14642666  1624977790   202091701  1624977790   202091701 "obj_dir/Vsim__18.cpp"
T    205570 14642718  1624977790   406094116  1624977790   406094116 "obj_dir/Vsim__18__Slow.cpp"
T    185421 14642667  1624977790   206091748  1624977790   206091748 "obj_dir/Vsim__19.cpp"
T    780187 14642719  1624977790   418094258  1624977790   418094258 "obj_dir/Vsim__19__Slow.cpp"
T    138548 14642701  1624977790   338093311  1624977790   338093311 "obj_dir/Vsim__1__Slow.cpp"
T    161342 14642650  1624977790   150091085  1624977790   150091085 "obj_dir/Vsim__2.cpp"
T    278271 14642668  1624977790   210091795  1624977790   210091795 "obj_dir/Vsim__20.cpp"
T    221690 14642720  1624977790   422094305  1624977790   422094305 "obj_dir/Vsim__20__Slow.cpp"
T    237602 14642669  1624977790   214091843  1624977790   214091843 "obj_dir/Vsim__21.cpp"
T    353807 14642721  1624977790   426094353  1624977790   426094353 "obj_dir/Vsim__21__Slow.cpp"
T    260712 14642670  1624977790   218091890  1624977790   218091890 "obj_dir/Vsim__22.cpp"
T    165712 14642722  1624977790   430094401  1624977790   430094401 "obj_dir/Vsim__22__Slow.cpp"
T    166027 14642671  1624977790   222091938  1624977790   222091938 "obj_dir/Vsim__23.cpp"
T    167047 14642723  1624977790   434094448  1624977790   434094448 "obj_dir/Vsim__23__Slow.cpp"
T    172458 14642672  1624977790   222091938  1624977790   222091938 "obj_dir/Vsim__24.cpp"
T    255425 14642724  1624977790   438094495  1624977790   438094495 "obj_dir/Vsim__24__Slow.cpp"
T    188268 14642673  1624977790   226091985  1624977790   226091985 "obj_dir/Vsim__25.cpp"
T    171909 14642725  1624977790   438094495  1624977790   438094495 "obj_dir/Vsim__25__Slow.cpp"
T    164985 14642674  1624977790   230092032  1624977790   230092032 "obj_dir/Vsim__26.cpp"
T    202679 14642726  1624977790   442094542  1624977790   442094542 "obj_dir/Vsim__26__Slow.cpp"
T    174564 14642675  1624977790   230092032  1624977790   230092032 "obj_dir/Vsim__27.cpp"
T    192611 14642727  1624977790   446094590  1624977790   446094590 "obj_dir/Vsim__27__Slow.cpp"
T    156893 14642676  1624977790   234092080  1624977790   234092080 "obj_dir/Vsim__28.cpp"
T    231542 14642728  1624977790   450094637  1624977790   450094637 "obj_dir/Vsim__28__Slow.cpp"
T    172477 14642677  1624977790   238092127  1624977790   238092127 "obj_dir/Vsim__29.cpp"
T    328473 14642729  1624977790   454094684  1624977790   454094684 "obj_dir/Vsim__29__Slow.cpp"
T    164039 14642702  1624977790   342093358  1624977790   342093358 "obj_dir/Vsim__2__Slow.cpp"
T    198946 14642651  1624977790   154091132  1624977790   154091132 "obj_dir/Vsim__3.cpp"
T    194882 14642678  1624977790   242092174  1624977790   242092174 "obj_dir/Vsim__30.cpp"
T    180003 14642730  1624977790   458094732  1624977790   458094732 "obj_dir/Vsim__30__Slow.cpp"
T    132589 14642679  1624977790   246092222  1624977790   246092222 "obj_dir/Vsim__31.cpp"
T    230000 14642731  1624977790   462094779  1624977790   462094779 "obj_dir/Vsim__31__Slow.cpp"
T    169427 14642680  1624977790   246092222  1624977790   246092222 "obj_dir/Vsim__32.cpp"
T    177252 14642681  1624977790   250092269  1624977790   250092269 "obj_dir/Vsim__33.cpp"
T    162592 14642682  1624977790   254092316  1624977790   254092316 "obj_dir/Vsim__34.cpp"
T    340877 14642683  1624977790   258092363  1624977790   258092363 "obj_dir/Vsim__35.cpp"
T    202834 14642684  1624977790   262092411  1624977790   262092411 "obj_dir/Vsim__36.cpp"
T    983876 14642685  1624977790   274092553  1624977790   274092553 "obj_dir/Vsim__37.cpp"
T    325122 14642686  1624977790   282092648  1624977790   282092648 "obj_dir/Vsim__38.cpp"
T    854055 14642687  1624977790   294092790  1624977790   294092790 "obj_dir/Vsim__39.cpp"
T    155013 14642703  1624977790   346093406  1624977790   346093406 "obj_dir/Vsim__3__Slow.cpp"
T    183116 14642652  1624977790   154091132  1624977790   154091132 "obj_dir/Vsim__4.cpp"
T    188913 14642688  1624977790   298092837  1624977790   298092837 "obj_dir/Vsim__40.cpp"
T    234745 14642689  1624977790   302092885  1624977790   302092885 "obj_dir/Vsim__41.cpp"
T    242963 14642690  1624977790   306092932  1624977790   306092932 "obj_dir/Vsim__42.cpp"
T    257371 14642691  1624977790   306092932  1624977790   306092932 "obj_dir/Vsim__43.cpp"
T    210002 14642692  1624977790   310092980  1624977790   310092980 "obj_dir/Vsim__44.cpp"
T    190143 14642693  1624977790   314093027  1624977790   314093027 "obj_dir/Vsim__45.cpp"
T    319625 14642694  1624977790   318093074  1624977790   318093074 "obj_dir/Vsim__46.cpp"
T    163198 14642695  1624977790   322093122  1624977790   322093122 "obj_dir/Vsim__47.cpp"
T    142915 14642696  1624977790   326093169  1624977790   326093169 "obj_dir/Vsim__48.cpp"
T    251758 14642697  1624977790   326093169  1624977790   326093169 "obj_dir/Vsim__49.cpp"
T    179577 14642704  1624977790   346093406  1624977790   346093406 "obj_dir/Vsim__4__Slow.cpp"
T    234002 14642653  1624977790   158091180  1624977790   158091180 "obj_dir/Vsim__5.cpp"
T    289132 14642698  1624977790   330093216  1624977790   330093216 "obj_dir/Vsim__50.cpp"
T     18439 14642699  1624977790   334093264  1624977790   334093264 "obj_dir/Vsim__51.cpp"
T    132559 14642705  1624977790   350093453  1624977790   350093453 "obj_dir/Vsim__5__Slow.cpp"
T    213287 14642654  1624977790   162091227  1624977790   162091227 "obj_dir/Vsim__6.cpp"
T    139637 14642706  1624977790   354093501  1624977790   354093501 "obj_dir/Vsim__6__Slow.cpp"
T    235507 14642655  1624977790   166091274  1624977790   166091274 "obj_dir/Vsim__7.cpp"
T    256507 14642707  1624977790   358093548  1624977790   358093548 "obj_dir/Vsim__7__Slow.cpp"
T    191788 14642656  1624977790   170091322  1624977790   170091322 "obj_dir/Vsim__8.cpp"
T    166441 14642708  1624977790   362093595  1624977790   362093595 "obj_dir/Vsim__8__Slow.cpp"
T    258847 14642657  1624977790   174091369  1624977790   174091369 "obj_dir/Vsim__9.cpp"
T    169884 14642709  1624977790   366093643  1624977790   366093643 "obj_dir/Vsim__9__Slow.cpp"
T    119891 14642700  1624977790   334093264  1624977790   334093264 "obj_dir/Vsim__Slow.cpp"
T       556 14642639  1624977790   106090564  1624977790   106090564 "obj_dir/Vsim__Syms.cpp"
T       947 14642640  1624977790   106090564  1624977790   106090564 "obj_dir/Vsim__Syms.h"
T    164472 14642645  1624977790   126090801  1624977790   126090801 "obj_dir/Vsim__Trace.cpp"
T    179169 14642646  1624977790   130090848  1624977790   130090848 "obj_dir/Vsim__Trace__1.cpp"
T    165980 14642642  1624977790   118090706  1624977790   118090706 "obj_dir/Vsim__Trace__1__Slow.cpp"
T    177101 14642643  1624977790   122090753  1624977790   122090753 "obj_dir/Vsim__Trace__2__Slow.cpp"
T     67234 14642644  1624977790   126090801  1624977790   126090801 "obj_dir/Vsim__Trace__3__Slow.cpp"
T    222075 14642641  1624977790   118090706  1624977790   118090706 "obj_dir/Vsim__Trace__Slow.cpp"
T      2460 14642734  1624977790   462094779  1624977790   462094779 "obj_dir/Vsim__ver.d"
T         0        0  1624977790   462094779  1624977790   462094779 "obj_dir/Vsim__verFiles.dat"
T      2546 14642732  1624977790   462094779  1624977790   462094779 "obj_dir/Vsim_classes.mk"
