#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fe73fc033c0 .scope module, "bsc_testbench" "bsc_testbench" 2 3;
 .timescale 0 0;
P_0x7fe73fc03f50 .param/l "PERIOD" 0 2 11, +C4<00000000000000000000000000001010>;
v0x7fe73fd01990_0 .net "bitProgress", 3 0, L_0x7fe73fd01c90;  1 drivers
v0x7fe73fd01a60_0 .var "clk", 0 0;
v0x7fe73fd01b10_0 .var "enable", 0 0;
v0x7fe73fd01be0_0 .var "rst", 0 0;
S_0x7fe73fc04f40 .scope module, "dut" "bsc" 2 8, 3 6 0, S_0x7fe73fc033c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "bitProgress"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "rst"
L_0x7fe73fd01c90 .functor BUFZ 4, v0x7fe73fd01710_0, C4<0000>, C4<0000>, C4<0000>;
v0x7fe73fc0b570_0 .net "bitProgress", 3 0, L_0x7fe73fd01c90;  alias, 1 drivers
v0x7fe73fd01660_0 .net "clk", 0 0, v0x7fe73fd01a60_0;  1 drivers
v0x7fe73fd01710_0 .var "count", 3 0;
v0x7fe73fd017d0_0 .net "enable", 0 0, v0x7fe73fd01b10_0;  1 drivers
v0x7fe73fd01870_0 .net "rst", 0 0, v0x7fe73fd01be0_0;  1 drivers
E_0x7fe73fc0b210 .event posedge, v0x7fe73fd01660_0;
    .scope S_0x7fe73fc04f40;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fe73fd01710_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x7fe73fc04f40;
T_1 ;
    %wait E_0x7fe73fc0b210;
    %load/vec4 v0x7fe73fd01870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fe73fd01710_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fe73fd017d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fe73fd01710_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fe73fd01710_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fe73fd01710_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fe73fc033c0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe73fd01a60_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fe73fc033c0;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x7fe73fd01a60_0;
    %inv;
    %store/vec4 v0x7fe73fd01a60_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fe73fc033c0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe73fd01be0_0, 0;
    %wait E_0x7fe73fc0b210;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe73fd01be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe73fd01b10_0, 0;
    %wait E_0x7fe73fc0b210;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe73fd01b10_0, 0;
    %wait E_0x7fe73fc0b210;
    %wait E_0x7fe73fc0b210;
    %wait E_0x7fe73fc0b210;
    %wait E_0x7fe73fc0b210;
    %wait E_0x7fe73fc0b210;
    %wait E_0x7fe73fc0b210;
    %wait E_0x7fe73fc0b210;
    %wait E_0x7fe73fc0b210;
    %wait E_0x7fe73fc0b210;
    %wait E_0x7fe73fc0b210;
    %wait E_0x7fe73fc0b210;
    %wait E_0x7fe73fc0b210;
    %wait E_0x7fe73fc0b210;
    %wait E_0x7fe73fc0b210;
    %wait E_0x7fe73fc0b210;
    %wait E_0x7fe73fc0b210;
    %wait E_0x7fe73fc0b210;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe73fd01b10_0, 0;
    %wait E_0x7fe73fc0b210;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe73fd01b10_0, 0;
    %wait E_0x7fe73fc0b210;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe73fd01be0_0, 0;
    %wait E_0x7fe73fc0b210;
    %wait E_0x7fe73fc0b210;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7fe73fc033c0;
T_5 ;
    %vpi_call 2 48 "$dumpfile", "bsc.vcd" {0 0 0};
    %vpi_call 2 49 "$dumpvars" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "bsc_testbench.v";
    "./bsc.v";
