
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000128                       # Number of seconds simulated
sim_ticks                                   128257000                       # Number of ticks simulated
final_tick                                  128257000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 152287                       # Simulator instruction rate (inst/s)
host_op_rate                                   154638                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               18096384                       # Simulator tick rate (ticks/s)
host_mem_usage                                 648204                       # Number of bytes of host memory used
host_seconds                                     7.09                       # Real time elapsed on the host
sim_insts                                     1079320                       # Number of instructions simulated
sim_ops                                       1095982                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          38848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          60224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data           2176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data           1856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             114496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        38848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         48768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         5504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            5504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             607                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             941                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data              34                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              29                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1789                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            86                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 86                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         302891850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         469557217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          25448903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          11476956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          26945898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          16965936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          24949905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          14470945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             892707611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    302891850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     25448903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     26945898                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     24949905                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        380236556                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        42913837                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             42913837                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        42913837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        302891850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        469557217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         25448903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         11476956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         26945898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         16965936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         24949905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         14470945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            935621448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1790                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         86                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1790                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       86                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 111232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    4288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  114560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 5504                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     52                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           14                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               27                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     128248500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1790                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   86                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    395.759717                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   230.350729                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   372.917041                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           89     31.45%     31.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           61     21.55%     53.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           20      7.07%     60.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           15      5.30%     65.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           14      4.95%     70.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           17      6.01%     76.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      2.47%     78.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      2.83%     81.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           52     18.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          283                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            430                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    188.379289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    550.091508                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              1     25.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1     25.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.750000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.702381                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.500000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     75.00%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1     25.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     17058250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                49645750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    8690000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9814.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28564.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       867.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        33.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    893.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     42.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.34                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1453                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      56                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.67                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      68362.74                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1746360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   952875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                11473800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 155520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              8136960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             58782105                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             23340750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              104588370                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            837.779318                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     38280000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       4160000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      82413750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   257040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   140250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1263600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 174960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              8136960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             33494625                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             45514500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               88981935                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            712.846336                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     75538500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       4160000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      45141500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  34190                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            31736                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1447                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               31161                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                  27601                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.575463                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    914                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                14                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  69                       # Number of system calls
system.cpu0.numCycles                          256515                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             60846                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                        383964                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      34190                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             28515                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       161990                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   3003                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                    47404                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  644                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            224341                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.791545                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.942723                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  152472     67.96%     67.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    6189      2.76%     70.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    5238      2.33%     73.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                    5656      2.52%     75.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                    7635      3.40%     78.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    3422      1.53%     80.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    8155      3.64%     84.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   12888      5.74%     89.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   22686     10.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              224341                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.133287                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.496848                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   31065                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               141523                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    14671                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                35889                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  1193                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                1068                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  320                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                377184                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1194                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  1193                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   42818                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                  13319                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          8649                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    38373                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               119989                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                373409                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                   87                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                 79325                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   525                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 35754                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             469615                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              1842138                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups          599592                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps               409316                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   60299                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               145                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           144                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                   174157                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               79452                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              23825                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads             1362                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             462                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                    368613                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                297                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                   329841                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             3462                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          45247                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       196177                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            97                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       224341                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.470266                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.866432                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              56263     25.08%     25.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               6315      2.81%     27.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             161763     72.11%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         224341                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               185359     56.20%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               51311     15.56%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               71683     21.73%     93.49% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              21485      6.51%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                329841                       # Type of FU issued
system.cpu0.iq.rate                          1.285855                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            887429                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           414161                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses       327916                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                329813                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              72                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        10014                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         2718                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           33                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           52                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  1193                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   5971                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                 1190                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts             368919                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              104                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                79452                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               23825                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               134                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    18                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                 1156                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            32                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           622                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          553                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                1175                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts               328977                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                71093                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              864                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            9                       # number of nop insts executed
system.cpu0.iew.exec_refs                       92437                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   26122                       # Number of branches executed
system.cpu0.iew.exec_stores                     21344                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.282486                       # Inst execution rate
system.cpu0.iew.wb_sent                        328144                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                       327944                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                   274785                       # num instructions producing a value
system.cpu0.iew.wb_consumers                   510012                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.278459                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.538781                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          45259                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            200                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             1139                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       217882                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.485497                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.178489                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        95087     43.64%     43.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        47539     21.82%     65.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        44353     20.36%     85.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         9422      4.32%     90.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          547      0.25%     90.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         1255      0.58%     90.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         3318      1.52%     92.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          107      0.05%     92.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        16254      7.46%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       217882                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts              309668                       # Number of instructions committed
system.cpu0.commit.committedOps                323663                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         90545                       # Number of memory references committed
system.cpu0.commit.loads                        69438                       # Number of loads committed
system.cpu0.commit.membars                        119                       # Number of memory barriers committed
system.cpu0.commit.branches                     25414                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                   298780                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 307                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          181889     56.20%     56.20% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          51226     15.83%     72.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     72.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     72.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     72.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     72.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     72.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     72.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.02% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          69438     21.45%     93.48% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         21107      6.52%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           323663                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                16254                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      570224                       # The number of ROB reads
system.cpu0.rob.rob_writes                     744318                       # The number of ROB writes
system.cpu0.timesIdled                            402                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          32174                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                     309668                       # Number of Instructions Simulated
system.cpu0.committedOps                       323663                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.828355                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.828355                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.207212                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.207212                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                  523279                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 272911                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      502                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                  1197652                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  141315                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  93392                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements              138                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          579.916489                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              80277                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              806                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            99.599256                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   579.916489                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.566325                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.566325                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          668                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          347                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          293                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.652344                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           184638                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          184638                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        70468                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          70468                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         9698                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          9698                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            3                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           52                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        80166                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           80166                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        80169                       # number of overall hits
system.cpu0.dcache.overall_hits::total          80169                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          313                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          313                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        11257                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        11257                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        11570                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         11570                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        11570                       # number of overall misses
system.cpu0.dcache.overall_misses::total        11570                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     17477023                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     17477023                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    575788211                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    575788211                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       114750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       114750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    593265234                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    593265234                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    593265234                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    593265234                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        70781                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        70781                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        20955                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        20955                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        91736                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        91736                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        91739                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        91739                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.004422                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004422                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.537199                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.537199                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.126123                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.126123                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.126119                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.126119                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 55837.134185                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 55837.134185                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 51149.348050                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51149.348050                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        57375                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        57375                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 51276.165428                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 51276.165428                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 51276.165428                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 51276.165428                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          992                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    66.133333                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           86                       # number of writebacks
system.cpu0.dcache.writebacks::total               86                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          130                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          130                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        10486                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        10486                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        10616                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10616                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        10616                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10616                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          183                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          183                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          771                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          771                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          954                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          954                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          954                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          954                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     10655248                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     10655248                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     40406507                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     40406507                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       107750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       107750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     51061755                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     51061755                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     51061755                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     51061755                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.036793                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036793                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.010399                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.010399                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.010399                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.010399                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 58225.398907                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 58225.398907                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 52407.920882                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 52407.920882                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        53875                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        53875                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 53523.852201                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 53523.852201                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 53523.852201                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 53523.852201                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              228                       # number of replacements
system.cpu0.icache.tags.tagsinuse          314.855930                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              46621                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              607                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            76.805601                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   314.855930                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.614953                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.614953                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          226                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            95415                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           95415                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        46621                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          46621                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        46621                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           46621                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        46621                       # number of overall hits
system.cpu0.icache.overall_hits::total          46621                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          783                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          783                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          783                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           783                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          783                       # number of overall misses
system.cpu0.icache.overall_misses::total          783                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     43303000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     43303000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     43303000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     43303000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     43303000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     43303000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        47404                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        47404                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        47404                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        47404                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        47404                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        47404                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.016518                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016518                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.016518                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016518                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.016518                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016518                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 55303.959132                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55303.959132                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 55303.959132                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55303.959132                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 55303.959132                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55303.959132                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          191                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.750000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          175                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          175                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          175                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          175                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          175                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          175                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          608                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          608                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          608                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          608                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          608                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          608                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     33384750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     33384750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     33384750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     33384750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     33384750                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     33384750                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.012826                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.012826                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.012826                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.012826                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.012826                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.012826                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 54909.128289                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54909.128289                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 54909.128289                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54909.128289                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 54909.128289                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54909.128289                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  22940                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            22668                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              529                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               21287                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                  20977                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.543712                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    123                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                          142734                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles             40790                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                        303736                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      22940                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             21100                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        98079                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   1103                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                    38965                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   80                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            139428                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.188821                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.096943                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   83985     60.24%     60.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    5735      4.11%     64.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    3422      2.45%     66.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                    5477      3.93%     70.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                    3891      2.79%     73.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    4107      2.95%     76.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    3951      2.83%     79.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   14512     10.41%     89.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   14348     10.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              139428                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.160719                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.127986                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                   14928                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                87247                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     6097                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                30632                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   524                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 118                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                288055                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  101                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   524                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                   23973                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                  10758                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1372                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    27573                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                75228                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                286367                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                   12                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 71431                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   305                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands             384083                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              1411725                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups          470695                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps               346531                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   37544                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                27                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            28                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   144203                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               74464                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               1845                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             1000                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              62                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                    283925                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 54                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                   261214                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             1608                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          26133                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       123236                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            12                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       139428                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.873469                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.469193                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               7642      5.48%      5.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               2358      1.69%      7.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             129428     92.83%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         139428                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               142021     54.37%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               48004     18.38%     72.75% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     72.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     72.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     72.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     72.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     72.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     72.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     72.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     72.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     72.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     72.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     72.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     72.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     72.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     72.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     72.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     72.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     72.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     72.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               69612     26.65%     99.40% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               1577      0.60%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                261214                       # Type of FU issued
system.cpu1.iq.rate                          1.830076                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            663462                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes           310124                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses       259057                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                261214                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              16                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         7072                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          278                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked         1166                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   524                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                   3217                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                   27                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts             283982                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               16                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                74464                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                1845                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                26                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     9                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    4                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            12                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           431                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 509                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts               260759                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                69190                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              453                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                       70764                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   19408                       # Number of branches executed
system.cpu1.iew.exec_stores                      1574                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.826888                       # Inst execution rate
system.cpu1.iew.wb_sent                        259094                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                       259057                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   236449                       # num instructions producing a value
system.cpu1.iew.wb_consumers                   395220                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.814963                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.598272                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          26072                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             42                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              502                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       135808                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.898607                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.444494                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        40979     30.17%     30.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        43102     31.74%     61.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        24994     18.40%     80.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         8483      6.25%     86.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          273      0.20%     86.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         1778      1.31%     88.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6           48      0.04%     88.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          171      0.13%     88.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        15980     11.77%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       135808                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts              256956                       # Number of instructions committed
system.cpu1.commit.committedOps                257846                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         68959                       # Number of memory references committed
system.cpu1.commit.loads                        67392                       # Number of loads committed
system.cpu1.commit.membars                         23                       # Number of memory barriers committed
system.cpu1.commit.branches                     19351                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   238582                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  55                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          140884     54.64%     54.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          48003     18.62%     73.26% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.26% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          67392     26.14%     99.39% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          1567      0.61%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           257846                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                15980                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                      403564                       # The number of ROB reads
system.cpu1.rob.rob_writes                     571521                       # The number of ROB writes
system.cpu1.timesIdled                             42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3306                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      113780                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                     256956                       # Number of Instructions Simulated
system.cpu1.committedOps                       257846                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.555480                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.555480                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.800244                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.800244                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                  428004                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 233684                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   984849                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  114343                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                  70261                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    21                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          149.779557                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              68575                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              328                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           209.070122                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   149.779557                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.146269                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.146269                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          328                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          319                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.320312                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           139468                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          139468                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        67130                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          67130                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         1438                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          1438                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.demand_hits::cpu1.data        68568                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           68568                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        68570                       # number of overall hits
system.cpu1.dcache.overall_hits::total          68570                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          860                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          860                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          121                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          121                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            5                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          981                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           981                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          982                       # number of overall misses
system.cpu1.dcache.overall_misses::total          982                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     16460416                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     16460416                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      2693490                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2693490                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        63500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        63500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        37500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     19153906                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     19153906                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     19153906                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     19153906                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        67990                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        67990                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         1559                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         1559                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        69549                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        69549                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        69552                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        69552                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.012649                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012649                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.077614                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.077614                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.014105                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.014105                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.014119                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.014119                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 19140.018605                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 19140.018605                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 22260.247934                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 22260.247934                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        12700                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        12700                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 19524.878695                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 19524.878695                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 19504.995927                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 19504.995927                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1332                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           12                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              170                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     7.835294                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           12                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          577                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          577                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           63                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           63                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          640                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          640                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          640                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          640                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          283                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          283                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           58                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           58                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          341                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          341                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          342                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          342                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      5680536                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      5680536                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       861755                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       861755                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        51250                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        51250                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        48500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        48500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      6542291                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      6542291                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      6593541                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      6593541                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.004162                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004162                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.037203                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037203                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.004903                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004903                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.004917                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004917                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 20072.565371                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20072.565371                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 14857.844828                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 14857.844828                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data        51250                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        51250                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         9700                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9700                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 19185.604106                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19185.604106                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 19279.359649                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19279.359649                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           24.204141                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              38887                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           762.490196                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    24.204141                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.047274                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.047274                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            77981                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           77981                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        38887                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          38887                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        38887                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           38887                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        38887                       # number of overall hits
system.cpu1.icache.overall_hits::total          38887                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           78                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           78                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           78                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            78                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           78                       # number of overall misses
system.cpu1.icache.overall_misses::total           78                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      4886250                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4886250                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      4886250                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4886250                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      4886250                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4886250                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        38965                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        38965                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        38965                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        38965                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        38965                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        38965                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.002002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.002002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.002002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 62644.230769                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62644.230769                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 62644.230769                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62644.230769                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 62644.230769                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62644.230769                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           69                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           69                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           27                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           27                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           27                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           51                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           51                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           51                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3705500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3705500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3705500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3705500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3705500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3705500                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.001309                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001309                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.001309                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001309                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.001309                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001309                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 72656.862745                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72656.862745                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 72656.862745                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72656.862745                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 72656.862745                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72656.862745                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                  22968                       # Number of BP lookups
system.cpu2.branchPred.condPredicted            22645                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              543                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups               21136                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                  20931                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.030091                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    129                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                          142236                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles             40539                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                        303833                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                      22968                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches             21060                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                        98268                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   1131                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                    38864                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   82                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples            139380                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             2.191735                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.111869                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                   84494     60.62%     60.62% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    5432      3.90%     64.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                    3227      2.32%     66.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                    5321      3.82%     70.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                    4026      2.89%     73.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    3734      2.68%     76.22% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                    4257      3.05%     79.27% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   13793      9.90%     89.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   15096     10.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total              139380                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.161478                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       2.136119                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                   14859                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                87036                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                     6166                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                30781                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   538                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 154                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   31                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                288978                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  101                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   538                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                   24057                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                  10322                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1586                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                    27557                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                75320                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                287077                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                 71559                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                   286                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenamedOperands             384813                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups              1414999                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups          471534                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps               346632                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                   38180                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                30                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            29                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                   145709                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads               74593                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               1999                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              991                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              64                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                    284590                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 57                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                   261159                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             1814                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined          26734                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined       125990                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            15                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples       139380                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.873719                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.469798                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               7692      5.52%      5.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               2217      1.59%      7.11% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             129471     92.89%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total         139380                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu               142079     54.40%     54.40% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               48004     18.38%     72.78% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     72.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     72.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     72.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     72.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     72.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     72.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     72.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     72.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     72.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     72.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     72.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     72.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     72.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     72.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     72.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     72.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     72.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     72.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.78% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead               69479     26.60%     99.39% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               1597      0.61%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                261159                       # Type of FU issued
system.cpu2.iq.rate                          1.836096                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads            663510                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes           311390                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses       259166                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                261159                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              18                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         7186                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          428                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked          984                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   538                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                   3194                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    8                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts             284650                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                74593                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                1999                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                28                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     2                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    3                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             9                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect           435                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           94                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 529                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts               260696                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                69050                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              461                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                       70638                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                   19442                       # Number of branches executed
system.cpu2.iew.exec_stores                      1588                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.832841                       # Inst execution rate
system.cpu2.iew.wb_sent                        259209                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                       259166                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                   236692                       # num instructions producing a value
system.cpu2.iew.wb_consumers                   395873                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.822084                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.597899                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts          26673                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             42                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              516                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples       135684                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.900836                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.444370                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0        40828     30.09%     30.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        43059     31.73%     61.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2        24994     18.42%     80.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         8611      6.35%     86.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          278      0.20%     86.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         1707      1.26%     88.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6           47      0.03%     88.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          176      0.13%     88.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        15984     11.78%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total       135684                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts              257014                       # Number of instructions committed
system.cpu2.commit.committedOps                257913                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                         68978                       # Number of memory references committed
system.cpu2.commit.loads                        67407                       # Number of loads committed
system.cpu2.commit.membars                         24                       # Number of memory barriers committed
system.cpu2.commit.branches                     19365                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                   238636                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  56                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu          140932     54.64%     54.64% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          48003     18.61%     73.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     73.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.26% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead          67407     26.14%     99.39% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          1571      0.61%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total           257913                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                15984                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                      404104                       # The number of ROB reads
system.cpu2.rob.rob_writes                     572933                       # The number of ROB writes
system.cpu2.timesIdled                             36                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2856                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                      114278                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                     257014                       # Number of Instructions Simulated
system.cpu2.committedOps                       257913                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.553417                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.553417                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.806955                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.806955                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                  427800                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 233749                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                   984774                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                  114458                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                  70318                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          148.590946                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              68644                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              326                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           210.564417                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   148.590946                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.145108                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.145108                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          326                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          318                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.318359                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           139562                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          139562                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data        67198                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          67198                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data         1441                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          1441                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data            1                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu2.dcache.demand_hits::cpu2.data        68639                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           68639                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data        68641                       # number of overall hits
system.cpu2.dcache.overall_hits::total          68641                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          837                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          837                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data          123                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          123                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            4                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          960                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           960                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          961                       # number of overall misses
system.cpu2.dcache.overall_misses::total          961                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data     14556968                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     14556968                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      3380996                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      3380996                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        49500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        49500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data     17937964                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     17937964                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data     17937964                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     17937964                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data        68035                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        68035                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data         1564                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         1564                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data        69599                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        69599                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data        69602                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        69602                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.012302                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012302                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.078645                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.078645                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.013793                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.013793                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.013807                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.013807                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 17391.837515                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 17391.837515                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 27487.772358                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 27487.772358                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data        12375                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        12375                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data        12500                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 18685.379167                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 18685.379167                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 18665.935484                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 18665.935484                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         1177                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              167                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     7.047904                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data          557                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          557                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           65                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           65                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data          622                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          622                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data          622                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          622                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data          280                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          280                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           58                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           58                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data          338                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          338                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data          339                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          339                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      5155514                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      5155514                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data      1192502                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1192502                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data        81750                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total        81750                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        37500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        37500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      6348016                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      6348016                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      6429766                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      6429766                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.004116                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004116                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.037084                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.037084                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.004856                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004856                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.004871                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004871                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 18412.550000                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18412.550000                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 20560.379310                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 20560.379310                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data        81750                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total        81750                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         9375                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9375                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         9500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 18781.112426                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 18781.112426                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 18966.861357                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18966.861357                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           24.225506                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              38777                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           718.092593                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    24.225506                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.047315                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.047315                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses            77782                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses           77782                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst        38777                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          38777                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst        38777                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           38777                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst        38777                       # number of overall hits
system.cpu2.icache.overall_hits::total          38777                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           87                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           87                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           87                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            87                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           87                       # number of overall misses
system.cpu2.icache.overall_misses::total           87                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      4878500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4878500                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      4878500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4878500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      4878500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4878500                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst        38864                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        38864                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst        38864                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        38864                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst        38864                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        38864                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.002239                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002239                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.002239                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002239                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.002239                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002239                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 56074.712644                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 56074.712644                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 56074.712644                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 56074.712644                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 56074.712644                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 56074.712644                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           66                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           66                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           33                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           33                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           33                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           33                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           33                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           54                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           54                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      3387250                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3387250                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      3387250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3387250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      3387250                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3387250                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.001389                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001389                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.001389                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001389                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.001389                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001389                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 62726.851852                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 62726.851852                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 62726.851852                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 62726.851852                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 62726.851852                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 62726.851852                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                  22494                       # Number of BP lookups
system.cpu3.branchPred.condPredicted            22180                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              520                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups               22281                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                  20693                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            92.872851                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    134                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                          141913                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles             40961                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                        301396                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                      22494                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches             20827                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                        97252                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   1087                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                    38852                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   71                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples            138764                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             2.182929                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.098184                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                   83870     60.44%     60.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                    5638      4.06%     64.50% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                    3367      2.43%     66.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                    5358      3.86%     70.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                    3917      2.82%     73.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    3889      2.80%     76.42% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                    4133      2.98%     79.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   14181     10.22%     89.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   14411     10.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total              138764                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.158506                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       2.123808                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                   14957                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                86740                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                     5991                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                30562                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   514                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 148                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                286292                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  103                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   514                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                   24025                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                  10403                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1696                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                    27334                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                74792                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                284556                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                 71065                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                   223                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenamedOperands             381017                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups              1402862                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups          468061                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps               344153                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                   36860                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                30                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            34                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                   144181                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads               74282                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               1792                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              991                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              74                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                    282247                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 54                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                   259719                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued             1640                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined          25741                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined       122040                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved            13                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples       138764                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.871660                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.473320                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               7782      5.61%      5.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               2245      1.62%      7.23% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             128737     92.77%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total         138764                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu               140766     54.20%     54.20% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               48004     18.48%     72.68% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     72.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     72.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     72.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     72.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     72.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     72.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     72.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     72.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     72.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     72.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     72.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     72.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     72.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     72.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     72.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     72.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     72.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     72.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.68% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead               69377     26.71%     99.39% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               1572      0.61%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                259719                       # Type of FU issued
system.cpu3.iq.rate                          1.830128                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads            659840                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes           308054                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses       257620                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                259719                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              16                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         7058                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          230                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked         1151                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   514                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                   3104                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    9                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts             282304                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                74282                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                1792                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                22                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     5                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            12                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect           424                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           70                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 494                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts               259276                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                68957                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              441                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                       70524                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                   19062                       # Number of branches executed
system.cpu3.iew.exec_stores                      1567                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.827007                       # Inst execution rate
system.cpu3.iew.wb_sent                        257655                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                       257620                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                   235467                       # num instructions producing a value
system.cpu3.iew.wb_consumers                   393268                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.815338                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.598744                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts          25678                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             41                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              491                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples       135199                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.897647                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.446661                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0        40903     30.25%     30.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1        42801     31.66%     61.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        24953     18.46%     80.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         8448      6.25%     86.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          284      0.21%     86.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         1610      1.19%     88.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6           46      0.03%     88.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          185      0.14%     88.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        15969     11.81%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total       135199                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts              255682                       # Number of instructions committed
system.cpu3.commit.committedOps                256560                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                         68786                       # Number of memory references committed
system.cpu3.commit.loads                        67224                       # Number of loads committed
system.cpu3.commit.membars                         23                       # Number of memory barriers committed
system.cpu3.commit.branches                     19028                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                   237615                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  53                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu          139771     54.48%     54.48% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          48003     18.71%     73.19% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     73.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     73.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     73.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     73.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     73.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     73.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     73.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     73.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     73.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     73.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     73.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     73.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     73.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     73.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     73.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     73.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead          67224     26.20%     99.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          1562      0.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total           256560                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                15969                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                      401273                       # The number of ROB reads
system.cpu3.rob.rob_writes                     568110                       # The number of ROB writes
system.cpu3.timesIdled                             47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           3149                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                      114601                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                     255682                       # Number of Instructions Simulated
system.cpu3.committedOps                       256560                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.555037                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.555037                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.801681                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.801681                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                  426002                       # number of integer regfile reads
system.cpu3.int_regfile_writes                 233094                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                   979827                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                  112314                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                  70162                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    10                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          149.342926                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              68413                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              330                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           207.312121                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   149.342926                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.145843                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.145843                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          330                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          313                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.322266                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           139023                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          139023                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data        66973                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          66973                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data         1434                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          1434                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data        68407                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           68407                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data        68409                       # number of overall hits
system.cpu3.dcache.overall_hits::total          68409                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          804                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          804                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data          122                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          122                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            2                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          926                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           926                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          927                       # number of overall misses
system.cpu3.dcache.overall_misses::total          927                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data     14426197                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     14426197                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      3062246                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      3062246                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        25000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        25000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        39499                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        39499                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data     17488443                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     17488443                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data     17488443                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     17488443                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data        67777                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        67777                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data         1556                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         1556                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data        69333                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        69333                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data        69336                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        69336                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.011862                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.011862                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.078406                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.078406                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.013356                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.013356                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.013370                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.013370                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 17943.031095                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 17943.031095                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 25100.377049                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 25100.377049                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data        12500                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        12500                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 13166.333333                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 13166.333333                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 18886.007559                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 18886.007559                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 18865.634304                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 18865.634304                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         1321                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              175                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     7.548571                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data          525                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          525                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           62                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           62                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data          587                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          587                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data          587                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          587                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data          279                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          279                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           60                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           60                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            2                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data          339                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          339                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data          340                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          340                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      5398025                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      5398025                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data      1045502                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1045502                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data        54500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total        54500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        29001                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        29001                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      6443527                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      6443527                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      6498027                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      6498027                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.004116                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004116                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.038560                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.038560                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.004889                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.004889                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.004904                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.004904                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 19347.759857                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 19347.759857                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 17425.033333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 17425.033333                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data        54500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total        54500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         9500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         9667                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         9667                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 19007.454277                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 19007.454277                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 19111.844118                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 19111.844118                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           23.037581                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              38779                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               50                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           775.580000                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    23.037581                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.044995                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.044995                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            77754                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           77754                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst        38779                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          38779                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst        38779                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           38779                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst        38779                       # number of overall hits
system.cpu3.icache.overall_hits::total          38779                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           73                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           73                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            73                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           73                       # number of overall misses
system.cpu3.icache.overall_misses::total           73                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      4569250                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4569250                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      4569250                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4569250                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      4569250                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4569250                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst        38852                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        38852                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst        38852                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        38852                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst        38852                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        38852                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.001879                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001879                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.001879                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001879                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.001879                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001879                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 62592.465753                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 62592.465753                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 62592.465753                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 62592.465753                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 62592.465753                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 62592.465753                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           62                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           23                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           23                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           23                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           50                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           50                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           50                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      3482500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3482500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      3482500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3482500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      3482500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3482500                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.001287                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001287                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.001287                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001287                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.001287                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001287                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst        69650                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total        69650                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst        69650                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total        69650                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst        69650                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total        69650                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1804                       # Transaction distribution
system.membus.trans_dist::ReadResp               1803                       # Transaction distribution
system.membus.trans_dist::Writeback                86                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             10                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              27                       # Transaction distribution
system.membus.trans_dist::ReadExReq               930                       # Transaction distribution
system.membus.trans_dist::ReadExResp              930                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1215                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port         1997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port          373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port          380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port          375                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        38848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        65728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port         2176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port         1856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  120000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              957                       # Total snoops (count)
system.membus.snoop_fanout::samples              2847                       # Request fanout histogram
system.membus.snoop_fanout::mean                    7                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                    2847    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               7                       # Request fanout histogram
system.membus.snoop_fanout::max_value               7                       # Request fanout histogram
system.membus.snoop_fanout::total                2847                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3992497                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3230250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5016739                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.membus.respLayer5.occupancy             272500                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer6.occupancy            1782459                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              1.4                       # Layer utilization (%)
system.membus.respLayer9.occupancy             288750                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer10.occupancy           1735734                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             1.4                       # Layer utilization (%)
system.membus.respLayer13.occupancy            265000                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.2                       # Layer utilization (%)
system.membus.respLayer14.occupancy           1734472                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             1.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
