EESchema Schematic File Version 4
LIBS:synth-wavetable-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 6
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 2850 3500 1350 1400
U 5DDBDEEA
F0 "Control" 50
F1 "control-mcu.sch" 50
$EndSheet
$Sheet
S 4400 3500 1350 1400
U 5DDC7BB6
F0 "Audio Engine" 50
F1 "audio-engine.sch" 50
F2 "PDN" B R 5750 3700 50 
F3 "I2S_BCLK" B R 5750 3800 50 
F4 "I2S_SDA" B R 5750 3900 50 
F5 "I2S_LRCLK" B R 5750 4000 50 
F6 "I2S_WCLK" B R 5750 4100 50 
F7 "CSN" B R 5750 4200 50 
F8 "I2C_SCL" B R 5750 4300 50 
F9 "I2C_SDA" B R 5750 4400 50 
F10 "DIF0" B R 5750 4500 50 
F11 "DIF1" B R 5750 4600 50 
F12 "DIF2" B R 5750 4700 50 
F13 "MCLK" B R 5750 3600 50 
F14 "CAD1" B R 5750 4800 50 
$EndSheet
$Sheet
S 7550 3500 1350 1400
U 5DDC7E61
F0 "Filter" 50
F1 "filter.sch" 50
$EndSheet
$Sheet
S 900  900  1200 850 
U 5DDC7F6C
F0 "Power" 50
F1 "power.sch" 50
$EndSheet
$Sheet
S 5950 3500 1350 1400
U 5DD9C8DD
F0 "DAC" 50
F1 "dac.sch" 50
F2 "MCLK" B L 5950 3600 50 
F3 "PDN" B L 5950 3700 50 
F4 "I2S_BCLK" B L 5950 3800 50 
F5 "I2S_SDA" B L 5950 3900 50 
F6 "I2S_LRCLK" B L 5950 4000 50 
F7 "I2S_WCLK" B L 5950 4100 50 
F8 "CSN" B L 5950 4200 50 
F9 "I2C_SCL" B L 5950 4300 50 
F10 "I2C_SDA" B L 5950 4400 50 
F11 "DIF0" B L 5950 4500 50 
F12 "DIF1" B L 5950 4600 50 
F13 "DIF2" B L 5950 4700 50 
F14 "CAD1" B L 5950 4800 50 
$EndSheet
Wire Wire Line
	5750 3600 5950 3600
Wire Wire Line
	5950 3700 5750 3700
Wire Wire Line
	5750 3800 5950 3800
Wire Wire Line
	5950 3900 5750 3900
Wire Wire Line
	5750 4000 5950 4000
Wire Wire Line
	5950 4100 5750 4100
Wire Wire Line
	5750 4200 5950 4200
Wire Wire Line
	5950 4300 5750 4300
Wire Wire Line
	5750 4400 5950 4400
Wire Wire Line
	5950 4500 5750 4500
Wire Wire Line
	5750 4600 5950 4600
Wire Wire Line
	5950 4700 5750 4700
Wire Wire Line
	5750 4800 5950 4800
$EndSCHEMATC
