read -sv run_verilog_mid/adder_32b_9_88_fcf145ff3a1ad1d1a794f244b2379d16.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_88_fcf145ff3a1ad1d1a794f244b2379d16_yosys.v
