INF	INF	INF	INF	INF	alignment-faults
1.018	0.989	1.015	1.014	1.013	branches
1.033	1.062	1.010	1.037	1.046	branch-misses
1.015	1.074	0.996	1.024	1.033	branch-miss-pct
1.000	1.000	1.000	1.000	1.000	bus-cycles
0.893	1.185	0.755	0.929	1.129	cache-misses
0.896	1.162	0.755	0.955	1.125	cache-miss-pct
0.997	1.020	1.001	0.973	1.003	cache-references
1.008	0.997	1.010	0.991	1.013	context-switches
1.013	1.026	1.003	1.017	1.017	cycles
0.939	0.965	0.933	0.888	0.963	dTLB-load-misses
0.911	0.946	0.857	0.826	0.924	dTLB-load-miss-pct
1.031	1.020	1.089	1.075	1.043	dTLB-loads
1.000	1.000	1.000	1.000	1.000	dTLB-store-misses
1.000	1.000	1.000	1.000	1.000	dTLB-stores
1.549	1.211	1.225	1.254	1.479	faults
1.003	1.007	1.002	1.006	1.006	GHz
1.025	1.000	1.024	1.024	1.024	instructions
1.009	0.972	1.019	1.009	1.009	ipc
1.359	1.428	1.134	1.665	1.156	iTLB-load-misses
1.365	1.385	1.058	1.702	1.162	iTLB-load-miss-pct
0.997	1.032	1.073	0.978	0.996	iTLB-loads
0.990	1.029	1.029	1.000	1.027	L1-dcache-load-misses
0.998	1.017	1.019	1.015	1.010	L1-dcache-load-miss-pct
0.992	1.011	1.010	0.984	1.017	L1-dcache-loads
1.000	1.000	1.000	1.000	1.000	L1-dcache-stores
0.935	1.037	1.037	0.880	0.852	L1-icache-load-miss-pct
1.005	1.003	1.002	0.989	0.990	L1-icache-loads
0.943	1.040	1.045	0.870	0.842	L1-icache-loads-misses
1.000	1.000	1.000	1.000	1.000	LLC-load-misses
1.000	1.000	1.000	1.000	1.000	LLC-loads
1.000	1.000	1.000	1.000	1.000	LLC-prefetches
1.000	1.000	1.000	1.000	1.000	LLC-store-misses
1.000	1.000	1.000	1.000	1.000	LLC-stores
1.167	1.000	1.167	1.000	1.167	major-faults
3.000	1.500	1.000	2.500	1.000	migratons
1.745	1.319	1.255	1.383	1.638	minor-faults
0.995	0.890	0.973	0.999	0.936	stalled-cycles-backend
1.282	1.561	1.131	1.459	1.355	stalled-cycles-frontend
