// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module feature_Loop_memset_featureHist_proc1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        featureHist_address0,
        featureHist_ce0,
        featureHist_we0,
        featureHist_d0,
        featureHist_q0,
        featureHist_address1,
        featureHist_ce1,
        featureHist_we1,
        featureHist_d1,
        featureHist_q1,
        m_axi_frame_in_AWVALID,
        m_axi_frame_in_AWREADY,
        m_axi_frame_in_AWADDR,
        m_axi_frame_in_AWID,
        m_axi_frame_in_AWLEN,
        m_axi_frame_in_AWSIZE,
        m_axi_frame_in_AWBURST,
        m_axi_frame_in_AWLOCK,
        m_axi_frame_in_AWCACHE,
        m_axi_frame_in_AWPROT,
        m_axi_frame_in_AWQOS,
        m_axi_frame_in_AWREGION,
        m_axi_frame_in_AWUSER,
        m_axi_frame_in_WVALID,
        m_axi_frame_in_WREADY,
        m_axi_frame_in_WDATA,
        m_axi_frame_in_WSTRB,
        m_axi_frame_in_WLAST,
        m_axi_frame_in_WID,
        m_axi_frame_in_WUSER,
        m_axi_frame_in_ARVALID,
        m_axi_frame_in_ARREADY,
        m_axi_frame_in_ARADDR,
        m_axi_frame_in_ARID,
        m_axi_frame_in_ARLEN,
        m_axi_frame_in_ARSIZE,
        m_axi_frame_in_ARBURST,
        m_axi_frame_in_ARLOCK,
        m_axi_frame_in_ARCACHE,
        m_axi_frame_in_ARPROT,
        m_axi_frame_in_ARQOS,
        m_axi_frame_in_ARREGION,
        m_axi_frame_in_ARUSER,
        m_axi_frame_in_RVALID,
        m_axi_frame_in_RREADY,
        m_axi_frame_in_RDATA,
        m_axi_frame_in_RLAST,
        m_axi_frame_in_RID,
        m_axi_frame_in_RUSER,
        m_axi_frame_in_RRESP,
        m_axi_frame_in_BVALID,
        m_axi_frame_in_BREADY,
        m_axi_frame_in_BRESP,
        m_axi_frame_in_BID,
        m_axi_frame_in_BUSER,
        frame_in1_dout,
        frame_in1_empty_n,
        frame_in1_read,
        p_read,
        p_read1,
        p_read2,
        p_read3
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 30'b1;
parameter    ap_ST_st2_fsm_1 = 30'b10;
parameter    ap_ST_st3_fsm_2 = 30'b100;
parameter    ap_ST_st4_fsm_3 = 30'b1000;
parameter    ap_ST_st5_fsm_4 = 30'b10000;
parameter    ap_ST_st6_fsm_5 = 30'b100000;
parameter    ap_ST_st7_fsm_6 = 30'b1000000;
parameter    ap_ST_st8_fsm_7 = 30'b10000000;
parameter    ap_ST_st9_fsm_8 = 30'b100000000;
parameter    ap_ST_st10_fsm_9 = 30'b1000000000;
parameter    ap_ST_st11_fsm_10 = 30'b10000000000;
parameter    ap_ST_pp0_stg0_fsm_11 = 30'b100000000000;
parameter    ap_ST_st15_fsm_12 = 30'b1000000000000;
parameter    ap_ST_st16_fsm_13 = 30'b10000000000000;
parameter    ap_ST_st17_fsm_14 = 30'b100000000000000;
parameter    ap_ST_st18_fsm_15 = 30'b1000000000000000;
parameter    ap_ST_st19_fsm_16 = 30'b10000000000000000;
parameter    ap_ST_st20_fsm_17 = 30'b100000000000000000;
parameter    ap_ST_pp1_stg0_fsm_18 = 30'b1000000000000000000;
parameter    ap_ST_pp1_stg1_fsm_19 = 30'b10000000000000000000;
parameter    ap_ST_pp1_stg2_fsm_20 = 30'b100000000000000000000;
parameter    ap_ST_pp1_stg3_fsm_21 = 30'b1000000000000000000000;
parameter    ap_ST_pp1_stg4_fsm_22 = 30'b10000000000000000000000;
parameter    ap_ST_pp1_stg5_fsm_23 = 30'b100000000000000000000000;
parameter    ap_ST_pp1_stg6_fsm_24 = 30'b1000000000000000000000000;
parameter    ap_ST_pp1_stg7_fsm_25 = 30'b10000000000000000000000000;
parameter    ap_ST_pp1_stg8_fsm_26 = 30'b100000000000000000000000000;
parameter    ap_ST_pp1_stg9_fsm_27 = 30'b1000000000000000000000000000;
parameter    ap_ST_pp1_stg10_fsm_28 = 30'b10000000000000000000000000000;
parameter    ap_ST_pp1_stg11_fsm_29 = 30'b100000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_780 = 32'b11110000000;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv16_1 = 16'b1;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv9_1FF = 9'b111111111;
parameter    ap_const_lv7_78 = 7'b1111000;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv11_780 = 11'b11110000000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv32_21 = 32'b100001;
parameter    ap_const_lv33_0 = 33'b000000000000000000000000000000000;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv7_50 = 7'b1010000;
parameter    ap_const_lv11_3C0 = 11'b1111000000;
parameter    ap_const_lv9_140 = 9'b101000000;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv11_18 = 11'b11000;
parameter    ap_const_lv9_8 = 9'b1000;
parameter    ap_const_lv9_2 = 9'b10;
parameter    ap_const_lv9_3 = 9'b11;
parameter    ap_const_lv9_4 = 9'b100;
parameter    ap_const_lv9_5 = 9'b101;
parameter    ap_const_lv9_6 = 9'b110;
parameter    ap_const_lv9_7 = 9'b111;
parameter    ap_const_lv11_2 = 11'b10;
parameter    ap_const_lv11_5 = 11'b101;
parameter    ap_const_lv11_3 = 11'b11;
parameter    ap_const_lv11_4 = 11'b100;
parameter    ap_const_lv11_6 = 11'b110;
parameter    ap_const_lv11_8 = 11'b1000;
parameter    ap_const_lv11_7 = 11'b111;
parameter    ap_const_lv11_9 = 11'b1001;
parameter    ap_const_lv11_B = 11'b1011;
parameter    ap_const_lv11_A = 11'b1010;
parameter    ap_const_lv11_C = 11'b1100;
parameter    ap_const_lv11_E = 11'b1110;
parameter    ap_const_lv11_D = 11'b1101;
parameter    ap_const_lv11_F = 11'b1111;
parameter    ap_const_lv11_11 = 11'b10001;
parameter    ap_const_lv11_10 = 11'b10000;
parameter    ap_const_lv11_12 = 11'b10010;
parameter    ap_const_lv11_14 = 11'b10100;
parameter    ap_const_lv11_13 = 11'b10011;
parameter    ap_const_lv11_15 = 11'b10101;
parameter    ap_const_lv11_17 = 11'b10111;
parameter    ap_const_lv11_16 = 11'b10110;
parameter    ap_const_lv34_11112 = 34'b10001000100010010;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [8:0] featureHist_address0;
output   featureHist_ce0;
output   featureHist_we0;
output  [15:0] featureHist_d0;
input  [15:0] featureHist_q0;
output  [8:0] featureHist_address1;
output   featureHist_ce1;
output   featureHist_we1;
output  [15:0] featureHist_d1;
input  [15:0] featureHist_q1;
output   m_axi_frame_in_AWVALID;
input   m_axi_frame_in_AWREADY;
output  [31:0] m_axi_frame_in_AWADDR;
output  [0:0] m_axi_frame_in_AWID;
output  [31:0] m_axi_frame_in_AWLEN;
output  [2:0] m_axi_frame_in_AWSIZE;
output  [1:0] m_axi_frame_in_AWBURST;
output  [1:0] m_axi_frame_in_AWLOCK;
output  [3:0] m_axi_frame_in_AWCACHE;
output  [2:0] m_axi_frame_in_AWPROT;
output  [3:0] m_axi_frame_in_AWQOS;
output  [3:0] m_axi_frame_in_AWREGION;
output  [0:0] m_axi_frame_in_AWUSER;
output   m_axi_frame_in_WVALID;
input   m_axi_frame_in_WREADY;
output  [7:0] m_axi_frame_in_WDATA;
output  [0:0] m_axi_frame_in_WSTRB;
output   m_axi_frame_in_WLAST;
output  [0:0] m_axi_frame_in_WID;
output  [0:0] m_axi_frame_in_WUSER;
output   m_axi_frame_in_ARVALID;
input   m_axi_frame_in_ARREADY;
output  [31:0] m_axi_frame_in_ARADDR;
output  [0:0] m_axi_frame_in_ARID;
output  [31:0] m_axi_frame_in_ARLEN;
output  [2:0] m_axi_frame_in_ARSIZE;
output  [1:0] m_axi_frame_in_ARBURST;
output  [1:0] m_axi_frame_in_ARLOCK;
output  [3:0] m_axi_frame_in_ARCACHE;
output  [2:0] m_axi_frame_in_ARPROT;
output  [3:0] m_axi_frame_in_ARQOS;
output  [3:0] m_axi_frame_in_ARREGION;
output  [0:0] m_axi_frame_in_ARUSER;
input   m_axi_frame_in_RVALID;
output   m_axi_frame_in_RREADY;
input  [7:0] m_axi_frame_in_RDATA;
input   m_axi_frame_in_RLAST;
input  [0:0] m_axi_frame_in_RID;
input  [0:0] m_axi_frame_in_RUSER;
input  [1:0] m_axi_frame_in_RRESP;
input   m_axi_frame_in_BVALID;
output   m_axi_frame_in_BREADY;
input  [1:0] m_axi_frame_in_BRESP;
input  [0:0] m_axi_frame_in_BID;
input  [0:0] m_axi_frame_in_BUSER;
input  [31:0] frame_in1_dout;
input   frame_in1_empty_n;
output   frame_in1_read;
input  [15:0] p_read;
input  [15:0] p_read1;
input  [15:0] p_read2;
input  [15:0] p_read3;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[8:0] featureHist_address0;
reg featureHist_ce0;
reg featureHist_we0;
reg[15:0] featureHist_d0;
reg[8:0] featureHist_address1;
reg featureHist_ce1;
reg featureHist_we1;
reg[15:0] featureHist_d1;
reg m_axi_frame_in_ARVALID;
reg m_axi_frame_in_RREADY;
reg frame_in1_read;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [29:0] ap_CS_fsm = 30'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_49;
reg   [10:0] indvar2_i_reg_549;
reg   [10:0] ap_reg_ppstg_indvar2_i_reg_549_pp0_it1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_11;
reg    ap_sig_bdd_141;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg   [0:0] exitcond5_i_reg_1676;
reg    ap_sig_bdd_149;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg   [6:0] indvar_flatten_i_reg_561;
reg   [10:0] iterator_i_reg_572;
reg   [1:0] i_i_reg_583;
reg   [10:0] iterator_i_46_reg_594;
reg   [8:0] j_i_reg_605;
reg   [2:0] reg_636;
reg    ap_sig_cseq_ST_pp1_stg5_fsm_23;
reg    ap_sig_bdd_174;
reg    ap_reg_ppiten_pp1_it0 = 1'b0;
reg    ap_reg_ppiten_pp1_it1 = 1'b0;
reg    ap_reg_ppiten_pp1_it2 = 1'b0;
reg    ap_reg_ppiten_pp1_it3 = 1'b0;
reg   [0:0] exitcond_flatten_i_reg_1731;
reg   [0:0] or_cond1_i_reg_1912;
reg   [0:0] or_cond_i_reg_1984;
reg    ap_sig_cseq_ST_pp1_stg7_fsm_25;
reg    ap_sig_bdd_199;
reg   [0:0] or_cond3_i_reg_1921;
reg   [0:0] or_cond2_i_reg_1998;
reg    ap_sig_cseq_ST_pp1_stg1_fsm_19;
reg    ap_sig_bdd_215;
reg   [0:0] or_cond11_i_reg_1957;
reg   [0:0] ap_reg_ppstg_or_cond11_i_reg_1957_pp1_it1;
reg   [0:0] or_cond10_i_reg_2014;
reg   [0:0] ap_reg_ppstg_or_cond10_i_reg_2014_pp1_it1;
reg   [2:0] reg_640;
reg    ap_sig_cseq_ST_pp1_stg0_fsm_18;
reg    ap_sig_bdd_234;
reg   [2:0] reg_644;
reg    ap_sig_cseq_ST_pp1_stg6_fsm_24;
reg    ap_sig_bdd_245;
reg    ap_sig_cseq_ST_pp1_stg8_fsm_26;
reg    ap_sig_bdd_254;
reg   [0:0] or_cond5_i_reg_1930;
reg   [0:0] or_cond4_i_reg_2002;
reg   [2:0] reg_648;
reg   [15:0] reg_652;
reg    ap_sig_cseq_ST_pp1_stg9_fsm_27;
reg    ap_sig_bdd_274;
reg   [0:0] ap_reg_ppstg_or_cond5_i_reg_1930_pp1_it1;
reg   [0:0] ap_reg_ppstg_or_cond4_i_reg_2002_pp1_it1;
reg    ap_sig_cseq_ST_pp1_stg10_fsm_28;
reg    ap_sig_bdd_294;
reg   [0:0] or_cond13_i_reg_1966;
reg   [0:0] ap_reg_ppstg_or_cond13_i_reg_1966_pp1_it2;
reg   [0:0] or_cond12_i_reg_2018;
reg   [0:0] ap_reg_ppstg_or_cond12_i_reg_2018_pp1_it2;
reg    ap_sig_cseq_ST_pp1_stg3_fsm_21;
reg    ap_sig_bdd_311;
reg   [0:0] or_cond15_i_reg_1975;
reg   [0:0] ap_reg_ppstg_or_cond15_i_reg_1975_pp1_it2;
reg   [0:0] or_cond14_i_reg_2022;
reg   [0:0] ap_reg_ppstg_or_cond14_i_reg_2022_pp1_it2;
reg   [2:0] reg_657;
reg   [0:0] ap_reg_ppstg_or_cond13_i_reg_1966_pp1_it1;
reg   [0:0] ap_reg_ppstg_or_cond12_i_reg_2018_pp1_it1;
reg   [15:0] reg_661;
reg   [0:0] or_cond7_i_reg_1939;
reg   [0:0] ap_reg_ppstg_or_cond7_i_reg_1939_pp1_it1;
reg   [0:0] or_cond6_i_reg_2006;
reg   [0:0] ap_reg_ppstg_or_cond6_i_reg_2006_pp1_it1;
reg   [0:0] or_cond9_i_reg_1948;
reg   [0:0] ap_reg_ppstg_or_cond9_i_reg_1948_pp1_it1;
reg   [0:0] or_cond8_i_reg_2010;
reg   [0:0] ap_reg_ppstg_or_cond8_i_reg_2010_pp1_it1;
reg   [0:0] ap_reg_ppstg_or_cond11_i_reg_1957_pp1_it2;
reg   [0:0] ap_reg_ppstg_or_cond10_i_reg_2014_pp1_it2;
wire   [15:0] grp_fu_666_p2;
reg   [15:0] reg_678;
reg    ap_sig_cseq_ST_pp1_stg2_fsm_20;
reg    ap_sig_bdd_368;
reg    ap_sig_cseq_ST_pp1_stg4_fsm_22;
reg    ap_sig_bdd_384;
reg   [0:0] ap_reg_ppstg_or_cond15_i_reg_1975_pp1_it3;
wire   [15:0] grp_fu_672_p2;
reg   [15:0] reg_684;
reg    ap_sig_bdd_409;
wire  signed [33:0] tmp_cast_i_fu_690_p1;
reg  signed [33:0] tmp_cast_i_reg_1634;
wire   [8:0] indvarinc_i_fu_699_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_427;
wire   [16:0] tmp_91_cast_i_fu_711_p1;
reg   [16:0] tmp_91_cast_i_reg_1647;
wire   [0:0] tmp_2_i_fu_705_p2;
wire   [16:0] tmp_13_7_cast_i_fu_714_p1;
reg   [16:0] tmp_13_7_cast_i_reg_1652;
wire   [6:0] k_fu_723_p2;
reg   [6:0] k_reg_1660;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_444;
wire   [18:0] tmp_3_i_fu_753_p2;
reg   [18:0] tmp_3_i_reg_1665;
wire   [0:0] exitcond3_i_fu_717_p2;
reg   [31:0] frame_in_addr_reg_1670;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_458;
wire   [0:0] exitcond5_i_fu_781_p2;
reg   [0:0] ap_reg_ppstg_exitcond5_i_reg_1676_pp0_it1;
wire   [10:0] indvar_next2_i_fu_787_p2;
reg   [10:0] indvar_next2_i_reg_1680;
reg   [7:0] frame_in_addr_read_reg_1685;
reg    ap_sig_cseq_ST_st15_fsm_12;
reg    ap_sig_bdd_477;
reg   [0:0] tmp_5_reg_1695;
wire   [32:0] tmp_4_fu_840_p1;
reg   [32:0] tmp_4_reg_1701;
reg    ap_sig_cseq_ST_st17_fsm_14;
reg    ap_sig_bdd_488;
reg   [10:0] tmp_7_reg_1706;
reg   [9:0] tmp_6_reg_1711;
reg    ap_sig_cseq_ST_st18_fsm_15;
reg    ap_sig_bdd_503;
wire   [8:0] tmp_8_fu_880_p1;
reg   [8:0] tmp_8_reg_1716;
reg    ap_sig_cseq_ST_st19_fsm_16;
reg    ap_sig_bdd_513;
wire   [8:0] tmp_9_fu_884_p1;
reg   [8:0] tmp_9_reg_1721;
wire   [8:0] tmp_32_i_fu_893_p3;
reg   [8:0] tmp_32_i_reg_1726;
reg    ap_sig_cseq_ST_st20_fsm_17;
reg    ap_sig_bdd_526;
wire   [0:0] exitcond_flatten_i_fu_899_p2;
wire   [6:0] indvar_flatten_next_i_fu_905_p2;
reg   [6:0] indvar_flatten_next_i_reg_1735;
wire   [10:0] iterator_mid2_i_fu_923_p3;
reg   [10:0] iterator_mid2_i_reg_1740;
reg   [10:0] ap_reg_ppstg_iterator_mid2_i_reg_1740_pp1_it1;
reg   [10:0] ap_reg_ppstg_iterator_mid2_i_reg_1740_pp1_it2;
wire   [8:0] j_mid2_i_fu_931_p3;
reg   [8:0] j_mid2_i_reg_1769;
wire   [10:0] iterator_mid2_i_44_fu_939_p3;
reg   [10:0] iterator_mid2_i_44_reg_1782;
wire   [1:0] i_mid2_i_fu_953_p3;
reg   [1:0] i_mid2_i_reg_1787;
wire   [8:0] tmp_i_fu_964_p2;
reg   [8:0] tmp_i_reg_1793;
wire   [10:0] tmp_34_7_i_fu_969_p2;
reg   [10:0] tmp_34_7_i_reg_1798;
wire   [8:0] j_1_7_i_fu_974_p2;
reg   [8:0] j_1_7_i_reg_1803;
wire   [0:0] tmp_4_i_fu_982_p2;
reg   [0:0] tmp_4_i_reg_1808;
wire   [0:0] tmp_14_7_i_fu_987_p2;
reg   [0:0] tmp_14_7_i_reg_1820;
wire   [15:0] j_cast_cast_i_fu_992_p1;
reg   [15:0] j_cast_cast_i_reg_1832;
wire   [0:0] tmp_6_i_fu_995_p2;
reg   [0:0] tmp_6_i_reg_1837;
wire   [15:0] j_1_cast_cast_i_fu_1005_p1;
reg   [15:0] j_1_cast_cast_i_reg_1842;
wire   [0:0] tmp_12_1_i_fu_1009_p2;
reg   [0:0] tmp_12_1_i_reg_1847;
wire   [15:0] j_1_1_cast_cast_i_fu_1019_p1;
reg   [15:0] j_1_1_cast_cast_i_reg_1852;
wire   [0:0] tmp_12_2_i_fu_1023_p2;
reg   [0:0] tmp_12_2_i_reg_1857;
wire   [15:0] j_1_2_cast_cast_i_fu_1033_p1;
reg   [15:0] j_1_2_cast_cast_i_reg_1862;
wire   [0:0] tmp_12_3_i_fu_1037_p2;
reg   [0:0] tmp_12_3_i_reg_1867;
wire   [15:0] j_1_3_cast_cast_i_fu_1047_p1;
reg   [15:0] j_1_3_cast_cast_i_reg_1872;
wire   [0:0] tmp_12_4_i_fu_1051_p2;
reg   [0:0] tmp_12_4_i_reg_1877;
wire   [15:0] j_1_4_cast_cast_i_fu_1061_p1;
reg   [15:0] j_1_4_cast_cast_i_reg_1882;
wire   [0:0] tmp_12_5_i_fu_1065_p2;
reg   [0:0] tmp_12_5_i_reg_1887;
wire   [15:0] j_1_5_cast_cast_i_fu_1075_p1;
reg   [15:0] j_1_5_cast_cast_i_reg_1892;
wire   [0:0] tmp_12_6_i_fu_1079_p2;
reg   [0:0] tmp_12_6_i_reg_1897;
wire   [15:0] j_1_6_cast_cast_i_fu_1089_p1;
reg   [15:0] j_1_6_cast_cast_i_reg_1902;
wire   [0:0] tmp_12_7_i_fu_1093_p2;
reg   [0:0] tmp_12_7_i_reg_1907;
wire   [0:0] or_cond1_i_fu_1098_p2;
wire   [0:0] tmp_10_i_fu_1102_p2;
reg   [0:0] tmp_10_i_reg_1916;
wire   [0:0] or_cond3_i_fu_1106_p2;
wire   [0:0] tmp_16_1_i_fu_1110_p2;
reg   [0:0] tmp_16_1_i_reg_1925;
wire   [0:0] or_cond5_i_fu_1114_p2;
wire   [0:0] tmp_16_2_i_fu_1118_p2;
reg   [0:0] tmp_16_2_i_reg_1934;
wire   [0:0] or_cond7_i_fu_1122_p2;
wire   [0:0] tmp_16_3_i_fu_1126_p2;
reg   [0:0] tmp_16_3_i_reg_1943;
wire   [0:0] or_cond9_i_fu_1130_p2;
wire   [0:0] tmp_16_4_i_fu_1134_p2;
reg   [0:0] tmp_16_4_i_reg_1952;
wire   [0:0] or_cond11_i_fu_1138_p2;
wire   [0:0] tmp_16_5_i_fu_1142_p2;
reg   [0:0] tmp_16_5_i_reg_1961;
wire   [0:0] or_cond13_i_fu_1146_p2;
wire   [0:0] tmp_16_6_i_fu_1150_p2;
reg   [0:0] tmp_16_6_i_reg_1970;
wire   [0:0] or_cond15_i_fu_1154_p2;
reg   [0:0] ap_reg_ppstg_or_cond15_i_reg_1975_pp1_it1;
wire   [0:0] tmp_16_7_i_fu_1158_p2;
reg   [0:0] tmp_16_7_i_reg_1979;
wire   [0:0] or_cond_i_fu_1162_p2;
wire   [0:0] or_cond2_i_fu_1186_p2;
wire   [0:0] or_cond4_i_fu_1190_p2;
wire   [0:0] or_cond6_i_fu_1194_p2;
wire   [0:0] or_cond8_i_fu_1198_p2;
wire   [0:0] or_cond10_i_fu_1202_p2;
wire   [0:0] or_cond12_i_fu_1206_p2;
wire   [0:0] or_cond14_i_fu_1210_p2;
reg   [0:0] ap_reg_ppstg_or_cond14_i_reg_2022_pp1_it1;
reg   [0:0] ap_reg_ppstg_or_cond14_i_reg_2022_pp1_it3;
wire   [8:0] tmp_22_i_49_fu_1262_p2;
reg   [8:0] tmp_22_i_49_reg_2046;
wire   [10:0] tmp_17_2_i_fu_1273_p2;
reg   [10:0] tmp_17_2_i_reg_2051;
wire   [10:0] tmp_34_2_i_fu_1293_p2;
reg   [10:0] tmp_34_2_i_reg_2066;
reg   [8:0] featureHist_addr_1_reg_2071;
reg   [2:0] tmp_29_2_i_reg_2082;
wire   [10:0] tmp_17_3_i_fu_1306_p2;
reg   [10:0] tmp_17_3_i_reg_2087;
wire   [10:0] tmp_22_3_i_fu_1311_p2;
reg   [10:0] tmp_22_3_i_reg_2092;
reg   [2:0] tmp_29_3_i_reg_2112;
wire   [10:0] tmp_34_3_i_fu_1328_p2;
reg   [10:0] tmp_34_3_i_reg_2117;
wire   [10:0] tmp_17_4_i_fu_1333_p2;
reg   [10:0] tmp_17_4_i_reg_2122;
reg   [2:0] tmp_39_i_reg_2127;
reg   [2:0] tmp_40_i_reg_2132;
wire   [10:0] tmp_22_4_i_fu_1342_p2;
reg   [10:0] tmp_22_4_i_reg_2142;
wire   [8:0] tmp_31_1_i_fu_1365_p2;
reg   [8:0] tmp_31_1_i_reg_2152;
reg    ap_sig_cseq_ST_pp1_stg11_fsm_29;
reg    ap_sig_bdd_765;
reg   [2:0] tmp_41_i_reg_2157;
reg   [2:0] tmp_29_4_i_reg_2167;
reg   [8:0] featureHist_addr_2_reg_2172;
reg   [2:0] tmp_42_i_reg_2178;
wire   [8:0] tmp_31_2_i_fu_1392_p2;
reg   [8:0] tmp_31_2_i_reg_2183;
reg   [8:0] featureHist_addr_3_reg_2188;
wire   [8:0] tmp_31_3_i_fu_1413_p2;
reg   [8:0] tmp_31_3_i_reg_2194;
reg   [8:0] featureHist_addr_4_reg_2199;
wire   [10:0] tmp_34_4_i_fu_1423_p2;
reg   [10:0] tmp_34_4_i_reg_2205;
wire   [8:0] tmp_31_4_i_fu_1439_p2;
reg   [8:0] tmp_31_4_i_reg_2210;
wire   [10:0] tmp_17_5_i_fu_1445_p2;
reg   [10:0] tmp_17_5_i_reg_2215;
wire   [10:0] tmp_22_5_i_fu_1450_p2;
reg   [10:0] tmp_22_5_i_reg_2220;
reg   [8:0] featureHist_addr_5_reg_2230;
wire   [10:0] tmp_34_5_i_fu_1471_p2;
reg   [10:0] tmp_34_5_i_reg_2246;
wire   [10:0] tmp_17_6_i_fu_1476_p2;
reg   [10:0] tmp_17_6_i_reg_2251;
wire   [10:0] tmp_22_6_i_fu_1485_p2;
reg   [10:0] tmp_22_6_i_reg_2261;
wire   [10:0] tmp_34_6_i_fu_1494_p2;
reg   [10:0] tmp_34_6_i_reg_2271;
reg   [2:0] tmp_45_i_reg_2276;
reg   [2:0] tmp_29_6_i_reg_2286;
wire   [10:0] tmp_17_7_i_fu_1503_p2;
reg   [10:0] tmp_17_7_i_reg_2291;
wire   [10:0] tmp_22_7_i_fu_1508_p2;
reg   [10:0] tmp_22_7_i_reg_2296;
wire   [8:0] tmp_31_5_i_fu_1531_p2;
reg   [8:0] tmp_31_5_i_reg_2306;
reg   [2:0] tmp_29_7_i_reg_2321;
reg   [8:0] featureHist_addr_6_reg_2326;
reg   [2:0] tmp_47_i_reg_2332;
reg   [2:0] tmp_48_i_reg_2337;
wire   [8:0] tmp_31_6_i_fu_1561_p2;
reg   [8:0] tmp_31_6_i_reg_2342;
reg   [8:0] featureHist_addr_7_reg_2347;
wire   [8:0] tmp_31_7_i_fu_1582_p2;
reg   [8:0] tmp_31_7_i_reg_2353;
reg   [8:0] featureHist_addr_8_reg_2358;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_bdd_882;
reg   [10:0] rgb_i_address0;
reg    rgb_i_ce0;
wire   [7:0] rgb_i_q0;
reg   [10:0] rgb_i_address1;
reg    rgb_i_ce1;
reg    rgb_i_we1;
wire   [7:0] rgb_i_d1;
wire   [7:0] rgb_i_q1;
reg   [8:0] invdar_i_reg_526;
reg   [6:0] k_i_reg_537;
reg   [10:0] indvar2_i_phi_fu_553_p4;
reg   [6:0] indvar_flatten_i_phi_fu_565_p4;
reg   [10:0] iterator_i_phi_fu_576_p4;
reg   [1:0] i_i_phi_fu_587_p4;
reg   [10:0] iterator_i_46_phi_fu_598_p4;
reg   [8:0] j_i_phi_fu_609_p4;
wire   [63:0] tmp_1_i_fu_694_p1;
wire   [63:0] tmp_8_i_fu_793_p1;
wire   [63:0] tmp_12_i_fu_1171_p1;
wire   [63:0] tmp_15_i_fu_1181_p1;
wire   [63:0] tmp_20_i_fu_1214_p1;
wire   [63:0] tmp_18_1_i_fu_1223_p1;
wire   [63:0] tmp_23_1_i_fu_1238_p1;
wire   [63:0] tmp_27_1_i_fu_1243_p1;
wire   [63:0] tmp_23_2_i_fu_1283_p1;
wire   [63:0] tmp_27_2_i_fu_1288_p1;
wire   [63:0] tmp_23_i_fu_1298_p1;
wire   [63:0] tmp_18_2_i_fu_1302_p1;
wire   [63:0] tmp_27_3_i_fu_1316_p1;
wire   [63:0] tmp_18_3_i_fu_1320_p1;
wire   [63:0] tmp_23_3_i_fu_1324_p1;
wire   [63:0] tmp_18_4_i_fu_1338_p1;
wire   [63:0] tmp_27_4_i_fu_1347_p1;
wire   [63:0] tmp_23_4_i_fu_1371_p1;
wire   [63:0] tmp_32_1_i_fu_1375_p1;
wire   [63:0] tmp_32_2_i_fu_1398_p1;
wire   [63:0] tmp_32_3_i_fu_1419_p1;
wire   [63:0] tmp_27_5_i_fu_1455_p1;
wire   [63:0] tmp_32_4_i_fu_1459_p1;
wire   [63:0] tmp_18_5_i_fu_1463_p1;
wire   [63:0] tmp_23_5_i_fu_1467_p1;
wire   [63:0] tmp_18_6_i_fu_1481_p1;
wire   [63:0] tmp_27_6_i_fu_1490_p1;
wire   [63:0] tmp_23_6_i_fu_1499_p1;
wire   [63:0] tmp_27_7_i_fu_1513_p1;
wire   [63:0] tmp_18_7_i_fu_1537_p1;
wire   [63:0] tmp_23_7_i_fu_1541_p1;
wire   [63:0] tmp_32_5_i_fu_1545_p1;
wire   [63:0] tmp_32_6_i_fu_1567_p1;
wire   [63:0] tmp_32_7_i_fu_1588_p1;
wire  signed [63:0] tmp_3_fu_771_p1;
reg    ap_reg_ioackin_m_axi_frame_in_ARREADY = 1'b0;
reg    ap_sig_ioackin_m_axi_frame_in_ARREADY;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_997;
wire   [17:0] p_shl_i_fu_729_p3;
wire   [13:0] p_shl1_i_fu_741_p3;
wire   [18:0] p_shl_cast_i_fu_737_p1;
wire   [18:0] p_shl1_cast_i_fu_749_p1;
wire  signed [31:0] tmp_fu_759_p1;
wire   [33:0] tmp_1_fu_762_p1;
wire   [33:0] tmp_2_fu_766_p2;
wire   [14:0] p_shl2_i_fu_798_p3;
wire   [10:0] p_shl3_i_fu_810_p3;
wire   [15:0] p_shl2_cast_i_fu_806_p1;
wire   [15:0] p_shl3_cast_i_fu_818_p1;
wire  signed [15:0] tmp_5_i_fu_822_p2;
wire  signed [33:0] grp_fu_1592_p2;
wire   [32:0] neg_mul_i_fu_852_p2;
wire  signed [16:0] tmp_13_i_fu_867_p1;
wire  signed [16:0] tmp_14_i_fu_870_p1;
wire   [16:0] p_v_i_fu_873_p3;
wire   [8:0] neg_ti_i_fu_888_p2;
wire   [0:0] exitcond1215_i_fu_917_p2;
wire   [10:0] iterator_1_dup_i_fu_911_p2;
wire   [1:0] i_1211_i_fu_947_p2;
wire   [8:0] i_cast_i_fu_961_p1;
wire  signed [16:0] tmp_cast_i_45_fu_979_p1;
wire   [8:0] j_1_i_fu_1000_p2;
wire   [8:0] j_1_1_i_fu_1014_p2;
wire   [8:0] j_1_2_i_fu_1028_p2;
wire   [8:0] j_1_3_i_fu_1042_p2;
wire   [8:0] j_1_4_i_fu_1056_p2;
wire   [8:0] j_1_5_i_fu_1070_p2;
wire   [8:0] j_1_6_i_fu_1084_p2;
wire   [10:0] tmp_17_i_fu_1166_p2;
wire   [10:0] tmp_22_i_fu_1176_p2;
wire   [10:0] tmp_17_1_i_fu_1218_p2;
wire   [10:0] tmp_22_1_i_fu_1233_p2;
wire   [10:0] tmp_34_i_fu_1228_p2;
wire   [8:0] tmp_19_i_fu_1248_p4;
wire   [8:0] tmp_29_cast_i_fu_1258_p1;
wire   [10:0] tmp_22_2_i_fu_1278_p2;
wire   [10:0] tmp_34_1_i_fu_1268_p2;
wire   [8:0] tmp_30_1_i_fu_1351_p4;
wire   [8:0] tmp_29_1_cast_i_fu_1361_p1;
wire   [8:0] tmp_30_2_i_fu_1379_p4;
wire   [8:0] tmp_29_2_cast_i_fu_1389_p1;
wire   [8:0] tmp_30_3_i_fu_1402_p4;
wire   [8:0] tmp_29_3_cast_i_fu_1410_p1;
wire   [8:0] tmp_30_4_i_fu_1428_p4;
wire   [8:0] tmp_29_4_cast_i_fu_1436_p1;
wire   [8:0] tmp_30_5_i_fu_1517_p4;
wire   [8:0] tmp_29_5_cast_i_fu_1527_p1;
wire   [8:0] tmp_30_6_i_fu_1549_p4;
wire   [8:0] tmp_29_6_cast_i_fu_1558_p1;
wire   [8:0] tmp_30_7_i_fu_1571_p4;
wire   [8:0] tmp_29_7_cast_i_fu_1579_p1;
wire   [17:0] grp_fu_1592_p0;
wire    grp_fu_1592_ce;
reg   [29:0] ap_NS_fsm;


feature_Loop_memset_featureHist_proc1_rgb_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
rgb_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( rgb_i_address0 ),
    .ce0( rgb_i_ce0 ),
    .q0( rgb_i_q0 ),
    .address1( rgb_i_address1 ),
    .ce1( rgb_i_ce1 ),
    .we1( rgb_i_we1 ),
    .d1( rgb_i_d1 ),
    .q1( rgb_i_q1 )
);

feature_mul_mul_18ns_16s_34_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
feature_mul_mul_18ns_16s_34_3_U7(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1592_p0 ),
    .din1( tmp_5_i_fu_822_p2 ),
    .ce( grp_fu_1592_ce ),
    .dout( grp_fu_1592_p2 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == exitcond3_i_fu_717_p2))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_m_axi_frame_in_ARREADY
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_frame_in_ARREADY <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
            if (~(ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_in_ARREADY)) begin
                ap_reg_ioackin_m_axi_frame_in_ARREADY <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == m_axi_frame_in_ARREADY)) begin
                ap_reg_ioackin_m_axi_frame_in_ARREADY <= ap_const_logic_1;
            end
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_11) & ~(ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == exitcond5_i_fu_781_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_11) & ~(ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (ap_const_lv1_0 == exitcond5_i_fu_781_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_11) & ~(ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == exitcond5_i_fu_781_p2)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18) & ~(ap_const_lv1_0 == exitcond_flatten_i_fu_899_p2))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_17)) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_29))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_17) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_29) & ~(ap_const_lv1_0 == exitcond_flatten_i_reg_1731)))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it2 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_29)) begin
            ap_reg_ppiten_pp1_it2 <= ap_reg_ppiten_pp1_it1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it3 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_29)) begin
            ap_reg_ppiten_pp1_it3 <= ap_reg_ppiten_pp1_it2;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_17)) begin
            ap_reg_ppiten_pp1_it3 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18))) begin
        i_i_reg_583 <= i_mid2_i_reg_1787;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_17)) begin
        i_i_reg_583 <= ap_const_lv2_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_11) & (ap_const_lv1_0 == exitcond5_i_reg_1676) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        indvar2_i_reg_549 <= indvar_next2_i_reg_1680;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        indvar2_i_reg_549 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18))) begin
        indvar_flatten_i_reg_561 <= indvar_flatten_next_i_reg_1735;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_17)) begin
        indvar_flatten_i_reg_561 <= ap_const_lv7_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_409)) begin
        invdar_i_reg_526 <= ap_const_lv9_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == tmp_2_i_fu_705_p2))) begin
        invdar_i_reg_526 <= indvarinc_i_fu_699_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18))) begin
        iterator_i_46_reg_594 <= tmp_34_7_i_reg_1798;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_17)) begin
        iterator_i_46_reg_594 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18))) begin
        iterator_i_reg_572 <= iterator_mid2_i_44_reg_1782;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_17)) begin
        iterator_i_reg_572 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18))) begin
        j_i_reg_605 <= j_1_7_i_reg_1803;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_17)) begin
        j_i_reg_605 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18) & ~(ap_const_lv1_0 == exitcond_flatten_i_fu_899_p2))) begin
        k_i_reg_537 <= k_reg_1660;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == tmp_2_i_fu_705_p2))) begin
        k_i_reg_537 <= ap_const_lv7_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_23) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_i_reg_1930_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_i_reg_2002_pp1_it1))) begin
        reg_652 <= featureHist_q1;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_lv1_0 == or_cond1_i_reg_1912) & (ap_const_lv1_0 == or_cond_i_reg_1984) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == or_cond3_i_reg_1921) & (ap_const_lv1_0 == or_cond2_i_reg_1998) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_28) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond13_i_reg_1966_pp1_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond12_i_reg_2018_pp1_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it3) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_21) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond15_i_reg_1975_pp1_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond14_i_reg_2022_pp1_it2)))) begin
        reg_652 <= featureHist_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_23) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond11_i_reg_1957_pp1_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond10_i_reg_2014_pp1_it2))) begin
        reg_661 <= featureHist_q0;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_27) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_i_reg_1939_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond6_i_reg_2006_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_19) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond9_i_reg_1948_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond8_i_reg_2010_pp1_it1)))) begin
        reg_661 <= featureHist_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_11) & ~(ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        ap_reg_ppstg_exitcond5_i_reg_1676_pp0_it1 <= exitcond5_i_reg_1676;
        ap_reg_ppstg_indvar2_i_reg_549_pp0_it1 <= indvar2_i_reg_549;
        exitcond5_i_reg_1676 <= exitcond5_i_fu_781_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18)) begin
        ap_reg_ppstg_iterator_mid2_i_reg_1740_pp1_it1 <= iterator_mid2_i_reg_1740;
        ap_reg_ppstg_iterator_mid2_i_reg_1740_pp1_it2 <= ap_reg_ppstg_iterator_mid2_i_reg_1740_pp1_it1;
        exitcond_flatten_i_reg_1731 <= exitcond_flatten_i_fu_899_p2;
        tmp_34_5_i_reg_2246 <= tmp_34_5_i_fu_1471_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_22)) begin
        ap_reg_ppstg_or_cond10_i_reg_2014_pp1_it1 <= or_cond10_i_reg_2014;
        ap_reg_ppstg_or_cond10_i_reg_2014_pp1_it2 <= ap_reg_ppstg_or_cond10_i_reg_2014_pp1_it1;
        ap_reg_ppstg_or_cond12_i_reg_2018_pp1_it1 <= or_cond12_i_reg_2018;
        ap_reg_ppstg_or_cond12_i_reg_2018_pp1_it2 <= ap_reg_ppstg_or_cond12_i_reg_2018_pp1_it1;
        ap_reg_ppstg_or_cond14_i_reg_2022_pp1_it1 <= or_cond14_i_reg_2022;
        ap_reg_ppstg_or_cond14_i_reg_2022_pp1_it2 <= ap_reg_ppstg_or_cond14_i_reg_2022_pp1_it1;
        ap_reg_ppstg_or_cond14_i_reg_2022_pp1_it3 <= ap_reg_ppstg_or_cond14_i_reg_2022_pp1_it2;
        ap_reg_ppstg_or_cond4_i_reg_2002_pp1_it1 <= or_cond4_i_reg_2002;
        ap_reg_ppstg_or_cond6_i_reg_2006_pp1_it1 <= or_cond6_i_reg_2006;
        ap_reg_ppstg_or_cond8_i_reg_2010_pp1_it1 <= or_cond8_i_reg_2010;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_21)) begin
        ap_reg_ppstg_or_cond11_i_reg_1957_pp1_it1 <= or_cond11_i_reg_1957;
        ap_reg_ppstg_or_cond11_i_reg_1957_pp1_it2 <= ap_reg_ppstg_or_cond11_i_reg_1957_pp1_it1;
        ap_reg_ppstg_or_cond13_i_reg_1966_pp1_it1 <= or_cond13_i_reg_1966;
        ap_reg_ppstg_or_cond13_i_reg_1966_pp1_it2 <= ap_reg_ppstg_or_cond13_i_reg_1966_pp1_it1;
        ap_reg_ppstg_or_cond15_i_reg_1975_pp1_it1 <= or_cond15_i_reg_1975;
        ap_reg_ppstg_or_cond15_i_reg_1975_pp1_it2 <= ap_reg_ppstg_or_cond15_i_reg_1975_pp1_it1;
        ap_reg_ppstg_or_cond15_i_reg_1975_pp1_it3 <= ap_reg_ppstg_or_cond15_i_reg_1975_pp1_it2;
        ap_reg_ppstg_or_cond5_i_reg_1930_pp1_it1 <= or_cond5_i_reg_1930;
        ap_reg_ppstg_or_cond7_i_reg_1939_pp1_it1 <= or_cond7_i_reg_1939;
        ap_reg_ppstg_or_cond9_i_reg_1948_pp1_it1 <= or_cond9_i_reg_1948;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_lv1_0 == or_cond1_i_reg_1912) & (ap_const_lv1_0 == or_cond_i_reg_1984) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_26))) begin
        featureHist_addr_1_reg_2071 <= tmp_23_i_fu_1298_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == or_cond3_i_reg_1921) & (ap_const_lv1_0 == or_cond2_i_reg_1998) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18))) begin
        featureHist_addr_2_reg_2172 <= tmp_32_1_i_fu_1375_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == or_cond4_i_reg_2002) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_i_reg_1930_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_22))) begin
        featureHist_addr_3_reg_2188 <= tmp_32_2_i_fu_1398_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_26) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_i_reg_1939_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond6_i_reg_2006_pp1_it1))) begin
        featureHist_addr_4_reg_2199 <= tmp_32_3_i_fu_1419_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond9_i_reg_1948_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond8_i_reg_2010_pp1_it1))) begin
        featureHist_addr_5_reg_2230 <= tmp_32_4_i_fu_1459_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_or_cond10_i_reg_2014_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond11_i_reg_1957_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_22))) begin
        featureHist_addr_6_reg_2326 <= tmp_32_5_i_fu_1545_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_27) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond13_i_reg_1966_pp1_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond12_i_reg_2018_pp1_it2))) begin
        featureHist_addr_7_reg_2347 <= tmp_32_6_i_fu_1567_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_or_cond15_i_reg_1975_pp1_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond14_i_reg_2022_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_20))) begin
        featureHist_addr_8_reg_2358 <= tmp_32_7_i_fu_1588_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_11) & (ap_const_lv1_0 == exitcond5_i_reg_1676) & ~(ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        frame_in_addr_read_reg_1685 <= m_axi_frame_in_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        frame_in_addr_reg_1670 <= tmp_3_fu_771_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18) & (ap_const_lv1_0 == exitcond_flatten_i_fu_899_p2))) begin
        i_mid2_i_reg_1787 <= i_mid2_i_fu_953_p3;
        iterator_mid2_i_44_reg_1782 <= iterator_mid2_i_44_fu_939_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18))) begin
        indvar_flatten_next_i_reg_1735 <= indvar_flatten_next_i_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_11) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        indvar_next2_i_reg_1680 <= indvar_next2_i_fu_787_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18) & (ap_const_lv1_0 == exitcond_flatten_i_fu_899_p2))) begin
        iterator_mid2_i_reg_1740 <= iterator_mid2_i_fu_923_p3;
        j_mid2_i_reg_1769 <= j_mid2_i_fu_931_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_20))) begin
        j_1_1_cast_cast_i_reg_1852[0] <= j_1_1_cast_cast_i_fu_1019_p1[0];j_1_1_cast_cast_i_reg_1852[8 : 2] <= j_1_1_cast_cast_i_fu_1019_p1[8 : 2];
        j_1_2_cast_cast_i_reg_1862[8 : 2] <= j_1_2_cast_cast_i_fu_1033_p1[8 : 2];
        j_1_3_cast_cast_i_reg_1872[1 : 0] <= j_1_3_cast_cast_i_fu_1047_p1[1 : 0];j_1_3_cast_cast_i_reg_1872[8 : 3] <= j_1_3_cast_cast_i_fu_1047_p1[8 : 3];
        j_1_4_cast_cast_i_reg_1882[1] <= j_1_4_cast_cast_i_fu_1061_p1[1];j_1_4_cast_cast_i_reg_1882[8 : 3] <= j_1_4_cast_cast_i_fu_1061_p1[8 : 3];
        j_1_5_cast_cast_i_reg_1892[0] <= j_1_5_cast_cast_i_fu_1075_p1[0];j_1_5_cast_cast_i_reg_1892[8 : 3] <= j_1_5_cast_cast_i_fu_1075_p1[8 : 3];
        j_1_6_cast_cast_i_reg_1902[8 : 3] <= j_1_6_cast_cast_i_fu_1089_p1[8 : 3];
        j_1_cast_cast_i_reg_1842[8 : 1] <= j_1_cast_cast_i_fu_1005_p1[8 : 1];
        j_cast_cast_i_reg_1832[8 : 0] <= j_cast_cast_i_fu_992_p1[8 : 0];
        tmp_12_1_i_reg_1847 <= tmp_12_1_i_fu_1009_p2;
        tmp_12_2_i_reg_1857 <= tmp_12_2_i_fu_1023_p2;
        tmp_12_3_i_reg_1867 <= tmp_12_3_i_fu_1037_p2;
        tmp_12_4_i_reg_1877 <= tmp_12_4_i_fu_1051_p2;
        tmp_12_5_i_reg_1887 <= tmp_12_5_i_fu_1065_p2;
        tmp_12_6_i_reg_1897 <= tmp_12_6_i_fu_1079_p2;
        tmp_12_7_i_reg_1907 <= tmp_12_7_i_fu_1093_p2;
        tmp_14_7_i_reg_1820 <= tmp_14_7_i_fu_987_p2;
        tmp_4_i_reg_1808 <= tmp_4_i_fu_982_p2;
        tmp_6_i_reg_1837 <= tmp_6_i_fu_995_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_19))) begin
        j_1_7_i_reg_1803 <= j_1_7_i_fu_974_p2;
        tmp_34_7_i_reg_1798 <= tmp_34_7_i_fu_969_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        k_reg_1660 <= k_fu_723_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_22) & (ap_const_lv1_0 == or_cond11_i_reg_1957))) begin
        or_cond10_i_reg_2014 <= or_cond10_i_fu_1202_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_21))) begin
        or_cond11_i_reg_1957 <= or_cond11_i_fu_1138_p2;
        or_cond13_i_reg_1966 <= or_cond13_i_fu_1146_p2;
        or_cond15_i_reg_1975 <= or_cond15_i_fu_1154_p2;
        or_cond1_i_reg_1912 <= or_cond1_i_fu_1098_p2;
        or_cond3_i_reg_1921 <= or_cond3_i_fu_1106_p2;
        or_cond5_i_reg_1930 <= or_cond5_i_fu_1114_p2;
        or_cond7_i_reg_1939 <= or_cond7_i_fu_1122_p2;
        or_cond9_i_reg_1948 <= or_cond9_i_fu_1130_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_22) & (ap_const_lv1_0 == or_cond13_i_reg_1966))) begin
        or_cond12_i_reg_2018 <= or_cond12_i_fu_1206_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_22) & (ap_const_lv1_0 == or_cond15_i_reg_1975))) begin
        or_cond14_i_reg_2022 <= or_cond14_i_fu_1210_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_lv1_0 == or_cond3_i_reg_1921) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_22))) begin
        or_cond2_i_reg_1998 <= or_cond2_i_fu_1186_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_lv1_0 == or_cond5_i_reg_1930) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_22))) begin
        or_cond4_i_reg_2002 <= or_cond4_i_fu_1190_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_22) & (ap_const_lv1_0 == or_cond7_i_reg_1939))) begin
        or_cond6_i_reg_2006 <= or_cond6_i_fu_1194_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_22) & (ap_const_lv1_0 == or_cond9_i_reg_1948))) begin
        or_cond8_i_reg_2010 <= or_cond8_i_fu_1198_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_lv1_0 == or_cond1_i_reg_1912) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_22))) begin
        or_cond_i_reg_1984 <= or_cond_i_fu_1162_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_23) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_lv1_0 == or_cond1_i_reg_1912) & (ap_const_lv1_0 == or_cond_i_reg_1984)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_25) & (ap_const_lv1_0 == or_cond3_i_reg_1921) & (ap_const_lv1_0 == or_cond2_i_reg_1998)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_19) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond11_i_reg_1957_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond10_i_reg_2014_pp1_it1)))) begin
        reg_636 <= {{rgb_i_q0[ap_const_lv32_7 : ap_const_lv32_5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_23) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_lv1_0 == or_cond1_i_reg_1912) & (ap_const_lv1_0 == or_cond_i_reg_1984)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_25) & (ap_const_lv1_0 == or_cond3_i_reg_1921) & (ap_const_lv1_0 == or_cond2_i_reg_1998)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond11_i_reg_1957_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond10_i_reg_2014_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18)))) begin
        reg_640 <= {{rgb_i_q1[ap_const_lv32_7 : ap_const_lv32_5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_lv1_0 == or_cond1_i_reg_1912) & (ap_const_lv1_0 == or_cond_i_reg_1984) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_24)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_26) & (ap_const_lv1_0 == or_cond5_i_reg_1930) & (ap_const_lv1_0 == or_cond4_i_reg_2002)))) begin
        reg_644 <= {{rgb_i_q0[ap_const_lv32_7 : ap_const_lv32_5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_19) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond11_i_reg_1957_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond10_i_reg_2014_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_lv1_0 == or_cond3_i_reg_1921) & (ap_const_lv1_0 == or_cond2_i_reg_1998) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_24)))) begin
        reg_648 <= {{rgb_i_q1[ap_const_lv32_7 : ap_const_lv32_5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_lv1_0 == or_cond5_i_reg_1930) & (ap_const_lv1_0 == or_cond4_i_reg_2002) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_21) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond13_i_reg_1966_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond12_i_reg_2018_pp1_it1)))) begin
        reg_657 <= {{rgb_i_q0[ap_const_lv32_7 : ap_const_lv32_5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_lv1_0 == or_cond1_i_reg_1912) & (ap_const_lv1_0 == or_cond_i_reg_1984) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_28)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == or_cond3_i_reg_1921) & (ap_const_lv1_0 == or_cond2_i_reg_1998) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_24) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_i_reg_1930_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_i_reg_2002_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it3) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond13_i_reg_1966_pp1_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond12_i_reg_2018_pp1_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond14_i_reg_2022_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_22) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond15_i_reg_1975_pp1_it3)))) begin
        reg_678 <= grp_fu_666_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_28) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_i_reg_1939_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond6_i_reg_2006_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond9_i_reg_1948_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond8_i_reg_2010_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_24) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond11_i_reg_1957_pp1_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond10_i_reg_2014_pp1_it2)))) begin
        reg_684 <= grp_fu_672_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_21) & (ap_const_lv1_0 == or_cond1_i_fu_1098_p2))) begin
        tmp_10_i_reg_1916 <= tmp_10_i_fu_1102_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == tmp_2_i_fu_705_p2))) begin
        tmp_13_7_cast_i_reg_1652[15 : 0] <= tmp_13_7_cast_i_fu_714_p1[15 : 0];
        tmp_91_cast_i_reg_1647[15 : 0] <= tmp_91_cast_i_fu_711_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_21) & (ap_const_lv1_0 == or_cond3_i_fu_1106_p2))) begin
        tmp_16_1_i_reg_1925 <= tmp_16_1_i_fu_1110_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_21) & (ap_const_lv1_0 == or_cond5_i_fu_1114_p2))) begin
        tmp_16_2_i_reg_1934 <= tmp_16_2_i_fu_1118_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_21) & (ap_const_lv1_0 == or_cond7_i_fu_1122_p2))) begin
        tmp_16_3_i_reg_1943 <= tmp_16_3_i_fu_1126_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_21) & (ap_const_lv1_0 == or_cond9_i_fu_1130_p2))) begin
        tmp_16_4_i_reg_1952 <= tmp_16_4_i_fu_1134_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_21) & (ap_const_lv1_0 == or_cond11_i_fu_1138_p2))) begin
        tmp_16_5_i_reg_1961 <= tmp_16_5_i_fu_1142_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_21) & (ap_const_lv1_0 == or_cond13_i_fu_1146_p2))) begin
        tmp_16_6_i_reg_1970 <= tmp_16_6_i_fu_1150_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_21) & (ap_const_lv1_0 == or_cond15_i_fu_1154_p2))) begin
        tmp_16_7_i_reg_1979 <= tmp_16_7_i_fu_1158_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_25) & (ap_const_lv1_0 == or_cond5_i_reg_1930) & (ap_const_lv1_0 == or_cond4_i_reg_2002))) begin
        tmp_17_2_i_reg_2051 <= tmp_17_2_i_fu_1273_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_26) & (ap_const_lv1_0 == or_cond7_i_reg_1939) & (ap_const_lv1_0 == or_cond6_i_reg_2006))) begin
        tmp_17_3_i_reg_2087 <= tmp_17_3_i_fu_1306_p2;
        tmp_22_3_i_reg_2092 <= tmp_22_3_i_fu_1311_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_27) & (ap_const_lv1_0 == or_cond9_i_reg_1948) & (ap_const_lv1_0 == or_cond8_i_reg_2010))) begin
        tmp_17_4_i_reg_2122 <= tmp_17_4_i_fu_1333_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_or_cond11_i_reg_1957_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond10_i_reg_2014_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_29))) begin
        tmp_17_5_i_reg_2215 <= tmp_17_5_i_fu_1445_p2;
        tmp_22_5_i_reg_2220 <= tmp_22_5_i_fu_1450_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond13_i_reg_1966_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond12_i_reg_2018_pp1_it1))) begin
        tmp_17_6_i_reg_2251 <= tmp_17_6_i_fu_1476_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_20) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond15_i_reg_1975_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond14_i_reg_2022_pp1_it1))) begin
        tmp_17_7_i_reg_2291 <= tmp_17_7_i_fu_1503_p2;
        tmp_22_7_i_reg_2296 <= tmp_22_7_i_fu_1508_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_28) & (ap_const_lv1_0 == or_cond9_i_reg_1948) & (ap_const_lv1_0 == or_cond8_i_reg_2010))) begin
        tmp_22_4_i_reg_2142 <= tmp_22_4_i_fu_1342_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_19) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond13_i_reg_1966_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond12_i_reg_2018_pp1_it1))) begin
        tmp_22_6_i_reg_2261 <= tmp_22_6_i_fu_1485_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_lv1_0 == or_cond1_i_reg_1912) & (ap_const_lv1_0 == or_cond_i_reg_1984) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_25))) begin
        tmp_22_i_49_reg_2046 <= tmp_22_i_49_fu_1262_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_26) & (ap_const_lv1_0 == or_cond5_i_reg_1930) & (ap_const_lv1_0 == or_cond4_i_reg_2002))) begin
        tmp_29_2_i_reg_2082 <= {{rgb_i_q1[ap_const_lv32_7 : ap_const_lv32_5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_27) & (ap_const_lv1_0 == or_cond7_i_reg_1939) & (ap_const_lv1_0 == or_cond6_i_reg_2006))) begin
        tmp_29_3_i_reg_2112 <= {{rgb_i_q1[ap_const_lv32_7 : ap_const_lv32_5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_lv1_0 == or_cond9_i_reg_1948) & (ap_const_lv1_0 == or_cond8_i_reg_2010) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_29))) begin
        tmp_29_4_i_reg_2167 <= {{rgb_i_q1[ap_const_lv32_7 : ap_const_lv32_5]}};
        tmp_41_i_reg_2157 <= {{rgb_i_q0[ap_const_lv32_7 : ap_const_lv32_5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond13_i_reg_1966_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond12_i_reg_2018_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_20))) begin
        tmp_29_6_i_reg_2286 <= {{rgb_i_q1[ap_const_lv32_7 : ap_const_lv32_5]}};
        tmp_45_i_reg_2276 <= {{rgb_i_q0[ap_const_lv32_7 : ap_const_lv32_5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_21) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond15_i_reg_1975_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond14_i_reg_2022_pp1_it1))) begin
        tmp_29_7_i_reg_2321 <= {{rgb_i_q1[ap_const_lv32_7 : ap_const_lv32_5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_lv1_0 == or_cond3_i_reg_1921) & (ap_const_lv1_0 == or_cond2_i_reg_1998) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_29))) begin
        tmp_31_1_i_reg_2152 <= tmp_31_1_i_fu_1365_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == or_cond5_i_reg_1930) & (ap_const_lv1_0 == or_cond4_i_reg_2002) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_21))) begin
        tmp_31_2_i_reg_2183 <= tmp_31_2_i_fu_1392_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_25) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_i_reg_1939_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond6_i_reg_2006_pp1_it1))) begin
        tmp_31_3_i_reg_2194 <= tmp_31_3_i_fu_1413_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_or_cond9_i_reg_1948_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond8_i_reg_2010_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_29))) begin
        tmp_31_4_i_reg_2210 <= tmp_31_4_i_fu_1439_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_or_cond11_i_reg_1957_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond10_i_reg_2014_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_21))) begin
        tmp_31_5_i_reg_2306 <= tmp_31_5_i_fu_1531_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_26) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond13_i_reg_1966_pp1_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond12_i_reg_2018_pp1_it2))) begin
        tmp_31_6_i_reg_2342 <= tmp_31_6_i_fu_1561_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_19) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond15_i_reg_1975_pp1_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond14_i_reg_2022_pp1_it2))) begin
        tmp_31_7_i_reg_2353 <= tmp_31_7_i_fu_1582_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_17)) begin
        tmp_32_i_reg_1726 <= tmp_32_i_fu_893_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_25))) begin
        tmp_34_2_i_reg_2066 <= tmp_34_2_i_fu_1293_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_27))) begin
        tmp_34_3_i_reg_2117 <= tmp_34_3_i_fu_1328_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_28)) begin
        tmp_34_4_i_reg_2205 <= tmp_34_4_i_fu_1423_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_19)) begin
        tmp_34_6_i_reg_2271 <= tmp_34_6_i_fu_1494_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_28) & (ap_const_lv1_0 == or_cond7_i_reg_1939) & (ap_const_lv1_0 == or_cond6_i_reg_2006))) begin
        tmp_39_i_reg_2127 <= {{rgb_i_q0[ap_const_lv32_7 : ap_const_lv32_5]}};
        tmp_40_i_reg_2132 <= {{rgb_i_q1[ap_const_lv32_7 : ap_const_lv32_5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond3_i_fu_717_p2))) begin
        tmp_3_i_reg_1665[18 : 7] <= tmp_3_i_fu_753_p2[18 : 7];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18) & (ap_const_lv1_0 == or_cond9_i_reg_1948) & (ap_const_lv1_0 == or_cond8_i_reg_2010))) begin
        tmp_42_i_reg_2178 <= {{rgb_i_q0[ap_const_lv32_7 : ap_const_lv32_5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond15_i_reg_1975_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_22) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond14_i_reg_2022_pp1_it1))) begin
        tmp_47_i_reg_2332 <= {{rgb_i_q0[ap_const_lv32_7 : ap_const_lv32_5]}};
        tmp_48_i_reg_2337 <= {{rgb_i_q1[ap_const_lv32_7 : ap_const_lv32_5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_14) & ~(ap_const_lv1_0 == tmp_5_reg_1695))) begin
        tmp_4_reg_1701 <= tmp_4_fu_840_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_12)) begin
        tmp_5_reg_1695 <= tmp_5_i_fu_822_p2[ap_const_lv32_F];
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == tmp_5_reg_1695) & (ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_15))) begin
        tmp_6_reg_1711 <= {{neg_mul_i_fu_852_p2[ap_const_lv32_20 : ap_const_lv32_17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_14) & (ap_const_lv1_0 == tmp_5_reg_1695))) begin
        tmp_7_reg_1706 <= {{grp_fu_1592_p2[ap_const_lv32_21 : ap_const_lv32_17]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == tmp_5_reg_1695) & (ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_16))) begin
        tmp_8_reg_1716 <= tmp_8_fu_880_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == tmp_5_reg_1695) & (ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_16))) begin
        tmp_9_reg_1721 <= tmp_9_fu_884_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_409)) begin
        tmp_cast_i_reg_1634 <= tmp_cast_i_fu_690_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_19))) begin
        tmp_i_reg_1793 <= tmp_i_fu_964_p2;
    end
end

always @ (ap_done_reg or ap_sig_cseq_ST_st3_fsm_2 or exitcond3_i_fu_717_p2) begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == exitcond3_i_fu_717_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st3_fsm_2 or exitcond3_i_fu_717_p2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == exitcond3_i_fu_717_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_141) begin
    if (ap_sig_bdd_141) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_11 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_11 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_234) begin
    if (ap_sig_bdd_234) begin
        ap_sig_cseq_ST_pp1_stg0_fsm_18 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg0_fsm_18 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_294) begin
    if (ap_sig_bdd_294) begin
        ap_sig_cseq_ST_pp1_stg10_fsm_28 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg10_fsm_28 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_765) begin
    if (ap_sig_bdd_765) begin
        ap_sig_cseq_ST_pp1_stg11_fsm_29 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg11_fsm_29 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_215) begin
    if (ap_sig_bdd_215) begin
        ap_sig_cseq_ST_pp1_stg1_fsm_19 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg1_fsm_19 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_368) begin
    if (ap_sig_bdd_368) begin
        ap_sig_cseq_ST_pp1_stg2_fsm_20 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg2_fsm_20 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_311) begin
    if (ap_sig_bdd_311) begin
        ap_sig_cseq_ST_pp1_stg3_fsm_21 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg3_fsm_21 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_384) begin
    if (ap_sig_bdd_384) begin
        ap_sig_cseq_ST_pp1_stg4_fsm_22 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg4_fsm_22 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_174) begin
    if (ap_sig_bdd_174) begin
        ap_sig_cseq_ST_pp1_stg5_fsm_23 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg5_fsm_23 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_245) begin
    if (ap_sig_bdd_245) begin
        ap_sig_cseq_ST_pp1_stg6_fsm_24 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg6_fsm_24 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_199) begin
    if (ap_sig_bdd_199) begin
        ap_sig_cseq_ST_pp1_stg7_fsm_25 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg7_fsm_25 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_254) begin
    if (ap_sig_bdd_254) begin
        ap_sig_cseq_ST_pp1_stg8_fsm_26 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg8_fsm_26 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_274) begin
    if (ap_sig_bdd_274) begin
        ap_sig_cseq_ST_pp1_stg9_fsm_27 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg9_fsm_27 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_882) begin
    if (ap_sig_bdd_882) begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_477) begin
    if (ap_sig_bdd_477) begin
        ap_sig_cseq_ST_st15_fsm_12 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_12 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_488) begin
    if (ap_sig_bdd_488) begin
        ap_sig_cseq_ST_st17_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_14 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_503) begin
    if (ap_sig_bdd_503) begin
        ap_sig_cseq_ST_st18_fsm_15 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_15 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_513) begin
    if (ap_sig_bdd_513) begin
        ap_sig_cseq_ST_st19_fsm_16 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_16 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_49) begin
    if (ap_sig_bdd_49) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_526) begin
    if (ap_sig_bdd_526) begin
        ap_sig_cseq_ST_st20_fsm_17 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st20_fsm_17 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_427) begin
    if (ap_sig_bdd_427) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_444) begin
    if (ap_sig_bdd_444) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_458) begin
    if (ap_sig_bdd_458) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_997) begin
    if (ap_sig_bdd_997) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

always @ (m_axi_frame_in_ARREADY or ap_reg_ioackin_m_axi_frame_in_ARREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_in_ARREADY)) begin
        ap_sig_ioackin_m_axi_frame_in_ARREADY = m_axi_frame_in_ARREADY;
    end else begin
        ap_sig_ioackin_m_axi_frame_in_ARREADY = ap_const_logic_1;
    end
end

always @ (ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it2 or ap_reg_ppiten_pp1_it3 or ap_sig_cseq_ST_pp1_stg7_fsm_25 or ap_sig_cseq_ST_pp1_stg0_fsm_18 or ap_sig_cseq_ST_pp1_stg8_fsm_26 or ap_sig_cseq_ST_pp1_stg9_fsm_27 or ap_sig_cseq_ST_pp1_stg3_fsm_21 or ap_sig_cseq_ST_pp1_stg2_fsm_20 or ap_sig_cseq_ST_pp1_stg4_fsm_22 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_pp1_stg11_fsm_29 or featureHist_addr_3_reg_2188 or featureHist_addr_4_reg_2199 or featureHist_addr_5_reg_2230 or tmp_1_i_fu_694_p1 or tmp_23_i_fu_1298_p1 or tmp_32_1_i_fu_1375_p1 or tmp_32_5_i_fu_1545_p1 or tmp_32_6_i_fu_1567_p1 or tmp_32_7_i_fu_1588_p1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_21))) begin
        featureHist_address0 = featureHist_addr_5_reg_2230;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_29))) begin
        featureHist_address0 = featureHist_addr_4_reg_2199;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_25))) begin
        featureHist_address0 = featureHist_addr_3_reg_2188;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        featureHist_address0 = tmp_1_i_fu_694_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it3) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_20))) begin
        featureHist_address0 = tmp_32_7_i_fu_1588_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_27))) begin
        featureHist_address0 = tmp_32_6_i_fu_1567_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_22))) begin
        featureHist_address0 = tmp_32_5_i_fu_1545_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18))) begin
        featureHist_address0 = tmp_32_1_i_fu_1375_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_26))) begin
        featureHist_address0 = tmp_23_i_fu_1298_p1;
    end else begin
        featureHist_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp1_stg5_fsm_23 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it2 or ap_reg_ppiten_pp1_it3 or ap_sig_cseq_ST_pp1_stg7_fsm_25 or ap_sig_cseq_ST_pp1_stg1_fsm_19 or ap_sig_cseq_ST_pp1_stg0_fsm_18 or ap_sig_cseq_ST_pp1_stg8_fsm_26 or ap_sig_cseq_ST_pp1_stg3_fsm_21 or ap_sig_cseq_ST_pp1_stg4_fsm_22 or featureHist_addr_1_reg_2071 or ap_sig_cseq_ST_pp1_stg11_fsm_29 or featureHist_addr_2_reg_2172 or featureHist_addr_6_reg_2326 or featureHist_addr_7_reg_2347 or featureHist_addr_8_reg_2358 or tmp_32_2_i_fu_1398_p1 or tmp_32_3_i_fu_1419_p1 or tmp_32_4_i_fu_1459_p1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_23) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3))) begin
        featureHist_address1 = featureHist_addr_8_reg_2358;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it3) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_19))) begin
        featureHist_address1 = featureHist_addr_7_reg_2347;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_25))) begin
        featureHist_address1 = featureHist_addr_6_reg_2326;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_21))) begin
        featureHist_address1 = featureHist_addr_2_reg_2172;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_29))) begin
        featureHist_address1 = featureHist_addr_1_reg_2071;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18))) begin
        featureHist_address1 = tmp_32_4_i_fu_1459_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_26))) begin
        featureHist_address1 = tmp_32_3_i_fu_1419_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_22))) begin
        featureHist_address1 = tmp_32_2_i_fu_1398_p1;
    end else begin
        featureHist_address1 = 'bx;
    end
end

always @ (ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it2 or ap_reg_ppiten_pp1_it3 or ap_sig_cseq_ST_pp1_stg7_fsm_25 or ap_sig_cseq_ST_pp1_stg0_fsm_18 or ap_sig_cseq_ST_pp1_stg8_fsm_26 or ap_sig_cseq_ST_pp1_stg9_fsm_27 or ap_sig_cseq_ST_pp1_stg3_fsm_21 or ap_sig_cseq_ST_pp1_stg2_fsm_20 or ap_sig_cseq_ST_pp1_stg4_fsm_22 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_pp1_stg11_fsm_29) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_21)) | (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it3) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_25)))) begin
        featureHist_ce0 = ap_const_logic_1;
    end else begin
        featureHist_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp1_stg5_fsm_23 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it2 or ap_reg_ppiten_pp1_it3 or ap_sig_cseq_ST_pp1_stg7_fsm_25 or ap_sig_cseq_ST_pp1_stg1_fsm_19 or ap_sig_cseq_ST_pp1_stg0_fsm_18 or ap_sig_cseq_ST_pp1_stg8_fsm_26 or ap_sig_cseq_ST_pp1_stg3_fsm_21 or ap_sig_cseq_ST_pp1_stg4_fsm_22 or ap_sig_cseq_ST_pp1_stg11_fsm_29) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_25)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it3) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_19)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_23) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3)))) begin
        featureHist_ce1 = ap_const_logic_1;
    end else begin
        featureHist_ce1 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it2 or ap_sig_cseq_ST_pp1_stg7_fsm_25 or ap_sig_cseq_ST_pp1_stg3_fsm_21 or reg_678 or reg_684 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_pp1_stg11_fsm_29) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_29)))) begin
        featureHist_d0 = reg_684;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_25))) begin
        featureHist_d0 = reg_678;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        featureHist_d0 = ap_const_lv16_0;
    end else begin
        featureHist_d0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp1_stg5_fsm_23 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it2 or ap_reg_ppiten_pp1_it3 or ap_sig_cseq_ST_pp1_stg7_fsm_25 or ap_sig_cseq_ST_pp1_stg1_fsm_19 or ap_sig_cseq_ST_pp1_stg3_fsm_21 or reg_678 or reg_684 or ap_sig_cseq_ST_pp1_stg11_fsm_29) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_25))) begin
        featureHist_d1 = reg_684;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it3) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_19)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_23) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3)))) begin
        featureHist_d1 = reg_678;
    end else begin
        featureHist_d1 = 'bx;
    end
end

always @ (ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it2 or ap_sig_cseq_ST_pp1_stg7_fsm_25 or ap_reg_ppstg_or_cond5_i_reg_1930_pp1_it1 or ap_reg_ppstg_or_cond4_i_reg_2002_pp1_it1 or ap_sig_cseq_ST_pp1_stg3_fsm_21 or ap_reg_ppstg_or_cond7_i_reg_1939_pp1_it1 or ap_reg_ppstg_or_cond6_i_reg_2006_pp1_it1 or ap_reg_ppstg_or_cond9_i_reg_1948_pp1_it1 or ap_reg_ppstg_or_cond8_i_reg_2010_pp1_it1 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_pp1_stg11_fsm_29) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_25) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_i_reg_1930_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_i_reg_2002_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_i_reg_1939_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond6_i_reg_2006_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_21) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond9_i_reg_1948_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond8_i_reg_2010_pp1_it1)))) begin
        featureHist_we0 = ap_const_logic_1;
    end else begin
        featureHist_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp1_stg5_fsm_23 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it2 or ap_reg_ppiten_pp1_it3 or exitcond_flatten_i_reg_1731 or or_cond1_i_reg_1912 or or_cond_i_reg_1984 or ap_sig_cseq_ST_pp1_stg7_fsm_25 or or_cond3_i_reg_1921 or or_cond2_i_reg_1998 or ap_sig_cseq_ST_pp1_stg1_fsm_19 or ap_reg_ppstg_or_cond13_i_reg_1966_pp1_it2 or ap_reg_ppstg_or_cond12_i_reg_2018_pp1_it2 or ap_sig_cseq_ST_pp1_stg3_fsm_21 or ap_reg_ppstg_or_cond11_i_reg_1957_pp1_it2 or ap_reg_ppstg_or_cond10_i_reg_2014_pp1_it2 or ap_reg_ppstg_or_cond15_i_reg_1975_pp1_it3 or ap_reg_ppstg_or_cond14_i_reg_2022_pp1_it3 or ap_sig_cseq_ST_pp1_stg11_fsm_29) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_lv1_0 == or_cond1_i_reg_1912) & (ap_const_lv1_0 == or_cond_i_reg_1984) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == or_cond3_i_reg_1921) & (ap_const_lv1_0 == or_cond2_i_reg_1998) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_25) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond11_i_reg_1957_pp1_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond10_i_reg_2014_pp1_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it3) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_19) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond13_i_reg_1966_pp1_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond12_i_reg_2018_pp1_it2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_23) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond15_i_reg_1975_pp1_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond14_i_reg_2022_pp1_it3)))) begin
        featureHist_we1 = ap_const_logic_1;
    end else begin
        featureHist_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_409) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_409)) begin
        frame_in1_read = ap_const_logic_1;
    end else begin
        frame_in1_read = ap_const_logic_0;
    end
end

always @ (i_i_reg_583 or ap_reg_ppiten_pp1_it1 or exitcond_flatten_i_reg_1731 or ap_sig_cseq_ST_pp1_stg0_fsm_18 or i_mid2_i_reg_1787) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18))) begin
        i_i_phi_fu_587_p4 = i_mid2_i_reg_1787;
    end else begin
        i_i_phi_fu_587_p4 = i_i_reg_583;
    end
end

always @ (indvar2_i_reg_549 or ap_sig_cseq_ST_pp0_stg0_fsm_11 or exitcond5_i_reg_1676 or ap_reg_ppiten_pp0_it1 or indvar_next2_i_reg_1680) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_11) & (ap_const_lv1_0 == exitcond5_i_reg_1676) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        indvar2_i_phi_fu_553_p4 = indvar_next2_i_reg_1680;
    end else begin
        indvar2_i_phi_fu_553_p4 = indvar2_i_reg_549;
    end
end

always @ (indvar_flatten_i_reg_561 or ap_reg_ppiten_pp1_it1 or exitcond_flatten_i_reg_1731 or ap_sig_cseq_ST_pp1_stg0_fsm_18 or indvar_flatten_next_i_reg_1735) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18))) begin
        indvar_flatten_i_phi_fu_565_p4 = indvar_flatten_next_i_reg_1735;
    end else begin
        indvar_flatten_i_phi_fu_565_p4 = indvar_flatten_i_reg_561;
    end
end

always @ (iterator_i_46_reg_594 or ap_reg_ppiten_pp1_it1 or exitcond_flatten_i_reg_1731 or ap_sig_cseq_ST_pp1_stg0_fsm_18 or tmp_34_7_i_reg_1798) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18))) begin
        iterator_i_46_phi_fu_598_p4 = tmp_34_7_i_reg_1798;
    end else begin
        iterator_i_46_phi_fu_598_p4 = iterator_i_46_reg_594;
    end
end

always @ (iterator_i_reg_572 or ap_reg_ppiten_pp1_it1 or exitcond_flatten_i_reg_1731 or ap_sig_cseq_ST_pp1_stg0_fsm_18 or iterator_mid2_i_44_reg_1782) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18))) begin
        iterator_i_phi_fu_576_p4 = iterator_mid2_i_44_reg_1782;
    end else begin
        iterator_i_phi_fu_576_p4 = iterator_i_reg_572;
    end
end

always @ (j_i_reg_605 or ap_reg_ppiten_pp1_it1 or exitcond_flatten_i_reg_1731 or ap_sig_cseq_ST_pp1_stg0_fsm_18 or j_1_7_i_reg_1803) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == exitcond_flatten_i_reg_1731) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18))) begin
        j_i_phi_fu_609_p4 = j_1_7_i_reg_1803;
    end else begin
        j_i_phi_fu_609_p4 = j_i_reg_605;
    end
end

always @ (ap_reg_ioackin_m_axi_frame_in_ARREADY or ap_sig_cseq_ST_st5_fsm_4) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_frame_in_ARREADY))) begin
        m_axi_frame_in_ARVALID = ap_const_logic_1;
    end else begin
        m_axi_frame_in_ARVALID = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_11 or exitcond5_i_reg_1676 or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_11) & (ap_const_lv1_0 == exitcond5_i_reg_1676) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        m_axi_frame_in_RREADY = ap_const_logic_1;
    end else begin
        m_axi_frame_in_RREADY = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp1_stg5_fsm_23 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it2 or ap_sig_cseq_ST_pp1_stg7_fsm_25 or ap_sig_cseq_ST_pp1_stg1_fsm_19 or ap_sig_cseq_ST_pp1_stg0_fsm_18 or ap_sig_cseq_ST_pp1_stg6_fsm_24 or ap_sig_cseq_ST_pp1_stg8_fsm_26 or ap_sig_cseq_ST_pp1_stg9_fsm_27 or ap_sig_cseq_ST_pp1_stg10_fsm_28 or ap_sig_cseq_ST_pp1_stg3_fsm_21 or ap_sig_cseq_ST_pp1_stg2_fsm_20 or ap_sig_cseq_ST_pp1_stg4_fsm_22 or ap_sig_cseq_ST_pp1_stg11_fsm_29 or tmp_12_i_fu_1171_p1 or tmp_20_i_fu_1214_p1 or tmp_23_1_i_fu_1238_p1 or tmp_23_2_i_fu_1283_p1 or tmp_18_2_i_fu_1302_p1 or tmp_18_3_i_fu_1320_p1 or tmp_18_4_i_fu_1338_p1 or tmp_23_4_i_fu_1371_p1 or tmp_18_5_i_fu_1463_p1 or tmp_18_6_i_fu_1481_p1 or tmp_23_6_i_fu_1499_p1 or tmp_18_7_i_fu_1537_p1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_21))) begin
        rgb_i_address0 = tmp_18_7_i_fu_1537_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_20))) begin
        rgb_i_address0 = tmp_23_6_i_fu_1499_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_19))) begin
        rgb_i_address0 = tmp_18_6_i_fu_1481_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18))) begin
        rgb_i_address0 = tmp_18_5_i_fu_1463_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_29))) begin
        rgb_i_address0 = tmp_23_4_i_fu_1371_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_28))) begin
        rgb_i_address0 = tmp_18_4_i_fu_1338_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_27))) begin
        rgb_i_address0 = tmp_18_3_i_fu_1320_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_26))) begin
        rgb_i_address0 = tmp_18_2_i_fu_1302_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_25))) begin
        rgb_i_address0 = tmp_23_2_i_fu_1283_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_24))) begin
        rgb_i_address0 = tmp_23_1_i_fu_1238_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_23) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0))) begin
        rgb_i_address0 = tmp_20_i_fu_1214_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_22))) begin
        rgb_i_address0 = tmp_12_i_fu_1171_p1;
    end else begin
        rgb_i_address0 = 'bx;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_sig_cseq_ST_pp1_stg5_fsm_23 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it2 or ap_sig_cseq_ST_pp1_stg7_fsm_25 or ap_sig_cseq_ST_pp1_stg1_fsm_19 or ap_sig_cseq_ST_pp1_stg0_fsm_18 or ap_sig_cseq_ST_pp1_stg6_fsm_24 or ap_sig_cseq_ST_pp1_stg8_fsm_26 or ap_sig_cseq_ST_pp1_stg9_fsm_27 or ap_sig_cseq_ST_pp1_stg10_fsm_28 or ap_sig_cseq_ST_pp1_stg3_fsm_21 or ap_sig_cseq_ST_pp1_stg2_fsm_20 or ap_sig_cseq_ST_pp1_stg4_fsm_22 or ap_sig_cseq_ST_pp1_stg11_fsm_29 or tmp_8_i_fu_793_p1 or tmp_15_i_fu_1181_p1 or tmp_18_1_i_fu_1223_p1 or tmp_27_1_i_fu_1243_p1 or tmp_27_2_i_fu_1288_p1 or tmp_27_3_i_fu_1316_p1 or tmp_23_3_i_fu_1324_p1 or tmp_27_4_i_fu_1347_p1 or tmp_27_5_i_fu_1455_p1 or tmp_23_5_i_fu_1467_p1 or tmp_27_6_i_fu_1490_p1 or tmp_27_7_i_fu_1513_p1 or tmp_23_7_i_fu_1541_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        rgb_i_address1 = tmp_8_i_fu_793_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_21))) begin
        rgb_i_address1 = tmp_23_7_i_fu_1541_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_20))) begin
        rgb_i_address1 = tmp_27_7_i_fu_1513_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_19))) begin
        rgb_i_address1 = tmp_27_6_i_fu_1490_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18))) begin
        rgb_i_address1 = tmp_23_5_i_fu_1467_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_29))) begin
        rgb_i_address1 = tmp_27_5_i_fu_1455_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_28))) begin
        rgb_i_address1 = tmp_27_4_i_fu_1347_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_27))) begin
        rgb_i_address1 = tmp_23_3_i_fu_1324_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_26))) begin
        rgb_i_address1 = tmp_27_3_i_fu_1316_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_25))) begin
        rgb_i_address1 = tmp_27_2_i_fu_1288_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_24))) begin
        rgb_i_address1 = tmp_27_1_i_fu_1243_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_23) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0))) begin
        rgb_i_address1 = tmp_18_1_i_fu_1223_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_22))) begin
        rgb_i_address1 = tmp_15_i_fu_1181_p1;
    end else begin
        rgb_i_address1 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp1_stg5_fsm_23 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it2 or ap_sig_cseq_ST_pp1_stg7_fsm_25 or ap_sig_cseq_ST_pp1_stg1_fsm_19 or ap_sig_cseq_ST_pp1_stg0_fsm_18 or ap_sig_cseq_ST_pp1_stg6_fsm_24 or ap_sig_cseq_ST_pp1_stg8_fsm_26 or ap_sig_cseq_ST_pp1_stg9_fsm_27 or ap_sig_cseq_ST_pp1_stg10_fsm_28 or ap_sig_cseq_ST_pp1_stg3_fsm_21 or ap_sig_cseq_ST_pp1_stg2_fsm_20 or ap_sig_cseq_ST_pp1_stg4_fsm_22 or ap_sig_cseq_ST_pp1_stg11_fsm_29) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_23) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_25)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_24)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_28)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_22)))) begin
        rgb_i_ce0 = ap_const_logic_1;
    end else begin
        rgb_i_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_cseq_ST_pp1_stg5_fsm_23 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it2 or ap_sig_cseq_ST_pp1_stg7_fsm_25 or ap_sig_cseq_ST_pp1_stg1_fsm_19 or ap_sig_cseq_ST_pp1_stg0_fsm_18 or ap_sig_cseq_ST_pp1_stg6_fsm_24 or ap_sig_cseq_ST_pp1_stg8_fsm_26 or ap_sig_cseq_ST_pp1_stg9_fsm_27 or ap_sig_cseq_ST_pp1_stg10_fsm_28 or ap_sig_cseq_ST_pp1_stg3_fsm_21 or ap_sig_cseq_ST_pp1_stg2_fsm_20 or ap_sig_cseq_ST_pp1_stg4_fsm_22 or ap_sig_cseq_ST_pp1_stg11_fsm_29) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_23) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_25)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_24)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_28)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        rgb_i_ce1 = ap_const_logic_1;
    end else begin
        rgb_i_ce1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_exitcond5_i_reg_1676_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_i_reg_1676_pp0_it1))) begin
        rgb_i_we1 = ap_const_logic_1;
    end else begin
        rgb_i_we1 = ap_const_logic_0;
    end
end
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_cseq_ST_pp1_stg5_fsm_23 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it2 or ap_reg_ppiten_pp1_it3 or ap_sig_bdd_409 or tmp_2_i_fu_705_p2 or exitcond3_i_fu_717_p2 or exitcond5_i_fu_781_p2 or exitcond_flatten_i_fu_899_p2 or ap_sig_ioackin_m_axi_frame_in_ARREADY) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_409) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(ap_const_lv1_0 == tmp_2_i_fu_705_p2)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            if (~(ap_const_lv1_0 == exitcond3_i_fu_717_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            if (~(ap_const_logic_0 == ap_sig_ioackin_m_axi_frame_in_ARREADY)) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_11;
        end
        ap_ST_pp0_stg0_fsm_11 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == exitcond5_i_fu_781_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_11;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == exitcond5_i_fu_781_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_st15_fsm_12;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_11;
            end
        end
        ap_ST_st15_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_st16_fsm_13;
        end
        ap_ST_st16_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_st17_fsm_14;
        end
        ap_ST_st17_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_st18_fsm_15;
        end
        ap_ST_st18_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_st19_fsm_16;
        end
        ap_ST_st19_fsm_16 : 
        begin
            ap_NS_fsm = ap_ST_st20_fsm_17;
        end
        ap_ST_st20_fsm_17 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg0_fsm_18;
        end
        ap_ST_pp1_stg0_fsm_18 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == exitcond_flatten_i_fu_899_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
                ap_NS_fsm = ap_ST_pp1_stg1_fsm_19;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_pp1_stg1_fsm_19 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg2_fsm_20;
        end
        ap_ST_pp1_stg2_fsm_20 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg3_fsm_21;
        end
        ap_ST_pp1_stg3_fsm_21 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg4_fsm_22;
        end
        ap_ST_pp1_stg4_fsm_22 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg5_fsm_23;
        end
        ap_ST_pp1_stg5_fsm_23 : 
        begin
            if (~((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_23) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it2))) begin
                ap_NS_fsm = ap_ST_pp1_stg6_fsm_24;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_pp1_stg6_fsm_24 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg7_fsm_25;
        end
        ap_ST_pp1_stg7_fsm_25 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg8_fsm_26;
        end
        ap_ST_pp1_stg8_fsm_26 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg9_fsm_27;
        end
        ap_ST_pp1_stg9_fsm_27 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg10_fsm_28;
        end
        ap_ST_pp1_stg10_fsm_28 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg11_fsm_29;
        end
        ap_ST_pp1_stg11_fsm_29 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg0_fsm_18;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end



always @ (ap_CS_fsm) begin
    ap_sig_bdd_141 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_B]);
end


always @ (m_axi_frame_in_RVALID or exitcond5_i_reg_1676) begin
    ap_sig_bdd_149 = ((m_axi_frame_in_RVALID == ap_const_logic_0) & (ap_const_lv1_0 == exitcond5_i_reg_1676));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_174 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_17]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_199 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_19]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_215 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_13]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_234 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_12]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_245 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_18]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_254 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_274 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_294 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_311 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_15]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_368 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_14]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_384 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_16]);
end


always @ (ap_start or ap_done_reg or frame_in1_empty_n) begin
    ap_sig_bdd_409 = ((frame_in1_empty_n == ap_const_logic_0) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_427 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_444 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_458 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_477 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_488 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_49 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_503 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_513 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_10]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_526 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_11]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_765 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_882 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_997 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

assign exitcond1215_i_fu_917_p2 = (j_i_phi_fu_609_p4 == ap_const_lv9_140? 1'b1: 1'b0);

assign exitcond3_i_fu_717_p2 = (k_i_reg_537 == ap_const_lv7_78? 1'b1: 1'b0);

assign exitcond5_i_fu_781_p2 = (indvar2_i_phi_fu_553_p4 == ap_const_lv11_780? 1'b1: 1'b0);

assign exitcond_flatten_i_fu_899_p2 = (indvar_flatten_i_phi_fu_565_p4 == ap_const_lv7_50? 1'b1: 1'b0);

assign grp_fu_1592_ce = ap_const_logic_1;

assign grp_fu_1592_p0 = ap_const_lv34_11112;

assign grp_fu_666_p2 = (reg_652 + ap_const_lv16_1);

assign grp_fu_672_p2 = (reg_661 + ap_const_lv16_1);

assign i_1211_i_fu_947_p2 = (i_i_phi_fu_587_p4 + ap_const_lv2_1);

assign i_cast_i_fu_961_p1 = i_mid2_i_reg_1787;

assign i_mid2_i_fu_953_p3 = ((exitcond1215_i_fu_917_p2[0:0] === 1'b1) ? i_1211_i_fu_947_p2 : i_i_phi_fu_587_p4);

assign indvar_flatten_next_i_fu_905_p2 = (indvar_flatten_i_phi_fu_565_p4 + ap_const_lv7_1);

assign indvar_next2_i_fu_787_p2 = (indvar2_i_phi_fu_553_p4 + ap_const_lv11_1);

assign indvarinc_i_fu_699_p2 = (invdar_i_reg_526 + ap_const_lv9_1);

assign iterator_1_dup_i_fu_911_p2 = (iterator_i_phi_fu_576_p4 + ap_const_lv11_3C0);

assign iterator_mid2_i_44_fu_939_p3 = ((exitcond1215_i_fu_917_p2[0:0] === 1'b1) ? iterator_1_dup_i_fu_911_p2 : iterator_i_phi_fu_576_p4);

assign iterator_mid2_i_fu_923_p3 = ((exitcond1215_i_fu_917_p2[0:0] === 1'b1) ? iterator_1_dup_i_fu_911_p2 : iterator_i_46_phi_fu_598_p4);

assign j_1_1_cast_cast_i_fu_1019_p1 = j_1_1_i_fu_1014_p2;

assign j_1_1_i_fu_1014_p2 = (j_mid2_i_reg_1769 | ap_const_lv9_2);

assign j_1_2_cast_cast_i_fu_1033_p1 = j_1_2_i_fu_1028_p2;

assign j_1_2_i_fu_1028_p2 = (j_mid2_i_reg_1769 | ap_const_lv9_3);

assign j_1_3_cast_cast_i_fu_1047_p1 = j_1_3_i_fu_1042_p2;

assign j_1_3_i_fu_1042_p2 = (j_mid2_i_reg_1769 | ap_const_lv9_4);

assign j_1_4_cast_cast_i_fu_1061_p1 = j_1_4_i_fu_1056_p2;

assign j_1_4_i_fu_1056_p2 = (j_mid2_i_reg_1769 | ap_const_lv9_5);

assign j_1_5_cast_cast_i_fu_1075_p1 = j_1_5_i_fu_1070_p2;

assign j_1_5_i_fu_1070_p2 = (j_mid2_i_reg_1769 | ap_const_lv9_6);

assign j_1_6_cast_cast_i_fu_1089_p1 = j_1_6_i_fu_1084_p2;

assign j_1_6_i_fu_1084_p2 = (j_mid2_i_reg_1769 | ap_const_lv9_7);

assign j_1_7_i_fu_974_p2 = (j_mid2_i_reg_1769 + ap_const_lv9_8);

assign j_1_cast_cast_i_fu_1005_p1 = j_1_i_fu_1000_p2;

assign j_1_i_fu_1000_p2 = (j_mid2_i_reg_1769 | ap_const_lv9_1);

assign j_cast_cast_i_fu_992_p1 = j_mid2_i_reg_1769;

assign j_mid2_i_fu_931_p3 = ((exitcond1215_i_fu_917_p2[0:0] === 1'b1) ? ap_const_lv9_0 : j_i_phi_fu_609_p4);

assign k_fu_723_p2 = (k_i_reg_537 + ap_const_lv7_1);

assign m_axi_frame_in_ARADDR = frame_in_addr_reg_1670;

assign m_axi_frame_in_ARBURST = ap_const_lv2_0;

assign m_axi_frame_in_ARCACHE = ap_const_lv4_0;

assign m_axi_frame_in_ARID = ap_const_lv1_0;

assign m_axi_frame_in_ARLEN = ap_const_lv32_780;

assign m_axi_frame_in_ARLOCK = ap_const_lv2_0;

assign m_axi_frame_in_ARPROT = ap_const_lv3_0;

assign m_axi_frame_in_ARQOS = ap_const_lv4_0;

assign m_axi_frame_in_ARREGION = ap_const_lv4_0;

assign m_axi_frame_in_ARSIZE = ap_const_lv3_0;

assign m_axi_frame_in_ARUSER = ap_const_lv1_0;

assign m_axi_frame_in_AWADDR = ap_const_lv32_0;

assign m_axi_frame_in_AWBURST = ap_const_lv2_0;

assign m_axi_frame_in_AWCACHE = ap_const_lv4_0;

assign m_axi_frame_in_AWID = ap_const_lv1_0;

assign m_axi_frame_in_AWLEN = ap_const_lv32_0;

assign m_axi_frame_in_AWLOCK = ap_const_lv2_0;

assign m_axi_frame_in_AWPROT = ap_const_lv3_0;

assign m_axi_frame_in_AWQOS = ap_const_lv4_0;

assign m_axi_frame_in_AWREGION = ap_const_lv4_0;

assign m_axi_frame_in_AWSIZE = ap_const_lv3_0;

assign m_axi_frame_in_AWUSER = ap_const_lv1_0;

assign m_axi_frame_in_AWVALID = ap_const_logic_0;

assign m_axi_frame_in_BREADY = ap_const_logic_0;

assign m_axi_frame_in_WDATA = ap_const_lv8_0;

assign m_axi_frame_in_WID = ap_const_lv1_0;

assign m_axi_frame_in_WLAST = ap_const_logic_0;

assign m_axi_frame_in_WSTRB = ap_const_lv1_0;

assign m_axi_frame_in_WUSER = ap_const_lv1_0;

assign m_axi_frame_in_WVALID = ap_const_logic_0;

assign neg_mul_i_fu_852_p2 = (ap_const_lv33_0 - tmp_4_reg_1701);

assign neg_ti_i_fu_888_p2 = (ap_const_lv9_0 - tmp_8_reg_1716);

assign or_cond10_i_fu_1202_p2 = (tmp_14_7_i_reg_1820 | tmp_16_5_i_reg_1961);

assign or_cond11_i_fu_1138_p2 = (tmp_4_i_reg_1808 | tmp_12_5_i_reg_1887);

assign or_cond12_i_fu_1206_p2 = (tmp_14_7_i_reg_1820 | tmp_16_6_i_reg_1970);

assign or_cond13_i_fu_1146_p2 = (tmp_4_i_reg_1808 | tmp_12_6_i_reg_1897);

assign or_cond14_i_fu_1210_p2 = (tmp_14_7_i_reg_1820 | tmp_16_7_i_reg_1979);

assign or_cond15_i_fu_1154_p2 = (tmp_4_i_reg_1808 | tmp_12_7_i_reg_1907);

assign or_cond1_i_fu_1098_p2 = (tmp_4_i_reg_1808 | tmp_6_i_reg_1837);

assign or_cond2_i_fu_1186_p2 = (tmp_14_7_i_reg_1820 | tmp_16_1_i_reg_1925);

assign or_cond3_i_fu_1106_p2 = (tmp_4_i_reg_1808 | tmp_12_1_i_reg_1847);

assign or_cond4_i_fu_1190_p2 = (tmp_14_7_i_reg_1820 | tmp_16_2_i_reg_1934);

assign or_cond5_i_fu_1114_p2 = (tmp_4_i_reg_1808 | tmp_12_2_i_reg_1857);

assign or_cond6_i_fu_1194_p2 = (tmp_14_7_i_reg_1820 | tmp_16_3_i_reg_1943);

assign or_cond7_i_fu_1122_p2 = (tmp_4_i_reg_1808 | tmp_12_3_i_reg_1867);

assign or_cond8_i_fu_1198_p2 = (tmp_14_7_i_reg_1820 | tmp_16_4_i_reg_1952);

assign or_cond9_i_fu_1130_p2 = (tmp_4_i_reg_1808 | tmp_12_4_i_reg_1877);

assign or_cond_i_fu_1162_p2 = (tmp_14_7_i_reg_1820 | tmp_10_i_reg_1916);

assign p_shl1_cast_i_fu_749_p1 = p_shl1_i_fu_741_p3;

assign p_shl1_i_fu_741_p3 = {{k_i_reg_537}, {ap_const_lv7_0}};

assign p_shl2_cast_i_fu_806_p1 = p_shl2_i_fu_798_p3;

assign p_shl2_i_fu_798_p3 = {{k_i_reg_537}, {ap_const_lv8_0}};

assign p_shl3_cast_i_fu_818_p1 = p_shl3_i_fu_810_p3;

assign p_shl3_i_fu_810_p3 = {{k_i_reg_537}, {ap_const_lv4_0}};

assign p_shl_cast_i_fu_737_p1 = p_shl_i_fu_729_p3;

assign p_shl_i_fu_729_p3 = {{k_i_reg_537}, {ap_const_lv11_0}};

assign p_v_i_fu_873_p3 = ((tmp_5_reg_1695[0:0] === 1'b1) ? tmp_13_i_fu_867_p1 : tmp_14_i_fu_870_p1);

assign rgb_i_d1 = frame_in_addr_read_reg_1685;

assign tmp_10_i_fu_1102_p2 = (j_cast_cast_i_reg_1832 > p_read1? 1'b1: 1'b0);

assign tmp_12_1_i_fu_1009_p2 = (j_1_cast_cast_i_fu_1005_p1 < p_read3? 1'b1: 1'b0);

assign tmp_12_2_i_fu_1023_p2 = (j_1_1_cast_cast_i_fu_1019_p1 < p_read3? 1'b1: 1'b0);

assign tmp_12_3_i_fu_1037_p2 = (j_1_2_cast_cast_i_fu_1033_p1 < p_read3? 1'b1: 1'b0);

assign tmp_12_4_i_fu_1051_p2 = (j_1_3_cast_cast_i_fu_1047_p1 < p_read3? 1'b1: 1'b0);

assign tmp_12_5_i_fu_1065_p2 = (j_1_4_cast_cast_i_fu_1061_p1 < p_read3? 1'b1: 1'b0);

assign tmp_12_6_i_fu_1079_p2 = (j_1_5_cast_cast_i_fu_1075_p1 < p_read3? 1'b1: 1'b0);

assign tmp_12_7_i_fu_1093_p2 = (j_1_6_cast_cast_i_fu_1089_p1 < p_read3? 1'b1: 1'b0);

assign tmp_12_i_fu_1171_p1 = tmp_17_i_fu_1166_p2;

assign tmp_13_7_cast_i_fu_714_p1 = p_read2;

assign tmp_13_i_fu_867_p1 = $signed(tmp_6_reg_1711);

assign tmp_14_7_i_fu_987_p2 = ($signed(tmp_13_7_cast_i_reg_1652) < $signed(tmp_cast_i_45_fu_979_p1)? 1'b1: 1'b0);

assign tmp_14_i_fu_870_p1 = $signed(tmp_7_reg_1706);

assign tmp_15_i_fu_1181_p1 = tmp_22_i_fu_1176_p2;

assign tmp_16_1_i_fu_1110_p2 = (j_1_cast_cast_i_reg_1842 > p_read1? 1'b1: 1'b0);

assign tmp_16_2_i_fu_1118_p2 = (j_1_1_cast_cast_i_reg_1852 > p_read1? 1'b1: 1'b0);

assign tmp_16_3_i_fu_1126_p2 = (j_1_2_cast_cast_i_reg_1862 > p_read1? 1'b1: 1'b0);

assign tmp_16_4_i_fu_1134_p2 = (j_1_3_cast_cast_i_reg_1872 > p_read1? 1'b1: 1'b0);

assign tmp_16_5_i_fu_1142_p2 = (j_1_4_cast_cast_i_reg_1882 > p_read1? 1'b1: 1'b0);

assign tmp_16_6_i_fu_1150_p2 = (j_1_5_cast_cast_i_reg_1892 > p_read1? 1'b1: 1'b0);

assign tmp_16_7_i_fu_1158_p2 = (j_1_6_cast_cast_i_reg_1902 > p_read1? 1'b1: 1'b0);

assign tmp_17_1_i_fu_1218_p2 = (iterator_mid2_i_reg_1740 | ap_const_lv11_5);

assign tmp_17_2_i_fu_1273_p2 = (iterator_mid2_i_reg_1740 + ap_const_lv11_8);

assign tmp_17_3_i_fu_1306_p2 = (iterator_mid2_i_reg_1740 + ap_const_lv11_B);

assign tmp_17_4_i_fu_1333_p2 = (iterator_mid2_i_reg_1740 + ap_const_lv11_E);

assign tmp_17_5_i_fu_1445_p2 = (ap_reg_ppstg_iterator_mid2_i_reg_1740_pp1_it1 + ap_const_lv11_11);

assign tmp_17_6_i_fu_1476_p2 = (ap_reg_ppstg_iterator_mid2_i_reg_1740_pp1_it1 + ap_const_lv11_14);

assign tmp_17_7_i_fu_1503_p2 = (ap_reg_ppstg_iterator_mid2_i_reg_1740_pp1_it2 + ap_const_lv11_17);

assign tmp_17_i_fu_1166_p2 = (iterator_mid2_i_reg_1740 | ap_const_lv11_2);

assign tmp_18_1_i_fu_1223_p1 = tmp_17_1_i_fu_1218_p2;

assign tmp_18_2_i_fu_1302_p1 = tmp_17_2_i_reg_2051;

assign tmp_18_3_i_fu_1320_p1 = tmp_17_3_i_reg_2087;

assign tmp_18_4_i_fu_1338_p1 = tmp_17_4_i_reg_2122;

assign tmp_18_5_i_fu_1463_p1 = tmp_17_5_i_reg_2215;

assign tmp_18_6_i_fu_1481_p1 = tmp_17_6_i_reg_2251;

assign tmp_18_7_i_fu_1537_p1 = tmp_17_7_i_reg_2291;

assign tmp_19_i_fu_1248_p4 = {{{reg_636}, {reg_640}}, {ap_const_lv3_0}};

assign tmp_1_fu_762_p1 = $unsigned(tmp_fu_759_p1);

assign tmp_1_i_fu_694_p1 = invdar_i_reg_526;

assign tmp_20_i_fu_1214_p1 = iterator_mid2_i_reg_1740;

assign tmp_22_1_i_fu_1233_p2 = (iterator_mid2_i_reg_1740 | ap_const_lv11_4);

assign tmp_22_2_i_fu_1278_p2 = (iterator_mid2_i_reg_1740 | ap_const_lv11_7);

assign tmp_22_3_i_fu_1311_p2 = (iterator_mid2_i_reg_1740 + ap_const_lv11_A);

assign tmp_22_4_i_fu_1342_p2 = (iterator_mid2_i_reg_1740 + ap_const_lv11_D);

assign tmp_22_5_i_fu_1450_p2 = (ap_reg_ppstg_iterator_mid2_i_reg_1740_pp1_it1 + ap_const_lv11_10);

assign tmp_22_6_i_fu_1485_p2 = (ap_reg_ppstg_iterator_mid2_i_reg_1740_pp1_it2 + ap_const_lv11_13);

assign tmp_22_7_i_fu_1508_p2 = (ap_reg_ppstg_iterator_mid2_i_reg_1740_pp1_it2 + ap_const_lv11_16);

assign tmp_22_i_49_fu_1262_p2 = (tmp_19_i_fu_1248_p4 | tmp_29_cast_i_fu_1258_p1);

assign tmp_22_i_fu_1176_p2 = (iterator_mid2_i_reg_1740 | ap_const_lv11_1);

assign tmp_23_1_i_fu_1238_p1 = tmp_22_1_i_fu_1233_p2;

assign tmp_23_2_i_fu_1283_p1 = tmp_22_2_i_fu_1278_p2;

assign tmp_23_3_i_fu_1324_p1 = tmp_22_3_i_reg_2092;

assign tmp_23_4_i_fu_1371_p1 = tmp_22_4_i_reg_2142;

assign tmp_23_5_i_fu_1467_p1 = tmp_22_5_i_reg_2220;

assign tmp_23_6_i_fu_1499_p1 = tmp_22_6_i_reg_2261;

assign tmp_23_7_i_fu_1541_p1 = tmp_22_7_i_reg_2296;

assign tmp_23_i_fu_1298_p1 = tmp_22_i_49_reg_2046;

assign tmp_27_1_i_fu_1243_p1 = tmp_34_i_fu_1228_p2;

assign tmp_27_2_i_fu_1288_p1 = tmp_34_1_i_fu_1268_p2;

assign tmp_27_3_i_fu_1316_p1 = tmp_34_2_i_reg_2066;

assign tmp_27_4_i_fu_1347_p1 = tmp_34_3_i_reg_2117;

assign tmp_27_5_i_fu_1455_p1 = tmp_34_4_i_reg_2205;

assign tmp_27_6_i_fu_1490_p1 = tmp_34_5_i_reg_2246;

assign tmp_27_7_i_fu_1513_p1 = tmp_34_6_i_reg_2271;

assign tmp_29_1_cast_i_fu_1361_p1 = reg_640;

assign tmp_29_2_cast_i_fu_1389_p1 = tmp_29_2_i_reg_2082;

assign tmp_29_3_cast_i_fu_1410_p1 = tmp_29_3_i_reg_2112;

assign tmp_29_4_cast_i_fu_1436_p1 = tmp_29_4_i_reg_2167;

assign tmp_29_5_cast_i_fu_1527_p1 = reg_640;

assign tmp_29_6_cast_i_fu_1558_p1 = tmp_29_6_i_reg_2286;

assign tmp_29_7_cast_i_fu_1579_p1 = tmp_29_7_i_reg_2321;

assign tmp_29_cast_i_fu_1258_p1 = reg_644;

assign tmp_2_fu_766_p2 = ($signed(tmp_cast_i_reg_1634) + $signed(tmp_1_fu_762_p1));

assign tmp_2_i_fu_705_p2 = (invdar_i_reg_526 == ap_const_lv9_1FF? 1'b1: 1'b0);

assign tmp_30_1_i_fu_1351_p4 = {{{reg_648}, {reg_636}}, {ap_const_lv3_0}};

assign tmp_30_2_i_fu_1379_p4 = {{{reg_657}, {reg_644}}, {ap_const_lv3_0}};

assign tmp_30_3_i_fu_1402_p4 = {{{tmp_39_i_reg_2127}, {tmp_40_i_reg_2132}}, {ap_const_lv3_0}};

assign tmp_30_4_i_fu_1428_p4 = {{{tmp_41_i_reg_2157}, {tmp_42_i_reg_2178}}, {ap_const_lv3_0}};

assign tmp_30_5_i_fu_1517_p4 = {{{reg_636}, {reg_648}}, {ap_const_lv3_0}};

assign tmp_30_6_i_fu_1549_p4 = {{{tmp_45_i_reg_2276}, {reg_657}}, {ap_const_lv3_0}};

assign tmp_30_7_i_fu_1571_p4 = {{{tmp_47_i_reg_2332}, {tmp_48_i_reg_2337}}, {ap_const_lv3_0}};

assign tmp_31_1_i_fu_1365_p2 = (tmp_30_1_i_fu_1351_p4 | tmp_29_1_cast_i_fu_1361_p1);

assign tmp_31_2_i_fu_1392_p2 = (tmp_30_2_i_fu_1379_p4 | tmp_29_2_cast_i_fu_1389_p1);

assign tmp_31_3_i_fu_1413_p2 = (tmp_30_3_i_fu_1402_p4 | tmp_29_3_cast_i_fu_1410_p1);

assign tmp_31_4_i_fu_1439_p2 = (tmp_30_4_i_fu_1428_p4 | tmp_29_4_cast_i_fu_1436_p1);

assign tmp_31_5_i_fu_1531_p2 = (tmp_30_5_i_fu_1517_p4 | tmp_29_5_cast_i_fu_1527_p1);

assign tmp_31_6_i_fu_1561_p2 = (tmp_30_6_i_fu_1549_p4 | tmp_29_6_cast_i_fu_1558_p1);

assign tmp_31_7_i_fu_1582_p2 = (tmp_30_7_i_fu_1571_p4 | tmp_29_7_cast_i_fu_1579_p1);

assign tmp_32_1_i_fu_1375_p1 = tmp_31_1_i_reg_2152;

assign tmp_32_2_i_fu_1398_p1 = tmp_31_2_i_reg_2183;

assign tmp_32_3_i_fu_1419_p1 = tmp_31_3_i_reg_2194;

assign tmp_32_4_i_fu_1459_p1 = tmp_31_4_i_reg_2210;

assign tmp_32_5_i_fu_1545_p1 = tmp_31_5_i_reg_2306;

assign tmp_32_6_i_fu_1567_p1 = tmp_31_6_i_reg_2342;

assign tmp_32_7_i_fu_1588_p1 = tmp_31_7_i_reg_2353;

assign tmp_32_i_fu_893_p3 = ((tmp_5_reg_1695[0:0] === 1'b1) ? neg_ti_i_fu_888_p2 : tmp_9_reg_1721);

assign tmp_34_1_i_fu_1268_p2 = (iterator_mid2_i_reg_1740 | ap_const_lv11_6);

assign tmp_34_2_i_fu_1293_p2 = (iterator_mid2_i_reg_1740 + ap_const_lv11_9);

assign tmp_34_3_i_fu_1328_p2 = (iterator_mid2_i_reg_1740 + ap_const_lv11_C);

assign tmp_34_4_i_fu_1423_p2 = (ap_reg_ppstg_iterator_mid2_i_reg_1740_pp1_it1 + ap_const_lv11_F);

assign tmp_34_5_i_fu_1471_p2 = (ap_reg_ppstg_iterator_mid2_i_reg_1740_pp1_it1 + ap_const_lv11_12);

assign tmp_34_6_i_fu_1494_p2 = (ap_reg_ppstg_iterator_mid2_i_reg_1740_pp1_it2 + ap_const_lv11_15);

assign tmp_34_7_i_fu_969_p2 = (iterator_mid2_i_reg_1740 + ap_const_lv11_18);

assign tmp_34_i_fu_1228_p2 = (iterator_mid2_i_reg_1740 | ap_const_lv11_3);

assign tmp_3_fu_771_p1 = $signed(tmp_2_fu_766_p2);

assign tmp_3_i_fu_753_p2 = (p_shl_cast_i_fu_737_p1 - p_shl1_cast_i_fu_749_p1);

assign tmp_4_fu_840_p1 = grp_fu_1592_p2[32:0];

assign tmp_4_i_fu_982_p2 = ($signed(tmp_91_cast_i_reg_1647) > $signed(tmp_cast_i_45_fu_979_p1)? 1'b1: 1'b0);

assign tmp_5_i_fu_822_p2 = (p_shl2_cast_i_fu_806_p1 - p_shl3_cast_i_fu_818_p1);

assign tmp_6_i_fu_995_p2 = (j_cast_cast_i_fu_992_p1 < p_read3? 1'b1: 1'b0);

assign tmp_8_fu_880_p1 = p_v_i_fu_873_p3[8:0];

assign tmp_8_i_fu_793_p1 = ap_reg_ppstg_indvar2_i_reg_549_pp0_it1;

assign tmp_91_cast_i_fu_711_p1 = p_read;

assign tmp_9_fu_884_p1 = p_v_i_fu_873_p3[8:0];

assign tmp_cast_i_45_fu_979_p1 = $signed(tmp_i_reg_1793);

assign tmp_cast_i_fu_690_p1 = $signed(frame_in1_dout);

assign tmp_fu_759_p1 = $signed(tmp_3_i_reg_1665);

assign tmp_i_fu_964_p2 = (tmp_32_i_reg_1726 + i_cast_i_fu_961_p1);
always @ (posedge ap_clk) begin
    tmp_91_cast_i_reg_1647[16] <= 1'b0;
    tmp_13_7_cast_i_reg_1652[16] <= 1'b0;
    tmp_3_i_reg_1665[6:0] <= 7'b0000000;
    j_cast_cast_i_reg_1832[15:9] <= 7'b0000000;
    j_1_cast_cast_i_reg_1842[0] <= 1'b1;
    j_1_cast_cast_i_reg_1842[15:9] <= 7'b0000000;
    j_1_1_cast_cast_i_reg_1852[1] <= 1'b1;
    j_1_1_cast_cast_i_reg_1852[15:9] <= 7'b0000000;
    j_1_2_cast_cast_i_reg_1862[1:0] <= 2'b11;
    j_1_2_cast_cast_i_reg_1862[15:9] <= 7'b0000000;
    j_1_3_cast_cast_i_reg_1872[2] <= 1'b1;
    j_1_3_cast_cast_i_reg_1872[15:9] <= 7'b0000000;
    j_1_4_cast_cast_i_reg_1882[0] <= 1'b1;
    j_1_4_cast_cast_i_reg_1882[2:2] <= 1'b1;
    j_1_4_cast_cast_i_reg_1882[15:9] <= 7'b0000000;
    j_1_5_cast_cast_i_reg_1892[2:1] <= 2'b11;
    j_1_5_cast_cast_i_reg_1892[15:9] <= 7'b0000000;
    j_1_6_cast_cast_i_reg_1902[2:0] <= 3'b111;
    j_1_6_cast_cast_i_reg_1902[15:9] <= 7'b0000000;
end



endmodule //feature_Loop_memset_featureHist_proc1

