#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Sep  8 01:04:20 2021
# Process ID: 5920
# Current directory: C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23344 C:\Users\Chase\Documents\GitHub\Arty-7-FPGA\softcoreShiftPID\softcoreShiftPID.xpr
# Log file: C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/vivado.log
# Journal file: C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Chase/softcoreShiftPID' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
create_bd_design "design_1"
Wrote  : <C:\Users\Chase\Documents\GitHub\Arty-7-FPGA\softcoreShiftPID\softcoreShiftPID.srcs\sources_1\bd\design_1\design_1.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {New Clocking Wizard (100 MHz)} debug_module {Debug Only} ecc {None} local_mem {32KB} preset {None}}  [get_bd_cells microblaze_0]
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_1/clock_CLK_IN1" -diagram "design_1" 
INFO: [board_interface 100-100] current_bd_design design_1
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /clk_wiz_1]
INFO: [board_interface 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells -quiet /clk_wiz_1]
INFO: [board_interface 100-100] create_bd_port -dir I sys_clock -type clk
INFO: [board_interface 100-100] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
INFO: [board_interface 100-100] set_property CONFIG.PHASE 0.000 /sys_clock
INFO: [board_interface 100-100] connect_bd_net /sys_clock /clk_wiz_1/clk_in1
INFO: [board_interface 100-100] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
startgroup
set_property -dict [list CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.RESET_PORT {resetn}] [get_bd_cells clk_wiz_1]
endgroup
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/resetn'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/resetn'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/resetn'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/resetn'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/resetn'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/resetn'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/resetn'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( System Reset ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins clk_wiz_1/resetn]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /clk_wiz_1]
INFO: [board_rule 100-100] create_bd_port -dir I reset -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset
INFO: [board_rule 100-100] connect_bd_net /reset /clk_wiz_1/resetn
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( System Reset ) } Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /rst_clk_wiz_1_100M]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /rst_clk_wiz_1_100M]
INFO: [board_rule 100-100] connect_bd_net /reset /rst_clk_wiz_1_100M/ext_reset_in
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.0 axi_iic_0
endgroup
delete_bd_objs [get_bd_cells axi_iic_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {2} CONFIG.GPIO_BOARD_INTERFACE {i2c_pullups} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.0 axi_iic_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
Slave segment </axi_uartlite_0/S_AXI/Reg> is being mapped into address space </microblaze_0/Data> at <0x4060_0000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {usb_uart ( USB UART ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_uartlite_0]
INFO: [board_rule 100-100] set_property CONFIG.UARTLITE_BOARD_INTERFACE usb_uart [get_bd_cells /axi_uartlite_0]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 usb_uart
INFO: [board_rule 100-100] connect_bd_intf_net /usb_uart /axi_uartlite_0/UART
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
Slave segment </axi_gpio_0/S_AXI/Reg> is being mapped into address space </microblaze_0/Data> at <0x4000_0000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {i2c_pullups ( I2C Pullups ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE i2c_pullups [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 i2c_pullups
INFO: [board_rule 100-100] connect_bd_intf_net /i2c_pullups /axi_gpio_0/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_iic_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_iic_0/S_AXI]
Slave segment </axi_iic_0/S_AXI/Reg> is being mapped into address space </microblaze_0/Data> at <0x4080_0000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {i2c ( I2C on J3 ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_iic_0/IIC]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_iic_0]
INFO: [board_rule 100-100] set_property CONFIG.IIC_BOARD_INTERFACE i2c [get_bd_cells /axi_iic_0]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 i2c
INFO: [board_rule 100-100] connect_bd_intf_net /i2c /axi_iic_0/IIC
endgroup
regenerate_bd_layout
validate_bd_design
apply_board_connection -board_interface "rgb_led" -ip_intf "axi_gpio_0/GPIO2" -diagram "design_1" 
INFO: [board_interface 100-100] current_bd_design design_1
INFO: [board_interface 100-100] set_property CONFIG.GPIO2_BOARD_INTERFACE rgb_led [get_bd_cells -quiet /axi_gpio_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 rgb_led
INFO: [board_interface 100-100] connect_bd_intf_net /rgb_led /axi_gpio_0/GPIO2
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
apply_board_connection -board_interface "dip_switches_4bits" -ip_intf "axi_gpio_1/GPIO" -diagram "design_1" 
INFO: [board_interface 100-100] current_bd_design design_1
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /axi_gpio_1]
INFO: [board_interface 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE dip_switches_4bits [get_bd_cells -quiet /axi_gpio_1]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 dip_switches_4bits
INFO: [board_interface 100-100] connect_bd_intf_net /dip_switches_4bits /axi_gpio_1/GPIO
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_1/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
Slave segment </axi_gpio_1/S_AXI/Reg> is being mapped into address space </microblaze_0/Data> at <0x4001_0000 [ 64K ]>
regenerate_bd_layout
validate_bd_design
save_bd_design
Wrote  : <C:\Users\Chase\Documents\GitHub\Arty-7-FPGA\softcoreShiftPID\softcoreShiftPID.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs synth_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
Exporting to file C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Sep  8 01:09:26 2021] Launched design_1_axi_iic_0_1_synth_1, design_1_xbar_0_synth_1, design_1_axi_gpio_1_0_synth_1, design_1_dlmb_bram_if_cntlr_0_synth_1, design_1_mdm_1_0_synth_1, design_1_rst_clk_wiz_1_100M_0_synth_1, design_1_axi_uartlite_0_0_synth_1, design_1_axi_gpio_0_0_synth_1, design_1_microblaze_0_0_synth_1, design_1_dlmb_v10_0_synth_1, design_1_ilmb_v10_0_synth_1, design_1_ilmb_bram_if_cntlr_0_synth_1, design_1_lmb_bram_0_synth_1, design_1_clk_wiz_1_0_synth_1...
Run output will be captured here:
design_1_axi_iic_0_1_synth_1: C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.runs/design_1_axi_iic_0_1_synth_1/runme.log
design_1_xbar_0_synth_1: C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.runs/design_1_xbar_0_synth_1/runme.log
design_1_axi_gpio_1_0_synth_1: C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.runs/design_1_axi_gpio_1_0_synth_1/runme.log
design_1_dlmb_bram_if_cntlr_0_synth_1: C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.runs/design_1_dlmb_bram_if_cntlr_0_synth_1/runme.log
design_1_mdm_1_0_synth_1: C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.runs/design_1_mdm_1_0_synth_1/runme.log
design_1_rst_clk_wiz_1_100M_0_synth_1: C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.runs/design_1_rst_clk_wiz_1_100M_0_synth_1/runme.log
design_1_axi_uartlite_0_0_synth_1: C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.runs/design_1_axi_uartlite_0_0_synth_1/runme.log
design_1_axi_gpio_0_0_synth_1: C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.runs/design_1_axi_gpio_0_0_synth_1/runme.log
design_1_microblaze_0_0_synth_1: C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.runs/design_1_microblaze_0_0_synth_1/runme.log
design_1_dlmb_v10_0_synth_1: C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.runs/design_1_dlmb_v10_0_synth_1/runme.log
design_1_ilmb_v10_0_synth_1: C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.runs/design_1_ilmb_v10_0_synth_1/runme.log
design_1_ilmb_bram_if_cntlr_0_synth_1: C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.runs/design_1_ilmb_bram_if_cntlr_0_synth_1/runme.log
design_1_lmb_bram_0_synth_1: C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.runs/design_1_lmb_bram_0_synth_1/runme.log
design_1_clk_wiz_1_0_synth_1: C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.runs/design_1_clk_wiz_1_0_synth_1/runme.log
[Wed Sep  8 01:09:26 2021] Launched synth_1...
Run output will be captured here: C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1502.039 ; gain = 104.773
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_1/design_1_axi_iic_0_1.dcp' for cell 'design_1_i/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.dcp' for cell 'design_1_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.dcp' for cell 'design_1_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.dcp' for cell 'design_1_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.dcp' for cell 'design_1_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 282 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Parsing XDC File [c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2264.578 ; gain = 563.426
Finished Parsing XDC File [c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Parsing XDC File [c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_1/design_1_axi_iic_0_1_board.xdc] for cell 'design_1_i/axi_iic_0/U0'
Finished Parsing XDC File [c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_1/design_1_axi_iic_0_1_board.xdc] for cell 'design_1_i/axi_iic_0/U0'
Parsing XDC File [c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2264.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 98 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2353.219 ; gain = 752.281
launch_runs impl_1 -jobs 16
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2353.219 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2353.219 ; gain = 0.000
[Wed Sep  8 01:11:37 2021] Launched impl_1...
Run output will be captured here: C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 281 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.241 . Memory (MB): peak = 2436.285 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.241 . Memory (MB): peak = 2436.285 ; gain = 0.000
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2436.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 98 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  SRLC16E => SRL16E: 1 instances

launch_runs impl_1 -to_step write_bitstream -jobs 32
[Wed Sep  8 01:12:57 2021] Launched impl_1...
Run output will be captured here: C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.runs/impl_1/runme.log
file mkdir C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.sdk
file copy -force C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.runs/impl_1/design_1_wrapper.sysdef C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.sdk -hwspec C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.sdk -hwspec C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep  8 01:15:33 2021...
