<!doctype html><html lang="zh-hans"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no"><title>我们可以打破硅制造的2nm壁垒吗？   Can We Break the 2nm Barrier in Silicon Fabrication?</title><link rel="stylesheet" href="https://stackpath.bootstrapcdn.com/bootstrap/4.3.1/css/bootstrap.min.css" integrity="sha384-ggOyR0iXCbMQv3Xipma34MD+dH/1fQ784/j6cY/iJTQUOhcWr7x9JvoRxT2MZw1T" crossorigin="anonymous"><link rel="stylesheet" href="/img/css.css?random="><link data-rh="true" rel="icon" href="/img/favicon.ico"/><script data-ad-client="ca-pub-6067137220025946" async src="https://pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script><script type="text/javascript" src="https://platform-api.sharethis.com/js/sharethis.js#property=5effb96910009800120b8d4d&product=inline-share-buttons" async="async"></script>
<script>var _hmt = _hmt || [];(function() {var hm = document.createElement("script");hm.src = "https://hm.baidu.com/hm.js?03c1a0f31299b4a2fbb83c34d6beaac9";var s = document.getElementsByTagName("script")[0]; s.parentNode.insertBefore(hm, s);})();</script></head><body><div id="my_header"><div class="container"><nav class="navbar navbar-expand-lg"><a class="navbar-brand" href="/"><img alt="diglog" src="/img/logo.v1.gif" class="rounded-sm"></a><button class="navbar-toggler" type="button" data-toggle="collapse" data-target="#navbarNavAltMarkup" aria-controls="navbarNavAltMarkup" aria-expanded="false" aria-label="Toggle navigation"><span class="navbar-toggler-icon"></span></button><div class="collapse navbar-collapse" id="navbarNavAltMarkup"><div class="navbar-nav"></div></div></nav></div></div><div class="container"><div id="my_content"><h1 class="page_narrow">  Can We Break the 2nm Barrier in Silicon Fabrication?<br/>我们可以打破硅制造的2nm壁垒吗？ </h1><div class="row"><div class="col-lg-12 col-12"><div class="my_story_list_item shadow p-3 mb-5 bg-white rounded"><div class="story_page_pub_time page_narrow">2021-02-21 07:45:56</div><div class="story_img_container"><a href="http://img2.diglog.com/img/2021/2/11dc0f04c7a8d882666421988637a534.jpeg"><img src="http://img2.diglog.com/img/2021/2/11dc0f04c7a8d882666421988637a534.jpeg" class="img-fluid my_story_img" onerror="this.style.display='none'"></a></div><div class="page_narrow text-break page_content"><p>Chipmakers continue to make advancements with transistor technologies at the latest process nodes, but the interconnects within these structures are struggling to keep pace.</p><p>芯片制造商在最新的工艺节点上继续利用晶体管技术取得进步，但是这些结构中的互连一直在努力保持同步。</p><p> The chip industry is working on several technologies to solve the interconnect bottleneck, but many of those solutions are still in R&amp;D and may not appear for some time — possibly not until 2nm, which is expected to roll out sometime in 2023/2024. Moreover, the solutions require new and expensive processes with different materials.</p><p> 芯片行业正在研究几种技术来解决互连瓶颈，但是其中许多解决方案仍在研发中，可能不会出现一段时间-可能要到2纳米才会出现，预计将在2023/2024的某个时候推出。此外，解决方案需要使用不同材料的新型且昂贵的工艺。</p><p> Until then, the industry will continue to deal with several issues in advanced chips, which consists of three parts — the transistor, contacts, and interconnects. The transistor resides on the bottom of the structure and serves as a switch. The interconnects, which reside on the top of the transistor, consist of tiny copper wiring schemes that transfer electrical signals from one transistor to another. Today’s advanced chips consist of 10 to 15 layers, each incorporating a complex copper wiring scheme and connected using tiny copper vias.</p><p> 在此之前，业界将继续处理先进芯片中的几个问题，这些芯片由三部分组成-晶体管，触点和互连。该晶体管位于该结构的底部，并用作开关。互连位于晶体管的顶部，由微小的铜布线方案组成，该布线方案将电信号从一个晶体管传输到另一个晶体管。当今的高级芯片由10到15层组成，每层都包含复杂的铜布线方案，并使用微小的铜过孔进行连接。</p><p> In addition, the transistor structure and  interconnects are connected by a layer called the middle-of-line (MOL). The MOL layer consists of a series of tiny contact structures.</p><p> 另外，晶体管结构和互连通过称为中线（MOL）的层连接。 MOL层由一系列微小的接触结构组成。</p><p>  The problems with advanced chips began piling up at 20nm and 16nm/14nm less than a decade ago, when the copper interconnects became more compact within the transistors, causing an unwanted resistance-capacitance (RC) delay in chips. Put simply, it became more difficult to move current through the tiny wires. Over time, chipmakers have been able to scale the transistor and interconnects down to the latest nodes, namely 7nm/5nm. But at each node, the complicated interconnect schemes are contributing to a larger percentage of the delay in chips.</p><p>  不到十年前，高级晶体管的问题开始堆积在20nm和16nm / 14nm处，那时晶体管中的铜互连变得更加紧凑，从而导致芯片中不必要的电阻电容（RC）延迟。简而言之，使电流流过细电线变得更加困难。随着时间的流逝，芯片制造商已经能够将晶体管和互连缩小到最新的节点，即7nm / 5nm。但是在每个节点上，复杂的互连方案在芯片延迟中所占的比例更大。</p><p> “As transistors shrink in size, so must the metal lines that connect them within the overall high-rise architecture of the multi-level interconnect stack,” explained Nerissa Draeger, director of university engagements at  Lam Research. “With successive generations, these local interconnects have become both narrower and closer together to the point where the incumbent copper interconnects are facing significant challenges to further scaling. For example, further decreases to the line width or height would dramatically increase the electrical resistance of the line.”</p><p> “随着晶体管尺寸的缩小，连接它们的金属线在多层互连堆栈的整个高层架构中也必须如此，” Lam Research大学项目主管Nerissa Draeger解释说。 “随着下一代的发展，这些局部互连变得越来越狭窄，越来越近，以至于现有的铜互连面临着进一步扩展的巨大挑战。例如，进一步减小线宽或线高将大大增加线的电阻。”</p><p> Many of these issues can be traced back to how the copper interconnects are manufactured. For this, chipmakers utilize the so-called copper dual damascene process in the fab. Developed by IBM in the late 1990s, chipmakers inserted the dual damascene process starting at 220nm/180nm nearly 25 years ago, and have extended the technology since then.</p><p> 这些问题中的许多问题都可以追溯到铜互连的制造方式。为此，芯片制造商在工厂中利用了所谓的铜双镶嵌工艺。由IBM在1990年代后期开发的芯片制造商在将近25年前开始在220nm / 180nm开始使用双镶嵌工艺，并从那时起扩展了该技术。 </p><p> Chipmakers pushed the technology to more advanced nodes with plans to extend it to 3nm. Beyond 3nm, though, the RC delay issues likely will become more problematic, so the industry may need a new solution.</p><p>芯片制造商将该技术推向更先进的节点，并计划将其扩展到3nm。但是，在3nm以上，RC延迟问题可能会变得更加棘手，因此业界可能需要一种新的解决方案。</p><p> It’s critical to find a next-generation interconnect technology. The interconnects go hand-in-hand with the transistor, and they are essential for chip scaling. But if the industry is unable to develop a next-generation, cost-effective interconnect scheme beyond 2nm, chip scaling as we know it today could grind to a halt.</p><p> 找到下一代互连技术至关重要。互连与晶体管齐头并进，它们对于芯片缩放至关重要。但是，如果业界无法开发出超过2nm的下一代，具有成本效益的互连方案，那么我们今天所知道的芯片缩放可能会停滞不前。</p><p> Currently in R&amp;D are an assortment of new interconnect technologies at 2nm and beyond. Among them:</p><p> 当前在研发中的是各种新的2nm及以上互连技术。他们之中：</p><p> Hybrid metallization or pre-fill. This combines different damascene processes with new materials to enable smaller interconnects with less delay.</p><p> 混合金属化或预填充。这将不同的镶嵌工艺与新材料结合在一起，以实现更小的互连，并且延迟更少。</p><p>  Supervias, graphene interconnects and other technologies. These are all in R&amp;D as the industry continues to look for a replacement metal for copper.</p><p>  Supervias，石墨烯互连和其他技术。随着业界不断寻找铜的替代金属，这些都在研发中。</p><p> Each of the proposed R&amp;D technologies faces challenges. Consequently, the industry is hedging its bets and developing alternative approaches to develop new system-level designs.  Advanced packaging is one of those approaches, and it is expected to continue gaining traction regardless of what happens with scaling.</p><p> 每种提出的研发技术都面临挑战。因此，该行业在避险，并开发替代方法来开发新的系统级设计。先进的封装是这些方法之一，并且无论缩放如何发生，它都有望继续受到关注。</p><p> From aluminum to copper In the chip-manufacturing process, transistors are manufactured on a wafer in a fab. This process is conducted in the front-end-of-the-line (FEOL) in the fab. Then, the interconnects and MOL layers are formed in a separate fab facility called the backend-of-the-line (BEOL).</p><p> 从铝到铜在芯片制造过程中，晶体管是在晶圆厂的晶圆上制造的。该过程在工厂的前端（FEOL）中进行。然后，在称为后端后端（BEOL）的单独fab设施中形成互连层和MOL层。 </p><p> Until the 1990s, chips incorporated interconnects based on aluminum materials. But when leading-edge chips approached 250nm in the late 1990s, aluminum was unable to withstand the higher current densities in devices.</p><p>直到1990年代，芯片都集成了基于铝材料的互连。但是，当1990年代后期前沿芯片接近250nm时，铝无法承受更高的设备电流密度。</p><p> So starting at 220nm/180nm in the late 1990s, chipmakers migrated from aluminum to copper. Copper interconnects conduct electricity with 40% less resistance than aluminum, which helps boost the performance in chips, according to IBM.</p><p> 因此，从1990年代末的220nm / 180nm开始，芯片制造商从铝迁移到了铜。据IBM称，铜互连线的导电电阻比铝低40％，这有助于提高芯片的性能。</p><p> In 1997, IBM announced the world’s first copper interconnect process based on a 220nm technology. The process, called dual damascene, became the standard way to manufacture copper interconnects in chips, and is still used today.</p><p> 1997年，IBM宣布了世界上第一个基于220nm技术的铜互连工艺。这种被称为双镶嵌的工艺成为在芯片中制造铜互连的标准方法，并且至今仍在使用。</p><p> Initially, this process enabled chips with six levels of interconnects. At the time, the metal pitch for a 180nm device was 440nm to 500nm, according to WikiChip. In comparison, at the 5nm node, chips consist of 10 to 15 levels of interconnects with a metal pitch of 36nm. The metal pitch refers to the minimum center-to-center distance between interconnect lines, according to TEL.</p><p> 最初，此过程使芯片具有六层互连。当时，据WikiChip称，180nm器件的金属间距为440nm至500nm。相比之下，在5nm节点处，芯片由10至15层互连组成，金属间距为36nm。根据TEL，金属间距是指互连线之间的最小中心距。</p><p> Fig. 2: Dual-damascene fabrication process; (a) Via patterning; (b) Via and trench patterning; (c) Barrier layer deposition and Cu seed deposition; (d) Cu electroplating and excess removal by chemical mechanical polishing; (e) Capping layer deposition. Source: TU Wien/Institute for Microelectronics</p><p> 图2：双大马士革的制造过程； （a）通过构图； （b）通孔和沟槽图案； （c）阻挡层沉积和铜种子沉积； （d）电镀铜并通过化学机械抛光去除多余的铜； （e）覆盖层沉积。资料来源：维也纳工业大学/微电子研究所</p><p> In the dual damascene process, a low-k dielectric material is first deposited on the surface of the device. Based on a carbon-doped oxide material, low-k films are used to insulate one part of the device from another.</p><p> 在双镶嵌工艺中，首先将低k介电材料沉积在设备的表面上。基于碳掺杂的氧化物材料，低k膜用于将器件的一部分与另一部分绝缘。</p><p> The next step is to pattern tiny vias and trenches in the dielectric material. The vias/trenches are becoming smaller at each node. So in today’s advanced chips, chipmakers are using  extreme ultraviolet lithography (EUV) to pattern the vias.</p><p> 下一步是在介电材料中构图微小的通孔和沟槽。每个节点上的通孔/沟槽变得越来越小。因此，在当今的先进芯片中，芯片制造商正在使用极端紫外光刻（EUV）来对通孔进行图案化。 </p><p> At future nodes, the vias will require EUV with multiple patterning. “The challenges with EUV multiple patterning are very similar to those encountered during the ArFi (193nm immersion) implementation,” said Doug Guerrero, senior technologist at  Brewer Science. “If ArFi or EUV are being used, machine-to-machine overlay will become critical. From the materials point of view, multiple patterning always includes the incorporation of planarization layers. The planarization materials are also referred to as gap fill materials. They must fill and planarize very narrow trenches with high aspect ratios.”</p><p>在未来的节点上，通孔将需要具有多种图案的EUV。布鲁尔科学公司的高级技术人员道格·格雷罗说：“ EUV多重图案化的挑战与ArFi（193nm浸没）实施过程中遇到的挑战非常相似。” “如果使用ArFi或EUV，则机器对机器的覆盖将变得至关重要。从材料的角度来看，多次构图总是包括平面化层的结合。平面化材料也称为间隙填充材料。它们必须以高纵横比填充并平坦化非常狭窄的沟槽。”</p><p> Following that step, the patterned structure is etched, forming a via and trench. Then, using  physical vapor deposition (PVD), a thin barrier material based on tantalum nitride (TaN) is deposited inside the trench. Then, a tantalum (Ta) liner material is deposited over the TaN barrier. And finally, the via/trench structure is filled with copper using electrochemical deposition (ECD). The process is repeated multiple times at each layer, creating a copper wiring scheme.</p><p> 在该步骤之后，蚀刻构图的结构，形成通孔和沟槽。然后，使用物理气相沉积（PVD），将基于氮化钽（TaN）的薄阻隔材料沉积在沟槽内。然后，将钽（Ta）衬里材料沉积在TaN势垒上方。最后，使用电化学沉积（ECD）将通孔/沟槽结构填充铜。该过程在每一层重复多次，从而形成铜布线方案。</p><p> This process worked without any issues until 20nm, when the copper resistivity increased exponentially in the interconnects, causing delays in chips. So starting at 22nm and/or 16nm/14nm, chipmakers began to make some major changes. On the interconnect side, many replaced Ta with cobalt for the liner, which helps lower the resistance in the interconnects.</p><p> 该工艺一直有效，直到20nm为止，那时互连中的铜电阻率呈指数增长，从而导致芯片延迟。因此，从22nm和/或16nm / 14nm开始，芯片制造商开始进行一些重大更改。在互连方面，许多人用钴代替了Ta作为衬里，这有助于降低互连中的电阻。</p><p> Also at those nodes, chipmakers moved from traditional planar transistors to next-generation finFETs, which provided more performance at lower power.</p><p> 同样在这些节点上，芯片制造商也从传统的平面晶体管转向了下一代finFET，后者以较低的功率提供了更高的性能。</p><p> Then, at 10nm, Intel took another step to reduce the resistance in chips. Intel’s 10nm process features 13 metal layers. Intel’s first two local interconnect layers, called metal 0 (M0) and metal 1 (M1), incorporate cobalt as the conducting metal, not copper. The remaining layers use traditional copper metal.</p><p> 然后，在10nm处，英特尔又采取了降低芯片电阻的措施。英特尔的10纳米工艺具有13个金属层。英特尔的前两个本地互连层分别称为金属0（M0）和金属1（M1），其中钴是导电金属，而不是铜。其余层使用传统的铜金属。</p><p> Other chipmakers stuck with copper at M0 and M1. At 10nm/7nm, though, all chipmakers moved from tungsten to cobalt materials for the tiny contacts in the MOL, which also reduces line resistance.</p><p> 其他芯片制造商在M0和M1处停留在铜上。但是，在10nm / 7nm的情况下，所有芯片制造商都将钨材料转移到了钴材料中以用于MOL中的微小触点，这也降低了线路电阻。</p><p> Today, leading-edge chipmakers have extended finFETs and copper  interconnects to 5nm. To be sure, there is demand for chips at advanced nodes, enabling new and faster systems.</p><p> 如今，领先的芯片制造商已将finFET和铜互连扩展到5nm。可以肯定的是，在高级节点上对芯片有需求，从而可以实现新的更快的系统。 </p><p> “There’s no question that being able to compute 10X faster than now will be commercially useful and competitively required, even for non-technical markets. There’s virtually no end in sight for the demand for more computing power,” said Aki Fujimura, chief executive of  D2S.</p><p>“毫无疑问，即使对于非技术市场，能够以比现在快10倍的速度进行计算将具有商业上的实用性和竞争优势。 D2S首席执行官Aki Fujimura表示，对更高计算能力的需求几乎没有尽头。</p><p> Still, there are some troubling signs on the horizon. The benefits of shrinking the transistor are diminishing at each node, and the RC delay issues remain problematic.</p><p> 不过，地平线上仍有一些令人不安的迹象。缩小晶体管的好处在每个节点上都在减少，RC延迟问题仍然存在问题。</p><p> “At the 7nm and/or 5nm foundry nodes, copper interconnects will likely consist of a tantalum nitride barrier and cobalt as the liner,” said Griselda Bonilla, senior manager of advanced BEOL interconnect technology research at IBM. “As dimensions shrink, the line resistance increases disproportionately, accounting for a higher fraction of the total delay. The resistance increase is driven by several factors, including reduced conductor cross-section, further-reduced volume fraction of copper due to non-scaled high-resistivity barriers and liner layers, and added resistivity due to lossy electron scattering at surfaces and grain boundaries.”</p><p> IBM高级BEOL互连技术研究高级经理Griselda Bonilla表示：“在7nm和/或5nm铸造节点，铜互连将可能由氮化钽阻挡层和钴作为衬里。”随着尺寸的缩小，线路电阻不成比例地增加，占总延迟的比例更高。电阻增加受多种因素驱动，包括减小的导体横截面，由于未成比例的高电阻率势垒和衬里层而导致的铜体积分数进一步降低，以及由于在表面和晶界处的有损电子散射而导致的电阻增加。 ”</p><p> Moving to 3nm and beyond That hasn’t stopped the industry from marching to the next nodes, though. Today, leading-edge foundries are shipping 5nm, with 3nm/2nm and beyond in R&amp;D.</p><p> 迈向3纳米及更高制程但这并没有阻止行业前进到下一个节点。如今，领先的代工厂正在研发5nm，3nm / 2nm甚至更高的产品。</p><p> At 3nm, Samsung plans to move to a next-generation transistor called  gate-all-around FETs. TSMC plans to extend the finFET to 3nm, but will move to gate-all-around at 2nm.</p><p> 三星计划在3nm工艺上采用下一代晶体管，即全能栅极FET。台积电计划将finFET扩展到3nm，但将转向2nm的全栅。</p><p> FinFETs approach their practical limit when the fin width reaches 5nm, which equates to the 3nm node. Gate-all-around FETs hold the promise of better performance, lower power, and lower leakage than finFETs, but they are harder and more expensive to make.</p><p> 当鳍片宽度达到5nm（等于3nm节点）时，FinFET接近其实际极限。环栅式FET具有比finFET更好的性能，更低的功耗和更低的泄漏的希望，但它们制造起来更困难且成本更高。</p><p> At 3nm, the metal pitches will range from 24nm to 21nm, according to Imec. And at 3nm, chipmakers will continue to extend and use the traditional copper dual damascene process with the existing materials, meaning RC delay will remain problematic in chips.</p><p> 根据Imec的说法，金属间距为3nm时，范围为24nm至21nm。而在3nm处，芯片制造商将继续扩展并在现有材料上使用传统的铜双镶嵌工艺，这意味着RC延迟将仍然在芯片中造成问题。 </p><p> “As we move to the 3nm node, we will see continued BEOL scaling with critical Mx pitches &lt;25nm using multi-patterning EUV,” said Andrew Cross, process control solutions director at  KLA. “This continued pitch scaling will continue to impact line and via resistance, as the thickness of barrier material scales slower than the pitch.”</p><p>KLA工艺控制解决方案总监Andrew Cross表示：“当移至3nm节点时，我们将看到BEOL使用多图案EUV以小于25nm的关键Mx间距继续进行缩放。” “这种持续的间距缩放将继续影响线和通孔电阻，因为阻隔材料的厚度缩放比间距慢。”</p><p> In R&amp;D, the industry continues to explore various new technologies to help solve these and other problems at 3nm and beyond. “At around the 24nm metal pitch, we expect to start seeing a few enabling design and material inflections,” said Scott Hoover, senior director of strategic product marketing at  Onto Innovation. “This includes fully self-aligned vias, buried power rails, supervia integration schemes, and a broader adoption of ruthenium liners.”</p><p> 在研发中，业界继续探索各种新技术，以帮助解决3nm及以上的这些及其他问题。 “在大约24nm的金属间距上，我们预计将开始出现一些有利的设计和材料变化，” Onto Innovation战略产品营销高级总监Scott Hoover说。 “这包括完全自对准的通孔，掩埋的电源轨，supervia集成方案以及更广泛地采用钌衬里。”</p><p> Developed in the BEOL, power rails are tiny structures designed to handle the power delivery network functions in transistors. Imec is developing a next-generation buried power rail (BPR) technology. Developed in the FEOL, BPRs are buried in the transistor to help free up routing resources for the interconnects.</p><p> 电源轨是在BEOL中开发的，是纤巧的结构，旨在处理晶体管中的供电网络功能。 Imec正在开发下一代埋入式电源轨（BPR）技术。在FEOL中开发的BPR埋在晶体管中，以帮助释放互连的路由资源。</p><p> In addition, the industry has also been exploring the use of ruthenium materials for the liner in the interconnects. “Ruthenium is known for having improved copper wettability and gap fill,” IBM’s Bonilla said. “While ruthenium has superior copper wettability, it suffers from other disadvantages, such as lower electromigration lifetimes and unit process challenges like chemical mechanical polishing. This has curtailed the use of ruthenium liners in the industry.”</p><p> 另外，该行业还一直在探索在互连件的衬里中使用钌材料。 IBM的Bonilla说：“钌以改善的铜润湿性和填充间隙而闻名。” “尽管钌具有优异的铜润湿性，但它还具有其他缺点，例如电迁移寿命短和化学机械抛光等单元工艺难题。这限制了工业中使用钌衬管。”</p><p> Other new and more promising interconnect solutions on the horizon, but they may not appear until 2nm in 2023/2024. Based on Imec’s roadmap, the industry could migrate from today’s dual damascene processes to a next-generation technology, called hybrid metallization, at 2nm. That will be followed by semi-damascene and other schemes in the future.</p><p> 即将出现其他新的，更有希望的互连解决方案，但它们可能要等到2023/2024年达到2nm时才会出现。根据Imec的路线图，该行业可以从当今的双镶嵌工艺过渡到2nm的下一代技术，称为混合金属化。将来将采用半大马士革和其他方案。</p><p>  All of this depends on several factors, namely the ability to develop new processes, materials and tools. Cost is also critical.</p><p>  所有这些都取决于几个因素，即开发新工艺，材料和工具的能力。成本也很关键。</p><p> “No one thought the current scheme could be extended so many generations. It was done through incremental improvements and a ton of hard work,” said David Fried, vice president of computational products at Lam Research. “The future holds more significant changes, but I predict they will be introduced in a steady stream of more evolutionary improvements. Clearly, reliability has presented some major barriers to scaling the interlayer dielectric k values much lower, but this has continued to push down. As fill materials change, the requirements on liners (or requirements to even have liners/barriers) will also change. The processes associated with these materials will present advantages and disadvantages for different integration schemes, like dual-damascene, single-damascene, fully-self-aligned integration, and even subtractive metallization. In a few generations, the BEOL could look radically different than it does today, but I would expect this to actually be the product of many of these more incremental changes all happening in concert.”</p><p> “没有人认为当前的方案可以扩展很多代。 Lam Research计算产品副总裁David Fried表示：“这是通过逐步改进和大量工作来完成的。未来将有更重大的变化，但我预计它们将在不断发展的改进中源源不断地引入。显然，可靠性为缩小层间介电常数k值提供了一些主要障碍，但这一直在继续降低。随着填充材料的变化，对衬里的要求（或什至要有衬里/屏障的要求）也将发生变化。与这些材料相关的工艺将为不同的集成方案（如双大马士革，单大马士革，完全自对准的集成，甚至是减法金属化）带来优点和缺点。在几代之后，BEOL的外观可能会与今天完全不同，但我希望这实际上是所有这些同时发生的更多增量更改的产物。” </p><p> Nonetheless, for the tightest layers, today’s copper damascene processes will extend to a certain point. “Dual damascene is always a question of pitch. As long as we are above 26nm or 24nm pitch, this is still pretty much the territory of copper and cobalt,” said Zsolt Tokei, program director for nano-interconnects at Imec. “The tipping point is when you go below 20nm pitch. Below 20nm pitch, there are many concerns. It’s not only resistance, but also reliability concerns, especially with copper.”</p><p>尽管如此，对于最紧的层，今天的铜镶嵌工艺将扩展到一定程度。 “双重大马士革一直是个问题。只要我们的间距超过26nm或24nm，这仍然几乎是铜和钴的领域。” Imec纳米互连项目总监Zsolt Tokei说。 “临界点是当您低于20nm间距时。在20nm间距以下，存在许多担忧。这不仅是电阻，而且还涉及可靠性，尤其是对于铜。”</p><p> So roughly at this pitch, which equates to the 2nm node, the industry hopes to make the migration to a technology called hybrid metallization. Some call it a pre-fill process. This technology may get inserted in the tightest layers, but the less critical layers would continue to use the traditional copper processes.</p><p> 因此，大致在等于2nm节点的间距上，业界希望迁移到称为混合金属化的技术。有人称其为预填充过程。这项技术可能会插入最紧密的层中，但不太关键的层将继续使用传统的铜工艺。</p><p> In a basic hybrid metallization flow, you deposit dielectric materials on a substrate. Then, you form tiny copper vias and trenches using the traditional damascene process. Then, you repeat the process, and form tiny vias and trenches.</p><p> 在基本的混合金属化流程中，您将介电材料沉积在基板上。然后，使用传统的镶嵌工艺形成微小的铜通孔和沟槽。然后，您重复该过程，并形成微小的通孔和沟槽。</p><p> But instead of using a dual damascene process, “the next step involves a selective deposition of via metal. The empty vias are filled with a metal conductor without using a liner,” Tokei explained. “Molybdenum, ruthenium or tungsten are among the metals that could be used to fill the tiny vias. Finally, you finish with conventional copper metallization, which can be regarded as a single damascene copper metallization.”</p><p> 但是，与其采用双镶嵌工艺，不如说是选择性沉积通孔金属。 Tokei解释说。钼，钌或钨是可以用来填充微小通孔的金属。最后，您完成了常规的铜金属镀层，可以将其视为单个镶嵌铜金属镀层。”</p><p> Single damascene isn’t a new process in the semiconductor world. “The dual damascene process is a smarter and more cost-effective process flow than the single damascene process. As technology scales, the challenge for dual damascene is defect-free copper metallization in the taller and more constricted line and via combined openings,” said Takeshi Nogami, a principal member of the research staff at IBM. “Single damascene decouples those two patterns for metallization, making it easier to shrink width and pitch dimensions, and raise line aspect ratios, to mitigate the rise in resistance.”</p><p> 在半导体领域，单金属镶嵌并不是一个新工艺。 “双重镶嵌工艺比单一镶嵌工艺更智能，更具成本效益。随着技术的发展，双金属镶嵌的挑战在于更高和更狭窄的生产线中以及通过组合开口实现无缺陷的铜金属化。” IBM研究人员的主要成员Takeshi Nogami说。 “单金属镶嵌将这两种图案分离以进行金属化，使其更容易缩小宽度和间距尺寸，并提高线宽比，以减轻电阻的上升。”</p><p> All told, hybrid metallization uses two different metals in the interconnects. “For 2nm, this would make a lot of sense, at least for one layer,” Imec’s Tokei said. “The via resistance compared to a dual damascene is lower. Your reliability will improve. And at the same time, we can preserve the low resistivity of copper in the line.”</p><p> 总而言之，混合金属化在互连中使用两种不同的金属。 Imec的Tokei说：“对于2nm，这至少在一层上是很有意义的。”与双镶嵌相比，通孔电阻更低。您的可靠性将会提高。同时，我们可以保持线路中铜的低电阻率。”</p><p> Hybrid metallization presents some hurdles, though. There are several different and difficult deposition techniques to enable the gap fill process. “The challenge is to achieve good via fill uniformity without selectivity loss,” said M.H. Lee, a researcher at TSMC, in a paper at IEDM. “In addition, the via sidewall is barrierless, and the potential interaction of via material and the underlayer metals might lead to reliability concerns.”</p><p> 但是，混合金属化存在一些障碍。有几种不同且困难的沉积技术可以实现间隙填充过程。 M.H.说：“挑战在于如何在不损失选择性的情况下实现良好的通孔填充均匀性。”台积电（TSMC）研究员Lee在IEDM上发表论文。 “此外，通孔侧壁是无障碍的，通孔材料与底层金属之间的潜在相互作用可能会导致可靠性问题。” </p><p> What is semi-damascene? Hybrid metallization may get inserted at 2nm, if the industry can solve these problems. But the industry may need another solution way beyond 2nm, if chip scaling is to continue.</p><p>什么是半大马士革？如果业界能够解决这些问题，则可以在2nm处插入混合金属化层。但是，如果要继续扩大芯片规模，业界可能需要2nm以外的另一种解决方案。</p><p> Beyond 2nm, the next big step is what many call a semi-damascene process, which is a more radical technology targeted for the tightest metal pitches. In R&amp;D, the industry is exploring semi-damascene for several reasons.</p><p> 超越2nm，下一步是许多人所说的半镶嵌工艺，这是一种针对最紧的金属间距的更彻底的技术。在研发中，由于多种原因，该行业正在探索半大马士革。</p><p> “Within the dual damascene structure, the volume of the line is a limiting factor for copper grain growth,” said Robert Clark, senior member of the technical staff at  TEL. “If instead the metal lines were formed by depositing a metal layer, which can be annealed, and then forming the lines by etching, then the grain size could be increased. But for copper, that kind of process is very difficult to realize. A metal like ruthenium is much easier to handle in that kind of process, so it could potentially enable what people are referring to as semi-damascene processing.”</p><p> TEL技术人员高级成员Robert Clark说：“在双重镶嵌结构中，生产线的数量是铜晶粒生长的限制因素。” “相反，如果通过沉积可退火的金属层形成金属线，然后通过蚀刻形成金属线，则可以增加晶粒尺寸。但是对于铜来说，这种过程很难实现。像钌这样的金属在这种处理过程中要容易得多，因此它有可能实现人们所说的半镶嵌处理。”</p><p> The starting point for semi-damascene is sub-20nm pitches. “We are targeting semi-damascene for 18nm pitch and below. So maybe that’s like in four or five years from now,” Imec’s Tokei said. “This is disruptive for a logic fab. A fab is set up for a copper metallization and dual damascene. Hybrid metallization almost naturally falls into that flow. You need some new capabilities for the via pre-fill itself. But for the rest, you can re-use everything from the fab.”</p><p> 半大马士革的起点是20nm以下的间距。 “我们的目标是在18nm以下的半大马士革。因此，也许像是从现在起的四五年后。” Imec的Tokei说。 “这对逻辑工厂来说是破坏性的。建立了一个用于铜金属化和双镶嵌的晶圆厂。混合金属化几乎自然地落入该流中。您需要一些用于预填充本身的新功能。但是对于其余部分，您可以重用晶圆厂中的所有东西。”</p><p> Semi-damascene requires different process flows with new tools. In simple terms, semi-damascene enables tiny vias with air gaps, which reduces RC delays in chips.</p><p> 半大马士革需要使用新工具的不同工艺流程。简而言之，半大马士革可实现带有气隙的微小通孔，从而减少了芯片中的RC延迟。</p><p> The technology relies on metal patterning using a substrative etch process. Substrative etch isn’t new, and was used for the older aluminum interconnect processes. But there are several challenges to implement this technology at beyond 2nm.</p><p> 该技术依赖于使用替代蚀刻工艺的金属图案化。替代蚀刻不是新技术，用于较旧的铝互连工艺。但是，要在2nm以上的范围内实施该技术存在一些挑战。</p><p> “Semi-damascene processing starts with the patterning of a via opening and etching it into a dielectric film. The via is then filled with metal and overfilled, meaning that the metal deposition continues until a layer of metal is formed over the dielectric. The metal is then masked and etched in order to form metal lines,” Tokei said in recent blog.</p><p> “半大马士革工艺始于对通孔进行构图并将其蚀刻到介电膜中。然后，用金属填充通孔并对其进行过度填充，这意味着金属沉积将继续进行，直到在电介质上方形成一层金属为止。然后对金属进行掩膜和蚀刻，以形成金属线。” Tokei在最近的博客中说。 </p><p> In the lab, Imec devised a 12-metal-layer device based on a 64-bit Arm CPU. The device had two levels of metal interconnects using ruthenium materials. Air gaps were formed between the metal lines.</p><p>在实验室中，Imec设计了一种基于64位Arm CPU的12金属层设备。该器件具有两层使用钌材料的金属互连。金属线之间形成气隙。</p><p> “Air gap shows the potential to improve performance by 10%, while reducing the power consumption by more than 5%,” Tokei said. “The use of high-aspect-ratio wires can reduce the IR drop in the power network by 10% to improve reliability.”</p><p> Tokei说：“气隙显示了将性能提高10％的潜力，同时将功耗降低了5％以上。” “使用长宽比高的导线可以将电力网络中的IR下降降低10％，以提高可靠性。”</p><p> Semi-damascene is far from being ready in production, however. “There are many potential concerns with a semi-damascene scheme, such as alignment, metal etch, LER, leakage, chip package interaction, sealing ring compatibility, plasma damage and routability,” Tokei said in a recent paper.</p><p> 但是，半大马士革远未准备就绪。 Tokei在最近的一篇论文中说：“半金属镶嵌方案存在许多潜在的问题，例如对准，金属蚀刻，LER，泄漏，芯片封装相互作用，密封环兼容性，等离子体损伤和可布线性。”</p><p> Conclusion Other interconnect technologies are in R&amp;D, such as supervias, hybrid metal-graphene interconnects, as well as replacements for copper.</p><p> 结论其他的互连技术正在研发中，例如超导通孔，金属-石墨烯混合互连以及铜的替代品。</p><p> To be sure, though, the industry would prefer to extend copper dual damascene as long as possible, because the next-generation technologies face several challenges.</p><p> 但是可以肯定的是，由于下一代技术面临若干挑战，因此业界宁愿尽可能延长铜双镶嵌。</p><p> At some point, the industry may need a next-generation interconnect technology. Chipmakers may find a solution. But if they can’t, traditional chip scaling may be on its last legs, forcing the industry to look for alternative solutions to enable advanced chips.</p><p> 在某个时候，该行业可能需要下一代互连技术。芯片制造商可能会找到解决方案。但是，如果做不到，那么传统的芯片扩展可能就束手无策了，这迫使业界寻找替代解决方案来实现高级芯片。</p><p> That’s already happening. Momentum is already building for advanced packaging, an alternative approach that enables the develo</p><p> 那已经发生了。 Momentum已经在为高级包装而建造，这是使开发人员能够使用的另一种方法 </p><p>......</p><p>...... </p></div><div id="story_share_this"><div class="sharethis-inline-share-buttons"></div></div><div class="text-break sotry_link page_narrow"><a target="_blank" href="https://semiengineering.com/breaking-the-2nm-barrier/">https://semiengineering.com/breaking-the-2nm-barrier/</a></div><div class="story_tags page_narrow"><button type="button" class="btn btn-light my_tag"><a href="/tag/nm/">#nm</a></button><button type="button" class="btn btn-light my_tag"><a href="/tag/barrier/">#barrier</a></button><button type="button" class="btn btn-light my_tag"><a href="/tag/芯片/">#芯片</a></button></div></div><div class="my_movie_list_item shadow p-3 mb-5 bg-white rounded"><button type="button" class="btn btn-link my_tag"><a href="/tag/web2.0/">#web2.0</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/google/">#google</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/设计/">#设计</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/创意/">#创意</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/摄影/">#摄影</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/图片/">#图片</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/游戏/">#游戏</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/软件/">#软件</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/视频/">#视频</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/手机/">#手机</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/广告/">#广告</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/iphone/">#iphone</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/网站/">#网站</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/免费/">#免费</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/下载/">#下载</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/windows/">#windows</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/微软/">#微软</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/firefox/">#firefox</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/blog/">#blog</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/苹果/">#苹果</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/音乐/">#音乐</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/apple/">#apple</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/博客/">#博客</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/wordpress/">#wordpress</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/恶搞/">#恶搞</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/qq/">#qq</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/艺术/">#艺术</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/web/">#web</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/工具/">#工具</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/分享/">#分享</a></button></div></div></div><div id="my_footer"><div class=""><a href="/tags/">tags</a> <a href="/users/">users</a></div>&copy; 2020 diglog.com </div></div></body></html>