WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500044 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5000044 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6250045 cumulative IPC: 4 (Simulation time: 00 hr 00 min 46 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6250045 cumulative IPC: 4 (Simulation time: 00 hr 00 min 46 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 7940730 heartbeat IPC: 3.401 cumulative IPC: 2.957 (Simulation time: 00 hr 00 min 58 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_15.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000004 cycles: 11088788 heartbeat IPC: 3.177 cumulative IPC: 3.1 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 14249750 heartbeat IPC: 3.164 cumulative IPC: 3.125 (Simulation time: 00 hr 01 min 43 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 17371183 heartbeat IPC: 3.204 cumulative IPC: 3.147 (Simulation time: 00 hr 02 min 06 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_15.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000002 cycles: 20516811 heartbeat IPC: 3.179 cumulative IPC: 3.154 (Simulation time: 00 hr 02 min 28 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 23678995 heartbeat IPC: 3.162 cumulative IPC: 3.156 (Simulation time: 00 hr 02 min 51 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 26800337 heartbeat IPC: 3.204 cumulative IPC: 3.163 (Simulation time: 00 hr 03 min 14 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_15.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000002 cycles: 29945485 heartbeat IPC: 3.18 cumulative IPC: 3.165 (Simulation time: 00 hr 03 min 36 sec)
Heartbeat CPU 0 instructions: 110000003 cycles: 33108142 heartbeat IPC: 3.162 cumulative IPC: 3.165 (Simulation time: 00 hr 03 min 59 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 36228964 heartbeat IPC: 3.204 cumulative IPC: 3.169 (Simulation time: 00 hr 04 min 21 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_15.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000001 cycles: 31548726 cumulative IPC: 3.17 (Simulation time: 00 hr 04 min 33 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 31548726 cumulative IPC: 3.17 (Simulation time: 00 hr 04 min 33 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_15.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 3.17 instructions: 100000001 cycles: 31548726
CPU 0 Branch Prediction Accuracy: 88.45% MPKI: 6.128 Average ROB Occupancy at Mispredict: 67.15
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00026
BRANCH_INDIRECT: 0.407
BRANCH_CONDITIONAL: 5.7
BRANCH_DIRECT_CALL: 0.00095
BRANCH_INDIRECT_CALL: 0.0213
BRANCH_RETURN: 0.00094

L1D TOTAL        ACCESS:   24196522 HIT:   24058101 MISS:     138421
L1D LOAD         ACCESS:   17183368 HIT:   17049103 MISS:     134265
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    7012990 HIT:    7008987 MISS:       4003
L1D TRANSLATION  ACCESS:        164 HIT:         11 MISS:        153
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 8.95 cycles
L1I TOTAL        ACCESS:    2597799 HIT:    2596950 MISS:        849
L1I LOAD         ACCESS:    2597799 HIT:    2596950 MISS:        849
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 70.37 cycles
L2C TOTAL        ACCESS:      61475 HIT:      36298 MISS:      25177
L2C LOAD         ACCESS:      56898 HIT:      32104 MISS:      24794
L2C RFO          ACCESS:       2006 HIT:       1808 MISS:        198
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:       2421 HIT:       2357 MISS:         64
L2C TRANSLATION  ACCESS:        150 HIT:         29 MISS:        121
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 34.46 cycles
LLC TOTAL        ACCESS:      25265 HIT:      22435 MISS:       2830
LLC LOAD         ACCESS:      24794 HIT:      22178 MISS:       2616
LLC RFO          ACCESS:        198 HIT:         98 MISS:        100
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:        152 HIT:        152 MISS:          0
LLC TRANSLATION  ACCESS:        121 HIT:          7 MISS:        114
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 128.1 cycles
cpu0_DTLB TOTAL        ACCESS:   18555102 HIT:   18396816 MISS:     158286
cpu0_DTLB LOAD         ACCESS:   18555102 HIT:   18396816 MISS:     158286
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 2.438 cycles
cpu0_ITLB TOTAL        ACCESS:    2232877 HIT:    2232438 MISS:        439
cpu0_ITLB LOAD         ACCESS:    2232877 HIT:    2232438 MISS:        439
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 50.47 cycles
cpu0_STLB TOTAL        ACCESS:      70998 HIT:      70858 MISS:        140
cpu0_STLB LOAD         ACCESS:      70998 HIT:      70858 MISS:        140
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 407 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1667
  ROW_BUFFER_MISS:       1163
 AVG DBUS CONGESTED CYCLE: 3.905
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
