// Seed: 4191265382
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1
);
  id_3 :
  assert property (@(posedge 1) 1)
  else $display;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  wire id_6;
endmodule
