---
layout: default
---

# RISC-V双周简报 (2017-07-04)

## 通用信息

### 7th RISC-V Workshop Call for Papers

The 7th RISC-V workshop will be hosted by Western Digital in Milpitas California on November 28-30, 2017.

Talks can be of two lengths (25 minutes and 12 minutes), and talk presenters are expected to also participate in the poster session to allow extended discussion.  All poster presenters will give a 3-minute poster preview.

#### Submission Guidelines:

Submission abstracts should consist of at most two pages in pdf format, and must include the title, authors, and affiliations. Additional material can be appended to the submission that the organizers will review at their discretion.  The submission website allow selection of the desired presentation format (25 minute talk, 12 minute talk, 3 minute poster preview).

Submission Website:
[https://www.softconf.com/h/riscv7thwkshp/](https://www.softconf.com/h/riscv7thwkshp/)

#### Important Dates:

- Submission Deadline: September 17, 2017
- Author Notification: October 1, 2017

#### Program Committee:<br>

- Dan Lustig, NVIDIA
- Dave Ditzel, Esperanto Technologies
- Dejan Vucinic, WD
- G S Madhusudan, IIT Madras
- Robert Mullins, University of Cambridge
- Silviu Chiricescu, BAE Systems
- Yungang Bao, ICT/CAS
- Yunsup Lee, SiFive

Send questions relating to the program ([prog_comm@workspace.riscv.org](mailto:prog_comm@workspace.riscv.org))
and questions relating to conference operation to the executive director, Rick O'Connor ([rickoco@riscv.org](mailto:rickoco@riscv.org)).

## 技术舌战

### [Cache maintenance instruction](https://groups.google.com/a/groups.riscv.org/d/msgid/isa-dev/fea83558-920d-4d62-a584-b7df5bac24aa%40groups.riscv.org?utm_medium=email&utm_source=footer)

很多人正在讨论RISC-V要不要有特定的Cache Instructions，有人认为可以不用，用syscall就好，而且使用cache instruction 會太 implementation-specific。
但也有人看法不同。Mailing list里正在激烈的讨论。

## Future Events (未来事件?)

+ [FPGA Kongress](http://www.fpga-kongress.de/de/programm-2017), 11-13 July 2017 at the NH Hotel München-Dornach, Germany: The Case for implementing a soft RISC-V core in FPGA.
+ RISC-V at [HotChips](https://www.hotchips.org/), 20-22 August 2017 at Cupertino, California.
+ RISC-V at the [Linley Processor Conference](http://www.linleygroup.com/events/event.php?num=43), 4-5 October 2017 at Santa Clara, California.
+ [First Workshop on Computer Architecture Research with RISC-V (CARRV 2017)](https://carrv.github.io/#first-workshop-on-computer-architecture-research-with-risc-v-carrv-2017), 14 October at Boston, Massachusetts, co-located with MICRO 2017.



## 市场动向

### wefawef

## 微群热点

### wjeojwe

----

Editor: 黄柏玮，宋威，郭雄飞 

----

<a rel="license" href="http://creativecommons.org/licenses/by-sa/2.0/"><img alt="知识共享许可协议" style="border-width:0" src="https://i.creativecommons.org/l/by-sa/2.0/88x31.png" /></a><br />本作品采用<a rel="license" href="http://creativecommons.org/licenses/by-sa/2.0/">知识共享署名-相同方式共享 2.0 通用许可协议</a>进行许可。
