module filtros_clasicos(
	input logic clk, 
	input logic reset,
	input logic [31:0] address,
	output logic [7:0] q_b
	);
	
logic [3:0] ALUFlags; 
logic RegWrite;
logic ALUSrc;
logic MemtoReg;
logic PCSrc;
logic [1:0] RegSrc;
logic [1:0] ImmSrc;
logic [1:0] ALUControl;

controller c(
	clk,
	reset,
	Instr[31:12],
	ALUFlags,
	RegSrc,
	RegWrite,
	ImmSrc,
	ALUSrc,
	ALUControl,
	MemWrite,
	MemtoReg,
	PCSrc
	);
	
datapath dp(
	clk,
	reset,
	RegSrc,
	RegWrite,
	ImmSrc,
	ALUSrc,
	ALUControl,
	MemtoReg,
	PCSrc,
	ALUFlags,
	PC,
	Instr,
	ALUResult,
	WriteData,
	ReadData);
	
	
endmodule