(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h24):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h6):(1'h0)] wire3;
  input wire signed [(3'h5):(1'h0)] wire2;
  input wire signed [(5'h10):(1'h0)] wire1;
  input wire [(5'h13):(1'h0)] wire0;
  wire signed [(2'h3):(1'h0)] wire7;
  wire [(4'hc):(1'h0)] wire6;
  wire signed [(4'hb):(1'h0)] wire5;
  wire signed [(4'h9):(1'h0)] wire4;
  assign y = {wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = wire2[(3'h5):(3'h4)];
  assign wire5 = $unsigned($unsigned($unsigned($signed((~&(7'h42))))));
  assign wire6 = (!($unsigned($unsigned((wire0 ? wire2 : wire4))) ?
                     $signed((^$unsigned((8'ha1)))) : (^~$signed((8'hb6)))));
  assign wire7 = (!$unsigned($signed($signed($unsigned(wire2)))));
endmodule