# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ahb_to_ahb.srcs/sources_1/imports/verilog/ahb2ahb.v" \
"../../../../ahb_to_ahb.srcs/sources_1/imports/verilog/ahb2ahb_fifo.v" \
"../../../../ahb_to_ahb.srcs/sources_1/imports/verilog/ahb2ahb_master_core.v" \
"../../../../ahb_to_ahb.srcs/sources_1/imports/verilog/ahb2ahb_slave_core.v" \
"../../../../ahb_to_ahb.srcs/sim_1/imports/verilog/ahb_decoder_s3.v" \
"../../../../ahb_to_ahb.srcs/sim_1/imports/verilog/ahb_default_slave.v" \
"../../../../ahb_to_ahb.srcs/sim_1/imports/verilog/ahb_lite_s3.v" \
"../../../../ahb_to_ahb.srcs/sim_1/imports/verilog/ahb_s2m_s3.v" \
"../../../../ahb_to_ahb.srcs/sim_1/imports/verilog/bfm_ahb.v" \
"../../../../ahb_to_ahb.srcs/sim_1/imports/design/mem_ahb.v" \
"../../../../ahb_to_ahb.srcs/sim_1/imports/verilog/top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
