
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.12+45 (git sha1 UNKNOWN, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /openlane/designs/PrimitiveCalculator/src/PrimitiveALU.v
Parsing SystemVerilog input from `/openlane/designs/PrimitiveCalculator/src/PrimitiveALU.v' to AST representation.
Generating RTLIL representation for module `\PrimitiveALU'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /openlane/designs/PrimitiveCalculator/src/PrimitiveCalculator.v
Parsing SystemVerilog input from `/openlane/designs/PrimitiveCalculator/src/PrimitiveCalculator.v' to AST representation.
Generating RTLIL representation for module `\PrimitiveCalculator'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /openlane/designs/PrimitiveCalculator/src/RotaryEncoder.v
Parsing SystemVerilog input from `/openlane/designs/PrimitiveCalculator/src/RotaryEncoder.v' to AST representation.
Generating RTLIL representation for module `\RotaryEncoder'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /openlane/designs/PrimitiveCalculator/src/ClockDivider.v
Parsing SystemVerilog input from `/openlane/designs/PrimitiveCalculator/src/ClockDivider.v' to AST representation.
Generating RTLIL representation for module `\ClockDivider'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /openlane/designs/PrimitiveCalculator/src/Debouncer.v
Parsing SystemVerilog input from `/openlane/designs/PrimitiveCalculator/src/Debouncer.v' to AST representation.
Generating RTLIL representation for module `\Debouncer'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /openlane/designs/PrimitiveCalculator/src/HexSevenSegmentDecoder.v
Parsing SystemVerilog input from `/openlane/designs/PrimitiveCalculator/src/HexSevenSegmentDecoder.v' to AST representation.
Generating RTLIL representation for module `\HexSevenSegmentDecoder'.
Successfully finished Verilog frontend.

7. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/PrimitiveCalculator/runs/RUN_2022.05.03_13.57.30/tmp/synthesis/hierarchy.dot'.
Dumping module PrimitiveCalculator to page 1.

8. Executing HIERARCHY pass (managing design hierarchy).

8.1. Analyzing design hierarchy..
Top module:  \PrimitiveCalculator
Used module:     \PrimitiveALU
Used module:     \HexSevenSegmentDecoder
Used module:     \RotaryEncoder
Used module:     \Debouncer
Used module:     \ClockDivider
Parameter \REG_LEN = 8
Parameter \ADD_SUB = 1'1

8.2. Executing AST frontend in derive mode using pre-parsed AST for module `\RotaryEncoder'.
Parameter \REG_LEN = 8
Parameter \ADD_SUB = 1'1
Generating RTLIL representation for module `$paramod\RotaryEncoder\REG_LEN=s32'00000000000000000000000000001000\ADD_SUB=1'1'.
Parameter \REG_LEN = 8

8.3. Executing AST frontend in derive mode using pre-parsed AST for module `\Debouncer'.
Parameter \REG_LEN = 8
Generating RTLIL representation for module `$paramod\Debouncer\REG_LEN=s32'00000000000000000000000000001000'.
Parameter \REG_LEN = 8
Found cached RTLIL representation for module `$paramod\Debouncer\REG_LEN=s32'00000000000000000000000000001000'.
Parameter \REG_LEN = 8
Found cached RTLIL representation for module `$paramod\Debouncer\REG_LEN=s32'00000000000000000000000000001000'.
Parameter \REG_LEN = 8
Found cached RTLIL representation for module `$paramod\Debouncer\REG_LEN=s32'00000000000000000000000000001000'.
Parameter \REG_LEN = 1

8.4. Executing AST frontend in derive mode using pre-parsed AST for module `\ClockDivider'.
Parameter \REG_LEN = 1
Generating RTLIL representation for module `$paramod\ClockDivider\REG_LEN=s32'00000000000000000000000000000001'.

8.5. Analyzing design hierarchy..
Top module:  \PrimitiveCalculator
Used module:     \PrimitiveALU
Used module:     \HexSevenSegmentDecoder
Used module:     $paramod\RotaryEncoder\REG_LEN=s32'00000000000000000000000000001000\ADD_SUB=1'1
Used module:     $paramod\Debouncer\REG_LEN=s32'00000000000000000000000000001000
Used module:     $paramod\ClockDivider\REG_LEN=s32'00000000000000000000000000000001

8.6. Analyzing design hierarchy..
Top module:  \PrimitiveCalculator
Used module:     \PrimitiveALU
Used module:     \HexSevenSegmentDecoder
Used module:     $paramod\RotaryEncoder\REG_LEN=s32'00000000000000000000000000001000\ADD_SUB=1'1
Used module:     $paramod\Debouncer\REG_LEN=s32'00000000000000000000000000001000
Used module:     $paramod\ClockDivider\REG_LEN=s32'00000000000000000000000000000001
Removing unused module `\Debouncer'.
Removing unused module `\ClockDivider'.
Removing unused module `\RotaryEncoder'.
Removed 3 unused modules.

9. Executing TRIBUF pass.

10. Executing SYNTH pass.

10.1. Executing HIERARCHY pass (managing design hierarchy).

10.1.1. Analyzing design hierarchy..
Top module:  \PrimitiveCalculator
Used module:     \PrimitiveALU
Used module:     \HexSevenSegmentDecoder
Used module:     $paramod\RotaryEncoder\REG_LEN=s32'00000000000000000000000000001000\ADD_SUB=1'1
Used module:     $paramod\Debouncer\REG_LEN=s32'00000000000000000000000000001000
Used module:     $paramod\ClockDivider\REG_LEN=s32'00000000000000000000000000000001

10.1.2. Analyzing design hierarchy..
Top module:  \PrimitiveCalculator
Used module:     \PrimitiveALU
Used module:     \HexSevenSegmentDecoder
Used module:     $paramod\RotaryEncoder\REG_LEN=s32'00000000000000000000000000001000\ADD_SUB=1'1
Used module:     $paramod\Debouncer\REG_LEN=s32'00000000000000000000000000001000
Used module:     $paramod\ClockDivider\REG_LEN=s32'00000000000000000000000000000001
Removed 0 unused modules.

10.2. Executing PROC pass (convert processes to netlists).

10.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/openlane/designs/PrimitiveCalculator/src/HexSevenSegmentDecoder.v:38$28 in module HexSevenSegmentDecoder.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/PrimitiveCalculator/src/HexSevenSegmentDecoder.v:38$28 in module HexSevenSegmentDecoder.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/PrimitiveCalculator/src/HexSevenSegmentDecoder.v:18$25 in module HexSevenSegmentDecoder.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/PrimitiveCalculator/src/ClockDivider.v:13$35 in module $paramod\ClockDivider\REG_LEN=s32'00000000000000000000000000000001.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/PrimitiveCalculator/src/Debouncer.v:18$32 in module $paramod\Debouncer\REG_LEN=s32'00000000000000000000000000001000.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/PrimitiveCalculator/src/RotaryEncoder.v:17$29 in module $paramod\RotaryEncoder\REG_LEN=s32'00000000000000000000000000001000\ADD_SUB=1'1.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/PrimitiveCalculator/src/PrimitiveCalculator.v:121$16 in module PrimitiveCalculator.
Marked 11 switch rules as full_case in process $proc$/openlane/designs/PrimitiveCalculator/src/PrimitiveCalculator.v:71$15 in module PrimitiveCalculator.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/PrimitiveCalculator/src/PrimitiveCalculator.v:63$14 in module PrimitiveCalculator.
Removed 1 dead cases from process $proc$/openlane/designs/PrimitiveCalculator/src/PrimitiveALU.v:16$1 in module PrimitiveALU.
Marked 4 switch rules as full_case in process $proc$/openlane/designs/PrimitiveCalculator/src/PrimitiveALU.v:16$1 in module PrimitiveALU.
Removed a total of 2 dead cases.

10.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 9 redundant assignments.
Promoted 13 assignments to connections.

10.2.4. Executing PROC_INIT pass (extract init attributes).

10.2.5. Executing PROC_ARST pass (detect async resets in processes).

10.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\HexSevenSegmentDecoder.$proc$/openlane/designs/PrimitiveCalculator/src/HexSevenSegmentDecoder.v:38$28'.
     1/1: $1\display_out[6:0]
Creating decoders for process `\HexSevenSegmentDecoder.$proc$/openlane/designs/PrimitiveCalculator/src/HexSevenSegmentDecoder.v:18$25'.
     1/3: $0\digit[0:0]
     2/3: $0\units_r[3:0]
     3/3: $0\tens_r[3:0]
Creating decoders for process `$paramod\ClockDivider\REG_LEN=s32'00000000000000000000000000000001.$proc$/openlane/designs/PrimitiveCalculator/src/ClockDivider.v:13$35'.
     1/1: $0\clk_div[0:0]
Creating decoders for process `$paramod\Debouncer\REG_LEN=s32'00000000000000000000000000001000.$proc$/openlane/designs/PrimitiveCalculator/src/Debouncer.v:18$32'.
     1/2: $0\r_out[0:0]
     2/2: $0\shift_reg[7:0]
Creating decoders for process `$paramod\RotaryEncoder\REG_LEN=s32'00000000000000000000000000001000\ADD_SUB=1'1.$proc$/openlane/designs/PrimitiveCalculator/src/RotaryEncoder.v:17$29'.
     1/3: $0\b_d1[0:0]
     2/3: $0\a_d1[0:0]
     3/3: $0\out[7:0]
Creating decoders for process `\PrimitiveCalculator.$proc$/openlane/designs/PrimitiveCalculator/src/PrimitiveCalculator.v:121$16'.
     1/8: $1\seven_segment_tens[3:0]
     2/8: $1\alu_in_b_r[7:0]
     3/8: $1\alu_in_a_r[7:0]
     4/8: $1\alu_load[0:0]
     5/8: $1\led_flag[0:0]
     6/8: $1\seven_segment_units[3:0]
     7/8: $1\seven_segment_load[0:0]
     8/8: $1\alu_select[2:0]
Creating decoders for process `\PrimitiveCalculator.$proc$/openlane/designs/PrimitiveCalculator/src/PrimitiveCalculator.v:71$15'.
     1/11: $12\next_state[2:0]
     2/11: $11\next_state[2:0]
     3/11: $10\next_state[2:0]
     4/11: $9\next_state[2:0]
     5/11: $8\next_state[2:0]
     6/11: $7\next_state[2:0]
     7/11: $6\next_state[2:0]
     8/11: $5\next_state[2:0]
     9/11: $4\next_state[2:0]
    10/11: $3\next_state[2:0]
    11/11: $2\next_state[2:0]
Creating decoders for process `\PrimitiveCalculator.$proc$/openlane/designs/PrimitiveCalculator/src/PrimitiveCalculator.v:63$14'.
     1/2: $0\next_state[2:0]
     2/2: $0\current_state[2:0]
Creating decoders for process `\PrimitiveCalculator.$proc$/openlane/designs/PrimitiveCalculator/src/PrimitiveCalculator.v:33$11'.
Creating decoders for process `\PrimitiveALU.$proc$/openlane/designs/PrimitiveCalculator/src/PrimitiveALU.v:16$1'.
     1/7: $3\flag[0:0]
     2/7: $3\out[7:0]
     3/7: $4\flag[0:0]
     4/7: $2\flag[0:0]
     5/7: $2\out[7:0]
     6/7: $1\flag[0:0]
     7/7: $1\out[7:0]

10.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\HexSevenSegmentDecoder.\display_out' from process `\HexSevenSegmentDecoder.$proc$/openlane/designs/PrimitiveCalculator/src/HexSevenSegmentDecoder.v:38$28'.
Latch inferred for signal `\PrimitiveCalculator.\led_flag' from process `\PrimitiveCalculator.$proc$/openlane/designs/PrimitiveCalculator/src/PrimitiveCalculator.v:121$16': $auto$proc_dlatch.cc:427:proc_dlatch$332
Latch inferred for signal `\PrimitiveCalculator.\seven_segment_load' from process `\PrimitiveCalculator.$proc$/openlane/designs/PrimitiveCalculator/src/PrimitiveCalculator.v:121$16': $auto$proc_dlatch.cc:427:proc_dlatch$361
Latch inferred for signal `\PrimitiveCalculator.\seven_segment_tens' from process `\PrimitiveCalculator.$proc$/openlane/designs/PrimitiveCalculator/src/PrimitiveCalculator.v:121$16': $auto$proc_dlatch.cc:427:proc_dlatch$396
Latch inferred for signal `\PrimitiveCalculator.\seven_segment_units' from process `\PrimitiveCalculator.$proc$/openlane/designs/PrimitiveCalculator/src/PrimitiveCalculator.v:121$16': $auto$proc_dlatch.cc:427:proc_dlatch$431
Latch inferred for signal `\PrimitiveCalculator.\alu_load' from process `\PrimitiveCalculator.$proc$/openlane/designs/PrimitiveCalculator/src/PrimitiveCalculator.v:121$16': $auto$proc_dlatch.cc:427:proc_dlatch$448
Latch inferred for signal `\PrimitiveCalculator.\alu_in_a_r' from process `\PrimitiveCalculator.$proc$/openlane/designs/PrimitiveCalculator/src/PrimitiveCalculator.v:121$16': $auto$proc_dlatch.cc:427:proc_dlatch$465
Latch inferred for signal `\PrimitiveCalculator.\alu_in_b_r' from process `\PrimitiveCalculator.$proc$/openlane/designs/PrimitiveCalculator/src/PrimitiveCalculator.v:121$16': $auto$proc_dlatch.cc:427:proc_dlatch$482
Latch inferred for signal `\PrimitiveCalculator.\alu_select' from process `\PrimitiveCalculator.$proc$/openlane/designs/PrimitiveCalculator/src/PrimitiveCalculator.v:121$16': $auto$proc_dlatch.cc:427:proc_dlatch$493
Latch inferred for signal `\PrimitiveCalculator.\next_state' from process `\PrimitiveCalculator.$proc$/openlane/designs/PrimitiveCalculator/src/PrimitiveCalculator.v:71$15': $auto$proc_dlatch.cc:427:proc_dlatch$528
Latch inferred for signal `\PrimitiveALU.\out' from process `\PrimitiveALU.$proc$/openlane/designs/PrimitiveCalculator/src/PrimitiveALU.v:16$1': $auto$proc_dlatch.cc:427:proc_dlatch$555
Latch inferred for signal `\PrimitiveALU.\flag' from process `\PrimitiveALU.$proc$/openlane/designs/PrimitiveCalculator/src/PrimitiveALU.v:16$1': $auto$proc_dlatch.cc:427:proc_dlatch$558

10.2.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\HexSevenSegmentDecoder.\digit' using process `\HexSevenSegmentDecoder.$proc$/openlane/designs/PrimitiveCalculator/src/HexSevenSegmentDecoder.v:18$25'.
  created $dff cell `$procdff$559' with positive edge clock.
Creating register for signal `\HexSevenSegmentDecoder.\tens_r' using process `\HexSevenSegmentDecoder.$proc$/openlane/designs/PrimitiveCalculator/src/HexSevenSegmentDecoder.v:18$25'.
  created $dff cell `$procdff$560' with positive edge clock.
Creating register for signal `\HexSevenSegmentDecoder.\units_r' using process `\HexSevenSegmentDecoder.$proc$/openlane/designs/PrimitiveCalculator/src/HexSevenSegmentDecoder.v:18$25'.
  created $dff cell `$procdff$561' with positive edge clock.
Creating register for signal `$paramod\ClockDivider\REG_LEN=s32'00000000000000000000000000000001.\clk_div' using process `$paramod\ClockDivider\REG_LEN=s32'00000000000000000000000000000001.$proc$/openlane/designs/PrimitiveCalculator/src/ClockDivider.v:13$35'.
  created $dff cell `$procdff$562' with positive edge clock.
Creating register for signal `$paramod\Debouncer\REG_LEN=s32'00000000000000000000000000001000.\shift_reg' using process `$paramod\Debouncer\REG_LEN=s32'00000000000000000000000000001000.$proc$/openlane/designs/PrimitiveCalculator/src/Debouncer.v:18$32'.
  created $dff cell `$procdff$563' with positive edge clock.
Creating register for signal `$paramod\Debouncer\REG_LEN=s32'00000000000000000000000000001000.\r_out' using process `$paramod\Debouncer\REG_LEN=s32'00000000000000000000000000001000.$proc$/openlane/designs/PrimitiveCalculator/src/Debouncer.v:18$32'.
  created $dff cell `$procdff$564' with positive edge clock.
Creating register for signal `$paramod\RotaryEncoder\REG_LEN=s32'00000000000000000000000000001000\ADD_SUB=1'1.\out' using process `$paramod\RotaryEncoder\REG_LEN=s32'00000000000000000000000000001000\ADD_SUB=1'1.$proc$/openlane/designs/PrimitiveCalculator/src/RotaryEncoder.v:17$29'.
  created $dff cell `$procdff$565' with positive edge clock.
Creating register for signal `$paramod\RotaryEncoder\REG_LEN=s32'00000000000000000000000000001000\ADD_SUB=1'1.\a_d1' using process `$paramod\RotaryEncoder\REG_LEN=s32'00000000000000000000000000001000\ADD_SUB=1'1.$proc$/openlane/designs/PrimitiveCalculator/src/RotaryEncoder.v:17$29'.
  created $dff cell `$procdff$566' with positive edge clock.
Creating register for signal `$paramod\RotaryEncoder\REG_LEN=s32'00000000000000000000000000001000\ADD_SUB=1'1.\b_d1' using process `$paramod\RotaryEncoder\REG_LEN=s32'00000000000000000000000000001000\ADD_SUB=1'1.$proc$/openlane/designs/PrimitiveCalculator/src/RotaryEncoder.v:17$29'.
  created $dff cell `$procdff$567' with positive edge clock.
Creating register for signal `\PrimitiveCalculator.\current_state' using process `\PrimitiveCalculator.$proc$/openlane/designs/PrimitiveCalculator/src/PrimitiveCalculator.v:63$14'.
  created $dff cell `$procdff$568' with positive edge clock.
Creating register for signal `\PrimitiveCalculator.\next_state' using process `\PrimitiveCalculator.$proc$/openlane/designs/PrimitiveCalculator/src/PrimitiveCalculator.v:63$14'.
  created $dff cell `$procdff$569' with positive edge clock.
Creating register for signal `\PrimitiveCalculator.\select_d1' using process `\PrimitiveCalculator.$proc$/openlane/designs/PrimitiveCalculator/src/PrimitiveCalculator.v:33$11'.
  created $dff cell `$procdff$570' with positive edge clock.

10.2.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

10.2.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\HexSevenSegmentDecoder.$proc$/openlane/designs/PrimitiveCalculator/src/HexSevenSegmentDecoder.v:38$28'.
Removing empty process `HexSevenSegmentDecoder.$proc$/openlane/designs/PrimitiveCalculator/src/HexSevenSegmentDecoder.v:38$28'.
Found and cleaned up 2 empty switches in `\HexSevenSegmentDecoder.$proc$/openlane/designs/PrimitiveCalculator/src/HexSevenSegmentDecoder.v:18$25'.
Removing empty process `HexSevenSegmentDecoder.$proc$/openlane/designs/PrimitiveCalculator/src/HexSevenSegmentDecoder.v:18$25'.
Found and cleaned up 1 empty switch in `$paramod\ClockDivider\REG_LEN=s32'00000000000000000000000000000001.$proc$/openlane/designs/PrimitiveCalculator/src/ClockDivider.v:13$35'.
Removing empty process `$paramod\ClockDivider\REG_LEN=s32'00000000000000000000000000000001.$proc$/openlane/designs/PrimitiveCalculator/src/ClockDivider.v:13$35'.
Found and cleaned up 3 empty switches in `$paramod\Debouncer\REG_LEN=s32'00000000000000000000000000001000.$proc$/openlane/designs/PrimitiveCalculator/src/Debouncer.v:18$32'.
Removing empty process `$paramod\Debouncer\REG_LEN=s32'00000000000000000000000000001000.$proc$/openlane/designs/PrimitiveCalculator/src/Debouncer.v:18$32'.
Found and cleaned up 2 empty switches in `$paramod\RotaryEncoder\REG_LEN=s32'00000000000000000000000000001000\ADD_SUB=1'1.$proc$/openlane/designs/PrimitiveCalculator/src/RotaryEncoder.v:17$29'.
Removing empty process `$paramod\RotaryEncoder\REG_LEN=s32'00000000000000000000000000001000\ADD_SUB=1'1.$proc$/openlane/designs/PrimitiveCalculator/src/RotaryEncoder.v:17$29'.
Found and cleaned up 1 empty switch in `\PrimitiveCalculator.$proc$/openlane/designs/PrimitiveCalculator/src/PrimitiveCalculator.v:121$16'.
Removing empty process `PrimitiveCalculator.$proc$/openlane/designs/PrimitiveCalculator/src/PrimitiveCalculator.v:121$16'.
Found and cleaned up 11 empty switches in `\PrimitiveCalculator.$proc$/openlane/designs/PrimitiveCalculator/src/PrimitiveCalculator.v:71$15'.
Removing empty process `PrimitiveCalculator.$proc$/openlane/designs/PrimitiveCalculator/src/PrimitiveCalculator.v:71$15'.
Found and cleaned up 1 empty switch in `\PrimitiveCalculator.$proc$/openlane/designs/PrimitiveCalculator/src/PrimitiveCalculator.v:63$14'.
Removing empty process `PrimitiveCalculator.$proc$/openlane/designs/PrimitiveCalculator/src/PrimitiveCalculator.v:63$14'.
Removing empty process `PrimitiveCalculator.$proc$/openlane/designs/PrimitiveCalculator/src/PrimitiveCalculator.v:33$11'.
Found and cleaned up 4 empty switches in `\PrimitiveALU.$proc$/openlane/designs/PrimitiveCalculator/src/PrimitiveALU.v:16$1'.
Removing empty process `PrimitiveALU.$proc$/openlane/designs/PrimitiveCalculator/src/PrimitiveALU.v:16$1'.
Cleaned up 26 empty switches.

10.2.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module HexSevenSegmentDecoder.
<suppressed ~1 debug messages>
Optimizing module $paramod\ClockDivider\REG_LEN=s32'00000000000000000000000000000001.
Optimizing module $paramod\Debouncer\REG_LEN=s32'00000000000000000000000000001000.
<suppressed ~1 debug messages>
Optimizing module $paramod\RotaryEncoder\REG_LEN=s32'00000000000000000000000000001000\ADD_SUB=1'1.
Optimizing module PrimitiveCalculator.
<suppressed ~81 debug messages>
Optimizing module PrimitiveALU.
<suppressed ~22 debug messages>

10.3. Executing FLATTEN pass (flatten design).
Deleting now unused module HexSevenSegmentDecoder.
Deleting now unused module $paramod\ClockDivider\REG_LEN=s32'00000000000000000000000000000001.
Deleting now unused module $paramod\Debouncer\REG_LEN=s32'00000000000000000000000000001000.
Deleting now unused module $paramod\RotaryEncoder\REG_LEN=s32'00000000000000000000000000001000\ADD_SUB=1'1.
Deleting now unused module PrimitiveALU.
<suppressed ~8 debug messages>

10.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module PrimitiveCalculator.

10.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PrimitiveCalculator..
Removed 22 unused cells and 218 unused wires.
<suppressed ~23 debug messages>

10.6. Executing CHECK pass (checking for obvious problems).
Checking module PrimitiveCalculator...
Warning: multiple conflicting drivers for PrimitiveCalculator.\next_state [2]:
    port Q[2] of cell $auto$proc_dlatch.cc:427:proc_dlatch$528 ($dlatch)
    port Q[2] of cell $procdff$569 ($dff)
Warning: multiple conflicting drivers for PrimitiveCalculator.\next_state [1]:
    port Q[1] of cell $auto$proc_dlatch.cc:427:proc_dlatch$528 ($dlatch)
    port Q[1] of cell $procdff$569 ($dff)
Warning: multiple conflicting drivers for PrimitiveCalculator.\next_state [0]:
    port Q[0] of cell $auto$proc_dlatch.cc:427:proc_dlatch$528 ($dlatch)
    port Q[0] of cell $procdff$569 ($dff)
Found and reported 3 problems.

10.7. Executing OPT pass (performing simple optimizations).

10.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module PrimitiveCalculator.

10.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PrimitiveCalculator'.
<suppressed ~189 debug messages>
Removed a total of 63 cells.

10.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PrimitiveCalculator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

10.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PrimitiveCalculator.
    New ctrl vector for $pmux cell $flatten\alu.$procmux$252: { $flatten\alu.$procmux$259_CMP $flatten\alu.$procmux$258_CMP $auto$opt_reduce.cc:134:opt_mux$572 }
    New ctrl vector for $pmux cell $flatten\alu.$procmux$267: { $flatten\alu.$procmux$259_CMP $flatten\alu.$procmux$258_CMP $flatten\alu.$procmux$257_CMP $flatten\alu.$procmux$256_CMP $flatten\alu.$procmux$255_CMP $flatten\alu.$procmux$254_CMP $flatten\alu.$procmux$253_CMP }
    New ctrl vector for $pmux cell $procmux$107: $procmux$101_CMP
    New ctrl vector for $pmux cell $procmux$114: $procmux$102_CMP
    New ctrl vector for $pmux cell $procmux$118: $procmux$119_CMP
    New ctrl vector for $pmux cell $procmux$122: $procmux$119_CMP
    New ctrl vector for $pmux cell $procmux$126: { $auto$opt_reduce.cc:134:opt_mux$574 $procmux$100_CMP $procmux$119_CMP }
    New ctrl vector for $pmux cell $procmux$134: $auto$opt_reduce.cc:134:opt_mux$576
    New ctrl vector for $pmux cell $procmux$239: { $procmux$102_CMP $procmux$101_CMP $procmux$100_CMP $procmux$119_CMP }
    New ctrl vector for $pmux cell $procmux$98: { $auto$opt_reduce.cc:134:opt_mux$578 $procmux$119_CMP }
  Optimizing cells in module \PrimitiveCalculator.
Performed a total of 10 changes.

10.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PrimitiveCalculator'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

10.7.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 2 on $auto$proc_dlatch.cc:427:proc_dlatch$493 ($dlatch) from module PrimitiveCalculator.

10.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PrimitiveCalculator..
Removed 1 unused cells and 65 unused wires.
<suppressed ~2 debug messages>

10.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module PrimitiveCalculator.
<suppressed ~5 debug messages>

10.7.9. Rerunning OPT passes. (Maybe there is more to do..)

10.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PrimitiveCalculator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/8 on $pmux $flatten\alu.$procmux$267.
    dead port 2/8 on $pmux $flatten\alu.$procmux$267.
    dead port 3/8 on $pmux $flatten\alu.$procmux$267.
    dead port 4/8 on $pmux $flatten\alu.$procmux$267.
Removed 4 multiplexer ports.
<suppressed ~29 debug messages>

10.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PrimitiveCalculator.
Performed a total of 0 changes.

10.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PrimitiveCalculator'.
Removed a total of 0 cells.

10.7.13. Executing OPT_DFF pass (perform DFF optimizations).

10.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PrimitiveCalculator..
Removed 4 unused cells and 9 unused wires.
<suppressed ~5 debug messages>

10.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module PrimitiveCalculator.

10.7.16. Rerunning OPT passes. (Maybe there is more to do..)

10.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PrimitiveCalculator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

10.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PrimitiveCalculator.
Performed a total of 0 changes.

10.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PrimitiveCalculator'.
Removed a total of 0 cells.

10.7.20. Executing OPT_DFF pass (perform DFF optimizations).

10.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PrimitiveCalculator..

10.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module PrimitiveCalculator.

10.7.23. Finished OPT passes. (There is nothing left to do.)

10.8. Executing FSM pass (extract and optimize FSM).

10.8.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking PrimitiveCalculator.next_state as FSM state register:
    Users of register don't seem to benefit from recoding.

10.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

10.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

10.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PrimitiveCalculator..

10.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

10.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

10.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

10.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

10.9. Executing OPT pass (performing simple optimizations).

10.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module PrimitiveCalculator.

10.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PrimitiveCalculator'.
Removed a total of 0 cells.

10.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PrimitiveCalculator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

10.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PrimitiveCalculator.
Performed a total of 0 changes.

10.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PrimitiveCalculator'.
Removed a total of 0 cells.

10.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$569 ($dff) from module PrimitiveCalculator (D = 3'000, Q = \next_state).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$580 ($dffe) from module PrimitiveCalculator.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$580 ($dffe) from module PrimitiveCalculator.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$580 ($dffe) from module PrimitiveCalculator.
Adding EN signal on $procdff$568 ($dff) from module PrimitiveCalculator (D = \next_state, Q = \current_state).
Adding SRST signal on $flatten\seven_segment.$procdff$561 ($dff) from module PrimitiveCalculator (D = $flatten\seven_segment.$procmux$58_Y, Q = \seven_segment.units_r, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$582 ($sdff) from module PrimitiveCalculator (D = \seven_segment_units, Q = \seven_segment.units_r).
Adding SRST signal on $flatten\seven_segment.$procdff$560 ($dff) from module PrimitiveCalculator (D = $flatten\seven_segment.$procmux$64_Y, Q = \seven_segment.tens_r, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$584 ($sdff) from module PrimitiveCalculator (D = \seven_segment_tens, Q = \seven_segment.tens_r).
Adding SRST signal on $flatten\seven_segment.$procdff$559 ($dff) from module PrimitiveCalculator (D = $flatten\seven_segment.$not$/openlane/designs/PrimitiveCalculator/src/HexSevenSegmentDecoder.v:32$26_Y, Q = \seven_segment.digit, rval = 1'0).
Adding SRST signal on $flatten\rotary_encoder.$procdff$567 ($dff) from module PrimitiveCalculator (D = \debouncer_rotary_b.r_out, Q = \rotary_encoder.b_d1, rval = 1'0).
Adding SRST signal on $flatten\rotary_encoder.$procdff$566 ($dff) from module PrimitiveCalculator (D = \debouncer_rotary_a.r_out, Q = \rotary_encoder.a_d1, rval = 1'0).
Adding SRST signal on $flatten\rotary_encoder.$procdff$565 ($dff) from module PrimitiveCalculator (D = $flatten\rotary_encoder.$procmux$91_Y, Q = \rotary_encoder.out, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$589 ($sdff) from module PrimitiveCalculator (D = $flatten\rotary_encoder.$procmux$91_Y, Q = \rotary_encoder.out).
Adding SRST signal on $flatten\debouncer_rotary_select.$procdff$564 ($dff) from module PrimitiveCalculator (D = $flatten\debouncer_rotary_select.$procmux$76_Y, Q = \debouncer_rotary_select.r_out, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$593 ($sdff) from module PrimitiveCalculator (D = $flatten\debouncer_rotary_select.$procmux$76_Y, Q = \debouncer_rotary_select.r_out).
Adding SRST signal on $flatten\debouncer_rotary_select.$procdff$563 ($dff) from module PrimitiveCalculator (D = { \debouncer_rotary_select.shift_reg [6:0] \select }, Q = \debouncer_rotary_select.shift_reg, rval = 8'00000000).
Adding SRST signal on $flatten\debouncer_rotary_restart.$procdff$564 ($dff) from module PrimitiveCalculator (D = $flatten\debouncer_rotary_restart.$procmux$76_Y, Q = \debouncer_rotary_restart.r_out, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$598 ($sdff) from module PrimitiveCalculator (D = $flatten\debouncer_rotary_restart.$procmux$76_Y, Q = \debouncer_rotary_restart.r_out).
Adding SRST signal on $flatten\debouncer_rotary_restart.$procdff$563 ($dff) from module PrimitiveCalculator (D = { \debouncer_rotary_restart.shift_reg [6:0] \restart }, Q = \debouncer_rotary_restart.shift_reg, rval = 8'00000000).
Adding SRST signal on $flatten\debouncer_rotary_b.$procdff$564 ($dff) from module PrimitiveCalculator (D = $flatten\debouncer_rotary_b.$procmux$76_Y, Q = \debouncer_rotary_b.r_out, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$603 ($sdff) from module PrimitiveCalculator (D = $flatten\debouncer_rotary_b.$procmux$76_Y, Q = \debouncer_rotary_b.r_out).
Adding SRST signal on $flatten\debouncer_rotary_b.$procdff$563 ($dff) from module PrimitiveCalculator (D = { \debouncer_rotary_b.shift_reg [6:0] \rotary_b }, Q = \debouncer_rotary_b.shift_reg, rval = 8'00000000).
Adding SRST signal on $flatten\debouncer_rotary_a.$procdff$564 ($dff) from module PrimitiveCalculator (D = $flatten\debouncer_rotary_a.$procmux$76_Y, Q = \debouncer_rotary_a.r_out, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$608 ($sdff) from module PrimitiveCalculator (D = $flatten\debouncer_rotary_a.$procmux$76_Y, Q = \debouncer_rotary_a.r_out).
Adding SRST signal on $flatten\debouncer_rotary_a.$procdff$563 ($dff) from module PrimitiveCalculator (D = { \debouncer_rotary_a.shift_reg [6:0] \rotary_a }, Q = \debouncer_rotary_a.shift_reg, rval = 8'00000000).
Adding SRST signal on $flatten\clok_divider.$procdff$562 ($dff) from module PrimitiveCalculator (D = $flatten\clok_divider.$add$/openlane/designs/PrimitiveCalculator/src/ClockDivider.v:15$36_Y, Q = \clok_divider.clk_div, rval = 1'0).

10.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PrimitiveCalculator..
Warning: Driver-driver conflict for \next_state [2] between cell $auto$proc_dlatch.cc:427:proc_dlatch$528.Q and constant 1'0 in PrimitiveCalculator: Resolved using constant.
Warning: Driver-driver conflict for \next_state [1] between cell $auto$proc_dlatch.cc:427:proc_dlatch$528.Q and constant 1'0 in PrimitiveCalculator: Resolved using constant.
Warning: Driver-driver conflict for \next_state [0] between cell $auto$proc_dlatch.cc:427:proc_dlatch$528.Q and constant 1'0 in PrimitiveCalculator: Resolved using constant.
Removed 48 unused cells and 51 unused wires.
<suppressed ~59 debug messages>

10.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module PrimitiveCalculator.
<suppressed ~3 debug messages>

10.9.9. Rerunning OPT passes. (Maybe there is more to do..)

10.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PrimitiveCalculator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

10.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PrimitiveCalculator.
Performed a total of 0 changes.

10.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PrimitiveCalculator'.
Removed a total of 0 cells.

10.9.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$581 ($dffe) from module PrimitiveCalculator.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$581 ($dffe) from module PrimitiveCalculator.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$581 ($dffe) from module PrimitiveCalculator.

10.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PrimitiveCalculator..

10.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module PrimitiveCalculator.
<suppressed ~27 debug messages>

10.9.16. Rerunning OPT passes. (Maybe there is more to do..)

10.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PrimitiveCalculator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/4 on $pmux $procmux$126.
    dead port 2/4 on $pmux $procmux$126.
    dead port 3/4 on $pmux $procmux$126.
    dead port 1/3 on $pmux $procmux$98.
    dead port 2/3 on $pmux $procmux$98.
Removed 5 multiplexer ports.
<suppressed ~9 debug messages>

10.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PrimitiveCalculator.
Performed a total of 0 changes.

10.9.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PrimitiveCalculator'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

10.9.20. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active async load on $auto$ff.cc:262:slice$579 ($dlatch) from module PrimitiveCalculator.
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$579 ($dlatch) from module PrimitiveCalculator.
Setting constant 1-bit at position 1 on $auto$ff.cc:262:slice$579 ($dlatch) from module PrimitiveCalculator.
Handling always-active ARST on $auto$proc_dlatch.cc:427:proc_dlatch$332 ($dlatch) from module PrimitiveCalculator (changing to const driver).
Handling always-active ARST on $auto$proc_dlatch.cc:427:proc_dlatch$465 ($dlatch) from module PrimitiveCalculator (changing to const driver).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$396 ($dlatch) from module PrimitiveCalculator (changing to combinatorial circuit).

10.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PrimitiveCalculator..
Removed 46 unused cells and 82 unused wires.
<suppressed ~65 debug messages>

10.9.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module PrimitiveCalculator.
<suppressed ~1 debug messages>

10.9.23. Rerunning OPT passes. (Maybe there is more to do..)

10.9.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PrimitiveCalculator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

10.9.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PrimitiveCalculator.
Performed a total of 0 changes.

10.9.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PrimitiveCalculator'.
Removed a total of 0 cells.

10.9.27. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:262:slice$583 ($sdffe) from module PrimitiveCalculator (connecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$583 ($sdffe) from module PrimitiveCalculator.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$583 ($sdffe) from module PrimitiveCalculator.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$583 ($sdffe) from module PrimitiveCalculator.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$583 ($sdffe) from module PrimitiveCalculator.

10.9.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PrimitiveCalculator..

10.9.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module PrimitiveCalculator.
<suppressed ~16 debug messages>

10.9.30. Rerunning OPT passes. (Maybe there is more to do..)

10.9.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PrimitiveCalculator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/17 on $pmux $flatten\seven_segment.$procmux$37.
    dead port 2/17 on $pmux $flatten\seven_segment.$procmux$37.
    dead port 3/17 on $pmux $flatten\seven_segment.$procmux$37.
    dead port 4/17 on $pmux $flatten\seven_segment.$procmux$37.
    dead port 5/17 on $pmux $flatten\seven_segment.$procmux$37.
    dead port 6/17 on $pmux $flatten\seven_segment.$procmux$37.
    dead port 7/17 on $pmux $flatten\seven_segment.$procmux$37.
    dead port 8/17 on $pmux $flatten\seven_segment.$procmux$37.
    dead port 9/17 on $pmux $flatten\seven_segment.$procmux$37.
    dead port 10/17 on $pmux $flatten\seven_segment.$procmux$37.
    dead port 11/17 on $pmux $flatten\seven_segment.$procmux$37.
    dead port 12/17 on $pmux $flatten\seven_segment.$procmux$37.
    dead port 13/17 on $pmux $flatten\seven_segment.$procmux$37.
    dead port 14/17 on $pmux $flatten\seven_segment.$procmux$37.
    dead port 15/17 on $pmux $flatten\seven_segment.$procmux$37.
    dead port 17/17 on $pmux $flatten\seven_segment.$procmux$37.
Removed 16 multiplexer ports.
<suppressed ~1 debug messages>

10.9.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PrimitiveCalculator.
Performed a total of 0 changes.

10.9.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PrimitiveCalculator'.
Removed a total of 0 cells.

10.9.34. Executing OPT_DFF pass (perform DFF optimizations).

10.9.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PrimitiveCalculator..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

10.9.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module PrimitiveCalculator.

10.9.37. Rerunning OPT passes. (Maybe there is more to do..)

10.9.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PrimitiveCalculator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.9.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PrimitiveCalculator.
Performed a total of 0 changes.

10.9.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PrimitiveCalculator'.
Removed a total of 0 cells.

10.9.41. Executing OPT_DFF pass (perform DFF optimizations).

10.9.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PrimitiveCalculator..

10.9.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module PrimitiveCalculator.

10.9.44. Finished OPT passes. (There is nothing left to do.)

10.10. Executing WREDUCE pass (reducing word size of cells).

10.11. Executing PEEPOPT pass (run peephole optimizers).

10.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PrimitiveCalculator..

10.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module PrimitiveCalculator:
  creating $macc model for $flatten\clok_divider.$add$/openlane/designs/PrimitiveCalculator/src/ClockDivider.v:15$36 ($add).
  creating $alu model for $macc $flatten\clok_divider.$add$/openlane/designs/PrimitiveCalculator/src/ClockDivider.v:15$36.
  creating $alu cell for $flatten\clok_divider.$add$/openlane/designs/PrimitiveCalculator/src/ClockDivider.v:15$36: $auto$alumacc.cc:485:replace_alu$614
  created 1 $alu and 0 $macc cells.

10.14. Executing SHARE pass (SAT-based resource sharing).

10.15. Executing OPT pass (performing simple optimizations).

10.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module PrimitiveCalculator.

10.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PrimitiveCalculator'.
Removed a total of 0 cells.

10.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PrimitiveCalculator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PrimitiveCalculator.
Performed a total of 0 changes.

10.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PrimitiveCalculator'.
Removed a total of 0 cells.

10.15.6. Executing OPT_DFF pass (perform DFF optimizations).

10.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PrimitiveCalculator..

10.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module PrimitiveCalculator.

10.15.9. Finished OPT passes. (There is nothing left to do.)

10.16. Executing MEMORY pass.

10.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

10.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

10.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

10.16.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

10.16.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PrimitiveCalculator..

10.16.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

10.16.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

10.16.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PrimitiveCalculator..

10.16.9. Executing MEMORY_COLLECT pass (generating $mem cells).

10.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PrimitiveCalculator..

10.18. Executing OPT pass (performing simple optimizations).

10.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module PrimitiveCalculator.

10.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PrimitiveCalculator'.
Removed a total of 0 cells.

10.18.3. Executing OPT_DFF pass (perform DFF optimizations).

10.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PrimitiveCalculator..

10.18.5. Finished fast OPT passes.

10.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

10.20. Executing OPT pass (performing simple optimizations).

10.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module PrimitiveCalculator.

10.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PrimitiveCalculator'.
Removed a total of 0 cells.

10.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PrimitiveCalculator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PrimitiveCalculator.
Performed a total of 0 changes.

10.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PrimitiveCalculator'.
Removed a total of 0 cells.

10.20.6. Executing OPT_SHARE pass.

10.20.7. Executing OPT_DFF pass (perform DFF optimizations).

10.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PrimitiveCalculator..

10.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module PrimitiveCalculator.

10.20.10. Finished OPT passes. (There is nothing left to do.)

10.21. Executing TECHMAP pass (map to technology primitives).

10.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

10.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~203 debug messages>

10.22. Executing OPT pass (performing simple optimizations).

10.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module PrimitiveCalculator.
<suppressed ~7 debug messages>

10.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PrimitiveCalculator'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

10.22.3. Executing OPT_DFF pass (perform DFF optimizations).

10.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PrimitiveCalculator..
Removed 0 unused cells and 28 unused wires.
<suppressed ~1 debug messages>

10.22.5. Finished fast OPT passes.

10.23. Executing ABC pass (technology mapping using ABC).

10.23.1. Extracting gate netlist of module `\PrimitiveCalculator' to `<abc-temp-dir>/input.blif'..
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

10.23.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.23.1.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

10.24. Executing OPT pass (performing simple optimizations).

10.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module PrimitiveCalculator.

10.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PrimitiveCalculator'.
Removed a total of 0 cells.

10.24.3. Executing OPT_DFF pass (perform DFF optimizations).

10.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PrimitiveCalculator..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

10.24.5. Finished fast OPT passes.

10.25. Executing HIERARCHY pass (managing design hierarchy).

10.25.1. Analyzing design hierarchy..
Top module:  \PrimitiveCalculator

10.25.2. Analyzing design hierarchy..
Top module:  \PrimitiveCalculator
Removed 0 unused modules.

10.26. Printing statistics.

=== PrimitiveCalculator ===

   Number of wires:                 54
   Number of wire bits:            123
   Number of public wires:          52
   Number of public wire bits:     121
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_NOT_                          2
     $_SDFF_PP0_                     2

10.27. Executing CHECK pass (checking for obvious problems).
Checking module PrimitiveCalculator...
Found and reported 0 problems.

11. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/PrimitiveCalculator/runs/RUN_2022.05.03_13.57.30/tmp/synthesis/post_techmap.dot'.
Dumping module PrimitiveCalculator to page 1.

12. Executing SHARE pass (SAT-based resource sharing).

13. Executing OPT pass (performing simple optimizations).

13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module PrimitiveCalculator.

13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PrimitiveCalculator'.
Removed a total of 0 cells.

13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PrimitiveCalculator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PrimitiveCalculator.
Performed a total of 0 changes.

13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PrimitiveCalculator'.
Removed a total of 0 cells.

13.6. Executing OPT_DFF pass (perform DFF optimizations).

13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PrimitiveCalculator..

13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module PrimitiveCalculator.

13.9. Finished OPT passes. (There is nothing left to do.)

14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PrimitiveCalculator..
Removed 0 unused cells and 42 unused wires.
<suppressed ~42 debug messages>

15. Printing statistics.

=== PrimitiveCalculator ===

   Number of wires:                 12
   Number of wire bits:             18
   Number of public wires:          10
   Number of public wire bits:      16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_NOT_                          2
     $_SDFF_PP0_                     2

mapping tbuf

16. Executing TECHMAP pass (map to technology primitives).

16.1. Executing Verilog-2005 frontend: /home/emre/ASIC/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/emre/ASIC/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

16.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

17. Executing SIMPLEMAP pass (map simple cells to gate primitives).

18. Executing TECHMAP pass (map to technology primitives).

18.1. Executing Verilog-2005 frontend: /home/emre/ASIC/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/emre/ASIC/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

18.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

19. Executing SIMPLEMAP pass (map simple cells to gate primitives).

20. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

20.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\PrimitiveCalculator':
  mapped 2 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

21. Printing statistics.

=== PrimitiveCalculator ===

   Number of wires:                 14
   Number of wire bits:             20
   Number of public wires:          10
   Number of public wire bits:      16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $_MUX_                          2
     $_NOT_                          2
     sky130_fd_sc_hd__dfxtp_2        2

[INFO]: ABC: WireLoad : S_4

22. Executing ABC pass (technology mapping using ABC).

22.1. Extracting gate netlist of module `\PrimitiveCalculator' to `/tmp/yosys-abc-gBTt80/input.blif'..
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.

22.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-gBTt80/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-gBTt80/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-gBTt80/input.blif 
ABC: + read_lib -w /openlane/designs/PrimitiveCalculator/runs/RUN_2022.05.03_13.57.30/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.08 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/PrimitiveCalculator/runs/RUN_2022.05.03_13.57.30/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.11 sec
ABC: Memory =    7.77 MB. Time =     0.11 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/PrimitiveCalculator/runs/RUN_2022.05.03_13.57.30/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/PrimitiveCalculator/runs/RUN_2022.05.03_13.57.30/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 10000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 10000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 5 -S 750.0 
ABC: + upsize -D 10000.0 
ABC: Current delay (312.76 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =      2 (  0.0 %)   Cap = 16.9 ff (  0.0 %)   Area =       12.51 (100.0 %)   Delay =   312.76 ps  (100.0 %)               
ABC: Path  0 --       1 : 0    1 pi                      A =   0.00  Df =  16.6   -9.8 ps  S =  28.6 ps  Cin =  0.0 ff  Cout =   4.6 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --       6 : 2    1 sky130_fd_sc_hd__nor2_2 A =   6.26  Df = 312.8 -197.0 ps  S = 372.2 ps  Cin =  4.4 ff  Cout =  33.4 ff  Cmax = 141.9 ff  G =  756  
ABC: Start-point = pi0 (\clok_divider.clk_div).  End-point = po0 ($auto$rtlil.cc:2515:MuxGate$716).
ABC: + print_stats -m 
ABC: netlist                       : i/o =    3/    2  lat =    0  nd =     2  edge =      4  area =12.52  delay = 1.00  lev = 1
ABC: + write_blif /tmp/yosys-abc-gBTt80/output.blif 

22.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

23. Executing SETUNDEF pass (replace undef values with defined constants).

24. Executing HILOMAP pass (mapping to constant drivers).

25. Executing SPLITNETS pass (splitting up multi-bit signals).

26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PrimitiveCalculator..
Removed 0 unused cells and 15 unused wires.
<suppressed ~1 debug messages>

27. Executing INSBUF pass (insert buffer cells for connected wires).

28. Executing CHECK pass (checking for obvious problems).
Checking module PrimitiveCalculator...
Warning: Wire PrimitiveCalculator.\seven_segment_out [6] is used but has no driver.
Warning: Wire PrimitiveCalculator.\seven_segment_out [5] is used but has no driver.
Warning: Wire PrimitiveCalculator.\seven_segment_out [4] is used but has no driver.
Warning: Wire PrimitiveCalculator.\seven_segment_out [3] is used but has no driver.
Warning: Wire PrimitiveCalculator.\seven_segment_out [2] is used but has no driver.
Warning: Wire PrimitiveCalculator.\seven_segment_out [1] is used but has no driver.
Warning: Wire PrimitiveCalculator.\seven_segment_out [0] is used but has no driver.
Warning: Wire PrimitiveCalculator.\seven_segment_digit is used but has no driver.
Warning: Wire PrimitiveCalculator.\led_flag is used but has no driver.
Found and reported 9 problems.

29. Printing statistics.

=== PrimitiveCalculator ===

   Number of wires:                 12
   Number of wire bits:             18
   Number of public wires:          10
   Number of public wire bits:      16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     sky130_fd_sc_hd__conb_1         8
     sky130_fd_sc_hd__dfxtp_2        2
     sky130_fd_sc_hd__nor2_2         2

   Chip area for module '\PrimitiveCalculator': 85.081600

30. Executing Verilog backend.
Dumping module `\PrimitiveCalculator'.

Warnings: 15 unique messages, 15 total
End of script. Logfile hash: 7019610047, CPU: user 1.12s system 0.03s, MEM: 44.89 MB peak
Yosys 0.12+45 (git sha1 UNKNOWN, gcc 8.3.1 -fPIC -Os)
Time spent: 32% 4x stat (0 sec), 25% 2x abc (0 sec), ...
