// Seed: 1684556420
module module_0 (
    output tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output wand id_4
);
  if (id_2) begin : LABEL_0
    wire id_6;
    assign id_0 = id_1;
    assign id_0 = 1;
  end else begin : LABEL_0
    wire id_7;
    id_8(
        .id_0(id_7), .id_1(1), .id_2(1)
    );
  end
  assign module_1.id_4 = 0;
  wor  id_9  =  1  ,  id_10  ,  id_11  ,  id_12  ,  id_13  =  id_3  ,  id_14  =  1  ==  1  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ;
endmodule
module module_1 (
    output uwire id_0,
    input  tri   id_1,
    input  wand  id_2,
    input  wor   id_3,
    input  wor   id_4,
    output uwire id_5,
    output uwire id_6,
    input  uwire id_7,
    input  uwire id_8,
    input  wire  id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_1,
      id_9,
      id_5
  );
endmodule
