

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Thu Apr 15 14:40:35 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      274|      274|  2.740 us|  2.740 us|  275|  275|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 275
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.98>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%p_13_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_13" [dfg_199.c:7]   --->   Operation 276 'read' 'p_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%p_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p" [dfg_199.c:7]   --->   Operation 277 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln21_1 = sext i8 %p_read" [dfg_199.c:21]   --->   Operation 278 'sext' 'sext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i8 %p_13_read" [dfg_199.c:22]   --->   Operation 279 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (1.91ns)   --->   "%sub_ln22 = sub i9 %sext_ln22, i9 %sext_ln21_1" [dfg_199.c:22]   --->   Operation 280 'sub' 'sub_ln22' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln22_1 = sext i9 %sub_ln22" [dfg_199.c:22]   --->   Operation 281 'sext' 'sext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [68/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 282 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 283 [67/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 283 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 284 [66/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 284 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 285 [65/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 285 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.07>
ST_5 : Operation 286 [64/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 286 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.07>
ST_6 : Operation 287 [63/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 287 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.07>
ST_7 : Operation 288 [62/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 288 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.07>
ST_8 : Operation 289 [61/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 289 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.07>
ST_9 : Operation 290 [60/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 290 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.07>
ST_10 : Operation 291 [59/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 291 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.07>
ST_11 : Operation 292 [58/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 292 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.07>
ST_12 : Operation 293 [57/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 293 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.07>
ST_13 : Operation 294 [56/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 294 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.07>
ST_14 : Operation 295 [55/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 295 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.07>
ST_15 : Operation 296 [54/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 296 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.07>
ST_16 : Operation 297 [53/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 297 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.07>
ST_17 : Operation 298 [52/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 298 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.07>
ST_18 : Operation 299 [51/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 299 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.07>
ST_19 : Operation 300 [50/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 300 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.07>
ST_20 : Operation 301 [49/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 301 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.07>
ST_21 : Operation 302 [48/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 302 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.07>
ST_22 : Operation 303 [47/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 303 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.07>
ST_23 : Operation 304 [46/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 304 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.07>
ST_24 : Operation 305 [45/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 305 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.07>
ST_25 : Operation 306 [44/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 306 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.07>
ST_26 : Operation 307 [43/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 307 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.07>
ST_27 : Operation 308 [42/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 308 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.07>
ST_28 : Operation 309 [41/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 309 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.07>
ST_29 : Operation 310 [40/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 310 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.07>
ST_30 : Operation 311 [39/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 311 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.07>
ST_31 : Operation 312 [38/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 312 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.07>
ST_32 : Operation 313 [37/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 313 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.07>
ST_33 : Operation 314 [36/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 314 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.07>
ST_34 : Operation 315 [35/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 315 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.07>
ST_35 : Operation 316 [34/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 316 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.07>
ST_36 : Operation 317 [33/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 317 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.07>
ST_37 : Operation 318 [32/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 318 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.07>
ST_38 : Operation 319 [31/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 319 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.07>
ST_39 : Operation 320 [30/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 320 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.07>
ST_40 : Operation 321 [29/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 321 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.07>
ST_41 : Operation 322 [28/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 322 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.07>
ST_42 : Operation 323 [27/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 323 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.07>
ST_43 : Operation 324 [26/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 324 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.07>
ST_44 : Operation 325 [25/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 325 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.07>
ST_45 : Operation 326 [24/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 326 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.07>
ST_46 : Operation 327 [23/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 327 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.07>
ST_47 : Operation 328 [22/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 328 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.07>
ST_48 : Operation 329 [21/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 329 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.07>
ST_49 : Operation 330 [20/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 330 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.07>
ST_50 : Operation 331 [19/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 331 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.07>
ST_51 : Operation 332 [18/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 332 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.07>
ST_52 : Operation 333 [17/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 333 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.07>
ST_53 : Operation 334 [16/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 334 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.07>
ST_54 : Operation 335 [15/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 335 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.07>
ST_55 : Operation 336 [14/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 336 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.07>
ST_56 : Operation 337 [13/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 337 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.07>
ST_57 : Operation 338 [12/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 338 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.07>
ST_58 : Operation 339 [11/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 339 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.07>
ST_59 : Operation 340 [10/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 340 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.07>
ST_60 : Operation 341 [9/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 341 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.28>
ST_61 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i8 %p_read" [dfg_199.c:20]   --->   Operation 342 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 343 [6/6] (6.28ns)   --->   "%result_4 = sitodp i32 %sext_ln20" [dfg_199.c:20]   --->   Operation 343 'sitodp' 'result_4' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 344 [8/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 344 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.28>
ST_62 : Operation 345 [5/6] (6.28ns)   --->   "%result_4 = sitodp i32 %sext_ln20" [dfg_199.c:20]   --->   Operation 345 'sitodp' 'result_4' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 346 [7/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 346 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.28>
ST_63 : Operation 347 [4/6] (6.28ns)   --->   "%result_4 = sitodp i32 %sext_ln20" [dfg_199.c:20]   --->   Operation 347 'sitodp' 'result_4' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 348 [6/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 348 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.28>
ST_64 : Operation 349 [3/6] (6.28ns)   --->   "%result_4 = sitodp i32 %sext_ln20" [dfg_199.c:20]   --->   Operation 349 'sitodp' 'result_4' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 350 [5/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 350 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.28>
ST_65 : Operation 351 [2/6] (6.28ns)   --->   "%result_4 = sitodp i32 %sext_ln20" [dfg_199.c:20]   --->   Operation 351 'sitodp' 'result_4' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 352 [4/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 352 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.28>
ST_66 : Operation 353 [1/6] (6.28ns)   --->   "%result_4 = sitodp i32 %sext_ln20" [dfg_199.c:20]   --->   Operation 353 'sitodp' 'result_4' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 354 [3/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 354 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.94>
ST_67 : Operation 355 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %result_4" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 355 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 356 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 356 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 357 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_26 = trunc i64 %data_V"   --->   Operation 358 'trunc' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 359 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_26, i1 0"   --->   Operation 359 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 360 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_25" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 361 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 362 [1/1] (1.63ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 362 'add' 'add_ln510' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 363 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 363 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 364 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_25"   --->   Operation 364 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 365 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 366 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 366 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 367 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 367 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 368 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 368 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i113 %zext_ln15, i113 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 369 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i113 %zext_ln15, i113 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 370 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i113.i32, i113 %r_V, i32 53"   --->   Operation 371 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 372 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i113.i32.i32, i113 %r_V_1, i32 53, i32 60"   --->   Operation 373 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 374 [1/1] (4.61ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i8 %zext_ln662, i8 %tmp_1"   --->   Operation 374 'select' 'val' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 375 [2/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 375 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.07>
ST_68 : Operation 376 [1/1] (1.91ns)   --->   "%result_V_2 = sub i8 0, i8 %val"   --->   Operation 376 'sub' 'result_V_2' <Predicate = (p_Result_s)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 377 [1/1] (1.24ns)   --->   "%result_V_14 = select i1 %p_Result_s, i8 %result_V_2, i8 %val" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 377 'select' 'result_V_14' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 378 [1/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln22_1, i64 464471824" [dfg_199.c:22]   --->   Operation 378 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 4.44>
ST_69 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i8 %result_V_14" [dfg_199.c:21]   --->   Operation 379 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln21_3 = sext i8 %p_read" [dfg_199.c:21]   --->   Operation 380 'sext' 'sext_ln21_3' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 381 [1/1] (4.17ns)   --->   "%mul_ln21 = mul i16 %sext_ln21, i16 %sext_ln21_3" [dfg_199.c:21]   --->   Operation 381 'mul' 'mul_ln21' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %mul_ln21, i32 15" [dfg_199.c:21]   --->   Operation 382 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node add_ln23)   --->   "%trunc_ln23 = trunc i5 %urem_ln22" [dfg_199.c:23]   --->   Operation 383 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node add_ln23)   --->   "%zext_ln22 = zext i5 %trunc_ln23" [dfg_199.c:22]   --->   Operation 384 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node add_ln23)   --->   "%lshr_ln22 = lshr i64 18446744069414615036, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 385 'lshr' 'lshr_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 386 [1/1] (4.44ns) (out node of the LUT)   --->   "%add_ln23 = add i64 %lshr_ln22, i64 127" [dfg_199.c:23]   --->   Operation 386 'add' 'add_ln23' <Predicate = true> <Delay = 4.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.06>
ST_70 : Operation 387 [1/1] (0.99ns)   --->   "%select_ln21 = select i1 %tmp_2, i64 18446744073709551615, i64 0" [dfg_199.c:21]   --->   Operation 387 'select' 'select_ln21' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 388 [68/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 388 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.07>
ST_71 : Operation 389 [67/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 389 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.07>
ST_72 : Operation 390 [66/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 390 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.07>
ST_73 : Operation 391 [65/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 391 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.07>
ST_74 : Operation 392 [64/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 392 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.07>
ST_75 : Operation 393 [63/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 393 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.07>
ST_76 : Operation 394 [62/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 394 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.07>
ST_77 : Operation 395 [61/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 395 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.07>
ST_78 : Operation 396 [60/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 396 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.07>
ST_79 : Operation 397 [59/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 397 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.07>
ST_80 : Operation 398 [58/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 398 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 5.07>
ST_81 : Operation 399 [57/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 399 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.07>
ST_82 : Operation 400 [56/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 400 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 5.07>
ST_83 : Operation 401 [55/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 401 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 5.07>
ST_84 : Operation 402 [54/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 402 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 5.07>
ST_85 : Operation 403 [53/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 403 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 5.07>
ST_86 : Operation 404 [52/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 404 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 5.07>
ST_87 : Operation 405 [51/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 405 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 5.07>
ST_88 : Operation 406 [50/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 406 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 5.07>
ST_89 : Operation 407 [49/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 407 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 5.07>
ST_90 : Operation 408 [48/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 408 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 5.07>
ST_91 : Operation 409 [47/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 409 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 5.07>
ST_92 : Operation 410 [46/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 410 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 5.07>
ST_93 : Operation 411 [45/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 411 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 5.07>
ST_94 : Operation 412 [44/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 412 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 5.07>
ST_95 : Operation 413 [43/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 413 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 5.07>
ST_96 : Operation 414 [42/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 414 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 5.07>
ST_97 : Operation 415 [41/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 415 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 5.07>
ST_98 : Operation 416 [40/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 416 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 5.07>
ST_99 : Operation 417 [39/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 417 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 5.07>
ST_100 : Operation 418 [38/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 418 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 5.07>
ST_101 : Operation 419 [37/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 419 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 5.07>
ST_102 : Operation 420 [36/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 420 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 5.07>
ST_103 : Operation 421 [35/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 421 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 5.07>
ST_104 : Operation 422 [34/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 422 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 5.07>
ST_105 : Operation 423 [33/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 423 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 5.07>
ST_106 : Operation 424 [32/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 424 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 5.07>
ST_107 : Operation 425 [31/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 425 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 5.07>
ST_108 : Operation 426 [30/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 426 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 5.07>
ST_109 : Operation 427 [29/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 427 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 5.07>
ST_110 : Operation 428 [28/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 428 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 5.07>
ST_111 : Operation 429 [27/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 429 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 5.07>
ST_112 : Operation 430 [26/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 430 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 5.07>
ST_113 : Operation 431 [25/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 431 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 5.07>
ST_114 : Operation 432 [24/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 432 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 5.07>
ST_115 : Operation 433 [23/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 433 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 5.07>
ST_116 : Operation 434 [22/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 434 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 5.07>
ST_117 : Operation 435 [21/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 435 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 5.07>
ST_118 : Operation 436 [20/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 436 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 5.07>
ST_119 : Operation 437 [19/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 437 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 5.07>
ST_120 : Operation 438 [18/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 438 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 5.07>
ST_121 : Operation 439 [17/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 439 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 5.07>
ST_122 : Operation 440 [16/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 440 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 5.07>
ST_123 : Operation 441 [15/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 441 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 5.07>
ST_124 : Operation 442 [14/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 442 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 5.07>
ST_125 : Operation 443 [13/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 443 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 5.07>
ST_126 : Operation 444 [12/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 444 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 5.07>
ST_127 : Operation 445 [11/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 445 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 5.07>
ST_128 : Operation 446 [10/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 446 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 5.07>
ST_129 : Operation 447 [9/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 447 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 5.07>
ST_130 : Operation 448 [8/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 448 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 5.07>
ST_131 : Operation 449 [7/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 449 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 5.07>
ST_132 : Operation 450 [6/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 450 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 5.07>
ST_133 : Operation 451 [5/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 451 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 5.07>
ST_134 : Operation 452 [4/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 452 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 5.07>
ST_135 : Operation 453 [3/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 453 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 5.07>
ST_136 : Operation 454 [2/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 454 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 5.07>
ST_137 : Operation 455 [1/68] (5.07ns)   --->   "%udiv_ln21 = udiv i64 %select_ln21, i64 %add_ln23" [dfg_199.c:21]   --->   Operation 455 'udiv' 'udiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 6.28>
ST_138 : Operation 456 [1/1] (0.00ns)   --->   "%p_17_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_17" [dfg_199.c:7]   --->   Operation 456 'read' 'p_17_read' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 457 [6/6] (6.28ns)   --->   "%v_15 = uitodp i64 %udiv_ln21" [dfg_199.c:21]   --->   Operation 457 'uitodp' 'v_15' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_138 : Operation 458 [6/6] (6.28ns)   --->   "%conv3 = sitodp i64 %p_17_read" [dfg_199.c:31]   --->   Operation 458 'sitodp' 'conv3' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 139 <SV = 138> <Delay = 6.28>
ST_139 : Operation 459 [5/6] (6.28ns)   --->   "%v_15 = uitodp i64 %udiv_ln21" [dfg_199.c:21]   --->   Operation 459 'uitodp' 'v_15' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_139 : Operation 460 [5/6] (6.28ns)   --->   "%conv3 = sitodp i64 %p_17_read" [dfg_199.c:31]   --->   Operation 460 'sitodp' 'conv3' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 140 <SV = 139> <Delay = 6.28>
ST_140 : Operation 461 [4/6] (6.28ns)   --->   "%v_15 = uitodp i64 %udiv_ln21" [dfg_199.c:21]   --->   Operation 461 'uitodp' 'v_15' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_140 : Operation 462 [4/6] (6.28ns)   --->   "%conv3 = sitodp i64 %p_17_read" [dfg_199.c:31]   --->   Operation 462 'sitodp' 'conv3' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 141 <SV = 140> <Delay = 6.28>
ST_141 : Operation 463 [3/6] (6.28ns)   --->   "%v_15 = uitodp i64 %udiv_ln21" [dfg_199.c:21]   --->   Operation 463 'uitodp' 'v_15' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_141 : Operation 464 [3/6] (6.28ns)   --->   "%conv3 = sitodp i64 %p_17_read" [dfg_199.c:31]   --->   Operation 464 'sitodp' 'conv3' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 142 <SV = 141> <Delay = 6.28>
ST_142 : Operation 465 [2/6] (6.28ns)   --->   "%v_15 = uitodp i64 %udiv_ln21" [dfg_199.c:21]   --->   Operation 465 'uitodp' 'v_15' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_142 : Operation 466 [2/6] (6.28ns)   --->   "%conv3 = sitodp i64 %p_17_read" [dfg_199.c:31]   --->   Operation 466 'sitodp' 'conv3' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 143 <SV = 142> <Delay = 6.28>
ST_143 : Operation 467 [1/6] (6.28ns)   --->   "%v_15 = uitodp i64 %udiv_ln21" [dfg_199.c:21]   --->   Operation 467 'uitodp' 'v_15' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_143 : Operation 468 [1/6] (6.28ns)   --->   "%conv3 = sitodp i64 %p_17_read" [dfg_199.c:31]   --->   Operation 468 'sitodp' 'conv3' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 144 <SV = 143> <Delay = 7.29>
ST_144 : Operation 469 [7/7] (6.71ns)   --->   "%mul = dmul i64 %v_15, i64 -276.076" [dfg_199.c:26]   --->   Operation 469 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 470 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i8 %p_read" [dfg_199.c:27]   --->   Operation 470 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 471 [1/1] (2.52ns)   --->   "%add_ln27 = add i31 %sext_ln27, i31 1422331982" [dfg_199.c:27]   --->   Operation 471 'add' 'add_ln27' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 472 [7/7] (6.71ns)   --->   "%mul2 = dmul i64 %v_15, i64 %conv3" [dfg_199.c:31]   --->   Operation 472 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 473 [7/7] (7.29ns)   --->   "%sub2 = dadd i64 %result_4, i64 -606.205" [dfg_199.c:31]   --->   Operation 473 'dadd' 'sub2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 7.29>
ST_145 : Operation 474 [6/7] (6.71ns)   --->   "%mul = dmul i64 %v_15, i64 -276.076" [dfg_199.c:26]   --->   Operation 474 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i31 %add_ln27" [dfg_199.c:26]   --->   Operation 475 'sext' 'sext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 476 [6/6] (6.28ns)   --->   "%conv = sitodp i32 %sext_ln26_1" [dfg_199.c:26]   --->   Operation 476 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_145 : Operation 477 [6/7] (6.71ns)   --->   "%mul2 = dmul i64 %v_15, i64 %conv3" [dfg_199.c:31]   --->   Operation 477 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 478 [6/7] (7.29ns)   --->   "%sub2 = dadd i64 %result_4, i64 -606.205" [dfg_199.c:31]   --->   Operation 478 'dadd' 'sub2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 7.29>
ST_146 : Operation 479 [5/7] (6.71ns)   --->   "%mul = dmul i64 %v_15, i64 -276.076" [dfg_199.c:26]   --->   Operation 479 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 480 [5/6] (6.28ns)   --->   "%conv = sitodp i32 %sext_ln26_1" [dfg_199.c:26]   --->   Operation 480 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_146 : Operation 481 [5/7] (6.71ns)   --->   "%mul2 = dmul i64 %v_15, i64 %conv3" [dfg_199.c:31]   --->   Operation 481 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 482 [5/7] (7.29ns)   --->   "%sub2 = dadd i64 %result_4, i64 -606.205" [dfg_199.c:31]   --->   Operation 482 'dadd' 'sub2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 7.29>
ST_147 : Operation 483 [4/7] (6.71ns)   --->   "%mul = dmul i64 %v_15, i64 -276.076" [dfg_199.c:26]   --->   Operation 483 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 484 [4/6] (6.28ns)   --->   "%conv = sitodp i32 %sext_ln26_1" [dfg_199.c:26]   --->   Operation 484 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_147 : Operation 485 [4/7] (6.71ns)   --->   "%mul2 = dmul i64 %v_15, i64 %conv3" [dfg_199.c:31]   --->   Operation 485 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 486 [4/7] (7.29ns)   --->   "%sub2 = dadd i64 %result_4, i64 -606.205" [dfg_199.c:31]   --->   Operation 486 'dadd' 'sub2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 7.29>
ST_148 : Operation 487 [3/7] (6.71ns)   --->   "%mul = dmul i64 %v_15, i64 -276.076" [dfg_199.c:26]   --->   Operation 487 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 488 [3/6] (6.28ns)   --->   "%conv = sitodp i32 %sext_ln26_1" [dfg_199.c:26]   --->   Operation 488 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_148 : Operation 489 [3/7] (6.71ns)   --->   "%mul2 = dmul i64 %v_15, i64 %conv3" [dfg_199.c:31]   --->   Operation 489 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 490 [3/7] (7.29ns)   --->   "%sub2 = dadd i64 %result_4, i64 -606.205" [dfg_199.c:31]   --->   Operation 490 'dadd' 'sub2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 7.29>
ST_149 : Operation 491 [2/7] (6.71ns)   --->   "%mul = dmul i64 %v_15, i64 -276.076" [dfg_199.c:26]   --->   Operation 491 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 492 [2/6] (6.28ns)   --->   "%conv = sitodp i32 %sext_ln26_1" [dfg_199.c:26]   --->   Operation 492 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_149 : Operation 493 [2/7] (6.71ns)   --->   "%mul2 = dmul i64 %v_15, i64 %conv3" [dfg_199.c:31]   --->   Operation 493 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 494 [2/7] (7.29ns)   --->   "%sub2 = dadd i64 %result_4, i64 -606.205" [dfg_199.c:31]   --->   Operation 494 'dadd' 'sub2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 7.29>
ST_150 : Operation 495 [1/7] (6.71ns)   --->   "%mul = dmul i64 %v_15, i64 -276.076" [dfg_199.c:26]   --->   Operation 495 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 496 [1/6] (6.28ns)   --->   "%conv = sitodp i32 %sext_ln26_1" [dfg_199.c:26]   --->   Operation 496 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_150 : Operation 497 [1/7] (6.71ns)   --->   "%mul2 = dmul i64 %v_15, i64 %conv3" [dfg_199.c:31]   --->   Operation 497 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 498 [1/7] (7.29ns)   --->   "%sub2 = dadd i64 %result_4, i64 -606.205" [dfg_199.c:31]   --->   Operation 498 'dadd' 'sub2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 7.29>
ST_151 : Operation 499 [7/7] (6.71ns)   --->   "%dc_1 = dmul i64 %mul, i64 %conv" [dfg_199.c:26]   --->   Operation 499 'dmul' 'dc_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 500 [7/7] (7.29ns)   --->   "%sub3 = dsub i64 %mul2, i64 %sub2" [dfg_199.c:31]   --->   Operation 500 'dsub' 'sub3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 7.29>
ST_152 : Operation 501 [6/7] (6.71ns)   --->   "%dc_1 = dmul i64 %mul, i64 %conv" [dfg_199.c:26]   --->   Operation 501 'dmul' 'dc_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 502 [6/7] (7.29ns)   --->   "%sub3 = dsub i64 %mul2, i64 %sub2" [dfg_199.c:31]   --->   Operation 502 'dsub' 'sub3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 7.29>
ST_153 : Operation 503 [5/7] (6.71ns)   --->   "%dc_1 = dmul i64 %mul, i64 %conv" [dfg_199.c:26]   --->   Operation 503 'dmul' 'dc_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 504 [5/7] (7.29ns)   --->   "%sub3 = dsub i64 %mul2, i64 %sub2" [dfg_199.c:31]   --->   Operation 504 'dsub' 'sub3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 7.29>
ST_154 : Operation 505 [4/7] (6.71ns)   --->   "%dc_1 = dmul i64 %mul, i64 %conv" [dfg_199.c:26]   --->   Operation 505 'dmul' 'dc_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 506 [4/7] (7.29ns)   --->   "%sub3 = dsub i64 %mul2, i64 %sub2" [dfg_199.c:31]   --->   Operation 506 'dsub' 'sub3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 7.29>
ST_155 : Operation 507 [3/7] (6.71ns)   --->   "%dc_1 = dmul i64 %mul, i64 %conv" [dfg_199.c:26]   --->   Operation 507 'dmul' 'dc_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 508 [3/7] (7.29ns)   --->   "%sub3 = dsub i64 %mul2, i64 %sub2" [dfg_199.c:31]   --->   Operation 508 'dsub' 'sub3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 7.29>
ST_156 : Operation 509 [2/7] (6.71ns)   --->   "%dc_1 = dmul i64 %mul, i64 %conv" [dfg_199.c:26]   --->   Operation 509 'dmul' 'dc_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 510 [2/7] (7.29ns)   --->   "%sub3 = dsub i64 %mul2, i64 %sub2" [dfg_199.c:31]   --->   Operation 510 'dsub' 'sub3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 7.29>
ST_157 : Operation 511 [1/7] (6.71ns)   --->   "%dc_1 = dmul i64 %mul, i64 %conv" [dfg_199.c:26]   --->   Operation 511 'dmul' 'dc_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 512 [1/7] (7.29ns)   --->   "%sub3 = dsub i64 %mul2, i64 %sub2" [dfg_199.c:31]   --->   Operation 512 'dsub' 'sub3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 6.94>
ST_158 : Operation 513 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i64 %dc_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 513 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62"   --->   Operation 514 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_28 = trunc i64 %data_V_1"   --->   Operation 515 'trunc' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 516 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_28, i1 0"   --->   Operation 516 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i54 %mantissa_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 517 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln510_1 = zext i11 %tmp_27" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 518 'zext' 'zext_ln510_1' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 519 [1/1] (1.63ns)   --->   "%add_ln510_1 = add i12 %zext_ln510_1, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 519 'add' 'add_ln510_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 520 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_1, i32 11"   --->   Operation 520 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 521 [1/1] (1.63ns)   --->   "%sub_ln1311_1 = sub i11 1023, i11 %tmp_27"   --->   Operation 521 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i11 %sub_ln1311_1"   --->   Operation 522 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 523 [1/1] (0.69ns)   --->   "%ush_1 = select i1 %isNeg_1, i12 %sext_ln1311_1, i12 %add_ln510_1"   --->   Operation 523 'select' 'ush_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_158 : Operation 524 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i26_cast_cast_cast = sext i12 %ush_1"   --->   Operation 524 'sext' 'sh_prom_i_i_i_i_i26_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 525 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i26_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i26_cast_cast_cast"   --->   Operation 525 'zext' 'sh_prom_i_i_i_i_i26_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_2 = lshr i113 %zext_ln15_1, i113 %sh_prom_i_i_i_i_i26_cast_cast_cast_cast"   --->   Operation 526 'lshr' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_3 = shl i113 %zext_ln15_1, i113 %sh_prom_i_i_i_i_i26_cast_cast_cast_cast"   --->   Operation 527 'shl' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i113.i32, i113 %r_V_2, i32 53"   --->   Operation 528 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln662_1 = zext i1 %tmp_8"   --->   Operation 529 'zext' 'zext_ln662_1' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i113.i32.i32, i113 %r_V_3, i32 53, i32 60"   --->   Operation 530 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 531 [1/1] (4.61ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_1, i8 %zext_ln662_1, i8 %tmp_s"   --->   Operation 531 'select' 'val_1' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 159 <SV = 158> <Delay = 7.14>
ST_159 : Operation 532 [1/1] (0.99ns)   --->   "%xor_ln26 = xor i8 %p_13_read, i8 255" [dfg_199.c:26]   --->   Operation 532 'xor' 'xor_ln26' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i8 %xor_ln26" [dfg_199.c:26]   --->   Operation 533 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_1)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_1, i32 63"   --->   Operation 534 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 535 [1/1] (1.91ns)   --->   "%result_V_7 = sub i8 0, i8 %val_1"   --->   Operation 535 'sub' 'result_V_7' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_1)   --->   "%result_V_15 = select i1 %p_Result_1, i8 %result_V_7, i8 %val_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 536 'select' 'result_V_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_159 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_1)   --->   "%sext_ln27_1 = sext i8 %result_V_15" [dfg_199.c:27]   --->   Operation 537 'sext' 'sext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 538 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln27_1 = add i10 %sext_ln27_1, i10 527" [dfg_199.c:27]   --->   Operation 538 'add' 'add_ln27_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i10 %add_ln27_1" [dfg_199.c:26]   --->   Operation 539 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 540 [13/13] (3.50ns)   --->   "%srem_ln26 = srem i11 %sext_ln26, i11 %zext_ln26" [dfg_199.c:26]   --->   Operation 540 'srem' 'srem_ln26' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 3.50>
ST_160 : Operation 541 [12/13] (3.50ns)   --->   "%srem_ln26 = srem i11 %sext_ln26, i11 %zext_ln26" [dfg_199.c:26]   --->   Operation 541 'srem' 'srem_ln26' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 3.50>
ST_161 : Operation 542 [11/13] (3.50ns)   --->   "%srem_ln26 = srem i11 %sext_ln26, i11 %zext_ln26" [dfg_199.c:26]   --->   Operation 542 'srem' 'srem_ln26' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 3.50>
ST_162 : Operation 543 [10/13] (3.50ns)   --->   "%srem_ln26 = srem i11 %sext_ln26, i11 %zext_ln26" [dfg_199.c:26]   --->   Operation 543 'srem' 'srem_ln26' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 3.50>
ST_163 : Operation 544 [9/13] (3.50ns)   --->   "%srem_ln26 = srem i11 %sext_ln26, i11 %zext_ln26" [dfg_199.c:26]   --->   Operation 544 'srem' 'srem_ln26' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 3.50>
ST_164 : Operation 545 [8/13] (3.50ns)   --->   "%srem_ln26 = srem i11 %sext_ln26, i11 %zext_ln26" [dfg_199.c:26]   --->   Operation 545 'srem' 'srem_ln26' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 3.50>
ST_165 : Operation 546 [7/13] (3.50ns)   --->   "%srem_ln26 = srem i11 %sext_ln26, i11 %zext_ln26" [dfg_199.c:26]   --->   Operation 546 'srem' 'srem_ln26' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 3.50>
ST_166 : Operation 547 [6/13] (3.50ns)   --->   "%srem_ln26 = srem i11 %sext_ln26, i11 %zext_ln26" [dfg_199.c:26]   --->   Operation 547 'srem' 'srem_ln26' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 3.50>
ST_167 : Operation 548 [5/13] (3.50ns)   --->   "%srem_ln26 = srem i11 %sext_ln26, i11 %zext_ln26" [dfg_199.c:26]   --->   Operation 548 'srem' 'srem_ln26' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 3.50>
ST_168 : Operation 549 [4/13] (3.50ns)   --->   "%srem_ln26 = srem i11 %sext_ln26, i11 %zext_ln26" [dfg_199.c:26]   --->   Operation 549 'srem' 'srem_ln26' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 3.50>
ST_169 : Operation 550 [3/13] (3.50ns)   --->   "%srem_ln26 = srem i11 %sext_ln26, i11 %zext_ln26" [dfg_199.c:26]   --->   Operation 550 'srem' 'srem_ln26' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 3.50>
ST_170 : Operation 551 [2/13] (3.50ns)   --->   "%srem_ln26 = srem i11 %sext_ln26, i11 %zext_ln26" [dfg_199.c:26]   --->   Operation 551 'srem' 'srem_ln26' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 7.29>
ST_171 : Operation 552 [7/7] (7.29ns)   --->   "%sub = dsub i64 18, i64 %result_4" [dfg_199.c:24]   --->   Operation 552 'dsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 553 [1/13] (3.50ns)   --->   "%srem_ln26 = srem i11 %sext_ln26, i11 %zext_ln26" [dfg_199.c:26]   --->   Operation 553 'srem' 'srem_ln26' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 11> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 7.29>
ST_172 : Operation 554 [6/7] (7.29ns)   --->   "%sub = dsub i64 18, i64 %result_4" [dfg_199.c:24]   --->   Operation 554 'dsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i11 %srem_ln26" [dfg_199.c:25]   --->   Operation 555 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 556 [6/6] (6.28ns)   --->   "%conv1 = sitodp i32 %sext_ln25" [dfg_199.c:25]   --->   Operation 556 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 173 <SV = 172> <Delay = 7.29>
ST_173 : Operation 557 [5/7] (7.29ns)   --->   "%sub = dsub i64 18, i64 %result_4" [dfg_199.c:24]   --->   Operation 557 'dsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 558 [5/6] (6.28ns)   --->   "%conv1 = sitodp i32 %sext_ln25" [dfg_199.c:25]   --->   Operation 558 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 174 <SV = 173> <Delay = 7.29>
ST_174 : Operation 559 [4/7] (7.29ns)   --->   "%sub = dsub i64 18, i64 %result_4" [dfg_199.c:24]   --->   Operation 559 'dsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 560 [4/6] (6.28ns)   --->   "%conv1 = sitodp i32 %sext_ln25" [dfg_199.c:25]   --->   Operation 560 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 175 <SV = 174> <Delay = 7.29>
ST_175 : Operation 561 [3/7] (7.29ns)   --->   "%sub = dsub i64 18, i64 %result_4" [dfg_199.c:24]   --->   Operation 561 'dsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 562 [3/6] (6.28ns)   --->   "%conv1 = sitodp i32 %sext_ln25" [dfg_199.c:25]   --->   Operation 562 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 176 <SV = 175> <Delay = 7.29>
ST_176 : Operation 563 [2/7] (7.29ns)   --->   "%sub = dsub i64 18, i64 %result_4" [dfg_199.c:24]   --->   Operation 563 'dsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 564 [2/6] (6.28ns)   --->   "%conv1 = sitodp i32 %sext_ln25" [dfg_199.c:25]   --->   Operation 564 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 177 <SV = 176> <Delay = 7.29>
ST_177 : Operation 565 [1/7] (7.29ns)   --->   "%sub = dsub i64 18, i64 %result_4" [dfg_199.c:24]   --->   Operation 565 'dsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 566 [1/6] (6.28ns)   --->   "%conv1 = sitodp i32 %sext_ln25" [dfg_199.c:25]   --->   Operation 566 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 178 <SV = 177> <Delay = 7.29>
ST_178 : Operation 567 [7/7] (7.29ns)   --->   "%sub1 = dsub i64 %sub, i64 %conv1" [dfg_199.c:25]   --->   Operation 567 'dsub' 'sub1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 7.29>
ST_179 : Operation 568 [6/7] (7.29ns)   --->   "%sub1 = dsub i64 %sub, i64 %conv1" [dfg_199.c:25]   --->   Operation 568 'dsub' 'sub1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 7.29>
ST_180 : Operation 569 [5/7] (7.29ns)   --->   "%sub1 = dsub i64 %sub, i64 %conv1" [dfg_199.c:25]   --->   Operation 569 'dsub' 'sub1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 7.29>
ST_181 : Operation 570 [4/7] (7.29ns)   --->   "%sub1 = dsub i64 %sub, i64 %conv1" [dfg_199.c:25]   --->   Operation 570 'dsub' 'sub1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 7.29>
ST_182 : Operation 571 [3/7] (7.29ns)   --->   "%sub1 = dsub i64 %sub, i64 %conv1" [dfg_199.c:25]   --->   Operation 571 'dsub' 'sub1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 7.29>
ST_183 : Operation 572 [2/7] (7.29ns)   --->   "%sub1 = dsub i64 %sub, i64 %conv1" [dfg_199.c:25]   --->   Operation 572 'dsub' 'sub1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 7.29>
ST_184 : Operation 573 [1/7] (7.29ns)   --->   "%sub1 = dsub i64 %sub, i64 %conv1" [dfg_199.c:25]   --->   Operation 573 'dsub' 'sub1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 5.20>
ST_185 : Operation 574 [2/2] (5.20ns)   --->   "%v_7 = fptrunc i64 %sub1" [dfg_199.c:24]   --->   Operation 574 'fptrunc' 'v_7' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 186 <SV = 185> <Delay = 5.20>
ST_186 : Operation 575 [1/2] (5.20ns)   --->   "%v_7 = fptrunc i64 %sub1" [dfg_199.c:24]   --->   Operation 575 'fptrunc' 'v_7' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 187 <SV = 186> <Delay = 6.07>
ST_187 : Operation 576 [16/16] (6.07ns)   --->   "%div = fdiv i32 %v_7, i32 -8.40129e+09" [dfg_199.c:29]   --->   Operation 576 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 6.07>
ST_188 : Operation 577 [15/16] (6.07ns)   --->   "%div = fdiv i32 %v_7, i32 -8.40129e+09" [dfg_199.c:29]   --->   Operation 577 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 6.07>
ST_189 : Operation 578 [14/16] (6.07ns)   --->   "%div = fdiv i32 %v_7, i32 -8.40129e+09" [dfg_199.c:29]   --->   Operation 578 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 6.07>
ST_190 : Operation 579 [13/16] (6.07ns)   --->   "%div = fdiv i32 %v_7, i32 -8.40129e+09" [dfg_199.c:29]   --->   Operation 579 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 6.07>
ST_191 : Operation 580 [12/16] (6.07ns)   --->   "%div = fdiv i32 %v_7, i32 -8.40129e+09" [dfg_199.c:29]   --->   Operation 580 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 6.07>
ST_192 : Operation 581 [11/16] (6.07ns)   --->   "%div = fdiv i32 %v_7, i32 -8.40129e+09" [dfg_199.c:29]   --->   Operation 581 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 6.07>
ST_193 : Operation 582 [10/16] (6.07ns)   --->   "%div = fdiv i32 %v_7, i32 -8.40129e+09" [dfg_199.c:29]   --->   Operation 582 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 6.07>
ST_194 : Operation 583 [9/16] (6.07ns)   --->   "%div = fdiv i32 %v_7, i32 -8.40129e+09" [dfg_199.c:29]   --->   Operation 583 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 6.07>
ST_195 : Operation 584 [8/16] (6.07ns)   --->   "%div = fdiv i32 %v_7, i32 -8.40129e+09" [dfg_199.c:29]   --->   Operation 584 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 6.07>
ST_196 : Operation 585 [7/16] (6.07ns)   --->   "%div = fdiv i32 %v_7, i32 -8.40129e+09" [dfg_199.c:29]   --->   Operation 585 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 6.07>
ST_197 : Operation 586 [6/16] (6.07ns)   --->   "%div = fdiv i32 %v_7, i32 -8.40129e+09" [dfg_199.c:29]   --->   Operation 586 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 6.07>
ST_198 : Operation 587 [5/16] (6.07ns)   --->   "%div = fdiv i32 %v_7, i32 -8.40129e+09" [dfg_199.c:29]   --->   Operation 587 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 6.07>
ST_199 : Operation 588 [4/16] (6.07ns)   --->   "%div = fdiv i32 %v_7, i32 -8.40129e+09" [dfg_199.c:29]   --->   Operation 588 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 6.07>
ST_200 : Operation 589 [3/16] (6.07ns)   --->   "%div = fdiv i32 %v_7, i32 -8.40129e+09" [dfg_199.c:29]   --->   Operation 589 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 6.07>
ST_201 : Operation 590 [2/16] (6.07ns)   --->   "%div = fdiv i32 %v_7, i32 -8.40129e+09" [dfg_199.c:29]   --->   Operation 590 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 6.07>
ST_202 : Operation 591 [1/16] (6.07ns)   --->   "%div = fdiv i32 %v_7, i32 -8.40129e+09" [dfg_199.c:29]   --->   Operation 591 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 202> <Delay = 7.25>
ST_203 : Operation 592 [5/5] (7.25ns)   --->   "%add = fadd i32 %div, i32 539" [dfg_199.c:29]   --->   Operation 592 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 7.25>
ST_204 : Operation 593 [4/5] (7.25ns)   --->   "%add = fadd i32 %div, i32 539" [dfg_199.c:29]   --->   Operation 593 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 7.25>
ST_205 : Operation 594 [3/5] (7.25ns)   --->   "%add = fadd i32 %div, i32 539" [dfg_199.c:29]   --->   Operation 594 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 7.25>
ST_206 : Operation 595 [2/5] (7.25ns)   --->   "%add = fadd i32 %div, i32 539" [dfg_199.c:29]   --->   Operation 595 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 7.25>
ST_207 : Operation 596 [1/5] (7.25ns)   --->   "%add = fadd i32 %div, i32 539" [dfg_199.c:29]   --->   Operation 596 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 207> <Delay = 6.07>
ST_208 : Operation 597 [16/16] (6.07ns)   --->   "%dc_2 = fdiv i32 9.04024e+08, i32 %add" [dfg_199.c:28]   --->   Operation 597 'fdiv' 'dc_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 6.07>
ST_209 : Operation 598 [15/16] (6.07ns)   --->   "%dc_2 = fdiv i32 9.04024e+08, i32 %add" [dfg_199.c:28]   --->   Operation 598 'fdiv' 'dc_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 209> <Delay = 6.07>
ST_210 : Operation 599 [14/16] (6.07ns)   --->   "%dc_2 = fdiv i32 9.04024e+08, i32 %add" [dfg_199.c:28]   --->   Operation 599 'fdiv' 'dc_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 6.07>
ST_211 : Operation 600 [13/16] (6.07ns)   --->   "%dc_2 = fdiv i32 9.04024e+08, i32 %add" [dfg_199.c:28]   --->   Operation 600 'fdiv' 'dc_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 6.07>
ST_212 : Operation 601 [12/16] (6.07ns)   --->   "%dc_2 = fdiv i32 9.04024e+08, i32 %add" [dfg_199.c:28]   --->   Operation 601 'fdiv' 'dc_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 6.07>
ST_213 : Operation 602 [11/16] (6.07ns)   --->   "%dc_2 = fdiv i32 9.04024e+08, i32 %add" [dfg_199.c:28]   --->   Operation 602 'fdiv' 'dc_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 213> <Delay = 6.07>
ST_214 : Operation 603 [10/16] (6.07ns)   --->   "%dc_2 = fdiv i32 9.04024e+08, i32 %add" [dfg_199.c:28]   --->   Operation 603 'fdiv' 'dc_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 214> <Delay = 6.07>
ST_215 : Operation 604 [9/16] (6.07ns)   --->   "%dc_2 = fdiv i32 9.04024e+08, i32 %add" [dfg_199.c:28]   --->   Operation 604 'fdiv' 'dc_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 6.07>
ST_216 : Operation 605 [8/16] (6.07ns)   --->   "%dc_2 = fdiv i32 9.04024e+08, i32 %add" [dfg_199.c:28]   --->   Operation 605 'fdiv' 'dc_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 6.07>
ST_217 : Operation 606 [7/16] (6.07ns)   --->   "%dc_2 = fdiv i32 9.04024e+08, i32 %add" [dfg_199.c:28]   --->   Operation 606 'fdiv' 'dc_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 217> <Delay = 6.07>
ST_218 : Operation 607 [6/16] (6.07ns)   --->   "%dc_2 = fdiv i32 9.04024e+08, i32 %add" [dfg_199.c:28]   --->   Operation 607 'fdiv' 'dc_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 218> <Delay = 6.07>
ST_219 : Operation 608 [5/16] (6.07ns)   --->   "%dc_2 = fdiv i32 9.04024e+08, i32 %add" [dfg_199.c:28]   --->   Operation 608 'fdiv' 'dc_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 6.07>
ST_220 : Operation 609 [4/16] (6.07ns)   --->   "%dc_2 = fdiv i32 9.04024e+08, i32 %add" [dfg_199.c:28]   --->   Operation 609 'fdiv' 'dc_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 6.07>
ST_221 : Operation 610 [3/16] (6.07ns)   --->   "%dc_2 = fdiv i32 9.04024e+08, i32 %add" [dfg_199.c:28]   --->   Operation 610 'fdiv' 'dc_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 221> <Delay = 6.07>
ST_222 : Operation 611 [2/16] (6.07ns)   --->   "%dc_2 = fdiv i32 9.04024e+08, i32 %add" [dfg_199.c:28]   --->   Operation 611 'fdiv' 'dc_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 222> <Delay = 6.07>
ST_223 : Operation 612 [1/16] (6.07ns)   --->   "%dc_2 = fdiv i32 9.04024e+08, i32 %add" [dfg_199.c:28]   --->   Operation 612 'fdiv' 'dc_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 2.88>
ST_224 : Operation 613 [1/1] (0.00ns)   --->   "%data_V_2 = bitcast i32 %dc_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:312]   --->   Operation 613 'bitcast' 'data_V_2' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 614 [1/1] (0.00ns)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_2, i32 31"   --->   Operation 614 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_2, i32 23, i32 30"   --->   Operation 615 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_30 = trunc i32 %data_V_2"   --->   Operation 616 'trunc' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_29" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 617 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 618 [1/1] (1.91ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 618 'add' 'add_ln341' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 619 [1/1] (0.00ns)   --->   "%isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 619 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 620 [1/1] (1.91ns)   --->   "%sub_ln1311_2 = sub i8 127, i8 %tmp_29"   --->   Operation 620 'sub' 'sub_ln1311_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 621 [1/1] (0.00ns)   --->   "%sext_ln1311_2 = sext i8 %sub_ln1311_2"   --->   Operation 621 'sext' 'sext_ln1311_2' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 622 [1/1] (0.96ns)   --->   "%ush_2 = select i1 %isNeg_2, i9 %sext_ln1311_2, i9 %add_ln341"   --->   Operation 622 'select' 'ush_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 225 <SV = 224> <Delay = 6.97>
ST_225 : Operation 623 [1/1] (0.00ns)   --->   "%mantissa_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_30, i1 0"   --->   Operation 623 'bitconcatenate' 'mantissa_2' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i25 %mantissa_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 624 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 625 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i62_cast_cast_cast = sext i9 %ush_2"   --->   Operation 625 'sext' 'sh_prom_i_i_i_i_i62_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 626 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i62_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i62_cast_cast_cast"   --->   Operation 626 'zext' 'sh_prom_i_i_i_i_i62_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_4 = lshr i79 %zext_ln15_2, i79 %sh_prom_i_i_i_i_i62_cast_cast_cast_cast"   --->   Operation 627 'lshr' 'r_V_4' <Predicate = (isNeg_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_5 = shl i79 %zext_ln15_2, i79 %sh_prom_i_i_i_i_i62_cast_cast_cast_cast"   --->   Operation 628 'shl' 'r_V_5' <Predicate = (!isNeg_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_4, i32 24"   --->   Operation 629 'bitselect' 'tmp_13' <Predicate = (isNeg_2)> <Delay = 0.00>
ST_225 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%zext_ln662_2 = zext i1 %tmp_13"   --->   Operation 630 'zext' 'zext_ln662_2' <Predicate = (isNeg_2)> <Delay = 0.00>
ST_225 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_5, i32 24, i32 55"   --->   Operation 631 'partselect' 'tmp_4' <Predicate = (!isNeg_2)> <Delay = 0.00>
ST_225 : Operation 632 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_2 = select i1 %isNeg_2, i32 %zext_ln662_2, i32 %tmp_4"   --->   Operation 632 'select' 'val_2' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_225 : Operation 633 [1/1] (2.55ns)   --->   "%result_V_8 = sub i32 0, i32 %val_2"   --->   Operation 633 'sub' 'result_V_8' <Predicate = (p_Result_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 225> <Delay = 4.83>
ST_226 : Operation 634 [1/1] (0.69ns)   --->   "%result_V = select i1 %p_Result_2, i32 %result_V_8, i32 %val_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 634 'select' 'result_V' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_226 : Operation 635 [36/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 635 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 226> <Delay = 4.13>
ST_227 : Operation 636 [35/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 636 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 227> <Delay = 4.13>
ST_228 : Operation 637 [34/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 637 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 228> <Delay = 4.13>
ST_229 : Operation 638 [33/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 638 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 229> <Delay = 4.13>
ST_230 : Operation 639 [32/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 639 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 230> <Delay = 4.13>
ST_231 : Operation 640 [31/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 640 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 231> <Delay = 4.13>
ST_232 : Operation 641 [30/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 641 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 232> <Delay = 4.13>
ST_233 : Operation 642 [29/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 642 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 233> <Delay = 4.13>
ST_234 : Operation 643 [28/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 643 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 234> <Delay = 4.13>
ST_235 : Operation 644 [27/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 644 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 235> <Delay = 4.13>
ST_236 : Operation 645 [26/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 645 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 236> <Delay = 4.13>
ST_237 : Operation 646 [25/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 646 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 237> <Delay = 4.13>
ST_238 : Operation 647 [24/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 647 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 238> <Delay = 4.13>
ST_239 : Operation 648 [23/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 648 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 239> <Delay = 4.13>
ST_240 : Operation 649 [22/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 649 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 240> <Delay = 4.13>
ST_241 : Operation 650 [21/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 650 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 241> <Delay = 4.13>
ST_242 : Operation 651 [20/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 651 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 242> <Delay = 4.13>
ST_243 : Operation 652 [19/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 652 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 243> <Delay = 4.13>
ST_244 : Operation 653 [18/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 653 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 244> <Delay = 4.13>
ST_245 : Operation 654 [17/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 654 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 245> <Delay = 4.13>
ST_246 : Operation 655 [16/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 655 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 246> <Delay = 4.13>
ST_247 : Operation 656 [15/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 656 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 247> <Delay = 4.13>
ST_248 : Operation 657 [14/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 657 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 248> <Delay = 4.13>
ST_249 : Operation 658 [13/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 658 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 249> <Delay = 4.13>
ST_250 : Operation 659 [12/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 659 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 250> <Delay = 4.13>
ST_251 : Operation 660 [11/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 660 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 251> <Delay = 4.13>
ST_252 : Operation 661 [10/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 661 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 252> <Delay = 4.13>
ST_253 : Operation 662 [9/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 662 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 253> <Delay = 4.13>
ST_254 : Operation 663 [8/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 663 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 254> <Delay = 4.13>
ST_255 : Operation 664 [7/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 664 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 255> <Delay = 4.13>
ST_256 : Operation 665 [6/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 665 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 256> <Delay = 4.13>
ST_257 : Operation 666 [5/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 666 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 257> <Delay = 4.13>
ST_258 : Operation 667 [4/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 667 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 258> <Delay = 4.13>
ST_259 : Operation 668 [3/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 668 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 259> <Delay = 4.13>
ST_260 : Operation 669 [2/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 669 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 670 [1/1] (0.00ns)   --->   "%bitcast_ln31 = bitcast i64 %sub3" [dfg_199.c:31]   --->   Operation 670 'bitcast' 'bitcast_ln31' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 671 [1/1] (0.99ns)   --->   "%data_V_3 = xor i64 %bitcast_ln31, i64 9223372036854775808" [dfg_199.c:31]   --->   Operation 671 'xor' 'data_V_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_3, i32 52, i32 62"   --->   Operation 672 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_32 = trunc i64 %data_V_3"   --->   Operation 673 'trunc' 'tmp_32' <Predicate = true> <Delay = 0.00>

State 261 <SV = 260> <Delay = 6.94>
ST_261 : Operation 674 [1/36] (4.13ns)   --->   "%srem_ln29 = srem i32 %result_V, i32 394" [dfg_199.c:29]   --->   Operation 674 'srem' 'srem_ln29' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 675 [1/1] (0.00ns)   --->   "%mantissa_3 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_32, i1 0"   --->   Operation 675 'bitconcatenate' 'mantissa_3' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 676 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i54 %mantissa_3" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 676 'zext' 'zext_ln15_3' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln510_2 = zext i11 %tmp_31" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 677 'zext' 'zext_ln510_2' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 678 [1/1] (1.63ns)   --->   "%add_ln510_2 = add i12 %zext_ln510_2, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 678 'add' 'add_ln510_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 679 [1/1] (0.00ns)   --->   "%isNeg_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_2, i32 11"   --->   Operation 679 'bitselect' 'isNeg_3' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 680 [1/1] (1.63ns)   --->   "%sub_ln1311_3 = sub i11 1023, i11 %tmp_31"   --->   Operation 680 'sub' 'sub_ln1311_3' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 681 [1/1] (0.00ns)   --->   "%sext_ln1311_3 = sext i11 %sub_ln1311_3"   --->   Operation 681 'sext' 'sext_ln1311_3' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 682 [1/1] (0.69ns)   --->   "%ush_3 = select i1 %isNeg_3, i12 %sext_ln1311_3, i12 %add_ln510_2"   --->   Operation 682 'select' 'ush_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_261 : Operation 683 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i90_cast_cast_cast = sext i12 %ush_3"   --->   Operation 683 'sext' 'sh_prom_i_i_i_i_i90_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 684 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i90_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i90_cast_cast_cast"   --->   Operation 684 'zext' 'sh_prom_i_i_i_i_i90_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_6 = lshr i137 %zext_ln15_3, i137 %sh_prom_i_i_i_i_i90_cast_cast_cast_cast"   --->   Operation 685 'lshr' 'r_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_7 = shl i137 %zext_ln15_3, i137 %sh_prom_i_i_i_i_i90_cast_cast_cast_cast"   --->   Operation 686 'shl' 'r_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V_6, i32 53"   --->   Operation 687 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%zext_ln662_3 = zext i1 %tmp_19"   --->   Operation 688 'zext' 'zext_ln662_3' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_6 = partselect i5 @_ssdm_op_PartSelect.i5.i137.i32.i32, i137 %r_V_7, i32 53, i32 57"   --->   Operation 689 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 690 [1/1] (4.61ns) (out node of the LUT)   --->   "%val_3 = select i1 %isNeg_3, i5 %zext_ln662_3, i5 %tmp_6"   --->   Operation 690 'select' 'val_3' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 262 <SV = 261> <Delay = 5.13>
ST_262 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node ashr_ln30)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_3, i32 63"   --->   Operation 691 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 692 [1/1] (1.78ns)   --->   "%result_V_12 = sub i5 0, i5 %val_3"   --->   Operation 692 'sub' 'result_V_12' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node ashr_ln30)   --->   "%result_V_16 = select i1 %p_Result_3, i5 %result_V_12, i5 %val_3" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 693 'select' 'result_V_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_262 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node ashr_ln30)   --->   "%zext_ln30 = zext i5 %result_V_16" [dfg_199.c:30]   --->   Operation 694 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 695 [1/1] (3.35ns) (out node of the LUT)   --->   "%ashr_ln30 = ashr i32 %srem_ln29, i32 %zext_ln30" [dfg_199.c:30]   --->   Operation 695 'ashr' 'ashr_ln30' <Predicate = true> <Delay = 3.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 262> <Delay = 6.28>
ST_263 : Operation 696 [6/6] (6.28ns)   --->   "%result_5 = sitodp i32 %ashr_ln30" [dfg_199.c:28]   --->   Operation 696 'sitodp' 'result_5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 264 <SV = 263> <Delay = 6.28>
ST_264 : Operation 697 [5/6] (6.28ns)   --->   "%result_5 = sitodp i32 %ashr_ln30" [dfg_199.c:28]   --->   Operation 697 'sitodp' 'result_5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 265 <SV = 264> <Delay = 6.28>
ST_265 : Operation 698 [4/6] (6.28ns)   --->   "%result_5 = sitodp i32 %ashr_ln30" [dfg_199.c:28]   --->   Operation 698 'sitodp' 'result_5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 266 <SV = 265> <Delay = 6.28>
ST_266 : Operation 699 [3/6] (6.28ns)   --->   "%result_5 = sitodp i32 %ashr_ln30" [dfg_199.c:28]   --->   Operation 699 'sitodp' 'result_5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 267 <SV = 266> <Delay = 6.28>
ST_267 : Operation 700 [2/6] (6.28ns)   --->   "%result_5 = sitodp i32 %ashr_ln30" [dfg_199.c:28]   --->   Operation 700 'sitodp' 'result_5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 268 <SV = 267> <Delay = 6.28>
ST_268 : Operation 701 [1/6] (6.28ns)   --->   "%result_5 = sitodp i32 %ashr_ln30" [dfg_199.c:28]   --->   Operation 701 'sitodp' 'result_5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_268 : Operation 702 [1/1] (0.00ns)   --->   "%data_V_4 = bitcast i64 %result_5" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 702 'bitcast' 'data_V_4' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 703 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_4, i32 52, i32 62"   --->   Operation 703 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 704 [1/1] (0.00ns)   --->   "%tmp_34 = trunc i64 %data_V_4"   --->   Operation 704 'trunc' 'tmp_34' <Predicate = true> <Delay = 0.00>

State 269 <SV = 268> <Delay = 6.94>
ST_269 : Operation 705 [1/1] (0.00ns)   --->   "%mantissa_4 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_34, i1 0"   --->   Operation 705 'bitconcatenate' 'mantissa_4' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i54 %mantissa_4" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 706 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln510_3 = zext i11 %tmp_33" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 707 'zext' 'zext_ln510_3' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 708 [1/1] (1.63ns)   --->   "%add_ln510_3 = add i12 %zext_ln510_3, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 708 'add' 'add_ln510_3' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 709 [1/1] (0.00ns)   --->   "%isNeg_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_3, i32 11"   --->   Operation 709 'bitselect' 'isNeg_4' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 710 [1/1] (1.63ns)   --->   "%sub_ln1311_4 = sub i11 1023, i11 %tmp_33"   --->   Operation 710 'sub' 'sub_ln1311_4' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 711 [1/1] (0.00ns)   --->   "%sext_ln1311_4 = sext i11 %sub_ln1311_4"   --->   Operation 711 'sext' 'sext_ln1311_4' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 712 [1/1] (0.69ns)   --->   "%ush_4 = select i1 %isNeg_4, i12 %sext_ln1311_4, i12 %add_ln510_3"   --->   Operation 712 'select' 'ush_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_269 : Operation 713 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i120_cast_cast_cast = sext i12 %ush_4"   --->   Operation 713 'sext' 'sh_prom_i_i_i_i_i120_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 714 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i120_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i120_cast_cast_cast"   --->   Operation 714 'zext' 'sh_prom_i_i_i_i_i120_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node val_4)   --->   "%r_V_8 = lshr i169 %zext_ln68, i169 %sh_prom_i_i_i_i_i120_cast_cast_cast_cast"   --->   Operation 715 'lshr' 'r_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node val_4)   --->   "%r_V_9 = shl i169 %zext_ln68, i169 %sh_prom_i_i_i_i_i120_cast_cast_cast_cast"   --->   Operation 716 'shl' 'r_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node val_4)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_8, i32 53"   --->   Operation 717 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node val_4)   --->   "%zext_ln662_4 = zext i1 %tmp_24"   --->   Operation 718 'zext' 'zext_ln662_4' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node val_4)   --->   "%tmp_9 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_9, i32 53, i32 116"   --->   Operation 719 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 720 [1/1] (4.61ns) (out node of the LUT)   --->   "%val_4 = select i1 %isNeg_4, i64 %zext_ln662_4, i64 %tmp_9"   --->   Operation 720 'select' 'val_4' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 270 <SV = 269> <Delay = 6.28>
ST_270 : Operation 721 [6/6] (6.28ns)   --->   "%result = uitodp i64 %val_4" [dfg_199.c:32]   --->   Operation 721 'uitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 271 <SV = 270> <Delay = 6.28>
ST_271 : Operation 722 [5/6] (6.28ns)   --->   "%result = uitodp i64 %val_4" [dfg_199.c:32]   --->   Operation 722 'uitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 272 <SV = 271> <Delay = 6.28>
ST_272 : Operation 723 [4/6] (6.28ns)   --->   "%result = uitodp i64 %val_4" [dfg_199.c:32]   --->   Operation 723 'uitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 273 <SV = 272> <Delay = 6.28>
ST_273 : Operation 724 [3/6] (6.28ns)   --->   "%result = uitodp i64 %val_4" [dfg_199.c:32]   --->   Operation 724 'uitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 274 <SV = 273> <Delay = 6.28>
ST_274 : Operation 725 [2/6] (6.28ns)   --->   "%result = uitodp i64 %val_4" [dfg_199.c:32]   --->   Operation 725 'uitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 275 <SV = 274> <Delay = 6.28>
ST_275 : Operation 726 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 726 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 727 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 727 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 728 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p"   --->   Operation 728 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 729 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 729 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 730 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_13"   --->   Operation 730 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 731 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_13, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 731 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 732 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_17"   --->   Operation 732 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 733 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_17, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 733 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 734 [1/6] (6.28ns)   --->   "%result = uitodp i64 %val_4" [dfg_199.c:32]   --->   Operation 734 'uitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_275 : Operation 735 [1/1] (0.00ns)   --->   "%ret_ln33 = ret i64 %result" [dfg_199.c:33]   --->   Operation 735 'ret' 'ret_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.99ns
The critical path consists of the following:
	wire read on port 'p_13' (dfg_199.c:7) [13]  (0 ns)
	'sub' operation ('sub_ln22', dfg_199.c:22) [46]  (1.92 ns)
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 2>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 3>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 4>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 5>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 6>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 7>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 8>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 9>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 10>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 11>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 12>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 13>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 14>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 15>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 16>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 17>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 18>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 19>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 20>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 21>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 22>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 23>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 24>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 25>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 26>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 27>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 28>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 29>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 30>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 31>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 32>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 33>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 34>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 35>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 36>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 37>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 38>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 39>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 40>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 41>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 42>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 43>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 44>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 45>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 46>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 47>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 48>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 49>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 50>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 51>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 52>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 53>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 54>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 55>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 56>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 57>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 58>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 59>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 60>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 61>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:20) [16]  (6.28 ns)

 <State 62>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:20) [16]  (6.28 ns)

 <State 63>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:20) [16]  (6.28 ns)

 <State 64>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:20) [16]  (6.28 ns)

 <State 65>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:20) [16]  (6.28 ns)

 <State 66>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:20) [16]  (6.28 ns)

 <State 67>: 6.95ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) [24]  (1.64 ns)
	'select' operation ('ush') [28]  (0.697 ns)
	'lshr' operation ('r.V') [31]  (0 ns)
	'select' operation ('val') [36]  (4.61 ns)

 <State 68>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln22', dfg_199.c:22) [48]  (5.07 ns)

 <State 69>: 4.45ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln22', dfg_199.c:22) [51]  (0 ns)
	'add' operation ('add_ln23', dfg_199.c:23) [52]  (4.45 ns)

 <State 70>: 6.06ns
The critical path consists of the following:
	'select' operation ('select_ln21', dfg_199.c:21) [44]  (0.993 ns)
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 71>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 72>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 73>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 74>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 75>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 76>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 77>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 78>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 79>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 80>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 81>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 82>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 83>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 84>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 85>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 86>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 87>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 88>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 89>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 90>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 91>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 92>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 93>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 94>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 95>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 96>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 97>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 98>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 99>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 100>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 101>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 102>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 103>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 104>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 105>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 106>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 107>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 108>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 109>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 110>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 111>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 112>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 113>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 114>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 115>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 116>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 117>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 118>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 119>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 120>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 121>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 122>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 123>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 124>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 125>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 126>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 127>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 128>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 129>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 130>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 131>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 132>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 133>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 134>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 135>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 136>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 137>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln21', dfg_199.c:21) [53]  (5.07 ns)

 <State 138>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('v_15', dfg_199.c:21) [54]  (6.28 ns)

 <State 139>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('v_15', dfg_199.c:21) [54]  (6.28 ns)

 <State 140>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('v_15', dfg_199.c:21) [54]  (6.28 ns)

 <State 141>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('v_15', dfg_199.c:21) [54]  (6.28 ns)

 <State 142>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('v_15', dfg_199.c:21) [54]  (6.28 ns)

 <State 143>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('v_15', dfg_199.c:21) [54]  (6.28 ns)

 <State 144>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sub2', dfg_199.c:31) [122]  (7.3 ns)

 <State 145>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sub2', dfg_199.c:31) [122]  (7.3 ns)

 <State 146>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sub2', dfg_199.c:31) [122]  (7.3 ns)

 <State 147>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sub2', dfg_199.c:31) [122]  (7.3 ns)

 <State 148>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sub2', dfg_199.c:31) [122]  (7.3 ns)

 <State 149>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sub2', dfg_199.c:31) [122]  (7.3 ns)

 <State 150>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sub2', dfg_199.c:31) [122]  (7.3 ns)

 <State 151>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub3', dfg_199.c:31) [123]  (7.3 ns)

 <State 152>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub3', dfg_199.c:31) [123]  (7.3 ns)

 <State 153>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub3', dfg_199.c:31) [123]  (7.3 ns)

 <State 154>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub3', dfg_199.c:31) [123]  (7.3 ns)

 <State 155>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub3', dfg_199.c:31) [123]  (7.3 ns)

 <State 156>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub3', dfg_199.c:31) [123]  (7.3 ns)

 <State 157>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub3', dfg_199.c:31) [123]  (7.3 ns)

 <State 158>: 6.95ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) [71]  (1.64 ns)
	'select' operation ('ush') [75]  (0.697 ns)
	'lshr' operation ('r.V') [78]  (0 ns)
	'select' operation ('val') [83]  (4.61 ns)

 <State 159>: 7.15ns
The critical path consists of the following:
	'sub' operation ('result.V') [84]  (1.92 ns)
	'select' operation ('result.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [85]  (0 ns)
	'add' operation ('add_ln27_1', dfg_199.c:27) [87]  (1.73 ns)
	'srem' operation ('srem_ln26', dfg_199.c:26) [89]  (3.5 ns)

 <State 160>: 3.5ns
The critical path consists of the following:
	'srem' operation ('srem_ln26', dfg_199.c:26) [89]  (3.5 ns)

 <State 161>: 3.5ns
The critical path consists of the following:
	'srem' operation ('srem_ln26', dfg_199.c:26) [89]  (3.5 ns)

 <State 162>: 3.5ns
The critical path consists of the following:
	'srem' operation ('srem_ln26', dfg_199.c:26) [89]  (3.5 ns)

 <State 163>: 3.5ns
The critical path consists of the following:
	'srem' operation ('srem_ln26', dfg_199.c:26) [89]  (3.5 ns)

 <State 164>: 3.5ns
The critical path consists of the following:
	'srem' operation ('srem_ln26', dfg_199.c:26) [89]  (3.5 ns)

 <State 165>: 3.5ns
The critical path consists of the following:
	'srem' operation ('srem_ln26', dfg_199.c:26) [89]  (3.5 ns)

 <State 166>: 3.5ns
The critical path consists of the following:
	'srem' operation ('srem_ln26', dfg_199.c:26) [89]  (3.5 ns)

 <State 167>: 3.5ns
The critical path consists of the following:
	'srem' operation ('srem_ln26', dfg_199.c:26) [89]  (3.5 ns)

 <State 168>: 3.5ns
The critical path consists of the following:
	'srem' operation ('srem_ln26', dfg_199.c:26) [89]  (3.5 ns)

 <State 169>: 3.5ns
The critical path consists of the following:
	'srem' operation ('srem_ln26', dfg_199.c:26) [89]  (3.5 ns)

 <State 170>: 3.5ns
The critical path consists of the following:
	'srem' operation ('srem_ln26', dfg_199.c:26) [89]  (3.5 ns)

 <State 171>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub', dfg_199.c:24) [55]  (7.3 ns)

 <State 172>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub', dfg_199.c:24) [55]  (7.3 ns)

 <State 173>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub', dfg_199.c:24) [55]  (7.3 ns)

 <State 174>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub', dfg_199.c:24) [55]  (7.3 ns)

 <State 175>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub', dfg_199.c:24) [55]  (7.3 ns)

 <State 176>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub', dfg_199.c:24) [55]  (7.3 ns)

 <State 177>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub', dfg_199.c:24) [55]  (7.3 ns)

 <State 178>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub1', dfg_199.c:25) [92]  (7.3 ns)

 <State 179>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub1', dfg_199.c:25) [92]  (7.3 ns)

 <State 180>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub1', dfg_199.c:25) [92]  (7.3 ns)

 <State 181>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub1', dfg_199.c:25) [92]  (7.3 ns)

 <State 182>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub1', dfg_199.c:25) [92]  (7.3 ns)

 <State 183>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub1', dfg_199.c:25) [92]  (7.3 ns)

 <State 184>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub1', dfg_199.c:25) [92]  (7.3 ns)

 <State 185>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('v_7', dfg_199.c:24) [93]  (5.2 ns)

 <State 186>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('v_7', dfg_199.c:24) [93]  (5.2 ns)

 <State 187>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', dfg_199.c:29) [94]  (6.08 ns)

 <State 188>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', dfg_199.c:29) [94]  (6.08 ns)

 <State 189>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', dfg_199.c:29) [94]  (6.08 ns)

 <State 190>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', dfg_199.c:29) [94]  (6.08 ns)

 <State 191>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', dfg_199.c:29) [94]  (6.08 ns)

 <State 192>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', dfg_199.c:29) [94]  (6.08 ns)

 <State 193>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', dfg_199.c:29) [94]  (6.08 ns)

 <State 194>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', dfg_199.c:29) [94]  (6.08 ns)

 <State 195>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', dfg_199.c:29) [94]  (6.08 ns)

 <State 196>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', dfg_199.c:29) [94]  (6.08 ns)

 <State 197>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', dfg_199.c:29) [94]  (6.08 ns)

 <State 198>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', dfg_199.c:29) [94]  (6.08 ns)

 <State 199>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', dfg_199.c:29) [94]  (6.08 ns)

 <State 200>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', dfg_199.c:29) [94]  (6.08 ns)

 <State 201>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', dfg_199.c:29) [94]  (6.08 ns)

 <State 202>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', dfg_199.c:29) [94]  (6.08 ns)

 <State 203>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dfg_199.c:29) [95]  (7.26 ns)

 <State 204>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dfg_199.c:29) [95]  (7.26 ns)

 <State 205>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dfg_199.c:29) [95]  (7.26 ns)

 <State 206>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dfg_199.c:29) [95]  (7.26 ns)

 <State 207>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dfg_199.c:29) [95]  (7.26 ns)

 <State 208>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:28) [96]  (6.08 ns)

 <State 209>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:28) [96]  (6.08 ns)

 <State 210>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:28) [96]  (6.08 ns)

 <State 211>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:28) [96]  (6.08 ns)

 <State 212>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:28) [96]  (6.08 ns)

 <State 213>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:28) [96]  (6.08 ns)

 <State 214>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:28) [96]  (6.08 ns)

 <State 215>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:28) [96]  (6.08 ns)

 <State 216>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:28) [96]  (6.08 ns)

 <State 217>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:28) [96]  (6.08 ns)

 <State 218>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:28) [96]  (6.08 ns)

 <State 219>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:28) [96]  (6.08 ns)

 <State 220>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:28) [96]  (6.08 ns)

 <State 221>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:28) [96]  (6.08 ns)

 <State 222>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:28) [96]  (6.08 ns)

 <State 223>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:28) [96]  (6.08 ns)

 <State 224>: 2.88ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341) [104]  (1.92 ns)
	'select' operation ('ush') [108]  (0.968 ns)

 <State 225>: 6.97ns
The critical path consists of the following:
	'lshr' operation ('r.V') [111]  (0 ns)
	'select' operation ('val') [116]  (4.42 ns)
	'sub' operation ('result.V') [117]  (2.55 ns)

 <State 226>: 4.83ns
The critical path consists of the following:
	'select' operation ('result.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [118]  (0.698 ns)
	'srem' operation ('srem_ln29', dfg_199.c:29) [119]  (4.13 ns)

 <State 227>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln29', dfg_199.c:29) [119]  (4.13 ns)

 <State 228>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln29', dfg_199.c:29) [119]  (4.13 ns)

 <State 229>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln29', dfg_199.c:29) [119]  (4.13 ns)

 <State 230>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln29', dfg_199.c:29) [119]  (4.13 ns)

 <State 231>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln29', dfg_199.c:29) [119]  (4.13 ns)

 <State 232>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln29', dfg_199.c:29) [119]  (4.13 ns)

 <State 233>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln29', dfg_199.c:29) [119]  (4.13 ns)

 <State 234>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln29', dfg_199.c:29) [119]  (4.13 ns)

 <State 235>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln29', dfg_199.c:29) [119]  (4.13 ns)

 <State 236>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln29', dfg_199.c:29) [119]  (4.13 ns)

 <State 237>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln29', dfg_199.c:29) [119]  (4.13 ns)

 <State 238>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln29', dfg_199.c:29) [119]  (4.13 ns)

 <State 239>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln29', dfg_199.c:29) [119]  (4.13 ns)

 <State 240>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln29', dfg_199.c:29) [119]  (4.13 ns)

 <State 241>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln29', dfg_199.c:29) [119]  (4.13 ns)

 <State 242>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln29', dfg_199.c:29) [119]  (4.13 ns)

 <State 243>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln29', dfg_199.c:29) [119]  (4.13 ns)

 <State 244>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln29', dfg_199.c:29) [119]  (4.13 ns)

 <State 245>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln29', dfg_199.c:29) [119]  (4.13 ns)

 <State 246>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln29', dfg_199.c:29) [119]  (4.13 ns)

 <State 247>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln29', dfg_199.c:29) [119]  (4.13 ns)

 <State 248>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln29', dfg_199.c:29) [119]  (4.13 ns)

 <State 249>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln29', dfg_199.c:29) [119]  (4.13 ns)

 <State 250>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln29', dfg_199.c:29) [119]  (4.13 ns)

 <State 251>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln29', dfg_199.c:29) [119]  (4.13 ns)

 <State 252>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln29', dfg_199.c:29) [119]  (4.13 ns)

 <State 253>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln29', dfg_199.c:29) [119]  (4.13 ns)

 <State 254>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln29', dfg_199.c:29) [119]  (4.13 ns)

 <State 255>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln29', dfg_199.c:29) [119]  (4.13 ns)

 <State 256>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln29', dfg_199.c:29) [119]  (4.13 ns)

 <State 257>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln29', dfg_199.c:29) [119]  (4.13 ns)

 <State 258>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln29', dfg_199.c:29) [119]  (4.13 ns)

 <State 259>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln29', dfg_199.c:29) [119]  (4.13 ns)

 <State 260>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln29', dfg_199.c:29) [119]  (4.13 ns)

 <State 261>: 6.95ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) [132]  (1.64 ns)
	'select' operation ('ush') [136]  (0.697 ns)
	'lshr' operation ('r.V') [139]  (0 ns)
	'select' operation ('val') [144]  (4.61 ns)

 <State 262>: 5.14ns
The critical path consists of the following:
	'sub' operation ('result.V') [145]  (1.78 ns)
	'select' operation ('result.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [146]  (0 ns)
	'ashr' operation ('ashr_ln30', dfg_199.c:30) [148]  (3.36 ns)

 <State 263>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:28) [149]  (6.28 ns)

 <State 264>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:28) [149]  (6.28 ns)

 <State 265>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:28) [149]  (6.28 ns)

 <State 266>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:28) [149]  (6.28 ns)

 <State 267>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:28) [149]  (6.28 ns)

 <State 268>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:28) [149]  (6.28 ns)

 <State 269>: 6.95ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) [156]  (1.64 ns)
	'select' operation ('ush') [160]  (0.697 ns)
	'lshr' operation ('r.V') [163]  (0 ns)
	'select' operation ('val') [168]  (4.61 ns)

 <State 270>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('result', dfg_199.c:32) [169]  (6.28 ns)

 <State 271>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('result', dfg_199.c:32) [169]  (6.28 ns)

 <State 272>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('result', dfg_199.c:32) [169]  (6.28 ns)

 <State 273>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('result', dfg_199.c:32) [169]  (6.28 ns)

 <State 274>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('result', dfg_199.c:32) [169]  (6.28 ns)

 <State 275>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('result', dfg_199.c:32) [169]  (6.28 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
