Analysis & Synthesis report for XGA_Text
Wed Apr 17 17:05:41 2019
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |XGA_Text|keypressed:key3|key_state
 11. State Machine - |XGA_Text|keypressed:key2|key_state
 12. State Machine - |XGA_Text|keypressed:key1|key_state
 13. Logic Cells Representing Combinational Loops
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Added for RAM Pass-Through Logic
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for sld_signaltap:auto_signaltap_0
 21. Source assignments for screen_buf:buffer|dual_port_ram_sync:buf_a|altsyncram:ram_rtl_0|altsyncram_c1s1:auto_generated
 22. Parameter Settings for User Entity Instance: altpll_75:pll|altpll_75_0002:altpll_75_inst|altera_pll:altera_pll_i
 23. Parameter Settings for User Entity Instance: keypressed:key1
 24. Parameter Settings for User Entity Instance: keypressed:key2
 25. Parameter Settings for User Entity Instance: keypressed:key3
 26. Parameter Settings for User Entity Instance: vga_driver:xga
 27. Parameter Settings for User Entity Instance: compositor:comp
 28. Parameter Settings for User Entity Instance: font_render:text_mask
 29. Parameter Settings for User Entity Instance: screen_buf:buffer
 30. Parameter Settings for User Entity Instance: screen_buf:buffer|dual_port_ram_sync:buf_a
 31. Parameter Settings for User Entity Instance: fill_buf:text_gen
 32. Parameter Settings for User Entity Instance: fill_buf:text_gen|character_gen:char_gen
 33. Parameter Settings for User Entity Instance: ball_render:ball_mask
 34. Parameter Settings for User Entity Instance: ball_driver:ball
 35. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 36. Parameter Settings for Inferred Entity Instance: screen_buf:buffer|dual_port_ram_sync:buf_a|altsyncram:ram_rtl_0
 37. altsyncram Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "screen_buf:buffer|dual_port_ram_sync:buf_a"
 39. Port Connectivity Checks: "font_render:text_mask"
 40. Port Connectivity Checks: "compositor:comp"
 41. SignalTap II Logic Analyzer Settings
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Connections to In-System Debugging Instance "auto_signaltap_0"
 45. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Apr 17 17:05:41 2019       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; XGA_Text                                    ;
; Top-level Entity Name           ; XGA_Text                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3170                                        ;
; Total pins                      ; 54                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,770,496                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; XGA_Text           ; XGA_Text           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                         ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+
; const_funcs.h                                                      ; yes             ; User File                                    ; Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/const_funcs.h                                                      ;             ;
; ball/ball_driver.v                                                 ; yes             ; User Verilog HDL File                        ; Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/ball/ball_driver.v                                                 ;             ;
; io/compositor.v                                                    ; yes             ; User Verilog HDL File                        ; Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/io/compositor.v                                                    ;             ;
; ball/ball_render.v                                                 ; yes             ; User Verilog HDL File                        ; Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/ball/ball_render.v                                                 ;             ;
; io/vga_driver.v                                                    ; yes             ; User Verilog HDL File                        ; Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/io/vga_driver.v                                                    ;             ;
; io/keypressed.v                                                    ; yes             ; User Verilog HDL File                        ; Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/io/keypressed.v                                                    ;             ;
; text/screen_buf.v                                                  ; yes             ; User Verilog HDL File                        ; Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/text/screen_buf.v                                                  ;             ;
; text/font_rom.v                                                    ; yes             ; User Verilog HDL File                        ; Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/text/font_rom.v                                                    ;             ;
; text/font_render.v                                                 ; yes             ; User Verilog HDL File                        ; Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/text/font_render.v                                                 ;             ;
; text/fill_buf.v                                                    ; yes             ; User Verilog HDL File                        ; Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/text/fill_buf.v                                                    ;             ;
; text/dual_port_ram_sync.v                                          ; yes             ; User Verilog HDL File                        ; Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/text/dual_port_ram_sync.v                                          ;             ;
; text/character_gen.v                                               ; yes             ; User Verilog HDL File                        ; Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/text/character_gen.v                                               ;             ;
; XGA_Text.v                                                         ; yes             ; User Verilog HDL File                        ; Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v                                                         ;             ;
; io/altpll_75.v                                                     ; yes             ; User Wizard-Generated File                   ; Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/io/altpll_75.v                                                     ; altpll_75   ;
; io/altpll_75/altpll_75_0002.v                                      ; yes             ; User Verilog HDL File                        ; Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/io/altpll_75/altpll_75_0002.v                                      ; altpll_75   ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v                                                  ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                             ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                        ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                           ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                              ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.inc                                              ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dffeea.inc                                                    ;             ;
; aglobal170.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                                                ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                 ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                  ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                        ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                                ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                         ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                                   ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                                ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                 ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                                                    ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                                                    ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                                                  ;             ;
; db/altsyncram_4l84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/altsyncram_4l84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.tdf                                                  ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/others/maxplus2/memmodes.inc                                                ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_hdffe.inc                                                   ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                           ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.inc                                                ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                   ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/muxlut.inc                                                    ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/bypassff.inc                                                  ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift.inc                                                  ;             ;
; db/mux_hlc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/mux_hlc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/declut.inc                                                    ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.inc                                               ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.tdf                                               ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                               ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cmpconst.inc                                                  ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.inc                                               ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                       ;             ;
; db/cntr_nai.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/cntr_nai.tdf                                                    ;             ;
; db/cmpr_g9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/cmpr_g9c.tdf                                                    ;             ;
; db/cntr_a2j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/cntr_a2j.tdf                                                    ;             ;
; db/cntr_49i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/cntr_49i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                 ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_hub.vhd                                                   ; altera_sld  ;
; db/ip/sld91bb67e4/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/ip/sld91bb67e4/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld91bb67e4/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/ip/sld91bb67e4/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld91bb67e4/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/ip/sld91bb67e4/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld91bb67e4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/ip/sld91bb67e4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld91bb67e4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/ip/sld91bb67e4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld91bb67e4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/ip/sld91bb67e4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                              ;             ;
; db/altsyncram_c1s1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/altsyncram_c1s1.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                      ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                              ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1855                                                                               ;
;                                             ;                                                                                    ;
; Combinational ALUT usage for logic          ; 1088                                                                               ;
;     -- 7 input functions                    ; 49                                                                                 ;
;     -- 6 input functions                    ; 349                                                                                ;
;     -- 5 input functions                    ; 330                                                                                ;
;     -- 4 input functions                    ; 88                                                                                 ;
;     -- <=3 input functions                  ; 272                                                                                ;
;                                             ;                                                                                    ;
; Dedicated logic registers                   ; 3170                                                                               ;
;                                             ;                                                                                    ;
; I/O pins                                    ; 54                                                                                 ;
; Total MLAB memory bits                      ; 0                                                                                  ;
; Total block memory bits                     ; 1770496                                                                            ;
;                                             ;                                                                                    ;
; Total DSP Blocks                            ; 0                                                                                  ;
;                                             ;                                                                                    ;
; Total PLLs                                  ; 1                                                                                  ;
;     -- PLLs                                 ; 1                                                                                  ;
;                                             ;                                                                                    ;
; Maximum fan-out node                        ; altpll_75:pll|altpll_75_0002:altpll_75_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 2218                                                                               ;
; Total fan-out                               ; 21217                                                                              ;
; Average fan-out                             ; 4.61                                                                               ;
+---------------------------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |XGA_Text                                                                                                                               ; 1088 (5)            ; 3170 (3)                  ; 1770496           ; 0          ; 54   ; 0            ; |XGA_Text                                                                                                                                                                                                                                                                                                                                            ; XGA_Text                          ; work         ;
;    |altpll_75:pll|                                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|altpll_75:pll                                                                                                                                                                                                                                                                                                                              ; altpll_75                         ; altpll_75    ;
;       |altpll_75_0002:altpll_75_inst|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|altpll_75:pll|altpll_75_0002:altpll_75_inst                                                                                                                                                                                                                                                                                                ; altpll_75_0002                    ; altpll_75    ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|altpll_75:pll|altpll_75_0002:altpll_75_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                        ; altera_pll                        ; work         ;
;    |ball_driver:ball|                                                                                                                   ; 32 (32)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|ball_driver:ball                                                                                                                                                                                                                                                                                                                           ; ball_driver                       ; work         ;
;    |ball_render:ball_mask|                                                                                                              ; 77 (77)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|ball_render:ball_mask                                                                                                                                                                                                                                                                                                                      ; ball_render                       ; work         ;
;    |fill_buf:text_gen|                                                                                                                  ; 21 (21)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|fill_buf:text_gen                                                                                                                                                                                                                                                                                                                          ; fill_buf                          ; work         ;
;    |font_render:text_mask|                                                                                                              ; 292 (292)           ; 11 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|font_render:text_mask                                                                                                                                                                                                                                                                                                                      ; font_render                       ; work         ;
;       |font_rom:font|                                                                                                                   ; 0 (0)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|font_render:text_mask|font_rom:font                                                                                                                                                                                                                                                                                                        ; font_rom                          ; work         ;
;    |keypressed:key1|                                                                                                                    ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|keypressed:key1                                                                                                                                                                                                                                                                                                                            ; keypressed                        ; work         ;
;    |keypressed:key2|                                                                                                                    ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|keypressed:key2                                                                                                                                                                                                                                                                                                                            ; keypressed                        ; work         ;
;    |keypressed:key3|                                                                                                                    ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|keypressed:key3                                                                                                                                                                                                                                                                                                                            ; keypressed                        ; work         ;
;    |screen_buf:buffer|                                                                                                                  ; 11 (0)              ; 17 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |XGA_Text|screen_buf:buffer                                                                                                                                                                                                                                                                                                                          ; screen_buf                        ; work         ;
;       |dual_port_ram_sync:buf_a|                                                                                                        ; 11 (11)             ; 17 (17)                   ; 1024              ; 0          ; 0    ; 0            ; |XGA_Text|screen_buf:buffer|dual_port_ram_sync:buf_a                                                                                                                                                                                                                                                                                                 ; dual_port_ram_sync                ; work         ;
;          |altsyncram:ram_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |XGA_Text|screen_buf:buffer|dual_port_ram_sync:buf_a|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;             |altsyncram_c1s1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |XGA_Text|screen_buf:buffer|dual_port_ram_sync:buf_a|altsyncram:ram_rtl_0|altsyncram_c1s1:auto_generated                                                                                                                                                                                                                                             ; altsyncram_c1s1                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 510 (2)             ; 2982 (432)                ; 1769472           ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 508 (0)             ; 2550 (0)                  ; 1769472           ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 508 (67)            ; 2550 (950)                ; 1769472           ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 82 (82)                   ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 1769472           ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_4l84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1769472           ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4l84:auto_generated                                                                                                                                                 ; altsyncram_4l84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 89 (89)             ; 74 (74)                   ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 263 (1)             ; 1096 (1)                  ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 216 (0)             ; 1080 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 648 (648)                 ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 216 (0)             ; 432 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 46 (46)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 46 (11)             ; 297 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_nai:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nai:auto_generated                                                             ; cntr_nai                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 13 (0)              ; 13 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_a2j:auto_generated|                                                                                             ; 13 (13)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated                                                                                      ; cntr_a2j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_49i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated                                                                            ; cntr_49i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 216 (216)                 ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |vga_driver:xga|                                                                                                                     ; 40 (40)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |XGA_Text|vga_driver:xga                                                                                                                                                                                                                                                                                                                             ; vga_driver                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; screen_buf:buffer|dual_port_ram_sync:buf_a|altsyncram:ram_rtl_0|altsyncram_c1s1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; True Dual Port   ; 8192         ; 8            ; 8192         ; 8            ; 65536   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4l84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 216          ; 8192         ; 216          ; 1769472 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |XGA_Text|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |XGA_Text|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |XGA_Text|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |XGA_Text|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |XGA_Text|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_pll   ; 17.0    ; N/A          ; N/A          ; |XGA_Text|altpll_75:pll                                                                                                                                                                                                                                                       ; io/altpll_75.v  ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |XGA_Text|keypressed:key3|key_state                                          ;
+------------------------+--------------------+------------------------+-----------------------+
; Name                   ; key_state.KEY_FREE ; key_state.KEY_RELEASED ; key_state.KEY_PRESSED ;
+------------------------+--------------------+------------------------+-----------------------+
; key_state.KEY_FREE     ; 0                  ; 0                      ; 0                     ;
; key_state.KEY_PRESSED  ; 1                  ; 0                      ; 1                     ;
; key_state.KEY_RELEASED ; 1                  ; 1                      ; 0                     ;
+------------------------+--------------------+------------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |XGA_Text|keypressed:key2|key_state                                          ;
+------------------------+--------------------+------------------------+-----------------------+
; Name                   ; key_state.KEY_FREE ; key_state.KEY_RELEASED ; key_state.KEY_PRESSED ;
+------------------------+--------------------+------------------------+-----------------------+
; key_state.KEY_FREE     ; 0                  ; 0                      ; 0                     ;
; key_state.KEY_PRESSED  ; 1                  ; 0                      ; 1                     ;
; key_state.KEY_RELEASED ; 1                  ; 1                      ; 0                     ;
+------------------------+--------------------+------------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |XGA_Text|keypressed:key1|key_state                                          ;
+------------------------+--------------------+------------------------+-----------------------+
; Name                   ; key_state.KEY_FREE ; key_state.KEY_RELEASED ; key_state.KEY_PRESSED ;
+------------------------+--------------------+------------------------+-----------------------+
; key_state.KEY_FREE     ; 0                  ; 0                      ; 0                     ;
; key_state.KEY_PRESSED  ; 1                  ; 0                      ; 1                     ;
; key_state.KEY_RELEASED ; 1                  ; 1                      ; 0                     ;
+------------------------+--------------------+------------------------+-----------------------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; fill_buf:text_gen|write_en_next~0                      ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                 ;
+---------------------------------------------------------------------------+----------------------------------------+
; Register name                                                             ; Reason for Removal                     ;
+---------------------------------------------------------------------------+----------------------------------------+
; fill_buf:text_gen|character_gen:char_gen|rand_r[7]                        ; Stuck at GND due to stuck port data_in ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|addr_b_reg[7..12]              ; Stuck at GND due to stuck port data_in ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|addr_a_reg[7..12]              ; Stuck at GND due to stuck port data_in ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[15..30,33,34] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 31                                    ;                                        ;
+---------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3170  ;
; Number of registers using Synchronous Clear  ; 177   ;
; Number of registers using Synchronous Load   ; 364   ;
; Number of registers using Asynchronous Clear ; 1056  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1024  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; initial_reset                                                                                                                                                                                                                                                                                                                   ; 12      ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 17                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                             ;
+-----------------------------------------------------------------+------------------------------------------------------+
; Register Name                                                   ; RAM Name                                             ;
+-----------------------------------------------------------------+------------------------------------------------------+
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[0]  ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[1]  ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[2]  ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[3]  ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[4]  ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[5]  ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[6]  ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[7]  ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[8]  ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[9]  ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[10] ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[11] ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[12] ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[13] ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[14] ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[15] ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[16] ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[17] ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[18] ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[19] ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[20] ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[21] ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[22] ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[23] ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[24] ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[25] ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[26] ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[27] ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[28] ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[29] ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[30] ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[31] ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[32] ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[33] ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0_bypass[34] ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ;
+-----------------------------------------------------------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                              ;
+-------------------------------------------------------------+------------------------------------------------------+------+
; Register Name                                               ; Megafunction                                         ; Type ;
+-------------------------------------------------------------+------------------------------------------------------+------+
; screen_buf:buffer|dual_port_ram_sync:buf_a|addr_b_reg[0..6] ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ; RAM  ;
; screen_buf:buffer|dual_port_ram_sync:buf_a|addr_a_reg[0..6] ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0 ; RAM  ;
+-------------------------------------------------------------+------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |XGA_Text|ball_driver:ball|v_pos[8] ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |XGA_Text|ball_driver:ball|v_pos[2] ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |XGA_Text|vga_driver:xga|ctr_h[5]   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |XGA_Text|fill_buf:text_gen|x[3]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |XGA_Text|fill_buf:text_gen|y[4]    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |XGA_Text|vga_driver:xga|ctr_v[9]   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for screen_buf:buffer|dual_port_ram_sync:buf_a|altsyncram:ram_rtl_0|altsyncram_c1s1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll_75:pll|altpll_75_0002:altpll_75_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                             ;
+--------------------------------------+------------------------+--------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                           ;
; fractional_vco_multiplier            ; false                  ; String                                           ;
; pll_type                             ; General                ; String                                           ;
; pll_subtype                          ; General                ; String                                           ;
; number_of_clocks                     ; 1                      ; Signed Integer                                   ;
; operation_mode                       ; direct                 ; String                                           ;
; deserialization_factor               ; 4                      ; Signed Integer                                   ;
; data_rate                            ; 0                      ; Signed Integer                                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                   ;
; output_clock_frequency0              ; 75.000000 MHz          ; String                                           ;
; phase_shift0                         ; 0 ps                   ; String                                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency1              ; 0 MHz                  ; String                                           ;
; phase_shift1                         ; 0 ps                   ; String                                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                                           ;
; phase_shift2                         ; 0 ps                   ; String                                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                                           ;
; phase_shift3                         ; 0 ps                   ; String                                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                                           ;
; phase_shift4                         ; 0 ps                   ; String                                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                                           ;
; phase_shift5                         ; 0 ps                   ; String                                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                                           ;
; phase_shift6                         ; 0 ps                   ; String                                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                                           ;
; phase_shift7                         ; 0 ps                   ; String                                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                                           ;
; phase_shift8                         ; 0 ps                   ; String                                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                                           ;
; phase_shift9                         ; 0 ps                   ; String                                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                                           ;
; phase_shift10                        ; 0 ps                   ; String                                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                                           ;
; phase_shift11                        ; 0 ps                   ; String                                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                                           ;
; phase_shift12                        ; 0 ps                   ; String                                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                                           ;
; phase_shift13                        ; 0 ps                   ; String                                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                                           ;
; phase_shift14                        ; 0 ps                   ; String                                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                                           ;
; phase_shift15                        ; 0 ps                   ; String                                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                                           ;
; phase_shift16                        ; 0 ps                   ; String                                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                                           ;
; phase_shift17                        ; 0 ps                   ; String                                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                                   ;
; clock_name_0                         ;                        ; String                                           ;
; clock_name_1                         ;                        ; String                                           ;
; clock_name_2                         ;                        ; String                                           ;
; clock_name_3                         ;                        ; String                                           ;
; clock_name_4                         ;                        ; String                                           ;
; clock_name_5                         ;                        ; String                                           ;
; clock_name_6                         ;                        ; String                                           ;
; clock_name_7                         ;                        ; String                                           ;
; clock_name_8                         ;                        ; String                                           ;
; clock_name_global_0                  ; false                  ; String                                           ;
; clock_name_global_1                  ; false                  ; String                                           ;
; clock_name_global_2                  ; false                  ; String                                           ;
; clock_name_global_3                  ; false                  ; String                                           ;
; clock_name_global_4                  ; false                  ; String                                           ;
; clock_name_global_5                  ; false                  ; String                                           ;
; clock_name_global_6                  ; false                  ; String                                           ;
; clock_name_global_7                  ; false                  ; String                                           ;
; clock_name_global_8                  ; false                  ; String                                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                   ;
; m_cnt_bypass_en                      ; false                  ; String                                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                   ;
; n_cnt_bypass_en                      ; false                  ; String                                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en0                     ; false                  ; String                                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en1                     ; false                  ; String                                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en2                     ; false                  ; String                                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en3                     ; false                  ; String                                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en4                     ; false                  ; String                                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en5                     ; false                  ; String                                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en6                     ; false                  ; String                                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en7                     ; false                  ; String                                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en8                     ; false                  ; String                                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en9                     ; false                  ; String                                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en10                    ; false                  ; String                                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en11                    ; false                  ; String                                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en12                    ; false                  ; String                                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en13                    ; false                  ; String                                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en14                    ; false                  ; String                                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en15                    ; false                  ; String                                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en16                    ; false                  ; String                                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en17                    ; false                  ; String                                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                                   ;
; pll_slf_rst                          ; false                  ; String                                           ;
; pll_bw_sel                           ; low                    ; String                                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                           ;
; mimic_fbclk_type                     ; gclk                   ; String                                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                           ;
+--------------------------------------+------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keypressed:key1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; KEY_FREE       ; 00    ; Unsigned Binary                     ;
; KEY_PRESSED    ; 01    ; Unsigned Binary                     ;
; KEY_RELEASED   ; 10    ; Unsigned Binary                     ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keypressed:key2 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; KEY_FREE       ; 00    ; Unsigned Binary                     ;
; KEY_PRESSED    ; 01    ; Unsigned Binary                     ;
; KEY_RELEASED   ; 10    ; Unsigned Binary                     ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keypressed:key3 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; KEY_FREE       ; 00    ; Unsigned Binary                     ;
; KEY_PRESSED    ; 01    ; Unsigned Binary                     ;
; KEY_RELEASED   ; 10    ; Unsigned Binary                     ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_driver:xga ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; vga_width      ; 1024  ; Signed Integer                     ;
; vga_height     ; 768   ; Signed Integer                     ;
; color_depth    ; 8     ; Signed Integer                     ;
; h_front_cnt    ; 24    ; Signed Integer                     ;
; h_sync_cnt     ; 136   ; Signed Integer                     ;
; h_back_cnt     ; 144   ; Signed Integer                     ;
; pixel_cnt      ; 1     ; Signed Integer                     ;
; v_front_cnt    ; 3     ; Signed Integer                     ;
; v_sync_cnt     ; 6     ; Signed Integer                     ;
; v_back_cnt     ; 29    ; Signed Integer                     ;
; frame_cnt      ; 1     ; Signed Integer                     ;
; h_addr_cnt     ; 1024  ; Signed Integer                     ;
; v_addr_cnt     ; 768   ; Signed Integer                     ;
; h_addr_start   ; 0     ; Signed Integer                     ;
; h_front_start  ; 1024  ; Signed Integer                     ;
; h_sync_start   ; 1048  ; Signed Integer                     ;
; h_back_start   ; 1184  ; Signed Integer                     ;
; h_cnt          ; 1328  ; Signed Integer                     ;
; v_addr_start   ; 0     ; Signed Integer                     ;
; v_front_start  ; 768   ; Signed Integer                     ;
; v_sync_start   ; 771   ; Signed Integer                     ;
; v_back_start   ; 777   ; Signed Integer                     ;
; v_cnt          ; 806   ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: compositor:comp ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; color_depth    ; 8     ; Signed Integer                      ;
; num_of_layers  ; 3     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: font_render:text_mask  ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; width          ; 1024                             ; Signed Integer  ;
; height         ; 768                              ; Signed Integer  ;
; text_th_w      ; 8                                ; Signed Integer  ;
; text_th_h      ; 16                               ; Signed Integer  ;
; char_width     ; 8                                ; Signed Integer  ;
; bkg_color      ; 00000000000000000000000000000000 ; Unsigned Binary ;
; text_color     ; 00000000111111110000000011111111 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: screen_buf:buffer ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; width          ; 128   ; Signed Integer                        ;
; height         ; 48    ; Signed Integer                        ;
; char_width     ; 8     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: screen_buf:buffer|dual_port_ram_sync:buf_a ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; ADDR_WIDTH     ; 13    ; Signed Integer                                                 ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fill_buf:text_gen ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; width          ; 128   ; Signed Integer                        ;
; height         ; 48    ; Signed Integer                        ;
; char_width     ; 8     ; Signed Integer                        ;
; blank_char     ; 0     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fill_buf:text_gen|character_gen:char_gen ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; char_width     ; 8     ; Signed Integer                                               ;
; num_of_chars   ; 62    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ball_render:ball_mask  ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; width          ; 1024                             ; Signed Integer  ;
; height         ; 768                              ; Signed Integer  ;
; color_depth    ; 8                                ; Signed Integer  ;
; ball_radius    ; 16                               ; Signed Integer  ;
; bkg_color      ; 00000000000000000000000000000000 ; Unsigned Binary ;
; ball_color     ; 11111111000000000000000011111111 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ball_driver:ball ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; width          ; 1024  ; Signed Integer                       ;
; height         ; 768   ; Signed Integer                       ;
; init_x         ; 512   ; Signed Integer                       ;
; init_y         ; 384   ; Signed Integer                       ;
; init_vec_x     ; 1     ; Signed Integer                       ;
; init_vec_y     ; 1     ; Signed Integer                       ;
; ball_radius    ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_data_bits                                   ; 216                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_bits                                ; 216                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_sample_depth                                ; 8192                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_segment_size                                ; 8192                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_inversion_mask_length                       ; 675                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 216                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: screen_buf:buffer|dual_port_ram_sync:buf_a|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                              ;
; WIDTHAD_A                          ; 13                   ; Untyped                                              ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 8                    ; Untyped                                              ;
; WIDTHAD_B                          ; 13                   ; Untyped                                              ;
; NUMWORDS_B                         ; 8192                 ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_c1s1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                            ;
+-------------------------------------------+-----------------------------------------------------------------+
; Name                                      ; Value                                                           ;
+-------------------------------------------+-----------------------------------------------------------------+
; Number of entity instances                ; 1                                                               ;
; Entity Instance                           ; screen_buf:buffer|dual_port_ram_sync:buf_a|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                 ;
;     -- WIDTH_A                            ; 8                                                               ;
;     -- NUMWORDS_A                         ; 8192                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 8                                                               ;
;     -- NUMWORDS_B                         ; 8192                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
+-------------------------------------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "screen_buf:buffer|dual_port_ram_sync:buf_a"                                                                                                        ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                          ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; addr_a ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (13 bits) it drives.  Extra input bit(s) "addr_a[12..7]" will be connected to GND. ;
; addr_b ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (13 bits) it drives.  Extra input bit(s) "addr_b[12..7]" will be connected to GND. ;
; dout_a ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "font_render:text_mask"                                                                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; rgba_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "compositor:comp"         ;
+-------------------+-------+----------+--------------+
; Port              ; Type  ; Severity ; Details      ;
+-------------------+-------+----------+--------------+
; rgba_in[0][7..0]  ; Input ; Info     ; Stuck at VCC ;
; rgba_in[0][31..8] ; Input ; Info     ; Stuck at GND ;
+-------------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 216                 ; 216              ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 97                          ;
;     CLR               ; 9                           ;
;     ENA               ; 3                           ;
;     ENA SCLR          ; 27                          ;
;     SCLR              ; 18                          ;
;     plain             ; 40                          ;
; arriav_lcell_comb     ; 490                         ;
;     arith             ; 49                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 18                          ;
;     extend            ; 49                          ;
;         7 data inputs ; 49                          ;
;     normal            ; 382                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 16                          ;
;         3 data inputs ; 24                          ;
;         4 data inputs ; 48                          ;
;         5 data inputs ; 37                          ;
;         6 data inputs ; 251                         ;
;     shared            ; 10                          ;
;         2 data inputs ; 10                          ;
; boundary_port         ; 270                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 5.01                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------+---------+
; Name                                                                                       ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                  ; Details ;
+--------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------+---------+
; compositor:comp|rgb_out[0]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgb_out[0]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgb_out[10]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgb_out[10]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgb_out[11]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgb_out[11]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgb_out[12]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgb_out[12]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgb_out[13]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgb_out[13]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgb_out[14]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgb_out[14]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgb_out[15]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgb_out[15]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgb_out[16]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgb_out[16]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgb_out[17]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgb_out[17]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgb_out[18]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgb_out[18]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgb_out[19]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgb_out[19]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgb_out[1]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgb_out[1]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgb_out[20]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgb_out[20]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgb_out[21]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgb_out[21]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgb_out[22]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgb_out[22]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgb_out[23]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgb_out[23]                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgb_out[2]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgb_out[2]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgb_out[3]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgb_out[3]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgb_out[4]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgb_out[4]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgb_out[5]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgb_out[5]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgb_out[6]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgb_out[6]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgb_out[7]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgb_out[7]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgb_out[8]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgb_out[8]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgb_out[9]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgb_out[9]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][0]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][0]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][10]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][10]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][11]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][11]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][12]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][12]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][13]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][13]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][14]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][14]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][15]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][15]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][16]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][16]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][17]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][17]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][18]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][18]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][19]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][19]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][1]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][1]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][20]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][20]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][21]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][21]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][22]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][22]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][23]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][23]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][24]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][24]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][25]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][25]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][26]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][26]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][27]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][27]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][28]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][28]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][29]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][29]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][2]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][2]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][30]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][30]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][31]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][31]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][3]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][3]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][4]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][4]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][5]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][5]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][6]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][6]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][7]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][7]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][8]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][8]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][9]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[0][9]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[1][0]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[1][0]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[1][10]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[1][10]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[1][11]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[1][11]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[1][12]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[1][12]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[1][13]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[1][13]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[1][14]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[1][14]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[1][15]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[1][15]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[1][16]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[1][16]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[1][17]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[1][17]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[1][18]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[1][18]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[1][19]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[1][19]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[1][1]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[1][1]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[1][20]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[1][20]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[1][21]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[1][21]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[1][22]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[1][22]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[1][23]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[1][23]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[1][24]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[1][24]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[1][25]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[1][25]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[1][26]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[1][26]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[1][27]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[1][27]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[1][28]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[1][28]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[1][29]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[1][29]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[1][2]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[1][2]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[1][30]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[1][30]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[1][31]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[1][31]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[1][3]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[1][3]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[1][4]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[1][4]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[1][5]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[1][5]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[1][6]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[1][6]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[1][7]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[1][7]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[1][8]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[1][8]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[1][9]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[1][9]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[2][0]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[2][0]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[2][10]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[2][10]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[2][11]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[2][11]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[2][12]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[2][12]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[2][13]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[2][13]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[2][14]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[2][14]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[2][15]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[2][15]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[2][16]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[2][16]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[2][17]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[2][17]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[2][18]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[2][18]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[2][19]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[2][19]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[2][1]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[2][1]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[2][20]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[2][20]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[2][21]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[2][21]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[2][22]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[2][22]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[2][23]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[2][23]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[2][24]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[2][24]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[2][25]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[2][25]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[2][26]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[2][26]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[2][27]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[2][27]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[2][28]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[2][28]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[2][29]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[2][29]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[2][2]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[2][2]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[2][30]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[2][30]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[2][31]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[2][31]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[2][3]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[2][3]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[2][4]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[2][4]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[2][5]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[2][5]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[2][6]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[2][6]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[2][7]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[2][7]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ball_render:ball_mask|rgba_out[0]                                                  ; N/A     ;
; compositor:comp|rgba_in[2][8]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[2][8]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[2][9]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; compositor:comp|rgba_in[2][9]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; font_render:text_mask|rgba_out[0]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; font_render:text_mask|Mux0~45                                                      ; N/A     ;
; font_render:text_mask|rgba_out[0]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; font_render:text_mask|Mux0~45                                                      ; N/A     ;
; font_render:text_mask|rgba_out[10]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; font_render:text_mask|rgba_out[10]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; font_render:text_mask|rgba_out[11]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; font_render:text_mask|rgba_out[11]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; font_render:text_mask|rgba_out[12]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; font_render:text_mask|rgba_out[12]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; font_render:text_mask|rgba_out[13]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; font_render:text_mask|rgba_out[13]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; font_render:text_mask|rgba_out[14]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; font_render:text_mask|rgba_out[14]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; font_render:text_mask|rgba_out[15]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; font_render:text_mask|rgba_out[15]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; font_render:text_mask|rgba_out[16]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; font_render:text_mask|Mux0~45                                                      ; N/A     ;
; font_render:text_mask|rgba_out[16]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; font_render:text_mask|Mux0~45                                                      ; N/A     ;
; font_render:text_mask|rgba_out[17]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; font_render:text_mask|Mux0~45                                                      ; N/A     ;
; font_render:text_mask|rgba_out[17]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; font_render:text_mask|Mux0~45                                                      ; N/A     ;
; font_render:text_mask|rgba_out[18]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; font_render:text_mask|Mux0~45                                                      ; N/A     ;
; font_render:text_mask|rgba_out[18]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; font_render:text_mask|Mux0~45                                                      ; N/A     ;
; font_render:text_mask|rgba_out[19]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; font_render:text_mask|Mux0~45                                                      ; N/A     ;
; font_render:text_mask|rgba_out[19]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; font_render:text_mask|Mux0~45                                                      ; N/A     ;
; font_render:text_mask|rgba_out[1]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; font_render:text_mask|Mux0~45                                                      ; N/A     ;
; font_render:text_mask|rgba_out[1]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; font_render:text_mask|Mux0~45                                                      ; N/A     ;
; font_render:text_mask|rgba_out[20]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; font_render:text_mask|Mux0~45                                                      ; N/A     ;
; font_render:text_mask|rgba_out[20]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; font_render:text_mask|Mux0~45                                                      ; N/A     ;
; font_render:text_mask|rgba_out[21]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; font_render:text_mask|Mux0~45                                                      ; N/A     ;
; font_render:text_mask|rgba_out[21]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; font_render:text_mask|Mux0~45                                                      ; N/A     ;
; font_render:text_mask|rgba_out[22]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; font_render:text_mask|Mux0~45                                                      ; N/A     ;
; font_render:text_mask|rgba_out[22]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; font_render:text_mask|Mux0~45                                                      ; N/A     ;
; font_render:text_mask|rgba_out[23]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; font_render:text_mask|Mux0~45                                                      ; N/A     ;
; font_render:text_mask|rgba_out[23]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; font_render:text_mask|Mux0~45                                                      ; N/A     ;
; font_render:text_mask|rgba_out[24]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; font_render:text_mask|rgba_out[24]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; font_render:text_mask|rgba_out[25]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; font_render:text_mask|rgba_out[25]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; font_render:text_mask|rgba_out[26]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; font_render:text_mask|rgba_out[26]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; font_render:text_mask|rgba_out[27]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; font_render:text_mask|rgba_out[27]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; font_render:text_mask|rgba_out[28]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; font_render:text_mask|rgba_out[28]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; font_render:text_mask|rgba_out[29]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; font_render:text_mask|rgba_out[29]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; font_render:text_mask|rgba_out[2]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; font_render:text_mask|Mux0~45                                                      ; N/A     ;
; font_render:text_mask|rgba_out[2]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; font_render:text_mask|Mux0~45                                                      ; N/A     ;
; font_render:text_mask|rgba_out[30]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; font_render:text_mask|rgba_out[30]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; font_render:text_mask|rgba_out[31]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; font_render:text_mask|rgba_out[31]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; font_render:text_mask|rgba_out[3]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; font_render:text_mask|Mux0~45                                                      ; N/A     ;
; font_render:text_mask|rgba_out[3]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; font_render:text_mask|Mux0~45                                                      ; N/A     ;
; font_render:text_mask|rgba_out[4]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; font_render:text_mask|Mux0~45                                                      ; N/A     ;
; font_render:text_mask|rgba_out[4]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; font_render:text_mask|Mux0~45                                                      ; N/A     ;
; font_render:text_mask|rgba_out[5]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; font_render:text_mask|Mux0~45                                                      ; N/A     ;
; font_render:text_mask|rgba_out[5]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; font_render:text_mask|Mux0~45                                                      ; N/A     ;
; font_render:text_mask|rgba_out[6]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; font_render:text_mask|Mux0~45                                                      ; N/A     ;
; font_render:text_mask|rgba_out[6]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; font_render:text_mask|Mux0~45                                                      ; N/A     ;
; font_render:text_mask|rgba_out[7]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; font_render:text_mask|Mux0~45                                                      ; N/A     ;
; font_render:text_mask|rgba_out[7]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; font_render:text_mask|Mux0~45                                                      ; N/A     ;
; font_render:text_mask|rgba_out[8]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; font_render:text_mask|rgba_out[8]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; font_render:text_mask|rgba_out[9]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; font_render:text_mask|rgba_out[9]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; font_render:text_mask|x_pixel[0]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_h[0]                                                            ; N/A     ;
; font_render:text_mask|x_pixel[0]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_h[0]                                                            ; N/A     ;
; font_render:text_mask|x_pixel[1]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_h[1]                                                            ; N/A     ;
; font_render:text_mask|x_pixel[1]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_h[1]                                                            ; N/A     ;
; font_render:text_mask|x_pixel[2]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_h[2]                                                            ; N/A     ;
; font_render:text_mask|x_pixel[2]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_h[2]                                                            ; N/A     ;
; font_render:text_mask|x_pixel[3]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_h[3]                                                            ; N/A     ;
; font_render:text_mask|x_pixel[3]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_h[3]                                                            ; N/A     ;
; font_render:text_mask|x_pixel[4]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_h[4]                                                            ; N/A     ;
; font_render:text_mask|x_pixel[4]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_h[4]                                                            ; N/A     ;
; font_render:text_mask|x_pixel[5]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_h[5]                                                            ; N/A     ;
; font_render:text_mask|x_pixel[5]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_h[5]                                                            ; N/A     ;
; font_render:text_mask|x_pixel[6]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_h[6]                                                            ; N/A     ;
; font_render:text_mask|x_pixel[6]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_h[6]                                                            ; N/A     ;
; font_render:text_mask|x_pixel[7]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_h[7]                                                            ; N/A     ;
; font_render:text_mask|x_pixel[7]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_h[7]                                                            ; N/A     ;
; font_render:text_mask|x_pixel[8]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_h[8]                                                            ; N/A     ;
; font_render:text_mask|x_pixel[8]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_h[8]                                                            ; N/A     ;
; font_render:text_mask|x_pixel[9]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_h[9]                                                            ; N/A     ;
; font_render:text_mask|x_pixel[9]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_h[9]                                                            ; N/A     ;
; font_render:text_mask|y_pixel[0]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_v[0]                                                            ; N/A     ;
; font_render:text_mask|y_pixel[0]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_v[0]                                                            ; N/A     ;
; font_render:text_mask|y_pixel[1]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_v[1]                                                            ; N/A     ;
; font_render:text_mask|y_pixel[1]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_v[1]                                                            ; N/A     ;
; font_render:text_mask|y_pixel[2]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_v[2]                                                            ; N/A     ;
; font_render:text_mask|y_pixel[2]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_v[2]                                                            ; N/A     ;
; font_render:text_mask|y_pixel[3]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_v[3]                                                            ; N/A     ;
; font_render:text_mask|y_pixel[3]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_v[3]                                                            ; N/A     ;
; font_render:text_mask|y_pixel[4]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_v[4]                                                            ; N/A     ;
; font_render:text_mask|y_pixel[4]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_v[4]                                                            ; N/A     ;
; font_render:text_mask|y_pixel[5]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_v[5]                                                            ; N/A     ;
; font_render:text_mask|y_pixel[5]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_v[5]                                                            ; N/A     ;
; font_render:text_mask|y_pixel[6]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_v[6]                                                            ; N/A     ;
; font_render:text_mask|y_pixel[6]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_v[6]                                                            ; N/A     ;
; font_render:text_mask|y_pixel[7]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_v[7]                                                            ; N/A     ;
; font_render:text_mask|y_pixel[7]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_v[7]                                                            ; N/A     ;
; font_render:text_mask|y_pixel[8]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_v[8]                                                            ; N/A     ;
; font_render:text_mask|y_pixel[8]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_v[8]                                                            ; N/A     ;
; font_render:text_mask|y_pixel[9]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_v[9]                                                            ; N/A     ;
; font_render:text_mask|y_pixel[9]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_v[9]                                                            ; N/A     ;
; screen_buf:buffer|c_in[0]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; screen_buf:buffer|c_in[0]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; screen_buf:buffer|c_in[1]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; screen_buf:buffer|c_in[1]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; screen_buf:buffer|c_in[2]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; screen_buf:buffer|c_in[2]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; screen_buf:buffer|c_in[3]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; screen_buf:buffer|c_in[3]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; screen_buf:buffer|c_in[4]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; text_en                                                                            ; N/A     ;
; screen_buf:buffer|c_in[4]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; text_en                                                                            ; N/A     ;
; screen_buf:buffer|c_in[5]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; text_en                                                                            ; N/A     ;
; screen_buf:buffer|c_in[5]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; text_en                                                                            ; N/A     ;
; screen_buf:buffer|c_in[6]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; screen_buf:buffer|c_in[6]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; screen_buf:buffer|c_in[7]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; screen_buf:buffer|c_in[7]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                ; N/A     ;
; screen_buf:buffer|c_out[0]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram~3                                   ; N/A     ;
; screen_buf:buffer|c_out[0]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram~3                                   ; N/A     ;
; screen_buf:buffer|c_out[1]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram~4                                   ; N/A     ;
; screen_buf:buffer|c_out[1]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram~4                                   ; N/A     ;
; screen_buf:buffer|c_out[2]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram~5                                   ; N/A     ;
; screen_buf:buffer|c_out[2]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram~5                                   ; N/A     ;
; screen_buf:buffer|c_out[3]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram~6                                   ; N/A     ;
; screen_buf:buffer|c_out[3]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram~6                                   ; N/A     ;
; screen_buf:buffer|c_out[4]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram~7                                   ; N/A     ;
; screen_buf:buffer|c_out[4]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram~7                                   ; N/A     ;
; screen_buf:buffer|c_out[5]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram~8                                   ; N/A     ;
; screen_buf:buffer|c_out[5]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram~8                                   ; N/A     ;
; screen_buf:buffer|c_out[6]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram~9                                   ; N/A     ;
; screen_buf:buffer|c_out[6]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram~9                                   ; N/A     ;
; screen_buf:buffer|c_out[7]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram~10                                  ; N/A     ;
; screen_buf:buffer|c_out[7]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; screen_buf:buffer|dual_port_ram_sync:buf_a|ram~10                                  ; N/A     ;
; screen_buf:buffer|refresh                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|refresh~_wirecell                                                   ; N/A     ;
; screen_buf:buffer|refresh                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|refresh~_wirecell                                                   ; N/A     ;
; screen_buf:buffer|write_en                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fill_buf:text_gen|write_en                                                         ; N/A     ;
; screen_buf:buffer|write_en                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fill_buf:text_gen|write_en                                                         ; N/A     ;
; screen_buf:buffer|x_r[0]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_h[3]                                                            ; N/A     ;
; screen_buf:buffer|x_r[0]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_h[3]                                                            ; N/A     ;
; screen_buf:buffer|x_r[1]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_h[4]                                                            ; N/A     ;
; screen_buf:buffer|x_r[1]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_h[4]                                                            ; N/A     ;
; screen_buf:buffer|x_r[2]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_h[5]                                                            ; N/A     ;
; screen_buf:buffer|x_r[2]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_h[5]                                                            ; N/A     ;
; screen_buf:buffer|x_r[3]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_h[6]                                                            ; N/A     ;
; screen_buf:buffer|x_r[3]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_h[6]                                                            ; N/A     ;
; screen_buf:buffer|x_r[4]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_h[7]                                                            ; N/A     ;
; screen_buf:buffer|x_r[4]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_h[7]                                                            ; N/A     ;
; screen_buf:buffer|x_r[5]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_h[8]                                                            ; N/A     ;
; screen_buf:buffer|x_r[5]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_h[8]                                                            ; N/A     ;
; screen_buf:buffer|x_r[6]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_h[9]                                                            ; N/A     ;
; screen_buf:buffer|x_r[6]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_h[9]                                                            ; N/A     ;
; screen_buf:buffer|x_w[0]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fill_buf:text_gen|x[0]                                                             ; N/A     ;
; screen_buf:buffer|x_w[0]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fill_buf:text_gen|x[0]                                                             ; N/A     ;
; screen_buf:buffer|x_w[1]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fill_buf:text_gen|x[1]                                                             ; N/A     ;
; screen_buf:buffer|x_w[1]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fill_buf:text_gen|x[1]                                                             ; N/A     ;
; screen_buf:buffer|x_w[2]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fill_buf:text_gen|x[2]                                                             ; N/A     ;
; screen_buf:buffer|x_w[2]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fill_buf:text_gen|x[2]                                                             ; N/A     ;
; screen_buf:buffer|x_w[3]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fill_buf:text_gen|x[3]                                                             ; N/A     ;
; screen_buf:buffer|x_w[3]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fill_buf:text_gen|x[3]                                                             ; N/A     ;
; screen_buf:buffer|x_w[4]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fill_buf:text_gen|x[4]                                                             ; N/A     ;
; screen_buf:buffer|x_w[4]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fill_buf:text_gen|x[4]                                                             ; N/A     ;
; screen_buf:buffer|x_w[5]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fill_buf:text_gen|x[5]                                                             ; N/A     ;
; screen_buf:buffer|x_w[5]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fill_buf:text_gen|x[5]                                                             ; N/A     ;
; screen_buf:buffer|x_w[6]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fill_buf:text_gen|x[6]                                                             ; N/A     ;
; screen_buf:buffer|x_w[6]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fill_buf:text_gen|x[6]                                                             ; N/A     ;
; screen_buf:buffer|y_r[0]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_v[4]                                                            ; N/A     ;
; screen_buf:buffer|y_r[0]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_v[4]                                                            ; N/A     ;
; screen_buf:buffer|y_r[1]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_v[5]                                                            ; N/A     ;
; screen_buf:buffer|y_r[1]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_v[5]                                                            ; N/A     ;
; screen_buf:buffer|y_r[2]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_v[6]                                                            ; N/A     ;
; screen_buf:buffer|y_r[2]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_v[6]                                                            ; N/A     ;
; screen_buf:buffer|y_r[3]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_v[7]                                                            ; N/A     ;
; screen_buf:buffer|y_r[3]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_v[7]                                                            ; N/A     ;
; screen_buf:buffer|y_r[4]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_v[8]                                                            ; N/A     ;
; screen_buf:buffer|y_r[4]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_v[8]                                                            ; N/A     ;
; screen_buf:buffer|y_r[5]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_v[9]                                                            ; N/A     ;
; screen_buf:buffer|y_r[5]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_driver:xga|ctr_v[9]                                                            ; N/A     ;
; screen_buf:buffer|y_w[0]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fill_buf:text_gen|y[0]                                                             ; N/A     ;
; screen_buf:buffer|y_w[0]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fill_buf:text_gen|y[0]                                                             ; N/A     ;
; screen_buf:buffer|y_w[1]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fill_buf:text_gen|y[1]                                                             ; N/A     ;
; screen_buf:buffer|y_w[1]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fill_buf:text_gen|y[1]                                                             ; N/A     ;
; screen_buf:buffer|y_w[2]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fill_buf:text_gen|y[2]                                                             ; N/A     ;
; screen_buf:buffer|y_w[2]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fill_buf:text_gen|y[2]                                                             ; N/A     ;
; screen_buf:buffer|y_w[3]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fill_buf:text_gen|y[3]                                                             ; N/A     ;
; screen_buf:buffer|y_w[3]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fill_buf:text_gen|y[3]                                                             ; N/A     ;
; screen_buf:buffer|y_w[4]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fill_buf:text_gen|y[4]                                                             ; N/A     ;
; screen_buf:buffer|y_w[4]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fill_buf:text_gen|y[4]                                                             ; N/A     ;
; screen_buf:buffer|y_w[5]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fill_buf:text_gen|y[5]                                                             ; N/A     ;
; screen_buf:buffer|y_w[5]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fill_buf:text_gen|y[5]                                                             ; N/A     ;
; altpll_75:pll|altpll_75_0002:altpll_75_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; altpll_75:pll|altpll_75_0002:altpll_75_inst|altera_pll:altera_pll_i|outclk_wire[0] ; N/A     ;
; auto_signaltap_0|gnd                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|vcc                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
+--------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Wed Apr 17 17:04:43 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off XGA_Text -c XGA_Text
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ball/ball_driver.v
    Info (12023): Found entity 1: ball_driver File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/ball/ball_driver.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file io/compositor.v
    Info (12023): Found entity 1: compositor File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/io/compositor.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file ball/ball_render.v
    Info (12023): Found entity 1: ball_render File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/ball/ball_render.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file io/vga_driver.v
    Info (12023): Found entity 1: vga_driver File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/io/vga_driver.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file io/keypressed.v
    Info (12023): Found entity 1: keypressed File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/io/keypressed.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file text/screen_buf.v
    Info (12023): Found entity 1: screen_buf File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/text/screen_buf.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file text/font_rom.v
    Info (12023): Found entity 1: font_rom File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/text/font_rom.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file text/font_render.v
    Info (12023): Found entity 1: font_render File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/text/font_render.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file text/fill_buf.v
    Info (12023): Found entity 1: fill_buf File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/text/fill_buf.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file text/dual_port_ram_sync.v
    Info (12023): Found entity 1: dual_port_ram_sync File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/text/dual_port_ram_sync.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file text/character_gen.v
    Info (12023): Found entity 1: character_gen File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/text/character_gen.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file xga_text.v
    Info (12023): Found entity 1: XGA_Text File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file io/altpll_75.v
    Info (12023): Found entity 1: altpll_75 File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/io/altpll_75.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file io/altpll_75/altpll_75_0002.v
    Info (12023): Found entity 1: altpll_75_0002 File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/io/altpll_75/altpll_75_0002.v Line: 2
Info (12127): Elaborating entity "XGA_Text" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at XGA_Text.v(100): truncated value with size 10 to match size of target (7) File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 100
Warning (10230): Verilog HDL assignment warning at XGA_Text.v(101): truncated value with size 10 to match size of target (6) File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 101
Warning (10034): Output port "LEDR[9..1]" at XGA_Text.v(27) has no driver File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 27
Info (12128): Elaborating entity "altpll_75" for hierarchy "altpll_75:pll" File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 126
Info (12128): Elaborating entity "altpll_75_0002" for hierarchy "altpll_75:pll|altpll_75_0002:altpll_75_inst" File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/io/altpll_75.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "altpll_75:pll|altpll_75_0002:altpll_75_inst|altera_pll:altera_pll_i" File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/io/altpll_75/altpll_75_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "altpll_75:pll|altpll_75_0002:altpll_75_inst|altera_pll:altera_pll_i" File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/io/altpll_75/altpll_75_0002.v Line: 85
Info (12133): Instantiated megafunction "altpll_75:pll|altpll_75_0002:altpll_75_inst|altera_pll:altera_pll_i" with the following parameter: File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/io/altpll_75/altpll_75_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "75.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "keypressed" for hierarchy "keypressed:key1" File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 133
Info (12128): Elaborating entity "vga_driver" for hierarchy "vga_driver:xga" File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 179
Warning (10230): Verilog HDL assignment warning at vga_driver.v(112): truncated value with size 32 to match size of target (11) File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/io/vga_driver.v Line: 112
Warning (10230): Verilog HDL assignment warning at vga_driver.v(115): truncated value with size 32 to match size of target (24) File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/io/vga_driver.v Line: 115
Warning (10230): Verilog HDL assignment warning at vga_driver.v(126): truncated value with size 32 to match size of target (11) File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/io/vga_driver.v Line: 126
Warning (10230): Verilog HDL assignment warning at vga_driver.v(128): truncated value with size 32 to match size of target (10) File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/io/vga_driver.v Line: 128
Info (12128): Elaborating entity "compositor" for hierarchy "compositor:comp" File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 193
Info (12128): Elaborating entity "font_render" for hierarchy "font_render:text_mask" File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 215
Info (12128): Elaborating entity "font_rom" for hierarchy "font_render:text_mask|font_rom:font" File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/text/font_render.v Line: 61
Info (12128): Elaborating entity "screen_buf" for hierarchy "screen_buf:buffer" File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 232
Info (12128): Elaborating entity "dual_port_ram_sync" for hierarchy "screen_buf:buffer|dual_port_ram_sync:buf_a" File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/text/screen_buf.v Line: 58
Info (12128): Elaborating entity "fill_buf" for hierarchy "fill_buf:text_gen" File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 248
Warning (10230): Verilog HDL assignment warning at fill_buf.v(52): truncated value with size 32 to match size of target (8) File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/text/fill_buf.v Line: 52
Warning (10230): Verilog HDL assignment warning at fill_buf.v(58): truncated value with size 32 to match size of target (7) File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/text/fill_buf.v Line: 58
Warning (10230): Verilog HDL assignment warning at fill_buf.v(59): truncated value with size 32 to match size of target (6) File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/text/fill_buf.v Line: 59
Warning (10755): Verilog HDL warning at fill_buf.v(60): assignments to write_en_next create a combinational loop File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/text/fill_buf.v Line: 60
Warning (10230): Verilog HDL assignment warning at fill_buf.v(64): truncated value with size 32 to match size of target (7) File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/text/fill_buf.v Line: 64
Warning (10230): Verilog HDL assignment warning at fill_buf.v(65): truncated value with size 32 to match size of target (6) File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/text/fill_buf.v Line: 65
Info (12128): Elaborating entity "character_gen" for hierarchy "fill_buf:text_gen|character_gen:char_gen" File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/text/fill_buf.v Line: 80
Warning (10230): Verilog HDL assignment warning at character_gen.v(40): truncated value with size 32 to match size of target (8) File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/text/character_gen.v Line: 40
Info (12128): Elaborating entity "ball_render" for hierarchy "ball_render:ball_mask" File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 271
Warning (10230): Verilog HDL assignment warning at ball_render.v(56): truncated value with size 32 to match size of target (10) File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/ball/ball_render.v Line: 56
Warning (10230): Verilog HDL assignment warning at ball_render.v(57): truncated value with size 32 to match size of target (10) File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/ball/ball_render.v Line: 57
Warning (10230): Verilog HDL assignment warning at ball_render.v(58): truncated value with size 32 to match size of target (10) File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/ball/ball_render.v Line: 58
Warning (10230): Verilog HDL assignment warning at ball_render.v(59): truncated value with size 32 to match size of target (10) File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/ball/ball_render.v Line: 59
Warning (10230): Verilog HDL assignment warning at ball_render.v(64): truncated value with size 10 to match size of target (5) File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/ball/ball_render.v Line: 64
Warning (10230): Verilog HDL assignment warning at ball_render.v(65): truncated value with size 10 to match size of target (5) File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/ball/ball_render.v Line: 65
Info (12128): Elaborating entity "ball_driver" for hierarchy "ball_driver:ball" File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 287
Warning (10230): Verilog HDL assignment warning at ball_driver.v(56): truncated value with size 32 to match size of target (10) File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/ball/ball_driver.v Line: 56
Warning (10230): Verilog HDL assignment warning at ball_driver.v(57): truncated value with size 32 to match size of target (10) File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/ball/ball_driver.v Line: 57
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4l84.tdf
    Info (12023): Found entity 1: altsyncram_4l84 File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/altsyncram_4l84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hlc.tdf
    Info (12023): Found entity 1: mux_hlc File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/mux_hlc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_nai.tdf
    Info (12023): Found entity 1: cntr_nai File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/cntr_nai.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf
    Info (12023): Found entity 1: cmpr_g9c File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/cmpr_g9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_a2j.tdf
    Info (12023): Found entity 1: cntr_a2j File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/cntr_a2j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf
    Info (12023): Found entity 1: cntr_49i File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/cntr_49i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.04.17.17:05:16 Progress: Loading sld91bb67e4/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld91bb67e4/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/ip/sld91bb67e4/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld91bb67e4/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/ip/sld91bb67e4/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld91bb67e4/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/ip/sld91bb67e4/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld91bb67e4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/ip/sld91bb67e4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld91bb67e4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/ip/sld91bb67e4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/ip/sld91bb67e4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld91bb67e4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/ip/sld91bb67e4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (276020): Inferred RAM node "screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "ball_render:ball_mask|Ram0" is uninferred due to inappropriate RAM size File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/ball/ball_render.v Line: 71
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "screen_buf:buffer|dual_port_ram_sync:buf_a|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
Info (12130): Elaborated megafunction instantiation "screen_buf:buffer|dual_port_ram_sync:buf_a|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "screen_buf:buffer|dual_port_ram_sync:buf_a|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c1s1.tdf
    Info (12023): Found entity 1: altsyncram_c1s1 File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/altsyncram_c1s1.tdf Line: 28
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 18
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 18
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 18
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 18
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 18
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 18
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 18
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 18
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 19
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 19
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 19
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 19
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 19
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 19
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 19
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 19
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 27
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 27
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 27
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 27
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 27
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 27
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 27
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 27
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 27
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "screen_buf:buffer|dual_port_ram_sync:buf_a|altsyncram:ram_rtl_0|altsyncram_c1s1:auto_generated|ALTSYNCRAM" File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/db/altsyncram_c1s1.tdf Line: 40
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 465 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 18 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 25
    Warning (15610): No output dependent on input pin "SW[1]" File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 25
    Warning (15610): No output dependent on input pin "SW[2]" File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 25
    Warning (15610): No output dependent on input pin "SW[3]" File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 25
    Warning (15610): No output dependent on input pin "SW[4]" File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 25
    Warning (15610): No output dependent on input pin "SW[5]" File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 25
    Warning (15610): No output dependent on input pin "SW[6]" File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 25
    Warning (15610): No output dependent on input pin "SW[7]" File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 25
    Warning (15610): No output dependent on input pin "SW[8]" File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 25
    Warning (15610): No output dependent on input pin "SW[9]" File: Z:/GitHub/ECE4514/homework-8-jacoblambda/XGA_Text/XGA_Text.v Line: 25
Info (21057): Implemented 4110 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 40 output pins
    Info (21061): Implemented 3826 logic cells
    Info (21064): Implemented 224 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings
    Info: Peak virtual memory: 4980 megabytes
    Info: Processing ended: Wed Apr 17 17:05:41 2019
    Info: Elapsed time: 00:00:58
    Info: Total CPU time (on all processors): 00:01:27


