ARM GAS  /tmp/ccyxqXiP.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32l1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	HAL_MspInit:
  24              	.LFB72:
  25              		.file 1 "Core/Src/stm32l1xx_hal_msp.c"
   1:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l1xx_hal_msp.c **** /**
   3:Core/Src/stm32l1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l1xx_hal_msp.c ****   * @file         stm32l1xx_hal_msp.c
   5:Core/Src/stm32l1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l1xx_hal_msp.c ****   *
  10:Core/Src/stm32l1xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32l1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32l1xx_hal_msp.c ****   *
  13:Core/Src/stm32l1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32l1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32l1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32l1xx_hal_msp.c ****   *
  17:Core/Src/stm32l1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32l1xx_hal_msp.c ****   */
  19:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32l1xx_hal_msp.c **** 
  21:Core/Src/stm32l1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32l1xx_hal_msp.c **** 
  25:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32l1xx_hal_msp.c **** 
  27:Core/Src/stm32l1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32l1xx_hal_msp.c **** 
  30:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32l1xx_hal_msp.c **** 
  32:Core/Src/stm32l1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN Define */
ARM GAS  /tmp/ccyxqXiP.s 			page 2


  34:Core/Src/stm32l1xx_hal_msp.c **** 
  35:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32l1xx_hal_msp.c **** 
  37:Core/Src/stm32l1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32l1xx_hal_msp.c **** 
  40:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32l1xx_hal_msp.c **** 
  42:Core/Src/stm32l1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32l1xx_hal_msp.c **** 
  45:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32l1xx_hal_msp.c **** 
  47:Core/Src/stm32l1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32l1xx_hal_msp.c **** 
  50:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32l1xx_hal_msp.c **** 
  52:Core/Src/stm32l1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32l1xx_hal_msp.c **** 
  55:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32l1xx_hal_msp.c **** 
  57:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32l1xx_hal_msp.c **** 
  59:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32l1xx_hal_msp.c **** /**
  61:Core/Src/stm32l1xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32l1xx_hal_msp.c ****   */
  63:Core/Src/stm32l1xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32l1xx_hal_msp.c **** {
  26              		.loc 1 64 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 16
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 00B5     		push	{lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 14, -4
  34 0002 85B0     		sub	sp, sp, #20
  35              	.LCFI1:
  36              		.cfi_def_cfa_offset 24
  37              	.LBB2:
  65:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32l1xx_hal_msp.c **** 
  67:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32l1xx_hal_msp.c **** 
  69:Core/Src/stm32l1xx_hal_msp.c ****   __HAL_RCC_COMP_CLK_ENABLE();
  38              		.loc 1 69 0
  39 0004 124B     		ldr	r3, .L3
  40 0006 5A6A     		ldr	r2, [r3, #36]
  41 0008 42F00042 		orr	r2, r2, #-2147483648
  42 000c 5A62     		str	r2, [r3, #36]
  43 000e 5A6A     		ldr	r2, [r3, #36]
  44 0010 02F00042 		and	r2, r2, #-2147483648
  45 0014 0192     		str	r2, [sp, #4]
  46 0016 019A     		ldr	r2, [sp, #4]
ARM GAS  /tmp/ccyxqXiP.s 			page 3


  47              	.LBE2:
  48              	.LBB3:
  70:Core/Src/stm32l1xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  49              		.loc 1 70 0
  50 0018 1A6A     		ldr	r2, [r3, #32]
  51 001a 42F00102 		orr	r2, r2, #1
  52 001e 1A62     		str	r2, [r3, #32]
  53 0020 1A6A     		ldr	r2, [r3, #32]
  54 0022 02F00102 		and	r2, r2, #1
  55 0026 0292     		str	r2, [sp, #8]
  56 0028 029A     		ldr	r2, [sp, #8]
  57              	.LBE3:
  58              	.LBB4:
  71:Core/Src/stm32l1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  59              		.loc 1 71 0
  60 002a 5A6A     		ldr	r2, [r3, #36]
  61 002c 42F08052 		orr	r2, r2, #268435456
  62 0030 5A62     		str	r2, [r3, #36]
  63 0032 5B6A     		ldr	r3, [r3, #36]
  64 0034 03F08053 		and	r3, r3, #268435456
  65 0038 0393     		str	r3, [sp, #12]
  66 003a 039B     		ldr	r3, [sp, #12]
  67              	.LBE4:
  72:Core/Src/stm32l1xx_hal_msp.c **** 
  73:Core/Src/stm32l1xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32l1xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  75:Core/Src/stm32l1xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  68              		.loc 1 75 0
  69 003c 0022     		movs	r2, #0
  70 003e 0F21     		movs	r1, #15
  71 0040 6FF00100 		mvn	r0, #1
  72 0044 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  73              	.LVL0:
  76:Core/Src/stm32l1xx_hal_msp.c **** 
  77:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32l1xx_hal_msp.c **** 
  79:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32l1xx_hal_msp.c **** }
  74              		.loc 1 80 0
  75 0048 05B0     		add	sp, sp, #20
  76              	.LCFI2:
  77              		.cfi_def_cfa_offset 4
  78              		@ sp needed
  79 004a 5DF804FB 		ldr	pc, [sp], #4
  80              	.L4:
  81 004e 00BF     		.align	2
  82              	.L3:
  83 0050 00380240 		.word	1073887232
  84              		.cfi_endproc
  85              	.LFE72:
  87              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
  88              		.align	1
  89              		.global	HAL_SPI_MspInit
  90              		.syntax unified
  91              		.thumb
  92              		.thumb_func
  93              		.fpu softvfp
ARM GAS  /tmp/ccyxqXiP.s 			page 4


  95              	HAL_SPI_MspInit:
  96              	.LFB73:
  81:Core/Src/stm32l1xx_hal_msp.c **** 
  82:Core/Src/stm32l1xx_hal_msp.c **** /**
  83:Core/Src/stm32l1xx_hal_msp.c **** * @brief SPI MSP Initialization
  84:Core/Src/stm32l1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  85:Core/Src/stm32l1xx_hal_msp.c **** * @param hspi: SPI handle pointer
  86:Core/Src/stm32l1xx_hal_msp.c **** * @retval None
  87:Core/Src/stm32l1xx_hal_msp.c **** */
  88:Core/Src/stm32l1xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
  89:Core/Src/stm32l1xx_hal_msp.c **** {
  97              		.loc 1 89 0
  98              		.cfi_startproc
  99              		@ args = 0, pretend = 0, frame = 32
 100              		@ frame_needed = 0, uses_anonymous_args = 0
 101              	.LVL1:
 102 0000 00B5     		push	{lr}
 103              	.LCFI3:
 104              		.cfi_def_cfa_offset 4
 105              		.cfi_offset 14, -4
 106 0002 89B0     		sub	sp, sp, #36
 107              	.LCFI4:
 108              		.cfi_def_cfa_offset 40
  90:Core/Src/stm32l1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 109              		.loc 1 90 0
 110 0004 0023     		movs	r3, #0
 111 0006 0393     		str	r3, [sp, #12]
 112 0008 0493     		str	r3, [sp, #16]
 113 000a 0593     		str	r3, [sp, #20]
 114 000c 0693     		str	r3, [sp, #24]
 115 000e 0793     		str	r3, [sp, #28]
  91:Core/Src/stm32l1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 116              		.loc 1 91 0
 117 0010 0268     		ldr	r2, [r0]
 118 0012 134B     		ldr	r3, .L9
 119 0014 9A42     		cmp	r2, r3
 120 0016 02D0     		beq	.L8
 121              	.LVL2:
 122              	.L5:
  92:Core/Src/stm32l1xx_hal_msp.c ****   {
  93:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  94:Core/Src/stm32l1xx_hal_msp.c **** 
  95:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
  96:Core/Src/stm32l1xx_hal_msp.c ****     /* Peripheral clock enable */
  97:Core/Src/stm32l1xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  98:Core/Src/stm32l1xx_hal_msp.c **** 
  99:Core/Src/stm32l1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 100:Core/Src/stm32l1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 101:Core/Src/stm32l1xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 102:Core/Src/stm32l1xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 103:Core/Src/stm32l1xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 104:Core/Src/stm32l1xx_hal_msp.c ****     */
 105:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Pin = SPI1_CLK_Pin|GPIO_PIN_6|GPIO_PIN_7;
 106:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 107:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 108:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 109:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
ARM GAS  /tmp/ccyxqXiP.s 			page 5


 110:Core/Src/stm32l1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 111:Core/Src/stm32l1xx_hal_msp.c **** 
 112:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 113:Core/Src/stm32l1xx_hal_msp.c **** 
 114:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 115:Core/Src/stm32l1xx_hal_msp.c ****   }
 116:Core/Src/stm32l1xx_hal_msp.c **** 
 117:Core/Src/stm32l1xx_hal_msp.c **** }
 123              		.loc 1 117 0
 124 0018 09B0     		add	sp, sp, #36
 125              	.LCFI5:
 126              		.cfi_remember_state
 127              		.cfi_def_cfa_offset 4
 128              		@ sp needed
 129 001a 5DF804FB 		ldr	pc, [sp], #4
 130              	.LVL3:
 131              	.L8:
 132              	.LCFI6:
 133              		.cfi_restore_state
 134              	.LBB5:
  97:Core/Src/stm32l1xx_hal_msp.c **** 
 135              		.loc 1 97 0
 136 001e 03F58433 		add	r3, r3, #67584
 137 0022 1A6A     		ldr	r2, [r3, #32]
 138 0024 42F48052 		orr	r2, r2, #4096
 139 0028 1A62     		str	r2, [r3, #32]
 140 002a 1A6A     		ldr	r2, [r3, #32]
 141 002c 02F48052 		and	r2, r2, #4096
 142 0030 0192     		str	r2, [sp, #4]
 143 0032 019A     		ldr	r2, [sp, #4]
 144              	.LBE5:
 145              	.LBB6:
  99:Core/Src/stm32l1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 146              		.loc 1 99 0
 147 0034 DA69     		ldr	r2, [r3, #28]
 148 0036 42F00102 		orr	r2, r2, #1
 149 003a DA61     		str	r2, [r3, #28]
 150 003c DB69     		ldr	r3, [r3, #28]
 151 003e 03F00103 		and	r3, r3, #1
 152 0042 0293     		str	r3, [sp, #8]
 153 0044 029B     		ldr	r3, [sp, #8]
 154              	.LBE6:
 105:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 155              		.loc 1 105 0
 156 0046 E023     		movs	r3, #224
 157 0048 0393     		str	r3, [sp, #12]
 106:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 158              		.loc 1 106 0
 159 004a 0223     		movs	r3, #2
 160 004c 0493     		str	r3, [sp, #16]
 108:Core/Src/stm32l1xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 161              		.loc 1 108 0
 162 004e 0323     		movs	r3, #3
 163 0050 0693     		str	r3, [sp, #24]
 109:Core/Src/stm32l1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 164              		.loc 1 109 0
 165 0052 0523     		movs	r3, #5
ARM GAS  /tmp/ccyxqXiP.s 			page 6


 166 0054 0793     		str	r3, [sp, #28]
 110:Core/Src/stm32l1xx_hal_msp.c **** 
 167              		.loc 1 110 0
 168 0056 03A9     		add	r1, sp, #12
 169 0058 0248     		ldr	r0, .L9+4
 170              	.LVL4:
 171 005a FFF7FEFF 		bl	HAL_GPIO_Init
 172              	.LVL5:
 173              		.loc 1 117 0
 174 005e DBE7     		b	.L5
 175              	.L10:
 176              		.align	2
 177              	.L9:
 178 0060 00300140 		.word	1073819648
 179 0064 00000240 		.word	1073872896
 180              		.cfi_endproc
 181              	.LFE73:
 183              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 184              		.align	1
 185              		.global	HAL_SPI_MspDeInit
 186              		.syntax unified
 187              		.thumb
 188              		.thumb_func
 189              		.fpu softvfp
 191              	HAL_SPI_MspDeInit:
 192              	.LFB74:
 118:Core/Src/stm32l1xx_hal_msp.c **** 
 119:Core/Src/stm32l1xx_hal_msp.c **** /**
 120:Core/Src/stm32l1xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 121:Core/Src/stm32l1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 122:Core/Src/stm32l1xx_hal_msp.c **** * @param hspi: SPI handle pointer
 123:Core/Src/stm32l1xx_hal_msp.c **** * @retval None
 124:Core/Src/stm32l1xx_hal_msp.c **** */
 125:Core/Src/stm32l1xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 126:Core/Src/stm32l1xx_hal_msp.c **** {
 193              		.loc 1 126 0
 194              		.cfi_startproc
 195              		@ args = 0, pretend = 0, frame = 0
 196              		@ frame_needed = 0, uses_anonymous_args = 0
 197              	.LVL6:
 198 0000 08B5     		push	{r3, lr}
 199              	.LCFI7:
 200              		.cfi_def_cfa_offset 8
 201              		.cfi_offset 3, -8
 202              		.cfi_offset 14, -4
 127:Core/Src/stm32l1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 203              		.loc 1 127 0
 204 0002 0268     		ldr	r2, [r0]
 205 0004 064B     		ldr	r3, .L15
 206 0006 9A42     		cmp	r2, r3
 207 0008 00D0     		beq	.L14
 208              	.LVL7:
 209              	.L11:
 210 000a 08BD     		pop	{r3, pc}
 211              	.LVL8:
 212              	.L14:
 128:Core/Src/stm32l1xx_hal_msp.c ****   {
ARM GAS  /tmp/ccyxqXiP.s 			page 7


 129:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 130:Core/Src/stm32l1xx_hal_msp.c **** 
 131:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 132:Core/Src/stm32l1xx_hal_msp.c ****     /* Peripheral clock disable */
 133:Core/Src/stm32l1xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 213              		.loc 1 133 0
 214 000c 054A     		ldr	r2, .L15+4
 215 000e 136A     		ldr	r3, [r2, #32]
 216 0010 23F48053 		bic	r3, r3, #4096
 217 0014 1362     		str	r3, [r2, #32]
 134:Core/Src/stm32l1xx_hal_msp.c **** 
 135:Core/Src/stm32l1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 136:Core/Src/stm32l1xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 137:Core/Src/stm32l1xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 138:Core/Src/stm32l1xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 139:Core/Src/stm32l1xx_hal_msp.c ****     */
 140:Core/Src/stm32l1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, SPI1_CLK_Pin|GPIO_PIN_6|GPIO_PIN_7);
 218              		.loc 1 140 0
 219 0016 E021     		movs	r1, #224
 220 0018 0348     		ldr	r0, .L15+8
 221              	.LVL9:
 222 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 223              	.LVL10:
 141:Core/Src/stm32l1xx_hal_msp.c **** 
 142:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 143:Core/Src/stm32l1xx_hal_msp.c **** 
 144:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 145:Core/Src/stm32l1xx_hal_msp.c ****   }
 146:Core/Src/stm32l1xx_hal_msp.c **** 
 147:Core/Src/stm32l1xx_hal_msp.c **** }
 224              		.loc 1 147 0
 225 001e F4E7     		b	.L11
 226              	.L16:
 227              		.align	2
 228              	.L15:
 229 0020 00300140 		.word	1073819648
 230 0024 00380240 		.word	1073887232
 231 0028 00000240 		.word	1073872896
 232              		.cfi_endproc
 233              	.LFE74:
 235              		.text
 236              	.Letext0:
 237              		.file 2 "/opt/gcc4mbed/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 238              		.file 3 "/opt/gcc4mbed/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 239              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 240              		.file 5 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/system_stm32l1xx.h"
 241              		.file 6 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l152xe.h"
 242              		.file 7 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_def.h"
 243              		.file 8 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_gpio.h"
 244              		.file 9 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_dma.h"
 245              		.file 10 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_spi.h"
 246              		.file 11 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal.h"
 247              		.file 12 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_cortex.h"
ARM GAS  /tmp/ccyxqXiP.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l1xx_hal_msp.c
     /tmp/ccyxqXiP.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccyxqXiP.s:23     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccyxqXiP.s:83     .text.HAL_MspInit:0000000000000050 $d
     /tmp/ccyxqXiP.s:88     .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccyxqXiP.s:95     .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccyxqXiP.s:178    .text.HAL_SPI_MspInit:0000000000000060 $d
     /tmp/ccyxqXiP.s:184    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccyxqXiP.s:191    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccyxqXiP.s:229    .text.HAL_SPI_MspDeInit:0000000000000020 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_GPIO_DeInit
