<stg><name>covariance_Pipeline_VITIS_LOOP_23_5</name>


<trans_list>

<trans id="523" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:1 %data_load_94_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %data_load_94

]]></Node>
<StgValue><ssdm name="data_load_94_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:2 %data_load_92_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %data_load_92

]]></Node>
<StgValue><ssdm name="data_load_92_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:3 %data_load_90_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %data_load_90

]]></Node>
<StgValue><ssdm name="data_load_90_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:4 %data_load_88_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %data_load_88

]]></Node>
<StgValue><ssdm name="data_load_88_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:5 %data_load_86_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %data_load_86

]]></Node>
<StgValue><ssdm name="data_load_86_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:6 %data_load_84_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %data_load_84

]]></Node>
<StgValue><ssdm name="data_load_84_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:7 %data_load_82_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %data_load_82

]]></Node>
<StgValue><ssdm name="data_load_82_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:8 %data_load_80_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %data_load_80

]]></Node>
<StgValue><ssdm name="data_load_80_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:9 %data_load_78_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %data_load_78

]]></Node>
<StgValue><ssdm name="data_load_78_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:10 %data_load_76_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %data_load_76

]]></Node>
<StgValue><ssdm name="data_load_76_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:11 %data_load_74_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %data_load_74

]]></Node>
<StgValue><ssdm name="data_load_74_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:12 %data_load_72_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %data_load_72

]]></Node>
<StgValue><ssdm name="data_load_72_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:13 %data_load_70_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %data_load_70

]]></Node>
<StgValue><ssdm name="data_load_70_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:14 %data_load_68_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %data_load_68

]]></Node>
<StgValue><ssdm name="data_load_68_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:15 %data_load_66_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %data_load_66

]]></Node>
<StgValue><ssdm name="data_load_66_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:16 %data_load_64_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %data_load_64

]]></Node>
<StgValue><ssdm name="data_load_64_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:17 %data_load_62_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %data_load_62

]]></Node>
<StgValue><ssdm name="data_load_62_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:18 %data_load_60_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %data_load_60

]]></Node>
<StgValue><ssdm name="data_load_60_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:19 %data_load_58_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %data_load_58

]]></Node>
<StgValue><ssdm name="data_load_58_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:20 %data_load_56_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %data_load_56

]]></Node>
<StgValue><ssdm name="data_load_56_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:21 %data_load_54_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %data_load_54

]]></Node>
<StgValue><ssdm name="data_load_54_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:22 %data_load_52_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %data_load_52

]]></Node>
<StgValue><ssdm name="data_load_52_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:23 %data_load_50_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %data_load_50

]]></Node>
<StgValue><ssdm name="data_load_50_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:24 %data_load_48_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %data_load_48

]]></Node>
<StgValue><ssdm name="data_load_48_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:25 %data_load_46_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %data_load_46

]]></Node>
<StgValue><ssdm name="data_load_46_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:26 %data_load_44_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %data_load_44

]]></Node>
<StgValue><ssdm name="data_load_44_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:27 %data_load_42_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %data_load_42

]]></Node>
<StgValue><ssdm name="data_load_42_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:28 %data_load_40_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %data_load_40

]]></Node>
<StgValue><ssdm name="data_load_40_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:29 %data_load_38_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %data_load_38

]]></Node>
<StgValue><ssdm name="data_load_38_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:30 %data_load_36_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %data_load_36

]]></Node>
<StgValue><ssdm name="data_load_36_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:31 %data_load_34_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %data_load_34

]]></Node>
<StgValue><ssdm name="data_load_34_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:32 %data_load_32_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %data_load_32

]]></Node>
<StgValue><ssdm name="data_load_32_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:33 %zext_ln28_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln28

]]></Node>
<StgValue><ssdm name="zext_ln28_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:34 %zext_ln22_1_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln22_1

]]></Node>
<StgValue><ssdm name="zext_ln22_1_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="5">
<![CDATA[
newFuncRoot:35 %zext_ln22_1_cast = zext i5 %zext_ln22_1_read

]]></Node>
<StgValue><ssdm name="zext_ln22_1_cast"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cov, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:38 %store_ln0 = store i11 %zext_ln22_1_cast, i11 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:39 %br_ln0 = br void %VITIS_LOOP_25_6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
VITIS_LOOP_25_6:0 %j_1 = load i11 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_25_6:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_25_6:2 %icmp_ln23 = icmp_eq  i11 %j_1, i11 32

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_25_6:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 32, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_25_6:4 %br_ln23 = br i1 %icmp_ln23, void %VITIS_LOOP_25_6.split, void %for.inc56.exitStub

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_25_6.split:0 %j_2_cast = zext i11 %j_1

]]></Node>
<StgValue><ssdm name="j_2_cast"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="11">
<![CDATA[
VITIS_LOOP_25_6.split:1 %trunc_ln26 = trunc i11 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln26"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_6.split:2 %data_addr = getelementptr i32 %data, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:48 %xor_ln26 = xor i10 %trunc_ln26, i10 512

]]></Node>
<StgValue><ssdm name="xor_ln26"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:49 %zext_ln26_15 = zext i10 %xor_ln26

]]></Node>
<StgValue><ssdm name="zext_ln26_15"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_6.split:50 %data_addr_16 = getelementptr i32 %data, i64 0, i64 %zext_ln26_15

]]></Node>
<StgValue><ssdm name="data_addr_16"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:90 %add_ln26_58 = add i10 %trunc_ln26, i10 960

]]></Node>
<StgValue><ssdm name="add_ln26_58"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:93 %add_ln26_59 = add i10 %trunc_ln26, i10 992

]]></Node>
<StgValue><ssdm name="add_ln26_59"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:100 %data_load = load i10 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:148 %data_load_16 = load i10 %data_addr_16

]]></Node>
<StgValue><ssdm name="data_load_16"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="84" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:18 %add_ln26_35 = add i10 %trunc_ln26, i10 192

]]></Node>
<StgValue><ssdm name="add_ln26_35"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:21 %add_ln26_36 = add i10 %trunc_ln26, i10 224

]]></Node>
<StgValue><ssdm name="add_ln26_36"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:91 %zext_ln26_29 = zext i10 %add_ln26_58

]]></Node>
<StgValue><ssdm name="zext_ln26_29"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_6.split:92 %data_addr_30 = getelementptr i32 %data, i64 0, i64 %zext_ln26_29

]]></Node>
<StgValue><ssdm name="data_addr_30"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:94 %zext_ln26_30 = zext i10 %add_ln26_59

]]></Node>
<StgValue><ssdm name="zext_ln26_30"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_6.split:95 %data_addr_31 = getelementptr i32 %data, i64 0, i64 %zext_ln26_30

]]></Node>
<StgValue><ssdm name="data_addr_31"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:100 %data_load = load i10 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_25_6.split:101 %trunc_ln26_1 = trunc i32 %data_load

]]></Node>
<StgValue><ssdm name="trunc_ln26_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:148 %data_load_16 = load i10 %data_addr_16

]]></Node>
<StgValue><ssdm name="data_load_16"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_25_6.split:149 %trunc_ln26_17 = trunc i32 %data_load_16

]]></Node>
<StgValue><ssdm name="trunc_ln26_17"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:190 %data_load_30 = load i10 %data_addr_30

]]></Node>
<StgValue><ssdm name="data_load_30"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:193 %data_load_31 = load i10 %data_addr_31

]]></Node>
<StgValue><ssdm name="data_load_31"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:19 %zext_ln26_5 = zext i10 %add_ln26_35

]]></Node>
<StgValue><ssdm name="zext_ln26_5"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_6.split:20 %data_addr_6 = getelementptr i32 %data, i64 0, i64 %zext_ln26_5

]]></Node>
<StgValue><ssdm name="data_addr_6"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:22 %zext_ln26_6 = zext i10 %add_ln26_36

]]></Node>
<StgValue><ssdm name="zext_ln26_6"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_6.split:23 %data_addr_7 = getelementptr i32 %data, i64 0, i64 %zext_ln26_6

]]></Node>
<StgValue><ssdm name="data_addr_7"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:42 %add_ln26_43 = add i10 %trunc_ln26, i10 448

]]></Node>
<StgValue><ssdm name="add_ln26_43"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:45 %add_ln26_44 = add i10 %trunc_ln26, i10 480

]]></Node>
<StgValue><ssdm name="add_ln26_44"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:102 %mul_ln26 = mul i31 %trunc_ln26_1, i31 %data_load_32_read

]]></Node>
<StgValue><ssdm name="mul_ln26"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:118 %data_load_6 = load i10 %data_addr_6

]]></Node>
<StgValue><ssdm name="data_load_6"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:121 %data_load_7 = load i10 %data_addr_7

]]></Node>
<StgValue><ssdm name="data_load_7"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:150 %mul_ln26_16 = mul i31 %trunc_ln26_17, i31 %data_load_64_read

]]></Node>
<StgValue><ssdm name="mul_ln26_16"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:190 %data_load_30 = load i10 %data_addr_30

]]></Node>
<StgValue><ssdm name="data_load_30"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_25_6.split:191 %trunc_ln26_31 = trunc i32 %data_load_30

]]></Node>
<StgValue><ssdm name="trunc_ln26_31"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:193 %data_load_31 = load i10 %data_addr_31

]]></Node>
<StgValue><ssdm name="data_load_31"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_25_6.split:194 %trunc_ln26_32 = trunc i32 %data_load_31

]]></Node>
<StgValue><ssdm name="trunc_ln26_32"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:43 %zext_ln26_13 = zext i10 %add_ln26_43

]]></Node>
<StgValue><ssdm name="zext_ln26_13"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_6.split:44 %data_addr_14 = getelementptr i32 %data, i64 0, i64 %zext_ln26_13

]]></Node>
<StgValue><ssdm name="data_addr_14"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:46 %zext_ln26_14 = zext i10 %add_ln26_44

]]></Node>
<StgValue><ssdm name="zext_ln26_14"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_6.split:47 %data_addr_15 = getelementptr i32 %data, i64 0, i64 %zext_ln26_14

]]></Node>
<StgValue><ssdm name="data_addr_15"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:54 %add_ln26_46 = add i10 %trunc_ln26, i10 576

]]></Node>
<StgValue><ssdm name="add_ln26_46"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:57 %add_ln26_47 = add i10 %trunc_ln26, i10 608

]]></Node>
<StgValue><ssdm name="add_ln26_47"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:102 %mul_ln26 = mul i31 %trunc_ln26_1, i31 %data_load_32_read

]]></Node>
<StgValue><ssdm name="mul_ln26"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:118 %data_load_6 = load i10 %data_addr_6

]]></Node>
<StgValue><ssdm name="data_load_6"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_25_6.split:119 %trunc_ln26_7 = trunc i32 %data_load_6

]]></Node>
<StgValue><ssdm name="trunc_ln26_7"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:121 %data_load_7 = load i10 %data_addr_7

]]></Node>
<StgValue><ssdm name="data_load_7"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_25_6.split:122 %trunc_ln26_8 = trunc i32 %data_load_7

]]></Node>
<StgValue><ssdm name="trunc_ln26_8"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:142 %data_load_14 = load i10 %data_addr_14

]]></Node>
<StgValue><ssdm name="data_load_14"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:145 %data_load_15 = load i10 %data_addr_15

]]></Node>
<StgValue><ssdm name="data_load_15"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:150 %mul_ln26_16 = mul i31 %trunc_ln26_17, i31 %data_load_64_read

]]></Node>
<StgValue><ssdm name="mul_ln26_16"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:192 %mul_ln26_30 = mul i31 %trunc_ln26_31, i31 %data_load_92_read

]]></Node>
<StgValue><ssdm name="mul_ln26_30"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:195 %mul_ln26_31 = mul i31 %trunc_ln26_32, i31 %data_load_94_read

]]></Node>
<StgValue><ssdm name="mul_ln26_31"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:55 %zext_ln26_17 = zext i10 %add_ln26_46

]]></Node>
<StgValue><ssdm name="zext_ln26_17"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_6.split:56 %data_addr_18 = getelementptr i32 %data, i64 0, i64 %zext_ln26_17

]]></Node>
<StgValue><ssdm name="data_addr_18"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:58 %zext_ln26_18 = zext i10 %add_ln26_47

]]></Node>
<StgValue><ssdm name="zext_ln26_18"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_6.split:59 %data_addr_19 = getelementptr i32 %data, i64 0, i64 %zext_ln26_18

]]></Node>
<StgValue><ssdm name="data_addr_19"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:66 %add_ln26_50 = add i10 %trunc_ln26, i10 704

]]></Node>
<StgValue><ssdm name="add_ln26_50"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:69 %add_ln26_51 = add i10 %trunc_ln26, i10 736

]]></Node>
<StgValue><ssdm name="add_ln26_51"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:102 %mul_ln26 = mul i31 %trunc_ln26_1, i31 %data_load_32_read

]]></Node>
<StgValue><ssdm name="mul_ln26"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:120 %mul_ln26_6 = mul i31 %trunc_ln26_7, i31 %data_load_44_read

]]></Node>
<StgValue><ssdm name="mul_ln26_6"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:123 %mul_ln26_7 = mul i31 %trunc_ln26_8, i31 %data_load_46_read

]]></Node>
<StgValue><ssdm name="mul_ln26_7"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:142 %data_load_14 = load i10 %data_addr_14

]]></Node>
<StgValue><ssdm name="data_load_14"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_25_6.split:143 %trunc_ln26_15 = trunc i32 %data_load_14

]]></Node>
<StgValue><ssdm name="trunc_ln26_15"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:145 %data_load_15 = load i10 %data_addr_15

]]></Node>
<StgValue><ssdm name="data_load_15"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_25_6.split:146 %trunc_ln26_16 = trunc i32 %data_load_15

]]></Node>
<StgValue><ssdm name="trunc_ln26_16"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:150 %mul_ln26_16 = mul i31 %trunc_ln26_17, i31 %data_load_64_read

]]></Node>
<StgValue><ssdm name="mul_ln26_16"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:154 %data_load_18 = load i10 %data_addr_18

]]></Node>
<StgValue><ssdm name="data_load_18"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:157 %data_load_19 = load i10 %data_addr_19

]]></Node>
<StgValue><ssdm name="data_load_19"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:192 %mul_ln26_30 = mul i31 %trunc_ln26_31, i31 %data_load_92_read

]]></Node>
<StgValue><ssdm name="mul_ln26_30"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:195 %mul_ln26_31 = mul i31 %trunc_ln26_32, i31 %data_load_94_read

]]></Node>
<StgValue><ssdm name="mul_ln26_31"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:67 %zext_ln26_21 = zext i10 %add_ln26_50

]]></Node>
<StgValue><ssdm name="zext_ln26_21"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_6.split:68 %data_addr_22 = getelementptr i32 %data, i64 0, i64 %zext_ln26_21

]]></Node>
<StgValue><ssdm name="data_addr_22"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:70 %zext_ln26_22 = zext i10 %add_ln26_51

]]></Node>
<StgValue><ssdm name="zext_ln26_22"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_6.split:71 %data_addr_23 = getelementptr i32 %data, i64 0, i64 %zext_ln26_22

]]></Node>
<StgValue><ssdm name="data_addr_23"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:72 %add_ln26_52 = add i10 %trunc_ln26, i10 768

]]></Node>
<StgValue><ssdm name="add_ln26_52"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:75 %add_ln26_53 = add i10 %trunc_ln26, i10 800

]]></Node>
<StgValue><ssdm name="add_ln26_53"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:102 %mul_ln26 = mul i31 %trunc_ln26_1, i31 %data_load_32_read

]]></Node>
<StgValue><ssdm name="mul_ln26"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:120 %mul_ln26_6 = mul i31 %trunc_ln26_7, i31 %data_load_44_read

]]></Node>
<StgValue><ssdm name="mul_ln26_6"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:123 %mul_ln26_7 = mul i31 %trunc_ln26_8, i31 %data_load_46_read

]]></Node>
<StgValue><ssdm name="mul_ln26_7"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:144 %mul_ln26_14 = mul i31 %trunc_ln26_15, i31 %data_load_60_read

]]></Node>
<StgValue><ssdm name="mul_ln26_14"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:147 %mul_ln26_15 = mul i31 %trunc_ln26_16, i31 %data_load_62_read

]]></Node>
<StgValue><ssdm name="mul_ln26_15"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:150 %mul_ln26_16 = mul i31 %trunc_ln26_17, i31 %data_load_64_read

]]></Node>
<StgValue><ssdm name="mul_ln26_16"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:154 %data_load_18 = load i10 %data_addr_18

]]></Node>
<StgValue><ssdm name="data_load_18"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_25_6.split:155 %trunc_ln26_19 = trunc i32 %data_load_18

]]></Node>
<StgValue><ssdm name="trunc_ln26_19"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:157 %data_load_19 = load i10 %data_addr_19

]]></Node>
<StgValue><ssdm name="data_load_19"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_25_6.split:158 %trunc_ln26_20 = trunc i32 %data_load_19

]]></Node>
<StgValue><ssdm name="trunc_ln26_20"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:166 %data_load_22 = load i10 %data_addr_22

]]></Node>
<StgValue><ssdm name="data_load_22"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:169 %data_load_23 = load i10 %data_addr_23

]]></Node>
<StgValue><ssdm name="data_load_23"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:192 %mul_ln26_30 = mul i31 %trunc_ln26_31, i31 %data_load_92_read

]]></Node>
<StgValue><ssdm name="mul_ln26_30"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:195 %mul_ln26_31 = mul i31 %trunc_ln26_32, i31 %data_load_94_read

]]></Node>
<StgValue><ssdm name="mul_ln26_31"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:73 %zext_ln26_23 = zext i10 %add_ln26_52

]]></Node>
<StgValue><ssdm name="zext_ln26_23"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_6.split:74 %data_addr_24 = getelementptr i32 %data, i64 0, i64 %zext_ln26_23

]]></Node>
<StgValue><ssdm name="data_addr_24"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:76 %zext_ln26_24 = zext i10 %add_ln26_53

]]></Node>
<StgValue><ssdm name="zext_ln26_24"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_6.split:77 %data_addr_25 = getelementptr i32 %data, i64 0, i64 %zext_ln26_24

]]></Node>
<StgValue><ssdm name="data_addr_25"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:78 %add_ln26_54 = add i10 %trunc_ln26, i10 832

]]></Node>
<StgValue><ssdm name="add_ln26_54"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:81 %add_ln26_55 = add i10 %trunc_ln26, i10 864

]]></Node>
<StgValue><ssdm name="add_ln26_55"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:102 %mul_ln26 = mul i31 %trunc_ln26_1, i31 %data_load_32_read

]]></Node>
<StgValue><ssdm name="mul_ln26"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:120 %mul_ln26_6 = mul i31 %trunc_ln26_7, i31 %data_load_44_read

]]></Node>
<StgValue><ssdm name="mul_ln26_6"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:123 %mul_ln26_7 = mul i31 %trunc_ln26_8, i31 %data_load_46_read

]]></Node>
<StgValue><ssdm name="mul_ln26_7"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:144 %mul_ln26_14 = mul i31 %trunc_ln26_15, i31 %data_load_60_read

]]></Node>
<StgValue><ssdm name="mul_ln26_14"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:147 %mul_ln26_15 = mul i31 %trunc_ln26_16, i31 %data_load_62_read

]]></Node>
<StgValue><ssdm name="mul_ln26_15"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:150 %mul_ln26_16 = mul i31 %trunc_ln26_17, i31 %data_load_64_read

]]></Node>
<StgValue><ssdm name="mul_ln26_16"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:156 %mul_ln26_18 = mul i31 %trunc_ln26_19, i31 %data_load_68_read

]]></Node>
<StgValue><ssdm name="mul_ln26_18"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:159 %mul_ln26_19 = mul i31 %trunc_ln26_20, i31 %data_load_70_read

]]></Node>
<StgValue><ssdm name="mul_ln26_19"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:166 %data_load_22 = load i10 %data_addr_22

]]></Node>
<StgValue><ssdm name="data_load_22"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_25_6.split:167 %trunc_ln26_23 = trunc i32 %data_load_22

]]></Node>
<StgValue><ssdm name="trunc_ln26_23"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:169 %data_load_23 = load i10 %data_addr_23

]]></Node>
<StgValue><ssdm name="data_load_23"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_25_6.split:170 %trunc_ln26_24 = trunc i32 %data_load_23

]]></Node>
<StgValue><ssdm name="trunc_ln26_24"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:172 %data_load_24 = load i10 %data_addr_24

]]></Node>
<StgValue><ssdm name="data_load_24"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:175 %data_load_25 = load i10 %data_addr_25

]]></Node>
<StgValue><ssdm name="data_load_25"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:192 %mul_ln26_30 = mul i31 %trunc_ln26_31, i31 %data_load_92_read

]]></Node>
<StgValue><ssdm name="mul_ln26_30"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:195 %mul_ln26_31 = mul i31 %trunc_ln26_32, i31 %data_load_94_read

]]></Node>
<StgValue><ssdm name="mul_ln26_31"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:79 %zext_ln26_25 = zext i10 %add_ln26_54

]]></Node>
<StgValue><ssdm name="zext_ln26_25"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_6.split:80 %data_addr_26 = getelementptr i32 %data, i64 0, i64 %zext_ln26_25

]]></Node>
<StgValue><ssdm name="data_addr_26"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:82 %zext_ln26_26 = zext i10 %add_ln26_55

]]></Node>
<StgValue><ssdm name="zext_ln26_26"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_6.split:83 %data_addr_27 = getelementptr i32 %data, i64 0, i64 %zext_ln26_26

]]></Node>
<StgValue><ssdm name="data_addr_27"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:84 %add_ln26_56 = add i10 %trunc_ln26, i10 896

]]></Node>
<StgValue><ssdm name="add_ln26_56"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:87 %add_ln26_57 = add i10 %trunc_ln26, i10 928

]]></Node>
<StgValue><ssdm name="add_ln26_57"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:120 %mul_ln26_6 = mul i31 %trunc_ln26_7, i31 %data_load_44_read

]]></Node>
<StgValue><ssdm name="mul_ln26_6"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:123 %mul_ln26_7 = mul i31 %trunc_ln26_8, i31 %data_load_46_read

]]></Node>
<StgValue><ssdm name="mul_ln26_7"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:144 %mul_ln26_14 = mul i31 %trunc_ln26_15, i31 %data_load_60_read

]]></Node>
<StgValue><ssdm name="mul_ln26_14"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:147 %mul_ln26_15 = mul i31 %trunc_ln26_16, i31 %data_load_62_read

]]></Node>
<StgValue><ssdm name="mul_ln26_15"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:156 %mul_ln26_18 = mul i31 %trunc_ln26_19, i31 %data_load_68_read

]]></Node>
<StgValue><ssdm name="mul_ln26_18"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:159 %mul_ln26_19 = mul i31 %trunc_ln26_20, i31 %data_load_70_read

]]></Node>
<StgValue><ssdm name="mul_ln26_19"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:168 %mul_ln26_22 = mul i31 %trunc_ln26_23, i31 %data_load_76_read

]]></Node>
<StgValue><ssdm name="mul_ln26_22"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:171 %mul_ln26_23 = mul i31 %trunc_ln26_24, i31 %data_load_78_read

]]></Node>
<StgValue><ssdm name="mul_ln26_23"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:172 %data_load_24 = load i10 %data_addr_24

]]></Node>
<StgValue><ssdm name="data_load_24"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_25_6.split:173 %trunc_ln26_25 = trunc i32 %data_load_24

]]></Node>
<StgValue><ssdm name="trunc_ln26_25"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:175 %data_load_25 = load i10 %data_addr_25

]]></Node>
<StgValue><ssdm name="data_load_25"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_25_6.split:176 %trunc_ln26_26 = trunc i32 %data_load_25

]]></Node>
<StgValue><ssdm name="trunc_ln26_26"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:178 %data_load_26 = load i10 %data_addr_26

]]></Node>
<StgValue><ssdm name="data_load_26"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:181 %data_load_27 = load i10 %data_addr_27

]]></Node>
<StgValue><ssdm name="data_load_27"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:192 %mul_ln26_30 = mul i31 %trunc_ln26_31, i31 %data_load_92_read

]]></Node>
<StgValue><ssdm name="mul_ln26_30"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:195 %mul_ln26_31 = mul i31 %trunc_ln26_32, i31 %data_load_94_read

]]></Node>
<StgValue><ssdm name="mul_ln26_31"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="208" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:3 %add_ln26_30 = add i10 %trunc_ln26, i10 32

]]></Node>
<StgValue><ssdm name="add_ln26_30"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:6 %add_ln26_31 = add i10 %trunc_ln26, i10 64

]]></Node>
<StgValue><ssdm name="add_ln26_31"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:85 %zext_ln26_27 = zext i10 %add_ln26_56

]]></Node>
<StgValue><ssdm name="zext_ln26_27"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_6.split:86 %data_addr_28 = getelementptr i32 %data, i64 0, i64 %zext_ln26_27

]]></Node>
<StgValue><ssdm name="data_addr_28"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:88 %zext_ln26_28 = zext i10 %add_ln26_57

]]></Node>
<StgValue><ssdm name="zext_ln26_28"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_6.split:89 %data_addr_29 = getelementptr i32 %data, i64 0, i64 %zext_ln26_28

]]></Node>
<StgValue><ssdm name="data_addr_29"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:120 %mul_ln26_6 = mul i31 %trunc_ln26_7, i31 %data_load_44_read

]]></Node>
<StgValue><ssdm name="mul_ln26_6"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:123 %mul_ln26_7 = mul i31 %trunc_ln26_8, i31 %data_load_46_read

]]></Node>
<StgValue><ssdm name="mul_ln26_7"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:144 %mul_ln26_14 = mul i31 %trunc_ln26_15, i31 %data_load_60_read

]]></Node>
<StgValue><ssdm name="mul_ln26_14"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:147 %mul_ln26_15 = mul i31 %trunc_ln26_16, i31 %data_load_62_read

]]></Node>
<StgValue><ssdm name="mul_ln26_15"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:156 %mul_ln26_18 = mul i31 %trunc_ln26_19, i31 %data_load_68_read

]]></Node>
<StgValue><ssdm name="mul_ln26_18"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:159 %mul_ln26_19 = mul i31 %trunc_ln26_20, i31 %data_load_70_read

]]></Node>
<StgValue><ssdm name="mul_ln26_19"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:168 %mul_ln26_22 = mul i31 %trunc_ln26_23, i31 %data_load_76_read

]]></Node>
<StgValue><ssdm name="mul_ln26_22"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:171 %mul_ln26_23 = mul i31 %trunc_ln26_24, i31 %data_load_78_read

]]></Node>
<StgValue><ssdm name="mul_ln26_23"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:174 %mul_ln26_24 = mul i31 %trunc_ln26_25, i31 %data_load_80_read

]]></Node>
<StgValue><ssdm name="mul_ln26_24"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:177 %mul_ln26_25 = mul i31 %trunc_ln26_26, i31 %data_load_82_read

]]></Node>
<StgValue><ssdm name="mul_ln26_25"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:178 %data_load_26 = load i10 %data_addr_26

]]></Node>
<StgValue><ssdm name="data_load_26"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_25_6.split:179 %trunc_ln26_27 = trunc i32 %data_load_26

]]></Node>
<StgValue><ssdm name="trunc_ln26_27"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:181 %data_load_27 = load i10 %data_addr_27

]]></Node>
<StgValue><ssdm name="data_load_27"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_25_6.split:182 %trunc_ln26_28 = trunc i32 %data_load_27

]]></Node>
<StgValue><ssdm name="trunc_ln26_28"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:184 %data_load_28 = load i10 %data_addr_28

]]></Node>
<StgValue><ssdm name="data_load_28"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:187 %data_load_29 = load i10 %data_addr_29

]]></Node>
<StgValue><ssdm name="data_load_29"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:222 %add_ln26_26 = add i31 %mul_ln26_30, i31 %mul_ln26_31

]]></Node>
<StgValue><ssdm name="add_ln26_26"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="231" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:4 %zext_ln26 = zext i10 %add_ln26_30

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_6.split:5 %data_addr_1 = getelementptr i32 %data, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="data_addr_1"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:7 %zext_ln26_1 = zext i10 %add_ln26_31

]]></Node>
<StgValue><ssdm name="zext_ln26_1"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_6.split:8 %data_addr_2 = getelementptr i32 %data, i64 0, i64 %zext_ln26_1

]]></Node>
<StgValue><ssdm name="data_addr_2"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:9 %add_ln26_32 = add i10 %trunc_ln26, i10 96

]]></Node>
<StgValue><ssdm name="add_ln26_32"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:12 %add_ln26_33 = add i10 %trunc_ln26, i10 128

]]></Node>
<StgValue><ssdm name="add_ln26_33"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:103 %data_load_1 = load i10 %data_addr_1

]]></Node>
<StgValue><ssdm name="data_load_1"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:106 %data_load_2 = load i10 %data_addr_2

]]></Node>
<StgValue><ssdm name="data_load_2"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:144 %mul_ln26_14 = mul i31 %trunc_ln26_15, i31 %data_load_60_read

]]></Node>
<StgValue><ssdm name="mul_ln26_14"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:147 %mul_ln26_15 = mul i31 %trunc_ln26_16, i31 %data_load_62_read

]]></Node>
<StgValue><ssdm name="mul_ln26_15"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:156 %mul_ln26_18 = mul i31 %trunc_ln26_19, i31 %data_load_68_read

]]></Node>
<StgValue><ssdm name="mul_ln26_18"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:159 %mul_ln26_19 = mul i31 %trunc_ln26_20, i31 %data_load_70_read

]]></Node>
<StgValue><ssdm name="mul_ln26_19"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:168 %mul_ln26_22 = mul i31 %trunc_ln26_23, i31 %data_load_76_read

]]></Node>
<StgValue><ssdm name="mul_ln26_22"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:171 %mul_ln26_23 = mul i31 %trunc_ln26_24, i31 %data_load_78_read

]]></Node>
<StgValue><ssdm name="mul_ln26_23"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:174 %mul_ln26_24 = mul i31 %trunc_ln26_25, i31 %data_load_80_read

]]></Node>
<StgValue><ssdm name="mul_ln26_24"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:177 %mul_ln26_25 = mul i31 %trunc_ln26_26, i31 %data_load_82_read

]]></Node>
<StgValue><ssdm name="mul_ln26_25"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:180 %mul_ln26_26 = mul i31 %trunc_ln26_27, i31 %data_load_84_read

]]></Node>
<StgValue><ssdm name="mul_ln26_26"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:183 %mul_ln26_27 = mul i31 %trunc_ln26_28, i31 %data_load_86_read

]]></Node>
<StgValue><ssdm name="mul_ln26_27"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:184 %data_load_28 = load i10 %data_addr_28

]]></Node>
<StgValue><ssdm name="data_load_28"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_25_6.split:185 %trunc_ln26_29 = trunc i32 %data_load_28

]]></Node>
<StgValue><ssdm name="trunc_ln26_29"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:187 %data_load_29 = load i10 %data_addr_29

]]></Node>
<StgValue><ssdm name="data_load_29"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_25_6.split:188 %trunc_ln26_30 = trunc i32 %data_load_29

]]></Node>
<StgValue><ssdm name="trunc_ln26_30"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:200 %add_ln26_4 = add i31 %mul_ln26_6, i31 %mul_ln26_7

]]></Node>
<StgValue><ssdm name="add_ln26_4"/></StgValue>
</operation>

<operation id="466" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0">
<![CDATA[
for.inc56.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="254" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:10 %zext_ln26_2 = zext i10 %add_ln26_32

]]></Node>
<StgValue><ssdm name="zext_ln26_2"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_6.split:11 %data_addr_3 = getelementptr i32 %data, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="data_addr_3"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:13 %zext_ln26_3 = zext i10 %add_ln26_33

]]></Node>
<StgValue><ssdm name="zext_ln26_3"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_6.split:14 %data_addr_4 = getelementptr i32 %data, i64 0, i64 %zext_ln26_3

]]></Node>
<StgValue><ssdm name="data_addr_4"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:15 %add_ln26_34 = add i10 %trunc_ln26, i10 160

]]></Node>
<StgValue><ssdm name="add_ln26_34"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:24 %add_ln26_37 = add i10 %trunc_ln26, i10 256

]]></Node>
<StgValue><ssdm name="add_ln26_37"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:103 %data_load_1 = load i10 %data_addr_1

]]></Node>
<StgValue><ssdm name="data_load_1"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_25_6.split:104 %trunc_ln26_2 = trunc i32 %data_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln26_2"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:106 %data_load_2 = load i10 %data_addr_2

]]></Node>
<StgValue><ssdm name="data_load_2"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_25_6.split:107 %trunc_ln26_3 = trunc i32 %data_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln26_3"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:109 %data_load_3 = load i10 %data_addr_3

]]></Node>
<StgValue><ssdm name="data_load_3"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:112 %data_load_4 = load i10 %data_addr_4

]]></Node>
<StgValue><ssdm name="data_load_4"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:156 %mul_ln26_18 = mul i31 %trunc_ln26_19, i31 %data_load_68_read

]]></Node>
<StgValue><ssdm name="mul_ln26_18"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:159 %mul_ln26_19 = mul i31 %trunc_ln26_20, i31 %data_load_70_read

]]></Node>
<StgValue><ssdm name="mul_ln26_19"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:168 %mul_ln26_22 = mul i31 %trunc_ln26_23, i31 %data_load_76_read

]]></Node>
<StgValue><ssdm name="mul_ln26_22"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:171 %mul_ln26_23 = mul i31 %trunc_ln26_24, i31 %data_load_78_read

]]></Node>
<StgValue><ssdm name="mul_ln26_23"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:174 %mul_ln26_24 = mul i31 %trunc_ln26_25, i31 %data_load_80_read

]]></Node>
<StgValue><ssdm name="mul_ln26_24"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:177 %mul_ln26_25 = mul i31 %trunc_ln26_26, i31 %data_load_82_read

]]></Node>
<StgValue><ssdm name="mul_ln26_25"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:180 %mul_ln26_26 = mul i31 %trunc_ln26_27, i31 %data_load_84_read

]]></Node>
<StgValue><ssdm name="mul_ln26_26"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:183 %mul_ln26_27 = mul i31 %trunc_ln26_28, i31 %data_load_86_read

]]></Node>
<StgValue><ssdm name="mul_ln26_27"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:186 %mul_ln26_28 = mul i31 %trunc_ln26_29, i31 %data_load_88_read

]]></Node>
<StgValue><ssdm name="mul_ln26_28"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:189 %mul_ln26_29 = mul i31 %trunc_ln26_30, i31 %data_load_90_read

]]></Node>
<StgValue><ssdm name="mul_ln26_29"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:207 %add_ln26_11 = add i31 %mul_ln26_14, i31 %mul_ln26_15

]]></Node>
<StgValue><ssdm name="add_ln26_11"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="277" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:16 %zext_ln26_4 = zext i10 %add_ln26_34

]]></Node>
<StgValue><ssdm name="zext_ln26_4"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_6.split:17 %data_addr_5 = getelementptr i32 %data, i64 0, i64 %zext_ln26_4

]]></Node>
<StgValue><ssdm name="data_addr_5"/></StgValue>
</operation>

<operation id="279" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:25 %zext_ln26_7 = zext i10 %add_ln26_37

]]></Node>
<StgValue><ssdm name="zext_ln26_7"/></StgValue>
</operation>

<operation id="280" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_6.split:26 %data_addr_8 = getelementptr i32 %data, i64 0, i64 %zext_ln26_7

]]></Node>
<StgValue><ssdm name="data_addr_8"/></StgValue>
</operation>

<operation id="281" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:27 %add_ln26_38 = add i10 %trunc_ln26, i10 288

]]></Node>
<StgValue><ssdm name="add_ln26_38"/></StgValue>
</operation>

<operation id="282" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:30 %add_ln26_39 = add i10 %trunc_ln26, i10 320

]]></Node>
<StgValue><ssdm name="add_ln26_39"/></StgValue>
</operation>

<operation id="283" st_id="12" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:105 %mul_ln26_1 = mul i31 %trunc_ln26_2, i31 %data_load_34_read

]]></Node>
<StgValue><ssdm name="mul_ln26_1"/></StgValue>
</operation>

<operation id="284" st_id="12" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:108 %mul_ln26_2 = mul i31 %trunc_ln26_3, i31 %data_load_36_read

]]></Node>
<StgValue><ssdm name="mul_ln26_2"/></StgValue>
</operation>

<operation id="285" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:109 %data_load_3 = load i10 %data_addr_3

]]></Node>
<StgValue><ssdm name="data_load_3"/></StgValue>
</operation>

<operation id="286" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_25_6.split:110 %trunc_ln26_4 = trunc i32 %data_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln26_4"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:112 %data_load_4 = load i10 %data_addr_4

]]></Node>
<StgValue><ssdm name="data_load_4"/></StgValue>
</operation>

<operation id="288" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_25_6.split:113 %trunc_ln26_5 = trunc i32 %data_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln26_5"/></StgValue>
</operation>

<operation id="289" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:115 %data_load_5 = load i10 %data_addr_5

]]></Node>
<StgValue><ssdm name="data_load_5"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:124 %data_load_8 = load i10 %data_addr_8

]]></Node>
<StgValue><ssdm name="data_load_8"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:168 %mul_ln26_22 = mul i31 %trunc_ln26_23, i31 %data_load_76_read

]]></Node>
<StgValue><ssdm name="mul_ln26_22"/></StgValue>
</operation>

<operation id="292" st_id="12" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:171 %mul_ln26_23 = mul i31 %trunc_ln26_24, i31 %data_load_78_read

]]></Node>
<StgValue><ssdm name="mul_ln26_23"/></StgValue>
</operation>

<operation id="293" st_id="12" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:174 %mul_ln26_24 = mul i31 %trunc_ln26_25, i31 %data_load_80_read

]]></Node>
<StgValue><ssdm name="mul_ln26_24"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:177 %mul_ln26_25 = mul i31 %trunc_ln26_26, i31 %data_load_82_read

]]></Node>
<StgValue><ssdm name="mul_ln26_25"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:180 %mul_ln26_26 = mul i31 %trunc_ln26_27, i31 %data_load_84_read

]]></Node>
<StgValue><ssdm name="mul_ln26_26"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:183 %mul_ln26_27 = mul i31 %trunc_ln26_28, i31 %data_load_86_read

]]></Node>
<StgValue><ssdm name="mul_ln26_27"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:186 %mul_ln26_28 = mul i31 %trunc_ln26_29, i31 %data_load_88_read

]]></Node>
<StgValue><ssdm name="mul_ln26_28"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:189 %mul_ln26_29 = mul i31 %trunc_ln26_30, i31 %data_load_90_read

]]></Node>
<StgValue><ssdm name="mul_ln26_29"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:212 %add_ln26_16 = add i31 %mul_ln26_18, i31 %mul_ln26_19

]]></Node>
<StgValue><ssdm name="add_ln26_16"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="300" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:28 %zext_ln26_8 = zext i10 %add_ln26_38

]]></Node>
<StgValue><ssdm name="zext_ln26_8"/></StgValue>
</operation>

<operation id="301" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_6.split:29 %data_addr_9 = getelementptr i32 %data, i64 0, i64 %zext_ln26_8

]]></Node>
<StgValue><ssdm name="data_addr_9"/></StgValue>
</operation>

<operation id="302" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:31 %zext_ln26_9 = zext i10 %add_ln26_39

]]></Node>
<StgValue><ssdm name="zext_ln26_9"/></StgValue>
</operation>

<operation id="303" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_6.split:32 %data_addr_10 = getelementptr i32 %data, i64 0, i64 %zext_ln26_9

]]></Node>
<StgValue><ssdm name="data_addr_10"/></StgValue>
</operation>

<operation id="304" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:33 %add_ln26_40 = add i10 %trunc_ln26, i10 352

]]></Node>
<StgValue><ssdm name="add_ln26_40"/></StgValue>
</operation>

<operation id="305" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:36 %add_ln26_41 = add i10 %trunc_ln26, i10 384

]]></Node>
<StgValue><ssdm name="add_ln26_41"/></StgValue>
</operation>

<operation id="306" st_id="13" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:105 %mul_ln26_1 = mul i31 %trunc_ln26_2, i31 %data_load_34_read

]]></Node>
<StgValue><ssdm name="mul_ln26_1"/></StgValue>
</operation>

<operation id="307" st_id="13" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:108 %mul_ln26_2 = mul i31 %trunc_ln26_3, i31 %data_load_36_read

]]></Node>
<StgValue><ssdm name="mul_ln26_2"/></StgValue>
</operation>

<operation id="308" st_id="13" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:111 %mul_ln26_3 = mul i31 %trunc_ln26_4, i31 %data_load_38_read

]]></Node>
<StgValue><ssdm name="mul_ln26_3"/></StgValue>
</operation>

<operation id="309" st_id="13" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:114 %mul_ln26_4 = mul i31 %trunc_ln26_5, i31 %data_load_40_read

]]></Node>
<StgValue><ssdm name="mul_ln26_4"/></StgValue>
</operation>

<operation id="310" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:115 %data_load_5 = load i10 %data_addr_5

]]></Node>
<StgValue><ssdm name="data_load_5"/></StgValue>
</operation>

<operation id="311" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_25_6.split:116 %trunc_ln26_6 = trunc i32 %data_load_5

]]></Node>
<StgValue><ssdm name="trunc_ln26_6"/></StgValue>
</operation>

<operation id="312" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:124 %data_load_8 = load i10 %data_addr_8

]]></Node>
<StgValue><ssdm name="data_load_8"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_25_6.split:125 %trunc_ln26_9 = trunc i32 %data_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln26_9"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:127 %data_load_9 = load i10 %data_addr_9

]]></Node>
<StgValue><ssdm name="data_load_9"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:130 %data_load_10 = load i10 %data_addr_10

]]></Node>
<StgValue><ssdm name="data_load_10"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:174 %mul_ln26_24 = mul i31 %trunc_ln26_25, i31 %data_load_80_read

]]></Node>
<StgValue><ssdm name="mul_ln26_24"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:177 %mul_ln26_25 = mul i31 %trunc_ln26_26, i31 %data_load_82_read

]]></Node>
<StgValue><ssdm name="mul_ln26_25"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:180 %mul_ln26_26 = mul i31 %trunc_ln26_27, i31 %data_load_84_read

]]></Node>
<StgValue><ssdm name="mul_ln26_26"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:183 %mul_ln26_27 = mul i31 %trunc_ln26_28, i31 %data_load_86_read

]]></Node>
<StgValue><ssdm name="mul_ln26_27"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:186 %mul_ln26_28 = mul i31 %trunc_ln26_29, i31 %data_load_88_read

]]></Node>
<StgValue><ssdm name="mul_ln26_28"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:189 %mul_ln26_29 = mul i31 %trunc_ln26_30, i31 %data_load_90_read

]]></Node>
<StgValue><ssdm name="mul_ln26_29"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:215 %add_ln26_19 = add i31 %mul_ln26_22, i31 %mul_ln26_23

]]></Node>
<StgValue><ssdm name="add_ln26_19"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="323" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:34 %zext_ln26_10 = zext i10 %add_ln26_40

]]></Node>
<StgValue><ssdm name="zext_ln26_10"/></StgValue>
</operation>

<operation id="324" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_6.split:35 %data_addr_11 = getelementptr i32 %data, i64 0, i64 %zext_ln26_10

]]></Node>
<StgValue><ssdm name="data_addr_11"/></StgValue>
</operation>

<operation id="325" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:37 %zext_ln26_11 = zext i10 %add_ln26_41

]]></Node>
<StgValue><ssdm name="zext_ln26_11"/></StgValue>
</operation>

<operation id="326" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_6.split:38 %data_addr_12 = getelementptr i32 %data, i64 0, i64 %zext_ln26_11

]]></Node>
<StgValue><ssdm name="data_addr_12"/></StgValue>
</operation>

<operation id="327" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:39 %add_ln26_42 = add i10 %trunc_ln26, i10 416

]]></Node>
<StgValue><ssdm name="add_ln26_42"/></StgValue>
</operation>

<operation id="328" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:51 %add_ln26_45 = add i10 %trunc_ln26, i10 544

]]></Node>
<StgValue><ssdm name="add_ln26_45"/></StgValue>
</operation>

<operation id="329" st_id="14" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:105 %mul_ln26_1 = mul i31 %trunc_ln26_2, i31 %data_load_34_read

]]></Node>
<StgValue><ssdm name="mul_ln26_1"/></StgValue>
</operation>

<operation id="330" st_id="14" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:108 %mul_ln26_2 = mul i31 %trunc_ln26_3, i31 %data_load_36_read

]]></Node>
<StgValue><ssdm name="mul_ln26_2"/></StgValue>
</operation>

<operation id="331" st_id="14" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:111 %mul_ln26_3 = mul i31 %trunc_ln26_4, i31 %data_load_38_read

]]></Node>
<StgValue><ssdm name="mul_ln26_3"/></StgValue>
</operation>

<operation id="332" st_id="14" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:114 %mul_ln26_4 = mul i31 %trunc_ln26_5, i31 %data_load_40_read

]]></Node>
<StgValue><ssdm name="mul_ln26_4"/></StgValue>
</operation>

<operation id="333" st_id="14" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:117 %mul_ln26_5 = mul i31 %trunc_ln26_6, i31 %data_load_42_read

]]></Node>
<StgValue><ssdm name="mul_ln26_5"/></StgValue>
</operation>

<operation id="334" st_id="14" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:126 %mul_ln26_8 = mul i31 %trunc_ln26_9, i31 %data_load_48_read

]]></Node>
<StgValue><ssdm name="mul_ln26_8"/></StgValue>
</operation>

<operation id="335" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:127 %data_load_9 = load i10 %data_addr_9

]]></Node>
<StgValue><ssdm name="data_load_9"/></StgValue>
</operation>

<operation id="336" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_25_6.split:128 %trunc_ln26_10 = trunc i32 %data_load_9

]]></Node>
<StgValue><ssdm name="trunc_ln26_10"/></StgValue>
</operation>

<operation id="337" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:130 %data_load_10 = load i10 %data_addr_10

]]></Node>
<StgValue><ssdm name="data_load_10"/></StgValue>
</operation>

<operation id="338" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_25_6.split:131 %trunc_ln26_11 = trunc i32 %data_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln26_11"/></StgValue>
</operation>

<operation id="339" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:133 %data_load_11 = load i10 %data_addr_11

]]></Node>
<StgValue><ssdm name="data_load_11"/></StgValue>
</operation>

<operation id="340" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:136 %data_load_12 = load i10 %data_addr_12

]]></Node>
<StgValue><ssdm name="data_load_12"/></StgValue>
</operation>

<operation id="341" st_id="14" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:180 %mul_ln26_26 = mul i31 %trunc_ln26_27, i31 %data_load_84_read

]]></Node>
<StgValue><ssdm name="mul_ln26_26"/></StgValue>
</operation>

<operation id="342" st_id="14" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:183 %mul_ln26_27 = mul i31 %trunc_ln26_28, i31 %data_load_86_read

]]></Node>
<StgValue><ssdm name="mul_ln26_27"/></StgValue>
</operation>

<operation id="343" st_id="14" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:186 %mul_ln26_28 = mul i31 %trunc_ln26_29, i31 %data_load_88_read

]]></Node>
<StgValue><ssdm name="mul_ln26_28"/></StgValue>
</operation>

<operation id="344" st_id="14" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:189 %mul_ln26_29 = mul i31 %trunc_ln26_30, i31 %data_load_90_read

]]></Node>
<StgValue><ssdm name="mul_ln26_29"/></StgValue>
</operation>

<operation id="345" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:218 %add_ln26_22 = add i31 %mul_ln26_24, i31 %mul_ln26_25

]]></Node>
<StgValue><ssdm name="add_ln26_22"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="346" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:40 %zext_ln26_12 = zext i10 %add_ln26_42

]]></Node>
<StgValue><ssdm name="zext_ln26_12"/></StgValue>
</operation>

<operation id="347" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_6.split:41 %data_addr_13 = getelementptr i32 %data, i64 0, i64 %zext_ln26_12

]]></Node>
<StgValue><ssdm name="data_addr_13"/></StgValue>
</operation>

<operation id="348" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:52 %zext_ln26_16 = zext i10 %add_ln26_45

]]></Node>
<StgValue><ssdm name="zext_ln26_16"/></StgValue>
</operation>

<operation id="349" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_6.split:53 %data_addr_17 = getelementptr i32 %data, i64 0, i64 %zext_ln26_16

]]></Node>
<StgValue><ssdm name="data_addr_17"/></StgValue>
</operation>

<operation id="350" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:60 %add_ln26_48 = add i10 %trunc_ln26, i10 640

]]></Node>
<StgValue><ssdm name="add_ln26_48"/></StgValue>
</operation>

<operation id="351" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:63 %add_ln26_49 = add i10 %trunc_ln26, i10 672

]]></Node>
<StgValue><ssdm name="add_ln26_49"/></StgValue>
</operation>

<operation id="352" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:96 %add_ln28 = add i10 %zext_ln28_read, i10 %trunc_ln26

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="353" st_id="15" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:105 %mul_ln26_1 = mul i31 %trunc_ln26_2, i31 %data_load_34_read

]]></Node>
<StgValue><ssdm name="mul_ln26_1"/></StgValue>
</operation>

<operation id="354" st_id="15" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:108 %mul_ln26_2 = mul i31 %trunc_ln26_3, i31 %data_load_36_read

]]></Node>
<StgValue><ssdm name="mul_ln26_2"/></StgValue>
</operation>

<operation id="355" st_id="15" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:111 %mul_ln26_3 = mul i31 %trunc_ln26_4, i31 %data_load_38_read

]]></Node>
<StgValue><ssdm name="mul_ln26_3"/></StgValue>
</operation>

<operation id="356" st_id="15" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:114 %mul_ln26_4 = mul i31 %trunc_ln26_5, i31 %data_load_40_read

]]></Node>
<StgValue><ssdm name="mul_ln26_4"/></StgValue>
</operation>

<operation id="357" st_id="15" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:117 %mul_ln26_5 = mul i31 %trunc_ln26_6, i31 %data_load_42_read

]]></Node>
<StgValue><ssdm name="mul_ln26_5"/></StgValue>
</operation>

<operation id="358" st_id="15" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:126 %mul_ln26_8 = mul i31 %trunc_ln26_9, i31 %data_load_48_read

]]></Node>
<StgValue><ssdm name="mul_ln26_8"/></StgValue>
</operation>

<operation id="359" st_id="15" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:129 %mul_ln26_9 = mul i31 %trunc_ln26_10, i31 %data_load_50_read

]]></Node>
<StgValue><ssdm name="mul_ln26_9"/></StgValue>
</operation>

<operation id="360" st_id="15" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:132 %mul_ln26_10 = mul i31 %trunc_ln26_11, i31 %data_load_52_read

]]></Node>
<StgValue><ssdm name="mul_ln26_10"/></StgValue>
</operation>

<operation id="361" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:133 %data_load_11 = load i10 %data_addr_11

]]></Node>
<StgValue><ssdm name="data_load_11"/></StgValue>
</operation>

<operation id="362" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_25_6.split:134 %trunc_ln26_12 = trunc i32 %data_load_11

]]></Node>
<StgValue><ssdm name="trunc_ln26_12"/></StgValue>
</operation>

<operation id="363" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:136 %data_load_12 = load i10 %data_addr_12

]]></Node>
<StgValue><ssdm name="data_load_12"/></StgValue>
</operation>

<operation id="364" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_25_6.split:137 %trunc_ln26_13 = trunc i32 %data_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln26_13"/></StgValue>
</operation>

<operation id="365" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:139 %data_load_13 = load i10 %data_addr_13

]]></Node>
<StgValue><ssdm name="data_load_13"/></StgValue>
</operation>

<operation id="366" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:151 %data_load_17 = load i10 %data_addr_17

]]></Node>
<StgValue><ssdm name="data_load_17"/></StgValue>
</operation>

<operation id="367" st_id="15" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:186 %mul_ln26_28 = mul i31 %trunc_ln26_29, i31 %data_load_88_read

]]></Node>
<StgValue><ssdm name="mul_ln26_28"/></StgValue>
</operation>

<operation id="368" st_id="15" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:189 %mul_ln26_29 = mul i31 %trunc_ln26_30, i31 %data_load_90_read

]]></Node>
<StgValue><ssdm name="mul_ln26_29"/></StgValue>
</operation>

<operation id="369" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:219 %add_ln26_23 = add i31 %mul_ln26_26, i31 %mul_ln26_27

]]></Node>
<StgValue><ssdm name="add_ln26_23"/></StgValue>
</operation>

<operation id="370" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_25_6.split:229 %add_ln23 = add i11 %j_1, i11 1

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="371" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_25_6.split:230 %store_ln23 = store i11 %add_ln23, i11 %j

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="372" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:61 %zext_ln26_19 = zext i10 %add_ln26_48

]]></Node>
<StgValue><ssdm name="zext_ln26_19"/></StgValue>
</operation>

<operation id="373" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_6.split:62 %data_addr_20 = getelementptr i32 %data, i64 0, i64 %zext_ln26_19

]]></Node>
<StgValue><ssdm name="data_addr_20"/></StgValue>
</operation>

<operation id="374" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:64 %zext_ln26_20 = zext i10 %add_ln26_49

]]></Node>
<StgValue><ssdm name="zext_ln26_20"/></StgValue>
</operation>

<operation id="375" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_6.split:65 %data_addr_21 = getelementptr i32 %data, i64 0, i64 %zext_ln26_20

]]></Node>
<StgValue><ssdm name="data_addr_21"/></StgValue>
</operation>

<operation id="376" st_id="16" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:105 %mul_ln26_1 = mul i31 %trunc_ln26_2, i31 %data_load_34_read

]]></Node>
<StgValue><ssdm name="mul_ln26_1"/></StgValue>
</operation>

<operation id="377" st_id="16" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:108 %mul_ln26_2 = mul i31 %trunc_ln26_3, i31 %data_load_36_read

]]></Node>
<StgValue><ssdm name="mul_ln26_2"/></StgValue>
</operation>

<operation id="378" st_id="16" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:111 %mul_ln26_3 = mul i31 %trunc_ln26_4, i31 %data_load_38_read

]]></Node>
<StgValue><ssdm name="mul_ln26_3"/></StgValue>
</operation>

<operation id="379" st_id="16" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:114 %mul_ln26_4 = mul i31 %trunc_ln26_5, i31 %data_load_40_read

]]></Node>
<StgValue><ssdm name="mul_ln26_4"/></StgValue>
</operation>

<operation id="380" st_id="16" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:117 %mul_ln26_5 = mul i31 %trunc_ln26_6, i31 %data_load_42_read

]]></Node>
<StgValue><ssdm name="mul_ln26_5"/></StgValue>
</operation>

<operation id="381" st_id="16" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:126 %mul_ln26_8 = mul i31 %trunc_ln26_9, i31 %data_load_48_read

]]></Node>
<StgValue><ssdm name="mul_ln26_8"/></StgValue>
</operation>

<operation id="382" st_id="16" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:129 %mul_ln26_9 = mul i31 %trunc_ln26_10, i31 %data_load_50_read

]]></Node>
<StgValue><ssdm name="mul_ln26_9"/></StgValue>
</operation>

<operation id="383" st_id="16" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:132 %mul_ln26_10 = mul i31 %trunc_ln26_11, i31 %data_load_52_read

]]></Node>
<StgValue><ssdm name="mul_ln26_10"/></StgValue>
</operation>

<operation id="384" st_id="16" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:135 %mul_ln26_11 = mul i31 %trunc_ln26_12, i31 %data_load_54_read

]]></Node>
<StgValue><ssdm name="mul_ln26_11"/></StgValue>
</operation>

<operation id="385" st_id="16" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:138 %mul_ln26_12 = mul i31 %trunc_ln26_13, i31 %data_load_56_read

]]></Node>
<StgValue><ssdm name="mul_ln26_12"/></StgValue>
</operation>

<operation id="386" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:139 %data_load_13 = load i10 %data_addr_13

]]></Node>
<StgValue><ssdm name="data_load_13"/></StgValue>
</operation>

<operation id="387" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_25_6.split:140 %trunc_ln26_14 = trunc i32 %data_load_13

]]></Node>
<StgValue><ssdm name="trunc_ln26_14"/></StgValue>
</operation>

<operation id="388" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:151 %data_load_17 = load i10 %data_addr_17

]]></Node>
<StgValue><ssdm name="data_load_17"/></StgValue>
</operation>

<operation id="389" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_25_6.split:152 %trunc_ln26_18 = trunc i32 %data_load_17

]]></Node>
<StgValue><ssdm name="trunc_ln26_18"/></StgValue>
</operation>

<operation id="390" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:160 %data_load_20 = load i10 %data_addr_20

]]></Node>
<StgValue><ssdm name="data_load_20"/></StgValue>
</operation>

<operation id="391" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:163 %data_load_21 = load i10 %data_addr_21

]]></Node>
<StgValue><ssdm name="data_load_21"/></StgValue>
</operation>

<operation id="392" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:221 %add_ln26_25 = add i31 %mul_ln26_28, i31 %mul_ln26_29

]]></Node>
<StgValue><ssdm name="add_ln26_25"/></StgValue>
</operation>

<operation id="393" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:223 %add_ln26_27 = add i31 %add_ln26_26, i31 %add_ln26_25

]]></Node>
<StgValue><ssdm name="add_ln26_27"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="394" st_id="17" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:111 %mul_ln26_3 = mul i31 %trunc_ln26_4, i31 %data_load_38_read

]]></Node>
<StgValue><ssdm name="mul_ln26_3"/></StgValue>
</operation>

<operation id="395" st_id="17" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:114 %mul_ln26_4 = mul i31 %trunc_ln26_5, i31 %data_load_40_read

]]></Node>
<StgValue><ssdm name="mul_ln26_4"/></StgValue>
</operation>

<operation id="396" st_id="17" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:117 %mul_ln26_5 = mul i31 %trunc_ln26_6, i31 %data_load_42_read

]]></Node>
<StgValue><ssdm name="mul_ln26_5"/></StgValue>
</operation>

<operation id="397" st_id="17" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:126 %mul_ln26_8 = mul i31 %trunc_ln26_9, i31 %data_load_48_read

]]></Node>
<StgValue><ssdm name="mul_ln26_8"/></StgValue>
</operation>

<operation id="398" st_id="17" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:129 %mul_ln26_9 = mul i31 %trunc_ln26_10, i31 %data_load_50_read

]]></Node>
<StgValue><ssdm name="mul_ln26_9"/></StgValue>
</operation>

<operation id="399" st_id="17" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:132 %mul_ln26_10 = mul i31 %trunc_ln26_11, i31 %data_load_52_read

]]></Node>
<StgValue><ssdm name="mul_ln26_10"/></StgValue>
</operation>

<operation id="400" st_id="17" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:135 %mul_ln26_11 = mul i31 %trunc_ln26_12, i31 %data_load_54_read

]]></Node>
<StgValue><ssdm name="mul_ln26_11"/></StgValue>
</operation>

<operation id="401" st_id="17" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:138 %mul_ln26_12 = mul i31 %trunc_ln26_13, i31 %data_load_56_read

]]></Node>
<StgValue><ssdm name="mul_ln26_12"/></StgValue>
</operation>

<operation id="402" st_id="17" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:141 %mul_ln26_13 = mul i31 %trunc_ln26_14, i31 %data_load_58_read

]]></Node>
<StgValue><ssdm name="mul_ln26_13"/></StgValue>
</operation>

<operation id="403" st_id="17" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:153 %mul_ln26_17 = mul i31 %trunc_ln26_18, i31 %data_load_66_read

]]></Node>
<StgValue><ssdm name="mul_ln26_17"/></StgValue>
</operation>

<operation id="404" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:160 %data_load_20 = load i10 %data_addr_20

]]></Node>
<StgValue><ssdm name="data_load_20"/></StgValue>
</operation>

<operation id="405" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_25_6.split:161 %trunc_ln26_21 = trunc i32 %data_load_20

]]></Node>
<StgValue><ssdm name="trunc_ln26_21"/></StgValue>
</operation>

<operation id="406" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:163 %data_load_21 = load i10 %data_addr_21

]]></Node>
<StgValue><ssdm name="data_load_21"/></StgValue>
</operation>

<operation id="407" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_25_6.split:164 %trunc_ln26_22 = trunc i32 %data_load_21

]]></Node>
<StgValue><ssdm name="trunc_ln26_22"/></StgValue>
</operation>

<operation id="408" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:196 %add_ln26 = add i31 %mul_ln26_1, i31 %mul_ln26

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="409" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:220 %add_ln26_24 = add i31 %add_ln26_23, i31 %add_ln26_22

]]></Node>
<StgValue><ssdm name="add_ln26_24"/></StgValue>
</operation>

<operation id="410" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:224 %add_ln26_28 = add i31 %add_ln26_27, i31 %add_ln26_24

]]></Node>
<StgValue><ssdm name="add_ln26_28"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="411" st_id="18" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:117 %mul_ln26_5 = mul i31 %trunc_ln26_6, i31 %data_load_42_read

]]></Node>
<StgValue><ssdm name="mul_ln26_5"/></StgValue>
</operation>

<operation id="412" st_id="18" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:126 %mul_ln26_8 = mul i31 %trunc_ln26_9, i31 %data_load_48_read

]]></Node>
<StgValue><ssdm name="mul_ln26_8"/></StgValue>
</operation>

<operation id="413" st_id="18" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:129 %mul_ln26_9 = mul i31 %trunc_ln26_10, i31 %data_load_50_read

]]></Node>
<StgValue><ssdm name="mul_ln26_9"/></StgValue>
</operation>

<operation id="414" st_id="18" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:132 %mul_ln26_10 = mul i31 %trunc_ln26_11, i31 %data_load_52_read

]]></Node>
<StgValue><ssdm name="mul_ln26_10"/></StgValue>
</operation>

<operation id="415" st_id="18" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:135 %mul_ln26_11 = mul i31 %trunc_ln26_12, i31 %data_load_54_read

]]></Node>
<StgValue><ssdm name="mul_ln26_11"/></StgValue>
</operation>

<operation id="416" st_id="18" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:138 %mul_ln26_12 = mul i31 %trunc_ln26_13, i31 %data_load_56_read

]]></Node>
<StgValue><ssdm name="mul_ln26_12"/></StgValue>
</operation>

<operation id="417" st_id="18" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:141 %mul_ln26_13 = mul i31 %trunc_ln26_14, i31 %data_load_58_read

]]></Node>
<StgValue><ssdm name="mul_ln26_13"/></StgValue>
</operation>

<operation id="418" st_id="18" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:153 %mul_ln26_17 = mul i31 %trunc_ln26_18, i31 %data_load_66_read

]]></Node>
<StgValue><ssdm name="mul_ln26_17"/></StgValue>
</operation>

<operation id="419" st_id="18" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:162 %mul_ln26_20 = mul i31 %trunc_ln26_21, i31 %data_load_72_read

]]></Node>
<StgValue><ssdm name="mul_ln26_20"/></StgValue>
</operation>

<operation id="420" st_id="18" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:165 %mul_ln26_21 = mul i31 %trunc_ln26_22, i31 %data_load_74_read

]]></Node>
<StgValue><ssdm name="mul_ln26_21"/></StgValue>
</operation>

<operation id="421" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:197 %add_ln26_1 = add i31 %mul_ln26_2, i31 %mul_ln26_3

]]></Node>
<StgValue><ssdm name="add_ln26_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="422" st_id="19" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:129 %mul_ln26_9 = mul i31 %trunc_ln26_10, i31 %data_load_50_read

]]></Node>
<StgValue><ssdm name="mul_ln26_9"/></StgValue>
</operation>

<operation id="423" st_id="19" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:132 %mul_ln26_10 = mul i31 %trunc_ln26_11, i31 %data_load_52_read

]]></Node>
<StgValue><ssdm name="mul_ln26_10"/></StgValue>
</operation>

<operation id="424" st_id="19" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:135 %mul_ln26_11 = mul i31 %trunc_ln26_12, i31 %data_load_54_read

]]></Node>
<StgValue><ssdm name="mul_ln26_11"/></StgValue>
</operation>

<operation id="425" st_id="19" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:138 %mul_ln26_12 = mul i31 %trunc_ln26_13, i31 %data_load_56_read

]]></Node>
<StgValue><ssdm name="mul_ln26_12"/></StgValue>
</operation>

<operation id="426" st_id="19" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:141 %mul_ln26_13 = mul i31 %trunc_ln26_14, i31 %data_load_58_read

]]></Node>
<StgValue><ssdm name="mul_ln26_13"/></StgValue>
</operation>

<operation id="427" st_id="19" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:153 %mul_ln26_17 = mul i31 %trunc_ln26_18, i31 %data_load_66_read

]]></Node>
<StgValue><ssdm name="mul_ln26_17"/></StgValue>
</operation>

<operation id="428" st_id="19" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:162 %mul_ln26_20 = mul i31 %trunc_ln26_21, i31 %data_load_72_read

]]></Node>
<StgValue><ssdm name="mul_ln26_20"/></StgValue>
</operation>

<operation id="429" st_id="19" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:165 %mul_ln26_21 = mul i31 %trunc_ln26_22, i31 %data_load_74_read

]]></Node>
<StgValue><ssdm name="mul_ln26_21"/></StgValue>
</operation>

<operation id="430" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:199 %add_ln26_3 = add i31 %mul_ln26_4, i31 %mul_ln26_5

]]></Node>
<StgValue><ssdm name="add_ln26_3"/></StgValue>
</operation>

<operation id="431" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:201 %add_ln26_5 = add i31 %add_ln26_4, i31 %add_ln26_3

]]></Node>
<StgValue><ssdm name="add_ln26_5"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="432" st_id="20" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:135 %mul_ln26_11 = mul i31 %trunc_ln26_12, i31 %data_load_54_read

]]></Node>
<StgValue><ssdm name="mul_ln26_11"/></StgValue>
</operation>

<operation id="433" st_id="20" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:138 %mul_ln26_12 = mul i31 %trunc_ln26_13, i31 %data_load_56_read

]]></Node>
<StgValue><ssdm name="mul_ln26_12"/></StgValue>
</operation>

<operation id="434" st_id="20" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:141 %mul_ln26_13 = mul i31 %trunc_ln26_14, i31 %data_load_58_read

]]></Node>
<StgValue><ssdm name="mul_ln26_13"/></StgValue>
</operation>

<operation id="435" st_id="20" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:153 %mul_ln26_17 = mul i31 %trunc_ln26_18, i31 %data_load_66_read

]]></Node>
<StgValue><ssdm name="mul_ln26_17"/></StgValue>
</operation>

<operation id="436" st_id="20" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:162 %mul_ln26_20 = mul i31 %trunc_ln26_21, i31 %data_load_72_read

]]></Node>
<StgValue><ssdm name="mul_ln26_20"/></StgValue>
</operation>

<operation id="437" st_id="20" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:165 %mul_ln26_21 = mul i31 %trunc_ln26_22, i31 %data_load_74_read

]]></Node>
<StgValue><ssdm name="mul_ln26_21"/></StgValue>
</operation>

<operation id="438" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:198 %add_ln26_2 = add i31 %add_ln26_1, i31 %add_ln26

]]></Node>
<StgValue><ssdm name="add_ln26_2"/></StgValue>
</operation>

<operation id="439" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:202 %add_ln26_6 = add i31 %add_ln26_5, i31 %add_ln26_2

]]></Node>
<StgValue><ssdm name="add_ln26_6"/></StgValue>
</operation>

<operation id="440" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:203 %add_ln26_7 = add i31 %mul_ln26_8, i31 %mul_ln26_9

]]></Node>
<StgValue><ssdm name="add_ln26_7"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="441" st_id="21" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:141 %mul_ln26_13 = mul i31 %trunc_ln26_14, i31 %data_load_58_read

]]></Node>
<StgValue><ssdm name="mul_ln26_13"/></StgValue>
</operation>

<operation id="442" st_id="21" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:153 %mul_ln26_17 = mul i31 %trunc_ln26_18, i31 %data_load_66_read

]]></Node>
<StgValue><ssdm name="mul_ln26_17"/></StgValue>
</operation>

<operation id="443" st_id="21" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:162 %mul_ln26_20 = mul i31 %trunc_ln26_21, i31 %data_load_72_read

]]></Node>
<StgValue><ssdm name="mul_ln26_20"/></StgValue>
</operation>

<operation id="444" st_id="21" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:165 %mul_ln26_21 = mul i31 %trunc_ln26_22, i31 %data_load_74_read

]]></Node>
<StgValue><ssdm name="mul_ln26_21"/></StgValue>
</operation>

<operation id="445" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:204 %add_ln26_8 = add i31 %mul_ln26_10, i31 %mul_ln26_11

]]></Node>
<StgValue><ssdm name="add_ln26_8"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="446" st_id="22" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:162 %mul_ln26_20 = mul i31 %trunc_ln26_21, i31 %data_load_72_read

]]></Node>
<StgValue><ssdm name="mul_ln26_20"/></StgValue>
</operation>

<operation id="447" st_id="22" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:165 %mul_ln26_21 = mul i31 %trunc_ln26_22, i31 %data_load_74_read

]]></Node>
<StgValue><ssdm name="mul_ln26_21"/></StgValue>
</operation>

<operation id="448" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:206 %add_ln26_10 = add i31 %mul_ln26_12, i31 %mul_ln26_13

]]></Node>
<StgValue><ssdm name="add_ln26_10"/></StgValue>
</operation>

<operation id="449" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:208 %add_ln26_12 = add i31 %add_ln26_11, i31 %add_ln26_10

]]></Node>
<StgValue><ssdm name="add_ln26_12"/></StgValue>
</operation>

<operation id="450" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:211 %add_ln26_15 = add i31 %mul_ln26_16, i31 %mul_ln26_17

]]></Node>
<StgValue><ssdm name="add_ln26_15"/></StgValue>
</operation>

<operation id="451" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:213 %add_ln26_17 = add i31 %add_ln26_16, i31 %add_ln26_15

]]></Node>
<StgValue><ssdm name="add_ln26_17"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="452" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:205 %add_ln26_9 = add i31 %add_ln26_8, i31 %add_ln26_7

]]></Node>
<StgValue><ssdm name="add_ln26_9"/></StgValue>
</operation>

<operation id="453" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:209 %add_ln26_13 = add i31 %add_ln26_12, i31 %add_ln26_9

]]></Node>
<StgValue><ssdm name="add_ln26_13"/></StgValue>
</operation>

<operation id="454" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:214 %add_ln26_18 = add i31 %mul_ln26_20, i31 %mul_ln26_21

]]></Node>
<StgValue><ssdm name="add_ln26_18"/></StgValue>
</operation>

<operation id="455" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:216 %add_ln26_20 = add i31 %add_ln26_19, i31 %add_ln26_18

]]></Node>
<StgValue><ssdm name="add_ln26_20"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="456" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:217 %add_ln26_21 = add i31 %add_ln26_20, i31 %add_ln26_17

]]></Node>
<StgValue><ssdm name="add_ln26_21"/></StgValue>
</operation>

<operation id="457" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:225 %add_ln26_29 = add i31 %add_ln26_28, i31 %add_ln26_21

]]></Node>
<StgValue><ssdm name="add_ln26_29"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="458" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:210 %add_ln26_14 = add i31 %add_ln26_13, i31 %add_ln26_6

]]></Node>
<StgValue><ssdm name="add_ln26_14"/></StgValue>
</operation>

<operation id="459" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_25_6.split:226 %add_ln27 = add i31 %add_ln26_29, i31 %add_ln26_14

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="460" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:97 %zext_ln28_1 = zext i10 %add_ln28

]]></Node>
<StgValue><ssdm name="zext_ln28_1"/></StgValue>
</operation>

<operation id="461" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_6.split:98 %cov_addr = getelementptr i32 %cov, i64 0, i64 %zext_ln28_1

]]></Node>
<StgValue><ssdm name="cov_addr"/></StgValue>
</operation>

<operation id="462" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_25_6.split:99 %specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln23"/></StgValue>
</operation>

<operation id="463" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
VITIS_LOOP_25_6.split:227 %c = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %add_ln27, i1 0

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="464" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
VITIS_LOOP_25_6.split:228 %store_ln28 = store i32 %c, i10 %cov_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="465" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_25_6.split:231 %br_ln23 = br void %VITIS_LOOP_25_6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
