//============================================================
// dsa_pixel_fetch_unified.sv
// Wrapper que selecciona entre fetch secuencial y SIMD
//============================================================

module dsa_pixel_fetch_unified #(
    parameter ADDR_WIDTH = 18,
    parameter IMG_WIDTH  = 512,
    parameter SIMD_WIDTH = 4
)(
    input  logic                    clk,
    input  logic                    rst,

    // Control
    input  logic                    mode_simd,      // 0: secuencial, 1: SIMD
    input  logic                    req_valid,
    
    // Entradas secuenciales
    input  logic [15:0]             seq_src_x_int,
    input  logic [15:0]             seq_src_y_int,
    input  logic [15:0]             seq_frac_x,
    input  logic [15:0]             seq_frac_y,
    
    // Entradas SIMD
    input  logic [15:0]             simd_base_x,
    input  logic [15:0]             simd_base_y,
    input  logic [7:0]              scale_factor,
    
    input  logic [ADDR_WIDTH-1:0]   img_base_addr,

    // Interfaz memoria (compartida)
    output logic                    mem_read_en,
    output logic [ADDR_WIDTH-1:0]   mem_addr,
    input  logic [7:0]              mem_data,

    // Salidas secuenciales
    output logic                    seq_fetch_valid,
    output logic [7:0]              seq_p00, seq_p01, seq_p10, seq_p11,
    output logic [15:0]             seq_a, seq_b,
    output logic                    seq_busy,

    // Salidas SIMD
    output logic                    simd_fetch_valid,
    output logic [7:0]              simd_p00 [0:SIMD_WIDTH-1],
    output logic [7:0]              simd_p01 [0:SIMD_WIDTH-1],
    output logic [7:0]              simd_p10 [0:SIMD_WIDTH-1],
    output logic [7:0]              simd_p11 [0:SIMD_WIDTH-1],
    output logic [15:0]             simd_a   [0:SIMD_WIDTH-1],
    output logic [15:0]             simd_b   [0:SIMD_WIDTH-1],
    output logic                    simd_busy
);

    //========================================================
    // Señales internas de fetch secuencial
    //========================================================
    logic                    seq_mem_read_en;
    logic [ADDR_WIDTH-1:0]   seq_mem_addr;

    //========================================================
    // Señales internas de fetch SIMD
    //========================================================
    logic                    simd_mem_read_en;
    logic [ADDR_WIDTH-1:0]   simd_mem_addr;

    //========================================================
    // Instancia de fetch secuencial
    //========================================================
    dsa_pixel_fetch_sequential #(
        .ADDR_WIDTH(ADDR_WIDTH),
        .IMG_WIDTH(IMG_WIDTH)
    ) seq_fetch (
        .clk(clk),
        .rst(rst),
        .req_valid(req_valid && !mode_simd),
        .src_x_int(seq_src_x_int),
        .src_y_int(seq_src_y_int),
        .frac_x(seq_frac_x),
        .frac_y(seq_frac_y),
        .img_base_addr(img_base_addr),
        .mem_read_en(seq_mem_read_en),
        .mem_addr(seq_mem_addr),
        .mem_data(mem_data),
        .fetch_valid(seq_fetch_valid),
        .p00(seq_p00),
        .p01(seq_p01),
        .p10(seq_p10),
        .p11(seq_p11),
        .a(seq_a),
        .b(seq_b),
        .busy(seq_busy)
    );

    //========================================================
    // Instancia de fetch SIMD
    //========================================================
    dsa_pixel_fetch_simd #(
        .ADDR_WIDTH(ADDR_WIDTH),
        .IMG_WIDTH(IMG_WIDTH),
        .SIMD_WIDTH(SIMD_WIDTH)
    ) simd_fetch (
        .clk(clk),
        .rst(rst),
        .req_valid(req_valid && mode_simd),
        .base_x(simd_base_x),
        .base_y(simd_base_y),
        .scale_factor(scale_factor),
        .img_base_addr(img_base_addr),
        .mem_read_en(simd_mem_read_en),
        .mem_addr(simd_mem_addr),
        .mem_data(mem_data),
        .fetch_valid(simd_fetch_valid),
        .p00(simd_p00),
        .p01(simd_p01),
        .p10(simd_p10),
        .p11(simd_p11),
        .a(simd_a),
        .b(simd_b),
        .busy(simd_busy)
    );

    //========================================================
    // Multiplexor de memoria
    //========================================================
    always_comb begin
        if (mode_simd) begin
            mem_read_en = simd_mem_read_en;
            mem_addr    = simd_mem_addr;
        end else begin
            mem_read_en = seq_mem_read_en;
            mem_addr    = seq_mem_addr;
        end
    end

endmodule