if {![file exists "J:/STEP_V21_Code/STEP_V21_Sim/STEP_V21_Sim.mpf"]} { 
	project new "J:/STEP_V21_Code/STEP_V21_Sim" STEP_V21_Sim
	project addfile "J:/STEP_V21_Code/STEP_V21_Sim/STEP_V21_Sim.v"
	project addfile "J:/STEP_V21_Code/STEP_V21_Sim/STEP_V21_Test.v"
	project addfile "J:/STEP_V21_Code/STEP_V21_Sim/Clock_div.v"
	project addfile "J:/STEP_V21_Code/STEP_V21_Sim/Heart_beat.v"
	project addfile "J:/STEP_V21_Code/STEP_V21_Sim/Water_led.v"
	project addfile "J:/STEP_V21_Code/STEP_V21_Sim/Color_led.v"
	project addfile "J:/STEP_V21_Code/STEP_V21_Sim/Segment_led.v"
	vlib  work
	vdel -lib work -all 
	vlib work
	vlog -work work "J:/STEP_V21_Code/STEP_V21_Sim/STEP_V21_Sim.v"
	vlog -work work "J:/STEP_V21_Code/STEP_V21_Sim/STEP_V21_Test.v"
	vlog -work work "J:/STEP_V21_Code/STEP_V21_Sim/Clock_div.v"
	vlog -work work "J:/STEP_V21_Code/STEP_V21_Sim/Heart_beat.v"
	vlog -work work "J:/STEP_V21_Code/STEP_V21_Sim/Water_led.v"
	vlog -work work "J:/STEP_V21_Code/STEP_V21_Sim/Color_led.v"
	vlog -work work "J:/STEP_V21_Code/STEP_V21_Sim/Segment_led.v"
} else {
	project open "J:/STEP_V21_Code/STEP_V21_Sim/STEP_V21_Sim"
}
vsim -version
