 ==  Bambu executed with: bambu -O1 -fcse-follow-jumps -fno-tree-ter -ftree-vectorize -I/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR/RECIPE_INT/lud/includes/values_1 --simulate --simulator=VERILATOR --clock-period=5 --device-name=xc7a100t-1csg324-VVD /home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x//SLIDE-x-BENCH/RECIPE/lud/frst.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2020 Politecnico di Milano
Version: PandA 0.9.7-dev - Revision 151822f6eb6b28b68ef7cde4c7c3c0add185ed9d-panda-0.9.7-dev

Target technology = FPGA
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
  The top function inferred from the specification is: main
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

  Functions to be synthesized:
    __divsi3
    myabs
    lud
    main


  Memory allocation information:
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 9
    SIZE bus bitsize: 6
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 416
    Internally allocated memory: 416
  Time to perform memory allocation: 0.00 seconds


  Memory allocation information:
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 9
    SIZE bus bitsize: 6
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 416
    Internally allocated memory: 416
  Time to perform memory allocation: 0.00 seconds


  Module allocation information for function myabs:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.02 seconds


  Scheduling Information of function myabs:
    Number of control steps: 4
    Minimum slack: 1.4249999999999998
    Estimated max frequency (MHz): 279.72027972027973
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function myabs:
    Number of states: 3
    Minimum number of cycles: 3
    Maximum number of cycles 3
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function myabs:
    Bound operations:6/6
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function myabs:
    Number of storage values inserted: 2
  Time to compute storage value information: 0.00 seconds


  Module binding information for function myabs:
    Number of modules instantiated: 6
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 66
    Estimated area of MUX21: 0
    Total estimated area: 66
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function myabs:
    Register allocation algorithm obtains an optimal result: 2 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function myabs: 38
  All registers are without enable: function pipelining may come for free
  Resources are not shared in function myabs: function pipelining may come for free

  Module allocation information for function __divsi3:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.11 seconds


  Scheduling Information of function __divsi3:
    Number of control steps: 6
    Minimum slack: 0.12339999700000004
    Estimated max frequency (MHz): 205.06090296206727
  Time to perform scheduling: 0.03 seconds


  State Transition Graph Information of function __divsi3:
    Number of states: 5
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function __divsi3:
    Bound operations:50/72
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function __divsi3:
    Number of storage values inserted: 18
  Time to compute storage value information: 0.00 seconds


  Register binding information for function __divsi3:
    Register allocation algorithm obtains a sub-optimal result: 13 registers(LB:12)
  Time to perform register binding: 0.00 seconds


  Register binding information for function __divsi3:
    Register allocation algorithm obtains a sub-optimal result: 13 registers(LB:12)
  Time to perform register binding: 0.00 seconds


  Module binding information for function __divsi3:
    Number of modules instantiated: 72
    Number of possible conflicts for possible false paths introduced by resource sharing: 4
    Estimated resources area (no Muxes and address logic): 476
    Estimated area of MUX21: 0
    Total estimated area: 476
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function __divsi3:
    Register allocation algorithm obtains a sub-optimal result: 13 registers(LB:12)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function __divsi3:
    Number of allocated multiplexers (2-to-1 equivalent): 6
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function __divsi3: 201

  Module allocation information for function lud:
    Number of complex operations: 6
    Number of complex operations: 6
  Time to perform module allocation: 0.09 seconds


  Scheduling Information of function lud:
    Number of control steps: 30
    Minimum slack: 1.8873791418627661e-15
    Estimated max frequency (MHz): 200.00000000000009
  Time to perform scheduling: 0.07 seconds


  State Transition Graph Information of function lud:
    Number of states: 33
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Easy binding information for function lud:
    Bound operations:118/155
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function lud:
    Number of storage values inserted: 41
  Time to compute storage value information: 0.00 seconds


  Register binding information for function lud:
    Register allocation algorithm obtains a sub-optimal result: 36 registers(LB:21)
  Time to perform register binding: 0.01 seconds


  Register binding information for function lud:
    Register allocation algorithm obtains a sub-optimal result: 38 registers(LB:21)
  Time to perform register binding: 0.00 seconds


  Module binding information for function lud:
    Number of modules instantiated: 138
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 16807
    Estimated area of MUX21: 594
    Total estimated area: 17401
    Estimated number of DSPs: 6
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.01 seconds


  Register binding information for function lud:
    Register allocation algorithm obtains a sub-optimal result: 37 registers(LB:21)
  Time to perform register binding: 0.01 seconds


  Connection Binding Information for function lud:
    Number of allocated multiplexers (2-to-1 equivalent): 26
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function lud: 564

  Module allocation information for function main:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.01 seconds


  Scheduling Information of function main:
    Number of control steps: 4
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function main:
    Number of states: 3
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function main:
    Bound operations:4/4
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function main:
    Number of storage values inserted: 0
  Time to compute storage value information: 0.00 seconds


  Module binding information for function main:
    Number of modules instantiated: 4
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 2000
    Estimated area of MUX21: 0
    Total estimated area: 2000
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains an optimal result: 0 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function main: 0
[0mWarning: XML file "/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR/RECIPE_INT/lud/files/values_1/test.xml" cannot be opened, creating a stub with random values
Warning: Simulation completed but it is not possible to determine if it is correct!
  Total cycles             : 13 cycles
  Number of executions     : 1
  Average execution        : 13 cycles
