{C:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/primitive_logic_gates/and_gate_level.v} {1 {vlog -work work -stats=none {C:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/primitive_logic_gates/and_gate_level.v}
Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
-- Compiling module and_gate_level
-- Compiling module test_and_gate_level

Top level modules:
	test_and_gate_level

} {} {}}
