--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml i2c_top_test.twx i2c_top_test.ncd -o i2c_top_test.twr
i2c_top_test.pcf -ucf i2c_testing.ucf

Design file:              i2c_top_test.ncd
Physical constraint file: i2c_top_test.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 409 paths analyzed, 70 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.979ns.
--------------------------------------------------------------------------------

Paths for end point i2c_testing/clk_div/cnt_9 (SLICE_X18Y43.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i2c_testing/clk_div/cnt_4 (FF)
  Destination:          i2c_testing/clk_div/cnt_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.938ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.150 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i2c_testing/clk_div/cnt_4 to i2c_testing/clk_div/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.AQ      Tcko                  0.447   i2c_testing/clk_div/cnt<7>
                                                       i2c_testing/clk_div/cnt_4
    SLICE_X19Y43.C1      net (fanout=2)        0.615   i2c_testing/clk_div/cnt<4>
    SLICE_X19Y43.C       Tilo                  0.259   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>1
                                                       i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>1
    SLICE_X19Y43.A2      net (fanout=1)        0.437   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>
    SLICE_X19Y43.A       Tilo                  0.259   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>1
                                                       i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>3
    SLICE_X18Y43.SR      net (fanout=5)        0.479   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o
    SLICE_X18Y43.CLK     Tsrck                 0.442   i2c_testing/clk_div/cnt<11>
                                                       i2c_testing/clk_div/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      2.938ns (1.407ns logic, 1.531ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i2c_testing/clk_div/cnt_15 (FF)
  Destination:          i2c_testing/clk_div/cnt_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.917ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.150 - 0.160)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i2c_testing/clk_div/cnt_15 to i2c_testing/clk_div/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y44.DQ      Tcko                  0.447   i2c_testing/clk_div/cnt<15>
                                                       i2c_testing/clk_div/cnt_15
    SLICE_X19Y43.C2      net (fanout=2)        0.594   i2c_testing/clk_div/cnt<15>
    SLICE_X19Y43.C       Tilo                  0.259   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>1
                                                       i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>1
    SLICE_X19Y43.A2      net (fanout=1)        0.437   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>
    SLICE_X19Y43.A       Tilo                  0.259   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>1
                                                       i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>3
    SLICE_X18Y43.SR      net (fanout=5)        0.479   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o
    SLICE_X18Y43.CLK     Tsrck                 0.442   i2c_testing/clk_div/cnt<11>
                                                       i2c_testing/clk_div/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      2.917ns (1.407ns logic, 1.510ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i2c_testing/clk_div/cnt_5 (FF)
  Destination:          i2c_testing/clk_div/cnt_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.913ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.150 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i2c_testing/clk_div/cnt_5 to i2c_testing/clk_div/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.BQ      Tcko                  0.447   i2c_testing/clk_div/cnt<7>
                                                       i2c_testing/clk_div/cnt_5
    SLICE_X19Y43.D1      net (fanout=2)        0.736   i2c_testing/clk_div/cnt<5>
    SLICE_X19Y43.D       Tilo                  0.259   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>1
                                                       i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>2
    SLICE_X19Y43.A3      net (fanout=1)        0.291   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>1
    SLICE_X19Y43.A       Tilo                  0.259   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>1
                                                       i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>3
    SLICE_X18Y43.SR      net (fanout=5)        0.479   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o
    SLICE_X18Y43.CLK     Tsrck                 0.442   i2c_testing/clk_div/cnt<11>
                                                       i2c_testing/clk_div/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      2.913ns (1.407ns logic, 1.506ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point i2c_testing/clk_div/cnt_11 (SLICE_X18Y43.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i2c_testing/clk_div/cnt_4 (FF)
  Destination:          i2c_testing/clk_div/cnt_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.935ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.150 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i2c_testing/clk_div/cnt_4 to i2c_testing/clk_div/cnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.AQ      Tcko                  0.447   i2c_testing/clk_div/cnt<7>
                                                       i2c_testing/clk_div/cnt_4
    SLICE_X19Y43.C1      net (fanout=2)        0.615   i2c_testing/clk_div/cnt<4>
    SLICE_X19Y43.C       Tilo                  0.259   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>1
                                                       i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>1
    SLICE_X19Y43.A2      net (fanout=1)        0.437   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>
    SLICE_X19Y43.A       Tilo                  0.259   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>1
                                                       i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>3
    SLICE_X18Y43.SR      net (fanout=5)        0.479   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o
    SLICE_X18Y43.CLK     Tsrck                 0.439   i2c_testing/clk_div/cnt<11>
                                                       i2c_testing/clk_div/cnt_11
    -------------------------------------------------  ---------------------------
    Total                                      2.935ns (1.404ns logic, 1.531ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i2c_testing/clk_div/cnt_15 (FF)
  Destination:          i2c_testing/clk_div/cnt_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.914ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.150 - 0.160)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i2c_testing/clk_div/cnt_15 to i2c_testing/clk_div/cnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y44.DQ      Tcko                  0.447   i2c_testing/clk_div/cnt<15>
                                                       i2c_testing/clk_div/cnt_15
    SLICE_X19Y43.C2      net (fanout=2)        0.594   i2c_testing/clk_div/cnt<15>
    SLICE_X19Y43.C       Tilo                  0.259   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>1
                                                       i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>1
    SLICE_X19Y43.A2      net (fanout=1)        0.437   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>
    SLICE_X19Y43.A       Tilo                  0.259   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>1
                                                       i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>3
    SLICE_X18Y43.SR      net (fanout=5)        0.479   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o
    SLICE_X18Y43.CLK     Tsrck                 0.439   i2c_testing/clk_div/cnt<11>
                                                       i2c_testing/clk_div/cnt_11
    -------------------------------------------------  ---------------------------
    Total                                      2.914ns (1.404ns logic, 1.510ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i2c_testing/clk_div/cnt_5 (FF)
  Destination:          i2c_testing/clk_div/cnt_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.910ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.150 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i2c_testing/clk_div/cnt_5 to i2c_testing/clk_div/cnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.BQ      Tcko                  0.447   i2c_testing/clk_div/cnt<7>
                                                       i2c_testing/clk_div/cnt_5
    SLICE_X19Y43.D1      net (fanout=2)        0.736   i2c_testing/clk_div/cnt<5>
    SLICE_X19Y43.D       Tilo                  0.259   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>1
                                                       i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>2
    SLICE_X19Y43.A3      net (fanout=1)        0.291   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>1
    SLICE_X19Y43.A       Tilo                  0.259   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>1
                                                       i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>3
    SLICE_X18Y43.SR      net (fanout=5)        0.479   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o
    SLICE_X18Y43.CLK     Tsrck                 0.439   i2c_testing/clk_div/cnt<11>
                                                       i2c_testing/clk_div/cnt_11
    -------------------------------------------------  ---------------------------
    Total                                      2.910ns (1.404ns logic, 1.506ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point i2c_testing/clk_div/cnt_5 (SLICE_X18Y42.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i2c_testing/clk_div/cnt_4 (FF)
  Destination:          i2c_testing/clk_div/cnt_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.937ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i2c_testing/clk_div/cnt_4 to i2c_testing/clk_div/cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.AQ      Tcko                  0.447   i2c_testing/clk_div/cnt<7>
                                                       i2c_testing/clk_div/cnt_4
    SLICE_X19Y43.C1      net (fanout=2)        0.615   i2c_testing/clk_div/cnt<4>
    SLICE_X19Y43.C       Tilo                  0.259   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>1
                                                       i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>1
    SLICE_X19Y43.A2      net (fanout=1)        0.437   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>
    SLICE_X19Y43.A       Tilo                  0.259   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>1
                                                       i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>3
    SLICE_X18Y42.SR      net (fanout=5)        0.478   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o
    SLICE_X18Y42.CLK     Tsrck                 0.442   i2c_testing/clk_div/cnt<7>
                                                       i2c_testing/clk_div/cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      2.937ns (1.407ns logic, 1.530ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i2c_testing/clk_div/cnt_15 (FF)
  Destination:          i2c_testing/clk_div/cnt_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.916ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.147 - 0.160)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i2c_testing/clk_div/cnt_15 to i2c_testing/clk_div/cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y44.DQ      Tcko                  0.447   i2c_testing/clk_div/cnt<15>
                                                       i2c_testing/clk_div/cnt_15
    SLICE_X19Y43.C2      net (fanout=2)        0.594   i2c_testing/clk_div/cnt<15>
    SLICE_X19Y43.C       Tilo                  0.259   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>1
                                                       i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>1
    SLICE_X19Y43.A2      net (fanout=1)        0.437   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>
    SLICE_X19Y43.A       Tilo                  0.259   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>1
                                                       i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>3
    SLICE_X18Y42.SR      net (fanout=5)        0.478   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o
    SLICE_X18Y42.CLK     Tsrck                 0.442   i2c_testing/clk_div/cnt<7>
                                                       i2c_testing/clk_div/cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      2.916ns (1.407ns logic, 1.509ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i2c_testing/clk_div/cnt_5 (FF)
  Destination:          i2c_testing/clk_div/cnt_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.912ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i2c_testing/clk_div/cnt_5 to i2c_testing/clk_div/cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.BQ      Tcko                  0.447   i2c_testing/clk_div/cnt<7>
                                                       i2c_testing/clk_div/cnt_5
    SLICE_X19Y43.D1      net (fanout=2)        0.736   i2c_testing/clk_div/cnt<5>
    SLICE_X19Y43.D       Tilo                  0.259   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>1
                                                       i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>2
    SLICE_X19Y43.A3      net (fanout=1)        0.291   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>1
    SLICE_X19Y43.A       Tilo                  0.259   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>1
                                                       i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o<15>3
    SLICE_X18Y42.SR      net (fanout=5)        0.478   i2c_testing/clk_div/GND_3_o_GND_3_o_equal_2_o
    SLICE_X18Y42.CLK     Tsrck                 0.442   i2c_testing/clk_div/cnt<7>
                                                       i2c_testing/clk_div/cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      2.912ns (1.407ns logic, 1.505ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i2c_testing/clk_div/cnt_15 (SLICE_X18Y44.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i2c_testing/clk_div/cnt_15 (FF)
  Destination:          i2c_testing/clk_div/cnt_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.520ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i2c_testing/clk_div/cnt_15 to i2c_testing/clk_div/cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y44.DQ      Tcko                  0.234   i2c_testing/clk_div/cnt<15>
                                                       i2c_testing/clk_div/cnt_15
    SLICE_X18Y44.D6      net (fanout=2)        0.022   i2c_testing/clk_div/cnt<15>
    SLICE_X18Y44.CLK     Tah         (-Th)    -0.264   i2c_testing/clk_div/cnt<15>
                                                       i2c_testing/clk_div/cnt<15>_rt
                                                       i2c_testing/clk_div/Mcount_cnt_xor<15>
                                                       i2c_testing/clk_div/cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      0.520ns (0.498ns logic, 0.022ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Paths for end point i2c_testing/clk_div/cnt_5 (SLICE_X18Y42.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i2c_testing/clk_div/cnt_5 (FF)
  Destination:          i2c_testing/clk_div/cnt_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.534ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i2c_testing/clk_div/cnt_5 to i2c_testing/clk_div/cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.BQ      Tcko                  0.234   i2c_testing/clk_div/cnt<7>
                                                       i2c_testing/clk_div/cnt_5
    SLICE_X18Y42.B5      net (fanout=2)        0.063   i2c_testing/clk_div/cnt<5>
    SLICE_X18Y42.CLK     Tah         (-Th)    -0.237   i2c_testing/clk_div/cnt<7>
                                                       i2c_testing/clk_div/cnt<5>_rt
                                                       i2c_testing/clk_div/Mcount_cnt_cy<7>
                                                       i2c_testing/clk_div/cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      0.534ns (0.471ns logic, 0.063ns route)
                                                       (88.2% logic, 11.8% route)

--------------------------------------------------------------------------------

Paths for end point i2c_testing/clk_div/cnt_13 (SLICE_X18Y44.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i2c_testing/clk_div/cnt_13 (FF)
  Destination:          i2c_testing/clk_div/cnt_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.534ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i2c_testing/clk_div/cnt_13 to i2c_testing/clk_div/cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y44.BQ      Tcko                  0.234   i2c_testing/clk_div/cnt<15>
                                                       i2c_testing/clk_div/cnt_13
    SLICE_X18Y44.B5      net (fanout=2)        0.063   i2c_testing/clk_div/cnt<13>
    SLICE_X18Y44.CLK     Tah         (-Th)    -0.237   i2c_testing/clk_div/cnt<15>
                                                       i2c_testing/clk_div/cnt<13>_rt
                                                       i2c_testing/clk_div/Mcount_cnt_xor<15>
                                                       i2c_testing/clk_div/cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      0.534ns (0.471ns logic, 0.063ns route)
                                                       (88.2% logic, 11.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: i2c_testing/clk_div/cnt<3>/CLK
  Logical resource: i2c_testing/clk_div/cnt_0/CK
  Location pin: SLICE_X18Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: i2c_testing/clk_div/cnt<3>/CLK
  Logical resource: i2c_testing/clk_div/cnt_1/CK
  Location pin: SLICE_X18Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.979|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 409 paths, 0 nets, and 49 connections

Design statistics:
   Minimum period:   2.979ns{1}   (Maximum frequency: 335.683MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 29 21:21:22 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 245 MB



