{
  "board_settings": {},
  "net classes": {},
  "net routes": {
    "0": {
      "name": "",
      "class": "TODO",
      "pads": [],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "1": {
      "name": "Net-(J1-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "Connector_JST:JST_EH_B04B-EH-A_1x04_P2.50mm_Vertical pad 1": {
            "abs_pos": [124.6, 79.5]
          }
        },
        {
          "Potentiometer_THT:Potentiometer_Vishay_43_Horizontal pad 3": {
            "abs_pos": [108.3, 70.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [124.6, 77.7],
            "end": [124.6, 79.5],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [118.7, 71.8],
            "end": [124.6, 77.7],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [121, 57.3],
            "end": [118.7, 59.6],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [118.7, 59.6],
            "end": [118.7, 71.8],
            "width": 0.25,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "2": {
      "name": "Net-(J1-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Connector_JST:JST_EH_B04B-EH-A_1x04_P2.50mm_Vertical pad 2": {
            "abs_pos": [127.1, 79.5]
          }
        },
        {
          "Potentiometer_THT:Potentiometer_Vishay_43_Horizontal pad 3": {
            "abs_pos": [118.46, 70.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [127.1, 61.36],
            "end": [127.1, 79.5],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [131.16, 57.3],
            "end": [127.1, 61.36],
            "width": 0.25,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "3": {
      "name": "Net-(J1-Pad3)",
      "class": "TODO",
      "pads": [
        {
          "Connector_JST:JST_EH_B04B-EH-A_1x04_P2.50mm_Vertical pad 3": {
            "abs_pos": [129.6, 79.5]
          }
        },
        {
          "Potentiometer_THT:Potentiometer_Vishay_43_Horizontal pad 3": {
            "abs_pos": [128.62, 70.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [140.420001, 58.199999],
            "end": [140.400001, 58.199999],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [141.32, 57.3],
            "end": [140.420001, 58.199999],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [140.400001, 58.199999],
            "end": [138.1, 60.5],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [138.1, 60.5],
            "end": [138.1, 72],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [138.1, 72],
            "end": [135.3, 74.8],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [135.3, 74.8],
            "end": [130.7, 74.8],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [129.6, 75.9],
            "end": [129.6, 79.5],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [130.7, 74.8],
            "end": [129.6, 75.9],
            "width": 0.25,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "4": {
      "name": "Net-(J1-Pad4)",
      "class": "TODO",
      "pads": [
        {
          "Connector_JST:JST_EH_B04B-EH-A_1x04_P2.50mm_Vertical pad 4": {
            "abs_pos": [132.1, 79.5]
          }
        },
        {
          "Potentiometer_THT:Potentiometer_Vishay_43_Horizontal pad 3": {
            "abs_pos": [138.78, 70.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [132.1, 79.375],
            "end": [132.1, 79.5],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [135.275, 76.2],
            "end": [132.1, 79.375],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [143.1, 76.2],
            "end": [135.275, 76.2],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [148.5, 70.8],
            "end": [143.1, 76.2],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [148.5, 60.28],
            "end": [148.5, 70.8],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [151.48, 57.3],
            "end": [148.5, 60.28],
            "width": 0.25,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "5": {
      "name": "Net-(J2-Pad4)",
      "class": "TODO",
      "pads": [
        {
          "Connector_JST:JST_EH_B04B-EH-A_1x04_P2.50mm_Vertical pad 4": {
            "abs_pos": [150.4, 79.5]
          }
        },
        {
          "Potentiometer_THT:Potentiometer_Vishay_43_Horizontal pad 2": {
            "abs_pos": [143.85999999999999, 67.46]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [154.02, 62.38],
            "end": [155.8, 64.16],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [155.8, 64.16],
            "end": [155.8, 73.7],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [155.8, 73.7],
            "end": [152.4, 77.1],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [152.4, 77.1],
            "end": [150.9, 77.1],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [150.4, 77.6],
            "end": [150.4, 79.5],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [150.9, 77.1],
            "end": [150.4, 77.6],
            "width": 0.25,
            "layer": "B.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "6": {
      "name": "Net-(J2-Pad3)",
      "class": "TODO",
      "pads": [
        {
          "Connector_JST:JST_EH_B04B-EH-A_1x04_P2.50mm_Vertical pad 3": {
            "abs_pos": [147.9, 79.5]
          }
        },
        {
          "Potentiometer_THT:Potentiometer_Vishay_43_Horizontal pad 2": {
            "abs_pos": [133.7, 67.46]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [144.759999, 63.279999],
            "end": [144.759999, 63.359999],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [143.86, 62.38],
            "end": [144.759999, 63.279999],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [147.9, 66.5],
            "end": [147.9, 79.5],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [144.759999, 63.359999],
            "end": [147.9, 66.5],
            "width": 0.25,
            "layer": "B.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "7": {
      "name": "Net-(J2-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Connector_JST:JST_EH_B04B-EH-A_1x04_P2.50mm_Vertical pad 2": {
            "abs_pos": [145.4, 79.5]
          }
        },
        {
          "Potentiometer_THT:Potentiometer_Vishay_43_Horizontal pad 2": {
            "abs_pos": [123.53999999999999, 67.46]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [134.599999, 63.279999],
            "end": [134.599999, 63.299999],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [133.7, 62.38],
            "end": [134.599999, 63.279999],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [134.599999, 63.299999],
            "end": [138.9, 67.6],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [138.9, 67.6],
            "end": [138.9, 73.2],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [138.9, 73.2],
            "end": [140.6, 74.9],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [140.6, 74.9],
            "end": [144, 74.9],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [145.4, 76.3],
            "end": [145.4, 79.5],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [144, 74.9],
            "end": [145.4, 76.3],
            "width": 0.25,
            "layer": "B.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "8": {
      "name": "Net-(J2-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "Connector_JST:JST_EH_B04B-EH-A_1x04_P2.50mm_Vertical pad 1": {
            "abs_pos": [142.9, 79.5]
          }
        },
        {
          "Potentiometer_THT:Potentiometer_Vishay_43_Horizontal pad 2": {
            "abs_pos": [113.38, 67.46]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [142.9, 76.6],
            "end": [142.9, 79.5],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [123.54, 63.652792],
            "end": [128.2, 68.312792],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [123.54, 62.38],
            "end": [123.54, 63.652792],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [128.2, 68.312792],
            "end": [128.2, 73.2],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [128.2, 73.2],
            "end": [131.1, 76.1],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [131.1, 76.1],
            "end": [142.4, 76.1],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [142.4, 76.1],
            "end": [142.9, 76.6],
            "width": 0.25,
            "layer": "B.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "9": {
      "name": "Net-(RV1-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "Potentiometer_THT:Potentiometer_Vishay_43_Horizontal pad 1": {
            "abs_pos": [121, 70]
          }
        }
      ],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "10": {
      "name": "Net-(RV2-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "Potentiometer_THT:Potentiometer_Vishay_43_Horizontal pad 1": {
            "abs_pos": [131.16, 70.0]
          }
        }
      ],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "11": {
      "name": "Net-(RV3-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "Potentiometer_THT:Potentiometer_Vishay_43_Horizontal pad 1": {
            "abs_pos": [141.32, 70.0]
          }
        }
      ],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "12": {
      "name": "Net-(RV4-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "Potentiometer_THT:Potentiometer_Vishay_43_Horizontal pad 1": {
            "abs_pos": [151.48, 70.0]
          }
        }
      ],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    }
  },
  "errors": []
}