# do riscv_single.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:04:38 on Mar 17,2023
# vlog -reportprogress 300 riscv_single_testing_copy.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module loading
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module mux4
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module comparator
# -- Compiling module regfile
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 19:04:38 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 19:04:38 on Mar 17,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.riscvsingle
# Loading work.controller
# Loading work.maindec
# Loading work.aludec
# Loading work.datapath
# Loading work.flopr
# Loading work.adder
# Loading work.mux2
# Loading work.regfile
# Loading work.extend
# Loading work.alu
# Loading work.loading
# Loading work.mux4
# Loading work.mux3
# Loading work.comparator
# Loading work.imem
# Loading work.dmem
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (16) for port 'd1'. The port definition is at: riscv_single_testing_copy.sv(332).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/rv32single/dp/load/choose_b_h_w_mux File: riscv_single_testing_copy.sv Line: 251
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'd2'. The port definition is at: riscv_single_testing_copy.sv(332).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/rv32single/dp/load/choose_b_h_w_mux File: riscv_single_testing_copy.sv Line: 251
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'y'. The port definition is at: riscv_single_testing_copy.sv(334).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/rv32single/dp/load/choose_b_h_w_mux File: riscv_single_testing_copy.sv Line: 251
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# It appears vopt was not run with -debugdb option on this design.
# Advanced Causality and Schematic debug features will not be available.
# Simulation failed
# ** Note: $stop    : riscv_single_testing_copy.sv(69)
#    Time: 195 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at riscv_single_testing_copy.sv line 69
# End time: 19:05:27 on Mar 17,2023, Elapsed time: 0:00:49
# Errors: 0, Warnings: 3
