

================================================================
== Vitis HLS Report for 'initializeArrays'
================================================================
* Date:           Thu Aug  1 23:31:41 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.075 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2926|     2926|  8.778 us|  8.778 us|  2926|  2926|     none|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- initArraysSPloop1_initArraysSPloop2_initArraysSPloop3  |     2561|     2561|         3|          1|          1|  2560|       yes|
        |- initArraysPPloop1_initArraysPPloop3_initArraysPPloop4  |      361|      361|         3|          1|          1|   360|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      510|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      220|    -|
|Register             |        -|     -|      129|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      129|      730|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln601_1_fu_258_p2     |         +|   0|  0|  19|          12|           1|
    |add_ln601_fu_270_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln605_1_fu_350_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln605_fu_316_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln611_fu_344_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln616_1_fu_383_p2     |         +|   0|  0|  18|           8|           8|
    |add_ln616_2_fu_400_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln616_fu_374_p2       |         +|   0|  0|  18|           8|           8|
    |add_ln622_1_fu_410_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln622_fu_422_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln626_1_fu_580_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln626_fu_480_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln632_1_fu_566_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln632_fu_526_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln638_fu_560_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln643_1_fu_617_p2     |         +|   0|  0|  18|           5|           5|
    |add_ln643_2_fu_638_p2     |         +|   0|  0|  70|          63|          63|
    |add_ln643_3_fu_677_p2     |         +|   0|  0|  18|           9|           9|
    |add_ln643_fu_608_p2       |         +|   0|  0|  18|           5|           5|
    |sub_ln643_fu_668_p2       |         -|   0|  0|  18|           9|           9|
    |and_ln601_fu_310_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln622_1_fu_474_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln622_fu_462_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln626_fu_520_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln601_fu_264_p2      |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln605_fu_276_p2      |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln611_fu_304_p2      |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln622_fu_416_p2      |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln626_fu_428_p2      |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln632_fu_468_p2      |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln638_fu_456_p2      |      icmp|   0|  0|   8|           3|           3|
    |or_ln605_fu_322_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln626_1_fu_514_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln626_fu_486_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln632_1_fu_538_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln632_fu_532_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln601_1_fu_290_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln601_fu_282_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln605_1_fu_336_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln605_2_fu_356_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln605_fu_328_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln622_1_fu_442_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln622_fu_434_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln626_1_fu_500_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln626_2_fu_586_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln626_fu_492_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln632_1_fu_552_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln632_2_fu_572_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln632_fu_544_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1   |       xor|   0|  0|   2|           2|           1|
    |xor_ln601_fu_298_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln622_fu_450_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln626_fu_508_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 510|         269|         226|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_1_reg_192                   |   9|          2|    2|          4|
    |a_reg_137                     |   9|          2|    6|         12|
    |ap_NS_fsm                     |  31|          6|    1|          6|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_a_1_phi_fu_196_p4  |   9|          2|    2|          4|
    |ap_phi_mux_a_phi_fu_141_p4    |   9|          2|    6|         12|
    |ap_phi_mux_b_3_phi_fu_218_p4  |   9|          2|    3|          6|
    |ap_phi_mux_b_phi_fu_163_p4    |   9|          2|    3|          6|
    |ap_phi_mux_c_3_phi_fu_240_p4  |   9|          2|    3|          6|
    |b_3_reg_214                   |   9|          2|    3|          6|
    |b_reg_159                     |   9|          2|    3|          6|
    |c_3_reg_236                   |   9|          2|    3|          6|
    |c_reg_170                     |   9|          2|    5|         10|
    |d_reg_247                     |   9|          2|    3|          6|
    |indvar_flatten13_reg_126      |   9|          2|   12|         24|
    |indvar_flatten21_reg_225      |   9|          2|    6|         12|
    |indvar_flatten35_reg_203      |   9|          2|    8|         16|
    |indvar_flatten59_reg_181      |   9|          2|    9|         18|
    |indvar_flatten_reg_148        |   9|          2|    8|         16|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 220|         48|   90|        184|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |a_1_reg_192                       |   2|   0|    2|          0|
    |a_reg_137                         |   6|   0|    6|          0|
    |add_ln616_2_reg_724               |  12|   0|   12|          0|
    |add_ln643_3_reg_777               |   9|   0|    9|          0|
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2           |   1|   0|    1|          0|
    |b_3_reg_214                       |   3|   0|    3|          0|
    |b_reg_159                         |   3|   0|    3|          0|
    |c_3_reg_236                       |   3|   0|    3|          0|
    |c_reg_170                         |   5|   0|    5|          0|
    |d_reg_247                         |   3|   0|    3|          0|
    |icmp_ln601_reg_692                |   1|   0|    1|          0|
    |icmp_ln601_reg_692_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln622_reg_734                |   1|   0|    1|          0|
    |icmp_ln622_reg_734_pp1_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten13_reg_126          |  12|   0|   12|          0|
    |indvar_flatten21_reg_225          |   6|   0|    6|          0|
    |indvar_flatten35_reg_203          |   8|   0|    8|          0|
    |indvar_flatten59_reg_181          |   9|   0|    9|          0|
    |indvar_flatten_reg_148            |   8|   0|    8|          0|
    |select_ln601_1_reg_696            |   6|   0|    6|          0|
    |select_ln605_1_reg_708            |   3|   0|    3|          0|
    |select_ln605_reg_703              |   5|   0|    5|          0|
    |select_ln622_1_reg_738            |   2|   0|    2|          0|
    |select_ln626_1_reg_745            |   3|   0|    3|          0|
    |select_ln632_1_reg_756            |   3|   0|    3|          0|
    |select_ln632_reg_751              |   3|   0|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 129|   0|  129|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|     initializeArrays|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|     initializeArrays|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|     initializeArrays|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|     initializeArrays|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|     initializeArrays|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|     initializeArrays|  return value|
|patches_superpoints_address0  |  out|   12|   ap_memory|  patches_superpoints|         array|
|patches_superpoints_ce0       |  out|    1|   ap_memory|  patches_superpoints|         array|
|patches_superpoints_we0       |  out|    1|   ap_memory|  patches_superpoints|         array|
|patches_superpoints_d0        |  out|   64|   ap_memory|  patches_superpoints|         array|
|patches_parameters_address0   |  out|    9|   ap_memory|   patches_parameters|         array|
|patches_parameters_ce0        |  out|    1|   ap_memory|   patches_parameters|         array|
|patches_parameters_we0        |  out|    1|   ap_memory|   patches_parameters|         array|
|patches_parameters_d0         |  out|   32|   ap_memory|   patches_parameters|         array|
+------------------------------+-----+-----+------------+---------------------+--------------+

