{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700692466286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700692466289 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 17:34:26 2023 " "Processing started: Wed Nov 22 17:34:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700692466289 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700692466289 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700692466290 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1700692467500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch1-Behavior " "Found design unit 1: latch1-Behavior" {  } { { "latch1.vhd" "" { Text "/home/student1/s2khou/Lab6/latch1.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700692468368 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch1 " "Found entity 1: latch1" {  } { { "latch1.vhd" "" { Text "/home/student1/s2khou/Lab6/latch1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700692468368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700692468368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder4x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Decoder4x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder4x16-Behavior " "Found design unit 1: Decoder4x16-Behavior" {  } { { "Decoder4x16.vhd" "" { Text "/home/student1/s2khou/Lab6/Decoder4x16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700692468438 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder4x16 " "Found entity 1: Decoder4x16" {  } { { "Decoder4x16.vhd" "" { Text "/home/student1/s2khou/Lab6/Decoder4x16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700692468438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700692468438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-fsm " "Found design unit 1: FSM-fsm" {  } { { "FSM.vhd" "" { Text "/home/student1/s2khou/Lab6/FSM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700692468537 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "/home/student1/s2khou/Lab6/FSM.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700692468537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700692468537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavior " "Found design unit 1: ALU-Behavior" {  } { { "ALU.vhd" "" { Text "/home/student1/s2khou/Lab6/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700692468629 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/student1/s2khou/Lab6/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700692468629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700692468629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch2-Behavior " "Found design unit 1: latch2-Behavior" {  } { { "latch2.vhd" "" { Text "/home/student1/s2khou/Lab6/latch2.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700692468734 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch2 " "Found entity 1: latch2" {  } { { "latch2.vhd" "" { Text "/home/student1/s2khou/Lab6/latch2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700692468734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700692468734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "/home/student1/s2khou/Lab6/sseg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700692468829 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "/home/student1/s2khou/Lab6/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700692468829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700692468829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Lab6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab6 " "Found entity 1: Lab6" {  } { { "Lab6.bdf" "" { Schematic "/home/student1/s2khou/Lab6/Lab6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700692468896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700692468896 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab6 " "Elaborating entity \"Lab6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1700692469125 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst10 " "Primitive \"GND\" of instance \"inst10\" not used" {  } { { "Lab6.bdf" "" { Schematic "/home/student1/s2khou/Lab6/Lab6.bdf" { { 224 1216 1248 256 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700692469128 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst9 " "Primitive \"GND\" of instance \"inst9\" not used" {  } { { "Lab6.bdf" "" { Schematic "/home/student1/s2khou/Lab6/Lab6.bdf" { { 568 344 376 600 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700692469128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst6 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst6\"" {  } { { "Lab6.bdf" "inst6" { Schematic "/home/student1/s2khou/Lab6/Lab6.bdf" { { 176 1024 1200 256 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700692469132 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ledss sseg.vhd(13) " "VHDL Process Statement warning at sseg.vhd(13): inferring latch(es) for signal or variable \"ledss\", which holds its previous value in one or more paths through the process" {  } { { "sseg.vhd" "" { Text "/home/student1/s2khou/Lab6/sseg.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1700692469134 "|sseg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "Lab6.bdf" "inst" { Schematic "/home/student1/s2khou/Lab6/Lab6.bdf" { { 152 736 936 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700692469136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch1 latch1:inst3 " "Elaborating entity \"latch1\" for hierarchy \"latch1:inst3\"" {  } { { "Lab6.bdf" "inst3" { Schematic "/home/student1/s2khou/Lab6/Lab6.bdf" { { 80 400 560 192 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700692469140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder4x16 Decoder4x16:inst1 " "Elaborating entity \"Decoder4x16\" for hierarchy \"Decoder4x16:inst1\"" {  } { { "Lab6.bdf" "inst1" { Schematic "/home/student1/s2khou/Lab6/Lab6.bdf" { { 208 504 664 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700692469145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst2 " "Elaborating entity \"FSM\" for hierarchy \"FSM:inst2\"" {  } { { "Lab6.bdf" "inst2" { Schematic "/home/student1/s2khou/Lab6/Lab6.bdf" { { 216 184 384 328 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700692469148 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[1\] VCC " "Pin \"Sign\[1\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "/home/student1/s2khou/Lab6/Lab6.bdf" { { 336 1248 1424 352 "Sign\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700692471968 "|Lab6|Sign[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[2\] VCC " "Pin \"Sign\[2\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "/home/student1/s2khou/Lab6/Lab6.bdf" { { 336 1248 1424 352 "Sign\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700692471968 "|Lab6|Sign[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[3\] VCC " "Pin \"Sign\[3\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "/home/student1/s2khou/Lab6/Lab6.bdf" { { 336 1248 1424 352 "Sign\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700692471968 "|Lab6|Sign[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[4\] VCC " "Pin \"Sign\[4\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "/home/student1/s2khou/Lab6/Lab6.bdf" { { 336 1248 1424 352 "Sign\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700692471968 "|Lab6|Sign[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[5\] VCC " "Pin \"Sign\[5\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "/home/student1/s2khou/Lab6/Lab6.bdf" { { 336 1248 1424 352 "Sign\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700692471968 "|Lab6|Sign[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[6\] VCC " "Pin \"Sign\[6\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "/home/student1/s2khou/Lab6/Lab6.bdf" { { 336 1248 1424 352 "Sign\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700692471968 "|Lab6|Sign[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[7\] VCC " "Pin \"Sign\[7\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "/home/student1/s2khou/Lab6/Lab6.bdf" { { 336 1248 1424 352 "Sign\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700692471968 "|Lab6|Sign[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1700692471968 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1700692473817 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700692473817 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "108 " "Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1700692474849 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1700692474849 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1700692474849 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1700692474849 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700692475178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 17:34:35 2023 " "Processing ended: Wed Nov 22 17:34:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700692475178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700692475178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700692475178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700692475178 ""}
