INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:39:19 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 mulf0/operator/sticky_c2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.370ns period=6.740ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.370ns period=6.740ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.740ns  (clk rise@6.740ns - clk rise@0.000ns)
  Data Path Delay:        6.249ns  (logic 2.171ns (34.742%)  route 4.078ns (65.258%))
  Logic Levels:           22  (CARRY4=10 LUT1=1 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.223 - 6.740 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1471, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X38Y71         FDRE                                         r  mulf0/operator/sticky_c2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.232     0.740 r  mulf0/operator/sticky_c2_reg/Q
                         net (fo=5, routed)           0.440     1.180    mulf0/operator/sticky_c2
    SLICE_X39Y71         LUT6 (Prop_lut6_I4_O)        0.119     1.299 r  mulf0/operator/ltOp_carry_i_15/O
                         net (fo=1, routed)           0.170     1.469    mulf0/operator/ltOp_carry_i_15_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I3_O)        0.043     1.512 r  mulf0/operator/ltOp_carry_i_11/O
                         net (fo=1, routed)           0.212     1.724    mulf0/operator/ltOp_carry_i_11_n_0
    SLICE_X39Y72         LUT5 (Prop_lut5_I1_O)        0.043     1.767 r  mulf0/operator/ltOp_carry_i_9/O
                         net (fo=1, routed)           0.000     1.767    mulf0/operator/RoundingAdder/level5_c1[3]_i_2_1[0]
    SLICE_X39Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.018 r  mulf0/operator/RoundingAdder/ltOp_carry_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     2.018    mulf0/operator/RoundingAdder/ltOp_carry_i_7__0_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.067 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.067    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_4_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.116 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.007     2.123    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.172 r  mulf0/operator/RoundingAdder/level4_c1_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.172    mulf0/operator/RoundingAdder/level4_c1_reg[18]_i_3_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.221 r  mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.221    mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_13_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.270 r  mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.270    mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_6_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.319 r  mulf0/operator/RoundingAdder/ltOp_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.319    mulf0/operator/RoundingAdder/ltOp_carry__1_i_9_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     2.472 r  mulf0/operator/RoundingAdder/ltOp_carry__1_i_10/O[1]
                         net (fo=6, routed)           0.334     2.806    mulf0/operator/RoundingAdder/ip_result[29]
    SLICE_X41Y78         LUT4 (Prop_lut4_I3_O)        0.119     2.925 r  mulf0/operator/RoundingAdder/ltOp_carry_i_10/O
                         net (fo=1, routed)           0.091     3.016    mulf0/operator/RoundingAdder/ltOp_carry_i_10_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I4_O)        0.043     3.059 r  mulf0/operator/RoundingAdder/ltOp_carry_i_8/O
                         net (fo=33, routed)          0.278     3.336    mulf0/operator/RoundingAdder/ltOp_carry_i_8_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I2_O)        0.043     3.379 f  mulf0/operator/RoundingAdder/level5_c1[3]_i_2/O
                         net (fo=6, routed)           0.502     3.881    mulf0/operator/RoundingAdder/mulf0_result[0]
    SLICE_X43Y79         LUT6 (Prop_lut6_I4_O)        0.043     3.924 f  mulf0/operator/RoundingAdder/ltOp_carry__2_i_11/O
                         net (fo=1, routed)           0.292     4.216    mulf0/operator/RoundingAdder/ltOp_carry__2_i_11_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I4_O)        0.043     4.259 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_6__0/O
                         net (fo=3, routed)           0.191     4.451    mulf0/operator/RoundingAdder/ltOp_carry__2_i_6__0_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.043     4.494 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_1/O
                         net (fo=1, routed)           0.170     4.663    addf0/operator/level5_c1_reg[3][0]
    SLICE_X44Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     4.859 f  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=56, routed)          0.322     5.181    mulf0/operator/RoundingAdder/CO[0]
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.043     5.224 r  mulf0/operator/RoundingAdder/i__carry_i_1/O
                         net (fo=5, routed)           0.274     5.498    addf0/operator/ps_c1_reg[0][0]
    SLICE_X45Y82         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.300     5.798 r  addf0/operator/_inferred__1/i__carry__0/O[3]
                         net (fo=5, routed)           0.302     6.100    mulf0/operator/RoundingAdder/ps_c1_reg[4][3]
    SLICE_X47Y82         LUT4 (Prop_lut4_I1_O)        0.120     6.220 f  mulf0/operator/RoundingAdder/level4_c1[25]_i_2/O
                         net (fo=20, routed)          0.195     6.416    mulf0/operator/RoundingAdder/level4_c1[25]_i_2_n_0
    SLICE_X47Y83         LUT5 (Prop_lut5_I0_O)        0.043     6.459 r  mulf0/operator/RoundingAdder/level4_c1[22]_i_1__0/O
                         net (fo=9, routed)           0.298     6.757    addf0/operator/RightShifterComponent/level4_c1_reg[22]_0
    SLICE_X44Y83         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.740     6.740 r  
                                                      0.000     6.740 r  clk (IN)
                         net (fo=1471, unset)         0.483     7.223    addf0/operator/RightShifterComponent/clk
    SLICE_X44Y83         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/C
                         clock pessimism              0.000     7.223    
                         clock uncertainty           -0.035     7.187    
    SLICE_X44Y83         FDRE (Setup_fdre_C_R)       -0.271     6.916    addf0/operator/RightShifterComponent/level4_c1_reg[12]
  -------------------------------------------------------------------
                         required time                          6.916    
                         arrival time                          -6.757    
  -------------------------------------------------------------------
                         slack                                  0.159    




