--------------------------------------------------------------------------------
Release 11.1 Trace  (lin)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/11.1/ISE/bin/lin/unwrapped/trce -ise
/home/price/projects/cdp/xilinx/sandbox/sandbox.ise -intstyle ise -v 3 -s 5
-fastpaths -xml nexys2_toplevel.twx nexys2_toplevel.ncd -o nexys2_toplevel.twr
nexys2_toplevel.pcf -ucf nexys2_toplevel.ucf

Design file:              nexys2_toplevel.ncd
Physical constraint file: nexys2_toplevel.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2009-03-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk0
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
buttons<0>  |    4.403(R)|   -0.915(R)|clk0_BUFGP        |   0.000|
buttons<1>  |    3.742(R)|   -2.010(R)|clk0_BUFGP        |   0.000|
buttons<2>  |    2.570(R)|   -0.845(R)|clk0_BUFGP        |   0.000|
buttons<3>  |    2.879(R)|   -1.091(R)|clk0_BUFGP        |   0.000|
switches<0> |    8.129(R)|   -0.373(R)|clk0_BUFGP        |   0.000|
switches<1> |    7.732(R)|   -0.412(R)|clk0_BUFGP        |   0.000|
switches<2> |    6.823(R)|   -0.027(R)|clk0_BUFGP        |   0.000|
switches<3> |    6.789(R)|   -0.712(R)|clk0_BUFGP        |   0.000|
switches<4> |    6.133(R)|   -0.324(R)|clk0_BUFGP        |   0.000|
switches<5> |    6.356(R)|   -0.502(R)|clk0_BUFGP        |   0.000|
switches<6> |    6.529(R)|   -0.640(R)|clk0_BUFGP        |   0.000|
switches<7> |    6.820(R)|   -0.873(R)|clk0_BUFGP        |   0.000|
usb_flaga   |    4.631(R)|   -2.495(R)|clk0_BUFGP        |   0.000|
usb_flagb   |    5.165(R)|   -2.922(R)|clk0_BUFGP        |   0.000|
usb_flagc   |    5.024(R)|   -2.808(R)|clk0_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock clk0 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led_upper<0>|    5.620(R)|clk0_BUFGP        |   0.000|
led_upper<1>|    5.620(R)|clk0_BUFGP        |   0.000|
led_upper<2>|    5.620(R)|clk0_BUFGP        |   0.000|
led_upper<3>|    5.620(R)|clk0_BUFGP        |   0.000|
pmod_a<3>   |    9.008(R)|clk0_BUFGP        |   0.000|
pmod_d<4>   |    5.614(R)|clk0_BUFGP        |   0.000|
pmod_d<5>   |    5.614(R)|clk0_BUFGP        |   0.000|
pmod_d<6>   |    5.613(R)|clk0_BUFGP        |   0.000|
pmod_d<7>   |    5.613(R)|clk0_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk0           |    3.458|         |         |         |
usb_ifclk      |    8.307|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock usb_ifclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
usb_ifclk      |    3.978|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Nov 14 15:12:11 2009 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 91 MB



