
---------- Begin Simulation Statistics ----------
final_tick                               1174969878000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  98731                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739812                       # Number of bytes of host memory used
host_op_rate                                    99019                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14593.97                       # Real time elapsed on the host
host_tick_rate                               80510621                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440879304                       # Number of instructions simulated
sim_ops                                    1445084334                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.174970                       # Number of seconds simulated
sim_ticks                                1174969878000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.954832                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              167615946                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           190570480                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14835092                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        258597683                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          20707083                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       21321935                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          614852                       # Number of indirect misses.
system.cpu0.branchPred.lookups              327412672                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2149748                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050459                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9075110                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313653085                       # Number of branches committed
system.cpu0.commit.bw_lim_events             31328213                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160645                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       45062210                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250503507                       # Number of instructions committed
system.cpu0.commit.committedOps            1251557268                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2181619235                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.573683                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.302743                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1559988919     71.51%     71.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    368009506     16.87%     88.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     97226875      4.46%     92.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     88992274      4.08%     96.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     22027968      1.01%     97.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5590345      0.26%     98.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3758056      0.17%     98.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4697079      0.22%     98.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     31328213      1.44%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2181619235                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112786                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209803629                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388696791                       # Number of loads committed
system.cpu0.commit.membars                    2104084                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104090      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699519576     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831882      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747242     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146254593     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251557268                       # Class of committed instruction
system.cpu0.commit.refs                     536001863                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250503507                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251557268                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.872061                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.872061                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            287835508                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5785056                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           167143288                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1319431520                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               970409441                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                922265347                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9087581                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12888569                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3737994                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  327412672                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                242701677                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1233048836                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4831328                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           89                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1340460588                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  48                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          191                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29695188                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139859                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         945439113                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         188323029                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.572597                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2193335871                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.611632                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.886914                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1240483128     56.56%     56.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               714848483     32.59%     89.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               122004421      5.56%     94.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                96825092      4.41%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12168546      0.55%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2741863      0.13%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   55963      0.00%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4203994      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4381      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2193335871                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      147682920                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9141706                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               319013957                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.548601                       # Inst execution rate
system.cpu0.iew.exec_refs                   555637301                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 149219804                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              217472601                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            408876130                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1056813                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5090997                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           149967008                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1296586316                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            406417497                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7251525                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1284285510                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1072355                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11200644                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9087581                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             13526870                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       179742                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20229993                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        17299                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        11310                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4535163                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     20179339                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2661936                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         11310                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       411128                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8730578                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                538201257                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1275510332                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.896992                       # average fanout of values written-back
system.cpu0.iew.wb_producers                482762050                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.544853                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1275590845                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1574923600                       # number of integer regfile reads
system.cpu0.int_regfile_writes              817479713                       # number of integer regfile writes
system.cpu0.ipc                              0.534171                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.534171                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106156      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            715424670     55.39%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834200      0.92%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100410      0.16%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           411512584     31.86%     88.50% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          148558966     11.50%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1291537036                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1898620                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001470                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 351696     18.52%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1270441     66.91%     85.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               276481     14.56%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1291329448                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4778439536                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1275510282                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1341626347                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1293425227                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1291537036                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3161089                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       45029044                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           131076                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           444                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     22616745                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2193335871                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.588846                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.799722                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1241827357     56.62%     56.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          682534095     31.12%     87.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          214286509      9.77%     97.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43503176      1.98%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8314635      0.38%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1323233      0.06%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             945858      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             437522      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             163486      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2193335871                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.551699                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         13354443                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1465718                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           408876130                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          149967008                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2067                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2341018791                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8921037                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              238946528                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800532587                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7904580                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               983401703                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              17886444                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                12594                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1603605645                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1309295566                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          846319609                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                912282289                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              23744364                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9087581                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             49455051                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                45787017                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1603605601                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        162719                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6312                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 17001334                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6264                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3446884227                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2604975041                       # The number of ROB writes
system.cpu0.timesIdled                       31235385                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2034                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            87.663068                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14664136                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16727838                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3140678                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22715932                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            669044                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1051374                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          382330                       # Number of indirect misses.
system.cpu1.branchPred.lookups               26960547                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        42826                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050225                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2047695                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16228451                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2261213                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151418                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       31384400                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67677755                       # Number of instructions committed
system.cpu1.commit.committedOps              68728186                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    304885753                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.225423                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.948469                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    276379407     90.65%     90.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14194835      4.66%     95.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5377350      1.76%     97.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4112454      1.35%     98.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       907106      0.30%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       429732      0.14%     98.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       991091      0.33%     99.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       232565      0.08%     99.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2261213      0.74%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    304885753                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074791                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65712812                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16751739                       # Number of loads committed
system.cpu1.commit.membars                    2100516                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100516      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43600846     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17801964     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5224716      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68728186                       # Class of committed instruction
system.cpu1.commit.refs                      23026692                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67677755                       # Number of Instructions Simulated
system.cpu1.committedOps                     68728186                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.598772                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.598772                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            230825340                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1126422                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13698691                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             108747013                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22594585                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 52167291                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2049237                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1910742                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2695093                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   26960547                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19208671                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    285637514                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               477621                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     123034597                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                6284440                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.086625                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          21551811                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          15333180                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.395312                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         310331546                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.407200                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.888425                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               234509194     75.57%     75.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                46096184     14.85%     90.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                17457602      5.63%     96.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7811747      2.52%     98.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1372619      0.44%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2076355      0.67%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1006803      0.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     902      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     140      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           310331546                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         903003                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2121780                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                19770858                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.257456                       # Inst execution rate
system.cpu1.iew.exec_refs                    26067274                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6611640                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              191871695                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             25913160                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2233192                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1406625                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             9258178                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          100081500                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19455634                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1345208                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             80129201                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1281557                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7868495                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2049237                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10288850                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        96102                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          689715                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        16712                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2141                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        10414                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      9161421                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2983225                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2141                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       567578                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1554202                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 45234792                       # num instructions consuming a value
system.cpu1.iew.wb_count                     78964775                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.816142                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 36918020                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.253715                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      79014567                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               102439684                       # number of integer regfile reads
system.cpu1.int_regfile_writes               52204288                       # number of integer regfile writes
system.cpu1.ipc                              0.217449                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.217449                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100749      2.58%      2.58% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             52889568     64.92%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  57      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.49% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20864260     25.61%     93.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5619675      6.90%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              81474409                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1621227                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.019899                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 396568     24.46%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     24.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                962366     59.36%     83.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               262291     16.18%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              80994873                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         475059888                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     78964763                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        131436337                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  93376721                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 81474409                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6704779                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       31353313                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           158323                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3553361                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     21192493                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    310331546                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.262540                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.744744                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          260766598     84.03%     84.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           30979188      9.98%     94.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11465079      3.69%     97.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3632012      1.17%     98.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2091501      0.67%     99.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             522898      0.17%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             540413      0.17%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             224801      0.07%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             109056      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      310331546                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.261778                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13259099                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1918092                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            25913160                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            9258178                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    233                       # number of misc regfile reads
system.cpu1.numCycles                       311234549                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2038699067                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              207612048                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45687153                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5129106                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                25701242                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2722579                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                24487                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            130653924                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             103889723                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           69531550                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 50879310                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              15942321                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2049237                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             24058347                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                23844397                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       130653912                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         31362                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               859                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 11573457                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           858                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   402735891                       # The number of ROB reads
system.cpu1.rob.rob_writes                  205678266                       # The number of ROB writes
system.cpu1.timesIdled                          17398                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            80.161075                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               12313849                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            15361382                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2002834                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         19571920                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            619674                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         697176                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           77502                       # Number of indirect misses.
system.cpu2.branchPred.lookups               22472204                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        30943                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050205                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1425065                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15099151                       # Number of branches committed
system.cpu2.commit.bw_lim_events              2171328                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151357                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       17073118                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64178342                       # Number of instructions committed
system.cpu2.commit.committedOps              65228762                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    291699339                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.223616                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.948968                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    264931947     90.82%     90.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13175002      4.52%     95.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5059114      1.73%     97.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3902475      1.34%     98.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       852701      0.29%     98.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       404386      0.14%     98.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       991953      0.34%     99.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       210433      0.07%     99.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      2171328      0.74%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    291699339                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013286                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62330237                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15860288                       # Number of loads committed
system.cpu2.commit.membars                    2100499                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100499      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41187828     63.14%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16910493     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5029798      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65228762                       # Class of committed instruction
system.cpu2.commit.refs                      21940303                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64178342                       # Number of Instructions Simulated
system.cpu2.committedOps                     65228762                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.603702                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.603702                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            232636725                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               605430                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            11385575                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              88006579                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                16785456                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 41383591                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1426449                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1250102                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2539913                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   22472204                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 14867407                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    276415340                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               154320                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      98669744                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4008436                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.076059                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          16352575                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12933523                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.333955                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         294772134                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.341341                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.799325                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               233034984     79.06%     79.06% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                38156295     12.94%     92.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                13064199      4.43%     96.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 7563265      2.57%     99.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1360236      0.46%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1357639      0.46%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  234512      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     869      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     135      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           294772134                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         685817                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1493209                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                17310210                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.250580                       # Inst execution rate
system.cpu2.iew.exec_refs                    24802674                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6394613                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              192412873                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             20569083                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1411515                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1402136                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             7364815                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           82275043                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18408061                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1246371                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             74035998                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1037214                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              7854853                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1426449                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             10115059                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        94191                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          611164                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        17038                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2157                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        12529                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4708795                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1284800                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2157                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       441825                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1051384                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 41651606                       # num instructions consuming a value
system.cpu2.iew.wb_count                     72950950                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.829967                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 34569469                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.246908                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      72999588                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                94437238                       # number of integer regfile reads
system.cpu2.int_regfile_writes               48839773                       # number of integer regfile writes
system.cpu2.ipc                              0.217216                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.217216                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100719      2.79%      2.79% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             48003683     63.76%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  47      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.56% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19771810     26.26%     92.82% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5406010      7.18%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              75282369                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1594438                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.021179                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 391657     24.56%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     24.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                937792     58.82%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               264987     16.62%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              74776074                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         447078956                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     72950938                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         99322718                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  78040898                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 75282369                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            4234145                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       17046280                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           147672                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1082788                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      9531082                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    294772134                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.255392                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.741699                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          249400697     84.61%     84.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           28164698      9.55%     94.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10523000      3.57%     97.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3287567      1.12%     98.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2041090      0.69%     99.54% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             508810      0.17%     99.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             523041      0.18%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             223534      0.08%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              99697      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      294772134                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.254799                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          8822051                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          994931                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            20569083                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7364815                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    220                       # number of misc regfile reads
system.cpu2.numCycles                       295457951                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  2054475856                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              208760279                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43485907                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               6226927                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                19168803                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2403731                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                21902                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            108462491                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              85418487                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           57309520                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 40651245                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              15686728                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1426449                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             24735586                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                13823613                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       108462479                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         29772                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               809                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 13941161                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           806                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   371828669                       # The number of ROB reads
system.cpu2.rob.rob_writes                  167682458                       # The number of ROB writes
system.cpu2.timesIdled                          16112                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            81.661223                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               12669083                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            15514197                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2687544                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         20586999                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            518763                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         617987                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           99224                       # Number of indirect misses.
system.cpu3.branchPred.lookups               23226685                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        18925                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050206                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1631806                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13564454                       # Number of branches committed
system.cpu3.commit.bw_lim_events              2127925                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151353                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       29092503                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58519700                       # Number of instructions committed
system.cpu3.commit.committedOps              59570118                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    260700325                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.228500                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.973581                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    236781939     90.83%     90.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     11766923      4.51%     95.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4397556      1.69%     97.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3367011      1.29%     98.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       760867      0.29%     98.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       347928      0.13%     98.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       950690      0.36%     99.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       199486      0.08%     99.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      2127925      0.82%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    260700325                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              864784                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56819305                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14728071                       # Number of loads committed
system.cpu3.commit.membars                    2100502                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100502      3.53%      3.53% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37231999     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15778277     26.49%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4459196      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59570118                       # Class of committed instruction
system.cpu3.commit.refs                      20237485                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58519700                       # Number of Instructions Simulated
system.cpu3.committedOps                     59570118                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.543980                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.543980                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            198733564                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred              1086371                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            11364412                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              95810702                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                18827975                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 43459372                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1632910                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1676680                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2804821                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   23226685                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 16621040                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    244175093                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               366854                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     108369934                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                5377296                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.087347                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          18594886                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          13187846                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.407540                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         265458642                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.420183                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.899916                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               199518829     75.16%     75.16% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                39060335     14.71%     89.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                15346322      5.78%     95.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 7502574      2.83%     98.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1355633      0.51%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 2192429      0.83%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  482019      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     364      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     137      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           265458642                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         453725                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1686428                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                16964414                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.261863                       # Inst execution rate
system.cpu3.iew.exec_refs                    22620927                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5711685                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              158889858                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             23423337                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           2247569                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1093173                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             8246525                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           88639233                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16909242                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           995836                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             69632643                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                829805                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              7645323                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1632910                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              9666271                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        89342                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          517772                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        14721                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1365                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        10867                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      8695266                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2737111                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1365                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       384875                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1301553                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 40065806                       # num instructions consuming a value
system.cpu3.iew.wb_count                     68721426                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.822270                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 32944911                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.258436                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      68763039                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                89073592                       # number of integer regfile reads
system.cpu3.int_regfile_writes               45540358                       # number of integer regfile writes
system.cpu3.ipc                              0.220071                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.220071                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100720      2.97%      2.97% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             45632364     64.61%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18195610     25.76%     93.35% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4699639      6.65%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              70628479                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1562729                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.022126                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 387685     24.81%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     24.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                923536     59.10%     83.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               251506     16.09%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              70090474                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         408414514                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     68721414                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        117709324                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  81890116                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 70628479                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            6749117                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       29069114                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           136211                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       3597764                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     19808075                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    265458642                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.266062                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.756460                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          222660600     83.88%     83.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           27137753     10.22%     94.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            9322434      3.51%     97.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            3020959      1.14%     98.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            2004090      0.75%     99.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             503854      0.19%     99.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             504188      0.19%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             215889      0.08%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              88875      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      265458642                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.265608                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         13087706                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1800084                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            23423337                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            8246525                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    218                       # number of misc regfile reads
system.cpu3.numCycles                       265912367                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  2084021079                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              174487754                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39864392                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               5511908                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                21732357                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2560528                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                20876                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            114961313                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              91618728                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           61436893                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 42317332                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              16355879                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1632910                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             25258428                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                21572501                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       114961301                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         29861                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               817                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 12941761                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           814                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   347233851                       # The number of ROB reads
system.cpu3.rob.rob_writes                  182087574                       # The number of ROB writes
system.cpu3.timesIdled                          10216                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          4466803                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               785498                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5702955                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               5074                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1313252                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7928825                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15749834                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       855514                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       113426                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69191057                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6348286                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139193163                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6461712                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1174969878000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4593593                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3771464                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4049461                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              939                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            593                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3332823                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3332777                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4593593                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           931                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     23676174                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               23676174                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    748661376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               748661376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1400                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7928879                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7928879    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7928879                       # Request fanout histogram
system.membus.respLayer1.occupancy        41934737721                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         32684505002                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                251                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          126                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    8149960067.460318                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   51005412180.235596                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          122     96.83%     96.83% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     97.62% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     98.41% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+11-5.5e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        25500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 503759368000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            126                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   148074909500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1026894968500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1174969878000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     14836440                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14836440                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     14836440                       # number of overall hits
system.cpu2.icache.overall_hits::total       14836440                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        30967                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         30967                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        30967                       # number of overall misses
system.cpu2.icache.overall_misses::total        30967                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    939481500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    939481500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    939481500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    939481500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     14867407                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14867407                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     14867407                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14867407                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002083                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002083                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002083                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002083                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 30338.150289                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 30338.150289                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 30338.150289                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 30338.150289                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          361                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   120.333333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        26522                       # number of writebacks
system.cpu2.icache.writebacks::total            26522                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         4413                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         4413                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         4413                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         4413                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        26554                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        26554                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        26554                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        26554                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    813914000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    813914000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    813914000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    813914000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001786                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001786                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001786                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001786                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 30651.276644                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 30651.276644                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 30651.276644                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 30651.276644                       # average overall mshr miss latency
system.cpu2.icache.replacements                 26522                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     14836440                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14836440                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        30967                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        30967                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    939481500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    939481500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     14867407                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14867407                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002083                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002083                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 30338.150289                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 30338.150289                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         4413                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         4413                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        26554                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        26554                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    813914000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    813914000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001786                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001786                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 30651.276644                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 30651.276644                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1174969878000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.990461                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           14515836                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            26522                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           547.313023                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        346011000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.990461                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999702                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999702                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         29761368                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        29761368                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1174969878000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17236532                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17236532                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17236532                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17236532                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5178502                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5178502                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5178502                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5178502                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 655604017723                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 655604017723                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 655604017723                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 655604017723                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22415034                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22415034                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22415034                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22415034                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.231028                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.231028                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.231028                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.231028                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 126601.093854                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 126601.093854                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 126601.093854                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 126601.093854                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      8977419                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       191967                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            98767                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2389                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    90.894924                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    80.354542                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1468248                       # number of writebacks
system.cpu2.dcache.writebacks::total          1468248                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4123839                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4123839                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4123839                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4123839                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1054663                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1054663                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1054663                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1054663                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 119425588552                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 119425588552                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 119425588552                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 119425588552                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.047052                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.047052                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.047052                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.047052                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 113235.781052                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 113235.781052                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 113235.781052                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 113235.781052                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1468248                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14428005                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14428005                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2957652                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2957652                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 321467010000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 321467010000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17385657                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17385657                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.170120                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.170120                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 108689.937153                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 108689.937153                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2364912                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2364912                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       592740                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       592740                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  62068996000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  62068996000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.034094                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.034094                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 104715.382799                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 104715.382799                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2808527                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2808527                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2220850                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2220850                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 334137007723                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 334137007723                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5029377                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5029377                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.441576                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.441576                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 150454.559166                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 150454.559166                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1758927                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1758927                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       461923                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       461923                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  57356592552                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  57356592552                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.091845                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.091845                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 124169.163588                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 124169.163588                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          348                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          348                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          208                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          208                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5208000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5208000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.374101                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.374101                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25038.461538                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25038.461538                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          102                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          102                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          106                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          106                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3247000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3247000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.190647                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.190647                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 30632.075472                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30632.075472                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          210                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          210                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          178                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          178                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1024000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1024000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          388                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          388                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.458763                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.458763                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5752.808989                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5752.808989                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          174                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          174                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       882000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       882000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.448454                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.448454                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5068.965517                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5068.965517                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       374000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       374000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       342000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       342000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634824                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634824                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415381                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415381                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  46772512000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  46772512000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050205                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050205                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395524                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395524                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 112601.471902                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 112601.471902                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415381                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415381                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  46357131000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  46357131000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395524                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395524                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 111601.471902                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 111601.471902                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1174969878000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.635643                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19341130                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1469907                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.158064                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        346022500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.635643                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.863614                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.863614                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48402305                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48402305                       # Number of data accesses
system.cpu3.numPwrStateTransitions                255                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          128                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    8137974972.656250                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   50610859240.789825                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          124     96.88%     96.88% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     97.66% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     98.44% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+11-5.5e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        69000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 503759165500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            128                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   133309081500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1041660796500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1174969878000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     16602065                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16602065                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     16602065                       # number of overall hits
system.cpu3.icache.overall_hits::total       16602065                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        18975                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         18975                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        18975                       # number of overall misses
system.cpu3.icache.overall_misses::total        18975                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    612577999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    612577999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    612577999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    612577999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     16621040                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16621040                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     16621040                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16621040                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001142                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001142                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001142                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001142                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 32283.425507                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 32283.425507                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 32283.425507                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 32283.425507                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          200                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    33.333333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16389                       # number of writebacks
system.cpu3.icache.writebacks::total            16389                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         2554                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2554                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         2554                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2554                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16421                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16421                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16421                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16421                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    540945999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    540945999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    540945999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    540945999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000988                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000988                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000988                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000988                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 32942.329882                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 32942.329882                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 32942.329882                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 32942.329882                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16389                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     16602065                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16602065                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        18975                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        18975                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    612577999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    612577999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     16621040                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16621040                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001142                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001142                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 32283.425507                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 32283.425507                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         2554                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2554                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16421                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16421                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    540945999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    540945999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000988                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000988                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 32942.329882                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 32942.329882                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1174969878000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.988701                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           15578293                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16389                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           950.533468                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        352976000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.988701                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999647                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999647                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         33258501                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        33258501                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1174969878000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15431059                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15431059                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15431059                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15431059                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5032352                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5032352                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5032352                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5032352                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 647500068161                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 647500068161                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 647500068161                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 647500068161                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20463411                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20463411                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20463411                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20463411                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.245920                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.245920                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.245920                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.245920                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 128667.483547                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 128667.483547                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 128667.483547                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 128667.483547                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      8675505                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       196794                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            93819                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2321                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    92.470662                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    84.788453                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1336229                       # number of writebacks
system.cpu3.dcache.writebacks::total          1336229                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      4053268                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      4053268                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      4053268                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      4053268                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       979084                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       979084                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       979084                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       979084                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 113520965126                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 113520965126                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 113520965126                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 113520965126                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.047846                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.047846                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.047846                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.047846                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 115946.093620                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 115946.093620                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 115946.093620                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 115946.093620                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1336229                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13096156                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13096156                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2908474                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2908474                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 315400181000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 315400181000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     16004630                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     16004630                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.181727                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.181727                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 108441.808660                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 108441.808660                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2348402                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2348402                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       560072                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       560072                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  60341917500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  60341917500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.034994                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.034994                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 107739.571876                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 107739.571876                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2334903                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2334903                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      2123878                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2123878                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 332099887161                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 332099887161                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4458781                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4458781                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.476336                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.476336                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 156364.860487                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 156364.860487                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1704866                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1704866                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       419012                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       419012                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  53179047626                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  53179047626                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.093975                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.093975                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 126915.333274                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 126915.333274                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          332                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          332                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          214                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          214                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6458000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6458000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.391941                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.391941                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 30177.570093                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 30177.570093                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          108                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          108                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          106                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          106                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3793000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3793000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.194139                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.194139                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 35783.018868                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35783.018868                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          218                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          218                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          169                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1050500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1050500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          387                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          387                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.436693                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.436693                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6215.976331                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6215.976331                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          166                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          166                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       911500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       911500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.428941                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.428941                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5490.963855                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5490.963855                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       341500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       341500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       314500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       314500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691363                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691363                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       358843                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       358843                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  38987904000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  38987904000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050206                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050206                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341688                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341688                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 108648.918887                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 108648.918887                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       358843                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       358843                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  38629061000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  38629061000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341688                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341688                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 107648.918887                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 107648.918887                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1174969878000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.769681                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17460045                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1337761                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.051692                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        352987500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.769681                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.899053                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.899053                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44366885                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44366885                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 28                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           14                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    318608964.285714                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   560591312.532973                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       231500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1756837000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             14                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1170509352500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4460525500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1174969878000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    205969422                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       205969422                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    205969422                       # number of overall hits
system.cpu0.icache.overall_hits::total      205969422                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36732255                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36732255                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36732255                       # number of overall misses
system.cpu0.icache.overall_misses::total     36732255                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 480605097499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 480605097499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 480605097499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 480605097499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    242701677                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    242701677                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    242701677                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    242701677                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.151347                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.151347                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.151347                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.151347                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13084.007434                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13084.007434                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13084.007434                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13084.007434                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1544                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          517                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               51                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    30.274510                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   103.400000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34641801                       # number of writebacks
system.cpu0.icache.writebacks::total         34641801                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2090420                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2090420                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2090420                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2090420                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34641835                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34641835                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34641835                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34641835                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 425833910000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 425833910000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 425833910000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 425833910000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.142734                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.142734                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.142734                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.142734                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12292.475557                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12292.475557                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12292.475557                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12292.475557                       # average overall mshr miss latency
system.cpu0.icache.replacements              34641801                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    205969422                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      205969422                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36732255                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36732255                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 480605097499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 480605097499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    242701677                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    242701677                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.151347                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.151347                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13084.007434                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13084.007434                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2090420                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2090420                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34641835                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34641835                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 425833910000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 425833910000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.142734                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.142734                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12292.475557                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12292.475557                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1174969878000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999951                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          240611013                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34641801                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.945684                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999951                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        520045187                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       520045187                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1174969878000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    480654649                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       480654649                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    480654649                       # number of overall hits
system.cpu0.dcache.overall_hits::total      480654649                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     46566509                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      46566509                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     46566509                       # number of overall misses
system.cpu0.dcache.overall_misses::total     46566509                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1440189834033                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1440189834033                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1440189834033                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1440189834033                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    527221158                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    527221158                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    527221158                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    527221158                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.088324                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.088324                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.088324                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.088324                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30927.588625                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30927.588625                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30927.588625                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30927.588625                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12761203                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       225048                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           200732                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2514                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    63.573337                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    89.517900                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     30520103                       # number of writebacks
system.cpu0.dcache.writebacks::total         30520103                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     16511453                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     16511453                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     16511453                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     16511453                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     30055056                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     30055056                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     30055056                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     30055056                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 542557204200                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 542557204200                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 542557204200                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 542557204200                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057007                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057007                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057007                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057007                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18052.110906                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18052.110906                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18052.110906                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18052.110906                       # average overall mshr miss latency
system.cpu0.dcache.replacements              30520103                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    343498354                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      343498354                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     37472253                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     37472253                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 918172982000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 918172982000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    380970607                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    380970607                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.098360                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.098360                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24502.742923                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24502.742923                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10651128                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10651128                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26821125                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26821125                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 428328605000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 428328605000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.070402                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.070402                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15969.822481                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15969.822481                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    137156295                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     137156295                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      9094256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      9094256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 522016852033                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 522016852033                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146250551                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146250551                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.062183                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.062183                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 57400.721074                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 57400.721074                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5860325                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5860325                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3233931                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3233931                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 114228599200                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 114228599200                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.022112                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.022112                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 35321.903652                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35321.903652                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2311                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2311                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1863                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1863                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11058000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11058000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.446334                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.446334                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5935.587762                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5935.587762                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1786                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1786                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           77                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           77                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1840000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1840000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.018448                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.018448                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 23896.103896                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23896.103896                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3819                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3819                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          240                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          240                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2039500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2039500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4059                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4059                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.059128                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.059128                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8497.916667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8497.916667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          235                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          235                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1806500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1806500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.057896                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.057896                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7687.234043                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7687.234043                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        21500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        21500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        19500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        19500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584148                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584148                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       466311                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       466311                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  52859950000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  52859950000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050459                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050459                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443912                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443912                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 113357.716202                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 113357.716202                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       466311                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       466311                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  52393639000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  52393639000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443912                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443912                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 112357.716202                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 112357.716202                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1174969878000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996659                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          511765745                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         30521151                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.767577                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996659                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999896                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999896                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1087080883                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1087080883                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1174969878000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34558605                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28569561                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               20333                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              249942                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               20983                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              238997                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               12538                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              233304                       # number of demand (read+write) hits
system.l2.demand_hits::total                 63904263                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34558605                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28569561                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              20333                       # number of overall hits
system.l2.overall_hits::.cpu1.data             249942                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              20983                       # number of overall hits
system.l2.overall_hits::.cpu2.data             238997                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              12538                       # number of overall hits
system.l2.overall_hits::.cpu3.data             233304                       # number of overall hits
system.l2.overall_hits::total                63904263                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             83229                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1949758                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7372                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1298271                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              5571                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1228919                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3883                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1102640                       # number of demand (read+write) misses
system.l2.demand_misses::total                5679643                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            83229                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1949758                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7372                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1298271                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             5571                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1228919                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3883                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1102640                       # number of overall misses
system.l2.overall_misses::total               5679643                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7251088997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 231051408315                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    708899498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 167085915795                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    536385500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 159856652200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    373079498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 146561721492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     713425151295                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7251088997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 231051408315                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    708899498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 167085915795                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    536385500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 159856652200                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    373079498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 146561721492                       # number of overall miss cycles
system.l2.overall_miss_latency::total    713425151295                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34641834                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        30519319                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           27705                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1548213                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           26554                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1467916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16421                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1335944                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69583906                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34641834                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       30519319                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          27705                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1548213                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          26554                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1467916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16421                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1335944                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69583906                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002403                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.063886                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.266089                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.838561                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.209799                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.837186                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.236466                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.825364                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.081623                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002403                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.063886                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.266089                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.838561                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.209799                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.837186                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.236466                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.825364                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.081623                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87122.144889                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 118502.608178                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96161.082203                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 128698.796935                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 96281.726799                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 130079.079419                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 96080.220963                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 132918.923213                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125610.914506                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87122.144889                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 118502.608178                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96161.082203                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 128698.796935                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 96281.726799                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 130079.079419                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 96080.220963                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 132918.923213                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125610.914506                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             654094                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     21745                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.080202                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1817794                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3771464                       # number of writebacks
system.l2.writebacks::total                   3771464                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            200                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          62367                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            544                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           8765                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            493                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           7704                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            382                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           7910                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               88365                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           200                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         62367                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           544                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          8765                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           493                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          7704                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           382                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          7910                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              88365                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        83029                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1887391                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6828                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1289506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5078                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1221215                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3501                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1094730                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5591278                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        83029                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1887391                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6828                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1289506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5078                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1221215                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3501                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1094730                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2381192                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7972470                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6409342499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 207813488957                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    605696498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 153498013458                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    453792000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 147025115352                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    312812498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 134977175636                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 651095436898                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6409342499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 207813488957                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    605696498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 153498013458                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    453792000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 147025115352                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    312812498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 134977175636                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 221518393063                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 872613829961                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002397                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.061843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.246454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.832900                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.191233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.831938                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.213203                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.819443                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.080353                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002397                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.061843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.246454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.832900                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.191233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.831938                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.213203                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.819443                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.114573                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77194.022558                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 110106.220151                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88707.747217                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 119036.292548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 89364.316660                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 120392.490554                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 89349.471008                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 123297.229121                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 116448.410703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77194.022558                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 110106.220151                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88707.747217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 119036.292548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 89364.316660                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 120392.490554                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 89349.471008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 123297.229121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93028.362712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109453.385207                       # average overall mshr miss latency
system.l2.replacements                       14214004                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8106287                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8106287                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8106287                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8106287                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61037618                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61037618                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61037618                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61037618                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2381192                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2381192                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 221518393063                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 221518393063                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93028.362712                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93028.362712                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              32                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              35                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              49                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  118                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            66                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                109                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       363000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        64000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        31000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       458000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           68                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           65                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              227                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.970588                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.239130                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.246154                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.480176                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         5500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         4000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1937.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4201.834862                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           66                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           108                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1330500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       358500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       220500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       325500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2235000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.970588                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.312500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.239130                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.246154                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.475771                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20159.090909                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        23900                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20045.454545                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20343.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20694.444444                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 63                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           37                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               69                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            132                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.484848                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.225806                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.290323                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.522727                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           37                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           69                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       761000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       324000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       141000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       181000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1407000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.484848                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.225806                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.290323                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.522727                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20567.567568                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20142.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20111.111111                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20391.304348                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2619941                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            90251                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            91905                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           100792                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2902889                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1087196                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         840291                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         783930                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         675816                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3387233                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 132293766144                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 106866162123                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 100754372104                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  88943020356                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  428857320727                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3707137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       930542                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       875835                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       776608                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6290122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.293271                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.903012                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.895066                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.870215                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.538500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 121683.455554                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 127177.563633                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 128524.705145                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 131608.337707                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 126609.926370                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        39200                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5470                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         5039                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         5612                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            55321                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1047996                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       834821                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       778891                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       670204                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3331912                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 118655263745                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  98041057254                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  92517663219                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  81750084967                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 390964069185                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.282697                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.897134                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.889312                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.862989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.529705                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 113221.103654                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 117439.615503                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 118781.271345                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 121977.912646                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 117339.254213                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34558605                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         20333                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         20983                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         12538                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34612459                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        83229                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         7372                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         5571                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3883                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           100055                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7251088997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    708899498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    536385500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    373079498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8869453493                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34641834                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        27705                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        26554                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16421                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34712514                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002403                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.266089                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.209799                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.236466                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002882                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87122.144889                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96161.082203                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 96281.726799                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 96080.220963                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88645.779751                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          200                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          544                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          493                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          382                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1619                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        83029                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6828                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5078                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3501                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        98436                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6409342499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    605696498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    453792000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    312812498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7781643495                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002397                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.246454                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.191233                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.213203                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002836                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77194.022558                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88707.747217                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 89364.316660                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 89349.471008                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79052.821072                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25949620                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       159691                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       147092                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       132512                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26388915                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       862562                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       457980                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       444989                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       426824                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2192355                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  98757642171                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  60219753672                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  59102280096                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  57618701136                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 275698377075                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26812182                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       617671                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       592081                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       559336                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28581270                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.032171                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.741463                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.751568                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.763091                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.076706                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 114493.383862                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 131489.920241                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 132817.395702                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 134994.051731                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 125754.440807                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        23167                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3295                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         2665                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         2298                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        31425                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       839395                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       454685                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       442324                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       424526                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2160930                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  89158225212                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  55456956204                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  54507452133                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  53227090669                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 252349724218                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.031306                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.736128                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.747067                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.758982                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.075607                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 106217.246007                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 121967.859516                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 123229.696180                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 125380.048970                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 116778.296483                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           59                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           41                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           28                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           18                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               146                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          356                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          245                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          208                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          209                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1018                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2663239                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2165488                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       997492                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      1633234                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      7459453                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          415                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          286                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          236                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          227                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1164                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.857831                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.856643                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.881356                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.920705                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.874570                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  7481.008427                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  8838.726531                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  4795.634615                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  7814.516746                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  7327.556974                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           29                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           22                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           13                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           24                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           88                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          327                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          223                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          195                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          185                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          930                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      6740459                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      4786194                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      4162212                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      3904966                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     19593831                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.787952                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.779720                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.826271                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.814978                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.798969                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20613.024465                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21462.753363                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 21344.676923                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 21107.924324                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21068.635484                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1174969878000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1174969878000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999917                       # Cycle average of tags in use
system.l2.tags.total_refs                   140974731                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14214237                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.917854                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.423908                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.174240                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.447763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.018377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.184305                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.015568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.071925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.009118                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.929265                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.725448                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.444124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.065223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.131996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018505                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.016749                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.014520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.308210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1124048981                       # Number of tag accesses
system.l2.tags.data_accesses               1124048981                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1174969878000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5313792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     120830720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        436992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      82535168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        324992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      78164928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        224064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      70070144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    149386880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          507287680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5313792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       436992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       324992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       224064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6299840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    241373696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       241373696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          83028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1887980                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6828                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1289612                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1221327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1094846                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2334170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7926370                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3771464                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3771464                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4522492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        102837292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           371918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         70244497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           276596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         66525048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           190698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         59635694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    127141030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             431745264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4522492                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       371918                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       276596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       190698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5361703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      205429688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            205429688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      205429688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4522492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       102837292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          371918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        70244497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          276596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        66525048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          190698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        59635694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    127141030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            637174952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3726931.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     83028.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1835131.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1286030.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5078.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1217311.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1090558.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2333843.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005041065250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       230327                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       230327                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14348511                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3513936                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7926370                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3771464                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7926370                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3771464                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  65062                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 44533                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            420944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            422383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            423230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            470376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1190299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            589887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            443957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            439567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            421773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            496698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           428719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           436979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           413770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           420413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           411667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           430646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            231428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            234080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            232827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            233362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            236363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            233972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            234967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            230345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            246380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           232800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           234316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           229158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           227238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           226408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           229777                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 417653638142                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                39306540000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            565053163142                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     53127.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                71877.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        30                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3942978                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1616485                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7926370                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3771464                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1618072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1615497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1183585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  727439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  413398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  354416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  335282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  327136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  293894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  236184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 194901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 212013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 111636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  78757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  60799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  46924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  28813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  16218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  36660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  75502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 135128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 190184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 218555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 228798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 231077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 234007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 237964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 243680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 241728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 239435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 235975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 226866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 222258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 228308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  24114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  13469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  18439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  22526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  25015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  25975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  25971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  25302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  24461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  23792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  23562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  23798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  24772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  26044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  31686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  22656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     53                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6028743                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    123.018201                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    85.701494                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   182.011911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4624269     76.70%     76.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       928342     15.40%     92.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        98443      1.63%     93.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        68985      1.14%     94.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        58744      0.97%     95.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        45754      0.76%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        32749      0.54%     97.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        22293      0.37%     97.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       149164      2.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6028743                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       230327                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.130723                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.458456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    315.511340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       230322    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        230327                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       230327                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.180921                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.167632                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.696992                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           212866     92.42%     92.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1705      0.74%     93.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10514      4.56%     97.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3436      1.49%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1100      0.48%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              376      0.16%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              160      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               78      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               51      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               21      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        230327                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              503123712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4163968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238521792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               507287680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            241373696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       428.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       203.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    431.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    205.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1174969783000                       # Total gap between requests
system.mem_ctrls.avgGap                     100443.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5313792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    117448384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       436992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     82305920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       324992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     77907904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       224064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     69795712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    149365952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238521792                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4522492.107665759511                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 99958634.003381669521                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 371917.619491518592                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 70049387.257568493485                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 276596.026915338531                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 66306298.960287049413                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 190697.654633832251                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 59402128.775253593922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 127123218.047297045588                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 203002473.906824707985                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        83028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1887980                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6828                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1289612                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5078                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1221327                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3501                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1094846                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2334170                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3771464                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2962593045                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 129483648072                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    317052572                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  99551508275                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    239102035                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  95937479692                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    164907777                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  89224662015                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 147172209659                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 28448086549632                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35681.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     68583.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46434.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     77194.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     47085.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     78551.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     47103.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     81495.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63051.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7542982.39                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    47.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20892046980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11104374930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         24709148100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9690522840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     92751019920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     187031401620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     293688305760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       639866820150                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.581467                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 760798918553                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  39234780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 374936179447                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          22153213740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11774704755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         31420591020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9763910820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     92751019920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     335850546450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     168366920640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       672080907345                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        571.998415                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 433480268346                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  39234780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 702254829654                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                275                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          138                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7384159742.753623                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   48777735890.549309                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          134     97.10%     97.10% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.72%     97.83% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.72%     98.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.72%     99.28% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      0.72%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        36000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 503759433500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            138                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   155955833500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1019014044500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1174969878000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19175832                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19175832                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19175832                       # number of overall hits
system.cpu1.icache.overall_hits::total       19175832                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        32839                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         32839                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        32839                       # number of overall misses
system.cpu1.icache.overall_misses::total        32839                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1129927500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1129927500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1129927500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1129927500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19208671                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19208671                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19208671                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19208671                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001710                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001710                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001710                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001710                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 34408.097080                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 34408.097080                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 34408.097080                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 34408.097080                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          371                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    74.200000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        27673                       # number of writebacks
system.cpu1.icache.writebacks::total            27673                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5134                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5134                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5134                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5134                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        27705                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        27705                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        27705                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        27705                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    981391000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    981391000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    981391000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    981391000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001442                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001442                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001442                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001442                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 35422.883956                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 35422.883956                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 35422.883956                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 35422.883956                       # average overall mshr miss latency
system.cpu1.icache.replacements                 27673                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19175832                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19175832                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        32839                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        32839                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1129927500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1129927500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19208671                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19208671                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001710                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001710                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 34408.097080                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 34408.097080                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5134                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5134                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        27705                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        27705                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    981391000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    981391000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001442                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001442                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 35422.883956                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 35422.883956                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1174969878000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.990655                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18935993                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            27673                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           684.276840                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        338642000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.990655                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999708                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999708                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38445047                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38445047                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1174969878000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18247843                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18247843                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18247843                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18247843                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5313928                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5313928                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5313928                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5313928                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 663389572592                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 663389572592                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 663389572592                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 663389572592                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23561771                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23561771                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23561771                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23561771                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.225532                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.225532                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.225532                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.225532                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 124839.774380                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 124839.774380                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 124839.774380                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 124839.774380                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9106543                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       178465                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           101027                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2218                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    90.139695                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    80.462128                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1548326                       # number of writebacks
system.cpu1.dcache.writebacks::total          1548326                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4210186                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4210186                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4210186                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4210186                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1103742                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1103742                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1103742                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1103742                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 123076067725                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 123076067725                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 123076067725                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 123076067725                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046845                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046845                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046845                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046845                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 111508.004339                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 111508.004339                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 111508.004339                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 111508.004339                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1548326                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15313338                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15313338                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3024149                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3024149                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 323783050500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 323783050500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18337487                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18337487                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.164916                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.164916                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 107065.839183                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 107065.839183                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2405927                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2405927                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       618222                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       618222                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  63381654500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  63381654500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033714                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033714                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 102522.483024                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102522.483024                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2934505                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2934505                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2289779                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2289779                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 339606522092                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 339606522092                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5224284                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5224284                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.438295                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.438295                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 148314.104589                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 148314.104589                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1804259                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1804259                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       485520                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       485520                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  59694413225                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  59694413225                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.092935                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.092935                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 122949.442299                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 122949.442299                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          352                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          352                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          204                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          204                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6282500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6282500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.366906                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.366906                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 30796.568627                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30796.568627                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          111                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          111                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           93                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           93                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3530000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3530000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.167266                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.167266                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 37956.989247                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37956.989247                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          226                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          226                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          186                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          186                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1210500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1210500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          412                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          412                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.451456                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.451456                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6508.064516                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6508.064516                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          181                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          181                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1068500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1068500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.439320                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.439320                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5903.314917                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5903.314917                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       493500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       493500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       454500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       454500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603640                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603640                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446585                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446585                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  50645175500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  50645175500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050225                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050225                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425228                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425228                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 113405.455848                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 113405.455848                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446585                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446585                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  50198590500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  50198590500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425228                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425228                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 112405.455848                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 112405.455848                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1174969878000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.155410                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20401744                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1550193                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.160777                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        338653500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.155410                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.911107                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.911107                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50776148                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50776148                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1174969878000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63296668                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11877751                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     61479003                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10442540                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4271797                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1057                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           656                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1713                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          100                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          100                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6293706                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6293706                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34712514                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28584157                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1164                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1164                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103925468                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     91561621                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        83083                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4647519                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        79630                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4406811                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        49231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      4010709                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             208764072                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4434152576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3906523008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3544192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    198178496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3396864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    187914496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2099840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    171019008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8906828480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        18493726                       # Total snoops (count)
system.tol2bus.snoopTraffic                 241794240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         88084299                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.090272                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.345176                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               81170815     92.15%     92.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6389948      7.25%     99.41% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  86940      0.10%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 358644      0.41%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  77952      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           88084299                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139188952392                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2206894367                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          40129823                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2008565127                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          24858971                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       45785393385                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51964041895                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2327432530                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          41880771                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1811032006000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 127417                       # Simulator instruction rate (inst/s)
host_mem_usage                                 783844                       # Number of bytes of host memory used
host_op_rate                                   128160                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19331.08                       # Real time elapsed on the host
host_tick_rate                               32903604                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2463106951                       # Number of instructions simulated
sim_ops                                    2477478138                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.636062                       # Number of seconds simulated
sim_ticks                                636062128000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.100987                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               90114602                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           100015111                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10494260                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        124049010                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           9036248                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        9129535                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           93287                       # Number of indirect misses.
system.cpu0.branchPred.lookups              168530865                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       137276                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         24190                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10040659                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  67397791                       # Number of branches committed
system.cpu0.commit.bw_lim_events              9291850                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5844117                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      273071427                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           275042195                       # Number of instructions committed
system.cpu0.commit.committedOps             277939947                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1215761495                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.228614                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.938417                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1095303159     90.09%     90.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     62493712      5.14%     95.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     23769347      1.96%     97.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14589244      1.20%     98.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      5003020      0.41%     98.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3165962      0.26%     99.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1053288      0.09%     99.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1091913      0.09%     99.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      9291850      0.76%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1215761495                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             7528386                       # Number of function calls committed.
system.cpu0.commit.int_insts                263859413                       # Number of committed integer instructions.
system.cpu0.commit.loads                     63811510                       # Number of loads committed
system.cpu0.commit.membars                    4352594                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4353429      1.57%      1.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       203760904     73.31%     74.88% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          29171      0.01%     74.89% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.03%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       63835228     22.97%     97.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5884138      2.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        277939947                       # Class of committed instruction
system.cpu0.commit.refs                      69719904                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  275042195                       # Number of Instructions Simulated
system.cpu0.committedOps                    277939947                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.608411                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.608411                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            842516773                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               466141                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            75882339                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             594266736                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                98406105                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                298230608                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10042277                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               420432                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9241019                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  168530865                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                102009566                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1131708996                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1634717                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     690603295                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                8474                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        51771                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               21008680                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.132962                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         116163155                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          99150850                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.544851                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1258436782                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.556699                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.951009                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               816653076     64.89%     64.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               262168528     20.83%     85.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               142596179     11.33%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                17365892      1.38%     98.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5095751      0.40%     98.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 9835511      0.78%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1523679      0.12%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3176013      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   22153      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1258436782                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2156                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1404                       # number of floating regfile writes
system.cpu0.idleCycles                        9070653                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10647431                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               107763723                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.366539                       # Inst execution rate
system.cpu0.iew.exec_refs                   116732064                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   7016328                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              149931900                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            125511599                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3006916                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6264626                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9461367                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          550169648                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            109715736                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9477406                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            464590507                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1127945                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             44263391                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10042277                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             45974773                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1012295                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          182621                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          723                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1464                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11341                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     61700089                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3552973                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1464                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4840382                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5807049                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                340507067                       # num instructions consuming a value
system.cpu0.iew.wb_count                    450223998                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.753267                       # average fanout of values written-back
system.cpu0.iew.wb_producers                256492585                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.355204                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     451500771                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               603229866                       # number of integer regfile reads
system.cpu0.int_regfile_writes              341091772                       # number of integer regfile writes
system.cpu0.ipc                              0.216995                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.216995                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4362663      0.92%      0.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            349514487     73.73%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32523      0.01%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                82595      0.02%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 93      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                863      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                33      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           113037154     23.84%     98.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            7036174      1.48%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            583      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             474067912                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2401                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4717                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2274                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2717                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1527751                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003223                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 695587     45.53%     45.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     45.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    110      0.01%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     45.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                798710     52.28%     97.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                33195      2.17%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               69      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             471230599                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2208963909                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    450221724                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        822397717                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 539856147                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                474067912                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10313501                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      272229704                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           868268                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       4469384                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    130472129                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1258436782                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.376712                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.874214                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          985657113     78.32%     78.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          146874998     11.67%     90.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           84530629      6.72%     96.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           22384670      1.78%     98.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9415116      0.75%     99.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5697988      0.45%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2728970      0.22%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             724962      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             422336      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1258436782                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.374016                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          6090301                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          991041                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           125511599                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9461367                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3382                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      1267507435                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4616954                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              257369553                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            205547171                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5749398                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               106600421                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              49101274                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1203169                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            759979724                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             572920314                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          430953294                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                296335350                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7318488                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10042277                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             65633492                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               225406128                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2398                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       759977326                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     522455689                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           3177066                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30341266                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       3177978                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1757472933                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1145008524                       # The number of ROB writes
system.cpu0.timesIdled                         339280                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  700                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.892352                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               82889445                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            91195181                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          8980171                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        110131118                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           8223019                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        8232620                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9601                       # Number of indirect misses.
system.cpu1.branchPred.lookups              151864574                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       134472                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1702                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          8826297                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  64202204                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9314518                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5804053                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      243329490                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           259444928                       # Number of instructions committed
system.cpu1.commit.committedOps             262345704                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1067424169                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.245775                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.982107                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    955894438     89.55%     89.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     56766949      5.32%     94.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     22420921      2.10%     96.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     13764420      1.29%     98.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4554388      0.43%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2622170      0.25%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1005448      0.09%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1080917      0.10%     99.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9314518      0.87%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1067424169                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             7111623                       # Number of function calls committed.
system.cpu1.commit.int_insts                248347137                       # Number of committed integer instructions.
system.cpu1.commit.loads                     60572781                       # Number of loads committed
system.cpu1.commit.membars                    4351477                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4351477      1.66%      1.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       192958525     73.55%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             56      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       60574483     23.09%     98.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4461067      1.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        262345704                       # Class of committed instruction
system.cpu1.commit.refs                      65035550                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  259444928                       # Number of Instructions Simulated
system.cpu1.committedOps                    262345704                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.260827                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.260827                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            737171113                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               155249                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            70972194                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             542370264                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                80282867                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                270308412                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               8826845                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               145976                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8426017                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  151864574                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 92418900                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    998903976                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1456422                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     621461188                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               17961438                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.137378                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          97130535                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          91112464                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.562179                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1105015254                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.569782                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.941644                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               704376932     63.74%     63.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               234972386     21.26%     85.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               135894414     12.30%     97.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                14881669      1.35%     98.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3229949      0.29%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 7656012      0.69%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1016283      0.09%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 2986844      0.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     765      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1105015254                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         434703                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             9410278                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               101549400                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.393618                       # Inst execution rate
system.cpu1.iew.exec_refs                   108709419                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5221283                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               99281173                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            116207496                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2781302                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          4692336                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7326871                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          504830648                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            103488136                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          8569087                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            435124919                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                754143                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             46421087                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               8826845                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             47474187                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       967634                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           10794                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          191                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     55634715                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2864102                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           191                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4271143                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       5139135                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                318232899                       # num instructions consuming a value
system.cpu1.iew.wb_count                    421205014                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.758863                       # average fanout of values written-back
system.cpu1.iew.wb_producers                241495146                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.381026                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     422544145                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               563702905                       # number of integer regfile reads
system.cpu1.int_regfile_writes              319534816                       # number of integer regfile writes
system.cpu1.ipc                              0.234696                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.234696                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4351965      0.98%      0.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            327658886     73.85%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  99      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           106450633     23.99%     98.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5232327      1.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             443694006                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1484999                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003347                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 719362     48.44%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     48.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                765608     51.56%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   29      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             440827040                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1994774732                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    421205014                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        747315674                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 495076372                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                443694006                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            9754276                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      242484944                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           886467                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3950223                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    107742357                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1105015254                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.401527                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.906052                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          852828243     77.18%     77.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          133687710     12.10%     89.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           79190550      7.17%     96.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           20729304      1.88%     98.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            8951558      0.81%     99.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            5695069      0.52%     99.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2791021      0.25%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             724811      0.07%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             416988      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1105015254                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.401370                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5809547                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          824604                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           116207496                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7326871                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    488                       # number of misc regfile reads
system.cpu1.numCycles                      1105449957                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   166440071                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              205044709                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            194337637                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3722504                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                87328900                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              45174627                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               976873                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            692702693                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             524289426                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          395104395                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                269147621                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6880859                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               8826845                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             59367098                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               200766758                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       692702693                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     475300081                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           2959190                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 25901508                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       2960856                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1563782271                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1049273646                       # The number of ROB writes
system.cpu1.timesIdled                           4860                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            90.066027                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               85208597                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            94606812                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          9833227                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted        105022448                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           8631226                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        9206992                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          575766                       # Number of indirect misses.
system.cpu2.branchPred.lookups              147062356                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted       130001                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1720                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          8870419                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  61307251                       # Number of branches committed
system.cpu2.commit.bw_lim_events              9425419                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        4958383                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      219560765                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           248767299                       # Number of instructions committed
system.cpu2.commit.committedOps             251245290                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    939207154                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.267508                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.025030                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    831196972     88.50%     88.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     56889548      6.06%     94.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     20832219      2.22%     96.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3     12564057      1.34%     98.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4457706      0.47%     98.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2282271      0.24%     98.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       559132      0.06%     98.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       999830      0.11%     99.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      9425419      1.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    939207154                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             6492770                       # Number of function calls committed.
system.cpu2.commit.int_insts                237877879                       # Number of committed integer instructions.
system.cpu2.commit.loads                     58139417                       # Number of loads committed
system.cpu2.commit.membars                    3717319                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3717319      1.48%      1.48% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       185138237     73.69%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             68      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       58141137     23.14%     98.31% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4248433      1.69%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        251245290                       # Class of committed instruction
system.cpu2.commit.refs                      62389570                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  248767299                       # Number of Instructions Simulated
system.cpu2.committedOps                    251245290                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.916445                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.916445                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            600056732                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               966303                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            72002800                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             517153768                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                83063942                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                274988427                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               8870905                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               450966                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              6779859                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                  147062356                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 91937183                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    866208202                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes              1506802                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     598140941                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles               19667426                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.150944                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          97717926                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          93839823                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.613929                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         973759865                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.622651                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.948093                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               581914152     59.76%     59.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               232753020     23.90%     83.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2               132950006     13.65%     97.32% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                12934961      1.33%     98.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2953008      0.30%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 6865534      0.71%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1015942      0.10%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 2366725      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    6517      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           973759865                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         523496                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             9368620                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                96336531                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.422640                       # Inst execution rate
system.cpu2.iew.exec_refs                   102444548                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5027155                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               78970555                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            108215736                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2106213                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts         10985245                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6654146                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          469976135                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             97417393                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          8253019                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            411771402                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                754440                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             48025380                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               8870905                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             49009588                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       949785                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           10935                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          152                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     50076319                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2403993                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           152                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      3763595                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       5605025                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                293655443                       # num instructions consuming a value
system.cpu2.iew.wb_count                    398361305                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.771234                       # average fanout of values written-back
system.cpu2.iew.wb_producers                226477175                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.408876                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     399408684                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               533973597                       # number of integer regfile reads
system.cpu2.int_regfile_writes              301460877                       # number of integer regfile writes
system.cpu2.ipc                              0.255334                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.255334                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3717752      0.89%      0.89% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            311101936     74.07%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 101      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     74.95% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           100165002     23.85%     98.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5039534      1.20%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             420024421                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1682755                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.004006                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 923321     54.87%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     54.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                759413     45.13%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   21      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             417989424                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1816472849                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    398361305                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        688707056                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 462244520                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                420024421                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            7731615                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      218730845                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           981387                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       2773232                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     91187325                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    973759865                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.431343                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.918424                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          731119082     75.08%     75.08% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          129520242     13.30%     88.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           78296141      8.04%     96.42% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           18769833      1.93%     98.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            7524080      0.77%     99.12% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            5205474      0.53%     99.66% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2203885      0.23%     99.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             713626      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             407502      0.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      973759865                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.431111                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          5154263                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          782944                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           108215736                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6654146                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    433                       # number of misc regfile reads
system.cpu2.numCycles                       974283361                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   297606566                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              192395852                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            186458043                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3047744                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                90954715                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              43453408                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               918609                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            652116891                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             494882685                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          371333778                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                271728250                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               7002626                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               8870905                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             56655957                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               184875735                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       652116891                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles     353154186                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts           2232413                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 23260824                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts       2234039                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  1400586074                       # The number of ROB reads
system.cpu2.rob.rob_writes                  976297897                       # The number of ROB writes
system.cpu2.timesIdled                           5202                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            92.064013                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               75983907                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            82533777                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          7594124                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         95836184                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits           6519096                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups        6530415                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           11319                       # Number of indirect misses.
system.cpu3.branchPred.lookups              132641238                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted       130506                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1645                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          7351616                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  58456239                       # Number of branches committed
system.cpu3.commit.bw_lim_events             10893030                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3781795                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      210390763                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           238973225                       # Number of instructions committed
system.cpu3.commit.committedOps             240862863                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    802337024                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.300202                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.136762                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    707802706     88.22%     88.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     47229367      5.89%     94.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     17388357      2.17%     96.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3     11125524      1.39%     97.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      4033553      0.50%     98.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2096122      0.26%     98.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       657407      0.08%     98.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1110958      0.14%     98.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     10893030      1.36%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    802337024                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls             5829923                       # Number of function calls committed.
system.cpu3.commit.int_insts                228386442                       # Number of committed integer instructions.
system.cpu3.commit.loads                     55752694                       # Number of loads committed
system.cpu3.commit.membars                    2834756                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2834756      1.18%      1.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       178307025     74.03%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             52      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       55754339     23.15%     98.35% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3966595      1.65%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        240862863                       # Class of committed instruction
system.cpu3.commit.refs                      59720934                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  238973225                       # Number of Instructions Simulated
system.cpu3.committedOps                    240862863                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.494723                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.494723                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            497761646                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               244619                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            66302797                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             483621938                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                71565365                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                250695342                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               7352216                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               223596                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              7350644                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                  132641238                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 79635179                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    743512872                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes              1341425                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     546378953                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles               15189448                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.158824                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          83617617                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          82503003                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.654232                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         834725213                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.662870                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.963327                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               478195999     57.29%     57.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               208732385     25.01%     82.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2               125489095     15.03%     97.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                10281313      1.23%     98.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2521245      0.30%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 6138636      0.74%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1584704      0.19%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 1780934      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     902      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           834725213                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         419907                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             7861926                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                91483767                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.472732                       # Inst execution rate
system.cpu3.iew.exec_refs                    98232764                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   4739257                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               79468020                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            103460965                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1753630                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          4499651                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6336089                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          450513106                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             93493507                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          7411610                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            394800057                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                929500                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             46873389                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               7352216                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             48068988                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       927237                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           11018                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          122                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     47708271                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2367849                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           122                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      3305778                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       4556148                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                284252794                       # num instructions consuming a value
system.cpu3.iew.wb_count                    382233393                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.769985                       # average fanout of values written-back
system.cpu3.iew.wb_producers                218870484                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.457685                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     383391651                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               512843105                       # number of integer regfile reads
system.cpu3.int_regfile_writes              290503487                       # number of integer regfile writes
system.cpu3.ipc                              0.286146                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.286146                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2835290      0.70%      0.70% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            298424634     74.20%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  88      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            96200164     23.92%     98.82% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4751395      1.18%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             402211667                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    2049287                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005095                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1291844     63.04%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     63.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                757409     36.96%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   34      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             401425664                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1642218219                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    382233393                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        660163431                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 444396521                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                402211667                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            6116585                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      209650243                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          1020385                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2334790                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     88691649                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    834725213                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.481849                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.983508                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          608375022     72.88%     72.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          118523178     14.20%     87.08% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           72236157      8.65%     95.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           18446848      2.21%     97.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            7720740      0.92%     98.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            5131324      0.61%     99.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            3114389      0.37%     99.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             770723      0.09%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             406832      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      834725213                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.481607                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          4684106                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          829623                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           103460965                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6336089                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    534                       # number of misc regfile reads
system.cpu3.numCycles                       835145120                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   436746188                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              199233107                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            179465570                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3203130                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                77995577                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              43611549                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               909356                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            618529696                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             467657421                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          353698411                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                249316463                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               7173527                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               7352216                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             57009866                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               174232841                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       618529696                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles     243817984                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts           1904528                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 23910046                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts       1906284                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  1242693993                       # The number of ROB reads
system.cpu3.rob.rob_writes                  935101487                       # The number of ROB writes
system.cpu3.timesIdled                           4629                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          2462751                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               606293                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4116782                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                498                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                610674                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     29151067                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      57465965                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2369439                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       815194                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     30196963                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     24076211                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     62220878                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       24891405                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 636062128000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           28673507                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5159439                       # Transaction distribution
system.membus.trans_dist::CleanEvict         23168006                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            15097                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5220                       # Transaction distribution
system.membus.trans_dist::ReadExReq            444632                       # Transaction distribution
system.membus.trans_dist::ReadExResp           444572                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      28673508                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            63                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     86584044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               86584044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2193761152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2193761152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4489                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          29138520                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                29138520    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            29138520                       # Request fanout histogram
system.membus.respLayer1.occupancy       157075921936                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         84782923422                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                604                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          303                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    491487125.412541                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1376423420.183659                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          303    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        26500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   5989055500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            303                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   487141529000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 148920599000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 636062128000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     91930895                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        91930895                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     91930895                       # number of overall hits
system.cpu2.icache.overall_hits::total       91930895                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6288                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6288                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6288                       # number of overall misses
system.cpu2.icache.overall_misses::total         6288                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    462021498                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    462021498                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    462021498                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    462021498                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     91937183                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     91937183                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     91937183                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     91937183                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000068                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000068                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 73476.701336                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 73476.701336                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 73476.701336                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 73476.701336                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          715                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           55                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5897                       # number of writebacks
system.cpu2.icache.writebacks::total             5897                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          391                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          391                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          391                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          391                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5897                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5897                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5897                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5897                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    432801498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    432801498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    432801498                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    432801498                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000064                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000064                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000064                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000064                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 73393.504833                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 73393.504833                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 73393.504833                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 73393.504833                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5897                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     91930895                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       91930895                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6288                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6288                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    462021498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    462021498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     91937183                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     91937183                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 73476.701336                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 73476.701336                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          391                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          391                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5897                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5897                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    432801498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    432801498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 73393.504833                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 73393.504833                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 636062128000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           92283950                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5929                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         15564.842301                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        183880263                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       183880263                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 636062128000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     77245244                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        77245244                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     77245244                       # number of overall hits
system.cpu2.dcache.overall_hits::total       77245244                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     17268193                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      17268193                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     17268193                       # number of overall misses
system.cpu2.dcache.overall_misses::total     17268193                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1543421266130                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1543421266130                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1543421266130                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1543421266130                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     94513437                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     94513437                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     94513437                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     94513437                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.182706                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.182706                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.182706                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.182706                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 89379.431081                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 89379.431081                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 89379.431081                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 89379.431081                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     86099120                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       277597                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          1073231                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4059                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    80.224220                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    68.390490                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      6917867                       # number of writebacks
system.cpu2.dcache.writebacks::total          6917867                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data     10341463                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     10341463                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data     10341463                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     10341463                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      6926730                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6926730                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      6926730                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6926730                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 736377631722                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 736377631722                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 736377631722                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 736377631722                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.073288                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.073288                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.073288                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.073288                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 106309.561903                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 106309.561903                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 106309.561903                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 106309.561903                       # average overall mshr miss latency
system.cpu2.dcache.replacements               6917866                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     75906919                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       75906919                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     15596996                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     15596996                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1376611858000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1376611858000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     91503915                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     91503915                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.170452                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.170452                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 88261.345839                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 88261.345839                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      8784103                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      8784103                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      6812893                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6812893                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 721468949500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 721468949500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.074455                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.074455                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 105897.589981                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 105897.589981                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1338325                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1338325                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1671197                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1671197                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 166809408130                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 166809408130                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3009522                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3009522                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.555303                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.555303                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 99814.329567                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 99814.329567                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1557360                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1557360                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       113837                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       113837                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  14908682222                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  14908682222                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.037826                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.037826                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 130965.171447                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 130965.171447                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data      1235560                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1235560                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         3750                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3750                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     78796500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     78796500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data      1239310                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1239310                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.003026                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.003026                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 21012.400000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 21012.400000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          309                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          309                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         3441                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3441                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     69949500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     69949500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.002777                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.002777                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 20328.247602                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20328.247602                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data      1237138                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1237138                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1715                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1715                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     27734000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     27734000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data      1238853                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1238853                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.001384                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001384                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 16171.428571                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 16171.428571                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1697                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1697                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     26110000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     26110000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.001370                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001370                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 15385.975250                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 15385.975250                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       851500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       851500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       778500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       778500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          393                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            393                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1327                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1327                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     87620498                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     87620498                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1720                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1720                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.771512                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.771512                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 66029.011304                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 66029.011304                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1327                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1327                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     86293498                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     86293498                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.771512                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.771512                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 65029.011304                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 65029.011304                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 636062128000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.397876                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           86666456                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          6926747                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.511855                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.397876                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.981184                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.981184                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        200913355                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       200913355                       # Number of data accesses
system.cpu3.numPwrStateTransitions                522                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          262                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    833930146.946565                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2121343488.078860                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          262    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   7964214500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            262                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   417572429500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 218489698500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 636062128000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     79629188                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        79629188                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     79629188                       # number of overall hits
system.cpu3.icache.overall_hits::total       79629188                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         5991                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5991                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         5991                       # number of overall misses
system.cpu3.icache.overall_misses::total         5991                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    401588500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    401588500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    401588500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    401588500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     79635179                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     79635179                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     79635179                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     79635179                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000075                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000075                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 67031.964614                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 67031.964614                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 67031.964614                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 67031.964614                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1072                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    76.571429                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5561                       # number of writebacks
system.cpu3.icache.writebacks::total             5561                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          430                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          430                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          430                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          430                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5561                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5561                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5561                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5561                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    372278500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    372278500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    372278500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    372278500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000070                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000070                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 66944.524366                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 66944.524366                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 66944.524366                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 66944.524366                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5561                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     79629188                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       79629188                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         5991                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5991                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    401588500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    401588500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     79635179                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     79635179                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 67031.964614                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 67031.964614                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          430                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          430                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5561                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5561                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    372278500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    372278500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 66944.524366                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 66944.524366                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 636062128000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           80674942                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5593                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         14424.269980                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        159275919                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       159275919                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 636062128000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     73750949                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        73750949                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     73750949                       # number of overall hits
system.cpu3.dcache.overall_hits::total       73750949                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     17168707                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      17168707                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     17168707                       # number of overall misses
system.cpu3.dcache.overall_misses::total     17168707                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 1529798807641                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1529798807641                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 1529798807641                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1529798807641                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     90919656                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     90919656                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     90919656                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     90919656                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.188834                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.188834                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.188834                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.188834                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 89103.903261                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 89103.903261                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 89103.903261                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 89103.903261                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     83475661                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       288458                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          1043453                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           4150                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    79.999445                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    69.507952                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      6211828                       # number of writebacks
system.cpu3.dcache.writebacks::total          6211828                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     10948569                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     10948569                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     10948569                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     10948569                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      6220138                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      6220138                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      6220138                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      6220138                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 663741647728                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 663741647728                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 663741647728                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 663741647728                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.068414                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.068414                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.068414                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.068414                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 106708.508353                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 106708.508353                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 106708.508353                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 106708.508353                       # average overall mshr miss latency
system.cpu3.dcache.replacements               6211828                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     72375549                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       72375549                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     15522372                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     15522372                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 1361164562000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1361164562000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     87897921                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     87897921                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.176595                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.176595                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 87690.500009                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 87690.500009                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      9415933                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      9415933                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      6106439                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      6106439                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 648652099500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 648652099500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.069472                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.069472                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 106224.282188                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 106224.282188                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1375400                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1375400                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1646335                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1646335                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 168634245641                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 168634245641                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3021735                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3021735                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.544831                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.544831                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 102430.092078                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 102430.092078                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1532636                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1532636                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       113699                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       113699                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  15089548228                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  15089548228                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.037627                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037627                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 132714.871969                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 132714.871969                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       941532                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       941532                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         3715                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3715                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     76795000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     76795000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       945247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       945247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.003930                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.003930                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 20671.601615                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 20671.601615                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          362                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          362                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         3353                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3353                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     65224000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     65224000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.003547                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.003547                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 19452.430659                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19452.430659                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       943334                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       943334                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1489                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1489                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     26397000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     26397000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       944823                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       944823                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001576                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001576                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 17728.005373                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 17728.005373                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1474                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1474                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     24989000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     24989000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001560                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001560                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 16953.188602                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 16953.188602                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       697000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       697000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       631000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       631000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          336                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            336                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1309                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1309                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     83861496                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     83861496                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1645                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1645                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.795745                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.795745                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 64065.313980                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 64065.313980                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1309                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1309                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     82552496                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     82552496                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.795745                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.795745                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 63065.313980                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 63065.313980                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 636062128000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.431693                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           81875651                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          6220265                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.162727                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.431693                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.982240                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.982240                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        191842983                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       191842983                       # Number of data accesses
system.cpu0.numPwrStateTransitions                160                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    28856462.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   28719557.637894                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           80    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       235500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    147563500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             80                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   633753611000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2308517000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 636062128000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    101555788                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       101555788                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    101555788                       # number of overall hits
system.cpu0.icache.overall_hits::total      101555788                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       453778                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        453778                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       453778                       # number of overall misses
system.cpu0.icache.overall_misses::total       453778                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10991586499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10991586499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10991586499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10991586499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    102009566                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    102009566                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    102009566                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    102009566                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004448                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004448                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004448                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004448                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 24222.387377                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 24222.387377                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 24222.387377                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 24222.387377                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4525                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               85                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.235294                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       410305                       # number of writebacks
system.cpu0.icache.writebacks::total           410305                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        43472                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        43472                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        43472                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        43472                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       410306                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       410306                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       410306                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       410306                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9788452999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9788452999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9788452999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9788452999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004022                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004022                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004022                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004022                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23856.470534                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23856.470534                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23856.470534                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23856.470534                       # average overall mshr miss latency
system.cpu0.icache.replacements                410305                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    101555788                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      101555788                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       453778                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       453778                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10991586499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10991586499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    102009566                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    102009566                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004448                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004448                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 24222.387377                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 24222.387377                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        43472                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        43472                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       410306                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       410306                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9788452999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9788452999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004022                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004022                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23856.470534                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23856.470534                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 636062128000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999999                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          101966336                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           410338                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           248.493525                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999999                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        204429438                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       204429438                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 636062128000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     88288506                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        88288506                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     88288506                       # number of overall hits
system.cpu0.dcache.overall_hits::total       88288506                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19522573                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19522573                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19522573                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19522573                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1714657963174                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1714657963174                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1714657963174                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1714657963174                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    107811079                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    107811079                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    107811079                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    107811079                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.181081                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.181081                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.181081                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.181081                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 87829.507062                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 87829.507062                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 87829.507062                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 87829.507062                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     93969591                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       247322                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1244269                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3574                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    75.521926                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    69.200336                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9572657                       # number of writebacks
system.cpu0.dcache.writebacks::total          9572657                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9943350                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9943350                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9943350                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9943350                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      9579223                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9579223                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      9579223                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9579223                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 953258070405                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 953258070405                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 953258070405                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 953258070405                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.088852                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.088852                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.088852                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.088852                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 99513.088943                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 99513.088943                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 99513.088943                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 99513.088943                       # average overall mshr miss latency
system.cpu0.dcache.replacements               9572657                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     85666106                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       85666106                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17726567                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17726567                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1540561424500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1540561424500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    103392673                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    103392673                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.171449                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.171449                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 86906.924759                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 86906.924759                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8317181                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8317181                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9409386                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9409386                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 936295409000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 936295409000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.091006                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.091006                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 99506.536239                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 99506.536239                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2622400                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2622400                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1796006                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1796006                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 174096538674                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 174096538674                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4418406                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4418406                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.406483                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.406483                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 96935.388119                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 96935.388119                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1626169                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1626169                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       169837                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       169837                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  16962661405                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  16962661405                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.038439                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.038439                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 99876.124784                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 99876.124784                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1474810                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1474810                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         8756                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         8756                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    127707000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    127707000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1483566                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1483566                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.005902                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.005902                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 14585.084513                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14585.084513                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5321                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5321                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3435                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3435                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     64815000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     64815000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002315                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002315                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 18868.995633                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18868.995633                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1464231                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1464231                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1559                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1559                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     29106500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     29106500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1465790                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1465790                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.001064                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001064                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 18669.980757                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 18669.980757                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1550                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1550                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     27559500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     27559500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.001057                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001057                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 17780.322581                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 17780.322581                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        46500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        46500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        43500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        43500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21233                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21233                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2957                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2957                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    114950493                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    114950493                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        24190                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        24190                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.122241                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.122241                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 38874.025364                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 38874.025364                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2957                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2957                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    111993493                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    111993493                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.122241                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.122241                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 37874.025364                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 37874.025364                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 636062128000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.986631                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          100854448                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9579816                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.527806                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.986631                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999582                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999582                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        231149034                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       231149034                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 636062128000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              352702                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1219499                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1956                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              770335                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1802                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              634521                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1859                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              594690                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3577364                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             352702                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1219499                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1956                       # number of overall hits
system.l2.overall_hits::.cpu1.data             770335                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1802                       # number of overall hits
system.l2.overall_hits::.cpu2.data             634521                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1859                       # number of overall hits
system.l2.overall_hits::.cpu3.data             594690                       # number of overall hits
system.l2.overall_hits::total                 3577364                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             57605                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           8349048                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3842                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           7177988                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4095                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           6280361                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3702                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           5613943                       # number of demand (read+write) misses
system.l2.demand_misses::total               27490584                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            57605                       # number of overall misses
system.l2.overall_misses::.cpu0.data          8349048                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3842                       # number of overall misses
system.l2.overall_misses::.cpu1.data          7177988                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4095                       # number of overall misses
system.l2.overall_misses::.cpu2.data          6280361                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3702                       # number of overall misses
system.l2.overall_misses::.cpu3.data          5613943                       # number of overall misses
system.l2.overall_misses::total              27490584                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4920813500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 921467284464                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    361780000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 807722106488                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    401708500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 715868099991                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    341259500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 645022874494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3096105926937                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4920813500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 921467284464                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    361780000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 807722106488                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    401708500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 715868099991                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    341259500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 645022874494                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3096105926937                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          410307                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         9568547                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5798                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7948323                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5897                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         6914882                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5561                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         6208633                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31067948                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         410307                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        9568547                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5798                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7948323                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5897                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        6914882                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5561                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        6208633                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31067948                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.140395                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.872551                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.662642                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.903082                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.694421                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.908238                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.665708                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.904216                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.884854                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.140395                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.872551                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.662642                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.903082                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.694421                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.908238                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.665708                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.904216                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.884854                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85423.374707                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110367.946677                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94164.497657                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 112527.647927                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 98097.313797                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 113985.183334                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 92182.468936                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 114896.584182                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112624.232608                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85423.374707                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110367.946677                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94164.497657                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 112527.647927                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 98097.313797                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 113985.183334                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 92182.468936                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 114896.584182                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112624.232608                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              30086                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       897                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      33.540691                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1378170                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5159439                       # number of writebacks
system.l2.writebacks::total                   5159439                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             66                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          16215                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            764                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          12920                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            720                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          11218                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            563                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          10487                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               52953                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            66                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         16215                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           764                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         12920                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           720                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         11218                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           563                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         10487                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              52953                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        57539                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      8332833                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3078                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      7165068                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         3375                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      6269143                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3139                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      5603456                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          27437631                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        57539                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      8332833                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3078                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      7165068                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         3375                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      6269143                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3139                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      5603456                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1683734                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         29121365                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4341108501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 837137056604                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    273064001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 735233670102                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    313709000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 652445794607                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    269837001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 588298347117                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2818312586933                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4341108501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 837137056604                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    273064001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 735233670102                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    313709000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 652445794607                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    269837001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 588298347117                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 157826588068                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2976139175001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.140234                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.870857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.530873                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.901457                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.572325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.906616                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.564467                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.902527                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.883149                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.140234                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.870857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.530873                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.901457                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.572325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.906616                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.564467                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.902527                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.937344                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75446.366829                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100462.478560                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88714.750162                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102613.634665                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 92950.814815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 104072.565358                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85962.727302                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 104988.483378                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102717.052610                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75446.366829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100462.478560                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88714.750162                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102613.634665                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 92950.814815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 104072.565358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85962.727302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 104988.483378                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93736.058111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102197.791038                       # average overall mshr miss latency
system.l2.replacements                       53157829                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5475445                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5475445                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5475445                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5475445                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     24231977                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24231977                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     24231977                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24231977                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1683734                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1683734                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 157826588068                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 157826588068                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93736.058111                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93736.058111                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            2048                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            2927                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            1784                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            1646                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 8405                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          3302                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          4725                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          2660                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          2452                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              13139                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     77401000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    103591500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     59516000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     52716000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    293224500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5350                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         7652                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         4444                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         4098                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            21544                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.617196                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.617486                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.598560                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.598341                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.609868                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 23440.642035                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 21924.126984                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 22374.436090                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 21499.184339                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 22317.109369                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           19                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           34                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           24                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           14                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              91                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         3283                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         4691                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         2636                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         2438                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         13048                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     66944500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     96163997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     54215499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     49830999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    267154995                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.613645                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.613042                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.593159                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.594924                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.605644                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20391.257996                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20499.679599                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20567.336495                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20439.294094                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20474.785025                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           225                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           290                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           261                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           236                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1012                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          715                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          760                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          643                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          612                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2730                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      9674500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      9839500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      9021500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      8248000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     36783500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          940                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1050                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          904                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          848                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3742                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.760638                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.723810                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.711283                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.721698                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.729556                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 13530.769231                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 12946.710526                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 14030.326594                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 13477.124183                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 13473.809524                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           14                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            31                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          708                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          755                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          638                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          598                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2699                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     14386999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     15118500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     12754000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     12936494                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     55195993                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.753191                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.719048                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.705752                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.705189                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.721272                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20320.620056                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20024.503311                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19990.595611                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21632.933110                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20450.534642                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            44382                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2351                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             2551                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             3109                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 52393                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         122579                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         108390                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         108371                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         107719                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              447059                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  16079982495                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  14419835000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  14680970000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  14858225000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   60039012495                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       166961                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110741                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       110922                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110828                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            499452                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.734177                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.978770                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.977002                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.971948                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.895099                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 131180.565146                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 133036.580865                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 135469.544435                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 137935.043957                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 134297.738095                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         2316                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data           11                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          157                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             2486                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       120263                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       108379                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       108369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       107562                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         444573                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  14771413000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  13335684500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  13597193000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  13771358000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  55475648500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.720306                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.978671                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.976984                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.970531                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.890122                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 122825.914870                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 123046.757213                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 125471.241776                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 128031.814209                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 124784.115320                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        352702                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1956                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1802                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1859                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             358319                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        57605                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3842                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4095                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3702                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            69244                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4920813500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    361780000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    401708500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    341259500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6025561500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       410307                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5798                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5897                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5561                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         427563                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.140395                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.662642                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.694421                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.665708                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.161950                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85423.374707                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94164.497657                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 98097.313797                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 92182.468936                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87019.257986                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           66                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          764                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          720                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          563                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2113                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        57539                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3078                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         3375                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3139                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        67131                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4341108501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    273064001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    313709000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    269837001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5197718503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.140234                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.530873                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.572325                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.564467                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.157008                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75446.366829                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88714.750162                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 92950.814815                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85962.727302                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77426.501959                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1175117                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       767984                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       631970                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       591581                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3166652                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      8226469                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      7069598                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      6171990                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      5506224                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        26974281                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 905387301969                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 793302271488                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 701187129991                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 630164649494                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 3030041352942                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9401586                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      7837582                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      6803960                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      6097805                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30140933                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.875009                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.902013                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.907117                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.902985                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.894938                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110057.826993                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112213.208090                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 113607.949785                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 114445.879698                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112330.755097                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        13899                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        12909                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        11216                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        10330                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        48354                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      8212570                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      7056689                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      6160774                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      5495894                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     26925927                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 822365643604                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 721897985602                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 638848601607                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 574526989117                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2757639219930                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.873530                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.900366                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.905469                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.901291                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.893334                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 100134.993504                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102299.815905                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 103696.159217                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 104537.494558                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102415.757865                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          423                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               423                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          148                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             148                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3361500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3361500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          571                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           571                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.259194                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.259194                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 22712.837838                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 22712.837838                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           85                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           85                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           63                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           63                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1239500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1239500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.110333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.110333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19674.603175                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19674.603175                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 636062128000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 636062128000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999937                       # Cycle average of tags in use
system.l2.tags.total_refs                    62423529                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  53158401                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.174293                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.643615                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.304912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.580343                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005588                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.410087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.005738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        6.573662                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.005498                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        5.507897                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     3.962597                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.431931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.180943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.131408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.102713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.086061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.061916                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 539569561                       # Number of tag accesses
system.l2.tags.data_accesses                539569561                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 636062128000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3682432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     533302976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        196992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     458563904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        216000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     401225536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        200896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     358621568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    107546752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1863557056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3682432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       196992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       216000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       200896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4296320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    330204096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       330204096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          57538                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        8332859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        7165061                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           3375                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        6269149                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        5603462                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1680418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            29118079                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5159439                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5159439                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5789422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        838444788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           309706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        720942002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           339589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        630796141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           315843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        563815313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    169082150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2929834955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5789422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       309706                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       339589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       315843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6754560                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      519138118                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            519138118                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      519138118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5789422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       838444788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          309706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       720942002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          339589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       630796141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          315843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       563815313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    169082150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3448973073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5148890.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     57539.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   8286384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3078.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   7147300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      3375.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   6249736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3139.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   5586106.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1676921.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000480074750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       319534                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       319534                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            47176139                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4851803                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    29118080                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5159439                       # Number of write requests accepted
system.mem_ctrls.readBursts                  29118080                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5159439                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 104502                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 10549                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1724270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1720926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1671269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1632575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1680324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2202508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1997389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1941927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1963246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2250857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1992744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1898719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1593868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1603770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1559211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1579975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            317627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            321920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            320528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            320002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            326744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            334501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            338782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            333800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            330092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            337318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           353015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           339670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           294366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           294401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           292401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           293724                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1241082975966                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               145067890000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1785087563466                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42775.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61525.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7902805                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3201956                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 27.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.19                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              29118080                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5159439                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3647305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4950884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4932299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4315148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3483294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2625911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1849839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1219191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  762841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  460132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 279912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 219919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  99369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  59135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  41639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  30903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  22483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  12486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 138337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 241344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 290842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 308046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 320388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 337318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 345701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 346968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 355450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 365110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 360021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 346442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 337823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 333467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 327984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  20648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     23057700                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     94.822815                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    78.289424                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   108.296538                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     18573794     80.55%     80.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3473822     15.07%     95.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       453342      1.97%     97.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       173062      0.75%     98.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        99577      0.43%     98.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        64352      0.28%     99.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        43072      0.19%     99.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        30439      0.13%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       146240      0.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     23057700                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       319534                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      90.799721                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     60.109111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     92.833972                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         175522     54.93%     54.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        65968     20.65%     75.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        45509     14.24%     89.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        13010      4.07%     93.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         6940      2.17%     96.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         5231      1.64%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         3887      1.22%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         2088      0.65%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          839      0.26%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          318      0.10%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          128      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           51      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           24      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            9      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        319534                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       319534                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.113750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.105122                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.562479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           303635     95.02%     95.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3803      1.19%     96.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6946      2.17%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3170      0.99%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1241      0.39%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              495      0.15%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              144      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               55      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               21      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        319534                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1856868992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6688128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               329529024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1863557120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            330204096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2919.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       518.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2929.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    519.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        26.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  636062199500                       # Total gap between requests
system.mem_ctrls.avgGap                      18556.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3682496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    530328576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       196992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    457427200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       216000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    399983104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       200896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    357510784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    107322944                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    329529024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5789522.497714248486                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 833768515.141024112701                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 309705.595299961045                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 719154906.201238274574                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 339589.468530659040                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 628842822.725015401840                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 315843.360508959624                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 562068968.206200122833                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 168730284.787526309490                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 518076787.618457317352                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        57539                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      8332859                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3078                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      7165061                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         3375                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      6269149                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3139                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      5603462                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1680418                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5159439                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1962712564                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 491743702152                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    143470771                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 438061571024                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    171777260                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 392538450061                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    138039271                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 356010517354                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 104317323009                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15908061268934                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34111.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59012.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46611.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     61138.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     50896.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     62614.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43975.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     63534.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     62078.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3083292.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    32.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          81636560880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          43390853550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        103118664600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13232632140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      50209941600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     288235135890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1523532000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       581347320660                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        913.978832                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1604915925                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21239400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 613217812075                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          82995467100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          44113117950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        104038275180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13644578880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      50209941600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     287207922360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2388553920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       584597856990                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        919.089239                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3857452609                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21239400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 610965275391                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                580                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          291                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    286382457.044674                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   723259341.845608                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          291    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        43000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   3004958500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            291                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   552724833000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  83337295000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 636062128000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     92412738                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        92412738                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     92412738                       # number of overall hits
system.cpu1.icache.overall_hits::total       92412738                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6162                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6162                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6162                       # number of overall misses
system.cpu1.icache.overall_misses::total         6162                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    417981498                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    417981498                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    417981498                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    417981498                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     92418900                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     92418900                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     92418900                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     92418900                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000067                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000067                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 67832.115871                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67832.115871                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 67832.115871                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67832.115871                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          953                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    79.416667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5798                       # number of writebacks
system.cpu1.icache.writebacks::total             5798                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          364                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          364                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          364                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          364                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5798                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5798                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5798                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5798                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    394438998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    394438998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    394438998                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    394438998                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68030.182477                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68030.182477                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68030.182477                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68030.182477                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5798                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     92412738                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       92412738                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6162                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6162                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    417981498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    417981498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     92418900                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     92418900                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 67832.115871                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67832.115871                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          364                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          364                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5798                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5798                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    394438998                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    394438998                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68030.182477                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68030.182477                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 636062128000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           92686080                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5830                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         15898.126930                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        184843598                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       184843598                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 636062128000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     82590971                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        82590971                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     82590971                       # number of overall hits
system.cpu1.dcache.overall_hits::total       82590971                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     17752356                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      17752356                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     17752356                       # number of overall misses
system.cpu1.dcache.overall_misses::total     17752356                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1587542078100                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1587542078100                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1587542078100                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1587542078100                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    100343327                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    100343327                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    100343327                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    100343327                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.176916                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.176916                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.176916                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.176916                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89427.120440                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89427.120440                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89427.120440                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89427.120440                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     88330616                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       255480                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1115389                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3685                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    79.192655                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.329715                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7950643                       # number of writebacks
system.cpu1.dcache.writebacks::total          7950643                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9793016                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9793016                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9793016                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9793016                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7959340                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7959340                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7959340                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7959340                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 831769611685                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 831769611685                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 831769611685                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 831769611685                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.079321                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.079321                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.079321                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.079321                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 104502.334576                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104502.334576                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 104502.334576                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104502.334576                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7950642                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     81240138                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       81240138                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     16092508                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     16092508                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1423482441000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1423482441000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     97332646                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     97332646                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.165335                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.165335                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 88456.220808                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88456.220808                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8250085                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8250085                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      7842423                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7842423                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 817035138500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 817035138500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.080573                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.080573                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 104181.467705                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104181.467705                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1350833                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1350833                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1659848                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1659848                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 164059637100                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 164059637100                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3010681                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3010681                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.551320                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.551320                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 98840.157111                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 98840.157111                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1542931                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1542931                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       116917                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       116917                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  14734473185                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  14734473185                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.038834                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.038834                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 126025.070648                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 126025.070648                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1447001                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1447001                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         3813                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3813                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     78734500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     78734500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1450814                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1450814                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.002628                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002628                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 20648.964070                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 20648.964070                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          359                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          359                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3454                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3454                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     68137500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     68137500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002381                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002381                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 19727.127968                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19727.127968                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1448577                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1448577                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1771                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1771                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     31280500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     31280500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1450348                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1450348                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001221                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001221                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 17662.619989                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 17662.619989                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1747                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1747                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     29622500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     29622500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001205                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001205                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 16956.210647                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 16956.210647                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1076000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1076000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       987000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       987000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          351                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            351                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1351                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1351                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     82774000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     82774000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1702                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1702                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.793772                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.793772                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 61268.689859                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 61268.689859                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1351                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1351                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     81423000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     81423000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.793772                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.793772                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 60268.689859                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 60268.689859                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 636062128000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.939120                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           93477107                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7956242                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.748902                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.939120                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998097                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998097                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        214448597                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       214448597                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 636062128000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30609083                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10634884                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25605098                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        47998390                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3061451                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           23478                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          6237                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          29715                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          231                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          231                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           500633                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          500633                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        427563                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30181522                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          571                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          571                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1230918                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     28735259                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        17394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     23873598                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        17691                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     20771323                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        16683                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     18651722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93314588                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     52519104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1225037248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       742144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1017533504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       754816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    885295680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       711808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    794909440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3977503744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        56265716                       # Total snoops (count)
system.tol2bus.snoopTraffic                 332892544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         87359573                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.339528                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.586883                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               61003029     69.83%     69.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1               24627482     28.19%     98.02% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 523418      0.60%     98.62% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 835899      0.96%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 369745      0.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           87359573                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        62191123266                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       10405226380                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           9215561                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        9344558909                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8634759                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14385958475                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         615610661                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11952201657                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           9088467                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             9055                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
