$date
	Tue Aug  5 15:17:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module piso_tb $end
$var wire 1 ! q_out $end
$var reg 1 " clk $end
$var reg 1 # clk_enable $end
$var reg 4 $ d_in [3:0] $end
$var reg 4 % d_reg [3:0] $end
$var reg 1 & load_enable_in $end
$var reg 1 ' out_enable_in $end
$var reg 1 ( rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # clk_enable $end
$var wire 4 ) d_in [3:0] $end
$var wire 1 & load_enable_in $end
$var wire 1 ' out_enable_in $end
$var wire 1 ( rst $end
$var wire 1 ! q_out $end
$var reg 4 * d_reg [3:0] $end
$scope begin posedge_clk $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
bx )
1(
1'
x&
b1001 %
bx $
1#
0"
0!
$end
#10000
1"
#20000
0"
b1001 $
b1001 )
1&
0(
#30000
1!
b1001 *
1"
#40000
0"
0&
#50000
0!
b10 *
1"
#60000
0"
#70000
b100 *
1"
#80000
0"
#90000
1!
b1000 *
1"
#100000
0"
#110000
0!
b0 *
1"
#120000
0"
#130000
1"
#140000
0"
#150000
1"
#160000
0"
#170000
1"
#180000
0"
#190000
1"
#200000
0"
#210000
1"
#220000
0"
#230000
1"
#240000
0"
#250000
1"
#260000
0"
#270000
1"
#280000
0"
1(
#290000
1"
#300000
z!
0"
0'
0(
#310000
1"
#320000
0"
#330000
1"
#340000
0"
