# Reading D:/quartus/modelsim_ase/tcl/vsim/pref.tcl
# do parcial2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/2codes/arquitecturaComputadores1/proyectoArqui {C:/Users/Usuario/Desktop/2codes/arquitecturaComputadores1/proyectoArqui/arm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:29 on Nov 10,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/2codes/arquitecturaComputadores1/proyectoArqui" C:/Users/Usuario/Desktop/2codes/arquitecturaComputadores1/proyectoArqui/arm.sv 
# -- Compiling module top1
# -- Compiling module dmem
# -- Compiling module imem
# -- Compiling module arm
# -- Compiling module controller
# -- Compiling module decode
# -- Compiling module condlogic
# -- Compiling module condcheck
# -- Compiling module datapath
# -- Compiling module regfile
# -- Compiling module extend
# -- Compiling module alu
# -- Compiling module adder
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module mux2
# -- Compiling module cmp2
# -- Compiling module port
# 
# Top level modules:
# 	top1
# End time: 16:55:30 on Nov 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim rtl_work.top1
# vsim rtl_work.top1 
# Start time: 16:55:36 on Nov 10,2022
# Loading sv_std.std
# Loading rtl_work.top1
# Loading rtl_work.arm
# Loading rtl_work.controller
# Loading rtl_work.decode
# Loading rtl_work.condlogic
# Loading rtl_work.flopenr
# Loading rtl_work.condcheck
# Loading rtl_work.datapath
# Loading rtl_work.mux2
# Loading rtl_work.flopr
# Loading rtl_work.adder
# Loading rtl_work.regfile
# Loading rtl_work.extend
# Loading rtl_work.alu
# Loading rtl_work.imem
# Loading rtl_work.dmem
# Loading rtl_work.cmp2
# Loading rtl_work.port
add wave -position end  sim:/top1/clk
add wave -position end  sim:/top1/resetE
add wave -position end  sim:/top1/INport
add wave -position end  sim:/top1/PC
force -freeze sim:/top1/INport 11110000 0
force -freeze sim:/top1/resetE 0 0
force -freeze sim:/top1/clk 1 0, 0 {50 ps} -r 100
run
force -freeze sim:/top1/resetE St1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/top1/INport 11110010 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/top1/INport 11100010 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/top1/INport 11110010 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/top1/INport 11110000 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 16:57:40 on Nov 10,2022, Elapsed time: 0:02:04
# Errors: 0, Warnings: 0
