verilog work "D:/Github/CS_ALU/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/shifter_7.v"
verilog work "D:/Github/CS_ALU/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/compare_6.v"
verilog work "D:/Github/CS_ALU/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/boolean_5.v"
verilog work "D:/Github/CS_ALU/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/adder_4.v"
verilog work "D:/Github/CS_ALU/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/alu_3.v"
verilog work "D:/Github/CS_ALU/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/test_2.v"
verilog work "D:/Github/CS_ALU/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "D:/Github/CS_ALU/alu/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v"
