// Seed: 1821471195
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = (1);
  assign module_1.type_23 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    input tri id_2,
    input wor id_3,
    output tri1 id_4,
    output supply1 id_5,
    input uwire id_6,
    input wor id_7,
    output wor id_8,
    input wor id_9,
    input uwire id_10,
    input wire id_11,
    output tri id_12,
    output tri id_13,
    output wand id_14,
    input wire id_15
);
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
  always @(negedge id_9) module_1 = id_11;
endmodule
