
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.12+45 (git sha1 UNKNOWN, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
Reading /work/runs/wokwi/tmp/synthesis/1-sky130_fd_sc_hd__tt_025C_1v80.no_pg.lib as a blackbox

1. Executing Liberty frontend.
Imported 428 cell types from liberty file.

2. Executing Verilog-2005 frontend: /work/src/toplevel/logisimTopLevelShell.v
Parsing SystemVerilog input from `/work/src/toplevel/logisimTopLevelShell.v' to AST representation.
Generating RTLIL representation for module `\tholin_avalonsemi_5401'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /work/src/circuit/CPU.v
Parsing SystemVerilog input from `/work/src/circuit/CPU.v' to AST representation.
Generating RTLIL representation for module `\CPU'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /work/src/circuit/clock_gen.v
Parsing SystemVerilog input from `/work/src/circuit/clock_gen.v' to AST representation.
Generating RTLIL representation for module `\clock_gen'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /work/src/circuit/dest_reg_sel.v
Parsing SystemVerilog input from `/work/src/circuit/dest_reg_sel.v' to AST representation.
Generating RTLIL representation for module `\dest_reg_sel'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /work/src/circuit/eq_0.v
Parsing SystemVerilog input from `/work/src/circuit/eq_0.v' to AST representation.
Generating RTLIL representation for module `\eq_0'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /work/src/circuit/inst_dec.v
Parsing SystemVerilog input from `/work/src/circuit/inst_dec.v' to AST representation.
Generating RTLIL representation for module `\inst_dec'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /work/src/circuit/main.v
Parsing SystemVerilog input from `/work/src/circuit/main.v' to AST representation.
Generating RTLIL representation for module `\main'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /work/src/circuit/output_logic.v
Parsing SystemVerilog input from `/work/src/circuit/output_logic.v' to AST representation.
Generating RTLIL representation for module `\output_logic'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /work/src/gates/AND_GATE.v
Parsing SystemVerilog input from `/work/src/gates/AND_GATE.v' to AST representation.
Generating RTLIL representation for module `\AND_GATE'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /work/src/gates/NAND_GATE.v
Parsing SystemVerilog input from `/work/src/gates/NAND_GATE.v' to AST representation.
Generating RTLIL representation for module `\NAND_GATE'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /work/src/gates/NOR_GATE.v
Parsing SystemVerilog input from `/work/src/gates/NOR_GATE.v' to AST representation.
Generating RTLIL representation for module `\NOR_GATE'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /work/src/gates/OR_GATE.v
Parsing SystemVerilog input from `/work/src/gates/OR_GATE.v' to AST representation.
Generating RTLIL representation for module `\OR_GATE'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /work/src/gates/XOR_GATE_ONEHOT.v
Parsing SystemVerilog input from `/work/src/gates/XOR_GATE_ONEHOT.v' to AST representation.
Generating RTLIL representation for module `\XOR_GATE_ONEHOT'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /work/src/memory/D_FLIPFLOP.v
Parsing SystemVerilog input from `/work/src/memory/D_FLIPFLOP.v' to AST representation.
Generating RTLIL representation for module `\D_FLIPFLOP'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /work/src/memory/T_FLIPFLOP.v
Parsing SystemVerilog input from `/work/src/memory/T_FLIPFLOP.v' to AST representation.
Generating RTLIL representation for module `\T_FLIPFLOP'.
Successfully finished Verilog frontend.

17. Generating Graphviz representation of design.
Writing dot description to `/work/runs/wokwi/tmp/synthesis/hierarchy.dot'.
Dumping module tholin_avalonsemi_5401 to page 1.

18. Executing HIERARCHY pass (managing design hierarchy).

18.1. Analyzing design hierarchy..
Top module:  \tholin_avalonsemi_5401
Used module:     \CPU
Used module:         \inst_dec
Used module:             \D_FLIPFLOP
Used module:             \AND_GATE
Used module:             \NOR_GATE
Used module:             \OR_GATE
Used module:             \NAND_GATE
Used module:         \clock_gen
Used module:             \T_FLIPFLOP
Used module:         \output_logic
Used module:         \dest_reg_sel
Used module:         \eq_0
Used module:         \main
Used module:             \XOR_GATE_ONEHOT
Parameter \invertClockEnable = 0

18.2. Executing AST frontend in derive mode using pre-parsed AST for module `\D_FLIPFLOP'.
Parameter \invertClockEnable = 0
Generating RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \BubblesMask = 2'00

18.3. Executing AST frontend in derive mode using pre-parsed AST for module `\OR_GATE'.
Parameter \BubblesMask = 2'00
Generating RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00

18.4. Executing AST frontend in derive mode using pre-parsed AST for module `\AND_GATE'.
Parameter \BubblesMask = 2'00
Generating RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00

18.5. Executing AST frontend in derive mode using pre-parsed AST for module `\NOR_GATE'.
Parameter \BubblesMask = 2'00
Generating RTLIL representation for module `$paramod\NOR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00

18.6. Executing AST frontend in derive mode using pre-parsed AST for module `\XOR_GATE_ONEHOT'.
Parameter \BubblesMask = 2'00
Generating RTLIL representation for module `$paramod\XOR_GATE_ONEHOT\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\XOR_GATE_ONEHOT\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\XOR_GATE_ONEHOT\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\XOR_GATE_ONEHOT\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\XOR_GATE_ONEHOT\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\XOR_GATE_ONEHOT\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\XOR_GATE_ONEHOT\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\XOR_GATE_ONEHOT\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\XOR_GATE_ONEHOT\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\XOR_GATE_ONEHOT\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\XOR_GATE_ONEHOT\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\XOR_GATE_ONEHOT\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\XOR_GATE_ONEHOT\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\XOR_GATE_ONEHOT\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\XOR_GATE_ONEHOT\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\XOR_GATE_ONEHOT\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\NOR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \invertClockEnable = 0

18.7. Executing AST frontend in derive mode using pre-parsed AST for module `\T_FLIPFLOP'.
Parameter \invertClockEnable = 0
Generating RTLIL representation for module `$paramod\T_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\NOR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00

18.8. Executing AST frontend in derive mode using pre-parsed AST for module `\NAND_GATE'.
Parameter \BubblesMask = 2'00
Generating RTLIL representation for module `$paramod\NAND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.

18.9. Analyzing design hierarchy..
Top module:  \tholin_avalonsemi_5401
Used module:     \CPU
Used module:         \inst_dec
Used module:             $paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000
Used module:             $paramod\AND_GATE\BubblesMask=2'00
Used module:             $paramod\NOR_GATE\BubblesMask=2'00
Used module:             $paramod\OR_GATE\BubblesMask=2'00
Used module:             $paramod\NAND_GATE\BubblesMask=2'00
Used module:         \clock_gen
Used module:             $paramod\T_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000
Used module:         \output_logic
Used module:         \dest_reg_sel
Used module:         \eq_0
Used module:         \main
Used module:             $paramod\XOR_GATE_ONEHOT\BubblesMask=2'00

18.10. Analyzing design hierarchy..
Top module:  \tholin_avalonsemi_5401
Used module:     \CPU
Used module:         \inst_dec
Used module:             $paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000
Used module:             $paramod\AND_GATE\BubblesMask=2'00
Used module:             $paramod\NOR_GATE\BubblesMask=2'00
Used module:             $paramod\OR_GATE\BubblesMask=2'00
Used module:             $paramod\NAND_GATE\BubblesMask=2'00
Used module:         \clock_gen
Used module:             $paramod\T_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000
Used module:         \output_logic
Used module:         \dest_reg_sel
Used module:         \eq_0
Used module:         \main
Used module:             $paramod\XOR_GATE_ONEHOT\BubblesMask=2'00
Removing unused module `\T_FLIPFLOP'.
Removing unused module `\D_FLIPFLOP'.
Removing unused module `\XOR_GATE_ONEHOT'.
Removing unused module `\OR_GATE'.
Removing unused module `\NOR_GATE'.
Removing unused module `\NAND_GATE'.
Removing unused module `\AND_GATE'.
Removed 7 unused modules.

19. Executing TRIBUF pass.

20. Executing SYNTH pass.

20.1. Executing HIERARCHY pass (managing design hierarchy).

20.1.1. Analyzing design hierarchy..
Top module:  \tholin_avalonsemi_5401
Used module:     \CPU
Used module:         \inst_dec
Used module:             $paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000
Used module:             $paramod\AND_GATE\BubblesMask=2'00
Used module:             $paramod\NOR_GATE\BubblesMask=2'00
Used module:             $paramod\OR_GATE\BubblesMask=2'00
Used module:             $paramod\NAND_GATE\BubblesMask=2'00
Used module:         \clock_gen
Used module:             $paramod\T_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000
Used module:         \output_logic
Used module:         \dest_reg_sel
Used module:         \eq_0
Used module:         \main
Used module:             $paramod\XOR_GATE_ONEHOT\BubblesMask=2'00

20.1.2. Analyzing design hierarchy..
Top module:  \tholin_avalonsemi_5401
Used module:     \CPU
Used module:         \inst_dec
Used module:             $paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000
Used module:             $paramod\AND_GATE\BubblesMask=2'00
Used module:             $paramod\NOR_GATE\BubblesMask=2'00
Used module:             $paramod\OR_GATE\BubblesMask=2'00
Used module:             $paramod\NAND_GATE\BubblesMask=2'00
Used module:         \clock_gen
Used module:             $paramod\T_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000
Used module:         \output_logic
Used module:         \dest_reg_sel
Used module:         \eq_0
Used module:         \main
Used module:             $paramod\XOR_GATE_ONEHOT\BubblesMask=2'00
Removed 0 unused modules.

20.2. Executing PROC pass (convert processes to netlists).

20.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

20.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/work/src/memory/T_FLIPFLOP.v:75$60 in module $paramod\T_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.
Marked 2 switch rules as full_case in process $proc$/work/src/memory/D_FLIPFLOP.v:75$47 in module $paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.
Removed a total of 0 dead cases.

20.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 2 assignments to connections.

20.2.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod\T_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.$proc$/work/src/memory/T_FLIPFLOP.v:0$61'.
  Set init value: \s_currentState = 1'0
Found init rule in `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.$proc$/work/src/memory/D_FLIPFLOP.v:0$48'.
  Set init value: \s_currentState = 1'0

20.2.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset in `$paramod\T_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.$proc$/work/src/memory/T_FLIPFLOP.v:75$60'.
Found async reset \preset in `$paramod\T_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.$proc$/work/src/memory/T_FLIPFLOP.v:75$60'.
Found async reset \reset in `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.$proc$/work/src/memory/D_FLIPFLOP.v:75$47'.
Found async reset \preset in `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.$proc$/work/src/memory/D_FLIPFLOP.v:75$47'.

20.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\T_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.$proc$/work/src/memory/T_FLIPFLOP.v:0$61'.
Creating decoders for process `$paramod\T_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.$proc$/work/src/memory/T_FLIPFLOP.v:75$60'.
     1/1: $0\s_currentState[0:0]
Creating decoders for process `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.$proc$/work/src/memory/D_FLIPFLOP.v:0$48'.
Creating decoders for process `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.$proc$/work/src/memory/D_FLIPFLOP.v:75$47'.
     1/1: $0\s_currentState[0:0]

20.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).

20.2.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\T_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.\s_currentState' using process `$paramod\T_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.$proc$/work/src/memory/T_FLIPFLOP.v:75$60'.
Warning: Complex async reset for dff `\s_currentState'.
  created $dffsr cell `$procdff$80' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.\s_currentState' using process `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.$proc$/work/src/memory/D_FLIPFLOP.v:75$47'.
Warning: Complex async reset for dff `\s_currentState'.
  created $dffsr cell `$procdff$93' with positive edge clock and multiple level-sensitive resets.

20.2.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

20.2.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\T_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.$proc$/work/src/memory/T_FLIPFLOP.v:0$61'.
Found and cleaned up 1 empty switch in `$paramod\T_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.$proc$/work/src/memory/T_FLIPFLOP.v:75$60'.
Removing empty process `$paramod\T_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.$proc$/work/src/memory/T_FLIPFLOP.v:75$60'.
Removing empty process `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.$proc$/work/src/memory/D_FLIPFLOP.v:0$48'.
Found and cleaned up 1 empty switch in `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.$proc$/work/src/memory/D_FLIPFLOP.v:75$47'.
Removing empty process `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.$proc$/work/src/memory/D_FLIPFLOP.v:75$47'.
Cleaned up 2 empty switches.

20.2.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\NAND_GATE\BubblesMask=2'00.
Optimizing module $paramod\T_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.
<suppressed ~3 debug messages>
Optimizing module $paramod\XOR_GATE_ONEHOT\BubblesMask=2'00.
Optimizing module $paramod\NOR_GATE\BubblesMask=2'00.
Optimizing module $paramod\AND_GATE\BubblesMask=2'00.
Optimizing module $paramod\OR_GATE\BubblesMask=2'00.
Optimizing module $paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.
<suppressed ~3 debug messages>
Optimizing module output_logic.
Optimizing module main.
Optimizing module inst_dec.
Optimizing module eq_0.
Optimizing module dest_reg_sel.
Optimizing module clock_gen.
Optimizing module CPU.
Optimizing module tholin_avalonsemi_5401.

20.3. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\NAND_GATE\BubblesMask=2'00.
Deleting now unused module $paramod\T_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.
Deleting now unused module $paramod\XOR_GATE_ONEHOT\BubblesMask=2'00.
Deleting now unused module $paramod\NOR_GATE\BubblesMask=2'00.
Deleting now unused module $paramod\AND_GATE\BubblesMask=2'00.
Deleting now unused module $paramod\OR_GATE\BubblesMask=2'00.
Deleting now unused module $paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.
Deleting now unused module output_logic.
Deleting now unused module main.
Deleting now unused module inst_dec.
Deleting now unused module eq_0.
Deleting now unused module dest_reg_sel.
Deleting now unused module clock_gen.
Deleting now unused module CPU.
<suppressed ~248 debug messages>

20.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module tholin_avalonsemi_5401.
<suppressed ~152 debug messages>

20.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tholin_avalonsemi_5401..
Removed 34 unused cells and 682 unused wires.
<suppressed ~76 debug messages>

20.6. Executing CHECK pass (checking for obvious problems).
Checking module tholin_avalonsemi_5401...
Found and reported 0 problems.

20.7. Executing OPT pass (performing simple optimizations).

20.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tholin_avalonsemi_5401.

20.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tholin_avalonsemi_5401'.
<suppressed ~75 debug messages>
Removed a total of 25 cells.

20.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tholin_avalonsemi_5401..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

20.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tholin_avalonsemi_5401.
Performed a total of 0 changes.

20.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tholin_avalonsemi_5401'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

20.7.6. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active SET on $flatten\CIRCUIT_0.\inst_dec_1.\MEMORY_25.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active SET on $flatten\CIRCUIT_0.\inst_dec_1.\MEMORY_24.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active SET on $flatten\CIRCUIT_0.\inst_dec_1.\MEMORY_23.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active SET on $flatten\CIRCUIT_0.\inst_dec_1.\MEMORY_22.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active SET on $flatten\CIRCUIT_0.\dest_reg_sel_1.\MEMORY_5.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active SET on $flatten\CIRCUIT_0.\dest_reg_sel_1.\MEMORY_4.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\dest_reg_sel_1.\MEMORY_3.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\clock_gen_1.\MEMORY_7.$procdff$80 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active SET on $flatten\CIRCUIT_0.\clock_gen_1.\MEMORY_5.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active SET on $flatten\CIRCUIT_0.\clock_gen_1.\MEMORY_4.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active SET on $flatten\CIRCUIT_0.\clock_gen_1.\MEMORY_3.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\clock_gen_1.\MEMORY_2.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active SET on $flatten\CIRCUIT_0.\MEMORY_66.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_65.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_65.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_64.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_64.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_63.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_63.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_62.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_62.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_61.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_61.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_60.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_60.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_59.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_59.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_58.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_58.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_57.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_57.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_56.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_56.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_55.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_55.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_54.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_54.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_53.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_53.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_52.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_52.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_51.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_51.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_50.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_50.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_49.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_49.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_48.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_48.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_47.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_47.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_46.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_46.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_45.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_45.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_44.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_44.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_43.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_43.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_42.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_42.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_41.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_41.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_40.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_40.$procdff$93 ($dffsr) from module tholin_avalonsemi_5401.

20.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tholin_avalonsemi_5401..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

20.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tholin_avalonsemi_5401.

20.7.9. Rerunning OPT passes. (Maybe there is more to do..)

20.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tholin_avalonsemi_5401..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

20.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tholin_avalonsemi_5401.
Performed a total of 0 changes.

20.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tholin_avalonsemi_5401'.
Removed a total of 0 cells.

20.7.13. Executing OPT_DFF pass (perform DFF optimizations).

20.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tholin_avalonsemi_5401..

20.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module tholin_avalonsemi_5401.

20.7.16. Finished OPT passes. (There is nothing left to do.)

20.8. Executing FSM pass (extract and optimize FSM).

20.8.1. Executing FSM_DETECT pass (finding FSMs in design).

20.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

20.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

20.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tholin_avalonsemi_5401..

20.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

20.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

20.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

20.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

20.9. Executing OPT pass (performing simple optimizations).

20.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tholin_avalonsemi_5401.

20.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tholin_avalonsemi_5401'.
Removed a total of 0 cells.

20.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tholin_avalonsemi_5401..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

20.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tholin_avalonsemi_5401.
Performed a total of 0 changes.

20.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tholin_avalonsemi_5401'.
Removed a total of 0 cells.

20.9.6. Executing OPT_DFF pass (perform DFF optimizations).

20.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tholin_avalonsemi_5401..

20.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tholin_avalonsemi_5401.

20.9.9. Finished OPT passes. (There is nothing left to do.)

20.10. Executing WREDUCE pass (reducing word size of cells).

20.11. Executing PEEPOPT pass (run peephole optimizers).

20.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tholin_avalonsemi_5401..

20.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module tholin_avalonsemi_5401:
  created 0 $alu and 0 $macc cells.

20.14. Executing SHARE pass (SAT-based resource sharing).

20.15. Executing OPT pass (performing simple optimizations).

20.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tholin_avalonsemi_5401.

20.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tholin_avalonsemi_5401'.
Removed a total of 0 cells.

20.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tholin_avalonsemi_5401..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

20.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tholin_avalonsemi_5401.
Performed a total of 0 changes.

20.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tholin_avalonsemi_5401'.
Removed a total of 0 cells.

20.15.6. Executing OPT_DFF pass (perform DFF optimizations).

20.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tholin_avalonsemi_5401..

20.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tholin_avalonsemi_5401.

20.15.9. Finished OPT passes. (There is nothing left to do.)

20.16. Executing MEMORY pass.

20.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

20.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

20.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

20.16.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

20.16.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tholin_avalonsemi_5401..

20.16.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

20.16.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

20.16.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tholin_avalonsemi_5401..

20.16.9. Executing MEMORY_COLLECT pass (generating $mem cells).

20.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tholin_avalonsemi_5401..

20.18. Executing OPT pass (performing simple optimizations).

20.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tholin_avalonsemi_5401.
<suppressed ~1 debug messages>

20.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tholin_avalonsemi_5401'.
Removed a total of 0 cells.

20.18.3. Executing OPT_DFF pass (perform DFF optimizations).

20.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tholin_avalonsemi_5401..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

20.18.5. Finished fast OPT passes.

20.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

20.20. Executing OPT pass (performing simple optimizations).

20.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tholin_avalonsemi_5401.

20.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tholin_avalonsemi_5401'.
Removed a total of 0 cells.

20.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tholin_avalonsemi_5401..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

20.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tholin_avalonsemi_5401.
Performed a total of 0 changes.

20.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tholin_avalonsemi_5401'.
Removed a total of 0 cells.

20.20.6. Executing OPT_SHARE pass.

20.20.7. Executing OPT_DFF pass (perform DFF optimizations).

20.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tholin_avalonsemi_5401..

20.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module tholin_avalonsemi_5401.

20.20.10. Finished OPT passes. (There is nothing left to do.)

20.21. Executing TECHMAP pass (map to technology primitives).

20.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

20.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $dff.
No more expansions possible.
<suppressed ~371 debug messages>

20.22. Executing OPT pass (performing simple optimizations).

20.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tholin_avalonsemi_5401.

20.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tholin_avalonsemi_5401'.
Removed a total of 0 cells.

20.22.3. Executing OPT_DFF pass (perform DFF optimizations).

20.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tholin_avalonsemi_5401..

20.22.5. Finished fast OPT passes.

20.23. Executing ABC pass (technology mapping using ABC).

20.23.1. Extracting gate netlist of module `\tholin_avalonsemi_5401' to `<abc-temp-dir>/input.blif'..
Extracted 263 gates and 306 wires to a netlist network with 43 inputs and 31 outputs.

20.23.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

20.23.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        6
ABC RESULTS:            ANDNOT cells:       46
ABC RESULTS:               MUX cells:       29
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               NOR cells:        6
ABC RESULTS:               NOT cells:       11
ABC RESULTS:                OR cells:       20
ABC RESULTS:             ORNOT cells:        6
ABC RESULTS:              XNOR cells:        4
ABC RESULTS:               XOR cells:       12
ABC RESULTS:        internal signals:      232
ABC RESULTS:           input signals:       43
ABC RESULTS:          output signals:       31
Removing temp directory.

20.24. Executing OPT pass (performing simple optimizations).

20.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tholin_avalonsemi_5401.
<suppressed ~10 debug messages>

20.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tholin_avalonsemi_5401'.
Removed a total of 0 cells.

20.24.3. Executing OPT_DFF pass (perform DFF optimizations).

20.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tholin_avalonsemi_5401..
Removed 1 unused cells and 1090 unused wires.
<suppressed ~962 debug messages>

20.24.5. Finished fast OPT passes.

20.25. Executing HIERARCHY pass (managing design hierarchy).

20.25.1. Analyzing design hierarchy..
Top module:  \tholin_avalonsemi_5401

20.25.2. Analyzing design hierarchy..
Top module:  \tholin_avalonsemi_5401
Removed 0 unused modules.

20.26. Printing statistics.

=== tholin_avalonsemi_5401 ===

   Number of wires:               1009
   Number of wire bits:           1023
   Number of public wires:         895
   Number of public wire bits:     909
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                184
     $_ANDNOT_                      46
     $_AND_                          6
     $_DFF_PP0_                     10
     $_DFF_PP1_                      3
     $_DFF_P_                       26
     $_MUX_                         29
     $_NAND_                         6
     $_NOR_                          6
     $_NOT_                         10
     $_ORNOT_                        6
     $_OR_                          20
     $_XNOR_                         4
     $_XOR_                         12

20.27. Executing CHECK pass (checking for obvious problems).
Checking module tholin_avalonsemi_5401...
Found and reported 0 problems.

21. Generating Graphviz representation of design.
Writing dot description to `/work/runs/wokwi/tmp/synthesis/post_techmap.dot'.
Dumping module tholin_avalonsemi_5401 to page 1.

22. Executing SHARE pass (SAT-based resource sharing).

23. Executing OPT pass (performing simple optimizations).

23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tholin_avalonsemi_5401.

23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tholin_avalonsemi_5401'.
Removed a total of 0 cells.

23.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tholin_avalonsemi_5401..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

23.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tholin_avalonsemi_5401.
Performed a total of 0 changes.

23.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tholin_avalonsemi_5401'.
Removed a total of 0 cells.

23.6. Executing OPT_DFF pass (perform DFF optimizations).

23.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tholin_avalonsemi_5401..

23.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tholin_avalonsemi_5401.

23.9. Finished OPT passes. (There is nothing left to do.)

24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tholin_avalonsemi_5401..
Removed 0 unused cells and 823 unused wires.
<suppressed ~823 debug messages>

25. Printing statistics.

=== tholin_avalonsemi_5401 ===

   Number of wires:                186
   Number of wire bits:            200
   Number of public wires:          72
   Number of public wire bits:      86
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                184
     $_ANDNOT_                      46
     $_AND_                          6
     $_DFF_PP0_                     10
     $_DFF_PP1_                      3
     $_DFF_P_                       26
     $_MUX_                         29
     $_NAND_                         6
     $_NOR_                          6
     $_NOT_                         10
     $_ORNOT_                        6
     $_OR_                          20
     $_XNOR_                         4
     $_XOR_                         12

mapping tbuf

26. Executing TECHMAP pass (map to technology primitives).

26.1. Executing Verilog-2005 frontend: /home/runner/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/runner/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

26.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

27. Executing SIMPLEMAP pass (map simple cells to gate primitives).

28. Executing TECHMAP pass (map to technology primitives).

28.1. Executing Verilog-2005 frontend: /home/runner/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/runner/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

28.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

29. Executing SIMPLEMAP pass (map simple cells to gate primitives).

30. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

30.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\tholin_avalonsemi_5401':
  mapped 10 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.
  mapped 3 $_DFF_PN1_ cells to \sky130_fd_sc_hd__dfstp_2 cells.
  mapped 26 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

31. Printing statistics.

=== tholin_avalonsemi_5401 ===

   Number of wires:                199
   Number of wire bits:            213
   Number of public wires:          72
   Number of public wire bits:      86
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                197
     $_ANDNOT_                      46
     $_AND_                          6
     $_MUX_                         29
     $_NAND_                         6
     $_NOR_                          6
     $_NOT_                         23
     $_ORNOT_                        6
     $_OR_                          20
     $_XNOR_                         4
     $_XOR_                         12
     sky130_fd_sc_hd__dfrtp_2       10
     sky130_fd_sc_hd__dfstp_2        3
     sky130_fd_sc_hd__dfxtp_2       26

[INFO]: USING STRATEGY AREA 0

32. Executing ABC pass (technology mapping using ABC).

32.1. Extracting gate netlist of module `\tholin_avalonsemi_5401' to `/tmp/yosys-abc-GGz7ZQ/input.blif'..
Extracted 158 gates and 201 wires to a netlist network with 43 inputs and 43 outputs.

32.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-GGz7ZQ/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-GGz7ZQ/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-GGz7ZQ/input.blif 
ABC: + read_lib -w /work/runs/wokwi/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.12 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/work/runs/wokwi/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.16 sec
ABC: Memory =    7.77 MB. Time =     0.16 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /work/runs/wokwi/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /work/runs/wokwi/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 10000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 10000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 5 -S 750.0 
ABC: + upsize -D 10000.0 
ABC: Current delay (1921.28 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    145 ( 29.0 %)   Cap = 12.9 ff (  8.3 %)   Area =     1134.84 ( 68.3 %)   Delay =  2184.95 ps  ( 20.7 %)               
ABC: Path  0 --       3 : 0    3 pi                       A =   0.00  Df =  31.9  -18.1 ps  S =  49.9 ps  Cin =  0.0 ff  Cout =   9.4 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      90 : 1    5 sky130_fd_sc_hd__buf_1   A =   3.75  Df = 285.4 -109.9 ps  S = 292.3 ps  Cin =  2.1 ff  Cout =  24.3 ff  Cmax = 130.0 ff  G = 1106  
ABC: Path  2 --      91 : 1    5 sky130_fd_sc_hd__buf_1   A =   3.75  Df = 568.3 -189.0 ps  S = 271.7 ps  Cin =  2.1 ff  Cout =  22.6 ff  Cmax = 130.0 ff  G = 1033  
ABC: Path  3 --      92 : 2    4 sky130_fd_sc_hd__nand2_2 A =   6.26  Df = 695.9 -178.8 ps  S = 101.3 ps  Cin =  4.4 ff  Cout =  15.6 ff  Cmax = 295.7 ff  G =  330  
ABC: Path  4 --      95 : 3    2 sky130_fd_sc_hd__or3b_2  A =   8.76  Df =1184.9 -530.2 ps  S =  88.1 ps  Cin =  1.5 ff  Cout =   6.3 ff  Cmax = 269.2 ff  G =  391  
ABC: Path  5 --      96 : 2    1 sky130_fd_sc_hd__and2_2  A =   7.51  Df =1383.2 -602.2 ps  S =  34.8 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 303.0 ff  G =  143  
ABC: Path  6 --      97 : 1    2 sky130_fd_sc_hd__buf_1   A =   3.75  Df =1603.5 -490.5 ps  S = 414.7 ps  Cin =  2.1 ff  Cout =  35.1 ff  Cmax = 130.0 ff  G = 1664  
ABC: Path  7 --     193 : 2    1 sky130_fd_sc_hd__and2b_2 A =   8.76  Df =1866.4 -491.2 ps  S =  33.9 ps  Cin =  1.6 ff  Cout =   2.2 ff  Cmax = 310.4 ff  G =  132  
ABC: Path  8 --     194 : 1    1 sky130_fd_sc_hd__buf_1   A =   3.75  Df =2185.0 -596.0 ps  S = 396.1 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi2 (\CIRCUIT_0.inst_dec_1.MEMORY_22.s_currentState).  End-point = po18 (\CIRCUIT_0.GATES_37.result).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   43/   43  lat =    0  nd =   145  edge =    347  area =1134.86  delay = 8.00  lev = 8
ABC: + write_blif /tmp/yosys-abc-GGz7ZQ/output.blif 

32.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:       38
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:        3
ABC RESULTS:        internal signals:      115
ABC RESULTS:           input signals:       43
ABC RESULTS:          output signals:       43
Removing temp directory.

33. Executing SETUNDEF pass (replace undef values with defined constants).

34. Executing HILOMAP pass (mapping to constant drivers).

35. Executing SPLITNETS pass (splitting up multi-bit signals).

36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tholin_avalonsemi_5401..
Removed 0 unused cells and 201 unused wires.
<suppressed ~2 debug messages>

37. Executing INSBUF pass (insert buffer cells for connected wires).
Added tholin_avalonsemi_5401.$auto$insbuf.cc:79:execute$791: \CIRCUIT_0.O_D0_RR0 -> \io_out [0]
Added tholin_avalonsemi_5401.$auto$insbuf.cc:79:execute$792: \CIRCUIT_0.O_D1_RR1 -> \io_out [1]
Added tholin_avalonsemi_5401.$auto$insbuf.cc:79:execute$793: \CIRCUIT_0.O_D2_RR2 -> \io_out [2]
Added tholin_avalonsemi_5401.$auto$insbuf.cc:79:execute$794: \CIRCUIT_0.O_D3_RR3 -> \io_out [3]
Added tholin_avalonsemi_5401.$auto$insbuf.cc:79:execute$795: \CIRCUIT_0.O_4_MAR -> \io_out [4]
Added tholin_avalonsemi_5401.$auto$insbuf.cc:79:execute$796: \CIRCUIT_0.O_5_WRITE -> \io_out [5]
Added tholin_avalonsemi_5401.$auto$insbuf.cc:79:execute$797: \CIRCUIT_0.O_6_JMP -> \io_out [6]
Added tholin_avalonsemi_5401.$auto$insbuf.cc:79:execute$798: \CIRCUIT_0.O_7_I -> \io_out [7]

38. Executing CHECK pass (checking for obvious problems).
Checking module tholin_avalonsemi_5401...
Found and reported 0 problems.

39. Printing statistics.

=== tholin_avalonsemi_5401 ===

   Number of wires:                186
   Number of wire bits:            200
   Number of public wires:          71
   Number of public wire bits:      85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                192
     sky130_fd_sc_hd__a21bo_2        3
     sky130_fd_sc_hd__a21o_2         6
     sky130_fd_sc_hd__a21oi_2        4
     sky130_fd_sc_hd__a221o_2        1
     sky130_fd_sc_hd__a22o_2         6
     sky130_fd_sc_hd__a2bb2o_2       2
     sky130_fd_sc_hd__a31o_2         3
     sky130_fd_sc_hd__a31oi_2        2
     sky130_fd_sc_hd__and2_2         3
     sky130_fd_sc_hd__and2b_2        1
     sky130_fd_sc_hd__and3_2         4
     sky130_fd_sc_hd__and3b_2        3
     sky130_fd_sc_hd__buf_1         38
     sky130_fd_sc_hd__buf_2          8
     sky130_fd_sc_hd__dfrtp_2       10
     sky130_fd_sc_hd__dfstp_2        3
     sky130_fd_sc_hd__dfxtp_2       26
     sky130_fd_sc_hd__inv_2          4
     sky130_fd_sc_hd__mux2_2        10
     sky130_fd_sc_hd__mux4_2         4
     sky130_fd_sc_hd__nand2_2       21
     sky130_fd_sc_hd__nand3_2        1
     sky130_fd_sc_hd__nand3b_2       2
     sky130_fd_sc_hd__nand4_2        1
     sky130_fd_sc_hd__nor2_2         4
     sky130_fd_sc_hd__nor3_2         2
     sky130_fd_sc_hd__o211a_2        1
     sky130_fd_sc_hd__o21a_2         3
     sky130_fd_sc_hd__o21ba_2        1
     sky130_fd_sc_hd__o41a_2         1
     sky130_fd_sc_hd__or2_2          5
     sky130_fd_sc_hd__or3b_2         2
     sky130_fd_sc_hd__or4_2          3
     sky130_fd_sc_hd__xnor2_2        1
     sky130_fd_sc_hd__xor2_2         3

   Chip area for module '\tholin_avalonsemi_5401': 2069.484800

40. Executing Verilog backend.
Dumping module `\tholin_avalonsemi_5401'.

Warnings: 1 unique messages, 2 total
End of script. Logfile hash: 322d2eaf9b, CPU: user 1.56s system 0.04s, MEM: 45.39 MB peak
Yosys 0.12+45 (git sha1 UNKNOWN, gcc 8.3.1 -fPIC -Os)
Time spent: 26% 2x abc (0 sec), 12% 17x opt_clean (0 sec), ...
