#ifndef BUILD_LK
#include <linux/string.h>
#endif
#include "lcm_drv.h"

#ifdef BUILD_LK
	#include <platform/mt_gpio.h>
	#include <platform/mt_i2c.h> 
	#include <platform/mt_pmic.h>
#elif defined(BUILD_UBOOT)
    #include <asm/arch/mt_gpio.h>
#else
	#include <mach/mt_pm_ldo.h>
    #include <mach/mt_gpio.h>
#endif
#include <cust_gpio_usage.h>
#ifndef FPGA_EARLY_PORTING
#include <cust_i2c.h>
#endif
#ifdef BUILD_LK
#define LCD_DEBUG(fmt)  dprintf(CRITICAL,fmt)
#else
#define LCD_DEBUG(fmt)  printk(fmt)
#define LCD_LOG(fmt, args...)    printk(fmt, ##args)
#endif

// ---------------------------------------------------------------------------
//  Local Constants
// ---------------------------------------------------------------------------

#define FRAME_WIDTH  										(720)
#define FRAME_HEIGHT 										(1280)

#define REGFLAG_DELAY             							0XEE
#define REGFLAG_END_OF_TABLE      							0xEF   // END OF REGISTERS MARKER

#define LCM_DSI_CMD_MODE									1
#ifndef FPGA_EARLY_PORTING
#define GPIO_65132_EN GPIO_LCD_BIAS_ENP_PIN
#endif
#define LCM_ID_OTM1283 0x40

// ---------------------------------------------------------------------------
//  Local Variables
// ---------------------------------------------------------------------------

static LCM_UTIL_FUNCS lcm_util = {0};

#define SET_RESET_PIN(v)    								(lcm_util.set_reset_pin((v)))

#define UDELAY(n) 											(lcm_util.udelay(n))
#define MDELAY(n) 											(lcm_util.mdelay(n))


// ---------------------------------------------------------------------------
//  Local Functions
// ---------------------------------------------------------------------------
#define dsi_set_cmd_by_cmdq(handle,cmd,count,ppara,force_update)    lcm_util.dsi_set_cmdq_V22(handle,cmd,count,ppara,force_update);
#define dsi_set_cmdq_V2(cmd, count, ppara, force_update)	lcm_util.dsi_set_cmdq_V2(cmd, count, ppara, force_update)
#define dsi_set_cmdq(pdata, queue_size, force_update)		lcm_util.dsi_set_cmdq(pdata, queue_size, force_update)
#define wrtie_cmd(cmd)										lcm_util.dsi_write_cmd(cmd)
#define write_regs(addr, pdata, byte_nums)					lcm_util.dsi_write_regs(addr, pdata, byte_nums)
#define read_reg											lcm_util.dsi_read_reg()
#define read_reg_v2(cmd, buffer, buffer_size)   			lcm_util.dsi_dcs_read_lcm_reg_v2(cmd, buffer, buffer_size)    
       

static struct LCM_setting_table {
    unsigned cmd;
    unsigned char count;
    unsigned char para_list[64];
};

#if 1
static struct LCM_setting_table lcm_initialization_setting_xinli[] = {
	
	/*
	Note :

	Data ID will depends on the following rule.
	
		count of parameters > 1	=> Data ID = 0x39
		count of parameters = 1	=> Data ID = 0x15
		count of parameters = 0	=> Data ID = 0x05

	Structure Format :

	{DCS command, count of parameters, {parameter list}}
	{REGFLAG_DELAY, milliseconds of time, {}},

	...

	Setting ending by predefined flag
	
	{REGFLAG_END_OF_TABLE, 0x00, {}}
	*/


	//must use 0x39 for init setting for all register.

 	{0x00,1,{0x00}},
	{0xff,3,{0x12,0x88,0x01}},	//EXTC=1
	{0x00,1,{0x80}},	        //Orise mode enable
	{0xff,2,{0x12,0x88}},

	{0x00,1,{0xa0}},	
	 {0xf6,  1,	{0x02}},// 0x32

#if defined(LCM_DSI_CMD_MODE)
	{0x00,1,{0x00}},	
	 {0x1C,  1,	{0x00}},// 0x32
#else
	{0x00,1,{0x00}},	    
	{0x1C, 1,	{0x32}},
#endif

//-------------------- panel setting --------------------//
	{0x00,1,{0x80}},             //TCON Setting
	{0xc0,9,{0x00,0x64,0x00,0x10,0x10,0x00,0x64,0x10,0x10}},
	{0x00,1,{0x90}},             //Panel Timing Setting
	{0xc0,6,{0x00,0x00,0x00,0x14,0x00,0x1b}},
	{0x00,1,{0xA3}},             //Source Precharge
	{0xc0,1,{0x25}}, 
	{0x00,1,{0xb3}},             //column inversion
	{0xc0,1,{0x00}},        
	{0x00,1,{0x80}},             //source bias 1uA
	{0xc4,1,{0x43}},
	{0x00,1,{0xa2}},             //switch blank
	{0xc1,1,{0x41}},
	{0x00,1,{0xb6}},             //mipi bias
	{0xb0,1,{0x18}},
 
//------------------------------------- Power IC-------------------------//
	{0x00,1,{0x80}},             //2x
	{0xc5,1,{0x53}},
	{0x00,1,{0x93}},             //frequency
	{0xc5,1,{0x66}},

//-------------------- power setting --------------------//
	{0x00,1,{0xa0}},             //dcdc setting (PFM Fre)
	{0xc4,14,{0x05,0x10,0x06,0x02,0x05,0x15,0x10,0x05,0x10,0x07,0x02,0x05,0x15,0x10}},
	{0x00,1,{0xb0}},             //clamp voltage setting
	{0xc4,3,{0x00,0x00,0x03}},
	{0x00,1,{0x91}},             //VGH=18V, VGL=-12V, pump ratio:VGH=8x, VGL=-6x
	{0xc5,2,{0x3d,0xA6}},
	
	{0x00,1,{0x82}},          
	{0x75,1,{0x16}},	
	
	{0x00,1,{0xc2}},             //LVD voltage level setting
	{0xc5,1,{0xb1}},
	{0x00,1,{0xe1}},             //LVD detector
	{0xf5,1,{0x55}},

//-------------------- power on setting --------------------//
//esd error	{0x00,1,{0xc2}},  		//VGLO1 power sequence disable 
//	{0xf5,2,{0x00,0x00}},
	{0x00,1,{0xc4}},  		//VGLO2 power sequence disable
	{0xf5,2,{0x00,0x00}},
	{0x00,1,{0xc6}},  		//VGLO2_s power sequence disable
	{0xf5,2,{0x00,0x00}},
	{0x00,1,{0xf3}},         	//VGLO enable
	{0xcf,1,{0x34}},
	{0x00,1,{0x83}},  		//VGLO1/2 Pull low setting		//default:03		
	{0xc5,1,{0x30}},		//d[5] vglo1 d[4] vglo2 => 0: pull vss, 1: pull vgl	

//-------------------- control setting --------------------//
	{0x00,1,{0x00}},             //ID1
	{0xd0,1,{0x40}},
	{0x00,1,{0x00}},             //ID2, ID3
	{0xd1,2,{0x00,0x00}},

//-------------------- panel timing state control --------------------//
	{0x00,1,{0x80}},             //panel timing state control (sleep in)
	{0xcb,11,{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},

	{0x00,1,{0x90}},             //panel timing state control (Power on sequence)
	{0xcb,15,{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},

	{0x00,1,{0xa0}},            //panel timing state control (Power on sequence)
	{0xcb,15,{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},

	{0x00,1,{0xb0}},             //panel timing state control (Power on sequence)
	{0xcb,15,{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},

	{0x00,1,{0xc0}},            //panel timing state control (Normal and Power off sequence)
	{0xcb,15,{0x05,0x05,0x05,0x05,0x05,0x05,0x05,0x05,0x05,0x00,0x05,0x00,0x00,0x00,0x00}},
	{0x00,1,{0xd0}},             //panel timing state control (Normal and Power off sequence)
	{0xcb,15,{0x00,0x00,0x00,0x00,0x05,0x00,0x00,0x05,0x05,0x05,0x05,0x05,0x05,0x05,0x05}},

	{0x00,1,{0xe0}},              //panel timing state control (Normal and Power off sequence)
	{0xcb,14,{0x05,0x00,0x05,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x05,0x00,0x00}},

	{0x00,1,{0xf0}},              //panel timing state control
	{0xcb,11,{0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff}},

//-------------------- panel pad mapping control --------------------//
	{0x00,1,{0x80}},             //panel pad mapping control
	{0xcc,15,{0x29,0x2a,0x0A,0x0c,0x0e,0x10,0x12,0x14,0x06,0x00,0x08,0x00,0x00,0x00,0x00}},

	{0x00,1,{0x90}},             //panel pad mapping control
	{0xcc,15,{0x00,0x00,0x00,0x00,0x02,0x00,0x00,0x29,0x2A,0x09,0x0b,0x0d,0x0f,0x11,0x13}},

	{0x00,1,{0xa0}},             //panel pad mapping control
	{0xcc,14,{0x05,0x00,0x07,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x01,0x00,0x00}},

	{0x00,1,{0xb0}},             //panel pad mapping control
	{0xcc,15,{0x29,0x2A,0x13,0x11,0x0F,0x0D,0x0B,0x09,0x01,0x00,0x07,0x00,0x00,0x00,0x00}},
	{0x00,1,{0xc0}},             //panel pad mapping control
	{0xcc,15,{0x00,0x00,0x00,0x00,0x05,0x00,0x00,0x29,0x2A,0x14,0x12,0x10,0x0E,0x0C,0x0A}},
	{0x00,1,{0xd0}},            //panel pad mapping control
	{0xcc,14,{0x02,0x00,0x08,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x06,0x00,0x00}},

//-------------------- panel timing setting --------------------//
	{0x00,1,{0x80}},             //panel VST setting
	{0xce,12,{0x87,0x05,0x10,0x86,0x05,0x10,0x00,0x00,0x00,0x00,0x00,0x00}},
	
	{0x00,1,{0x90}},             //panel VEND setting
	{0xce,14,{0x54,0xFF,0x10,0x55,0x00,0x10,0x55,0x03,0x10,0x55,0x04,0x10,0x00,0x00}},
  	{0x00,1,{0xa0}},             //panel CLKA1/2 setting
  	{0xce,14,{0x58,0x05,0x04,0xFF,0x00,0x10,0x00,0x58,0x04,0x05,0x00,0x00,0x10,0x00}},
	
	{0x00,1,{0xb0}},             //panel CLKA3/4 setting
	{0xce,14,{0x58,0x03,0x05,0x01,0x00,0x10,0x00,0x58,0x02,0x05,0x02,0x00,0x10,0x00}},
	{0x00,1,{0xc0}},             //panel CLKB1/2 setting
	{0xce,14,{0x58,0x01,0x05,0x03,0x00,0x10,0x00,0x58,0x00,0x05,0x04,0x00,0x10,0x00}},
	{0x00,1,{0xd0}},             //panel CLKB3/4 setting
	{0xce,14,{0x50,0x00,0x05,0x05,0x00,0x10,0x00,0x50,0x01,0x05,0x06,0x00,0x10,0x00}},

	{0x00,1,{0x80}},             //panel CLKC1/2 setting
	{0xcf,14,{0x50,0x02,0x05,0x07,0x00,0x10,0x00,0x50,0x03,0x05,0x08,0x00,0x10,0x00}},
	{0x00,1,{0x90}},             //panel CLKC3/4 setting
	{0xcf,14,{0x50,0x04,0x05,0x09,0x00,0x10,0x00,0x50,0x05,0x05,0x0A,0x00,0x10,0x00}},

	{0x00,1,{0xc0}},             //panel ECLK setting	
	{0xcf,9,{0x3D,0x20,0x00,0x00,0x01,0x00,0x20,0x00,0x00}},
		
	{0x00,1,{0x80}},             //Hi-z Setting
	{0xf3,6,{0x00,0x00,0x00,0x00,0x00,0x00}},

	{0x00,1,{0x92}},			//disable pump3 (20140318)
	{0xF5,2,{0x00,0x00}},

	{0x00,1,{0xC8}},			//Enable VCL REG (20140318)
	{0xF5,2,{0x0B,0x15}},

	{0x00,1,{0x00}},//GVDD / NGVDD
	{0xD8,2,{0xB6,0xB6}},	

	{0x00,1,{0x00}},//VCOMDC
	{0xD9,1,{0x90}},

//gamma 2.2
	{0x00,1,{0x00}},
	{0xE1,20,{0x02,0x1E,0x2C,0x3B,0x4A,0x59,0x5B,0x83,0x72,0x8A,0x7A,0x66,0x78,0x54,0x52,0x45,0x37,0x2C,0x23,0x1F}},
	{0x00,1,{0x00}},
	{0xE2,20,{0x02,0x1E,0x2C,0x3B,0x4A,0x59,0x5B,0x82,0x72,0x8A,0x7A,0x66,0x78,0x54,0x52,0x45,0x37,0x2C,0x23,0x1F}},

//digital gamma
	{0x00,1,{0x00}},
	{0xEC,33,{0x40,0x44,0x44,0x44,0x44,0x44,0x44,0x44,0x44,0x44,0x44,
									0x44,0x44,0x44,0x44,0x44,0x44,0x44,0x44,0x44,0x44,0x44,
									0x44,0x44,0x44,0x44,0x44,0x44,0x44,0x44,0x44,0x44,0x04}},
	{0x00,1,{0x00}},
	{0xED,33,{0x40,0x44,0x44,0x44,0x44,0x44,0x44,0x44,0x44,0x44,0x44,
									0x44,0x44,0x44,0x44,0x44,0x44,0x44,0x44,0x44,0x44,0x44,
									0x44,0x44,0x44,0x44,0x44,0x45,0x44,0x44,0x44,0x44,0x04}},
	{0x00,1,{0x00}},
	{0xEE,33,{0x40,0x34,0x34,0x34,0x34,0x34,0x34,0x34,0x34,0x34,0x34,
									0x34,0x34,0x34,0x34,0x34,0x34,0x34,0x34,0x34,0x34,0x34,
									0x34,0x34,0x34,0x34,0x44,0x44,0x44,0x44,0x44,0x44,0x04}},
	{0x00,1,{0x00}},           
	{0xFF,3,{0xFF,0xFF,0xFF}},
	{REGFLAG_DELAY,20,{}},
#if defined(LCM_DSI_CMD_MODE)
    {0x35,	1,	{0x00}},
#endif
  	//{0x11,0,{0x00}},// 
	//{REGFLAG_DELAY,120,{}},
  	//{0x29,0,{0x00}},// 
	//{REGFLAG_DELAY, 10, {}},
	// Note
	// Strongly recommend not to set Sleep out / Display On here. That will cause messed frame to be shown as later the backlight is on.

	// Setting ending by predefined flag
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};
#endif

static struct LCM_setting_table lcm_initialization_setting_boyi[] = {
	
	/*
	Note :

	Data ID will depends on the following rule.
	
		count of parameters > 1	=> Data ID = 0x39
		count of parameters = 1	=> Data ID = 0x15
		count of parameters = 0	=> Data ID = 0x05

	Structure Format :

	{DCS command, count of parameters, {parameter list}}
	{REGFLAG_DELAY, milliseconds of time, {}},

	...

	Setting ending by predefined flag
	
	{REGFLAG_END_OF_TABLE, 0x00, {}}
	*/


	//must use 0x39 for init setting for all register.

 	//# Command 2 Enable(step-1)
	{0x00,1,{0x00}},
	{0xFF,3,{0x12,0x88,0x01}}, 
	  
	//# Command 2 Enable(step-2) 
	{0x00,1,{0x80}},
	{0xFF,2,{0x12,0x88}}, 
	                               
	//# TCON Setting Parameter     
	{0x00,1,{0x80}},
	{0xc0,9,{0x00,0x64,0x00,0x10,0x10,0x00,0x64,0x10,0x10}}, 

	//# Panel Timing Setting Parameter
	{0x00,1,{0x90}},
	{0xc0,6,{0x00,0x00,0x00,0x1A,0x00,0x21}}, 
	                            
	//# Source pre.  (Source EQ) 
	{0x00,1,{0xA3}},
	{0xC0,1,{0x0A}}, 
	                            
	//# Interval Scan Frame Setting (Column Inversion)
	{0x00,1,{0xB3}},         
	{0xC0,1,{0x00}},             //# 00->Column/11-Dot/22->2Dot 
	                            
	//# Source bias 1uA, SD_PT=>Min. 0x80
	{0x00,1,{0x80}},            
	{0xC4,2,{0x43,0x80}}, 
	                           
	//# Switch blank           
	{0x00,1,{0xA2}},            
	{0xC1,1,{0x41}}, 
	                            
	{0x00,1,{0x81}},             
	{0xc1,1,{0x19}}, 
	                           
	//# MIPI                    
	{0x00,1,{0xB6}},            
	{0xB0,1,{0x18}},       

	//#---------power IC------------#
	//# 2x
	{0x00,1,{0x80}},             
	{0xC5,1,{0x53}}, 
	                            
	//# Frequency               
	{0x00,1,{0x93}},           
	{0xC5,1,{0x77}}, 
	                           
	//#-------------------- power1,{ setting -------------------------------------#
	{0x00,1,{0xa0}},              //#dcdc setting (PFM Fre)
	{0xc4,14,{0x05,0x10,0x06,0x02,0x05,0x15,0x10,0x05,0x10,0x07,0x02,0x05,0x15,0x10}}, 

	//# Boost Clamp Setting for DC2DC Circuit...137   //# clamp voltage setting
	{0x00,1,{0xB0}},             
	{0xC4,3,{0x00,0x00,0x03}},    //# VDDA=5.6V / NVDDA=-5.6V 
	                             
	//#Normal mode Power Control Setting
	{0x00,1,{0x91}},              //# VGH=15V   / VGL=-14.5V 
	{0xC5,2,{0x36,0x4D}},         //# pump ratio:VGH=6x, VGL=-6x 

	//#Idle mode Power Control Setting 
	{0x00,1,{0xA1}},              //# VGH=15V   / VGL=-14.5V 
	{0xC5,2,{0x36,0x4D}},         //# pump ratio:VGH=6x, VGL=-6x 

	//# GVDD/NGVDD Setting ...163
	{0x00,1,{0x00}},              //# GVDD=4.876V
	{0xD8,2,{0xBC,0xBC}},         //# NGVDD=-4.876V 

	//# VCOM Setting ...165      
	{0x00,1,{0x00}},             
	{0xD9,1,{0xA7}}, 
	                             
	//#ID1                       
	{0x00,1,{0x00}},
	{0xD0,1,{0xD5}}, 
	                            
	//#ID2/ID3                  
	{0x00,1,{0x00}},
	{0xD1,2,{0x81,0xD9}}, 
	                            
	//# Power Control Setting 4 ...144
	{0x00,1,{0xC2}},              //# LVD voltage level setting
	{0xC5,1,{0xB1}}, 
	                             
	//# LVD detector            
	{0x00,1,{0xE1}},             
	{0xF5,1,{0x55}},
	                             
	//# VGLO1 power sequence disable
	{0x00,1,{0xC2}},      
	{0xF5,2,{0x13,0x11}}, 
	                            
	//# VGLO2 power sequence disable
	{0x00,1,{0xC4}},    
	{0xF5,2,{0x00,0x00}}, 
	                            
	//# VGLO2_s power sequence disable
	{0x00,1,{0xC6}},     
	{0xF5,2,{0x00,0x00}}, 

	//# VGLO enable
	{0x00,1,{0xF3}},            
	{0xCF,1,{0x36}}, 
	                             
	//# VGLO1/VGLO2 setting      
	{0x00,1,{0x82}},     
	{0xC5,2,{0x1D,0x3D}}, 
	                           
	//# 3 Power Mode need        
	{0x00,1,{0x92}}, 
	{0xF5,2,{0x00,0x00}}, 
	                             
	//# 3 Power Mode need        
	{0x00,1,{0xc8}}, 
	{0xF5,2,{0x0B,0x15}}, 

	//#-------------------- panel timing state control --------------------#
	{0x00,1,{0x80}},            
	{0xcb,11,{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}}, 

	{0x00,1,{0x90}},            
	{0xCB,15,{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}}, 

	{0x00,1,{0xA0}},            
	{0xCB,15,{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}}, 

	{0x00,1,{0xB0}},         
	{0xCB,15,{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}}, 

	{0x00,1,{0xC0}},            
	{0xCB,15,{0x05,0x05,0x05,0x05,0x05,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}}, 

	{0x00,1,{0xD0}},            
	{0xCB,15,{0xFF,0xFF,0xFF,0x00,0x05,0x05,0x05,0x05,0x05,0x05,0x05,0x05,0x00,0x00,0x00}}, 

	{0x00,1,{0xE0}},            
	{0xCB,14,{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0xFF,0xFF,0xFF,0x00,0x05,0x05,0x05}}, 

	{0x00,1,{0xF0}},            
	{0xCB,11,{0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF}}, 

	//#-------------------- panel pad mapping control --------------------#
	{0x00,1,{0x80}},             //# panel timing state control
	{0xcb,11,{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}}, 

	{0x00,1,{0x90}},             //# panel timing state control
	{0xcb,15,{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}}, 

	{0x00,1,{0xa0}},             //# panel timing state control
	{0xcb,15,{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}}, 

	{0x00,1,{0xb0}},             //# panel timing state control
	{0xcb,15,{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}}, 

	{0x00,1,{0xc0}},             //# panel timing state control
	{0xcb,15,{0x05,0x05,0x05,0x05,0x05,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}}, 

	{0x00,1,{0xd0}},             //# panel timing state control
	{0xcb,15,{0xff,0xff,0xff,0x00,0x05,0x05,0x05,0x05,0x05,0x05,0x05,0x05,0x00,0x00,0x00}}, 

	{0x00,1,{0xe0}},             //# panel timing state control
	{0xcb,14,{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0xff,0xff,0xff,0x00,0x05,0x05,0x05}}, 

	{0x00,1,{0xf0}},             //# panel timing state control
	{0xcb,11,{0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff}}, 

	//#-------------------- panel pad mapping control --------------------#
	{0x00,1,{0x80}},             //# panel pad mapping control
	{0xcc,15,{0x02,0x0a,0x0c,0x0e,0x10,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}}, 

	{0x00,1,{0x90}},             //# panel pad mapping control
	{0xcc,15,{0x00,0x00,0x00,0x00,0x2e,0x2d,0x06,0x01,0x09,0x0b,0x0d,0x0f,0x00,0x00,0x00}}, 

	{0x00,1,{0xa0}},             //# panel pad mapping control
	{0xcc,14,{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x2e,0x2d,0x05}}, 

	{0x00,1,{0xb0}},             //# panel pad mapping control
	{0xcc,15,{0x05,0x0f,0x0d,0x0b,0x09,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}}, 

	{0x00,1,{0xc0}},             //# panel pad mapping control
	{0xcc,15,{0x00,0x00,0x00,0x00,0x2d,0x2e,0x01,0x06,0x10,0x0e,0x0c,0x0a,0x00,0x00,0x00}}, 

	{0x00,1,{0xd0}},             //# panel pad mapping control
	{0xcc,14,{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x2d,0x2e,0x02}}, 

	//#-------------------- panel timing setting --------------------#
	{0x00,1,{0x80}},             //# panel VST setting
	{0xce,12,{0x85,0x03,0x10,0x84,0x03,0x10,0x00,0x00,0x00,0x00,0x00,0x00}}, 

	{0x00,1,{0x90}},             //# panel VEND setting
	{0xce,14,{0x35,0x03,0x10,0x35,0x04,0x10,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}}, 

	{0x00,1,{0xa0}},             //# panel CLKA1/2 setting
	{0xce,14,{0x38,0x01,0x04,0xfa,0x00,0x20,0x04,0x38,0x00,0x04,0xfb,0x00,0x20,0x04}}, 

	{0x00,1,{0xb0}},            //# panel CLKA3/4 setting
	{0xce,14,{0x30,0x00,0x04,0xfc,0x00,0x20,0x04,0x30,0x01,0x04,0xfd,0x00,0x20,0x04}}, 

	{0x00,1,{0xc0}},             //# panel CLKb1/2 setting
	{0xce,14,{0x30,0x02,0x04,0xfe,0x00,0x20,0x04,0x30,0x03,0x04,0xff,0x00,0x20,0x04}}, 

	{0x00,1,{0xd0}},             //# panel CLKb3/4 setting
	{0xce,14,{0x30,0x04,0x05,0x00,0x00,0x20,0x04,0x30,0x05,0x05,0x01,0x00,0x20,0x04}}, 

	{0x00,1,{0x80}},             //# panel CLKc1/2 setting
	{0xcf,14,{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}}, 

	{0x00,1,{0x90}},             //# panel CLKc3/4 setting
	{0xcf,14,{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}}, 

	{0x00,1,{0xa0}},             //# panel CLKd1/2 setting
	{0xcf,14,{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}}, 

	{0x00,1,{0xb0}},             //# panel CLKd3/4 setting
	{0xcf,14,{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}}, 

	{0x00,1,{0xc0}},             //# panel ECLK setting
	{0xcf,9,{0x01,0x20,0x00,0x00,0x01,0x01,0x00,0x00,0x00}}, 

	{0x00,1,{0x80}},             //# TCON_GOA_OUT Setting
	{0xf3,6,{0x00,0x00,0x00,0x00,0x00,0x00}}, 

	//# Gamma Correction Characteristics Setting 2.2+ ...166
	{0x00,1,{0x00}},
	{0xE1,20,{0x00,0x15,0x21,0x2f,0x3e,0x4d,0x50,0x7d,0x6f,0x8c,
	       0x74,0x5e,0x6e,0x4c,0x4b,0x3f,0x20,0x19,0x0f,0x00}}, 

	//# Gamma Correction Characteristics Setting 2.2- ...168       
	{0x00,1,{0x00}},
	{0xE2,20,{0x00,0x15,0x21,0x2f,0x3e,0x4d,0x50,0x7d,0x6f,0x8c,
	       0x74,0x5e,0x6e,0x4c,0x4b,0x3f,0x20,0x19,0x0f,0x00}}, 

	//#CMD2 disable
	{0x00,1,{0x00}},            
	{0xFF,3,{0xFF,0xFF,0xFF}}, 

#if defined(LCM_DSI_CMD_MODE)
	{0x35,	1,	{0x00}},
#endif

  	//{0x11,0,{0x00}},// 
	//{REGFLAG_DELAY,120,{}},
  	//{0x29,0,{0x00}},// 
	//{REGFLAG_DELAY, 10, {}},
	// Note
	// Strongly recommend not to set Sleep out / Display On here. That will cause messed frame to be shown as later the backlight is on.

	// Setting ending by predefined flag
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

static struct LCM_setting_table lcm_set_window[] = {
	{0x2A,	4,	{0x00, 0x00, (FRAME_WIDTH>>8), (FRAME_WIDTH&0xFF)}},
	{0x2B,	4,	{0x00, 0x00, (FRAME_HEIGHT>>8), (FRAME_HEIGHT&0xFF)}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};


static struct LCM_setting_table lcm_sleep_out_setting[] = {
    // Sleep Out
	{0x11, 0, {0x00}},
    {REGFLAG_DELAY, 120, {}},

    // Display ON
	{0x29, 0, {0x00}},
	{REGFLAG_DELAY, 20, {}},
	
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};


static struct LCM_setting_table lcm_sleep_in_setting[] = {
	// Display off sequence
	{0x28, 0, {0x00}},

    // Sleep Mode On
	{0x10, 0, {0x00}},

	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

static void lcm_init_power(void)
{
#ifndef FPGA_EARLY_PORTING
#ifdef BUILD_LK
	mt6325_upmu_set_rg_vgp1_en(1);
#else
	printk("%s, begin\n", __func__);
	hwPowerOn(MT6325_POWER_LDO_VGP1, VOL_DEFAULT, "LCM_DRV");	
	printk("%s, end\n", __func__);
#endif
#endif
}

static void lcm_suspend_power(void)
{
#ifndef FPGA_EARLY_PORTING
#ifdef BUILD_LK
	mt6325_upmu_set_rg_vgp1_en(0);
#else
	printk("%s, begin\n", __func__);
	hwPowerDown(MT6325_POWER_LDO_VGP1, "LCM_DRV");	
	printk("%s, end\n", __func__);
#endif
#endif
}

static void lcm_resume_power(void)
{
#ifndef FPGA_EARLY_PORTING
#ifdef BUILD_LK
	mt6325_upmu_set_rg_vgp1_en(1);
#else
	printk("%s, begin\n", __func__);
	hwPowerOn(MT6325_POWER_LDO_VGP1, VOL_DEFAULT, "LCM_DRV");	
	printk("%s, end\n", __func__);
#endif
#endif
}

static void lcm_init_registers()
{
}
static void push_table(struct LCM_setting_table *table, unsigned int count, unsigned char force_update)
{
	unsigned int i;

    for(i = 0; i < count; i++) {
		
        unsigned cmd;
        cmd = table[i].cmd;
		
        switch (cmd) {
			
            case REGFLAG_DELAY :
                MDELAY(table[i].count);
                break;
				
            case REGFLAG_END_OF_TABLE :
                break;
				
            default:
		dsi_set_cmdq_V2(cmd, table[i].count, table[i].para_list, force_update);
       	}
    }
	
}


// ---------------------------------------------------------------------------
//  LCM Driver Implementations
// ---------------------------------------------------------------------------

static void lcm_set_util_funcs(const LCM_UTIL_FUNCS *util)
{
    memcpy(&lcm_util, util, sizeof(LCM_UTIL_FUNCS));
}


static void lcm_get_params(LCM_PARAMS *params)
{
	memset(params, 0, sizeof(LCM_PARAMS));

	params->type   = LCM_TYPE_DSI;

	params->width  = FRAME_WIDTH;
	params->height = FRAME_HEIGHT;
#if (LCM_DSI_CMD_MODE)
	params->dbi.te_mode = LCM_DBI_TE_MODE_VSYNC_ONLY;
	//params->dbi.te_mode = LCM_DBI_TE_MODE_DISABLED;
	params->dbi.te_edge_polarity		= LCM_POLARITY_FALLING;
#endif
#if (LCM_DSI_CMD_MODE)
	params->dsi.mode   = CMD_MODE;
#else
	params->dsi.mode   = BURST_VDO_MODE;
#endif
	params->physical_width= 62;
	params->physical_height= 110;
		// DSI
	/* Command mode setting */
	params->dsi.LANE_NUM				= LCM_FOUR_LANE;
        //The following defined the fomat for data coming from LCD engine.
        params->dsi.data_format.color_order     = LCM_COLOR_ORDER_RGB;
        params->dsi.data_format.trans_seq       = LCM_DSI_TRANS_SEQ_MSB_FIRST;
        params->dsi.data_format.padding         = LCM_DSI_PADDING_ON_LSB;
        params->dsi.data_format.format              = LCM_DSI_FORMAT_RGB888;

        // Highly depends on LCD driver capability.
             params->dsi.packet_size=256;

	params->dsi.PS=LCM_PACKED_PS_24BIT_RGB888;

	params->dsi.vertical_sync_active				= 2;
	params->dsi.vertical_backporch					= 14;
	params->dsi.vertical_frontporch					= 16;
	params->dsi.vertical_active_line				= FRAME_HEIGHT; 

	params->dsi.horizontal_sync_active				= 2;
	params->dsi.horizontal_backporch				= 42;
	params->dsi.horizontal_frontporch				= 44;
	params->dsi.horizontal_active_pixel				= FRAME_WIDTH;

#ifndef FPGA_EARLY_PORTING
        params->dsi.PLL_CLOCK = 220; //this value must be in MTK suggested table
#else
        params->dsi.pll_div1 = 0;
        params->dsi.pll_div2 = 0;
        params->dsi.fbk_div = 0x1;
#endif

	params->dsi.esd_check_enable = 1;
	params->dsi.customization_esd_check_enable = 0;
	params->dsi.lcm_esd_check_table[0].cmd          = 0x0a;
	params->dsi.lcm_esd_check_table[0].count        = 1;
	params->dsi.lcm_esd_check_table[0].para_list[0] = 0x9c;
}

static unsigned int lcm_compare_id(void)
{
		unsigned int id = 0;
		unsigned char buffer[2];
		unsigned int array[16];
			SET_RESET_PIN(1);  //NOTE:should reset LCM firstly
			SET_RESET_PIN(0);
			MDELAY(1);
			SET_RESET_PIN(1);
			MDELAY(150);
	
	//	push_table(lcm_compare_id_setting, sizeof(lcm_compare_id_setting) / sizeof(struct LCM_setting_table), 1);
	
		array[0] = 0x00023700;// read id return two byte,version and id
		dsi_set_cmdq(array, 1, 1);
		read_reg_v2(0xDA, buffer, 1);
	
		id = buffer[0]; //we only need ID
      #ifdef BUILD_UBOOT
		printf("%s,  id otm1283A= 0x%08x\n", __func__, id);
	  #endif
		return (LCM_ID_OTM1283 == id)?1:0;


}


static void lcm_init(void)
{
	unsigned int data_array[16];
		int pin;

	SET_RESET_PIN(1);
	MDELAY(10);//5
	SET_RESET_PIN(0);
	MDELAY(120);//50
	SET_RESET_PIN(1);
	MDELAY(10);//100

        mt_set_gpio_dir(GPIO_LCM_ID_PIN, GPIO_DIR_IN);
        mt_set_gpio_mode(GPIO_LCM_ID_PIN, GPIO_LCM_ID_PIN_M_GPIO);
        mt_set_gpio_pull_enable(GPIO_LCM_ID_PIN, 1);
        mt_set_gpio_pull_select(GPIO_LCM_ID_PIN, GPIO_PULL_UP);
        pin= mt_get_gpio_in(GPIO_LCM_ID_PIN);

    if(pin==0)
	push_table(lcm_initialization_setting_boyi, sizeof(lcm_initialization_setting_boyi) / sizeof(struct LCM_setting_table), 1);
    else if(pin==1)
	push_table(lcm_initialization_setting_xinli, sizeof(lcm_initialization_setting_xinli) / sizeof(struct LCM_setting_table), 1);

	push_table(lcm_sleep_out_setting, sizeof(lcm_sleep_out_setting) / sizeof(struct LCM_setting_table), 1);
}


static void lcm_suspend(void)
{
#ifndef BUILD_LK
	LCD_LOG("%s ,2\n",__FUNCTION__);
#endif
	SET_RESET_PIN(0);	
	MDELAY(1);	
	SET_RESET_PIN(1);
	
	push_table(lcm_sleep_in_setting, sizeof(lcm_sleep_in_setting) / sizeof(struct LCM_setting_table), 1);

}

static void lcm_resume(void)
{
#ifndef BUILD_LK
	LCD_LOG("%s \n",__FUNCTION__);
#endif
	lcm_init();
//	push_table(lcm_sleep_out_setting, sizeof(lcm_sleep_out_setting) / sizeof(struct LCM_setting_table), 1);
}

#ifndef BUILD_LK
static unsigned int lcm_esd_test = FALSE;      ///only for ESD test
#endif

static unsigned int lcm_esd_check(void)
{
  #ifndef BUILD_LK
	char  buffer[3];
	int   array[4];
	int ret = 0;
	
	if(lcm_esd_test)
	{
		lcm_esd_test = FALSE;
		return TRUE;
	}

	array[0] = 0x00013700;
	dsi_set_cmdq(array, 1, 1);

#if 0
	read_reg_v2(0x0F, buffer, 1);
	if(buffer[0] != 0xc0)
	{
		printk("[LCM ERROR] [0x0F]=0x%02x\n", buffer[0]);
		ret++;
	}

	read_reg_v2(0x05, buffer, 1);
	if(buffer[0] != 0x00)
	{
		printk("[LCM ERROR] [0x05]=0x%02x\n", buffer[0]);
		ret++;
	}
	
#endif

	read_reg_v2(0x0A, buffer, 1);
	printk("[LCM ESD CHECK] [0x0A]=0x%02x\n", buffer[0]);
	if((buffer[0]&0xf)!=0x0C)
	{
		printk("[LCM ERROR] [0x0A]=0x%02x\n", buffer[0]);
		ret++;
	}

	// return TRUE: need recovery
	// return FALSE: No need recovery
	if(ret)
	{
		return FALSE;
		//return TRUE;
	}
	else
	{			 
		return FALSE;
	}
#else
	return FALSE;
 #endif
}

static unsigned int lcm_esd_recover(void)
{
	lcm_init();

	return TRUE;
}


static void lcm_update(unsigned int x, unsigned int y,
                       unsigned int width, unsigned int height)
{
	unsigned int x0 = x;
	unsigned int y0 = y;
	unsigned int x1 = x0 + width - 1;
	unsigned int y1 = y0 + height - 1;

	unsigned char x0_MSB = ((x0>>8)&0xFF);
	unsigned char x0_LSB = (x0&0xFF);
	unsigned char x1_MSB = ((x1>>8)&0xFF);
	unsigned char x1_LSB = (x1&0xFF);
	unsigned char y0_MSB = ((y0>>8)&0xFF);
	unsigned char y0_LSB = (y0&0xFF);
	unsigned char y1_MSB = ((y1>>8)&0xFF);
	unsigned char y1_LSB = (y1&0xFF);

	unsigned int data_array[16];

	data_array[0]= 0x00053902;
	data_array[1]= (x1_MSB<<24)|(x0_LSB<<16)|(x0_MSB<<8)|0x2a;
	data_array[2]= (x1_LSB);
	dsi_set_cmdq(data_array, 3, 1);
	
	data_array[0]= 0x00053902;
	data_array[1]= (y1_MSB<<24)|(y0_LSB<<16)|(y0_MSB<<8)|0x2b;
	data_array[2]= (y1_LSB);
	dsi_set_cmdq(data_array, 3, 1);
	
	data_array[0]= 0x002c3909;
	dsi_set_cmdq(data_array, 1, 0);	
}

static void lcm_set_cmd(void* handle,int *lcm_cmd,unsigned int cmd_num)
{
#ifdef BUILD_LK
	dprintf(0,"%s,lk otm1288a set cmd: num = %d\n", __func__, cmd_num);
#else
	printk("%s, kernel otm1288a set cmd: num = %d\n", __func__, cmd_num);
    if(cmd_num==0)
		return;
//customize example 
	unsigned int cmd = 0x51;
	unsigned int count =1;
    unsigned int level = lcm_cmd[0];
	printk("[lcm_set_cmd mode = %d\n", lcm_cmd[0]);
	dsi_set_cmd_by_cmdq(handle, cmd, count, &level, 1);
//	
#endif
}

LCM_DRIVER otm1288a_hd720_dsi_cmd_lcm_drv = 
{
    .name			= "otm1288a_dsi_cmd",
	.set_util_funcs = lcm_set_util_funcs,
	.get_params     = lcm_get_params,
	.init           = lcm_init,
	.suspend        = lcm_suspend,
	.resume         = lcm_resume,
//	.compare_id     = lcm_compare_id,
	.init_power		= lcm_init_power,
  .resume_power = lcm_resume_power,
  .suspend_power = lcm_suspend_power,
  .set_cmd = lcm_set_cmd,
#if (LCM_DSI_CMD_MODE)
	//.set_backlight	= lcm_setbacklight,
    .update         = lcm_update,
#endif
};
