LCANET, 4
PWR, 1, VCC
PWR, 0, GND
PROG, tmcc, 3.1.1.35, "Thu Feb 17 11:13:45 2005"
PART, 4003pc84
SYM, FFin-0_1_0Running, INV
PIN, I, I, 0_1_0Zero
PIN, O, O, FFin-0_1_0Running
END
SYM, 0_1_0Running, DFF
PIN, D, I, FFin-0_1_0Running
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_1_0Running
END
SYM, FFin-0_1_0Zero, BUF
PIN, I, I, 0_1_0Zero
PIN, O, O, FFin-0_1_0Zero
END
SYM, 0_1_0Zero, DFF
PIN, D, I, FFin-0_1_0Zero
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_1_0Zero
END
SYM, 0_65__lcd_flm-OBUF, OBUF
PIN, I, I, 0_65__lcd_flm
PIN, O, O, lcd_flm
END
EXT, lcd_flm, O
SYM, 12T_SYM0_65__lcd_flm, AND
PIN, I2, I, 0_249_L931endloop,,INV
PIN, I1, I, 0_319_L1438endloop,,INV
PIN, I, I, 0_65__lcd_flm
PIN, O, O, 12T_0_65__lcd_flm
END
SYM, 28T_SYM0_65__lcd_flm, BUF
PIN, I, I, 0_215_L669init
PIN, O, O, 28T_0_65__lcd_flm
END
SYM, FFin-0_65__lcd_flm, OR
PIN, I0, I, 12T_0_65__lcd_flm
PIN, I1, I, 28T_0_65__lcd_flm
PIN, O, O, FFin-0_65__lcd_flm
END
SYM, 0_65__lcd_flm, DFF
PIN, D, I, FFin-0_65__lcd_flm
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_65__lcd_flm
END
SYM, 0_66__lcd_lp-OBUF, OBUF
PIN, I, I, 0_66__lcd_lp
PIN, O, O, lcd_lp
END
EXT, lcd_lp, O
SYM, 9T_SYM0_66__lcd_lp, AND
PIN, I1, I, 0_235_L754calling
PIN, I, I, 0_102_L10final
PIN, O, O, 9T_0_66__lcd_lp
END
SYM, 10T_SYM0_66__lcd_lp, BUF
PIN, I, I, 0_340_L1720word_1
PIN, O, O, 10T_0_66__lcd_lp
END
SYM, FFin-0_66__lcd_lp, OR
PIN, I0, I, 9T_0_66__lcd_lp
PIN, I1, I, 10T_0_66__lcd_lp
PIN, O, O, FFin-0_66__lcd_lp
END
SYM, 0_66__lcd_lp, DFF
PIN, D, I, FFin-0_66__lcd_lp
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_66__lcd_lp
END
SYM, 0_67__lcd_cp-OBUF, OBUF
PIN, I, I, 0_67__lcd_cp
PIN, O, O, lcd_cp
END
EXT, lcd_cp, O
SYM, 12T_SYM0_67__lcd_cp, AND
PIN, I2, I, 0_183_L391endloop,,INV
PIN, I1, I, 0_319_L1438endloop,,INV
PIN, I, I, 0_67__lcd_cp
PIN, O, O, 12T_0_67__lcd_cp
END
SYM, 28T_SYM0_67__lcd_cp, BUF
PIN, I, I, 0_165_L292looptop
PIN, O, O, 28T_0_67__lcd_cp
END
SYM, FFin-0_67__lcd_cp, OR
PIN, I0, I, 12T_0_67__lcd_cp
PIN, I1, I, 28T_0_67__lcd_cp
PIN, O, O, FFin-0_67__lcd_cp
END
SYM, 0_67__lcd_cp, DFF
PIN, D, I, FFin-0_67__lcd_cp
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_67__lcd_cp
END
SYM, 0_70__lcd_dispon-OBUF, OBUF
PIN, I, I, 0_70__lcd_dispon
PIN, O, O, lcd_dispon
END
EXT, lcd_dispon, O
SYM, FFin-0_70__lcd_dispon, INV
PIN, I, I, GND
PIN, O, O, FFin-0_70__lcd_dispon
END
SYM, 0_70__lcd_dispon, DFF
PIN, D, I, FFin-0_70__lcd_dispon
PIN, C, I, CLK
PIN, CE, I, 0_319_L1438endloop
PIN, Q, O, 0_70__lcd_dispon
END
SYM, 0_71__lcd_data_0-OBUF, OBUF
PIN, I, I, 0_71__lcd_data_0
PIN, O, O, lcd_data_v0
END
EXT, lcd_data_v0, O
SYM, FFin-0_71__lcd_data_0, BUF
PIN, I, I, 0_106__scan_data_28
PIN, O, O, FFin-0_71__lcd_data_0
END
SYM, 0_71__lcd_data_0, DFF
PIN, D, I, FFin-0_71__lcd_data_0
PIN, C, I, CLK
PIN, CE, I, 0_165_L292looptop
PIN, Q, O, 0_71__lcd_data_0
END
SYM, 0_71__lcd_data_1-OBUF, OBUF
PIN, I, I, 0_71__lcd_data_1
PIN, O, O, lcd_data_v1
END
EXT, lcd_data_v1, O
SYM, FFin-0_71__lcd_data_1, BUF
PIN, I, I, 0_106__scan_data_29
PIN, O, O, FFin-0_71__lcd_data_1
END
SYM, 0_71__lcd_data_1, DFF
PIN, D, I, FFin-0_71__lcd_data_1
PIN, C, I, CLK
PIN, CE, I, 0_165_L292looptop
PIN, Q, O, 0_71__lcd_data_1
END
SYM, 0_71__lcd_data_2-OBUF, OBUF
PIN, I, I, 0_71__lcd_data_2
PIN, O, O, lcd_data_v2
END
EXT, lcd_data_v2, O
SYM, FFin-0_71__lcd_data_2, BUF
PIN, I, I, 0_106__scan_data_30
PIN, O, O, FFin-0_71__lcd_data_2
END
SYM, 0_71__lcd_data_2, DFF
PIN, D, I, FFin-0_71__lcd_data_2
PIN, C, I, CLK
PIN, CE, I, 0_165_L292looptop
PIN, Q, O, 0_71__lcd_data_2
END
SYM, 0_71__lcd_data_3-OBUF, OBUF
PIN, I, I, 0_71__lcd_data_3
PIN, O, O, lcd_data_v3
END
EXT, lcd_data_v3, O
SYM, FFin-0_71__lcd_data_3, BUF
PIN, I, I, 0_106__scan_data_31
PIN, O, O, FFin-0_71__lcd_data_3
END
SYM, 0_71__lcd_data_3, DFF
PIN, D, I, FFin-0_71__lcd_data_3
PIN, C, I, CLK
PIN, CE, I, 0_165_L292looptop
PIN, Q, O, 0_71__lcd_data_3
END
SYM, 0_76__max716ev_on-OBUF, OBUF
PIN, I, I, 0_76__max716ev_on
PIN, O, O, max716ev_on
END
EXT, max716ev_on, O
SYM, FFin-0_76__max716ev_on, INV
PIN, I, I, GND
PIN, O, O, FFin-0_76__max716ev_on
END
SYM, 0_76__max716ev_on, DFF
PIN, D, I, FFin-0_76__max716ev_on
PIN, C, I, CLK
PIN, CE, I, 0_274_L1110_curstate
PIN, Q, O, 0_76__max716ev_on
END
SYM, 0_76__max716ev_v4on-OBUF, OBUF
PIN, I, I, 0_76__max716ev_v4on
PIN, O, O, max716ev_v4on
END
EXT, max716ev_v4on, O
SYM, FFin-0_76__max716ev_v4on, INV
PIN, I, I, GND
PIN, O, O, FFin-0_76__max716ev_v4on
END
SYM, 0_76__max716ev_v4on, DFF
PIN, D, I, FFin-0_76__max716ev_v4on
PIN, C, I, CLK
PIN, CE, I, 0_294_L1169endloop
PIN, Q, O, 0_76__max716ev_v4on
END
SYM, 0_76__max716ev_v6on-OBUF, OBUF
PIN, I, I, 0_76__max716ev_v6on
PIN, O, O, max716ev_v6on
END
EXT, max716ev_v6on, O
SYM, FFin-0_76__max716ev_v6on, INV
PIN, I, I, GND
PIN, O, O, FFin-0_76__max716ev_v6on
END
SYM, 0_76__max716ev_v6on, DFF
PIN, D, I, FFin-0_76__max716ev_v6on
PIN, C, I, CLK
PIN, CE, I, 0_303_L1219endloop
PIN, Q, O, 0_76__max716ev_v6on
END
SYM, 0_76__max716ev_v6step-OBUF, OBUF
PIN, I, I, 0_76__max716ev_v6step
PIN, O, O, max716ev_v6step
END
EXT, max716ev_v6step, O
SYM, 12T_SYM0_76__max716ev_v6step, AND
PIN, I2, I, 0_319_L1435looptop,,INV
PIN, I1, I, 0_319_L1438endloop,,INV
PIN, I, I, 0_76__max716ev_v6step
PIN, O, O, 12T_0_76__max716ev_v6step
END
SYM, 28T_SYM0_76__max716ev_v6step, BUF
PIN, I, I, 0_322_L1478endloop
PIN, O, O, 28T_0_76__max716ev_v6step
END
SYM, FFin-0_76__max716ev_v6step, OR
PIN, I0, I, 12T_0_76__max716ev_v6step
PIN, I1, I, 28T_0_76__max716ev_v6step
PIN, O, O, FFin-0_76__max716ev_v6step
END
SYM, 0_76__max716ev_v6step, DFF
PIN, D, I, FFin-0_76__max716ev_v6step
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_76__max716ev_v6step
END
SYM, 0_77__max716ev_v5on-OBUF, OBUF
PIN, I, I, 0_77__max716ev_v5on
PIN, O, O, max716ev_v5on
END
EXT, max716ev_v5on, O
SYM, FFin-0_77__max716ev_v5on, BUF
PIN, I, I, GND
PIN, O, O, FFin-0_77__max716ev_v5on
END
SYM, 0_77__max716ev_v5on, DFF
PIN, D, I, FFin-0_77__max716ev_v5on
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_77__max716ev_v5on
END
SYM, 0_77__max716ev_v7on-OBUF, OBUF
PIN, I, I, 0_77__max716ev_v7on
PIN, O, O, max716ev_v7on
END
EXT, max716ev_v7on, O
SYM, FFin-0_77__max716ev_v7on, BUF
PIN, I, I, GND
PIN, O, O, FFin-0_77__max716ev_v7on
END
SYM, 0_77__max716ev_v7on, DFF
PIN, D, I, FFin-0_77__max716ev_v7on
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_77__max716ev_v7on
END
SYM, 0_5__sram_lcd_address_0-OBUF, BUF
PIN, I, I, 0_5__sram_lcd_address_0
PIN, O, O, sram_lcd_address_v0
END
SYM, 10T_SYM0_5__sram_lcd_address_0, AND
PIN, I2, I, 0_102_L8init,,INV
PIN, I1, I, 0_5__sram_lcd_address_0
PIN, I, I, 0_143_L166looptop,,INV
PIN, O, O, 10T_0_5__sram_lcd_address_0
END
SYM, 18T_SYM0_5__sram_lcd_address_0, AND
PIN, I1, I, 0_93__scan_addr_0
PIN, I, I, 0_143_L166looptop
PIN, O, O, 18T_0_5__sram_lcd_address_0
END
SYM, 19T_SYM0_5__sram_lcd_address_0, AND
PIN, I1, I, 0_5__sram_lcd_address_0
PIN, I, I, 0_93__scan_addr_0
PIN, O, O, 19T_0_5__sram_lcd_address_0
END
SYM, 20T_SYM0_5__sram_lcd_address_0, AND
PIN, I1, I, 0_102_L8init
PIN, I, I, 0_93__scan_addr_0
PIN, O, O, 20T_0_5__sram_lcd_address_0
END
SYM, FFin-0_5__sram_lcd_address_0, OR
PIN, I0, I, 10T_0_5__sram_lcd_address_0
PIN, I1, I, 18T_0_5__sram_lcd_address_0
PIN, I2, I, 19T_0_5__sram_lcd_address_0
PIN, I3, I, 20T_0_5__sram_lcd_address_0
PIN, O, O, FFin-0_5__sram_lcd_address_0
END
SYM, 0_5__sram_lcd_address_0, DFF
PIN, D, I, FFin-0_5__sram_lcd_address_0
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_5__sram_lcd_address_0
END
SYM, 0_5__sram_lcd_address_1-OBUF, BUF
PIN, I, I, 0_5__sram_lcd_address_1
PIN, O, O, sram_lcd_address_v1
END
SYM, 10T_SYM0_5__sram_lcd_address_1, AND
PIN, I2, I, 0_102_L8init,,INV
PIN, I1, I, 0_5__sram_lcd_address_1
PIN, I, I, 0_143_L166looptop,,INV
PIN, O, O, 10T_0_5__sram_lcd_address_1
END
SYM, 18T_SYM0_5__sram_lcd_address_1, AND
PIN, I1, I, 0_93__scan_addr_1
PIN, I, I, 0_143_L166looptop
PIN, O, O, 18T_0_5__sram_lcd_address_1
END
SYM, 19T_SYM0_5__sram_lcd_address_1, AND
PIN, I1, I, 0_5__sram_lcd_address_1
PIN, I, I, 0_93__scan_addr_1
PIN, O, O, 19T_0_5__sram_lcd_address_1
END
SYM, 20T_SYM0_5__sram_lcd_address_1, AND
PIN, I1, I, 0_102_L8init
PIN, I, I, 0_93__scan_addr_1
PIN, O, O, 20T_0_5__sram_lcd_address_1
END
SYM, FFin-0_5__sram_lcd_address_1, OR
PIN, I0, I, 10T_0_5__sram_lcd_address_1
PIN, I1, I, 18T_0_5__sram_lcd_address_1
PIN, I2, I, 19T_0_5__sram_lcd_address_1
PIN, I3, I, 20T_0_5__sram_lcd_address_1
PIN, O, O, FFin-0_5__sram_lcd_address_1
END
SYM, 0_5__sram_lcd_address_1, DFF
PIN, D, I, FFin-0_5__sram_lcd_address_1
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_5__sram_lcd_address_1
END
SYM, 0_5__sram_lcd_address_2-OBUF, BUF
PIN, I, I, 0_5__sram_lcd_address_2
PIN, O, O, sram_lcd_address_v2
END
SYM, 10T_SYM0_5__sram_lcd_address_2, AND
PIN, I2, I, 0_102_L8init,,INV
PIN, I1, I, 0_5__sram_lcd_address_2
PIN, I, I, 0_143_L166looptop,,INV
PIN, O, O, 10T_0_5__sram_lcd_address_2
END
SYM, 18T_SYM0_5__sram_lcd_address_2, AND
PIN, I1, I, 0_93__scan_addr_2
PIN, I, I, 0_143_L166looptop
PIN, O, O, 18T_0_5__sram_lcd_address_2
END
SYM, 19T_SYM0_5__sram_lcd_address_2, AND
PIN, I1, I, 0_5__sram_lcd_address_2
PIN, I, I, 0_93__scan_addr_2
PIN, O, O, 19T_0_5__sram_lcd_address_2
END
SYM, 20T_SYM0_5__sram_lcd_address_2, AND
PIN, I1, I, 0_102_L8init
PIN, I, I, 0_93__scan_addr_2
PIN, O, O, 20T_0_5__sram_lcd_address_2
END
SYM, FFin-0_5__sram_lcd_address_2, OR
PIN, I0, I, 10T_0_5__sram_lcd_address_2
PIN, I1, I, 18T_0_5__sram_lcd_address_2
PIN, I2, I, 19T_0_5__sram_lcd_address_2
PIN, I3, I, 20T_0_5__sram_lcd_address_2
PIN, O, O, FFin-0_5__sram_lcd_address_2
END
SYM, 0_5__sram_lcd_address_2, DFF
PIN, D, I, FFin-0_5__sram_lcd_address_2
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_5__sram_lcd_address_2
END
SYM, 0_5__sram_lcd_address_3-OBUF, BUF
PIN, I, I, 0_5__sram_lcd_address_3
PIN, O, O, sram_lcd_address_v3
END
SYM, 10T_SYM0_5__sram_lcd_address_3, AND
PIN, I2, I, 0_102_L8init,,INV
PIN, I1, I, 0_5__sram_lcd_address_3
PIN, I, I, 0_143_L166looptop,,INV
PIN, O, O, 10T_0_5__sram_lcd_address_3
END
SYM, 18T_SYM0_5__sram_lcd_address_3, AND
PIN, I1, I, 0_93__scan_addr_3
PIN, I, I, 0_143_L166looptop
PIN, O, O, 18T_0_5__sram_lcd_address_3
END
SYM, 19T_SYM0_5__sram_lcd_address_3, AND
PIN, I1, I, 0_5__sram_lcd_address_3
PIN, I, I, 0_93__scan_addr_3
PIN, O, O, 19T_0_5__sram_lcd_address_3
END
SYM, 20T_SYM0_5__sram_lcd_address_3, AND
PIN, I1, I, 0_102_L8init
PIN, I, I, 0_93__scan_addr_3
PIN, O, O, 20T_0_5__sram_lcd_address_3
END
SYM, FFin-0_5__sram_lcd_address_3, OR
PIN, I0, I, 10T_0_5__sram_lcd_address_3
PIN, I1, I, 18T_0_5__sram_lcd_address_3
PIN, I2, I, 19T_0_5__sram_lcd_address_3
PIN, I3, I, 20T_0_5__sram_lcd_address_3
PIN, O, O, FFin-0_5__sram_lcd_address_3
END
SYM, 0_5__sram_lcd_address_3, DFF
PIN, D, I, FFin-0_5__sram_lcd_address_3
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_5__sram_lcd_address_3
END
SYM, 0_5__sram_lcd_address_4-OBUF, BUF
PIN, I, I, 0_5__sram_lcd_address_4
PIN, O, O, sram_lcd_address_v4
END
SYM, 10T_SYM0_5__sram_lcd_address_4, AND
PIN, I2, I, 0_102_L8init,,INV
PIN, I1, I, 0_5__sram_lcd_address_4
PIN, I, I, 0_143_L166looptop,,INV
PIN, O, O, 10T_0_5__sram_lcd_address_4
END
SYM, 18T_SYM0_5__sram_lcd_address_4, AND
PIN, I1, I, 0_93__scan_addr_4
PIN, I, I, 0_143_L166looptop
PIN, O, O, 18T_0_5__sram_lcd_address_4
END
SYM, 19T_SYM0_5__sram_lcd_address_4, AND
PIN, I1, I, 0_5__sram_lcd_address_4
PIN, I, I, 0_93__scan_addr_4
PIN, O, O, 19T_0_5__sram_lcd_address_4
END
SYM, 20T_SYM0_5__sram_lcd_address_4, AND
PIN, I1, I, 0_102_L8init
PIN, I, I, 0_93__scan_addr_4
PIN, O, O, 20T_0_5__sram_lcd_address_4
END
SYM, FFin-0_5__sram_lcd_address_4, OR
PIN, I0, I, 10T_0_5__sram_lcd_address_4
PIN, I1, I, 18T_0_5__sram_lcd_address_4
PIN, I2, I, 19T_0_5__sram_lcd_address_4
PIN, I3, I, 20T_0_5__sram_lcd_address_4
PIN, O, O, FFin-0_5__sram_lcd_address_4
END
SYM, 0_5__sram_lcd_address_4, DFF
PIN, D, I, FFin-0_5__sram_lcd_address_4
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_5__sram_lcd_address_4
END
SYM, 0_5__sram_lcd_address_5-OBUF, BUF
PIN, I, I, 0_5__sram_lcd_address_5
PIN, O, O, sram_lcd_address_v5
END
SYM, 10T_SYM0_5__sram_lcd_address_5, AND
PIN, I2, I, 0_102_L8init,,INV
PIN, I1, I, 0_5__sram_lcd_address_5
PIN, I, I, 0_143_L166looptop,,INV
PIN, O, O, 10T_0_5__sram_lcd_address_5
END
SYM, 18T_SYM0_5__sram_lcd_address_5, AND
PIN, I1, I, 0_93__scan_addr_5
PIN, I, I, 0_143_L166looptop
PIN, O, O, 18T_0_5__sram_lcd_address_5
END
SYM, 19T_SYM0_5__sram_lcd_address_5, AND
PIN, I1, I, 0_5__sram_lcd_address_5
PIN, I, I, 0_93__scan_addr_5
PIN, O, O, 19T_0_5__sram_lcd_address_5
END
SYM, 20T_SYM0_5__sram_lcd_address_5, AND
PIN, I1, I, 0_102_L8init
PIN, I, I, 0_93__scan_addr_5
PIN, O, O, 20T_0_5__sram_lcd_address_5
END
SYM, FFin-0_5__sram_lcd_address_5, OR
PIN, I0, I, 10T_0_5__sram_lcd_address_5
PIN, I1, I, 18T_0_5__sram_lcd_address_5
PIN, I2, I, 19T_0_5__sram_lcd_address_5
PIN, I3, I, 20T_0_5__sram_lcd_address_5
PIN, O, O, FFin-0_5__sram_lcd_address_5
END
SYM, 0_5__sram_lcd_address_5, DFF
PIN, D, I, FFin-0_5__sram_lcd_address_5
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_5__sram_lcd_address_5
END
SYM, 0_5__sram_lcd_address_6-OBUF, BUF
PIN, I, I, 0_5__sram_lcd_address_6
PIN, O, O, sram_lcd_address_v6
END
SYM, 10T_SYM0_5__sram_lcd_address_6, AND
PIN, I2, I, 0_102_L8init,,INV
PIN, I1, I, 0_5__sram_lcd_address_6
PIN, I, I, 0_143_L166looptop,,INV
PIN, O, O, 10T_0_5__sram_lcd_address_6
END
SYM, 18T_SYM0_5__sram_lcd_address_6, AND
PIN, I1, I, 0_93__scan_addr_6
PIN, I, I, 0_143_L166looptop
PIN, O, O, 18T_0_5__sram_lcd_address_6
END
SYM, 19T_SYM0_5__sram_lcd_address_6, AND
PIN, I1, I, 0_5__sram_lcd_address_6
PIN, I, I, 0_93__scan_addr_6
PIN, O, O, 19T_0_5__sram_lcd_address_6
END
SYM, 20T_SYM0_5__sram_lcd_address_6, AND
PIN, I1, I, 0_102_L8init
PIN, I, I, 0_93__scan_addr_6
PIN, O, O, 20T_0_5__sram_lcd_address_6
END
SYM, FFin-0_5__sram_lcd_address_6, OR
PIN, I0, I, 10T_0_5__sram_lcd_address_6
PIN, I1, I, 18T_0_5__sram_lcd_address_6
PIN, I2, I, 19T_0_5__sram_lcd_address_6
PIN, I3, I, 20T_0_5__sram_lcd_address_6
PIN, O, O, FFin-0_5__sram_lcd_address_6
END
SYM, 0_5__sram_lcd_address_6, DFF
PIN, D, I, FFin-0_5__sram_lcd_address_6
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_5__sram_lcd_address_6
END
SYM, 0_5__sram_lcd_address_7-OBUF, BUF
PIN, I, I, 0_5__sram_lcd_address_7
PIN, O, O, sram_lcd_address_v7
END
SYM, 10T_SYM0_5__sram_lcd_address_7, AND
PIN, I2, I, 0_102_L8init,,INV
PIN, I1, I, 0_5__sram_lcd_address_7
PIN, I, I, 0_143_L166looptop,,INV
PIN, O, O, 10T_0_5__sram_lcd_address_7
END
SYM, 18T_SYM0_5__sram_lcd_address_7, AND
PIN, I1, I, 0_93__scan_addr_7
PIN, I, I, 0_143_L166looptop
PIN, O, O, 18T_0_5__sram_lcd_address_7
END
SYM, 19T_SYM0_5__sram_lcd_address_7, AND
PIN, I1, I, 0_5__sram_lcd_address_7
PIN, I, I, 0_93__scan_addr_7
PIN, O, O, 19T_0_5__sram_lcd_address_7
END
SYM, 20T_SYM0_5__sram_lcd_address_7, AND
PIN, I1, I, 0_102_L8init
PIN, I, I, 0_93__scan_addr_7
PIN, O, O, 20T_0_5__sram_lcd_address_7
END
SYM, FFin-0_5__sram_lcd_address_7, OR
PIN, I0, I, 10T_0_5__sram_lcd_address_7
PIN, I1, I, 18T_0_5__sram_lcd_address_7
PIN, I2, I, 19T_0_5__sram_lcd_address_7
PIN, I3, I, 20T_0_5__sram_lcd_address_7
PIN, O, O, FFin-0_5__sram_lcd_address_7
END
SYM, 0_5__sram_lcd_address_7, DFF
PIN, D, I, FFin-0_5__sram_lcd_address_7
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_5__sram_lcd_address_7
END
SYM, 0_5__sram_lcd_address_8-OBUF, BUF
PIN, I, I, 0_5__sram_lcd_address_8
PIN, O, O, sram_lcd_address_v8
END
SYM, 10T_SYM0_5__sram_lcd_address_8, AND
PIN, I2, I, 0_102_L8init,,INV
PIN, I1, I, 0_5__sram_lcd_address_8
PIN, I, I, 0_143_L166looptop,,INV
PIN, O, O, 10T_0_5__sram_lcd_address_8
END
SYM, 18T_SYM0_5__sram_lcd_address_8, AND
PIN, I1, I, 0_93__scan_addr_8
PIN, I, I, 0_143_L166looptop
PIN, O, O, 18T_0_5__sram_lcd_address_8
END
SYM, 19T_SYM0_5__sram_lcd_address_8, AND
PIN, I1, I, 0_5__sram_lcd_address_8
PIN, I, I, 0_93__scan_addr_8
PIN, O, O, 19T_0_5__sram_lcd_address_8
END
SYM, 20T_SYM0_5__sram_lcd_address_8, AND
PIN, I1, I, 0_102_L8init
PIN, I, I, 0_93__scan_addr_8
PIN, O, O, 20T_0_5__sram_lcd_address_8
END
SYM, FFin-0_5__sram_lcd_address_8, OR
PIN, I0, I, 10T_0_5__sram_lcd_address_8
PIN, I1, I, 18T_0_5__sram_lcd_address_8
PIN, I2, I, 19T_0_5__sram_lcd_address_8
PIN, I3, I, 20T_0_5__sram_lcd_address_8
PIN, O, O, FFin-0_5__sram_lcd_address_8
END
SYM, 0_5__sram_lcd_address_8, DFF
PIN, D, I, FFin-0_5__sram_lcd_address_8
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_5__sram_lcd_address_8
END
SYM, 0_5__sram_lcd_address_9-OBUF, BUF
PIN, I, I, 0_5__sram_lcd_address_9
PIN, O, O, sram_lcd_address_v9
END
SYM, 10T_SYM0_5__sram_lcd_address_9, AND
PIN, I2, I, 0_102_L8init,,INV
PIN, I1, I, 0_5__sram_lcd_address_9
PIN, I, I, 0_143_L166looptop,,INV
PIN, O, O, 10T_0_5__sram_lcd_address_9
END
SYM, 18T_SYM0_5__sram_lcd_address_9, AND
PIN, I1, I, 0_93__scan_addr_9
PIN, I, I, 0_143_L166looptop
PIN, O, O, 18T_0_5__sram_lcd_address_9
END
SYM, 19T_SYM0_5__sram_lcd_address_9, AND
PIN, I1, I, 0_5__sram_lcd_address_9
PIN, I, I, 0_93__scan_addr_9
PIN, O, O, 19T_0_5__sram_lcd_address_9
END
SYM, 20T_SYM0_5__sram_lcd_address_9, AND
PIN, I1, I, 0_102_L8init
PIN, I, I, 0_93__scan_addr_9
PIN, O, O, 20T_0_5__sram_lcd_address_9
END
SYM, FFin-0_5__sram_lcd_address_9, OR
PIN, I0, I, 10T_0_5__sram_lcd_address_9
PIN, I1, I, 18T_0_5__sram_lcd_address_9
PIN, I2, I, 19T_0_5__sram_lcd_address_9
PIN, I3, I, 20T_0_5__sram_lcd_address_9
PIN, O, O, FFin-0_5__sram_lcd_address_9
END
SYM, 0_5__sram_lcd_address_9, DFF
PIN, D, I, FFin-0_5__sram_lcd_address_9
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_5__sram_lcd_address_9
END
SYM, 0_5__sram_lcd_address_10-OBUF, BUF
PIN, I, I, 0_5__sram_lcd_address_10
PIN, O, O, sram_lcd_address_v10
END
SYM, 10T_SYM0_5__sram_lcd_address_10, AND
PIN, I2, I, 0_102_L8init,,INV
PIN, I1, I, 0_5__sram_lcd_address_10
PIN, I, I, 0_143_L166looptop,,INV
PIN, O, O, 10T_0_5__sram_lcd_address_10
END
SYM, 18T_SYM0_5__sram_lcd_address_10, AND
PIN, I1, I, 0_93__scan_addr_10
PIN, I, I, 0_143_L166looptop
PIN, O, O, 18T_0_5__sram_lcd_address_10
END
SYM, 19T_SYM0_5__sram_lcd_address_10, AND
PIN, I1, I, 0_5__sram_lcd_address_10
PIN, I, I, 0_93__scan_addr_10
PIN, O, O, 19T_0_5__sram_lcd_address_10
END
SYM, 20T_SYM0_5__sram_lcd_address_10, AND
PIN, I1, I, 0_102_L8init
PIN, I, I, 0_93__scan_addr_10
PIN, O, O, 20T_0_5__sram_lcd_address_10
END
SYM, FFin-0_5__sram_lcd_address_10, OR
PIN, I0, I, 10T_0_5__sram_lcd_address_10
PIN, I1, I, 18T_0_5__sram_lcd_address_10
PIN, I2, I, 19T_0_5__sram_lcd_address_10
PIN, I3, I, 20T_0_5__sram_lcd_address_10
PIN, O, O, FFin-0_5__sram_lcd_address_10
END
SYM, 0_5__sram_lcd_address_10, DFF
PIN, D, I, FFin-0_5__sram_lcd_address_10
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_5__sram_lcd_address_10
END
SYM, 0_5__sram_lcd_address_11-OBUF, BUF
PIN, I, I, 0_5__sram_lcd_address_11
PIN, O, O, sram_lcd_address_v11
END
SYM, 10T_SYM0_5__sram_lcd_address_11, AND
PIN, I2, I, 0_102_L8init,,INV
PIN, I1, I, 0_5__sram_lcd_address_11
PIN, I, I, 0_143_L166looptop,,INV
PIN, O, O, 10T_0_5__sram_lcd_address_11
END
SYM, 18T_SYM0_5__sram_lcd_address_11, AND
PIN, I1, I, 0_93__scan_addr_11
PIN, I, I, 0_143_L166looptop
PIN, O, O, 18T_0_5__sram_lcd_address_11
END
SYM, 19T_SYM0_5__sram_lcd_address_11, AND
PIN, I1, I, 0_5__sram_lcd_address_11
PIN, I, I, 0_93__scan_addr_11
PIN, O, O, 19T_0_5__sram_lcd_address_11
END
SYM, 20T_SYM0_5__sram_lcd_address_11, AND
PIN, I1, I, 0_102_L8init
PIN, I, I, 0_93__scan_addr_11
PIN, O, O, 20T_0_5__sram_lcd_address_11
END
SYM, FFin-0_5__sram_lcd_address_11, OR
PIN, I0, I, 10T_0_5__sram_lcd_address_11
PIN, I1, I, 18T_0_5__sram_lcd_address_11
PIN, I2, I, 19T_0_5__sram_lcd_address_11
PIN, I3, I, 20T_0_5__sram_lcd_address_11
PIN, O, O, FFin-0_5__sram_lcd_address_11
END
SYM, 0_5__sram_lcd_address_11, DFF
PIN, D, I, FFin-0_5__sram_lcd_address_11
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_5__sram_lcd_address_11
END
SYM, 0_5__sram_lcd_address_12-OBUF, BUF
PIN, I, I, 0_5__sram_lcd_address_12
PIN, O, O, sram_lcd_address_v12
END
SYM, 10T_SYM0_5__sram_lcd_address_12, AND
PIN, I2, I, 0_102_L8init,,INV
PIN, I1, I, 0_5__sram_lcd_address_12
PIN, I, I, 0_143_L166looptop,,INV
PIN, O, O, 10T_0_5__sram_lcd_address_12
END
SYM, 18T_SYM0_5__sram_lcd_address_12, AND
PIN, I1, I, 0_93__scan_addr_12
PIN, I, I, 0_143_L166looptop
PIN, O, O, 18T_0_5__sram_lcd_address_12
END
SYM, 19T_SYM0_5__sram_lcd_address_12, AND
PIN, I1, I, 0_5__sram_lcd_address_12
PIN, I, I, 0_93__scan_addr_12
PIN, O, O, 19T_0_5__sram_lcd_address_12
END
SYM, 20T_SYM0_5__sram_lcd_address_12, AND
PIN, I1, I, 0_102_L8init
PIN, I, I, 0_93__scan_addr_12
PIN, O, O, 20T_0_5__sram_lcd_address_12
END
SYM, FFin-0_5__sram_lcd_address_12, OR
PIN, I0, I, 10T_0_5__sram_lcd_address_12
PIN, I1, I, 18T_0_5__sram_lcd_address_12
PIN, I2, I, 19T_0_5__sram_lcd_address_12
PIN, I3, I, 20T_0_5__sram_lcd_address_12
PIN, O, O, FFin-0_5__sram_lcd_address_12
END
SYM, 0_5__sram_lcd_address_12, DFF
PIN, D, I, FFin-0_5__sram_lcd_address_12
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_5__sram_lcd_address_12
END
SYM, 0_5__sram_lcd_address_13-OBUF, BUF
PIN, I, I, 0_5__sram_lcd_address_13
PIN, O, O, sram_lcd_address_v13
END
SYM, 10T_SYM0_5__sram_lcd_address_13, AND
PIN, I2, I, 0_102_L8init,,INV
PIN, I1, I, 0_5__sram_lcd_address_13
PIN, I, I, 0_143_L166looptop,,INV
PIN, O, O, 10T_0_5__sram_lcd_address_13
END
SYM, 18T_SYM0_5__sram_lcd_address_13, AND
PIN, I1, I, 0_93__scan_addr_13
PIN, I, I, 0_143_L166looptop
PIN, O, O, 18T_0_5__sram_lcd_address_13
END
SYM, 19T_SYM0_5__sram_lcd_address_13, AND
PIN, I1, I, 0_5__sram_lcd_address_13
PIN, I, I, 0_93__scan_addr_13
PIN, O, O, 19T_0_5__sram_lcd_address_13
END
SYM, 20T_SYM0_5__sram_lcd_address_13, AND
PIN, I1, I, 0_102_L8init
PIN, I, I, 0_93__scan_addr_13
PIN, O, O, 20T_0_5__sram_lcd_address_13
END
SYM, FFin-0_5__sram_lcd_address_13, OR
PIN, I0, I, 10T_0_5__sram_lcd_address_13
PIN, I1, I, 18T_0_5__sram_lcd_address_13
PIN, I2, I, 19T_0_5__sram_lcd_address_13
PIN, I3, I, 20T_0_5__sram_lcd_address_13
PIN, O, O, FFin-0_5__sram_lcd_address_13
END
SYM, 0_5__sram_lcd_address_13, DFF
PIN, D, I, FFin-0_5__sram_lcd_address_13
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_5__sram_lcd_address_13
END
SYM, 0_5__sram_lcd_address_14-OBUF, BUF
PIN, I, I, 0_5__sram_lcd_address_14
PIN, O, O, sram_lcd_address_v14
END
SYM, 10T_SYM0_5__sram_lcd_address_14, AND
PIN, I2, I, 0_102_L8init,,INV
PIN, I1, I, 0_5__sram_lcd_address_14
PIN, I, I, 0_143_L166looptop,,INV
PIN, O, O, 10T_0_5__sram_lcd_address_14
END
SYM, 18T_SYM0_5__sram_lcd_address_14, AND
PIN, I1, I, 0_93__scan_addr_14
PIN, I, I, 0_143_L166looptop
PIN, O, O, 18T_0_5__sram_lcd_address_14
END
SYM, 19T_SYM0_5__sram_lcd_address_14, AND
PIN, I1, I, 0_5__sram_lcd_address_14
PIN, I, I, 0_93__scan_addr_14
PIN, O, O, 19T_0_5__sram_lcd_address_14
END
SYM, 20T_SYM0_5__sram_lcd_address_14, AND
PIN, I1, I, 0_102_L8init
PIN, I, I, 0_93__scan_addr_14
PIN, O, O, 20T_0_5__sram_lcd_address_14
END
SYM, FFin-0_5__sram_lcd_address_14, OR
PIN, I0, I, 10T_0_5__sram_lcd_address_14
PIN, I1, I, 18T_0_5__sram_lcd_address_14
PIN, I2, I, 19T_0_5__sram_lcd_address_14
PIN, I3, I, 20T_0_5__sram_lcd_address_14
PIN, O, O, FFin-0_5__sram_lcd_address_14
END
SYM, 0_5__sram_lcd_address_14, DFF
PIN, D, I, FFin-0_5__sram_lcd_address_14
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_5__sram_lcd_address_14
END
SYM, 0_5__sram_lcd_address_15-OBUF, BUF
PIN, I, I, 0_5__sram_lcd_address_15
PIN, O, O, sram_lcd_address_v15
END
SYM, 10T_SYM0_5__sram_lcd_address_15, AND
PIN, I2, I, 0_102_L8init,,INV
PIN, I1, I, 0_5__sram_lcd_address_15
PIN, I, I, 0_143_L166looptop,,INV
PIN, O, O, 10T_0_5__sram_lcd_address_15
END
SYM, 18T_SYM0_5__sram_lcd_address_15, AND
PIN, I1, I, 0_93__scan_addr_15
PIN, I, I, 0_143_L166looptop
PIN, O, O, 18T_0_5__sram_lcd_address_15
END
SYM, 19T_SYM0_5__sram_lcd_address_15, AND
PIN, I1, I, 0_5__sram_lcd_address_15
PIN, I, I, 0_93__scan_addr_15
PIN, O, O, 19T_0_5__sram_lcd_address_15
END
SYM, 20T_SYM0_5__sram_lcd_address_15, AND
PIN, I1, I, 0_102_L8init
PIN, I, I, 0_93__scan_addr_15
PIN, O, O, 20T_0_5__sram_lcd_address_15
END
SYM, FFin-0_5__sram_lcd_address_15, OR
PIN, I0, I, 10T_0_5__sram_lcd_address_15
PIN, I1, I, 18T_0_5__sram_lcd_address_15
PIN, I2, I, 19T_0_5__sram_lcd_address_15
PIN, I3, I, 20T_0_5__sram_lcd_address_15
PIN, O, O, FFin-0_5__sram_lcd_address_15
END
SYM, 0_5__sram_lcd_address_15, DFF
PIN, D, I, FFin-0_5__sram_lcd_address_15
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_5__sram_lcd_address_15
END
SYM, 0_5__sram_lcd_address_16-OBUF, BUF
PIN, I, I, 0_5__sram_lcd_address_16
PIN, O, O, sram_lcd_address_v16
END
SYM, 10T_SYM0_5__sram_lcd_address_16, AND
PIN, I2, I, 0_102_L8init,,INV
PIN, I1, I, 0_5__sram_lcd_address_16
PIN, I, I, 0_143_L166looptop,,INV
PIN, O, O, 10T_0_5__sram_lcd_address_16
END
SYM, 18T_SYM0_5__sram_lcd_address_16, AND
PIN, I1, I, 0_93__scan_addr_16
PIN, I, I, 0_143_L166looptop
PIN, O, O, 18T_0_5__sram_lcd_address_16
END
SYM, 19T_SYM0_5__sram_lcd_address_16, AND
PIN, I1, I, 0_5__sram_lcd_address_16
PIN, I, I, 0_93__scan_addr_16
PIN, O, O, 19T_0_5__sram_lcd_address_16
END
SYM, 20T_SYM0_5__sram_lcd_address_16, AND
PIN, I1, I, 0_102_L8init
PIN, I, I, 0_93__scan_addr_16
PIN, O, O, 20T_0_5__sram_lcd_address_16
END
SYM, FFin-0_5__sram_lcd_address_16, OR
PIN, I0, I, 10T_0_5__sram_lcd_address_16
PIN, I1, I, 18T_0_5__sram_lcd_address_16
PIN, I2, I, 19T_0_5__sram_lcd_address_16
PIN, I3, I, 20T_0_5__sram_lcd_address_16
PIN, O, O, FFin-0_5__sram_lcd_address_16
END
SYM, 0_5__sram_lcd_address_16, DFF
PIN, D, I, FFin-0_5__sram_lcd_address_16
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_5__sram_lcd_address_16
END
SYM, 0_7__sram_tolcd_0, BUF
PIN, I, I, sram_tolcd_v0
PIN, O, O, 0_7__sram_tolcd_0
END
SYM, 0_7__sram_tolcd_1, BUF
PIN, I, I, sram_tolcd_v1
PIN, O, O, 0_7__sram_tolcd_1
END
SYM, 0_7__sram_tolcd_2, BUF
PIN, I, I, sram_tolcd_v2
PIN, O, O, 0_7__sram_tolcd_2
END
SYM, 0_7__sram_tolcd_3, BUF
PIN, I, I, sram_tolcd_v3
PIN, O, O, 0_7__sram_tolcd_3
END
SYM, 0_7__sram_tolcd_4, BUF
PIN, I, I, sram_tolcd_v4
PIN, O, O, 0_7__sram_tolcd_4
END
SYM, 0_7__sram_tolcd_5, BUF
PIN, I, I, sram_tolcd_v5
PIN, O, O, 0_7__sram_tolcd_5
END
SYM, 0_7__sram_tolcd_6, BUF
PIN, I, I, sram_tolcd_v6
PIN, O, O, 0_7__sram_tolcd_6
END
SYM, 0_7__sram_tolcd_7, BUF
PIN, I, I, sram_tolcd_v7
PIN, O, O, 0_7__sram_tolcd_7
END
SYM, 0_7__sram_tolcd_8, BUF
PIN, I, I, sram_tolcd_v8
PIN, O, O, 0_7__sram_tolcd_8
END
SYM, 0_7__sram_tolcd_9, BUF
PIN, I, I, sram_tolcd_v9
PIN, O, O, 0_7__sram_tolcd_9
END
SYM, 0_7__sram_tolcd_10, BUF
PIN, I, I, sram_tolcd_v10
PIN, O, O, 0_7__sram_tolcd_10
END
SYM, 0_7__sram_tolcd_11, BUF
PIN, I, I, sram_tolcd_v11
PIN, O, O, 0_7__sram_tolcd_11
END
SYM, 0_7__sram_tolcd_12, BUF
PIN, I, I, sram_tolcd_v12
PIN, O, O, 0_7__sram_tolcd_12
END
SYM, 0_7__sram_tolcd_13, BUF
PIN, I, I, sram_tolcd_v13
PIN, O, O, 0_7__sram_tolcd_13
END
SYM, 0_7__sram_tolcd_14, BUF
PIN, I, I, sram_tolcd_v14
PIN, O, O, 0_7__sram_tolcd_14
END
SYM, 0_7__sram_tolcd_15, BUF
PIN, I, I, sram_tolcd_v15
PIN, O, O, 0_7__sram_tolcd_15
END
SYM, 0_7__sram_tolcd_16, BUF
PIN, I, I, sram_tolcd_v16
PIN, O, O, 0_7__sram_tolcd_16
END
SYM, 0_7__sram_tolcd_17, BUF
PIN, I, I, sram_tolcd_v17
PIN, O, O, 0_7__sram_tolcd_17
END
SYM, 0_7__sram_tolcd_18, BUF
PIN, I, I, sram_tolcd_v18
PIN, O, O, 0_7__sram_tolcd_18
END
SYM, 0_7__sram_tolcd_19, BUF
PIN, I, I, sram_tolcd_v19
PIN, O, O, 0_7__sram_tolcd_19
END
SYM, 0_7__sram_tolcd_20, BUF
PIN, I, I, sram_tolcd_v20
PIN, O, O, 0_7__sram_tolcd_20
END
SYM, 0_7__sram_tolcd_21, BUF
PIN, I, I, sram_tolcd_v21
PIN, O, O, 0_7__sram_tolcd_21
END
SYM, 0_7__sram_tolcd_22, BUF
PIN, I, I, sram_tolcd_v22
PIN, O, O, 0_7__sram_tolcd_22
END
SYM, 0_7__sram_tolcd_23, BUF
PIN, I, I, sram_tolcd_v23
PIN, O, O, 0_7__sram_tolcd_23
END
SYM, 0_7__sram_tolcd_24, BUF
PIN, I, I, sram_tolcd_v24
PIN, O, O, 0_7__sram_tolcd_24
END
SYM, 0_7__sram_tolcd_25, BUF
PIN, I, I, sram_tolcd_v25
PIN, O, O, 0_7__sram_tolcd_25
END
SYM, 0_7__sram_tolcd_26, BUF
PIN, I, I, sram_tolcd_v26
PIN, O, O, 0_7__sram_tolcd_26
END
SYM, 0_7__sram_tolcd_27, BUF
PIN, I, I, sram_tolcd_v27
PIN, O, O, 0_7__sram_tolcd_27
END
SYM, 0_7__sram_tolcd_28, BUF
PIN, I, I, sram_tolcd_v28
PIN, O, O, 0_7__sram_tolcd_28
END
SYM, 0_7__sram_tolcd_29, BUF
PIN, I, I, sram_tolcd_v29
PIN, O, O, 0_7__sram_tolcd_29
END
SYM, 0_7__sram_tolcd_30, BUF
PIN, I, I, sram_tolcd_v30
PIN, O, O, 0_7__sram_tolcd_30
END
SYM, 0_7__sram_tolcd_31, BUF
PIN, I, I, sram_tolcd_v31
PIN, O, O, 0_7__sram_tolcd_31
END
SYM, 0_9__sram_lcd_request-OBUF, BUF
PIN, I, I, 0_9__sram_lcd_request
PIN, O, O, sram_lcd_request
END
SYM, 16T_SYM0_9__sram_lcd_request, BUF
PIN, I, I, 0_340_L1927word_1
PIN, O, O, 16T_0_9__sram_lcd_request
END
SYM, 17T_SYM0_9__sram_lcd_request, BUF
PIN, I, I, 0_143_L166looptop
PIN, O, O, 17T_0_9__sram_lcd_request
END
SYM, 18T_SYM0_9__sram_lcd_request, BUF
PIN, I, I, 0_102_L8init
PIN, O, O, 18T_0_9__sram_lcd_request
END
SYM, FFin-0_9__sram_lcd_request, OR
PIN, I0, I, 16T_0_9__sram_lcd_request
PIN, I1, I, 17T_0_9__sram_lcd_request
PIN, I2, I, 18T_0_9__sram_lcd_request
PIN, O, O, FFin-0_9__sram_lcd_request
END
SYM, 0_9__sram_lcd_request, DFF
PIN, D, I, FFin-0_9__sram_lcd_request
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_9__sram_lcd_request
END
SYM, 0_10__sram_lcd_done, BUF
PIN, I, I, sram_lcd_done
PIN, O, O, 0_10__sram_lcd_done
END
SYM, FFin-0_93__scan_addr_0, BUF
PIN, I, I, GND
PIN, O, O, FFin-0_93__scan_addr_0
END
SYM, 0_93__scan_addr_0, DFF
PIN, D, I, FFin-0_93__scan_addr_0
PIN, C, I, CLK
PIN, CE, I, 0_215_L669init
PIN, Q, O, 0_93__scan_addr_0
END
SYM, FFin-0_93__scan_addr_1, BUF
PIN, I, I, GND
PIN, O, O, FFin-0_93__scan_addr_1
END
SYM, 0_93__scan_addr_1, DFF
PIN, D, I, FFin-0_93__scan_addr_1
PIN, C, I, CLK
PIN, CE, I, 0_215_L669init
PIN, Q, O, 0_93__scan_addr_1
END
SYM, 3T_SYM0_93__scan_addr_2, BUF
PIN, I, I, 0_340_L1946word_1
PIN, O, O, 3T_0_93__scan_addr_2
END
SYM, 4T_SYM0_93__scan_addr_2, BUF
PIN, I, I, 0_340_L1950tree2_0
PIN, O, O, 4T_0_93__scan_addr_2
END
SYM, FFin-0_93__scan_addr_2, OR
PIN, I0, I, 3T_0_93__scan_addr_2
PIN, I1, I, 4T_0_93__scan_addr_2
PIN, O, O, FFin-0_93__scan_addr_2
END
SYM, 0_93__scan_addr_2, DFF
PIN, D, I, FFin-0_93__scan_addr_2
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_93__scan_addr_2
END
SYM, 3T_SYM0_93__scan_addr_3, BUF
PIN, I, I, 0_340_L1966word_1
PIN, O, O, 3T_0_93__scan_addr_3
END
SYM, 4T_SYM0_93__scan_addr_3, BUF
PIN, I, I, 0_340_L1970tree2_0
PIN, O, O, 4T_0_93__scan_addr_3
END
SYM, FFin-0_93__scan_addr_3, OR
PIN, I0, I, 3T_0_93__scan_addr_3
PIN, I1, I, 4T_0_93__scan_addr_3
PIN, O, O, FFin-0_93__scan_addr_3
END
SYM, 0_93__scan_addr_3, DFF
PIN, D, I, FFin-0_93__scan_addr_3
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_93__scan_addr_3
END
SYM, 61T_SYM0_93__scan_addr_4, BUF
PIN, I, I, 0_340_L1986word_3
PIN, O, O, 61T_0_93__scan_addr_4
END
SYM, 62T_SYM0_93__scan_addr_4, BUF
PIN, I, I, 0_340_L1986word_2
PIN, O, O, 62T_0_93__scan_addr_4
END
SYM, 63T_SYM0_93__scan_addr_4, BUF
PIN, I, I, 0_340_L1986word_1
PIN, O, O, 63T_0_93__scan_addr_4
END
SYM, 64T_SYM0_93__scan_addr_4, BUF
PIN, I, I, 0_340_L1990tree2_0
PIN, O, O, 64T_0_93__scan_addr_4
END
SYM, FFin-0_93__scan_addr_4, OR
PIN, I0, I, 61T_0_93__scan_addr_4
PIN, I1, I, 62T_0_93__scan_addr_4
PIN, I2, I, 63T_0_93__scan_addr_4
PIN, I3, I, 64T_0_93__scan_addr_4
PIN, O, O, FFin-0_93__scan_addr_4
END
SYM, 0_93__scan_addr_4, DFF
PIN, D, I, FFin-0_93__scan_addr_4
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_93__scan_addr_4
END
SYM, 3T_SYM0_93__scan_addr_5, BUF
PIN, I, I, 0_340_L2006word_1
PIN, O, O, 3T_0_93__scan_addr_5
END
SYM, 4T_SYM0_93__scan_addr_5, BUF
PIN, I, I, 0_340_L2010tree2_0
PIN, O, O, 4T_0_93__scan_addr_5
END
SYM, FFin-0_93__scan_addr_5, OR
PIN, I0, I, 3T_0_93__scan_addr_5
PIN, I1, I, 4T_0_93__scan_addr_5
PIN, O, O, FFin-0_93__scan_addr_5
END
SYM, 0_93__scan_addr_5, DFF
PIN, D, I, FFin-0_93__scan_addr_5
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_93__scan_addr_5
END
SYM, 16T_SYM0_93__scan_addr_6, BUF
PIN, I, I, 0_340_L2026word_2
PIN, O, O, 16T_0_93__scan_addr_6
END
SYM, 17T_SYM0_93__scan_addr_6, BUF
PIN, I, I, 0_340_L2026word_1
PIN, O, O, 17T_0_93__scan_addr_6
END
SYM, 18T_SYM0_93__scan_addr_6, BUF
PIN, I, I, 0_340_L2030tree2_0
PIN, O, O, 18T_0_93__scan_addr_6
END
SYM, FFin-0_93__scan_addr_6, OR
PIN, I0, I, 16T_0_93__scan_addr_6
PIN, I1, I, 17T_0_93__scan_addr_6
PIN, I2, I, 18T_0_93__scan_addr_6
PIN, O, O, FFin-0_93__scan_addr_6
END
SYM, 0_93__scan_addr_6, DFF
PIN, D, I, FFin-0_93__scan_addr_6
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_93__scan_addr_6
END
SYM, 61T_SYM0_93__scan_addr_7, BUF
PIN, I, I, 0_340_L2046word_3
PIN, O, O, 61T_0_93__scan_addr_7
END
SYM, 62T_SYM0_93__scan_addr_7, BUF
PIN, I, I, 0_340_L2046word_2
PIN, O, O, 62T_0_93__scan_addr_7
END
SYM, 63T_SYM0_93__scan_addr_7, BUF
PIN, I, I, 0_340_L2046word_1
PIN, O, O, 63T_0_93__scan_addr_7
END
SYM, 64T_SYM0_93__scan_addr_7, BUF
PIN, I, I, 0_340_L2050tree2_0
PIN, O, O, 64T_0_93__scan_addr_7
END
SYM, FFin-0_93__scan_addr_7, OR
PIN, I0, I, 61T_0_93__scan_addr_7
PIN, I1, I, 62T_0_93__scan_addr_7
PIN, I2, I, 63T_0_93__scan_addr_7
PIN, I3, I, 64T_0_93__scan_addr_7
PIN, O, O, FFin-0_93__scan_addr_7
END
SYM, 0_93__scan_addr_7, DFF
PIN, D, I, FFin-0_93__scan_addr_7
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_93__scan_addr_7
END
SYM, 3T_SYM0_93__scan_addr_8, BUF
PIN, I, I, 0_340_L2066word_1
PIN, O, O, 3T_0_93__scan_addr_8
END
SYM, 4T_SYM0_93__scan_addr_8, BUF
PIN, I, I, 0_340_L2070tree2_0
PIN, O, O, 4T_0_93__scan_addr_8
END
SYM, FFin-0_93__scan_addr_8, OR
PIN, I0, I, 3T_0_93__scan_addr_8
PIN, I1, I, 4T_0_93__scan_addr_8
PIN, O, O, FFin-0_93__scan_addr_8
END
SYM, 0_93__scan_addr_8, DFF
PIN, D, I, FFin-0_93__scan_addr_8
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_93__scan_addr_8
END
SYM, 16T_SYM0_93__scan_addr_9, BUF
PIN, I, I, 0_340_L2086word_2
PIN, O, O, 16T_0_93__scan_addr_9
END
SYM, 17T_SYM0_93__scan_addr_9, BUF
PIN, I, I, 0_340_L2086word_1
PIN, O, O, 17T_0_93__scan_addr_9
END
SYM, 18T_SYM0_93__scan_addr_9, BUF
PIN, I, I, 0_340_L2090tree2_0
PIN, O, O, 18T_0_93__scan_addr_9
END
SYM, FFin-0_93__scan_addr_9, OR
PIN, I0, I, 16T_0_93__scan_addr_9
PIN, I1, I, 17T_0_93__scan_addr_9
PIN, I2, I, 18T_0_93__scan_addr_9
PIN, O, O, FFin-0_93__scan_addr_9
END
SYM, 0_93__scan_addr_9, DFF
PIN, D, I, FFin-0_93__scan_addr_9
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_93__scan_addr_9
END
SYM, 61T_SYM0_93__scan_addr_10, BUF
PIN, I, I, 0_340_L2106word_3
PIN, O, O, 61T_0_93__scan_addr_10
END
SYM, 62T_SYM0_93__scan_addr_10, BUF
PIN, I, I, 0_340_L2106word_2
PIN, O, O, 62T_0_93__scan_addr_10
END
SYM, 63T_SYM0_93__scan_addr_10, BUF
PIN, I, I, 0_340_L2106word_1
PIN, O, O, 63T_0_93__scan_addr_10
END
SYM, 64T_SYM0_93__scan_addr_10, BUF
PIN, I, I, 0_340_L2110tree2_0
PIN, O, O, 64T_0_93__scan_addr_10
END
SYM, FFin-0_93__scan_addr_10, OR
PIN, I0, I, 61T_0_93__scan_addr_10
PIN, I1, I, 62T_0_93__scan_addr_10
PIN, I2, I, 63T_0_93__scan_addr_10
PIN, I3, I, 64T_0_93__scan_addr_10
PIN, O, O, FFin-0_93__scan_addr_10
END
SYM, 0_93__scan_addr_10, DFF
PIN, D, I, FFin-0_93__scan_addr_10
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_93__scan_addr_10
END
SYM, 3T_SYM0_93__scan_addr_11, BUF
PIN, I, I, 0_340_L2126word_1
PIN, O, O, 3T_0_93__scan_addr_11
END
SYM, 4T_SYM0_93__scan_addr_11, BUF
PIN, I, I, 0_340_L2130tree2_0
PIN, O, O, 4T_0_93__scan_addr_11
END
SYM, FFin-0_93__scan_addr_11, OR
PIN, I0, I, 3T_0_93__scan_addr_11
PIN, I1, I, 4T_0_93__scan_addr_11
PIN, O, O, FFin-0_93__scan_addr_11
END
SYM, 0_93__scan_addr_11, DFF
PIN, D, I, FFin-0_93__scan_addr_11
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_93__scan_addr_11
END
SYM, 3T_SYM0_93__scan_addr_12, BUF
PIN, I, I, 0_340_L2146word_1
PIN, O, O, 3T_0_93__scan_addr_12
END
SYM, 4T_SYM0_93__scan_addr_12, BUF
PIN, I, I, 0_340_L2150tree2_0
PIN, O, O, 4T_0_93__scan_addr_12
END
SYM, FFin-0_93__scan_addr_12, OR
PIN, I0, I, 3T_0_93__scan_addr_12
PIN, I1, I, 4T_0_93__scan_addr_12
PIN, O, O, FFin-0_93__scan_addr_12
END
SYM, 0_93__scan_addr_12, DFF
PIN, D, I, FFin-0_93__scan_addr_12
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_93__scan_addr_12
END
SYM, 3T_SYM0_93__scan_addr_13, BUF
PIN, I, I, 0_340_L2166word_1
PIN, O, O, 3T_0_93__scan_addr_13
END
SYM, 4T_SYM0_93__scan_addr_13, BUF
PIN, I, I, 0_340_L2170tree2_0
PIN, O, O, 4T_0_93__scan_addr_13
END
SYM, FFin-0_93__scan_addr_13, OR
PIN, I0, I, 3T_0_93__scan_addr_13
PIN, I1, I, 4T_0_93__scan_addr_13
PIN, O, O, FFin-0_93__scan_addr_13
END
SYM, 0_93__scan_addr_13, DFF
PIN, D, I, FFin-0_93__scan_addr_13
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_93__scan_addr_13
END
SYM, 3T_SYM0_93__scan_addr_14, BUF
PIN, I, I, 0_340_L2186word_1
PIN, O, O, 3T_0_93__scan_addr_14
END
SYM, 4T_SYM0_93__scan_addr_14, BUF
PIN, I, I, 0_340_L2190tree2_0
PIN, O, O, 4T_0_93__scan_addr_14
END
SYM, FFin-0_93__scan_addr_14, OR
PIN, I0, I, 3T_0_93__scan_addr_14
PIN, I1, I, 4T_0_93__scan_addr_14
PIN, O, O, FFin-0_93__scan_addr_14
END
SYM, 0_93__scan_addr_14, DFF
PIN, D, I, FFin-0_93__scan_addr_14
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_93__scan_addr_14
END
SYM, 3T_SYM0_93__scan_addr_15, BUF
PIN, I, I, 0_340_L2206word_1
PIN, O, O, 3T_0_93__scan_addr_15
END
SYM, 4T_SYM0_93__scan_addr_15, BUF
PIN, I, I, 0_340_L2210tree2_0
PIN, O, O, 4T_0_93__scan_addr_15
END
SYM, FFin-0_93__scan_addr_15, OR
PIN, I0, I, 3T_0_93__scan_addr_15
PIN, I1, I, 4T_0_93__scan_addr_15
PIN, O, O, FFin-0_93__scan_addr_15
END
SYM, 0_93__scan_addr_15, DFF
PIN, D, I, FFin-0_93__scan_addr_15
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_93__scan_addr_15
END
SYM, 3T_SYM0_93__scan_addr_16, BUF
PIN, I, I, 0_340_L2226word_1
PIN, O, O, 3T_0_93__scan_addr_16
END
SYM, 4T_SYM0_93__scan_addr_16, BUF
PIN, I, I, 0_340_L2230tree2_0
PIN, O, O, 4T_0_93__scan_addr_16
END
SYM, FFin-0_93__scan_addr_16, OR
PIN, I0, I, 3T_0_93__scan_addr_16
PIN, I1, I, 4T_0_93__scan_addr_16
PIN, O, O, FFin-0_93__scan_addr_16
END
SYM, 0_93__scan_addr_16, DFF
PIN, D, I, FFin-0_93__scan_addr_16
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_93__scan_addr_16
END
SYM, FFin-0_102_L8init, BUF
PIN, I, I, 0_230_L701looptop
PIN, O, O, FFin-0_102_L8init
END
SYM, 0_102_L8init, DFF
PIN, D, I, FFin-0_102_L8init
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_102_L8init
END
SYM, 0_102_L10final, BUF
PIN, I, I, 0_143_L169endloop
PIN, O, O, 0_102_L10final
END
SYM, 1T_SYM0_104__stage_0, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_104__stage_0
PIN, I, I, 0_190_L457endloop,,INV
PIN, O, O, 1T_0_104__stage_0
END
SYM, 3T_SYM0_104__stage_0, AND
PIN, I1, I, 0_104__stage_0,,INV
PIN, I, I, 0_190_L457endloop
PIN, O, O, 3T_0_104__stage_0
END
SYM, FFin-0_104__stage_0, OR
PIN, I0, I, 1T_0_104__stage_0
PIN, I1, I, 3T_0_104__stage_0
PIN, O, O, FFin-0_104__stage_0
END
SYM, 0_104__stage_0, DFF
PIN, D, I, FFin-0_104__stage_0
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_104__stage_0
END
SYM, 6T_SYM0_104__stage_1, AND
PIN, I2, I, 0_104__stage_1,,INV
PIN, I1, I, 0_190_L457endloop
PIN, I, I, 0_104__stage_0,,INV
PIN, O, O, 6T_0_104__stage_1
END
SYM, 7T_SYM0_104__stage_1, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_104__stage_1
PIN, I, I, 0_190_L457endloop,,INV
PIN, O, O, 7T_0_104__stage_1
END
SYM, 8T_SYM0_104__stage_1, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_104__stage_1
PIN, I, I, 0_104__stage_0
PIN, O, O, 8T_0_104__stage_1
END
SYM, 9T_SYM0_104__stage_1, AND
PIN, I2, I, 0_104__stage_1
PIN, I1, I, 0_190_L457endloop
PIN, I, I, 0_104__stage_0
PIN, O, O, 9T_0_104__stage_1
END
SYM, FFin-0_104__stage_1, OR
PIN, I0, I, 6T_0_104__stage_1
PIN, I1, I, 7T_0_104__stage_1
PIN, I2, I, 8T_0_104__stage_1
PIN, I3, I, 9T_0_104__stage_1
PIN, O, O, FFin-0_104__stage_1
END
SYM, 0_104__stage_1, DFF
PIN, D, I, FFin-0_104__stage_1
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_104__stage_1
END
SYM, 9T_SYM0_104__stage_2, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_104__stage_2
PIN, I, I, 0_190_L457endloop,,INV
PIN, O, O, 9T_0_104__stage_2
END
SYM, 28T_SYM0_104__stage_2, BUF
PIN, I, I, 0_193_L542twoop_2
PIN, O, O, 28T_0_104__stage_2
END
SYM, FFin-0_104__stage_2, OR
PIN, I0, I, 9T_0_104__stage_2
PIN, I1, I, 28T_0_104__stage_2
PIN, O, O, FFin-0_104__stage_2
END
SYM, 0_104__stage_2, DFF
PIN, D, I, FFin-0_104__stage_2
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_104__stage_2
END
SYM, 24T_SYM0_104__stage_3, AND
PIN, I1, I, 0_190_L457endloop
PIN, I, I, T0_193L543_0_104__stage_3
PIN, O, O, 24T_0_104__stage_3
END
SYM, 25T_SYM0_104__stage_3, AND
PIN, I1, I, 0_143_L166looptop
PIN, I, I, 0_190_L457endloop,,INV
PIN, O, O, 25T_0_104__stage_3
END
SYM, 26T_SYM0_104__stage_3, AND
PIN, I1, I, 0_143_L166looptop
PIN, I, I, T0_193L543_0_104__stage_3
PIN, O, O, 26T_0_104__stage_3
END
SYM, 27T_SYM0_104__stage_3, AND
PIN, I1, I, 0_104__stage_3
PIN, I, I, 0_190_L457endloop,,INV
PIN, O, O, 27T_0_104__stage_3
END
SYM, 28T_SYM0_104__stage_3, AND
PIN, I1, I, 0_104__stage_3
PIN, I, I, T0_193L543_0_104__stage_3
PIN, O, O, 28T_0_104__stage_3
END
SYM, 1OR_0_104__stage_3, OR
PIN, I0, I, 24T_0_104__stage_3
PIN, I1, I, 25T_0_104__stage_3
PIN, I2, I, 26T_0_104__stage_3
PIN, I3, I, 27T_0_104__stage_3
PIN, O, O, 1OR_0_104__stage_3
END
SYM, FFin-0_104__stage_3, OR
PIN, I0, I, 1OR_0_104__stage_3
PIN, I1, I, 28T_0_104__stage_3
PIN, O, O, FFin-0_104__stage_3
END
SYM, 0_104__stage_3, DFF
PIN, D, I, FFin-0_104__stage_3
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_104__stage_3
END
SYM, FFin-0_105__column_0, BUF
PIN, I, I, GND
PIN, O, O, FFin-0_105__column_0
END
SYM, 0_105__column_0, DFF
PIN, D, I, FFin-0_105__column_0
PIN, C, I, CLK
PIN, CE, I, 0_131_L105endloop
PIN, Q, O, 0_105__column_0
END
SYM, FFin-0_105__column_1, BUF
PIN, I, I, GND
PIN, O, O, FFin-0_105__column_1
END
SYM, 0_105__column_1, DFF
PIN, D, I, FFin-0_105__column_1
PIN, C, I, CLK
PIN, CE, I, 0_131_L105endloop
PIN, Q, O, 0_105__column_1
END
SYM, FFin-0_105__column_2, BUF
PIN, I, I, GND
PIN, O, O, FFin-0_105__column_2
END
SYM, 0_105__column_2, DFF
PIN, D, I, FFin-0_105__column_2
PIN, C, I, CLK
PIN, CE, I, 0_131_L105endloop
PIN, Q, O, 0_105__column_2
END
SYM, FFin-0_105__column_3, BUF
PIN, I, I, GND
PIN, O, O, FFin-0_105__column_3
END
SYM, 0_105__column_3, DFF
PIN, D, I, FFin-0_105__column_3
PIN, C, I, CLK
PIN, CE, I, 0_131_L105endloop
PIN, Q, O, 0_105__column_3
END
SYM, FFin-0_105__column_4, BUF
PIN, I, I, GND
PIN, O, O, FFin-0_105__column_4
END
SYM, 0_105__column_4, DFF
PIN, D, I, FFin-0_105__column_4
PIN, C, I, CLK
PIN, CE, I, 0_131_L105endloop
PIN, Q, O, 0_105__column_4
END
SYM, 1T_SYM0_105__column_5, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_105__column_5
PIN, I, I, 0_143_L166looptop,,INV
PIN, O, O, 1T_0_105__column_5
END
SYM, 3T_SYM0_105__column_5, AND
PIN, I1, I, 0_105__column_5,,INV
PIN, I, I, 0_143_L166looptop
PIN, O, O, 3T_0_105__column_5
END
SYM, FFin-0_105__column_5, OR
PIN, I0, I, 1T_0_105__column_5
PIN, I1, I, 3T_0_105__column_5
PIN, O, O, FFin-0_105__column_5
END
SYM, 0_105__column_5, DFF
PIN, D, I, FFin-0_105__column_5
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_105__column_5
END
SYM, 10T_SYM0_105__column_6, AND
PIN, I2, I, 0_105__column_6,,INV
PIN, I1, I, 0_143_L166looptop
PIN, I, I, 0_105__column_5,,INV
PIN, O, O, 10T_0_105__column_6
END
SYM, 12T_SYM0_105__column_6, AND
PIN, I2, I, 0_105__column_6,,INV
PIN, I1, I, 0_131_L105endloop
PIN, I, I, 0_105__column_5,,INV
PIN, O, O, 12T_0_105__column_6
END
SYM, 22T_SYM0_105__column_6, AND
PIN, I1, I, 0_131_L105endloop
PIN, I, I, 0_143_L166looptop,,INV
PIN, O, O, 22T_0_105__column_6
END
SYM, 23T_SYM0_105__column_6, AND
PIN, I1, I, 0_105__column_6
PIN, I, I, 0_143_L166looptop,,INV
PIN, O, O, 23T_0_105__column_6
END
SYM, 24T_SYM0_105__column_6, AND
PIN, I1, I, 0_105__column_6
PIN, I, I, 0_105__column_5
PIN, O, O, 24T_0_105__column_6
END
SYM, 1OR_0_105__column_6, OR
PIN, I0, I, 10T_0_105__column_6
PIN, I1, I, 12T_0_105__column_6
PIN, I2, I, 22T_0_105__column_6
PIN, I3, I, 23T_0_105__column_6
PIN, O, O, 1OR_0_105__column_6
END
SYM, FFin-0_105__column_6, OR
PIN, I0, I, 1OR_0_105__column_6
PIN, I1, I, 24T_0_105__column_6
PIN, O, O, FFin-0_105__column_6
END
SYM, 0_105__column_6, DFF
PIN, D, I, FFin-0_105__column_6
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_105__column_6
END
SYM, 9T_SYM0_105__column_7, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_105__column_7
PIN, I, I, 0_143_L166looptop,,INV
PIN, O, O, 9T_0_105__column_7
END
SYM, 28T_SYM0_105__column_7, BUF
PIN, I, I, 0_165_L288twoop_7
PIN, O, O, 28T_0_105__column_7
END
SYM, FFin-0_105__column_7, OR
PIN, I0, I, 9T_0_105__column_7
PIN, I1, I, 28T_0_105__column_7
PIN, O, O, FFin-0_105__column_7
END
SYM, 0_105__column_7, DFF
PIN, D, I, FFin-0_105__column_7
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_105__column_7
END
SYM, 24T_SYM0_105__column_8, AND
PIN, I1, I, 0_143_L166looptop
PIN, I, I, T0_165L289_0_105__column_8
PIN, O, O, 24T_0_105__column_8
END
SYM, 25T_SYM0_105__column_8, AND
PIN, I1, I, 0_131_L105endloop
PIN, I, I, 0_143_L166looptop,,INV
PIN, O, O, 25T_0_105__column_8
END
SYM, 26T_SYM0_105__column_8, AND
PIN, I1, I, 0_131_L105endloop
PIN, I, I, T0_165L289_0_105__column_8
PIN, O, O, 26T_0_105__column_8
END
SYM, 27T_SYM0_105__column_8, AND
PIN, I1, I, 0_105__column_8
PIN, I, I, 0_143_L166looptop,,INV
PIN, O, O, 27T_0_105__column_8
END
SYM, 28T_SYM0_105__column_8, AND
PIN, I1, I, 0_105__column_8
PIN, I, I, T0_165L289_0_105__column_8
PIN, O, O, 28T_0_105__column_8
END
SYM, 1OR_0_105__column_8, OR
PIN, I0, I, 24T_0_105__column_8
PIN, I1, I, 25T_0_105__column_8
PIN, I2, I, 26T_0_105__column_8
PIN, I3, I, 27T_0_105__column_8
PIN, O, O, 1OR_0_105__column_8
END
SYM, FFin-0_105__column_8, OR
PIN, I0, I, 1OR_0_105__column_8
PIN, I1, I, 28T_0_105__column_8
PIN, O, O, FFin-0_105__column_8
END
SYM, 0_105__column_8, DFF
PIN, D, I, FFin-0_105__column_8
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_105__column_8
END
SYM, 6T_SYM0_105__column_9, AND
PIN, I2, I, 0_105__column_9,,INV
PIN, I1, I, 0_143_L166looptop
PIN, I, I, 0_148_L185car_4
PIN, O, O, 6T_0_105__column_9
END
SYM, 7T_SYM0_105__column_9, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_105__column_9
PIN, I, I, 0_143_L166looptop,,INV
PIN, O, O, 7T_0_105__column_9
END
SYM, 8T_SYM0_105__column_9, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_105__column_9
PIN, I, I, 0_148_L185car_4,,INV
PIN, O, O, 8T_0_105__column_9
END
SYM, 9T_SYM0_105__column_9, AND
PIN, I2, I, 0_105__column_9
PIN, I1, I, 0_143_L166looptop
PIN, I, I, 0_148_L185car_4,,INV
PIN, O, O, 9T_0_105__column_9
END
SYM, FFin-0_105__column_9, OR
PIN, I0, I, 6T_0_105__column_9
PIN, I1, I, 7T_0_105__column_9
PIN, I2, I, 8T_0_105__column_9
PIN, I3, I, 9T_0_105__column_9
PIN, O, O, FFin-0_105__column_9
END
SYM, 0_105__column_9, DFF
PIN, D, I, FFin-0_105__column_9
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_105__column_9
END
SYM, 4T_SYM0_106__scan_data_0, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_106__scan_data_0
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 4T_0_106__scan_data_0
END
SYM, 5T_SYM0_106__scan_data_0, AND
PIN, I2, I, 0_106__scan_data_0
PIN, I1, I, 0_106__new_scan_data_0
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 5T_0_106__scan_data_0
END
SYM, 6T_SYM0_106__scan_data_0, AND
PIN, I2, I, 0_143_L166looptop
PIN, I1, I, 0_106__new_scan_data_0
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 6T_0_106__scan_data_0
END
SYM, FFin-0_106__scan_data_0, OR
PIN, I0, I, 4T_0_106__scan_data_0
PIN, I1, I, 5T_0_106__scan_data_0
PIN, I2, I, 6T_0_106__scan_data_0
PIN, O, O, FFin-0_106__scan_data_0
END
SYM, 0_106__scan_data_0, DFF
PIN, D, I, FFin-0_106__scan_data_0
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__scan_data_0
END
SYM, 4T_SYM0_106__scan_data_1, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_106__scan_data_1
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 4T_0_106__scan_data_1
END
SYM, 5T_SYM0_106__scan_data_1, AND
PIN, I2, I, 0_106__scan_data_1
PIN, I1, I, 0_106__new_scan_data_1
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 5T_0_106__scan_data_1
END
SYM, 6T_SYM0_106__scan_data_1, AND
PIN, I2, I, 0_143_L166looptop
PIN, I1, I, 0_106__new_scan_data_1
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 6T_0_106__scan_data_1
END
SYM, FFin-0_106__scan_data_1, OR
PIN, I0, I, 4T_0_106__scan_data_1
PIN, I1, I, 5T_0_106__scan_data_1
PIN, I2, I, 6T_0_106__scan_data_1
PIN, O, O, FFin-0_106__scan_data_1
END
SYM, 0_106__scan_data_1, DFF
PIN, D, I, FFin-0_106__scan_data_1
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__scan_data_1
END
SYM, 4T_SYM0_106__scan_data_2, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_106__scan_data_2
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 4T_0_106__scan_data_2
END
SYM, 5T_SYM0_106__scan_data_2, AND
PIN, I2, I, 0_106__scan_data_2
PIN, I1, I, 0_106__new_scan_data_2
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 5T_0_106__scan_data_2
END
SYM, 6T_SYM0_106__scan_data_2, AND
PIN, I2, I, 0_143_L166looptop
PIN, I1, I, 0_106__new_scan_data_2
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 6T_0_106__scan_data_2
END
SYM, FFin-0_106__scan_data_2, OR
PIN, I0, I, 4T_0_106__scan_data_2
PIN, I1, I, 5T_0_106__scan_data_2
PIN, I2, I, 6T_0_106__scan_data_2
PIN, O, O, FFin-0_106__scan_data_2
END
SYM, 0_106__scan_data_2, DFF
PIN, D, I, FFin-0_106__scan_data_2
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__scan_data_2
END
SYM, 4T_SYM0_106__scan_data_3, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_106__scan_data_3
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 4T_0_106__scan_data_3
END
SYM, 5T_SYM0_106__scan_data_3, AND
PIN, I2, I, 0_106__scan_data_3
PIN, I1, I, 0_106__new_scan_data_3
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 5T_0_106__scan_data_3
END
SYM, 6T_SYM0_106__scan_data_3, AND
PIN, I2, I, 0_143_L166looptop
PIN, I1, I, 0_106__new_scan_data_3
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 6T_0_106__scan_data_3
END
SYM, FFin-0_106__scan_data_3, OR
PIN, I0, I, 4T_0_106__scan_data_3
PIN, I1, I, 5T_0_106__scan_data_3
PIN, I2, I, 6T_0_106__scan_data_3
PIN, O, O, FFin-0_106__scan_data_3
END
SYM, 0_106__scan_data_3, DFF
PIN, D, I, FFin-0_106__scan_data_3
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__scan_data_3
END
SYM, 5T_SYM0_106__scan_data_4, AND
PIN, I1, I, 0_106__scan_data_0
PIN, I, I, 0_165_L292looptop
PIN, O, O, 5T_0_106__scan_data_4
END
SYM, 10T_SYM0_106__scan_data_4, BUF
PIN, I, I, 0_340_L2414twoop
PIN, O, O, 10T_0_106__scan_data_4
END
SYM, FFin-0_106__scan_data_4, OR
PIN, I0, I, 5T_0_106__scan_data_4
PIN, I1, I, 10T_0_106__scan_data_4
PIN, O, O, FFin-0_106__scan_data_4
END
SYM, 0_106__scan_data_4, DFF
PIN, D, I, FFin-0_106__scan_data_4
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__scan_data_4
END
SYM, 5T_SYM0_106__scan_data_5, AND
PIN, I1, I, 0_106__scan_data_1
PIN, I, I, 0_165_L292looptop
PIN, O, O, 5T_0_106__scan_data_5
END
SYM, 10T_SYM0_106__scan_data_5, BUF
PIN, I, I, 0_340_L2424twoop
PIN, O, O, 10T_0_106__scan_data_5
END
SYM, FFin-0_106__scan_data_5, OR
PIN, I0, I, 5T_0_106__scan_data_5
PIN, I1, I, 10T_0_106__scan_data_5
PIN, O, O, FFin-0_106__scan_data_5
END
SYM, 0_106__scan_data_5, DFF
PIN, D, I, FFin-0_106__scan_data_5
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__scan_data_5
END
SYM, 5T_SYM0_106__scan_data_6, AND
PIN, I1, I, 0_106__scan_data_2
PIN, I, I, 0_165_L292looptop
PIN, O, O, 5T_0_106__scan_data_6
END
SYM, 10T_SYM0_106__scan_data_6, BUF
PIN, I, I, 0_340_L2434twoop
PIN, O, O, 10T_0_106__scan_data_6
END
SYM, FFin-0_106__scan_data_6, OR
PIN, I0, I, 5T_0_106__scan_data_6
PIN, I1, I, 10T_0_106__scan_data_6
PIN, O, O, FFin-0_106__scan_data_6
END
SYM, 0_106__scan_data_6, DFF
PIN, D, I, FFin-0_106__scan_data_6
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__scan_data_6
END
SYM, 5T_SYM0_106__scan_data_7, AND
PIN, I1, I, 0_106__scan_data_3
PIN, I, I, 0_165_L292looptop
PIN, O, O, 5T_0_106__scan_data_7
END
SYM, 10T_SYM0_106__scan_data_7, BUF
PIN, I, I, 0_340_L2444twoop
PIN, O, O, 10T_0_106__scan_data_7
END
SYM, FFin-0_106__scan_data_7, OR
PIN, I0, I, 5T_0_106__scan_data_7
PIN, I1, I, 10T_0_106__scan_data_7
PIN, O, O, FFin-0_106__scan_data_7
END
SYM, 0_106__scan_data_7, DFF
PIN, D, I, FFin-0_106__scan_data_7
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__scan_data_7
END
SYM, 5T_SYM0_106__scan_data_8, AND
PIN, I1, I, 0_106__scan_data_4
PIN, I, I, 0_165_L292looptop
PIN, O, O, 5T_0_106__scan_data_8
END
SYM, 10T_SYM0_106__scan_data_8, BUF
PIN, I, I, 0_340_L2454twoop
PIN, O, O, 10T_0_106__scan_data_8
END
SYM, FFin-0_106__scan_data_8, OR
PIN, I0, I, 5T_0_106__scan_data_8
PIN, I1, I, 10T_0_106__scan_data_8
PIN, O, O, FFin-0_106__scan_data_8
END
SYM, 0_106__scan_data_8, DFF
PIN, D, I, FFin-0_106__scan_data_8
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__scan_data_8
END
SYM, 5T_SYM0_106__scan_data_9, AND
PIN, I1, I, 0_106__scan_data_5
PIN, I, I, 0_165_L292looptop
PIN, O, O, 5T_0_106__scan_data_9
END
SYM, 10T_SYM0_106__scan_data_9, BUF
PIN, I, I, 0_340_L2464twoop
PIN, O, O, 10T_0_106__scan_data_9
END
SYM, FFin-0_106__scan_data_9, OR
PIN, I0, I, 5T_0_106__scan_data_9
PIN, I1, I, 10T_0_106__scan_data_9
PIN, O, O, FFin-0_106__scan_data_9
END
SYM, 0_106__scan_data_9, DFF
PIN, D, I, FFin-0_106__scan_data_9
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__scan_data_9
END
SYM, 5T_SYM0_106__scan_data_10, AND
PIN, I1, I, 0_106__scan_data_6
PIN, I, I, 0_165_L292looptop
PIN, O, O, 5T_0_106__scan_data_10
END
SYM, 10T_SYM0_106__scan_data_10, BUF
PIN, I, I, 0_340_L2474twoop
PIN, O, O, 10T_0_106__scan_data_10
END
SYM, FFin-0_106__scan_data_10, OR
PIN, I0, I, 5T_0_106__scan_data_10
PIN, I1, I, 10T_0_106__scan_data_10
PIN, O, O, FFin-0_106__scan_data_10
END
SYM, 0_106__scan_data_10, DFF
PIN, D, I, FFin-0_106__scan_data_10
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__scan_data_10
END
SYM, 5T_SYM0_106__scan_data_11, AND
PIN, I1, I, 0_106__scan_data_7
PIN, I, I, 0_165_L292looptop
PIN, O, O, 5T_0_106__scan_data_11
END
SYM, 10T_SYM0_106__scan_data_11, BUF
PIN, I, I, 0_340_L2484twoop
PIN, O, O, 10T_0_106__scan_data_11
END
SYM, FFin-0_106__scan_data_11, OR
PIN, I0, I, 5T_0_106__scan_data_11
PIN, I1, I, 10T_0_106__scan_data_11
PIN, O, O, FFin-0_106__scan_data_11
END
SYM, 0_106__scan_data_11, DFF
PIN, D, I, FFin-0_106__scan_data_11
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__scan_data_11
END
SYM, 5T_SYM0_106__scan_data_12, AND
PIN, I1, I, 0_106__scan_data_8
PIN, I, I, 0_165_L292looptop
PIN, O, O, 5T_0_106__scan_data_12
END
SYM, 10T_SYM0_106__scan_data_12, BUF
PIN, I, I, 0_340_L2494twoop
PIN, O, O, 10T_0_106__scan_data_12
END
SYM, FFin-0_106__scan_data_12, OR
PIN, I0, I, 5T_0_106__scan_data_12
PIN, I1, I, 10T_0_106__scan_data_12
PIN, O, O, FFin-0_106__scan_data_12
END
SYM, 0_106__scan_data_12, DFF
PIN, D, I, FFin-0_106__scan_data_12
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__scan_data_12
END
SYM, 5T_SYM0_106__scan_data_13, AND
PIN, I1, I, 0_106__scan_data_9
PIN, I, I, 0_165_L292looptop
PIN, O, O, 5T_0_106__scan_data_13
END
SYM, 10T_SYM0_106__scan_data_13, BUF
PIN, I, I, 0_340_L2504twoop
PIN, O, O, 10T_0_106__scan_data_13
END
SYM, FFin-0_106__scan_data_13, OR
PIN, I0, I, 5T_0_106__scan_data_13
PIN, I1, I, 10T_0_106__scan_data_13
PIN, O, O, FFin-0_106__scan_data_13
END
SYM, 0_106__scan_data_13, DFF
PIN, D, I, FFin-0_106__scan_data_13
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__scan_data_13
END
SYM, 5T_SYM0_106__scan_data_14, AND
PIN, I1, I, 0_106__scan_data_10
PIN, I, I, 0_165_L292looptop
PIN, O, O, 5T_0_106__scan_data_14
END
SYM, 10T_SYM0_106__scan_data_14, BUF
PIN, I, I, 0_340_L2514twoop
PIN, O, O, 10T_0_106__scan_data_14
END
SYM, FFin-0_106__scan_data_14, OR
PIN, I0, I, 5T_0_106__scan_data_14
PIN, I1, I, 10T_0_106__scan_data_14
PIN, O, O, FFin-0_106__scan_data_14
END
SYM, 0_106__scan_data_14, DFF
PIN, D, I, FFin-0_106__scan_data_14
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__scan_data_14
END
SYM, 5T_SYM0_106__scan_data_15, AND
PIN, I1, I, 0_106__scan_data_11
PIN, I, I, 0_165_L292looptop
PIN, O, O, 5T_0_106__scan_data_15
END
SYM, 10T_SYM0_106__scan_data_15, BUF
PIN, I, I, 0_340_L2524twoop
PIN, O, O, 10T_0_106__scan_data_15
END
SYM, FFin-0_106__scan_data_15, OR
PIN, I0, I, 5T_0_106__scan_data_15
PIN, I1, I, 10T_0_106__scan_data_15
PIN, O, O, FFin-0_106__scan_data_15
END
SYM, 0_106__scan_data_15, DFF
PIN, D, I, FFin-0_106__scan_data_15
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__scan_data_15
END
SYM, 5T_SYM0_106__scan_data_16, AND
PIN, I1, I, 0_106__scan_data_12
PIN, I, I, 0_165_L292looptop
PIN, O, O, 5T_0_106__scan_data_16
END
SYM, 10T_SYM0_106__scan_data_16, BUF
PIN, I, I, 0_340_L2534twoop
PIN, O, O, 10T_0_106__scan_data_16
END
SYM, FFin-0_106__scan_data_16, OR
PIN, I0, I, 5T_0_106__scan_data_16
PIN, I1, I, 10T_0_106__scan_data_16
PIN, O, O, FFin-0_106__scan_data_16
END
SYM, 0_106__scan_data_16, DFF
PIN, D, I, FFin-0_106__scan_data_16
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__scan_data_16
END
SYM, 5T_SYM0_106__scan_data_17, AND
PIN, I1, I, 0_106__scan_data_13
PIN, I, I, 0_165_L292looptop
PIN, O, O, 5T_0_106__scan_data_17
END
SYM, 10T_SYM0_106__scan_data_17, BUF
PIN, I, I, 0_340_L2544twoop
PIN, O, O, 10T_0_106__scan_data_17
END
SYM, FFin-0_106__scan_data_17, OR
PIN, I0, I, 5T_0_106__scan_data_17
PIN, I1, I, 10T_0_106__scan_data_17
PIN, O, O, FFin-0_106__scan_data_17
END
SYM, 0_106__scan_data_17, DFF
PIN, D, I, FFin-0_106__scan_data_17
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__scan_data_17
END
SYM, 5T_SYM0_106__scan_data_18, AND
PIN, I1, I, 0_106__scan_data_14
PIN, I, I, 0_165_L292looptop
PIN, O, O, 5T_0_106__scan_data_18
END
SYM, 10T_SYM0_106__scan_data_18, BUF
PIN, I, I, 0_340_L2554twoop
PIN, O, O, 10T_0_106__scan_data_18
END
SYM, FFin-0_106__scan_data_18, OR
PIN, I0, I, 5T_0_106__scan_data_18
PIN, I1, I, 10T_0_106__scan_data_18
PIN, O, O, FFin-0_106__scan_data_18
END
SYM, 0_106__scan_data_18, DFF
PIN, D, I, FFin-0_106__scan_data_18
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__scan_data_18
END
SYM, 5T_SYM0_106__scan_data_19, AND
PIN, I1, I, 0_106__scan_data_15
PIN, I, I, 0_165_L292looptop
PIN, O, O, 5T_0_106__scan_data_19
END
SYM, 10T_SYM0_106__scan_data_19, BUF
PIN, I, I, 0_340_L2564twoop
PIN, O, O, 10T_0_106__scan_data_19
END
SYM, FFin-0_106__scan_data_19, OR
PIN, I0, I, 5T_0_106__scan_data_19
PIN, I1, I, 10T_0_106__scan_data_19
PIN, O, O, FFin-0_106__scan_data_19
END
SYM, 0_106__scan_data_19, DFF
PIN, D, I, FFin-0_106__scan_data_19
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__scan_data_19
END
SYM, 5T_SYM0_106__scan_data_20, AND
PIN, I1, I, 0_106__scan_data_16
PIN, I, I, 0_165_L292looptop
PIN, O, O, 5T_0_106__scan_data_20
END
SYM, 10T_SYM0_106__scan_data_20, BUF
PIN, I, I, 0_340_L2574twoop
PIN, O, O, 10T_0_106__scan_data_20
END
SYM, FFin-0_106__scan_data_20, OR
PIN, I0, I, 5T_0_106__scan_data_20
PIN, I1, I, 10T_0_106__scan_data_20
PIN, O, O, FFin-0_106__scan_data_20
END
SYM, 0_106__scan_data_20, DFF
PIN, D, I, FFin-0_106__scan_data_20
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__scan_data_20
END
SYM, 5T_SYM0_106__scan_data_21, AND
PIN, I1, I, 0_106__scan_data_17
PIN, I, I, 0_165_L292looptop
PIN, O, O, 5T_0_106__scan_data_21
END
SYM, 10T_SYM0_106__scan_data_21, BUF
PIN, I, I, 0_340_L2584twoop
PIN, O, O, 10T_0_106__scan_data_21
END
SYM, FFin-0_106__scan_data_21, OR
PIN, I0, I, 5T_0_106__scan_data_21
PIN, I1, I, 10T_0_106__scan_data_21
PIN, O, O, FFin-0_106__scan_data_21
END
SYM, 0_106__scan_data_21, DFF
PIN, D, I, FFin-0_106__scan_data_21
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__scan_data_21
END
SYM, 5T_SYM0_106__scan_data_22, AND
PIN, I1, I, 0_106__scan_data_18
PIN, I, I, 0_165_L292looptop
PIN, O, O, 5T_0_106__scan_data_22
END
SYM, 10T_SYM0_106__scan_data_22, BUF
PIN, I, I, 0_340_L2594twoop
PIN, O, O, 10T_0_106__scan_data_22
END
SYM, FFin-0_106__scan_data_22, OR
PIN, I0, I, 5T_0_106__scan_data_22
PIN, I1, I, 10T_0_106__scan_data_22
PIN, O, O, FFin-0_106__scan_data_22
END
SYM, 0_106__scan_data_22, DFF
PIN, D, I, FFin-0_106__scan_data_22
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__scan_data_22
END
SYM, 5T_SYM0_106__scan_data_23, AND
PIN, I1, I, 0_106__scan_data_19
PIN, I, I, 0_165_L292looptop
PIN, O, O, 5T_0_106__scan_data_23
END
SYM, 10T_SYM0_106__scan_data_23, BUF
PIN, I, I, 0_340_L2604twoop
PIN, O, O, 10T_0_106__scan_data_23
END
SYM, FFin-0_106__scan_data_23, OR
PIN, I0, I, 5T_0_106__scan_data_23
PIN, I1, I, 10T_0_106__scan_data_23
PIN, O, O, FFin-0_106__scan_data_23
END
SYM, 0_106__scan_data_23, DFF
PIN, D, I, FFin-0_106__scan_data_23
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__scan_data_23
END
SYM, 5T_SYM0_106__scan_data_24, AND
PIN, I1, I, 0_106__scan_data_20
PIN, I, I, 0_165_L292looptop
PIN, O, O, 5T_0_106__scan_data_24
END
SYM, 10T_SYM0_106__scan_data_24, BUF
PIN, I, I, 0_340_L2614twoop
PIN, O, O, 10T_0_106__scan_data_24
END
SYM, FFin-0_106__scan_data_24, OR
PIN, I0, I, 5T_0_106__scan_data_24
PIN, I1, I, 10T_0_106__scan_data_24
PIN, O, O, FFin-0_106__scan_data_24
END
SYM, 0_106__scan_data_24, DFF
PIN, D, I, FFin-0_106__scan_data_24
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__scan_data_24
END
SYM, 5T_SYM0_106__scan_data_25, AND
PIN, I1, I, 0_106__scan_data_21
PIN, I, I, 0_165_L292looptop
PIN, O, O, 5T_0_106__scan_data_25
END
SYM, 10T_SYM0_106__scan_data_25, BUF
PIN, I, I, 0_340_L2624twoop
PIN, O, O, 10T_0_106__scan_data_25
END
SYM, FFin-0_106__scan_data_25, OR
PIN, I0, I, 5T_0_106__scan_data_25
PIN, I1, I, 10T_0_106__scan_data_25
PIN, O, O, FFin-0_106__scan_data_25
END
SYM, 0_106__scan_data_25, DFF
PIN, D, I, FFin-0_106__scan_data_25
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__scan_data_25
END
SYM, 5T_SYM0_106__scan_data_26, AND
PIN, I1, I, 0_106__scan_data_22
PIN, I, I, 0_165_L292looptop
PIN, O, O, 5T_0_106__scan_data_26
END
SYM, 10T_SYM0_106__scan_data_26, BUF
PIN, I, I, 0_340_L2634twoop
PIN, O, O, 10T_0_106__scan_data_26
END
SYM, FFin-0_106__scan_data_26, OR
PIN, I0, I, 5T_0_106__scan_data_26
PIN, I1, I, 10T_0_106__scan_data_26
PIN, O, O, FFin-0_106__scan_data_26
END
SYM, 0_106__scan_data_26, DFF
PIN, D, I, FFin-0_106__scan_data_26
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__scan_data_26
END
SYM, 5T_SYM0_106__scan_data_27, AND
PIN, I1, I, 0_106__scan_data_23
PIN, I, I, 0_165_L292looptop
PIN, O, O, 5T_0_106__scan_data_27
END
SYM, 10T_SYM0_106__scan_data_27, BUF
PIN, I, I, 0_340_L2644twoop
PIN, O, O, 10T_0_106__scan_data_27
END
SYM, FFin-0_106__scan_data_27, OR
PIN, I0, I, 5T_0_106__scan_data_27
PIN, I1, I, 10T_0_106__scan_data_27
PIN, O, O, FFin-0_106__scan_data_27
END
SYM, 0_106__scan_data_27, DFF
PIN, D, I, FFin-0_106__scan_data_27
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__scan_data_27
END
SYM, 5T_SYM0_106__scan_data_28, AND
PIN, I1, I, 0_106__scan_data_24
PIN, I, I, 0_165_L292looptop
PIN, O, O, 5T_0_106__scan_data_28
END
SYM, 10T_SYM0_106__scan_data_28, BUF
PIN, I, I, 0_340_L2654twoop
PIN, O, O, 10T_0_106__scan_data_28
END
SYM, FFin-0_106__scan_data_28, OR
PIN, I0, I, 5T_0_106__scan_data_28
PIN, I1, I, 10T_0_106__scan_data_28
PIN, O, O, FFin-0_106__scan_data_28
END
SYM, 0_106__scan_data_28, DFF
PIN, D, I, FFin-0_106__scan_data_28
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__scan_data_28
END
SYM, 5T_SYM0_106__scan_data_29, AND
PIN, I1, I, 0_106__scan_data_25
PIN, I, I, 0_165_L292looptop
PIN, O, O, 5T_0_106__scan_data_29
END
SYM, 10T_SYM0_106__scan_data_29, BUF
PIN, I, I, 0_340_L2664twoop
PIN, O, O, 10T_0_106__scan_data_29
END
SYM, FFin-0_106__scan_data_29, OR
PIN, I0, I, 5T_0_106__scan_data_29
PIN, I1, I, 10T_0_106__scan_data_29
PIN, O, O, FFin-0_106__scan_data_29
END
SYM, 0_106__scan_data_29, DFF
PIN, D, I, FFin-0_106__scan_data_29
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__scan_data_29
END
SYM, 5T_SYM0_106__scan_data_30, AND
PIN, I1, I, 0_106__scan_data_26
PIN, I, I, 0_165_L292looptop
PIN, O, O, 5T_0_106__scan_data_30
END
SYM, 10T_SYM0_106__scan_data_30, BUF
PIN, I, I, 0_340_L2674twoop
PIN, O, O, 10T_0_106__scan_data_30
END
SYM, FFin-0_106__scan_data_30, OR
PIN, I0, I, 5T_0_106__scan_data_30
PIN, I1, I, 10T_0_106__scan_data_30
PIN, O, O, FFin-0_106__scan_data_30
END
SYM, 0_106__scan_data_30, DFF
PIN, D, I, FFin-0_106__scan_data_30
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__scan_data_30
END
SYM, 5T_SYM0_106__scan_data_31, AND
PIN, I1, I, 0_106__scan_data_27
PIN, I, I, 0_165_L292looptop
PIN, O, O, 5T_0_106__scan_data_31
END
SYM, 10T_SYM0_106__scan_data_31, BUF
PIN, I, I, 0_340_L2684twoop
PIN, O, O, 10T_0_106__scan_data_31
END
SYM, FFin-0_106__scan_data_31, OR
PIN, I0, I, 5T_0_106__scan_data_31
PIN, I1, I, 10T_0_106__scan_data_31
PIN, O, O, FFin-0_106__scan_data_31
END
SYM, 0_106__scan_data_31, DFF
PIN, D, I, FFin-0_106__scan_data_31
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__scan_data_31
END
SYM, 10T_SYM0_106__new_scan_data_0, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_106__new_scan_data_0
PIN, I, I, 0_165_L295endloop,,INV
PIN, O, O, 10T_0_106__new_scan_data_0
END
SYM, 18T_SYM0_106__new_scan_data_0, AND
PIN, I1, I, 0_7__sram_tolcd_0
PIN, I, I, 0_165_L295endloop
PIN, O, O, 18T_0_106__new_scan_data_0
END
SYM, 19T_SYM0_106__new_scan_data_0, AND
PIN, I1, I, 0_106__new_scan_data_0
PIN, I, I, 0_7__sram_tolcd_0
PIN, O, O, 19T_0_106__new_scan_data_0
END
SYM, 20T_SYM0_106__new_scan_data_0, AND
PIN, I1, I, 0_131_L105endloop
PIN, I, I, 0_7__sram_tolcd_0
PIN, O, O, 20T_0_106__new_scan_data_0
END
SYM, FFin-0_106__new_scan_data_0, OR
PIN, I0, I, 10T_0_106__new_scan_data_0
PIN, I1, I, 18T_0_106__new_scan_data_0
PIN, I2, I, 19T_0_106__new_scan_data_0
PIN, I3, I, 20T_0_106__new_scan_data_0
PIN, O, O, FFin-0_106__new_scan_data_0
END
SYM, 0_106__new_scan_data_0, DFF
PIN, D, I, FFin-0_106__new_scan_data_0
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__new_scan_data_0
END
SYM, 10T_SYM0_106__new_scan_data_1, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_106__new_scan_data_1
PIN, I, I, 0_165_L295endloop,,INV
PIN, O, O, 10T_0_106__new_scan_data_1
END
SYM, 18T_SYM0_106__new_scan_data_1, AND
PIN, I1, I, 0_7__sram_tolcd_1
PIN, I, I, 0_165_L295endloop
PIN, O, O, 18T_0_106__new_scan_data_1
END
SYM, 19T_SYM0_106__new_scan_data_1, AND
PIN, I1, I, 0_106__new_scan_data_1
PIN, I, I, 0_7__sram_tolcd_1
PIN, O, O, 19T_0_106__new_scan_data_1
END
SYM, 20T_SYM0_106__new_scan_data_1, AND
PIN, I1, I, 0_131_L105endloop
PIN, I, I, 0_7__sram_tolcd_1
PIN, O, O, 20T_0_106__new_scan_data_1
END
SYM, FFin-0_106__new_scan_data_1, OR
PIN, I0, I, 10T_0_106__new_scan_data_1
PIN, I1, I, 18T_0_106__new_scan_data_1
PIN, I2, I, 19T_0_106__new_scan_data_1
PIN, I3, I, 20T_0_106__new_scan_data_1
PIN, O, O, FFin-0_106__new_scan_data_1
END
SYM, 0_106__new_scan_data_1, DFF
PIN, D, I, FFin-0_106__new_scan_data_1
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__new_scan_data_1
END
SYM, 10T_SYM0_106__new_scan_data_2, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_106__new_scan_data_2
PIN, I, I, 0_165_L295endloop,,INV
PIN, O, O, 10T_0_106__new_scan_data_2
END
SYM, 18T_SYM0_106__new_scan_data_2, AND
PIN, I1, I, 0_7__sram_tolcd_2
PIN, I, I, 0_165_L295endloop
PIN, O, O, 18T_0_106__new_scan_data_2
END
SYM, 19T_SYM0_106__new_scan_data_2, AND
PIN, I1, I, 0_106__new_scan_data_2
PIN, I, I, 0_7__sram_tolcd_2
PIN, O, O, 19T_0_106__new_scan_data_2
END
SYM, 20T_SYM0_106__new_scan_data_2, AND
PIN, I1, I, 0_131_L105endloop
PIN, I, I, 0_7__sram_tolcd_2
PIN, O, O, 20T_0_106__new_scan_data_2
END
SYM, FFin-0_106__new_scan_data_2, OR
PIN, I0, I, 10T_0_106__new_scan_data_2
PIN, I1, I, 18T_0_106__new_scan_data_2
PIN, I2, I, 19T_0_106__new_scan_data_2
PIN, I3, I, 20T_0_106__new_scan_data_2
PIN, O, O, FFin-0_106__new_scan_data_2
END
SYM, 0_106__new_scan_data_2, DFF
PIN, D, I, FFin-0_106__new_scan_data_2
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__new_scan_data_2
END
SYM, 10T_SYM0_106__new_scan_data_3, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_106__new_scan_data_3
PIN, I, I, 0_165_L295endloop,,INV
PIN, O, O, 10T_0_106__new_scan_data_3
END
SYM, 18T_SYM0_106__new_scan_data_3, AND
PIN, I1, I, 0_7__sram_tolcd_3
PIN, I, I, 0_165_L295endloop
PIN, O, O, 18T_0_106__new_scan_data_3
END
SYM, 19T_SYM0_106__new_scan_data_3, AND
PIN, I1, I, 0_106__new_scan_data_3
PIN, I, I, 0_7__sram_tolcd_3
PIN, O, O, 19T_0_106__new_scan_data_3
END
SYM, 20T_SYM0_106__new_scan_data_3, AND
PIN, I1, I, 0_131_L105endloop
PIN, I, I, 0_7__sram_tolcd_3
PIN, O, O, 20T_0_106__new_scan_data_3
END
SYM, FFin-0_106__new_scan_data_3, OR
PIN, I0, I, 10T_0_106__new_scan_data_3
PIN, I1, I, 18T_0_106__new_scan_data_3
PIN, I2, I, 19T_0_106__new_scan_data_3
PIN, I3, I, 20T_0_106__new_scan_data_3
PIN, O, O, FFin-0_106__new_scan_data_3
END
SYM, 0_106__new_scan_data_3, DFF
PIN, D, I, FFin-0_106__new_scan_data_3
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__new_scan_data_3
END
SYM, 10T_SYM0_106__new_scan_data_4, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_106__new_scan_data_4
PIN, I, I, 0_165_L295endloop,,INV
PIN, O, O, 10T_0_106__new_scan_data_4
END
SYM, 18T_SYM0_106__new_scan_data_4, AND
PIN, I1, I, 0_7__sram_tolcd_4
PIN, I, I, 0_165_L295endloop
PIN, O, O, 18T_0_106__new_scan_data_4
END
SYM, 19T_SYM0_106__new_scan_data_4, AND
PIN, I1, I, 0_106__new_scan_data_4
PIN, I, I, 0_7__sram_tolcd_4
PIN, O, O, 19T_0_106__new_scan_data_4
END
SYM, 20T_SYM0_106__new_scan_data_4, AND
PIN, I1, I, 0_131_L105endloop
PIN, I, I, 0_7__sram_tolcd_4
PIN, O, O, 20T_0_106__new_scan_data_4
END
SYM, FFin-0_106__new_scan_data_4, OR
PIN, I0, I, 10T_0_106__new_scan_data_4
PIN, I1, I, 18T_0_106__new_scan_data_4
PIN, I2, I, 19T_0_106__new_scan_data_4
PIN, I3, I, 20T_0_106__new_scan_data_4
PIN, O, O, FFin-0_106__new_scan_data_4
END
SYM, 0_106__new_scan_data_4, DFF
PIN, D, I, FFin-0_106__new_scan_data_4
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__new_scan_data_4
END
SYM, 10T_SYM0_106__new_scan_data_5, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_106__new_scan_data_5
PIN, I, I, 0_165_L295endloop,,INV
PIN, O, O, 10T_0_106__new_scan_data_5
END
SYM, 18T_SYM0_106__new_scan_data_5, AND
PIN, I1, I, 0_7__sram_tolcd_5
PIN, I, I, 0_165_L295endloop
PIN, O, O, 18T_0_106__new_scan_data_5
END
SYM, 19T_SYM0_106__new_scan_data_5, AND
PIN, I1, I, 0_106__new_scan_data_5
PIN, I, I, 0_7__sram_tolcd_5
PIN, O, O, 19T_0_106__new_scan_data_5
END
SYM, 20T_SYM0_106__new_scan_data_5, AND
PIN, I1, I, 0_131_L105endloop
PIN, I, I, 0_7__sram_tolcd_5
PIN, O, O, 20T_0_106__new_scan_data_5
END
SYM, FFin-0_106__new_scan_data_5, OR
PIN, I0, I, 10T_0_106__new_scan_data_5
PIN, I1, I, 18T_0_106__new_scan_data_5
PIN, I2, I, 19T_0_106__new_scan_data_5
PIN, I3, I, 20T_0_106__new_scan_data_5
PIN, O, O, FFin-0_106__new_scan_data_5
END
SYM, 0_106__new_scan_data_5, DFF
PIN, D, I, FFin-0_106__new_scan_data_5
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__new_scan_data_5
END
SYM, 10T_SYM0_106__new_scan_data_6, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_106__new_scan_data_6
PIN, I, I, 0_165_L295endloop,,INV
PIN, O, O, 10T_0_106__new_scan_data_6
END
SYM, 18T_SYM0_106__new_scan_data_6, AND
PIN, I1, I, 0_7__sram_tolcd_6
PIN, I, I, 0_165_L295endloop
PIN, O, O, 18T_0_106__new_scan_data_6
END
SYM, 19T_SYM0_106__new_scan_data_6, AND
PIN, I1, I, 0_106__new_scan_data_6
PIN, I, I, 0_7__sram_tolcd_6
PIN, O, O, 19T_0_106__new_scan_data_6
END
SYM, 20T_SYM0_106__new_scan_data_6, AND
PIN, I1, I, 0_131_L105endloop
PIN, I, I, 0_7__sram_tolcd_6
PIN, O, O, 20T_0_106__new_scan_data_6
END
SYM, FFin-0_106__new_scan_data_6, OR
PIN, I0, I, 10T_0_106__new_scan_data_6
PIN, I1, I, 18T_0_106__new_scan_data_6
PIN, I2, I, 19T_0_106__new_scan_data_6
PIN, I3, I, 20T_0_106__new_scan_data_6
PIN, O, O, FFin-0_106__new_scan_data_6
END
SYM, 0_106__new_scan_data_6, DFF
PIN, D, I, FFin-0_106__new_scan_data_6
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__new_scan_data_6
END
SYM, 10T_SYM0_106__new_scan_data_7, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_106__new_scan_data_7
PIN, I, I, 0_165_L295endloop,,INV
PIN, O, O, 10T_0_106__new_scan_data_7
END
SYM, 18T_SYM0_106__new_scan_data_7, AND
PIN, I1, I, 0_7__sram_tolcd_7
PIN, I, I, 0_165_L295endloop
PIN, O, O, 18T_0_106__new_scan_data_7
END
SYM, 19T_SYM0_106__new_scan_data_7, AND
PIN, I1, I, 0_106__new_scan_data_7
PIN, I, I, 0_7__sram_tolcd_7
PIN, O, O, 19T_0_106__new_scan_data_7
END
SYM, 20T_SYM0_106__new_scan_data_7, AND
PIN, I1, I, 0_131_L105endloop
PIN, I, I, 0_7__sram_tolcd_7
PIN, O, O, 20T_0_106__new_scan_data_7
END
SYM, FFin-0_106__new_scan_data_7, OR
PIN, I0, I, 10T_0_106__new_scan_data_7
PIN, I1, I, 18T_0_106__new_scan_data_7
PIN, I2, I, 19T_0_106__new_scan_data_7
PIN, I3, I, 20T_0_106__new_scan_data_7
PIN, O, O, FFin-0_106__new_scan_data_7
END
SYM, 0_106__new_scan_data_7, DFF
PIN, D, I, FFin-0_106__new_scan_data_7
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__new_scan_data_7
END
SYM, 10T_SYM0_106__new_scan_data_8, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_106__new_scan_data_8
PIN, I, I, 0_165_L295endloop,,INV
PIN, O, O, 10T_0_106__new_scan_data_8
END
SYM, 18T_SYM0_106__new_scan_data_8, AND
PIN, I1, I, 0_7__sram_tolcd_8
PIN, I, I, 0_165_L295endloop
PIN, O, O, 18T_0_106__new_scan_data_8
END
SYM, 19T_SYM0_106__new_scan_data_8, AND
PIN, I1, I, 0_106__new_scan_data_8
PIN, I, I, 0_7__sram_tolcd_8
PIN, O, O, 19T_0_106__new_scan_data_8
END
SYM, 20T_SYM0_106__new_scan_data_8, AND
PIN, I1, I, 0_131_L105endloop
PIN, I, I, 0_7__sram_tolcd_8
PIN, O, O, 20T_0_106__new_scan_data_8
END
SYM, FFin-0_106__new_scan_data_8, OR
PIN, I0, I, 10T_0_106__new_scan_data_8
PIN, I1, I, 18T_0_106__new_scan_data_8
PIN, I2, I, 19T_0_106__new_scan_data_8
PIN, I3, I, 20T_0_106__new_scan_data_8
PIN, O, O, FFin-0_106__new_scan_data_8
END
SYM, 0_106__new_scan_data_8, DFF
PIN, D, I, FFin-0_106__new_scan_data_8
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__new_scan_data_8
END
SYM, 10T_SYM0_106__new_scan_data_9, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_106__new_scan_data_9
PIN, I, I, 0_165_L295endloop,,INV
PIN, O, O, 10T_0_106__new_scan_data_9
END
SYM, 18T_SYM0_106__new_scan_data_9, AND
PIN, I1, I, 0_7__sram_tolcd_9
PIN, I, I, 0_165_L295endloop
PIN, O, O, 18T_0_106__new_scan_data_9
END
SYM, 19T_SYM0_106__new_scan_data_9, AND
PIN, I1, I, 0_106__new_scan_data_9
PIN, I, I, 0_7__sram_tolcd_9
PIN, O, O, 19T_0_106__new_scan_data_9
END
SYM, 20T_SYM0_106__new_scan_data_9, AND
PIN, I1, I, 0_131_L105endloop
PIN, I, I, 0_7__sram_tolcd_9
PIN, O, O, 20T_0_106__new_scan_data_9
END
SYM, FFin-0_106__new_scan_data_9, OR
PIN, I0, I, 10T_0_106__new_scan_data_9
PIN, I1, I, 18T_0_106__new_scan_data_9
PIN, I2, I, 19T_0_106__new_scan_data_9
PIN, I3, I, 20T_0_106__new_scan_data_9
PIN, O, O, FFin-0_106__new_scan_data_9
END
SYM, 0_106__new_scan_data_9, DFF
PIN, D, I, FFin-0_106__new_scan_data_9
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__new_scan_data_9
END
SYM, 10T_SYM0_106__new_scan_data_10, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_106__new_scan_data_10
PIN, I, I, 0_165_L295endloop,,INV
PIN, O, O, 10T_0_106__new_scan_data_10
END
SYM, 18T_SYM0_106__new_scan_data_10, AND
PIN, I1, I, 0_7__sram_tolcd_10
PIN, I, I, 0_165_L295endloop
PIN, O, O, 18T_0_106__new_scan_data_10
END
SYM, 19T_SYM0_106__new_scan_data_10, AND
PIN, I1, I, 0_106__new_scan_data_10
PIN, I, I, 0_7__sram_tolcd_10
PIN, O, O, 19T_0_106__new_scan_data_10
END
SYM, 20T_SYM0_106__new_scan_data_10, AND
PIN, I1, I, 0_131_L105endloop
PIN, I, I, 0_7__sram_tolcd_10
PIN, O, O, 20T_0_106__new_scan_data_10
END
SYM, FFin-0_106__new_scan_data_10, OR
PIN, I0, I, 10T_0_106__new_scan_data_10
PIN, I1, I, 18T_0_106__new_scan_data_10
PIN, I2, I, 19T_0_106__new_scan_data_10
PIN, I3, I, 20T_0_106__new_scan_data_10
PIN, O, O, FFin-0_106__new_scan_data_10
END
SYM, 0_106__new_scan_data_10, DFF
PIN, D, I, FFin-0_106__new_scan_data_10
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__new_scan_data_10
END
SYM, 10T_SYM0_106__new_scan_data_11, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_106__new_scan_data_11
PIN, I, I, 0_165_L295endloop,,INV
PIN, O, O, 10T_0_106__new_scan_data_11
END
SYM, 18T_SYM0_106__new_scan_data_11, AND
PIN, I1, I, 0_7__sram_tolcd_11
PIN, I, I, 0_165_L295endloop
PIN, O, O, 18T_0_106__new_scan_data_11
END
SYM, 19T_SYM0_106__new_scan_data_11, AND
PIN, I1, I, 0_106__new_scan_data_11
PIN, I, I, 0_7__sram_tolcd_11
PIN, O, O, 19T_0_106__new_scan_data_11
END
SYM, 20T_SYM0_106__new_scan_data_11, AND
PIN, I1, I, 0_131_L105endloop
PIN, I, I, 0_7__sram_tolcd_11
PIN, O, O, 20T_0_106__new_scan_data_11
END
SYM, FFin-0_106__new_scan_data_11, OR
PIN, I0, I, 10T_0_106__new_scan_data_11
PIN, I1, I, 18T_0_106__new_scan_data_11
PIN, I2, I, 19T_0_106__new_scan_data_11
PIN, I3, I, 20T_0_106__new_scan_data_11
PIN, O, O, FFin-0_106__new_scan_data_11
END
SYM, 0_106__new_scan_data_11, DFF
PIN, D, I, FFin-0_106__new_scan_data_11
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__new_scan_data_11
END
SYM, 10T_SYM0_106__new_scan_data_12, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_106__new_scan_data_12
PIN, I, I, 0_165_L295endloop,,INV
PIN, O, O, 10T_0_106__new_scan_data_12
END
SYM, 18T_SYM0_106__new_scan_data_12, AND
PIN, I1, I, 0_7__sram_tolcd_12
PIN, I, I, 0_165_L295endloop
PIN, O, O, 18T_0_106__new_scan_data_12
END
SYM, 19T_SYM0_106__new_scan_data_12, AND
PIN, I1, I, 0_106__new_scan_data_12
PIN, I, I, 0_7__sram_tolcd_12
PIN, O, O, 19T_0_106__new_scan_data_12
END
SYM, 20T_SYM0_106__new_scan_data_12, AND
PIN, I1, I, 0_131_L105endloop
PIN, I, I, 0_7__sram_tolcd_12
PIN, O, O, 20T_0_106__new_scan_data_12
END
SYM, FFin-0_106__new_scan_data_12, OR
PIN, I0, I, 10T_0_106__new_scan_data_12
PIN, I1, I, 18T_0_106__new_scan_data_12
PIN, I2, I, 19T_0_106__new_scan_data_12
PIN, I3, I, 20T_0_106__new_scan_data_12
PIN, O, O, FFin-0_106__new_scan_data_12
END
SYM, 0_106__new_scan_data_12, DFF
PIN, D, I, FFin-0_106__new_scan_data_12
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__new_scan_data_12
END
SYM, 10T_SYM0_106__new_scan_data_13, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_106__new_scan_data_13
PIN, I, I, 0_165_L295endloop,,INV
PIN, O, O, 10T_0_106__new_scan_data_13
END
SYM, 18T_SYM0_106__new_scan_data_13, AND
PIN, I1, I, 0_7__sram_tolcd_13
PIN, I, I, 0_165_L295endloop
PIN, O, O, 18T_0_106__new_scan_data_13
END
SYM, 19T_SYM0_106__new_scan_data_13, AND
PIN, I1, I, 0_106__new_scan_data_13
PIN, I, I, 0_7__sram_tolcd_13
PIN, O, O, 19T_0_106__new_scan_data_13
END
SYM, 20T_SYM0_106__new_scan_data_13, AND
PIN, I1, I, 0_131_L105endloop
PIN, I, I, 0_7__sram_tolcd_13
PIN, O, O, 20T_0_106__new_scan_data_13
END
SYM, FFin-0_106__new_scan_data_13, OR
PIN, I0, I, 10T_0_106__new_scan_data_13
PIN, I1, I, 18T_0_106__new_scan_data_13
PIN, I2, I, 19T_0_106__new_scan_data_13
PIN, I3, I, 20T_0_106__new_scan_data_13
PIN, O, O, FFin-0_106__new_scan_data_13
END
SYM, 0_106__new_scan_data_13, DFF
PIN, D, I, FFin-0_106__new_scan_data_13
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__new_scan_data_13
END
SYM, 10T_SYM0_106__new_scan_data_14, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_106__new_scan_data_14
PIN, I, I, 0_165_L295endloop,,INV
PIN, O, O, 10T_0_106__new_scan_data_14
END
SYM, 18T_SYM0_106__new_scan_data_14, AND
PIN, I1, I, 0_7__sram_tolcd_14
PIN, I, I, 0_165_L295endloop
PIN, O, O, 18T_0_106__new_scan_data_14
END
SYM, 19T_SYM0_106__new_scan_data_14, AND
PIN, I1, I, 0_106__new_scan_data_14
PIN, I, I, 0_7__sram_tolcd_14
PIN, O, O, 19T_0_106__new_scan_data_14
END
SYM, 20T_SYM0_106__new_scan_data_14, AND
PIN, I1, I, 0_131_L105endloop
PIN, I, I, 0_7__sram_tolcd_14
PIN, O, O, 20T_0_106__new_scan_data_14
END
SYM, FFin-0_106__new_scan_data_14, OR
PIN, I0, I, 10T_0_106__new_scan_data_14
PIN, I1, I, 18T_0_106__new_scan_data_14
PIN, I2, I, 19T_0_106__new_scan_data_14
PIN, I3, I, 20T_0_106__new_scan_data_14
PIN, O, O, FFin-0_106__new_scan_data_14
END
SYM, 0_106__new_scan_data_14, DFF
PIN, D, I, FFin-0_106__new_scan_data_14
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__new_scan_data_14
END
SYM, 10T_SYM0_106__new_scan_data_15, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_106__new_scan_data_15
PIN, I, I, 0_165_L295endloop,,INV
PIN, O, O, 10T_0_106__new_scan_data_15
END
SYM, 18T_SYM0_106__new_scan_data_15, AND
PIN, I1, I, 0_7__sram_tolcd_15
PIN, I, I, 0_165_L295endloop
PIN, O, O, 18T_0_106__new_scan_data_15
END
SYM, 19T_SYM0_106__new_scan_data_15, AND
PIN, I1, I, 0_106__new_scan_data_15
PIN, I, I, 0_7__sram_tolcd_15
PIN, O, O, 19T_0_106__new_scan_data_15
END
SYM, 20T_SYM0_106__new_scan_data_15, AND
PIN, I1, I, 0_131_L105endloop
PIN, I, I, 0_7__sram_tolcd_15
PIN, O, O, 20T_0_106__new_scan_data_15
END
SYM, FFin-0_106__new_scan_data_15, OR
PIN, I0, I, 10T_0_106__new_scan_data_15
PIN, I1, I, 18T_0_106__new_scan_data_15
PIN, I2, I, 19T_0_106__new_scan_data_15
PIN, I3, I, 20T_0_106__new_scan_data_15
PIN, O, O, FFin-0_106__new_scan_data_15
END
SYM, 0_106__new_scan_data_15, DFF
PIN, D, I, FFin-0_106__new_scan_data_15
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__new_scan_data_15
END
SYM, 10T_SYM0_106__new_scan_data_16, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_106__new_scan_data_16
PIN, I, I, 0_165_L295endloop,,INV
PIN, O, O, 10T_0_106__new_scan_data_16
END
SYM, 18T_SYM0_106__new_scan_data_16, AND
PIN, I1, I, 0_7__sram_tolcd_16
PIN, I, I, 0_165_L295endloop
PIN, O, O, 18T_0_106__new_scan_data_16
END
SYM, 19T_SYM0_106__new_scan_data_16, AND
PIN, I1, I, 0_106__new_scan_data_16
PIN, I, I, 0_7__sram_tolcd_16
PIN, O, O, 19T_0_106__new_scan_data_16
END
SYM, 20T_SYM0_106__new_scan_data_16, AND
PIN, I1, I, 0_131_L105endloop
PIN, I, I, 0_7__sram_tolcd_16
PIN, O, O, 20T_0_106__new_scan_data_16
END
SYM, FFin-0_106__new_scan_data_16, OR
PIN, I0, I, 10T_0_106__new_scan_data_16
PIN, I1, I, 18T_0_106__new_scan_data_16
PIN, I2, I, 19T_0_106__new_scan_data_16
PIN, I3, I, 20T_0_106__new_scan_data_16
PIN, O, O, FFin-0_106__new_scan_data_16
END
SYM, 0_106__new_scan_data_16, DFF
PIN, D, I, FFin-0_106__new_scan_data_16
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__new_scan_data_16
END
SYM, 10T_SYM0_106__new_scan_data_17, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_106__new_scan_data_17
PIN, I, I, 0_165_L295endloop,,INV
PIN, O, O, 10T_0_106__new_scan_data_17
END
SYM, 18T_SYM0_106__new_scan_data_17, AND
PIN, I1, I, 0_7__sram_tolcd_17
PIN, I, I, 0_165_L295endloop
PIN, O, O, 18T_0_106__new_scan_data_17
END
SYM, 19T_SYM0_106__new_scan_data_17, AND
PIN, I1, I, 0_106__new_scan_data_17
PIN, I, I, 0_7__sram_tolcd_17
PIN, O, O, 19T_0_106__new_scan_data_17
END
SYM, 20T_SYM0_106__new_scan_data_17, AND
PIN, I1, I, 0_131_L105endloop
PIN, I, I, 0_7__sram_tolcd_17
PIN, O, O, 20T_0_106__new_scan_data_17
END
SYM, FFin-0_106__new_scan_data_17, OR
PIN, I0, I, 10T_0_106__new_scan_data_17
PIN, I1, I, 18T_0_106__new_scan_data_17
PIN, I2, I, 19T_0_106__new_scan_data_17
PIN, I3, I, 20T_0_106__new_scan_data_17
PIN, O, O, FFin-0_106__new_scan_data_17
END
SYM, 0_106__new_scan_data_17, DFF
PIN, D, I, FFin-0_106__new_scan_data_17
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__new_scan_data_17
END
SYM, 10T_SYM0_106__new_scan_data_18, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_106__new_scan_data_18
PIN, I, I, 0_165_L295endloop,,INV
PIN, O, O, 10T_0_106__new_scan_data_18
END
SYM, 18T_SYM0_106__new_scan_data_18, AND
PIN, I1, I, 0_7__sram_tolcd_18
PIN, I, I, 0_165_L295endloop
PIN, O, O, 18T_0_106__new_scan_data_18
END
SYM, 19T_SYM0_106__new_scan_data_18, AND
PIN, I1, I, 0_106__new_scan_data_18
PIN, I, I, 0_7__sram_tolcd_18
PIN, O, O, 19T_0_106__new_scan_data_18
END
SYM, 20T_SYM0_106__new_scan_data_18, AND
PIN, I1, I, 0_131_L105endloop
PIN, I, I, 0_7__sram_tolcd_18
PIN, O, O, 20T_0_106__new_scan_data_18
END
SYM, FFin-0_106__new_scan_data_18, OR
PIN, I0, I, 10T_0_106__new_scan_data_18
PIN, I1, I, 18T_0_106__new_scan_data_18
PIN, I2, I, 19T_0_106__new_scan_data_18
PIN, I3, I, 20T_0_106__new_scan_data_18
PIN, O, O, FFin-0_106__new_scan_data_18
END
SYM, 0_106__new_scan_data_18, DFF
PIN, D, I, FFin-0_106__new_scan_data_18
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__new_scan_data_18
END
SYM, 10T_SYM0_106__new_scan_data_19, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_106__new_scan_data_19
PIN, I, I, 0_165_L295endloop,,INV
PIN, O, O, 10T_0_106__new_scan_data_19
END
SYM, 18T_SYM0_106__new_scan_data_19, AND
PIN, I1, I, 0_7__sram_tolcd_19
PIN, I, I, 0_165_L295endloop
PIN, O, O, 18T_0_106__new_scan_data_19
END
SYM, 19T_SYM0_106__new_scan_data_19, AND
PIN, I1, I, 0_106__new_scan_data_19
PIN, I, I, 0_7__sram_tolcd_19
PIN, O, O, 19T_0_106__new_scan_data_19
END
SYM, 20T_SYM0_106__new_scan_data_19, AND
PIN, I1, I, 0_131_L105endloop
PIN, I, I, 0_7__sram_tolcd_19
PIN, O, O, 20T_0_106__new_scan_data_19
END
SYM, FFin-0_106__new_scan_data_19, OR
PIN, I0, I, 10T_0_106__new_scan_data_19
PIN, I1, I, 18T_0_106__new_scan_data_19
PIN, I2, I, 19T_0_106__new_scan_data_19
PIN, I3, I, 20T_0_106__new_scan_data_19
PIN, O, O, FFin-0_106__new_scan_data_19
END
SYM, 0_106__new_scan_data_19, DFF
PIN, D, I, FFin-0_106__new_scan_data_19
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__new_scan_data_19
END
SYM, 10T_SYM0_106__new_scan_data_20, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_106__new_scan_data_20
PIN, I, I, 0_165_L295endloop,,INV
PIN, O, O, 10T_0_106__new_scan_data_20
END
SYM, 18T_SYM0_106__new_scan_data_20, AND
PIN, I1, I, 0_7__sram_tolcd_20
PIN, I, I, 0_165_L295endloop
PIN, O, O, 18T_0_106__new_scan_data_20
END
SYM, 19T_SYM0_106__new_scan_data_20, AND
PIN, I1, I, 0_106__new_scan_data_20
PIN, I, I, 0_7__sram_tolcd_20
PIN, O, O, 19T_0_106__new_scan_data_20
END
SYM, 20T_SYM0_106__new_scan_data_20, AND
PIN, I1, I, 0_131_L105endloop
PIN, I, I, 0_7__sram_tolcd_20
PIN, O, O, 20T_0_106__new_scan_data_20
END
SYM, FFin-0_106__new_scan_data_20, OR
PIN, I0, I, 10T_0_106__new_scan_data_20
PIN, I1, I, 18T_0_106__new_scan_data_20
PIN, I2, I, 19T_0_106__new_scan_data_20
PIN, I3, I, 20T_0_106__new_scan_data_20
PIN, O, O, FFin-0_106__new_scan_data_20
END
SYM, 0_106__new_scan_data_20, DFF
PIN, D, I, FFin-0_106__new_scan_data_20
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__new_scan_data_20
END
SYM, 10T_SYM0_106__new_scan_data_21, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_106__new_scan_data_21
PIN, I, I, 0_165_L295endloop,,INV
PIN, O, O, 10T_0_106__new_scan_data_21
END
SYM, 18T_SYM0_106__new_scan_data_21, AND
PIN, I1, I, 0_7__sram_tolcd_21
PIN, I, I, 0_165_L295endloop
PIN, O, O, 18T_0_106__new_scan_data_21
END
SYM, 19T_SYM0_106__new_scan_data_21, AND
PIN, I1, I, 0_106__new_scan_data_21
PIN, I, I, 0_7__sram_tolcd_21
PIN, O, O, 19T_0_106__new_scan_data_21
END
SYM, 20T_SYM0_106__new_scan_data_21, AND
PIN, I1, I, 0_131_L105endloop
PIN, I, I, 0_7__sram_tolcd_21
PIN, O, O, 20T_0_106__new_scan_data_21
END
SYM, FFin-0_106__new_scan_data_21, OR
PIN, I0, I, 10T_0_106__new_scan_data_21
PIN, I1, I, 18T_0_106__new_scan_data_21
PIN, I2, I, 19T_0_106__new_scan_data_21
PIN, I3, I, 20T_0_106__new_scan_data_21
PIN, O, O, FFin-0_106__new_scan_data_21
END
SYM, 0_106__new_scan_data_21, DFF
PIN, D, I, FFin-0_106__new_scan_data_21
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__new_scan_data_21
END
SYM, 10T_SYM0_106__new_scan_data_22, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_106__new_scan_data_22
PIN, I, I, 0_165_L295endloop,,INV
PIN, O, O, 10T_0_106__new_scan_data_22
END
SYM, 18T_SYM0_106__new_scan_data_22, AND
PIN, I1, I, 0_7__sram_tolcd_22
PIN, I, I, 0_165_L295endloop
PIN, O, O, 18T_0_106__new_scan_data_22
END
SYM, 19T_SYM0_106__new_scan_data_22, AND
PIN, I1, I, 0_106__new_scan_data_22
PIN, I, I, 0_7__sram_tolcd_22
PIN, O, O, 19T_0_106__new_scan_data_22
END
SYM, 20T_SYM0_106__new_scan_data_22, AND
PIN, I1, I, 0_131_L105endloop
PIN, I, I, 0_7__sram_tolcd_22
PIN, O, O, 20T_0_106__new_scan_data_22
END
SYM, FFin-0_106__new_scan_data_22, OR
PIN, I0, I, 10T_0_106__new_scan_data_22
PIN, I1, I, 18T_0_106__new_scan_data_22
PIN, I2, I, 19T_0_106__new_scan_data_22
PIN, I3, I, 20T_0_106__new_scan_data_22
PIN, O, O, FFin-0_106__new_scan_data_22
END
SYM, 0_106__new_scan_data_22, DFF
PIN, D, I, FFin-0_106__new_scan_data_22
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__new_scan_data_22
END
SYM, 10T_SYM0_106__new_scan_data_23, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_106__new_scan_data_23
PIN, I, I, 0_165_L295endloop,,INV
PIN, O, O, 10T_0_106__new_scan_data_23
END
SYM, 18T_SYM0_106__new_scan_data_23, AND
PIN, I1, I, 0_7__sram_tolcd_23
PIN, I, I, 0_165_L295endloop
PIN, O, O, 18T_0_106__new_scan_data_23
END
SYM, 19T_SYM0_106__new_scan_data_23, AND
PIN, I1, I, 0_106__new_scan_data_23
PIN, I, I, 0_7__sram_tolcd_23
PIN, O, O, 19T_0_106__new_scan_data_23
END
SYM, 20T_SYM0_106__new_scan_data_23, AND
PIN, I1, I, 0_131_L105endloop
PIN, I, I, 0_7__sram_tolcd_23
PIN, O, O, 20T_0_106__new_scan_data_23
END
SYM, FFin-0_106__new_scan_data_23, OR
PIN, I0, I, 10T_0_106__new_scan_data_23
PIN, I1, I, 18T_0_106__new_scan_data_23
PIN, I2, I, 19T_0_106__new_scan_data_23
PIN, I3, I, 20T_0_106__new_scan_data_23
PIN, O, O, FFin-0_106__new_scan_data_23
END
SYM, 0_106__new_scan_data_23, DFF
PIN, D, I, FFin-0_106__new_scan_data_23
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__new_scan_data_23
END
SYM, 10T_SYM0_106__new_scan_data_24, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_106__new_scan_data_24
PIN, I, I, 0_165_L295endloop,,INV
PIN, O, O, 10T_0_106__new_scan_data_24
END
SYM, 18T_SYM0_106__new_scan_data_24, AND
PIN, I1, I, 0_7__sram_tolcd_24
PIN, I, I, 0_165_L295endloop
PIN, O, O, 18T_0_106__new_scan_data_24
END
SYM, 19T_SYM0_106__new_scan_data_24, AND
PIN, I1, I, 0_106__new_scan_data_24
PIN, I, I, 0_7__sram_tolcd_24
PIN, O, O, 19T_0_106__new_scan_data_24
END
SYM, 20T_SYM0_106__new_scan_data_24, AND
PIN, I1, I, 0_131_L105endloop
PIN, I, I, 0_7__sram_tolcd_24
PIN, O, O, 20T_0_106__new_scan_data_24
END
SYM, FFin-0_106__new_scan_data_24, OR
PIN, I0, I, 10T_0_106__new_scan_data_24
PIN, I1, I, 18T_0_106__new_scan_data_24
PIN, I2, I, 19T_0_106__new_scan_data_24
PIN, I3, I, 20T_0_106__new_scan_data_24
PIN, O, O, FFin-0_106__new_scan_data_24
END
SYM, 0_106__new_scan_data_24, DFF
PIN, D, I, FFin-0_106__new_scan_data_24
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__new_scan_data_24
END
SYM, 10T_SYM0_106__new_scan_data_25, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_106__new_scan_data_25
PIN, I, I, 0_165_L295endloop,,INV
PIN, O, O, 10T_0_106__new_scan_data_25
END
SYM, 18T_SYM0_106__new_scan_data_25, AND
PIN, I1, I, 0_7__sram_tolcd_25
PIN, I, I, 0_165_L295endloop
PIN, O, O, 18T_0_106__new_scan_data_25
END
SYM, 19T_SYM0_106__new_scan_data_25, AND
PIN, I1, I, 0_106__new_scan_data_25
PIN, I, I, 0_7__sram_tolcd_25
PIN, O, O, 19T_0_106__new_scan_data_25
END
SYM, 20T_SYM0_106__new_scan_data_25, AND
PIN, I1, I, 0_131_L105endloop
PIN, I, I, 0_7__sram_tolcd_25
PIN, O, O, 20T_0_106__new_scan_data_25
END
SYM, FFin-0_106__new_scan_data_25, OR
PIN, I0, I, 10T_0_106__new_scan_data_25
PIN, I1, I, 18T_0_106__new_scan_data_25
PIN, I2, I, 19T_0_106__new_scan_data_25
PIN, I3, I, 20T_0_106__new_scan_data_25
PIN, O, O, FFin-0_106__new_scan_data_25
END
SYM, 0_106__new_scan_data_25, DFF
PIN, D, I, FFin-0_106__new_scan_data_25
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__new_scan_data_25
END
SYM, 10T_SYM0_106__new_scan_data_26, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_106__new_scan_data_26
PIN, I, I, 0_165_L295endloop,,INV
PIN, O, O, 10T_0_106__new_scan_data_26
END
SYM, 18T_SYM0_106__new_scan_data_26, AND
PIN, I1, I, 0_7__sram_tolcd_26
PIN, I, I, 0_165_L295endloop
PIN, O, O, 18T_0_106__new_scan_data_26
END
SYM, 19T_SYM0_106__new_scan_data_26, AND
PIN, I1, I, 0_106__new_scan_data_26
PIN, I, I, 0_7__sram_tolcd_26
PIN, O, O, 19T_0_106__new_scan_data_26
END
SYM, 20T_SYM0_106__new_scan_data_26, AND
PIN, I1, I, 0_131_L105endloop
PIN, I, I, 0_7__sram_tolcd_26
PIN, O, O, 20T_0_106__new_scan_data_26
END
SYM, FFin-0_106__new_scan_data_26, OR
PIN, I0, I, 10T_0_106__new_scan_data_26
PIN, I1, I, 18T_0_106__new_scan_data_26
PIN, I2, I, 19T_0_106__new_scan_data_26
PIN, I3, I, 20T_0_106__new_scan_data_26
PIN, O, O, FFin-0_106__new_scan_data_26
END
SYM, 0_106__new_scan_data_26, DFF
PIN, D, I, FFin-0_106__new_scan_data_26
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__new_scan_data_26
END
SYM, 10T_SYM0_106__new_scan_data_27, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_106__new_scan_data_27
PIN, I, I, 0_165_L295endloop,,INV
PIN, O, O, 10T_0_106__new_scan_data_27
END
SYM, 18T_SYM0_106__new_scan_data_27, AND
PIN, I1, I, 0_7__sram_tolcd_27
PIN, I, I, 0_165_L295endloop
PIN, O, O, 18T_0_106__new_scan_data_27
END
SYM, 19T_SYM0_106__new_scan_data_27, AND
PIN, I1, I, 0_106__new_scan_data_27
PIN, I, I, 0_7__sram_tolcd_27
PIN, O, O, 19T_0_106__new_scan_data_27
END
SYM, 20T_SYM0_106__new_scan_data_27, AND
PIN, I1, I, 0_131_L105endloop
PIN, I, I, 0_7__sram_tolcd_27
PIN, O, O, 20T_0_106__new_scan_data_27
END
SYM, FFin-0_106__new_scan_data_27, OR
PIN, I0, I, 10T_0_106__new_scan_data_27
PIN, I1, I, 18T_0_106__new_scan_data_27
PIN, I2, I, 19T_0_106__new_scan_data_27
PIN, I3, I, 20T_0_106__new_scan_data_27
PIN, O, O, FFin-0_106__new_scan_data_27
END
SYM, 0_106__new_scan_data_27, DFF
PIN, D, I, FFin-0_106__new_scan_data_27
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__new_scan_data_27
END
SYM, 10T_SYM0_106__new_scan_data_28, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_106__new_scan_data_28
PIN, I, I, 0_165_L295endloop,,INV
PIN, O, O, 10T_0_106__new_scan_data_28
END
SYM, 18T_SYM0_106__new_scan_data_28, AND
PIN, I1, I, 0_7__sram_tolcd_28
PIN, I, I, 0_165_L295endloop
PIN, O, O, 18T_0_106__new_scan_data_28
END
SYM, 19T_SYM0_106__new_scan_data_28, AND
PIN, I1, I, 0_106__new_scan_data_28
PIN, I, I, 0_7__sram_tolcd_28
PIN, O, O, 19T_0_106__new_scan_data_28
END
SYM, 20T_SYM0_106__new_scan_data_28, AND
PIN, I1, I, 0_131_L105endloop
PIN, I, I, 0_7__sram_tolcd_28
PIN, O, O, 20T_0_106__new_scan_data_28
END
SYM, FFin-0_106__new_scan_data_28, OR
PIN, I0, I, 10T_0_106__new_scan_data_28
PIN, I1, I, 18T_0_106__new_scan_data_28
PIN, I2, I, 19T_0_106__new_scan_data_28
PIN, I3, I, 20T_0_106__new_scan_data_28
PIN, O, O, FFin-0_106__new_scan_data_28
END
SYM, 0_106__new_scan_data_28, DFF
PIN, D, I, FFin-0_106__new_scan_data_28
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__new_scan_data_28
END
SYM, 10T_SYM0_106__new_scan_data_29, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_106__new_scan_data_29
PIN, I, I, 0_165_L295endloop,,INV
PIN, O, O, 10T_0_106__new_scan_data_29
END
SYM, 18T_SYM0_106__new_scan_data_29, AND
PIN, I1, I, 0_7__sram_tolcd_29
PIN, I, I, 0_165_L295endloop
PIN, O, O, 18T_0_106__new_scan_data_29
END
SYM, 19T_SYM0_106__new_scan_data_29, AND
PIN, I1, I, 0_106__new_scan_data_29
PIN, I, I, 0_7__sram_tolcd_29
PIN, O, O, 19T_0_106__new_scan_data_29
END
SYM, 20T_SYM0_106__new_scan_data_29, AND
PIN, I1, I, 0_131_L105endloop
PIN, I, I, 0_7__sram_tolcd_29
PIN, O, O, 20T_0_106__new_scan_data_29
END
SYM, FFin-0_106__new_scan_data_29, OR
PIN, I0, I, 10T_0_106__new_scan_data_29
PIN, I1, I, 18T_0_106__new_scan_data_29
PIN, I2, I, 19T_0_106__new_scan_data_29
PIN, I3, I, 20T_0_106__new_scan_data_29
PIN, O, O, FFin-0_106__new_scan_data_29
END
SYM, 0_106__new_scan_data_29, DFF
PIN, D, I, FFin-0_106__new_scan_data_29
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__new_scan_data_29
END
SYM, 10T_SYM0_106__new_scan_data_30, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_106__new_scan_data_30
PIN, I, I, 0_165_L295endloop,,INV
PIN, O, O, 10T_0_106__new_scan_data_30
END
SYM, 18T_SYM0_106__new_scan_data_30, AND
PIN, I1, I, 0_7__sram_tolcd_30
PIN, I, I, 0_165_L295endloop
PIN, O, O, 18T_0_106__new_scan_data_30
END
SYM, 19T_SYM0_106__new_scan_data_30, AND
PIN, I1, I, 0_106__new_scan_data_30
PIN, I, I, 0_7__sram_tolcd_30
PIN, O, O, 19T_0_106__new_scan_data_30
END
SYM, 20T_SYM0_106__new_scan_data_30, AND
PIN, I1, I, 0_131_L105endloop
PIN, I, I, 0_7__sram_tolcd_30
PIN, O, O, 20T_0_106__new_scan_data_30
END
SYM, FFin-0_106__new_scan_data_30, OR
PIN, I0, I, 10T_0_106__new_scan_data_30
PIN, I1, I, 18T_0_106__new_scan_data_30
PIN, I2, I, 19T_0_106__new_scan_data_30
PIN, I3, I, 20T_0_106__new_scan_data_30
PIN, O, O, FFin-0_106__new_scan_data_30
END
SYM, 0_106__new_scan_data_30, DFF
PIN, D, I, FFin-0_106__new_scan_data_30
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__new_scan_data_30
END
SYM, 10T_SYM0_106__new_scan_data_31, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_106__new_scan_data_31
PIN, I, I, 0_165_L295endloop,,INV
PIN, O, O, 10T_0_106__new_scan_data_31
END
SYM, 18T_SYM0_106__new_scan_data_31, AND
PIN, I1, I, 0_7__sram_tolcd_31
PIN, I, I, 0_165_L295endloop
PIN, O, O, 18T_0_106__new_scan_data_31
END
SYM, 19T_SYM0_106__new_scan_data_31, AND
PIN, I1, I, 0_106__new_scan_data_31
PIN, I, I, 0_7__sram_tolcd_31
PIN, O, O, 19T_0_106__new_scan_data_31
END
SYM, 20T_SYM0_106__new_scan_data_31, AND
PIN, I1, I, 0_131_L105endloop
PIN, I, I, 0_7__sram_tolcd_31
PIN, O, O, 20T_0_106__new_scan_data_31
END
SYM, FFin-0_106__new_scan_data_31, OR
PIN, I0, I, 10T_0_106__new_scan_data_31
PIN, I1, I, 18T_0_106__new_scan_data_31
PIN, I2, I, 19T_0_106__new_scan_data_31
PIN, I3, I, 20T_0_106__new_scan_data_31
PIN, O, O, FFin-0_106__new_scan_data_31
END
SYM, 0_106__new_scan_data_31, DFF
PIN, D, I, FFin-0_106__new_scan_data_31
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_106__new_scan_data_31
END
SYM, 0T_SYM0_130_L42car_6, AND
PIN, I3, I, 0_93__scan_addr_3
PIN, I2, I, 0_93__scan_addr_2
PIN, I1, I, 0_93__scan_addr_4
PIN, I, I, 0_93__scan_addr_5
PIN, O, O, 0T_0_130_L42car_6
END
SYM, SYM0_130_L42car_6, BUF
PIN, I, I, 0T_0_130_L42car_6
PIN, O, O, 0_130_L42car_6
END
SYM, 0T_SYM0_130_L42car_9, AND
PIN, I3, I, 0_130_L42car_6
PIN, I2, I, 0_93__scan_addr_6
PIN, I1, I, 0_93__scan_addr_7
PIN, I, I, 0_93__scan_addr_8
PIN, O, O, 0T_0_130_L42car_9
END
SYM, SYM0_130_L42car_9, BUF
PIN, I, I, 0T_0_130_L42car_9
PIN, O, O, 0_130_L42car_9
END
SYM, 0T_SYM0_130_L42car_10, AND
PIN, I1, I, 0_130_L42car_9
PIN, I, I, 0_93__scan_addr_9
PIN, O, O, 0T_0_130_L42car_10
END
SYM, SYM0_130_L42car_10, BUF
PIN, I, I, 0T_0_130_L42car_10
PIN, O, O, 0_130_L42car_10
END
SYM, 7T_SYM0_130_L57add_3, AND
PIN, I3, I, 0_93__scan_addr_11
PIN, I2, I, 0_93__scan_addr_10
PIN, I1, I, 0_93__scan_addr_12
PIN, I, I, 0_93__scan_addr_13,,INV
PIN, O, O, 7T_0_130_L57add_3
END
SYM, 17T_SYM0_130_L57add_3, AND
PIN, I1, I, 0_93__scan_addr_11,,INV
PIN, I, I, 0_93__scan_addr_13
PIN, O, O, 17T_0_130_L57add_3
END
SYM, 18T_SYM0_130_L57add_3, AND
PIN, I1, I, 0_93__scan_addr_10,,INV
PIN, I, I, 0_93__scan_addr_13
PIN, O, O, 18T_0_130_L57add_3
END
SYM, 19T_SYM0_130_L57add_3, AND
PIN, I1, I, 0_93__scan_addr_12,,INV
PIN, I, I, 0_93__scan_addr_13
PIN, O, O, 19T_0_130_L57add_3
END
SYM, SYM0_130_L57add_3, OR
PIN, I0, I, 7T_0_130_L57add_3
PIN, I1, I, 17T_0_130_L57add_3
PIN, I2, I, 18T_0_130_L57add_3
PIN, I3, I, 19T_0_130_L57add_3
PIN, O, O, 0_130_L57add_3
END
SYM, 7T_SYM0_130_L57add_6, AND
PIN, I3, I, 0_130_L58car_4
PIN, I2, I, 0_93__scan_addr_14
PIN, I1, I, 0_93__scan_addr_15
PIN, I, I, 0_93__scan_addr_16,,INV
PIN, O, O, 7T_0_130_L57add_6
END
SYM, 17T_SYM0_130_L57add_6, AND
PIN, I1, I, 0_130_L58car_4,,INV
PIN, I, I, 0_93__scan_addr_16
PIN, O, O, 17T_0_130_L57add_6
END
SYM, 18T_SYM0_130_L57add_6, AND
PIN, I1, I, 0_93__scan_addr_14,,INV
PIN, I, I, 0_93__scan_addr_16
PIN, O, O, 18T_0_130_L57add_6
END
SYM, 19T_SYM0_130_L57add_6, AND
PIN, I1, I, 0_93__scan_addr_15,,INV
PIN, I, I, 0_93__scan_addr_16
PIN, O, O, 19T_0_130_L57add_6
END
SYM, SYM0_130_L57add_6, OR
PIN, I0, I, 7T_0_130_L57add_6
PIN, I1, I, 17T_0_130_L57add_6
PIN, I2, I, 18T_0_130_L57add_6
PIN, I3, I, 19T_0_130_L57add_6
PIN, O, O, 0_130_L57add_6
END
SYM, 0T_SYM0_130_L58car_4, AND
PIN, I3, I, 0_93__scan_addr_11
PIN, I2, I, 0_93__scan_addr_10
PIN, I1, I, 0_93__scan_addr_12
PIN, I, I, 0_93__scan_addr_13
PIN, O, O, 0T_0_130_L58car_4
END
SYM, SYM0_130_L58car_4, BUF
PIN, I, I, 0T_0_130_L58car_4
PIN, O, O, 0_130_L58car_4
END
SYM, 7T_SYMT0_131L86_0_93__scan_addr_5, AND
PIN, I3, I, 0_93__scan_addr_3
PIN, I2, I, 0_93__scan_addr_2
PIN, I1, I, 0_93__scan_addr_4
PIN, I, I, 0_93__scan_addr_5,,INV
PIN, O, O, 7T_T0_131L86_0_93__scan_addr_5
END
SYM, 17T_SYMT0_131L86_0_93__scan_addr_5, AND
PIN, I1, I, 0_93__scan_addr_3,,INV
PIN, I, I, 0_93__scan_addr_5
PIN, O, O, 17T_T0_131L86_0_93__scan_addr_5
END
SYM, 18T_SYMT0_131L86_0_93__scan_addr_5, AND
PIN, I1, I, 0_93__scan_addr_2,,INV
PIN, I, I, 0_93__scan_addr_5
PIN, O, O, 18T_T0_131L86_0_93__scan_addr_5
END
SYM, 19T_SYMT0_131L86_0_93__scan_addr_5, AND
PIN, I1, I, 0_93__scan_addr_4,,INV
PIN, I, I, 0_93__scan_addr_5
PIN, O, O, 19T_T0_131L86_0_93__scan_addr_5
END
SYM, SYMT0_131L86_0_93__scan_addr_5, OR
PIN, I0, I, 7T_T0_131L86_0_93__scan_addr_5
PIN, I1, I, 17T_T0_131L86_0_93__scan_addr_5
PIN, I2, I, 18T_T0_131L86_0_93__scan_addr_5
PIN, I3, I, 19T_T0_131L86_0_93__scan_addr_5
PIN, O, O, T0_131L86_0_93__scan_addr_5
END
SYM, 7T_SYMT0_131L87_0_93__scan_addr_8, AND
PIN, I3, I, 0_130_L42car_6
PIN, I2, I, 0_93__scan_addr_6
PIN, I1, I, 0_93__scan_addr_7
PIN, I, I, 0_93__scan_addr_8,,INV
PIN, O, O, 7T_T0_131L87_0_93__scan_addr_8
END
SYM, 17T_SYMT0_131L87_0_93__scan_addr_8, AND
PIN, I1, I, 0_130_L42car_6,,INV
PIN, I, I, 0_93__scan_addr_8
PIN, O, O, 17T_T0_131L87_0_93__scan_addr_8
END
SYM, 18T_SYMT0_131L87_0_93__scan_addr_8, AND
PIN, I1, I, 0_93__scan_addr_6,,INV
PIN, I, I, 0_93__scan_addr_8
PIN, O, O, 18T_T0_131L87_0_93__scan_addr_8
END
SYM, 19T_SYMT0_131L87_0_93__scan_addr_8, AND
PIN, I1, I, 0_93__scan_addr_7,,INV
PIN, I, I, 0_93__scan_addr_8
PIN, O, O, 19T_T0_131L87_0_93__scan_addr_8
END
SYM, SYMT0_131L87_0_93__scan_addr_8, OR
PIN, I0, I, 7T_T0_131L87_0_93__scan_addr_8
PIN, I1, I, 17T_T0_131L87_0_93__scan_addr_8
PIN, I2, I, 18T_T0_131L87_0_93__scan_addr_8
PIN, I3, I, 19T_T0_131L87_0_93__scan_addr_8
PIN, O, O, T0_131L87_0_93__scan_addr_8
END
SYM, 0T_SYMT0_131L88_0_93__scan_addr_11, AND
PIN, I3, I, 0_93__scan_addr_11,,INV
PIN, I2, I, 0_93__scan_addr_10
PIN, I1, I, 0_130_L42car_9
PIN, I, I, 0_93__scan_addr_9
PIN, O, O, 0T_T0_131L88_0_93__scan_addr_11
END
SYM, 17T_SYMT0_131L88_0_93__scan_addr_11, AND
PIN, I1, I, 0_93__scan_addr_11
PIN, I, I, 0_93__scan_addr_10,,INV
PIN, O, O, 17T_T0_131L88_0_93__scan_addr_11
END
SYM, 18T_SYMT0_131L88_0_93__scan_addr_11, AND
PIN, I1, I, 0_93__scan_addr_11
PIN, I, I, 0_130_L42car_9,,INV
PIN, O, O, 18T_T0_131L88_0_93__scan_addr_11
END
SYM, 19T_SYMT0_131L88_0_93__scan_addr_11, AND
PIN, I1, I, 0_93__scan_addr_11
PIN, I, I, 0_93__scan_addr_9,,INV
PIN, O, O, 19T_T0_131L88_0_93__scan_addr_11
END
SYM, SYMT0_131L88_0_93__scan_addr_11, OR
PIN, I0, I, 0T_T0_131L88_0_93__scan_addr_11
PIN, I1, I, 17T_T0_131L88_0_93__scan_addr_11
PIN, I2, I, 18T_T0_131L88_0_93__scan_addr_11
PIN, I3, I, 19T_T0_131L88_0_93__scan_addr_11
PIN, O, O, T0_131L88_0_93__scan_addr_11
END
SYM, 6T_SYMT0_131L89_0_93__scan_addr_12, AND
PIN, I3, I, 0_93__scan_addr_11
PIN, I2, I, 0_93__scan_addr_10
PIN, I1, I, 0_93__scan_addr_12,,INV
PIN, I, I, 0_130_L42car_10
PIN, O, O, 6T_T0_131L89_0_93__scan_addr_12
END
SYM, 17T_SYMT0_131L89_0_93__scan_addr_12, AND
PIN, I1, I, 0_93__scan_addr_11,,INV
PIN, I, I, 0_93__scan_addr_12
PIN, O, O, 17T_T0_131L89_0_93__scan_addr_12
END
SYM, 18T_SYMT0_131L89_0_93__scan_addr_12, AND
PIN, I1, I, 0_93__scan_addr_10,,INV
PIN, I, I, 0_93__scan_addr_12
PIN, O, O, 18T_T0_131L89_0_93__scan_addr_12
END
SYM, 19T_SYMT0_131L89_0_93__scan_addr_12, AND
PIN, I1, I, 0_93__scan_addr_12
PIN, I, I, 0_130_L42car_10,,INV
PIN, O, O, 19T_T0_131L89_0_93__scan_addr_12
END
SYM, SYMT0_131L89_0_93__scan_addr_12, OR
PIN, I0, I, 6T_T0_131L89_0_93__scan_addr_12
PIN, I1, I, 17T_T0_131L89_0_93__scan_addr_12
PIN, I2, I, 18T_T0_131L89_0_93__scan_addr_12
PIN, I3, I, 19T_T0_131L89_0_93__scan_addr_12
PIN, O, O, T0_131L89_0_93__scan_addr_12
END
SYM, 17T_SYMT0_131L90_0_93__scan_addr_13, AND
PIN, I2, I, 0_130_L42car_9
PIN, I1, I, 0_93__scan_addr_9
PIN, I, I, 0_130_L57add_3
PIN, O, O, 17T_T0_131L90_0_93__scan_addr_13
END
SYM, 18T_SYMT0_131L90_0_93__scan_addr_13, AND
PIN, I1, I, 0_130_L42car_9,,INV
PIN, I, I, 0_93__scan_addr_13
PIN, O, O, 18T_T0_131L90_0_93__scan_addr_13
END
SYM, 19T_SYMT0_131L90_0_93__scan_addr_13, AND
PIN, I1, I, 0_93__scan_addr_9,,INV
PIN, I, I, 0_93__scan_addr_13
PIN, O, O, 19T_T0_131L90_0_93__scan_addr_13
END
SYM, 20T_SYMT0_131L90_0_93__scan_addr_13, AND
PIN, I1, I, 0_130_L57add_3
PIN, I, I, 0_93__scan_addr_13
PIN, O, O, 20T_T0_131L90_0_93__scan_addr_13
END
SYM, SYMT0_131L90_0_93__scan_addr_13, OR
PIN, I0, I, 17T_T0_131L90_0_93__scan_addr_13
PIN, I1, I, 18T_T0_131L90_0_93__scan_addr_13
PIN, I2, I, 19T_T0_131L90_0_93__scan_addr_13
PIN, I3, I, 20T_T0_131L90_0_93__scan_addr_13
PIN, O, O, T0_131L90_0_93__scan_addr_13
END
SYM, 4T_SYMT0_131L91_0_93__scan_addr_14, AND
PIN, I3, I, 0_130_L58car_4
PIN, I2, I, 0_93__scan_addr_14,,INV
PIN, I1, I, 0_130_L42car_9
PIN, I, I, 0_93__scan_addr_9
PIN, O, O, 4T_T0_131L91_0_93__scan_addr_14
END
SYM, 17T_SYMT0_131L91_0_93__scan_addr_14, AND
PIN, I1, I, 0_130_L58car_4,,INV
PIN, I, I, 0_93__scan_addr_14
PIN, O, O, 17T_T0_131L91_0_93__scan_addr_14
END
SYM, 18T_SYMT0_131L91_0_93__scan_addr_14, AND
PIN, I1, I, 0_93__scan_addr_14
PIN, I, I, 0_130_L42car_9,,INV
PIN, O, O, 18T_T0_131L91_0_93__scan_addr_14
END
SYM, 19T_SYMT0_131L91_0_93__scan_addr_14, AND
PIN, I1, I, 0_93__scan_addr_14
PIN, I, I, 0_93__scan_addr_9,,INV
PIN, O, O, 19T_T0_131L91_0_93__scan_addr_14
END
SYM, SYMT0_131L91_0_93__scan_addr_14, OR
PIN, I0, I, 4T_T0_131L91_0_93__scan_addr_14
PIN, I1, I, 17T_T0_131L91_0_93__scan_addr_14
PIN, I2, I, 18T_T0_131L91_0_93__scan_addr_14
PIN, I3, I, 19T_T0_131L91_0_93__scan_addr_14
PIN, O, O, T0_131L91_0_93__scan_addr_14
END
SYM, 6T_SYMT0_131L92_0_93__scan_addr_15, AND
PIN, I3, I, 0_130_L58car_4
PIN, I2, I, 0_93__scan_addr_14
PIN, I1, I, 0_93__scan_addr_15,,INV
PIN, I, I, 0_130_L42car_10
PIN, O, O, 6T_T0_131L92_0_93__scan_addr_15
END
SYM, 17T_SYMT0_131L92_0_93__scan_addr_15, AND
PIN, I1, I, 0_130_L58car_4,,INV
PIN, I, I, 0_93__scan_addr_15
PIN, O, O, 17T_T0_131L92_0_93__scan_addr_15
END
SYM, 18T_SYMT0_131L92_0_93__scan_addr_15, AND
PIN, I1, I, 0_93__scan_addr_14,,INV
PIN, I, I, 0_93__scan_addr_15
PIN, O, O, 18T_T0_131L92_0_93__scan_addr_15
END
SYM, 19T_SYMT0_131L92_0_93__scan_addr_15, AND
PIN, I1, I, 0_93__scan_addr_15
PIN, I, I, 0_130_L42car_10,,INV
PIN, O, O, 19T_T0_131L92_0_93__scan_addr_15
END
SYM, SYMT0_131L92_0_93__scan_addr_15, OR
PIN, I0, I, 6T_T0_131L92_0_93__scan_addr_15
PIN, I1, I, 17T_T0_131L92_0_93__scan_addr_15
PIN, I2, I, 18T_T0_131L92_0_93__scan_addr_15
PIN, I3, I, 19T_T0_131L92_0_93__scan_addr_15
PIN, O, O, T0_131L92_0_93__scan_addr_15
END
SYM, 17T_SYMT0_131L93_0_93__scan_addr_16, AND
PIN, I2, I, 0_130_L42car_9
PIN, I1, I, 0_93__scan_addr_9
PIN, I, I, 0_130_L57add_6
PIN, O, O, 17T_T0_131L93_0_93__scan_addr_16
END
SYM, 18T_SYMT0_131L93_0_93__scan_addr_16, AND
PIN, I1, I, 0_130_L42car_9,,INV
PIN, I, I, 0_93__scan_addr_16
PIN, O, O, 18T_T0_131L93_0_93__scan_addr_16
END
SYM, 19T_SYMT0_131L93_0_93__scan_addr_16, AND
PIN, I1, I, 0_93__scan_addr_9,,INV
PIN, I, I, 0_93__scan_addr_16
PIN, O, O, 19T_T0_131L93_0_93__scan_addr_16
END
SYM, 20T_SYMT0_131L93_0_93__scan_addr_16, AND
PIN, I1, I, 0_130_L57add_6
PIN, I, I, 0_93__scan_addr_16
PIN, O, O, 20T_T0_131L93_0_93__scan_addr_16
END
SYM, SYMT0_131L93_0_93__scan_addr_16, OR
PIN, I0, I, 17T_T0_131L93_0_93__scan_addr_16
PIN, I1, I, 18T_T0_131L93_0_93__scan_addr_16
PIN, I2, I, 19T_T0_131L93_0_93__scan_addr_16
PIN, I3, I, 20T_T0_131L93_0_93__scan_addr_16
PIN, O, O, T0_131L93_0_93__scan_addr_16
END
SYM, 3T_SYM0_131_L102looptop, AND
PIN, I1, I, 0_10__sram_lcd_done,,INV
PIN, I, I, 0_131_L102looptop
PIN, O, O, 3T_0_131_L102looptop
END
SYM, 4T_SYM0_131_L102looptop, AND
PIN, I1, I, 0_102_L8init
PIN, I, I, 0_10__sram_lcd_done,,INV
PIN, O, O, 4T_0_131_L102looptop
END
SYM, FFin-0_131_L102looptop, OR
PIN, I0, I, 3T_0_131_L102looptop
PIN, I1, I, 4T_0_131_L102looptop
PIN, O, O, FFin-0_131_L102looptop
END
SYM, 0_131_L102looptop, DFF
PIN, D, I, FFin-0_131_L102looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_131_L102looptop
END
SYM, 3T_SYM0_131_L105endloop, AND
PIN, I1, I, 0_10__sram_lcd_done
PIN, I, I, 0_131_L102looptop
PIN, O, O, 3T_0_131_L105endloop
END
SYM, 4T_SYM0_131_L105endloop, AND
PIN, I1, I, 0_102_L8init
PIN, I, I, 0_10__sram_lcd_done
PIN, O, O, 4T_0_131_L105endloop
END
SYM, FFin-0_131_L105endloop, OR
PIN, I0, I, 3T_0_131_L105endloop
PIN, I1, I, 4T_0_131_L105endloop
PIN, O, O, FFin-0_131_L105endloop
END
SYM, 0_131_L105endloop, DFF
PIN, D, I, FFin-0_131_L105endloop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_131_L105endloop
END
SYM, 3T_SYM0_143_L166looptop, BUF
PIN, I, I, 0_131_L105endloop
PIN, O, O, 3T_0_143_L166looptop
END
SYM, 4T_SYM0_143_L166looptop, BUF
PIN, I, I, 0_199_L597twoop
PIN, O, O, 4T_0_143_L166looptop
END
SYM, FFin-0_143_L166looptop, OR
PIN, I0, I, 3T_0_143_L166looptop
PIN, I1, I, 4T_0_143_L166looptop
PIN, O, O, FFin-0_143_L166looptop
END
SYM, 0_143_L166looptop, DFF
PIN, D, I, FFin-0_143_L166looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_143_L166looptop
END
SYM, 0T_SYM0_143_L169endloop, AND
PIN, I3, I, 0_199_L571tree2_0,,INV
PIN, I2, I, 0_199_L567word_1,,INV
PIN, I1, I, 0_199_L567word_2,,INV
PIN, I, I, 0_165_L295endloop
PIN, O, O, 0T_0_143_L169endloop
END
SYM, FFin-0_143_L169endloop, BUF
PIN, I, I, 0T_0_143_L169endloop
PIN, O, O, FFin-0_143_L169endloop
END
SYM, 0_143_L169endloop, DFF
PIN, D, I, FFin-0_143_L169endloop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_143_L169endloop
END
SYM, 0T_SYM0_148_L185car_4, AND
PIN, I3, I, 0_105__column_6,,INV
PIN, I2, I, 0_105__column_5,,INV
PIN, I1, I, 0_105__column_7,,INV
PIN, I, I, 0_105__column_8,,INV
PIN, O, O, 0T_0_148_L185car_4
END
SYM, SYM0_148_L185car_4, BUF
PIN, I, I, 0T_0_148_L185car_4
PIN, O, O, 0_148_L185car_4
END
SYM, 0T_SYM0_165_L288twoop_7, AND
PIN, I3, I, 0_105__column_6,,INV
PIN, I2, I, 0_105__column_5,,INV
PIN, I1, I, 0_105__column_7,,INV
PIN, I, I, 0_143_L166looptop
PIN, O, O, 0T_0_165_L288twoop_7
END
SYM, 4T_SYM0_165_L288twoop_7, AND
PIN, I2, I, 0_105__column_5
PIN, I1, I, 0_105__column_7
PIN, I, I, 0_143_L166looptop
PIN, O, O, 4T_0_165_L288twoop_7
END
SYM, 5T_SYM0_165_L288twoop_7, AND
PIN, I2, I, 0_105__column_6
PIN, I1, I, 0_105__column_7
PIN, I, I, 0_143_L166looptop
PIN, O, O, 5T_0_165_L288twoop_7
END
SYM, SYM0_165_L288twoop_7, OR
PIN, I0, I, 0T_0_165_L288twoop_7
PIN, I1, I, 4T_0_165_L288twoop_7
PIN, I2, I, 5T_0_165_L288twoop_7
PIN, O, O, 0_165_L288twoop_7
END
SYM, 0T_SYMT0_165L289_0_105__column_8, AND
PIN, I3, I, 0_105__column_6,,INV
PIN, I2, I, 0_105__column_5,,INV
PIN, I1, I, 0_105__column_7,,INV
PIN, I, I, 0_105__column_8,,INV
PIN, O, O, 0T_T0_165L289_0_105__column_8
END
SYM, 17T_SYMT0_165L289_0_105__column_8, AND
PIN, I1, I, 0_105__column_7
PIN, I, I, 0_105__column_8
PIN, O, O, 17T_T0_165L289_0_105__column_8
END
SYM, 18T_SYMT0_165L289_0_105__column_8, AND
PIN, I1, I, 0_105__column_5
PIN, I, I, 0_105__column_8
PIN, O, O, 18T_T0_165L289_0_105__column_8
END
SYM, 19T_SYMT0_165L289_0_105__column_8, AND
PIN, I1, I, 0_105__column_6
PIN, I, I, 0_105__column_8
PIN, O, O, 19T_T0_165L289_0_105__column_8
END
SYM, SYMT0_165L289_0_105__column_8, OR
PIN, I0, I, 0T_T0_165L289_0_105__column_8
PIN, I1, I, 17T_T0_165L289_0_105__column_8
PIN, I2, I, 18T_T0_165L289_0_105__column_8
PIN, I3, I, 19T_T0_165L289_0_105__column_8
PIN, O, O, T0_165L289_0_105__column_8
END
SYM, 9T_SYM0_165_L292looptop, AND
PIN, I1, I, 0_193_L539tree2
PIN, I, I, 0_190_L457endloop
PIN, O, O, 9T_0_165_L292looptop
END
SYM, 10T_SYM0_165_L292looptop, BUF
PIN, I, I, 0_143_L166looptop
PIN, O, O, 10T_0_165_L292looptop
END
SYM, FFin-0_165_L292looptop, OR
PIN, I0, I, 9T_0_165_L292looptop
PIN, I1, I, 10T_0_165_L292looptop
PIN, O, O, FFin-0_165_L292looptop
END
SYM, 0_165_L292looptop, DFF
PIN, D, I, FFin-0_165_L292looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_165_L292looptop
END
SYM, 0T_SYM0_165_L295endloop, AND
PIN, I1, I, 0_193_L552comp
PIN, I, I, 0_190_L457endloop
PIN, O, O, 0T_0_165_L295endloop
END
SYM, FFin-0_165_L295endloop, BUF
PIN, I, I, 0T_0_165_L295endloop
PIN, O, O, FFin-0_165_L295endloop
END
SYM, 0_165_L295endloop, DFF
PIN, D, I, FFin-0_165_L295endloop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_165_L295endloop
END
SYM, FFin-0_181_L326looptop, BUF
PIN, I, I, GND
PIN, O, O, FFin-0_181_L326looptop
END
SYM, 0_181_L326looptop, DFF
PIN, D, I, FFin-0_181_L326looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_181_L326looptop
END
SYM, 3T_SYM0_181_L329endloop, BUF
PIN, I, I, 0_181_L326looptop
PIN, O, O, 3T_0_181_L329endloop
END
SYM, 4T_SYM0_181_L329endloop, BUF
PIN, I, I, 0_165_L292looptop
PIN, O, O, 4T_0_181_L329endloop
END
SYM, FFin-0_181_L329endloop, OR
PIN, I0, I, 3T_0_181_L329endloop
PIN, I1, I, 4T_0_181_L329endloop
PIN, O, O, FFin-0_181_L329endloop
END
SYM, 0_181_L329endloop, DFF
PIN, D, I, FFin-0_181_L329endloop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_181_L329endloop
END
SYM, FFin-0_182_L357looptop, BUF
PIN, I, I, GND
PIN, O, O, FFin-0_182_L357looptop
END
SYM, 0_182_L357looptop, DFF
PIN, D, I, FFin-0_182_L357looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_182_L357looptop
END
SYM, 3T_SYM0_182_L360endloop, BUF
PIN, I, I, 0_182_L357looptop
PIN, O, O, 3T_0_182_L360endloop
END
SYM, 4T_SYM0_182_L360endloop, BUF
PIN, I, I, 0_181_L329endloop
PIN, O, O, 4T_0_182_L360endloop
END
SYM, FFin-0_182_L360endloop, OR
PIN, I0, I, 3T_0_182_L360endloop
PIN, I1, I, 4T_0_182_L360endloop
PIN, O, O, FFin-0_182_L360endloop
END
SYM, 0_182_L360endloop, DFF
PIN, D, I, FFin-0_182_L360endloop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_182_L360endloop
END
SYM, FFin-0_183_L388looptop, BUF
PIN, I, I, GND
PIN, O, O, FFin-0_183_L388looptop
END
SYM, 0_183_L388looptop, DFF
PIN, D, I, FFin-0_183_L388looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_183_L388looptop
END
SYM, 3T_SYM0_183_L391endloop, BUF
PIN, I, I, 0_183_L388looptop
PIN, O, O, 3T_0_183_L391endloop
END
SYM, 4T_SYM0_183_L391endloop, BUF
PIN, I, I, 0_182_L360endloop
PIN, O, O, 4T_0_183_L391endloop
END
SYM, FFin-0_183_L391endloop, OR
PIN, I0, I, 3T_0_183_L391endloop
PIN, I1, I, 4T_0_183_L391endloop
PIN, O, O, FFin-0_183_L391endloop
END
SYM, 0_183_L391endloop, DFF
PIN, D, I, FFin-0_183_L391endloop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_183_L391endloop
END
SYM, FFin-0_189_L423looptop, BUF
PIN, I, I, GND
PIN, O, O, FFin-0_189_L423looptop
END
SYM, 0_189_L423looptop, DFF
PIN, D, I, FFin-0_189_L423looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_189_L423looptop
END
SYM, 3T_SYM0_189_L426endloop, BUF
PIN, I, I, 0_189_L423looptop
PIN, O, O, 3T_0_189_L426endloop
END
SYM, 4T_SYM0_189_L426endloop, BUF
PIN, I, I, 0_183_L391endloop
PIN, O, O, 4T_0_189_L426endloop
END
SYM, FFin-0_189_L426endloop, OR
PIN, I0, I, 3T_0_189_L426endloop
PIN, I1, I, 4T_0_189_L426endloop
PIN, O, O, FFin-0_189_L426endloop
END
SYM, 0_189_L426endloop, DFF
PIN, D, I, FFin-0_189_L426endloop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_189_L426endloop
END
SYM, FFin-0_190_L454looptop, BUF
PIN, I, I, GND
PIN, O, O, FFin-0_190_L454looptop
END
SYM, 0_190_L454looptop, DFF
PIN, D, I, FFin-0_190_L454looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_190_L454looptop
END
SYM, 3T_SYM0_190_L457endloop, BUF
PIN, I, I, 0_190_L454looptop
PIN, O, O, 3T_0_190_L457endloop
END
SYM, 4T_SYM0_190_L457endloop, BUF
PIN, I, I, 0_189_L426endloop
PIN, O, O, 4T_0_190_L457endloop
END
SYM, FFin-0_190_L457endloop, OR
PIN, I0, I, 3T_0_190_L457endloop
PIN, I1, I, 4T_0_190_L457endloop
PIN, O, O, FFin-0_190_L457endloop
END
SYM, 0_190_L457endloop, DFF
PIN, D, I, FFin-0_190_L457endloop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_190_L457endloop
END
SYM, 61T_SYM0_193_L539tree2, BUF
PIN, I, I, 0_104__stage_0,,INV
PIN, O, O, 61T_0_193_L539tree2
END
SYM, 62T_SYM0_193_L539tree2, BUF
PIN, I, I, 0_104__stage_1
PIN, O, O, 62T_0_193_L539tree2
END
SYM, 63T_SYM0_193_L539tree2, BUF
PIN, I, I, 0_104__stage_2
PIN, O, O, 63T_0_193_L539tree2
END
SYM, 64T_SYM0_193_L539tree2, BUF
PIN, I, I, 0_104__stage_3
PIN, O, O, 64T_0_193_L539tree2
END
SYM, SYM0_193_L539tree2, OR
PIN, I0, I, 61T_0_193_L539tree2
PIN, I1, I, 62T_0_193_L539tree2
PIN, I2, I, 63T_0_193_L539tree2
PIN, I3, I, 64T_0_193_L539tree2
PIN, O, O, 0_193_L539tree2
END
SYM, 0T_SYM0_193_L542twoop_2, AND
PIN, I3, I, 0_104__stage_1,,INV
PIN, I2, I, 0_104__stage_0,,INV
PIN, I1, I, 0_104__stage_2,,INV
PIN, I, I, 0_190_L457endloop
PIN, O, O, 0T_0_193_L542twoop_2
END
SYM, 4T_SYM0_193_L542twoop_2, AND
PIN, I2, I, 0_104__stage_0
PIN, I1, I, 0_104__stage_2
PIN, I, I, 0_190_L457endloop
PIN, O, O, 4T_0_193_L542twoop_2
END
SYM, 5T_SYM0_193_L542twoop_2, AND
PIN, I2, I, 0_104__stage_1
PIN, I1, I, 0_104__stage_2
PIN, I, I, 0_190_L457endloop
PIN, O, O, 5T_0_193_L542twoop_2
END
SYM, SYM0_193_L542twoop_2, OR
PIN, I0, I, 0T_0_193_L542twoop_2
PIN, I1, I, 4T_0_193_L542twoop_2
PIN, I2, I, 5T_0_193_L542twoop_2
PIN, O, O, 0_193_L542twoop_2
END
SYM, 0T_SYMT0_193L543_0_104__stage_3, AND
PIN, I3, I, 0_104__stage_3,,INV
PIN, I2, I, 0_104__stage_2,,INV
PIN, I1, I, 0_104__stage_1,,INV
PIN, I, I, 0_104__stage_0,,INV
PIN, O, O, 0T_T0_193L543_0_104__stage_3
END
SYM, 17T_SYMT0_193L543_0_104__stage_3, AND
PIN, I1, I, 0_104__stage_3
PIN, I, I, 0_104__stage_0
PIN, O, O, 17T_T0_193L543_0_104__stage_3
END
SYM, 18T_SYMT0_193L543_0_104__stage_3, AND
PIN, I1, I, 0_104__stage_3
PIN, I, I, 0_104__stage_1
PIN, O, O, 18T_T0_193L543_0_104__stage_3
END
SYM, 19T_SYMT0_193L543_0_104__stage_3, AND
PIN, I1, I, 0_104__stage_3
PIN, I, I, 0_104__stage_2
PIN, O, O, 19T_T0_193L543_0_104__stage_3
END
SYM, SYMT0_193L543_0_104__stage_3, OR
PIN, I0, I, 0T_T0_193L543_0_104__stage_3
PIN, I1, I, 17T_T0_193L543_0_104__stage_3
PIN, I2, I, 18T_T0_193L543_0_104__stage_3
PIN, I3, I, 19T_T0_193L543_0_104__stage_3
PIN, O, O, T0_193L543_0_104__stage_3
END
SYM, 0T_SYM0_193_L552comp, AND
PIN, I3, I, 0_104__stage_3,,INV
PIN, I2, I, 0_104__stage_2,,INV
PIN, I1, I, 0_104__stage_1,,INV
PIN, I, I, 0_104__stage_0
PIN, O, O, 0T_0_193_L552comp
END
SYM, SYM0_193_L552comp, BUF
PIN, I, I, 0T_0_193_L552comp
PIN, O, O, 0_193_L552comp
END
SYM, 61T_SYM0_199_L567word_1, BUF
PIN, I, I, 0_105__column_7
PIN, O, O, 61T_0_199_L567word_1
END
SYM, 62T_SYM0_199_L567word_1, BUF
PIN, I, I, 0_105__column_6
PIN, O, O, 62T_0_199_L567word_1
END
SYM, 63T_SYM0_199_L567word_1, BUF
PIN, I, I, 0_105__column_5
PIN, O, O, 63T_0_199_L567word_1
END
SYM, 64T_SYM0_199_L567word_1, BUF
PIN, I, I, 0_105__column_4
PIN, O, O, 64T_0_199_L567word_1
END
SYM, SYM0_199_L567word_1, OR
PIN, I0, I, 61T_0_199_L567word_1
PIN, I1, I, 62T_0_199_L567word_1
PIN, I2, I, 63T_0_199_L567word_1
PIN, I3, I, 64T_0_199_L567word_1
PIN, O, O, 0_199_L567word_1
END
SYM, 3T_SYM0_199_L567word_2, BUF
PIN, I, I, 0_105__column_9
PIN, O, O, 3T_0_199_L567word_2
END
SYM, 4T_SYM0_199_L567word_2, BUF
PIN, I, I, 0_105__column_8
PIN, O, O, 4T_0_199_L567word_2
END
SYM, SYM0_199_L567word_2, OR
PIN, I0, I, 3T_0_199_L567word_2
PIN, I1, I, 4T_0_199_L567word_2
PIN, O, O, 0_199_L567word_2
END
SYM, 61T_SYM0_199_L571tree2_0, BUF
PIN, I, I, 0_105__column_3
PIN, O, O, 61T_0_199_L571tree2_0
END
SYM, 62T_SYM0_199_L571tree2_0, BUF
PIN, I, I, 0_105__column_2
PIN, O, O, 62T_0_199_L571tree2_0
END
SYM, 63T_SYM0_199_L571tree2_0, BUF
PIN, I, I, 0_105__column_1
PIN, O, O, 63T_0_199_L571tree2_0
END
SYM, 64T_SYM0_199_L571tree2_0, BUF
PIN, I, I, 0_105__column_0
PIN, O, O, 64T_0_199_L571tree2_0
END
SYM, SYM0_199_L571tree2_0, OR
PIN, I0, I, 61T_0_199_L571tree2_0
PIN, I1, I, 62T_0_199_L571tree2_0
PIN, I2, I, 63T_0_199_L571tree2_0
PIN, I3, I, 64T_0_199_L571tree2_0
PIN, O, O, 0_199_L571tree2_0
END
SYM, 16T_SYM0_199_L597twoop, AND
PIN, I1, I, 0_199_L567word_2
PIN, I, I, 0_165_L295endloop
PIN, O, O, 16T_0_199_L597twoop
END
SYM, 17T_SYM0_199_L597twoop, AND
PIN, I1, I, 0_199_L567word_1
PIN, I, I, 0_165_L295endloop
PIN, O, O, 17T_0_199_L597twoop
END
SYM, 18T_SYM0_199_L597twoop, AND
PIN, I1, I, 0_199_L571tree2_0
PIN, I, I, 0_165_L295endloop
PIN, O, O, 18T_0_199_L597twoop
END
SYM, SYM0_199_L597twoop, OR
PIN, I0, I, 16T_0_199_L597twoop
PIN, I1, I, 17T_0_199_L597twoop
PIN, I2, I, 18T_0_199_L597twoop
PIN, O, O, 0_199_L597twoop
END
SYM, 0T_SYM0_202_L614car_6, AND
PIN, I3, I, 0_93__scan_addr_3,,INV
PIN, I2, I, 0_93__scan_addr_2,,INV
PIN, I1, I, 0_93__scan_addr_4,,INV
PIN, I, I, 0_93__scan_addr_5,,INV
PIN, O, O, 0T_0_202_L614car_6
END
SYM, SYM0_202_L614car_6, BUF
PIN, I, I, 0T_0_202_L614car_6
PIN, O, O, 0_202_L614car_6
END
SYM, 0T_SYM0_202_L614car_9, AND
PIN, I3, I, 0_202_L614car_6
PIN, I2, I, 0_93__scan_addr_6,,INV
PIN, I1, I, 0_93__scan_addr_7,,INV
PIN, I, I, 0_93__scan_addr_8,,INV
PIN, O, O, 0T_0_202_L614car_9
END
SYM, SYM0_202_L614car_9, BUF
PIN, I, I, 0T_0_202_L614car_9
PIN, O, O, 0_202_L614car_9
END
SYM, 0T_SYM0_202_L614car_10, AND
PIN, I1, I, 0_202_L614car_9
PIN, I, I, 0_93__scan_addr_9,,INV
PIN, O, O, 0T_0_202_L614car_10
END
SYM, SYM0_202_L614car_10, BUF
PIN, I, I, 0T_0_202_L614car_10
PIN, O, O, 0_202_L614car_10
END
SYM, 0T_SYM0_202_L633sub_3, AND
PIN, I3, I, 0_93__scan_addr_11,,INV
PIN, I2, I, 0_93__scan_addr_10,,INV
PIN, I1, I, 0_93__scan_addr_12,,INV
PIN, I, I, 0_93__scan_addr_13,,INV
PIN, O, O, 0T_0_202_L633sub_3
END
SYM, 17T_SYM0_202_L633sub_3, AND
PIN, I1, I, 0_93__scan_addr_12
PIN, I, I, 0_93__scan_addr_13
PIN, O, O, 17T_0_202_L633sub_3
END
SYM, 18T_SYM0_202_L633sub_3, AND
PIN, I1, I, 0_93__scan_addr_10
PIN, I, I, 0_93__scan_addr_13
PIN, O, O, 18T_0_202_L633sub_3
END
SYM, 19T_SYM0_202_L633sub_3, AND
PIN, I1, I, 0_93__scan_addr_11
PIN, I, I, 0_93__scan_addr_13
PIN, O, O, 19T_0_202_L633sub_3
END
SYM, SYM0_202_L633sub_3, OR
PIN, I0, I, 0T_0_202_L633sub_3
PIN, I1, I, 17T_0_202_L633sub_3
PIN, I2, I, 18T_0_202_L633sub_3
PIN, I3, I, 19T_0_202_L633sub_3
PIN, O, O, 0_202_L633sub_3
END
SYM, 4T_SYM0_202_L633sub_6, AND
PIN, I3, I, 0_202_L634car_4
PIN, I2, I, 0_93__scan_addr_14,,INV
PIN, I1, I, 0_93__scan_addr_15,,INV
PIN, I, I, 0_93__scan_addr_16,,INV
PIN, O, O, 4T_0_202_L633sub_6
END
SYM, 17T_SYM0_202_L633sub_6, AND
PIN, I1, I, 0_202_L634car_4,,INV
PIN, I, I, 0_93__scan_addr_16
PIN, O, O, 17T_0_202_L633sub_6
END
SYM, 18T_SYM0_202_L633sub_6, AND
PIN, I1, I, 0_93__scan_addr_15
PIN, I, I, 0_93__scan_addr_16
PIN, O, O, 18T_0_202_L633sub_6
END
SYM, 19T_SYM0_202_L633sub_6, AND
PIN, I1, I, 0_93__scan_addr_14
PIN, I, I, 0_93__scan_addr_16
PIN, O, O, 19T_0_202_L633sub_6
END
SYM, SYM0_202_L633sub_6, OR
PIN, I0, I, 4T_0_202_L633sub_6
PIN, I1, I, 17T_0_202_L633sub_6
PIN, I2, I, 18T_0_202_L633sub_6
PIN, I3, I, 19T_0_202_L633sub_6
PIN, O, O, 0_202_L633sub_6
END
SYM, 0T_SYM0_202_L634car_4, AND
PIN, I3, I, 0_93__scan_addr_11,,INV
PIN, I2, I, 0_93__scan_addr_10,,INV
PIN, I1, I, 0_93__scan_addr_12,,INV
PIN, I, I, 0_93__scan_addr_13,,INV
PIN, O, O, 0T_0_202_L634car_4
END
SYM, SYM0_202_L634car_4, BUF
PIN, I, I, 0T_0_202_L634car_4
PIN, O, O, 0_202_L634car_4
END
SYM, 0T_SYMT0_204L656_0_93__scan_addr_5, AND
PIN, I3, I, 0_93__scan_addr_3,,INV
PIN, I2, I, 0_93__scan_addr_2,,INV
PIN, I1, I, 0_93__scan_addr_4,,INV
PIN, I, I, 0_93__scan_addr_5,,INV
PIN, O, O, 0T_T0_204L656_0_93__scan_addr_5
END
SYM, 17T_SYMT0_204L656_0_93__scan_addr_5, AND
PIN, I1, I, 0_93__scan_addr_4
PIN, I, I, 0_93__scan_addr_5
PIN, O, O, 17T_T0_204L656_0_93__scan_addr_5
END
SYM, 18T_SYMT0_204L656_0_93__scan_addr_5, AND
PIN, I1, I, 0_93__scan_addr_2
PIN, I, I, 0_93__scan_addr_5
PIN, O, O, 18T_T0_204L656_0_93__scan_addr_5
END
SYM, 19T_SYMT0_204L656_0_93__scan_addr_5, AND
PIN, I1, I, 0_93__scan_addr_3
PIN, I, I, 0_93__scan_addr_5
PIN, O, O, 19T_T0_204L656_0_93__scan_addr_5
END
SYM, SYMT0_204L656_0_93__scan_addr_5, OR
PIN, I0, I, 0T_T0_204L656_0_93__scan_addr_5
PIN, I1, I, 17T_T0_204L656_0_93__scan_addr_5
PIN, I2, I, 18T_T0_204L656_0_93__scan_addr_5
PIN, I3, I, 19T_T0_204L656_0_93__scan_addr_5
PIN, O, O, T0_204L656_0_93__scan_addr_5
END
SYM, 4T_SYMT0_204L657_0_93__scan_addr_8, AND
PIN, I3, I, 0_202_L614car_6
PIN, I2, I, 0_93__scan_addr_6,,INV
PIN, I1, I, 0_93__scan_addr_7,,INV
PIN, I, I, 0_93__scan_addr_8,,INV
PIN, O, O, 4T_T0_204L657_0_93__scan_addr_8
END
SYM, 17T_SYMT0_204L657_0_93__scan_addr_8, AND
PIN, I1, I, 0_202_L614car_6,,INV
PIN, I, I, 0_93__scan_addr_8
PIN, O, O, 17T_T0_204L657_0_93__scan_addr_8
END
SYM, 18T_SYMT0_204L657_0_93__scan_addr_8, AND
PIN, I1, I, 0_93__scan_addr_7
PIN, I, I, 0_93__scan_addr_8
PIN, O, O, 18T_T0_204L657_0_93__scan_addr_8
END
SYM, 19T_SYMT0_204L657_0_93__scan_addr_8, AND
PIN, I1, I, 0_93__scan_addr_6
PIN, I, I, 0_93__scan_addr_8
PIN, O, O, 19T_T0_204L657_0_93__scan_addr_8
END
SYM, SYMT0_204L657_0_93__scan_addr_8, OR
PIN, I0, I, 4T_T0_204L657_0_93__scan_addr_8
PIN, I1, I, 17T_T0_204L657_0_93__scan_addr_8
PIN, I2, I, 18T_T0_204L657_0_93__scan_addr_8
PIN, I3, I, 19T_T0_204L657_0_93__scan_addr_8
PIN, O, O, T0_204L657_0_93__scan_addr_8
END
SYM, 0T_SYMT0_204L658_0_93__scan_addr_11, AND
PIN, I3, I, 0_93__scan_addr_11,,INV
PIN, I2, I, 0_93__scan_addr_10,,INV
PIN, I1, I, 0_202_L614car_9
PIN, I, I, 0_93__scan_addr_9,,INV
PIN, O, O, 0T_T0_204L658_0_93__scan_addr_11
END
SYM, 17T_SYMT0_204L658_0_93__scan_addr_11, AND
PIN, I1, I, 0_93__scan_addr_11
PIN, I, I, 0_202_L614car_9,,INV
PIN, O, O, 17T_T0_204L658_0_93__scan_addr_11
END
SYM, 18T_SYMT0_204L658_0_93__scan_addr_11, AND
PIN, I1, I, 0_93__scan_addr_11
PIN, I, I, 0_93__scan_addr_9
PIN, O, O, 18T_T0_204L658_0_93__scan_addr_11
END
SYM, 19T_SYMT0_204L658_0_93__scan_addr_11, AND
PIN, I1, I, 0_93__scan_addr_11
PIN, I, I, 0_93__scan_addr_10
PIN, O, O, 19T_T0_204L658_0_93__scan_addr_11
END
SYM, SYMT0_204L658_0_93__scan_addr_11, OR
PIN, I0, I, 0T_T0_204L658_0_93__scan_addr_11
PIN, I1, I, 17T_T0_204L658_0_93__scan_addr_11
PIN, I2, I, 18T_T0_204L658_0_93__scan_addr_11
PIN, I3, I, 19T_T0_204L658_0_93__scan_addr_11
PIN, O, O, T0_204L658_0_93__scan_addr_11
END
SYM, 0T_SYMT0_204L659_0_93__scan_addr_12, AND
PIN, I3, I, 0_93__scan_addr_11,,INV
PIN, I2, I, 0_93__scan_addr_10,,INV
PIN, I1, I, 0_93__scan_addr_12,,INV
PIN, I, I, 0_202_L614car_10
PIN, O, O, 0T_T0_204L659_0_93__scan_addr_12
END
SYM, 17T_SYMT0_204L659_0_93__scan_addr_12, AND
PIN, I1, I, 0_93__scan_addr_12
PIN, I, I, 0_202_L614car_10,,INV
PIN, O, O, 17T_T0_204L659_0_93__scan_addr_12
END
SYM, 18T_SYMT0_204L659_0_93__scan_addr_12, AND
PIN, I1, I, 0_93__scan_addr_10
PIN, I, I, 0_93__scan_addr_12
PIN, O, O, 18T_T0_204L659_0_93__scan_addr_12
END
SYM, 19T_SYMT0_204L659_0_93__scan_addr_12, AND
PIN, I1, I, 0_93__scan_addr_11
PIN, I, I, 0_93__scan_addr_12
PIN, O, O, 19T_T0_204L659_0_93__scan_addr_12
END
SYM, SYMT0_204L659_0_93__scan_addr_12, OR
PIN, I0, I, 0T_T0_204L659_0_93__scan_addr_12
PIN, I1, I, 17T_T0_204L659_0_93__scan_addr_12
PIN, I2, I, 18T_T0_204L659_0_93__scan_addr_12
PIN, I3, I, 19T_T0_204L659_0_93__scan_addr_12
PIN, O, O, T0_204L659_0_93__scan_addr_12
END
SYM, 15T_SYMT0_204L660_0_93__scan_addr_13, AND
PIN, I2, I, 0_202_L614car_9
PIN, I1, I, 0_93__scan_addr_9,,INV
PIN, I, I, 0_202_L633sub_3
PIN, O, O, 15T_T0_204L660_0_93__scan_addr_13
END
SYM, 18T_SYMT0_204L660_0_93__scan_addr_13, AND
PIN, I1, I, 0_202_L614car_9,,INV
PIN, I, I, 0_93__scan_addr_13
PIN, O, O, 18T_T0_204L660_0_93__scan_addr_13
END
SYM, 19T_SYMT0_204L660_0_93__scan_addr_13, AND
PIN, I1, I, 0_202_L633sub_3
PIN, I, I, 0_93__scan_addr_13
PIN, O, O, 19T_T0_204L660_0_93__scan_addr_13
END
SYM, 20T_SYMT0_204L660_0_93__scan_addr_13, AND
PIN, I1, I, 0_93__scan_addr_9
PIN, I, I, 0_93__scan_addr_13
PIN, O, O, 20T_T0_204L660_0_93__scan_addr_13
END
SYM, SYMT0_204L660_0_93__scan_addr_13, OR
PIN, I0, I, 15T_T0_204L660_0_93__scan_addr_13
PIN, I1, I, 18T_T0_204L660_0_93__scan_addr_13
PIN, I2, I, 19T_T0_204L660_0_93__scan_addr_13
PIN, I3, I, 20T_T0_204L660_0_93__scan_addr_13
PIN, O, O, T0_204L660_0_93__scan_addr_13
END
SYM, 4T_SYMT0_204L661_0_93__scan_addr_14, AND
PIN, I3, I, 0_202_L634car_4
PIN, I2, I, 0_93__scan_addr_14,,INV
PIN, I1, I, 0_202_L614car_9
PIN, I, I, 0_93__scan_addr_9,,INV
PIN, O, O, 4T_T0_204L661_0_93__scan_addr_14
END
SYM, 17T_SYMT0_204L661_0_93__scan_addr_14, AND
PIN, I1, I, 0_202_L634car_4,,INV
PIN, I, I, 0_93__scan_addr_14
PIN, O, O, 17T_T0_204L661_0_93__scan_addr_14
END
SYM, 18T_SYMT0_204L661_0_93__scan_addr_14, AND
PIN, I1, I, 0_93__scan_addr_14
PIN, I, I, 0_202_L614car_9,,INV
PIN, O, O, 18T_T0_204L661_0_93__scan_addr_14
END
SYM, 19T_SYMT0_204L661_0_93__scan_addr_14, AND
PIN, I1, I, 0_93__scan_addr_14
PIN, I, I, 0_93__scan_addr_9
PIN, O, O, 19T_T0_204L661_0_93__scan_addr_14
END
SYM, SYMT0_204L661_0_93__scan_addr_14, OR
PIN, I0, I, 4T_T0_204L661_0_93__scan_addr_14
PIN, I1, I, 17T_T0_204L661_0_93__scan_addr_14
PIN, I2, I, 18T_T0_204L661_0_93__scan_addr_14
PIN, I3, I, 19T_T0_204L661_0_93__scan_addr_14
PIN, O, O, T0_204L661_0_93__scan_addr_14
END
SYM, 4T_SYMT0_204L662_0_93__scan_addr_15, AND
PIN, I3, I, 0_202_L634car_4
PIN, I2, I, 0_93__scan_addr_14,,INV
PIN, I1, I, 0_93__scan_addr_15,,INV
PIN, I, I, 0_202_L614car_10
PIN, O, O, 4T_T0_204L662_0_93__scan_addr_15
END
SYM, 17T_SYMT0_204L662_0_93__scan_addr_15, AND
PIN, I1, I, 0_202_L634car_4,,INV
PIN, I, I, 0_93__scan_addr_15
PIN, O, O, 17T_T0_204L662_0_93__scan_addr_15
END
SYM, 18T_SYMT0_204L662_0_93__scan_addr_15, AND
PIN, I1, I, 0_93__scan_addr_15
PIN, I, I, 0_202_L614car_10,,INV
PIN, O, O, 18T_T0_204L662_0_93__scan_addr_15
END
SYM, 19T_SYMT0_204L662_0_93__scan_addr_15, AND
PIN, I1, I, 0_93__scan_addr_14
PIN, I, I, 0_93__scan_addr_15
PIN, O, O, 19T_T0_204L662_0_93__scan_addr_15
END
SYM, SYMT0_204L662_0_93__scan_addr_15, OR
PIN, I0, I, 4T_T0_204L662_0_93__scan_addr_15
PIN, I1, I, 17T_T0_204L662_0_93__scan_addr_15
PIN, I2, I, 18T_T0_204L662_0_93__scan_addr_15
PIN, I3, I, 19T_T0_204L662_0_93__scan_addr_15
PIN, O, O, T0_204L662_0_93__scan_addr_15
END
SYM, 15T_SYMT0_204L663_0_93__scan_addr_16, AND
PIN, I2, I, 0_202_L614car_9
PIN, I1, I, 0_93__scan_addr_9,,INV
PIN, I, I, 0_202_L633sub_6
PIN, O, O, 15T_T0_204L663_0_93__scan_addr_16
END
SYM, 18T_SYMT0_204L663_0_93__scan_addr_16, AND
PIN, I1, I, 0_202_L614car_9,,INV
PIN, I, I, 0_93__scan_addr_16
PIN, O, O, 18T_T0_204L663_0_93__scan_addr_16
END
SYM, 19T_SYMT0_204L663_0_93__scan_addr_16, AND
PIN, I1, I, 0_202_L633sub_6
PIN, I, I, 0_93__scan_addr_16
PIN, O, O, 19T_T0_204L663_0_93__scan_addr_16
END
SYM, 20T_SYMT0_204L663_0_93__scan_addr_16, AND
PIN, I1, I, 0_93__scan_addr_9
PIN, I, I, 0_93__scan_addr_16
PIN, O, O, 20T_T0_204L663_0_93__scan_addr_16
END
SYM, SYMT0_204L663_0_93__scan_addr_16, OR
PIN, I0, I, 15T_T0_204L663_0_93__scan_addr_16
PIN, I1, I, 18T_T0_204L663_0_93__scan_addr_16
PIN, I2, I, 19T_T0_204L663_0_93__scan_addr_16
PIN, I3, I, 20T_T0_204L663_0_93__scan_addr_16
PIN, O, O, T0_204L663_0_93__scan_addr_16
END
SYM, FFin-0_215_L669init, BUF
PIN, I, I, 0_336_L1647looptop
PIN, O, O, FFin-0_215_L669init
END
SYM, 0_215_L669init, DFF
PIN, D, I, FFin-0_215_L669init
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_215_L669init
END
SYM, 0_215_L671final, BUF
PIN, I, I, 0_230_L704endloop
PIN, O, O, 0_215_L671final
END
SYM, 1T_SYM0_217__row_0, AND
PIN, I2, I, 0_215_L669init,,INV
PIN, I1, I, 0_217__row_0
PIN, I, I, 0_230_L701looptop,,INV
PIN, O, O, 1T_0_217__row_0
END
SYM, 3T_SYM0_217__row_0, AND
PIN, I1, I, 0_217__row_0,,INV
PIN, I, I, 0_230_L701looptop
PIN, O, O, 3T_0_217__row_0
END
SYM, FFin-0_217__row_0, OR
PIN, I0, I, 1T_0_217__row_0
PIN, I1, I, 3T_0_217__row_0
PIN, O, O, FFin-0_217__row_0
END
SYM, 0_217__row_0, DFF
PIN, D, I, FFin-0_217__row_0
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_217__row_0
END
SYM, 6T_SYM0_217__row_1, AND
PIN, I2, I, 0_217__row_1,,INV
PIN, I1, I, 0_230_L701looptop
PIN, I, I, 0_217__row_0,,INV
PIN, O, O, 6T_0_217__row_1
END
SYM, 7T_SYM0_217__row_1, AND
PIN, I2, I, 0_215_L669init,,INV
PIN, I1, I, 0_217__row_1
PIN, I, I, 0_230_L701looptop,,INV
PIN, O, O, 7T_0_217__row_1
END
SYM, 8T_SYM0_217__row_1, AND
PIN, I2, I, 0_215_L669init,,INV
PIN, I1, I, 0_217__row_1
PIN, I, I, 0_217__row_0
PIN, O, O, 8T_0_217__row_1
END
SYM, 9T_SYM0_217__row_1, AND
PIN, I2, I, 0_217__row_1
PIN, I1, I, 0_230_L701looptop
PIN, I, I, 0_217__row_0
PIN, O, O, 9T_0_217__row_1
END
SYM, FFin-0_217__row_1, OR
PIN, I0, I, 6T_0_217__row_1
PIN, I1, I, 7T_0_217__row_1
PIN, I2, I, 8T_0_217__row_1
PIN, I3, I, 9T_0_217__row_1
PIN, O, O, FFin-0_217__row_1
END
SYM, 0_217__row_1, DFF
PIN, D, I, FFin-0_217__row_1
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_217__row_1
END
SYM, 9T_SYM0_217__row_2, AND
PIN, I2, I, 0_215_L669init,,INV
PIN, I1, I, 0_217__row_2
PIN, I, I, 0_230_L701looptop,,INV
PIN, O, O, 9T_0_217__row_2
END
SYM, 28T_SYM0_217__row_2, BUF
PIN, I, I, 0_235_L746twoop_2
PIN, O, O, 28T_0_217__row_2
END
SYM, FFin-0_217__row_2, OR
PIN, I0, I, 9T_0_217__row_2
PIN, I1, I, 28T_0_217__row_2
PIN, O, O, FFin-0_217__row_2
END
SYM, 0_217__row_2, DFF
PIN, D, I, FFin-0_217__row_2
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_217__row_2
END
SYM, 8T_SYM0_217__row_3, AND
PIN, I2, I, 0_215_L669init,,INV
PIN, I1, I, 0_217__row_3
PIN, I, I, 0_230_L701looptop,,INV
PIN, O, O, 8T_0_217__row_3
END
SYM, 9T_SYM0_217__row_3, AND
PIN, I2, I, 0_215_L669init,,INV
PIN, I1, I, 0_217__row_3
PIN, I, I, T0_235L747_0_217__row_3
PIN, O, O, 9T_0_217__row_3
END
SYM, 12T_SYM0_217__row_3, AND
PIN, I1, I, 0_230_L701looptop
PIN, I, I, T0_235L747_0_217__row_3
PIN, O, O, 12T_0_217__row_3
END
SYM, FFin-0_217__row_3, OR
PIN, I0, I, 8T_0_217__row_3
PIN, I1, I, 9T_0_217__row_3
PIN, I2, I, 12T_0_217__row_3
PIN, O, O, FFin-0_217__row_3
END
SYM, 0_217__row_3, DFF
PIN, D, I, FFin-0_217__row_3
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_217__row_3
END
SYM, 10T_SYM0_217__row_4, AND
PIN, I2, I, 0_217__row_4,,INV
PIN, I1, I, 0_230_L701looptop
PIN, I, I, 0_233_L711car_4
PIN, O, O, 10T_0_217__row_4
END
SYM, 13T_SYM0_217__row_4, AND
PIN, I2, I, 0_217__row_4,,INV
PIN, I1, I, 0_215_L669init
PIN, I, I, 0_233_L711car_4
PIN, O, O, 13T_0_217__row_4
END
SYM, 22T_SYM0_217__row_4, AND
PIN, I1, I, 0_215_L669init
PIN, I, I, 0_230_L701looptop,,INV
PIN, O, O, 22T_0_217__row_4
END
SYM, 23T_SYM0_217__row_4, AND
PIN, I1, I, 0_217__row_4
PIN, I, I, 0_230_L701looptop,,INV
PIN, O, O, 23T_0_217__row_4
END
SYM, 24T_SYM0_217__row_4, AND
PIN, I1, I, 0_217__row_4
PIN, I, I, 0_233_L711car_4,,INV
PIN, O, O, 24T_0_217__row_4
END
SYM, 1OR_0_217__row_4, OR
PIN, I0, I, 10T_0_217__row_4
PIN, I1, I, 13T_0_217__row_4
PIN, I2, I, 22T_0_217__row_4
PIN, I3, I, 23T_0_217__row_4
PIN, O, O, 1OR_0_217__row_4
END
SYM, FFin-0_217__row_4, OR
PIN, I0, I, 1OR_0_217__row_4
PIN, I1, I, 24T_0_217__row_4
PIN, O, O, FFin-0_217__row_4
END
SYM, 0_217__row_4, DFF
PIN, D, I, FFin-0_217__row_4
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_217__row_4
END
SYM, 28T_SYM0_217__row_5, AND
PIN, I1, I, 0_215_L669init
PIN, I, I, 0_230_L701looptop,,INV
PIN, O, O, 28T_0_217__row_5
END
SYM, 29T_SYM0_217__row_5, AND
PIN, I1, I, 0_217__row_5
PIN, I, I, 0_230_L701looptop,,INV
PIN, O, O, 29T_0_217__row_5
END
SYM, 36T_SYM0_217__row_5, BUF
PIN, I, I, 0_235_L746twoop_5
PIN, O, O, 36T_0_217__row_5
END
SYM, FFin-0_217__row_5, OR
PIN, I0, I, 28T_0_217__row_5
PIN, I1, I, 29T_0_217__row_5
PIN, I2, I, 36T_0_217__row_5
PIN, O, O, FFin-0_217__row_5
END
SYM, 0_217__row_5, DFF
PIN, D, I, FFin-0_217__row_5
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_217__row_5
END
SYM, 24T_SYM0_217__row_6, AND
PIN, I1, I, 0_230_L701looptop
PIN, I, I, T0_235L748_0_217__row_6
PIN, O, O, 24T_0_217__row_6
END
SYM, 25T_SYM0_217__row_6, AND
PIN, I1, I, 0_215_L669init
PIN, I, I, 0_230_L701looptop,,INV
PIN, O, O, 25T_0_217__row_6
END
SYM, 26T_SYM0_217__row_6, AND
PIN, I1, I, 0_215_L669init
PIN, I, I, T0_235L748_0_217__row_6
PIN, O, O, 26T_0_217__row_6
END
SYM, 27T_SYM0_217__row_6, AND
PIN, I1, I, 0_217__row_6
PIN, I, I, 0_230_L701looptop,,INV
PIN, O, O, 27T_0_217__row_6
END
SYM, 28T_SYM0_217__row_6, AND
PIN, I1, I, 0_217__row_6
PIN, I, I, T0_235L748_0_217__row_6
PIN, O, O, 28T_0_217__row_6
END
SYM, 1OR_0_217__row_6, OR
PIN, I0, I, 24T_0_217__row_6
PIN, I1, I, 25T_0_217__row_6
PIN, I2, I, 26T_0_217__row_6
PIN, I3, I, 27T_0_217__row_6
PIN, O, O, 1OR_0_217__row_6
END
SYM, FFin-0_217__row_6, OR
PIN, I0, I, 1OR_0_217__row_6
PIN, I1, I, 28T_0_217__row_6
PIN, O, O, FFin-0_217__row_6
END
SYM, 0_217__row_6, DFF
PIN, D, I, FFin-0_217__row_6
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_217__row_6
END
SYM, 24T_SYM0_217__row_7, AND
PIN, I1, I, 0_230_L701looptop
PIN, I, I, T0_235L749_0_217__row_7
PIN, O, O, 24T_0_217__row_7
END
SYM, 25T_SYM0_217__row_7, AND
PIN, I1, I, 0_215_L669init
PIN, I, I, 0_230_L701looptop,,INV
PIN, O, O, 25T_0_217__row_7
END
SYM, 26T_SYM0_217__row_7, AND
PIN, I1, I, 0_215_L669init
PIN, I, I, T0_235L749_0_217__row_7
PIN, O, O, 26T_0_217__row_7
END
SYM, 27T_SYM0_217__row_7, AND
PIN, I1, I, 0_217__row_7
PIN, I, I, 0_230_L701looptop,,INV
PIN, O, O, 27T_0_217__row_7
END
SYM, 28T_SYM0_217__row_7, AND
PIN, I1, I, 0_217__row_7
PIN, I, I, T0_235L749_0_217__row_7
PIN, O, O, 28T_0_217__row_7
END
SYM, 1OR_0_217__row_7, OR
PIN, I0, I, 24T_0_217__row_7
PIN, I1, I, 25T_0_217__row_7
PIN, I2, I, 26T_0_217__row_7
PIN, I3, I, 27T_0_217__row_7
PIN, O, O, 1OR_0_217__row_7
END
SYM, FFin-0_217__row_7, OR
PIN, I0, I, 1OR_0_217__row_7
PIN, I1, I, 28T_0_217__row_7
PIN, O, O, FFin-0_217__row_7
END
SYM, 0_217__row_7, DFF
PIN, D, I, FFin-0_217__row_7
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_217__row_7
END
SYM, 8T_SYM0_217__row_8, AND
PIN, I2, I, 0_215_L669init,,INV
PIN, I1, I, 0_217__row_8
PIN, I, I, 0_230_L701looptop,,INV
PIN, O, O, 8T_0_217__row_8
END
SYM, 9T_SYM0_217__row_8, AND
PIN, I2, I, 0_215_L669init,,INV
PIN, I1, I, 0_217__row_8
PIN, I, I, T0_235L750_0_217__row_8
PIN, O, O, 9T_0_217__row_8
END
SYM, 12T_SYM0_217__row_8, AND
PIN, I1, I, 0_230_L701looptop
PIN, I, I, T0_235L750_0_217__row_8
PIN, O, O, 12T_0_217__row_8
END
SYM, FFin-0_217__row_8, OR
PIN, I0, I, 8T_0_217__row_8
PIN, I1, I, 9T_0_217__row_8
PIN, I2, I, 12T_0_217__row_8
PIN, O, O, FFin-0_217__row_8
END
SYM, 0_217__row_8, DFF
PIN, D, I, FFin-0_217__row_8
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_217__row_8
END
SYM, 8T_SYM0_217__row_9, AND
PIN, I2, I, 0_215_L669init,,INV
PIN, I1, I, 0_217__row_9
PIN, I, I, 0_230_L701looptop,,INV
PIN, O, O, 8T_0_217__row_9
END
SYM, 9T_SYM0_217__row_9, AND
PIN, I2, I, 0_215_L669init,,INV
PIN, I1, I, 0_217__row_9
PIN, I, I, T0_235L751_0_217__row_9
PIN, O, O, 9T_0_217__row_9
END
SYM, 12T_SYM0_217__row_9, AND
PIN, I1, I, 0_230_L701looptop
PIN, I, I, T0_235L751_0_217__row_9
PIN, O, O, 12T_0_217__row_9
END
SYM, FFin-0_217__row_9, OR
PIN, I0, I, 8T_0_217__row_9
PIN, I1, I, 9T_0_217__row_9
PIN, I2, I, 12T_0_217__row_9
PIN, O, O, FFin-0_217__row_9
END
SYM, 0_217__row_9, DFF
PIN, D, I, FFin-0_217__row_9
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_217__row_9
END
SYM, 1T_SYM0_218__delay_0, AND
PIN, I2, I, 0_249_L931endloop,,INV
PIN, I1, I, 0_218__delay_0
PIN, I, I, 0_258_L978looptop,,INV
PIN, O, O, 1T_0_218__delay_0
END
SYM, 3T_SYM0_218__delay_0, AND
PIN, I1, I, 0_218__delay_0,,INV
PIN, I, I, 0_258_L978looptop
PIN, O, O, 3T_0_218__delay_0
END
SYM, FFin-0_218__delay_0, OR
PIN, I0, I, 1T_0_218__delay_0
PIN, I1, I, 3T_0_218__delay_0
PIN, O, O, FFin-0_218__delay_0
END
SYM, 0_218__delay_0, DFF
PIN, D, I, FFin-0_218__delay_0
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_218__delay_0
END
SYM, 10T_SYM0_218__delay_1, AND
PIN, I2, I, 0_218__delay_1,,INV
PIN, I1, I, 0_258_L978looptop
PIN, I, I, 0_218__delay_0,,INV
PIN, O, O, 10T_0_218__delay_1
END
SYM, 12T_SYM0_218__delay_1, AND
PIN, I2, I, 0_218__delay_1,,INV
PIN, I1, I, 0_249_L931endloop
PIN, I, I, 0_218__delay_0,,INV
PIN, O, O, 12T_0_218__delay_1
END
SYM, 22T_SYM0_218__delay_1, AND
PIN, I1, I, 0_249_L931endloop
PIN, I, I, 0_258_L978looptop,,INV
PIN, O, O, 22T_0_218__delay_1
END
SYM, 23T_SYM0_218__delay_1, AND
PIN, I1, I, 0_218__delay_1
PIN, I, I, 0_258_L978looptop,,INV
PIN, O, O, 23T_0_218__delay_1
END
SYM, 24T_SYM0_218__delay_1, AND
PIN, I1, I, 0_218__delay_1
PIN, I, I, 0_218__delay_0
PIN, O, O, 24T_0_218__delay_1
END
SYM, 1OR_0_218__delay_1, OR
PIN, I0, I, 10T_0_218__delay_1
PIN, I1, I, 12T_0_218__delay_1
PIN, I2, I, 22T_0_218__delay_1
PIN, I3, I, 23T_0_218__delay_1
PIN, O, O, 1OR_0_218__delay_1
END
SYM, FFin-0_218__delay_1, OR
PIN, I0, I, 1OR_0_218__delay_1
PIN, I1, I, 24T_0_218__delay_1
PIN, O, O, FFin-0_218__delay_1
END
SYM, 0_218__delay_1, DFF
PIN, D, I, FFin-0_218__delay_1
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_218__delay_1
END
SYM, 9T_SYM0_218__delay_2, AND
PIN, I2, I, 0_249_L931endloop,,INV
PIN, I1, I, 0_218__delay_2
PIN, I, I, 0_258_L978looptop,,INV
PIN, O, O, 9T_0_218__delay_2
END
SYM, 28T_SYM0_218__delay_2, BUF
PIN, I, I, 0_259_L1049twoop_2
PIN, O, O, 28T_0_218__delay_2
END
SYM, FFin-0_218__delay_2, OR
PIN, I0, I, 9T_0_218__delay_2
PIN, I1, I, 28T_0_218__delay_2
PIN, O, O, FFin-0_218__delay_2
END
SYM, 0_218__delay_2, DFF
PIN, D, I, FFin-0_218__delay_2
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_218__delay_2
END
SYM, 24T_SYM0_218__delay_3, AND
PIN, I1, I, 0_258_L978looptop
PIN, I, I, T0_259L1050_0_218__delay_3
PIN, O, O, 24T_0_218__delay_3
END
SYM, 25T_SYM0_218__delay_3, AND
PIN, I1, I, 0_249_L931endloop
PIN, I, I, 0_258_L978looptop,,INV
PIN, O, O, 25T_0_218__delay_3
END
SYM, 26T_SYM0_218__delay_3, AND
PIN, I1, I, 0_249_L931endloop
PIN, I, I, T0_259L1050_0_218__delay_3
PIN, O, O, 26T_0_218__delay_3
END
SYM, 27T_SYM0_218__delay_3, AND
PIN, I1, I, 0_218__delay_3
PIN, I, I, 0_258_L978looptop,,INV
PIN, O, O, 27T_0_218__delay_3
END
SYM, 28T_SYM0_218__delay_3, AND
PIN, I1, I, 0_218__delay_3
PIN, I, I, T0_259L1050_0_218__delay_3
PIN, O, O, 28T_0_218__delay_3
END
SYM, 1OR_0_218__delay_3, OR
PIN, I0, I, 24T_0_218__delay_3
PIN, I1, I, 25T_0_218__delay_3
PIN, I2, I, 26T_0_218__delay_3
PIN, I3, I, 27T_0_218__delay_3
PIN, O, O, 1OR_0_218__delay_3
END
SYM, FFin-0_218__delay_3, OR
PIN, I0, I, 1OR_0_218__delay_3
PIN, I1, I, 28T_0_218__delay_3
PIN, O, O, FFin-0_218__delay_3
END
SYM, 0_218__delay_3, DFF
PIN, D, I, FFin-0_218__delay_3
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_218__delay_3
END
SYM, 10T_SYM0_218__delay_4, AND
PIN, I2, I, 0_218__delay_4,,INV
PIN, I1, I, 0_258_L978looptop
PIN, I, I, 0_259_L988car_4
PIN, O, O, 10T_0_218__delay_4
END
SYM, 13T_SYM0_218__delay_4, AND
PIN, I2, I, 0_218__delay_4,,INV
PIN, I1, I, 0_249_L931endloop
PIN, I, I, 0_259_L988car_4
PIN, O, O, 13T_0_218__delay_4
END
SYM, 22T_SYM0_218__delay_4, AND
PIN, I1, I, 0_249_L931endloop
PIN, I, I, 0_258_L978looptop,,INV
PIN, O, O, 22T_0_218__delay_4
END
SYM, 23T_SYM0_218__delay_4, AND
PIN, I1, I, 0_218__delay_4
PIN, I, I, 0_258_L978looptop,,INV
PIN, O, O, 23T_0_218__delay_4
END
SYM, 24T_SYM0_218__delay_4, AND
PIN, I1, I, 0_218__delay_4
PIN, I, I, 0_259_L988car_4,,INV
PIN, O, O, 24T_0_218__delay_4
END
SYM, 1OR_0_218__delay_4, OR
PIN, I0, I, 10T_0_218__delay_4
PIN, I1, I, 13T_0_218__delay_4
PIN, I2, I, 22T_0_218__delay_4
PIN, I3, I, 23T_0_218__delay_4
PIN, O, O, 1OR_0_218__delay_4
END
SYM, FFin-0_218__delay_4, OR
PIN, I0, I, 1OR_0_218__delay_4
PIN, I1, I, 24T_0_218__delay_4
PIN, O, O, FFin-0_218__delay_4
END
SYM, 0_218__delay_4, DFF
PIN, D, I, FFin-0_218__delay_4
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_218__delay_4
END
SYM, 9T_SYM0_218__delay_5, AND
PIN, I2, I, 0_249_L931endloop,,INV
PIN, I1, I, 0_218__delay_5
PIN, I, I, 0_258_L978looptop,,INV
PIN, O, O, 9T_0_218__delay_5
END
SYM, 28T_SYM0_218__delay_5, BUF
PIN, I, I, 0_259_L1049twoop_5
PIN, O, O, 28T_0_218__delay_5
END
SYM, FFin-0_218__delay_5, OR
PIN, I0, I, 9T_0_218__delay_5
PIN, I1, I, 28T_0_218__delay_5
PIN, O, O, FFin-0_218__delay_5
END
SYM, 0_218__delay_5, DFF
PIN, D, I, FFin-0_218__delay_5
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_218__delay_5
END
SYM, 24T_SYM0_218__delay_6, AND
PIN, I1, I, 0_258_L978looptop
PIN, I, I, T0_259L1051_0_218__delay_6
PIN, O, O, 24T_0_218__delay_6
END
SYM, 25T_SYM0_218__delay_6, AND
PIN, I1, I, 0_249_L931endloop
PIN, I, I, 0_258_L978looptop,,INV
PIN, O, O, 25T_0_218__delay_6
END
SYM, 26T_SYM0_218__delay_6, AND
PIN, I1, I, 0_249_L931endloop
PIN, I, I, T0_259L1051_0_218__delay_6
PIN, O, O, 26T_0_218__delay_6
END
SYM, 27T_SYM0_218__delay_6, AND
PIN, I1, I, 0_218__delay_6
PIN, I, I, 0_258_L978looptop,,INV
PIN, O, O, 27T_0_218__delay_6
END
SYM, 28T_SYM0_218__delay_6, AND
PIN, I1, I, 0_218__delay_6
PIN, I, I, T0_259L1051_0_218__delay_6
PIN, O, O, 28T_0_218__delay_6
END
SYM, 1OR_0_218__delay_6, OR
PIN, I0, I, 24T_0_218__delay_6
PIN, I1, I, 25T_0_218__delay_6
PIN, I2, I, 26T_0_218__delay_6
PIN, I3, I, 27T_0_218__delay_6
PIN, O, O, 1OR_0_218__delay_6
END
SYM, FFin-0_218__delay_6, OR
PIN, I0, I, 1OR_0_218__delay_6
PIN, I1, I, 28T_0_218__delay_6
PIN, O, O, FFin-0_218__delay_6
END
SYM, 0_218__delay_6, DFF
PIN, D, I, FFin-0_218__delay_6
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_218__delay_6
END
SYM, 9T_SYM0_218__delay_7, AND
PIN, I2, I, 0_249_L931endloop,,INV
PIN, I1, I, 0_218__delay_7
PIN, I, I, 0_258_L978looptop,,INV
PIN, O, O, 9T_0_218__delay_7
END
SYM, 28T_SYM0_218__delay_7, BUF
PIN, I, I, 0_259_L1049twoop_7
PIN, O, O, 28T_0_218__delay_7
END
SYM, FFin-0_218__delay_7, OR
PIN, I0, I, 9T_0_218__delay_7
PIN, I1, I, 28T_0_218__delay_7
PIN, O, O, FFin-0_218__delay_7
END
SYM, 0_218__delay_7, DFF
PIN, D, I, FFin-0_218__delay_7
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_218__delay_7
END
SYM, 9T_SYM0_218__delay_8, AND
PIN, I2, I, 0_249_L931endloop,,INV
PIN, I1, I, 0_218__delay_8
PIN, I, I, 0_258_L978looptop,,INV
PIN, O, O, 9T_0_218__delay_8
END
SYM, 28T_SYM0_218__delay_8, BUF
PIN, I, I, 0_259_L1049twoop_8
PIN, O, O, 28T_0_218__delay_8
END
SYM, FFin-0_218__delay_8, OR
PIN, I0, I, 9T_0_218__delay_8
PIN, I1, I, 28T_0_218__delay_8
PIN, O, O, FFin-0_218__delay_8
END
SYM, 0_218__delay_8, DFF
PIN, D, I, FFin-0_218__delay_8
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_218__delay_8
END
SYM, 3T_SYM0_230_L701looptop, BUF
PIN, I, I, 0_215_L669init
PIN, O, O, 3T_0_230_L701looptop
END
SYM, 4T_SYM0_230_L701looptop, BUF
PIN, I, I, 0_260_L1096twoop
PIN, O, O, 4T_0_230_L701looptop
END
SYM, FFin-0_230_L701looptop, OR
PIN, I0, I, 3T_0_230_L701looptop
PIN, I1, I, 4T_0_230_L701looptop
PIN, O, O, FFin-0_230_L701looptop
END
SYM, 0_230_L701looptop, DFF
PIN, D, I, FFin-0_230_L701looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_230_L701looptop
END
SYM, 0T_SYM0_230_L704endloop, AND
PIN, I3, I, 0_260_L1074tree2_0,,INV
PIN, I2, I, 0_260_L1070word_1,,INV
PIN, I1, I, 0_260_L1070word_2,,INV
PIN, I, I, 0_258_L981endloop
PIN, O, O, 0T_0_230_L704endloop
END
SYM, FFin-0_230_L704endloop, BUF
PIN, I, I, 0T_0_230_L704endloop
PIN, O, O, FFin-0_230_L704endloop
END
SYM, 0_230_L704endloop, DFF
PIN, D, I, FFin-0_230_L704endloop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_230_L704endloop
END
SYM, 0T_SYM0_233_L711car_4, AND
PIN, I3, I, 0_217__row_1,,INV
PIN, I2, I, 0_217__row_0,,INV
PIN, I1, I, 0_217__row_2,,INV
PIN, I, I, 0_217__row_3,,INV
PIN, O, O, 0T_0_233_L711car_4
END
SYM, SYM0_233_L711car_4, BUF
PIN, I, I, 0T_0_233_L711car_4
PIN, O, O, 0_233_L711car_4
END
SYM, 0T_SYM0_233_L711car_5, AND
PIN, I1, I, 0_233_L711car_4
PIN, I, I, 0_217__row_4,,INV
PIN, O, O, 0T_0_233_L711car_5
END
SYM, SYM0_233_L711car_5, BUF
PIN, I, I, 0T_0_233_L711car_5
PIN, O, O, 0_233_L711car_5
END
SYM, 0T_SYM0_233_L728sub_3, AND
PIN, I3, I, 0_217__row_6,,INV
PIN, I2, I, 0_217__row_5,,INV
PIN, I1, I, 0_217__row_7,,INV
PIN, I, I, 0_217__row_8,,INV
PIN, O, O, 0T_0_233_L728sub_3
END
SYM, 17T_SYM0_233_L728sub_3, AND
PIN, I1, I, 0_217__row_7
PIN, I, I, 0_217__row_8
PIN, O, O, 17T_0_233_L728sub_3
END
SYM, 18T_SYM0_233_L728sub_3, AND
PIN, I1, I, 0_217__row_5
PIN, I, I, 0_217__row_8
PIN, O, O, 18T_0_233_L728sub_3
END
SYM, 19T_SYM0_233_L728sub_3, AND
PIN, I1, I, 0_217__row_6
PIN, I, I, 0_217__row_8
PIN, O, O, 19T_0_233_L728sub_3
END
SYM, SYM0_233_L728sub_3, OR
PIN, I0, I, 0T_0_233_L728sub_3
PIN, I1, I, 17T_0_233_L728sub_3
PIN, I2, I, 18T_0_233_L728sub_3
PIN, I3, I, 19T_0_233_L728sub_3
PIN, O, O, 0_233_L728sub_3
END
SYM, 0T_SYM0_233_L729car_4, AND
PIN, I3, I, 0_217__row_6,,INV
PIN, I2, I, 0_217__row_5,,INV
PIN, I1, I, 0_217__row_7,,INV
PIN, I, I, 0_217__row_8,,INV
PIN, O, O, 0T_0_233_L729car_4
END
SYM, SYM0_233_L729car_4, BUF
PIN, I, I, 0T_0_233_L729car_4
PIN, O, O, 0_233_L729car_4
END
SYM, 0T_SYM0_235_L746twoop_2, AND
PIN, I3, I, 0_217__row_1,,INV
PIN, I2, I, 0_217__row_0,,INV
PIN, I1, I, 0_217__row_2,,INV
PIN, I, I, 0_230_L701looptop
PIN, O, O, 0T_0_235_L746twoop_2
END
SYM, 4T_SYM0_235_L746twoop_2, AND
PIN, I2, I, 0_217__row_0
PIN, I1, I, 0_217__row_2
PIN, I, I, 0_230_L701looptop
PIN, O, O, 4T_0_235_L746twoop_2
END
SYM, 5T_SYM0_235_L746twoop_2, AND
PIN, I2, I, 0_217__row_1
PIN, I1, I, 0_217__row_2
PIN, I, I, 0_230_L701looptop
PIN, O, O, 5T_0_235_L746twoop_2
END
SYM, SYM0_235_L746twoop_2, OR
PIN, I0, I, 0T_0_235_L746twoop_2
PIN, I1, I, 4T_0_235_L746twoop_2
PIN, I2, I, 5T_0_235_L746twoop_2
PIN, O, O, 0_235_L746twoop_2
END
SYM, 2T_SYM0_235_L746twoop_5, AND
PIN, I3, I, 0_233_L711car_4
PIN, I2, I, 0_217__row_4,,INV
PIN, I1, I, 0_217__row_5,,INV
PIN, I, I, 0_230_L701looptop
PIN, O, O, 2T_0_235_L746twoop_5
END
SYM, 4T_SYM0_235_L746twoop_5, AND
PIN, I2, I, 0_233_L711car_4,,INV
PIN, I1, I, 0_217__row_5
PIN, I, I, 0_230_L701looptop
PIN, O, O, 4T_0_235_L746twoop_5
END
SYM, 5T_SYM0_235_L746twoop_5, AND
PIN, I2, I, 0_217__row_4
PIN, I1, I, 0_217__row_5
PIN, I, I, 0_230_L701looptop
PIN, O, O, 5T_0_235_L746twoop_5
END
SYM, SYM0_235_L746twoop_5, OR
PIN, I0, I, 2T_0_235_L746twoop_5
PIN, I1, I, 4T_0_235_L746twoop_5
PIN, I2, I, 5T_0_235_L746twoop_5
PIN, O, O, 0_235_L746twoop_5
END
SYM, 0T_SYMT0_235L747_0_217__row_3, AND
PIN, I3, I, 0_217__row_1,,INV
PIN, I2, I, 0_217__row_0,,INV
PIN, I1, I, 0_217__row_2,,INV
PIN, I, I, 0_217__row_3,,INV
PIN, O, O, 0T_T0_235L747_0_217__row_3
END
SYM, 17T_SYMT0_235L747_0_217__row_3, AND
PIN, I1, I, 0_217__row_2
PIN, I, I, 0_217__row_3
PIN, O, O, 17T_T0_235L747_0_217__row_3
END
SYM, 18T_SYMT0_235L747_0_217__row_3, AND
PIN, I1, I, 0_217__row_0
PIN, I, I, 0_217__row_3
PIN, O, O, 18T_T0_235L747_0_217__row_3
END
SYM, 19T_SYMT0_235L747_0_217__row_3, AND
PIN, I1, I, 0_217__row_1
PIN, I, I, 0_217__row_3
PIN, O, O, 19T_T0_235L747_0_217__row_3
END
SYM, SYMT0_235L747_0_217__row_3, OR
PIN, I0, I, 0T_T0_235L747_0_217__row_3
PIN, I1, I, 17T_T0_235L747_0_217__row_3
PIN, I2, I, 18T_T0_235L747_0_217__row_3
PIN, I3, I, 19T_T0_235L747_0_217__row_3
PIN, O, O, T0_235L747_0_217__row_3
END
SYM, 0T_SYMT0_235L748_0_217__row_6, AND
PIN, I3, I, 0_217__row_6,,INV
PIN, I2, I, 0_217__row_5,,INV
PIN, I1, I, 0_233_L711car_4
PIN, I, I, 0_217__row_4,,INV
PIN, O, O, 0T_T0_235L748_0_217__row_6
END
SYM, 17T_SYMT0_235L748_0_217__row_6, AND
PIN, I1, I, 0_217__row_6
PIN, I, I, 0_233_L711car_4,,INV
PIN, O, O, 17T_T0_235L748_0_217__row_6
END
SYM, 18T_SYMT0_235L748_0_217__row_6, AND
PIN, I1, I, 0_217__row_6
PIN, I, I, 0_217__row_4
PIN, O, O, 18T_T0_235L748_0_217__row_6
END
SYM, 19T_SYMT0_235L748_0_217__row_6, AND
PIN, I1, I, 0_217__row_6
PIN, I, I, 0_217__row_5
PIN, O, O, 19T_T0_235L748_0_217__row_6
END
SYM, SYMT0_235L748_0_217__row_6, OR
PIN, I0, I, 0T_T0_235L748_0_217__row_6
PIN, I1, I, 17T_T0_235L748_0_217__row_6
PIN, I2, I, 18T_T0_235L748_0_217__row_6
PIN, I3, I, 19T_T0_235L748_0_217__row_6
PIN, O, O, T0_235L748_0_217__row_6
END
SYM, 0T_SYMT0_235L749_0_217__row_7, AND
PIN, I3, I, 0_217__row_6,,INV
PIN, I2, I, 0_217__row_5,,INV
PIN, I1, I, 0_217__row_7,,INV
PIN, I, I, 0_233_L711car_5
PIN, O, O, 0T_T0_235L749_0_217__row_7
END
SYM, 17T_SYMT0_235L749_0_217__row_7, AND
PIN, I1, I, 0_217__row_7
PIN, I, I, 0_233_L711car_5,,INV
PIN, O, O, 17T_T0_235L749_0_217__row_7
END
SYM, 18T_SYMT0_235L749_0_217__row_7, AND
PIN, I1, I, 0_217__row_5
PIN, I, I, 0_217__row_7
PIN, O, O, 18T_T0_235L749_0_217__row_7
END
SYM, 19T_SYMT0_235L749_0_217__row_7, AND
PIN, I1, I, 0_217__row_6
PIN, I, I, 0_217__row_7
PIN, O, O, 19T_T0_235L749_0_217__row_7
END
SYM, SYMT0_235L749_0_217__row_7, OR
PIN, I0, I, 0T_T0_235L749_0_217__row_7
PIN, I1, I, 17T_T0_235L749_0_217__row_7
PIN, I2, I, 18T_T0_235L749_0_217__row_7
PIN, I3, I, 19T_T0_235L749_0_217__row_7
PIN, O, O, T0_235L749_0_217__row_7
END
SYM, 15T_SYMT0_235L750_0_217__row_8, AND
PIN, I2, I, 0_233_L711car_4
PIN, I1, I, 0_217__row_4,,INV
PIN, I, I, 0_233_L728sub_3
PIN, O, O, 15T_T0_235L750_0_217__row_8
END
SYM, 18T_SYMT0_235L750_0_217__row_8, AND
PIN, I1, I, 0_233_L711car_4,,INV
PIN, I, I, 0_217__row_8
PIN, O, O, 18T_T0_235L750_0_217__row_8
END
SYM, 19T_SYMT0_235L750_0_217__row_8, AND
PIN, I1, I, 0_233_L728sub_3
PIN, I, I, 0_217__row_8
PIN, O, O, 19T_T0_235L750_0_217__row_8
END
SYM, 20T_SYMT0_235L750_0_217__row_8, AND
PIN, I1, I, 0_217__row_4
PIN, I, I, 0_217__row_8
PIN, O, O, 20T_T0_235L750_0_217__row_8
END
SYM, SYMT0_235L750_0_217__row_8, OR
PIN, I0, I, 15T_T0_235L750_0_217__row_8
PIN, I1, I, 18T_T0_235L750_0_217__row_8
PIN, I2, I, 19T_T0_235L750_0_217__row_8
PIN, I3, I, 20T_T0_235L750_0_217__row_8
PIN, O, O, T0_235L750_0_217__row_8
END
SYM, 4T_SYMT0_235L751_0_217__row_9, AND
PIN, I3, I, 0_233_L729car_4
PIN, I2, I, 0_217__row_9,,INV
PIN, I1, I, 0_233_L711car_4
PIN, I, I, 0_217__row_4,,INV
PIN, O, O, 4T_T0_235L751_0_217__row_9
END
SYM, 17T_SYMT0_235L751_0_217__row_9, AND
PIN, I1, I, 0_233_L729car_4,,INV
PIN, I, I, 0_217__row_9
PIN, O, O, 17T_T0_235L751_0_217__row_9
END
SYM, 18T_SYMT0_235L751_0_217__row_9, AND
PIN, I1, I, 0_217__row_9
PIN, I, I, 0_233_L711car_4,,INV
PIN, O, O, 18T_T0_235L751_0_217__row_9
END
SYM, 19T_SYMT0_235L751_0_217__row_9, AND
PIN, I1, I, 0_217__row_9
PIN, I, I, 0_217__row_4
PIN, O, O, 19T_T0_235L751_0_217__row_9
END
SYM, SYMT0_235L751_0_217__row_9, OR
PIN, I0, I, 4T_T0_235L751_0_217__row_9
PIN, I1, I, 17T_T0_235L751_0_217__row_9
PIN, I2, I, 18T_T0_235L751_0_217__row_9
PIN, I3, I, 19T_T0_235L751_0_217__row_9
PIN, O, O, T0_235L751_0_217__row_9
END
SYM, 8T_SYM0_235_L754calling, AND
PIN, I1, I, 0_235_L754calling
PIN, I, I, 0_102_L10final,,INV
PIN, O, O, 8T_0_235_L754calling
END
SYM, 10T_SYM0_235_L754calling, BUF
PIN, I, I, 0_230_L701looptop
PIN, O, O, 10T_0_235_L754calling
END
SYM, FFin-0_235_L754calling, OR
PIN, I0, I, 8T_0_235_L754calling
PIN, I1, I, 10T_0_235_L754calling
PIN, O, O, FFin-0_235_L754calling
END
SYM, 0_235_L754calling, DFF
PIN, D, I, FFin-0_235_L754calling
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_235_L754calling
END
SYM, FFin-0_243_L769looptop, BUF
PIN, I, I, GND
PIN, O, O, FFin-0_243_L769looptop
END
SYM, 0_243_L769looptop, DFF
PIN, D, I, FFin-0_243_L769looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_243_L769looptop
END
SYM, 9T_SYM0_243_L772endloop, AND
PIN, I1, I, 0_235_L754calling
PIN, I, I, 0_102_L10final
PIN, O, O, 9T_0_243_L772endloop
END
SYM, 10T_SYM0_243_L772endloop, BUF
PIN, I, I, 0_243_L769looptop
PIN, O, O, 10T_0_243_L772endloop
END
SYM, FFin-0_243_L772endloop, OR
PIN, I0, I, 9T_0_243_L772endloop
PIN, I1, I, 10T_0_243_L772endloop
PIN, O, O, FFin-0_243_L772endloop
END
SYM, 0_243_L772endloop, DFF
PIN, D, I, FFin-0_243_L772endloop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_243_L772endloop
END
SYM, FFin-0_244_L800looptop, BUF
PIN, I, I, GND
PIN, O, O, FFin-0_244_L800looptop
END
SYM, 0_244_L800looptop, DFF
PIN, D, I, FFin-0_244_L800looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_244_L800looptop
END
SYM, 3T_SYM0_244_L803endloop, BUF
PIN, I, I, 0_244_L800looptop
PIN, O, O, 3T_0_244_L803endloop
END
SYM, 4T_SYM0_244_L803endloop, BUF
PIN, I, I, 0_243_L772endloop
PIN, O, O, 4T_0_244_L803endloop
END
SYM, FFin-0_244_L803endloop, OR
PIN, I0, I, 3T_0_244_L803endloop
PIN, I1, I, 4T_0_244_L803endloop
PIN, O, O, FFin-0_244_L803endloop
END
SYM, 0_244_L803endloop, DFF
PIN, D, I, FFin-0_244_L803endloop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_244_L803endloop
END
SYM, FFin-0_245_L831looptop, BUF
PIN, I, I, GND
PIN, O, O, FFin-0_245_L831looptop
END
SYM, 0_245_L831looptop, DFF
PIN, D, I, FFin-0_245_L831looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_245_L831looptop
END
SYM, 3T_SYM0_245_L834endloop, BUF
PIN, I, I, 0_245_L831looptop
PIN, O, O, 3T_0_245_L834endloop
END
SYM, 4T_SYM0_245_L834endloop, BUF
PIN, I, I, 0_244_L803endloop
PIN, O, O, 4T_0_245_L834endloop
END
SYM, FFin-0_245_L834endloop, OR
PIN, I0, I, 3T_0_245_L834endloop
PIN, I1, I, 4T_0_245_L834endloop
PIN, O, O, FFin-0_245_L834endloop
END
SYM, 0_245_L834endloop, DFF
PIN, D, I, FFin-0_245_L834endloop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_245_L834endloop
END
SYM, FFin-0_247_L866looptop, BUF
PIN, I, I, GND
PIN, O, O, FFin-0_247_L866looptop
END
SYM, 0_247_L866looptop, DFF
PIN, D, I, FFin-0_247_L866looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_247_L866looptop
END
SYM, 3T_SYM0_247_L869endloop, BUF
PIN, I, I, 0_247_L866looptop
PIN, O, O, 3T_0_247_L869endloop
END
SYM, 4T_SYM0_247_L869endloop, BUF
PIN, I, I, 0_245_L834endloop
PIN, O, O, 4T_0_247_L869endloop
END
SYM, FFin-0_247_L869endloop, OR
PIN, I0, I, 3T_0_247_L869endloop
PIN, I1, I, 4T_0_247_L869endloop
PIN, O, O, FFin-0_247_L869endloop
END
SYM, 0_247_L869endloop, DFF
PIN, D, I, FFin-0_247_L869endloop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_247_L869endloop
END
SYM, FFin-0_248_L897looptop, BUF
PIN, I, I, GND
PIN, O, O, FFin-0_248_L897looptop
END
SYM, 0_248_L897looptop, DFF
PIN, D, I, FFin-0_248_L897looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_248_L897looptop
END
SYM, 3T_SYM0_248_L900endloop, BUF
PIN, I, I, 0_248_L897looptop
PIN, O, O, 3T_0_248_L900endloop
END
SYM, 4T_SYM0_248_L900endloop, BUF
PIN, I, I, 0_247_L869endloop
PIN, O, O, 4T_0_248_L900endloop
END
SYM, FFin-0_248_L900endloop, OR
PIN, I0, I, 3T_0_248_L900endloop
PIN, I1, I, 4T_0_248_L900endloop
PIN, O, O, FFin-0_248_L900endloop
END
SYM, 0_248_L900endloop, DFF
PIN, D, I, FFin-0_248_L900endloop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_248_L900endloop
END
SYM, FFin-0_249_L928looptop, BUF
PIN, I, I, GND
PIN, O, O, FFin-0_249_L928looptop
END
SYM, 0_249_L928looptop, DFF
PIN, D, I, FFin-0_249_L928looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_249_L928looptop
END
SYM, 3T_SYM0_249_L931endloop, BUF
PIN, I, I, 0_249_L928looptop
PIN, O, O, 3T_0_249_L931endloop
END
SYM, 4T_SYM0_249_L931endloop, BUF
PIN, I, I, 0_248_L900endloop
PIN, O, O, 4T_0_249_L931endloop
END
SYM, FFin-0_249_L931endloop, OR
PIN, I0, I, 3T_0_249_L931endloop
PIN, I1, I, 4T_0_249_L931endloop
PIN, O, O, FFin-0_249_L931endloop
END
SYM, 0_249_L931endloop, DFF
PIN, D, I, FFin-0_249_L931endloop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_249_L931endloop
END
SYM, 9T_SYM0_258_L978looptop, AND
PIN, I1, I, 0_259_L1046tree2
PIN, I, I, 0_258_L978looptop
PIN, O, O, 9T_0_258_L978looptop
END
SYM, 10T_SYM0_258_L978looptop, BUF
PIN, I, I, 0_249_L931endloop
PIN, O, O, 10T_0_258_L978looptop
END
SYM, FFin-0_258_L978looptop, OR
PIN, I0, I, 9T_0_258_L978looptop
PIN, I1, I, 10T_0_258_L978looptop
PIN, O, O, FFin-0_258_L978looptop
END
SYM, 0_258_L978looptop, DFF
PIN, D, I, FFin-0_258_L978looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_258_L978looptop
END
SYM, 0T_SYM0_258_L981endloop, AND
PIN, I1, I, 0_259_L1060comp
PIN, I, I, 0_258_L978looptop
PIN, O, O, 0T_0_258_L981endloop
END
SYM, FFin-0_258_L981endloop, BUF
PIN, I, I, 0T_0_258_L981endloop
PIN, O, O, FFin-0_258_L981endloop
END
SYM, 0_258_L981endloop, DFF
PIN, D, I, FFin-0_258_L981endloop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_258_L981endloop
END
SYM, 0T_SYM0_259_L988car_4, AND
PIN, I3, I, 0_218__delay_1,,INV
PIN, I2, I, 0_218__delay_0,,INV
PIN, I1, I, 0_218__delay_2,,INV
PIN, I, I, 0_218__delay_3,,INV
PIN, O, O, 0T_0_259_L988car_4
END
SYM, SYM0_259_L988car_4, BUF
PIN, I, I, 0T_0_259_L988car_4
PIN, O, O, 0_259_L988car_4
END
SYM, 0T_SYM0_259_L1003sub_3, AND
PIN, I3, I, 0_218__delay_5,,INV
PIN, I2, I, 0_218__delay_4,,INV
PIN, I1, I, 0_218__delay_6,,INV
PIN, I, I, 0_218__delay_7,,INV
PIN, O, O, 0T_0_259_L1003sub_3
END
SYM, 17T_SYM0_259_L1003sub_3, AND
PIN, I1, I, 0_218__delay_6
PIN, I, I, 0_218__delay_7
PIN, O, O, 17T_0_259_L1003sub_3
END
SYM, 18T_SYM0_259_L1003sub_3, AND
PIN, I1, I, 0_218__delay_4
PIN, I, I, 0_218__delay_7
PIN, O, O, 18T_0_259_L1003sub_3
END
SYM, 19T_SYM0_259_L1003sub_3, AND
PIN, I1, I, 0_218__delay_5
PIN, I, I, 0_218__delay_7
PIN, O, O, 19T_0_259_L1003sub_3
END
SYM, SYM0_259_L1003sub_3, OR
PIN, I0, I, 0T_0_259_L1003sub_3
PIN, I1, I, 17T_0_259_L1003sub_3
PIN, I2, I, 18T_0_259_L1003sub_3
PIN, I3, I, 19T_0_259_L1003sub_3
PIN, O, O, 0_259_L1003sub_3
END
SYM, 0T_SYM0_259_L1004car_4, AND
PIN, I3, I, 0_218__delay_5,,INV
PIN, I2, I, 0_218__delay_4,,INV
PIN, I1, I, 0_218__delay_6,,INV
PIN, I, I, 0_218__delay_7,,INV
PIN, O, O, 0T_0_259_L1004car_4
END
SYM, SYM0_259_L1004car_4, BUF
PIN, I, I, 0T_0_259_L1004car_4
PIN, O, O, 0_259_L1004car_4
END
SYM, 38T_SYM0_259_L1025word_1, AND
PIN, I1, I, 0_218__delay_4,,INV
PIN, I, I, 0_259_L988car_4
PIN, O, O, 38T_0_259_L1025word_1
END
SYM, 43T_SYM0_259_L1025word_1, AND
PIN, I1, I, 0_218__delay_4
PIN, I, I, 0_259_L988car_4,,INV
PIN, O, O, 43T_0_259_L1025word_1
END
SYM, 51T_SYM0_259_L1025word_1, BUF
PIN, I, I, 0_218__delay_6
PIN, O, O, 51T_0_259_L1025word_1
END
SYM, 52T_SYM0_259_L1025word_1, BUF
PIN, I, I, 0_218__delay_5
PIN, O, O, 52T_0_259_L1025word_1
END
SYM, SYM0_259_L1025word_1, OR
PIN, I0, I, 38T_0_259_L1025word_1
PIN, I1, I, 43T_0_259_L1025word_1
PIN, I2, I, 51T_0_259_L1025word_1
PIN, I3, I, 52T_0_259_L1025word_1
PIN, O, O, 0_259_L1025word_1
END
SYM, 4T_SYM0_259_L1025word_2, AND
PIN, I1, I, 0_259_L988car_4,,INV
PIN, I, I, 0_218__delay_7
PIN, O, O, 4T_0_259_L1025word_2
END
SYM, 5T_SYM0_259_L1025word_2, AND
PIN, I1, I, 0_259_L1003sub_3
PIN, I, I, 0_218__delay_7
PIN, O, O, 5T_0_259_L1025word_2
END
SYM, 6T_SYM0_259_L1025word_2, AND
PIN, I1, I, 0_259_L1003sub_3
PIN, I, I, 0_259_L988car_4
PIN, O, O, 6T_0_259_L1025word_2
END
SYM, SYM0_259_L1025word_2, OR
PIN, I0, I, 4T_0_259_L1025word_2
PIN, I1, I, 5T_0_259_L1025word_2
PIN, I2, I, 6T_0_259_L1025word_2
PIN, O, O, 0_259_L1025word_2
END
SYM, 2T_SYM0_259_L1025word_3, AND
PIN, I2, I, 0_259_L1004car_4
PIN, I1, I, 0_218__delay_8,,INV
PIN, I, I, 0_259_L988car_4
PIN, O, O, 2T_0_259_L1025word_3
END
SYM, 4T_SYM0_259_L1025word_3, AND
PIN, I1, I, 0_259_L1004car_4,,INV
PIN, I, I, 0_218__delay_8
PIN, O, O, 4T_0_259_L1025word_3
END
SYM, 5T_SYM0_259_L1025word_3, AND
PIN, I1, I, 0_218__delay_8
PIN, I, I, 0_259_L988car_4,,INV
PIN, O, O, 5T_0_259_L1025word_3
END
SYM, SYM0_259_L1025word_3, OR
PIN, I0, I, 2T_0_259_L1025word_3
PIN, I1, I, 4T_0_259_L1025word_3
PIN, I2, I, 5T_0_259_L1025word_3
PIN, O, O, 0_259_L1025word_3
END
SYM, 61T_SYM0_259_L1029tree2_0, BUF
PIN, I, I, 0_218__delay_0,,INV
PIN, O, O, 61T_0_259_L1029tree2_0
END
SYM, 62T_SYM0_259_L1029tree2_0, BUF
PIN, I, I, 0_218__delay_3
PIN, O, O, 62T_0_259_L1029tree2_0
END
SYM, 63T_SYM0_259_L1029tree2_0, BUF
PIN, I, I, 0_218__delay_2
PIN, O, O, 63T_0_259_L1029tree2_0
END
SYM, 64T_SYM0_259_L1029tree2_0, BUF
PIN, I, I, 0_218__delay_1
PIN, O, O, 64T_0_259_L1029tree2_0
END
SYM, SYM0_259_L1029tree2_0, OR
PIN, I0, I, 61T_0_259_L1029tree2_0
PIN, I1, I, 62T_0_259_L1029tree2_0
PIN, I2, I, 63T_0_259_L1029tree2_0
PIN, I3, I, 64T_0_259_L1029tree2_0
PIN, O, O, 0_259_L1029tree2_0
END
SYM, 61T_SYM0_259_L1046tree2, BUF
PIN, I, I, 0_259_L1025word_3
PIN, O, O, 61T_0_259_L1046tree2
END
SYM, 62T_SYM0_259_L1046tree2, BUF
PIN, I, I, 0_259_L1025word_2
PIN, O, O, 62T_0_259_L1046tree2
END
SYM, 63T_SYM0_259_L1046tree2, BUF
PIN, I, I, 0_259_L1025word_1
PIN, O, O, 63T_0_259_L1046tree2
END
SYM, 64T_SYM0_259_L1046tree2, BUF
PIN, I, I, 0_259_L1029tree2_0
PIN, O, O, 64T_0_259_L1046tree2
END
SYM, SYM0_259_L1046tree2, OR
PIN, I0, I, 61T_0_259_L1046tree2
PIN, I1, I, 62T_0_259_L1046tree2
PIN, I2, I, 63T_0_259_L1046tree2
PIN, I3, I, 64T_0_259_L1046tree2
PIN, O, O, 0_259_L1046tree2
END
SYM, 0T_SYM0_259_L1049twoop_2, AND
PIN, I3, I, 0_218__delay_1,,INV
PIN, I2, I, 0_218__delay_0,,INV
PIN, I1, I, 0_218__delay_2,,INV
PIN, I, I, 0_258_L978looptop
PIN, O, O, 0T_0_259_L1049twoop_2
END
SYM, 4T_SYM0_259_L1049twoop_2, AND
PIN, I2, I, 0_218__delay_0
PIN, I1, I, 0_218__delay_2
PIN, I, I, 0_258_L978looptop
PIN, O, O, 4T_0_259_L1049twoop_2
END
SYM, 5T_SYM0_259_L1049twoop_2, AND
PIN, I2, I, 0_218__delay_1
PIN, I1, I, 0_218__delay_2
PIN, I, I, 0_258_L978looptop
PIN, O, O, 5T_0_259_L1049twoop_2
END
SYM, SYM0_259_L1049twoop_2, OR
PIN, I0, I, 0T_0_259_L1049twoop_2
PIN, I1, I, 4T_0_259_L1049twoop_2
PIN, I2, I, 5T_0_259_L1049twoop_2
PIN, O, O, 0_259_L1049twoop_2
END
SYM, 0T_SYM0_259_L1049twoop_5, AND
PIN, I3, I, 0_218__delay_5,,INV
PIN, I2, I, 0_218__delay_4,,INV
PIN, I1, I, 0_259_L988car_4
PIN, I, I, 0_258_L978looptop
PIN, O, O, 0T_0_259_L1049twoop_5
END
SYM, 4T_SYM0_259_L1049twoop_5, AND
PIN, I2, I, 0_218__delay_5
PIN, I1, I, 0_259_L988car_4,,INV
PIN, I, I, 0_258_L978looptop
PIN, O, O, 4T_0_259_L1049twoop_5
END
SYM, 5T_SYM0_259_L1049twoop_5, AND
PIN, I2, I, 0_218__delay_5
PIN, I1, I, 0_218__delay_4
PIN, I, I, 0_258_L978looptop
PIN, O, O, 5T_0_259_L1049twoop_5
END
SYM, SYM0_259_L1049twoop_5, OR
PIN, I0, I, 0T_0_259_L1049twoop_5
PIN, I1, I, 4T_0_259_L1049twoop_5
PIN, I2, I, 5T_0_259_L1049twoop_5
PIN, O, O, 0_259_L1049twoop_5
END
SYM, 4T_SYM0_259_L1049twoop_7, AND
PIN, I2, I, 0_259_L988car_4,,INV
PIN, I1, I, 0_218__delay_7
PIN, I, I, 0_258_L978looptop
PIN, O, O, 4T_0_259_L1049twoop_7
END
SYM, 5T_SYM0_259_L1049twoop_7, AND
PIN, I2, I, 0_259_L1003sub_3
PIN, I1, I, 0_218__delay_7
PIN, I, I, 0_258_L978looptop
PIN, O, O, 5T_0_259_L1049twoop_7
END
SYM, 6T_SYM0_259_L1049twoop_7, AND
PIN, I2, I, 0_259_L1003sub_3
PIN, I1, I, 0_259_L988car_4
PIN, I, I, 0_258_L978looptop
PIN, O, O, 6T_0_259_L1049twoop_7
END
SYM, SYM0_259_L1049twoop_7, OR
PIN, I0, I, 4T_0_259_L1049twoop_7
PIN, I1, I, 5T_0_259_L1049twoop_7
PIN, I2, I, 6T_0_259_L1049twoop_7
PIN, O, O, 0_259_L1049twoop_7
END
SYM, 2T_SYM0_259_L1049twoop_8, AND
PIN, I3, I, 0_259_L1004car_4
PIN, I2, I, 0_218__delay_8,,INV
PIN, I1, I, 0_259_L988car_4
PIN, I, I, 0_258_L978looptop
PIN, O, O, 2T_0_259_L1049twoop_8
END
SYM, 4T_SYM0_259_L1049twoop_8, AND
PIN, I2, I, 0_259_L1004car_4,,INV
PIN, I1, I, 0_218__delay_8
PIN, I, I, 0_258_L978looptop
PIN, O, O, 4T_0_259_L1049twoop_8
END
SYM, 5T_SYM0_259_L1049twoop_8, AND
PIN, I2, I, 0_218__delay_8
PIN, I1, I, 0_259_L988car_4,,INV
PIN, I, I, 0_258_L978looptop
PIN, O, O, 5T_0_259_L1049twoop_8
END
SYM, SYM0_259_L1049twoop_8, OR
PIN, I0, I, 2T_0_259_L1049twoop_8
PIN, I1, I, 4T_0_259_L1049twoop_8
PIN, I2, I, 5T_0_259_L1049twoop_8
PIN, O, O, 0_259_L1049twoop_8
END
SYM, 0T_SYMT0_259L1050_0_218__delay_3, AND
PIN, I3, I, 0_218__delay_1,,INV
PIN, I2, I, 0_218__delay_0,,INV
PIN, I1, I, 0_218__delay_2,,INV
PIN, I, I, 0_218__delay_3,,INV
PIN, O, O, 0T_T0_259L1050_0_218__delay_3
END
SYM, 17T_SYMT0_259L1050_0_218__delay_3, AND
PIN, I1, I, 0_218__delay_2
PIN, I, I, 0_218__delay_3
PIN, O, O, 17T_T0_259L1050_0_218__delay_3
END
SYM, 18T_SYMT0_259L1050_0_218__delay_3, AND
PIN, I1, I, 0_218__delay_0
PIN, I, I, 0_218__delay_3
PIN, O, O, 18T_T0_259L1050_0_218__delay_3
END
SYM, 19T_SYMT0_259L1050_0_218__delay_3, AND
PIN, I1, I, 0_218__delay_1
PIN, I, I, 0_218__delay_3
PIN, O, O, 19T_T0_259L1050_0_218__delay_3
END
SYM, SYMT0_259L1050_0_218__delay_3, OR
PIN, I0, I, 0T_T0_259L1050_0_218__delay_3
PIN, I1, I, 17T_T0_259L1050_0_218__delay_3
PIN, I2, I, 18T_T0_259L1050_0_218__delay_3
PIN, I3, I, 19T_T0_259L1050_0_218__delay_3
PIN, O, O, T0_259L1050_0_218__delay_3
END
SYM, 0T_SYMT0_259L1051_0_218__delay_6, AND
PIN, I3, I, 0_218__delay_5,,INV
PIN, I2, I, 0_218__delay_4,,INV
PIN, I1, I, 0_218__delay_6,,INV
PIN, I, I, 0_259_L988car_4
PIN, O, O, 0T_T0_259L1051_0_218__delay_6
END
SYM, 17T_SYMT0_259L1051_0_218__delay_6, AND
PIN, I1, I, 0_218__delay_6
PIN, I, I, 0_259_L988car_4,,INV
PIN, O, O, 17T_T0_259L1051_0_218__delay_6
END
SYM, 18T_SYMT0_259L1051_0_218__delay_6, AND
PIN, I1, I, 0_218__delay_4
PIN, I, I, 0_218__delay_6
PIN, O, O, 18T_T0_259L1051_0_218__delay_6
END
SYM, 19T_SYMT0_259L1051_0_218__delay_6, AND
PIN, I1, I, 0_218__delay_5
PIN, I, I, 0_218__delay_6
PIN, O, O, 19T_T0_259L1051_0_218__delay_6
END
SYM, SYMT0_259L1051_0_218__delay_6, OR
PIN, I0, I, 0T_T0_259L1051_0_218__delay_6
PIN, I1, I, 17T_T0_259L1051_0_218__delay_6
PIN, I2, I, 18T_T0_259L1051_0_218__delay_6
PIN, I3, I, 19T_T0_259L1051_0_218__delay_6
PIN, O, O, T0_259L1051_0_218__delay_6
END
SYM, 0T_SYM0_259_L1060comp, AND
PIN, I3, I, 0_259_L1029tree2_0,,INV
PIN, I2, I, 0_259_L1025word_1,,INV
PIN, I1, I, 0_259_L1025word_2,,INV
PIN, I, I, 0_259_L1025word_3,,INV
PIN, O, O, 0T_0_259_L1060comp
END
SYM, SYM0_259_L1060comp, BUF
PIN, I, I, 0T_0_259_L1060comp
PIN, O, O, 0_259_L1060comp
END
SYM, 61T_SYM0_260_L1070word_1, BUF
PIN, I, I, 0_217__row_7
PIN, O, O, 61T_0_260_L1070word_1
END
SYM, 62T_SYM0_260_L1070word_1, BUF
PIN, I, I, 0_217__row_6
PIN, O, O, 62T_0_260_L1070word_1
END
SYM, 63T_SYM0_260_L1070word_1, BUF
PIN, I, I, 0_217__row_5
PIN, O, O, 63T_0_260_L1070word_1
END
SYM, 64T_SYM0_260_L1070word_1, BUF
PIN, I, I, 0_217__row_4
PIN, O, O, 64T_0_260_L1070word_1
END
SYM, SYM0_260_L1070word_1, OR
PIN, I0, I, 61T_0_260_L1070word_1
PIN, I1, I, 62T_0_260_L1070word_1
PIN, I2, I, 63T_0_260_L1070word_1
PIN, I3, I, 64T_0_260_L1070word_1
PIN, O, O, 0_260_L1070word_1
END
SYM, 3T_SYM0_260_L1070word_2, BUF
PIN, I, I, 0_217__row_9
PIN, O, O, 3T_0_260_L1070word_2
END
SYM, 4T_SYM0_260_L1070word_2, BUF
PIN, I, I, 0_217__row_8
PIN, O, O, 4T_0_260_L1070word_2
END
SYM, SYM0_260_L1070word_2, OR
PIN, I0, I, 3T_0_260_L1070word_2
PIN, I1, I, 4T_0_260_L1070word_2
PIN, O, O, 0_260_L1070word_2
END
SYM, 61T_SYM0_260_L1074tree2_0, BUF
PIN, I, I, 0_217__row_3
PIN, O, O, 61T_0_260_L1074tree2_0
END
SYM, 62T_SYM0_260_L1074tree2_0, BUF
PIN, I, I, 0_217__row_2
PIN, O, O, 62T_0_260_L1074tree2_0
END
SYM, 63T_SYM0_260_L1074tree2_0, BUF
PIN, I, I, 0_217__row_1
PIN, O, O, 63T_0_260_L1074tree2_0
END
SYM, 64T_SYM0_260_L1074tree2_0, BUF
PIN, I, I, 0_217__row_0
PIN, O, O, 64T_0_260_L1074tree2_0
END
SYM, SYM0_260_L1074tree2_0, OR
PIN, I0, I, 61T_0_260_L1074tree2_0
PIN, I1, I, 62T_0_260_L1074tree2_0
PIN, I2, I, 63T_0_260_L1074tree2_0
PIN, I3, I, 64T_0_260_L1074tree2_0
PIN, O, O, 0_260_L1074tree2_0
END
SYM, 16T_SYM0_260_L1096twoop, AND
PIN, I1, I, 0_260_L1070word_2
PIN, I, I, 0_258_L981endloop
PIN, O, O, 16T_0_260_L1096twoop
END
SYM, 17T_SYM0_260_L1096twoop, AND
PIN, I1, I, 0_260_L1070word_1
PIN, I, I, 0_258_L981endloop
PIN, O, O, 17T_0_260_L1096twoop
END
SYM, 18T_SYM0_260_L1096twoop, AND
PIN, I1, I, 0_260_L1074tree2_0
PIN, I, I, 0_258_L981endloop
PIN, O, O, 18T_0_260_L1096twoop
END
SYM, SYM0_260_L1096twoop, OR
PIN, I0, I, 16T_0_260_L1096twoop
PIN, I1, I, 17T_0_260_L1096twoop
PIN, I2, I, 18T_0_260_L1096twoop
PIN, O, O, 0_260_L1096twoop
END
SYM, 0_274_L1110_curstate, INV
PIN, I, I, 0_1_0Running
PIN, O, O, 0_274_L1110_curstate
END
SYM, 24T_SYM0_275__count1_0, AND
PIN, I1, I, 0_275__count1_0,,INV
PIN, I, I, 0_322_L1478endloop
PIN, O, O, 24T_0_275__count1_0
END
SYM, 25T_SYM0_275__count1_0, AND
PIN, I1, I, 0_322_L1478endloop
PIN, I, I, 0_340_L3144comp
PIN, O, O, 25T_0_275__count1_0
END
SYM, 26T_SYM0_275__count1_0, AND
PIN, I1, I, 0_275__count1_0,,INV
PIN, I, I, 0_303_L1216looptop
PIN, O, O, 26T_0_275__count1_0
END
SYM, 27T_SYM0_275__count1_0, AND
PIN, I1, I, 0_303_L1216looptop
PIN, I, I, 0_340_L3144comp
PIN, O, O, 27T_0_275__count1_0
END
SYM, 28T_SYM0_275__count1_0, AND
PIN, I1, I, 0_275__count1_0
PIN, I, I, 0_340_L3144comp
PIN, O, O, 28T_0_275__count1_0
END
SYM, 1OR_0_275__count1_0, OR
PIN, I0, I, 24T_0_275__count1_0
PIN, I1, I, 25T_0_275__count1_0
PIN, I2, I, 26T_0_275__count1_0
PIN, I3, I, 27T_0_275__count1_0
PIN, O, O, 1OR_0_275__count1_0
END
SYM, FFin-0_275__count1_0, OR
PIN, I0, I, 1OR_0_275__count1_0
PIN, I1, I, 28T_0_275__count1_0
PIN, O, O, FFin-0_275__count1_0
END
SYM, 0_275__count1_0, DFF
PIN, D, I, FFin-0_275__count1_0
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_275__count1_0
END
SYM, 3T_SYM0_275__count1_1, BUF
PIN, I, I, 0_340_L3167word_1
PIN, O, O, 3T_0_275__count1_1
END
SYM, 4T_SYM0_275__count1_1, BUF
PIN, I, I, 0_340_L3171tree2_0
PIN, O, O, 4T_0_275__count1_1
END
SYM, FFin-0_275__count1_1, OR
PIN, I0, I, 3T_0_275__count1_1
PIN, I1, I, 4T_0_275__count1_1
PIN, O, O, FFin-0_275__count1_1
END
SYM, 0_275__count1_1, DFF
PIN, D, I, FFin-0_275__count1_1
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_275__count1_1
END
SYM, 3T_SYM0_275__count1_2, BUF
PIN, I, I, 0_340_L3186word_3
PIN, O, O, 3T_0_275__count1_2
END
SYM, 4T_SYM0_275__count1_2, BUF
PIN, I, I, 0_340_L3190tree2_2
PIN, O, O, 4T_0_275__count1_2
END
SYM, FFin-0_275__count1_2, OR
PIN, I0, I, 3T_0_275__count1_2
PIN, I1, I, 4T_0_275__count1_2
PIN, O, O, FFin-0_275__count1_2
END
SYM, 0_275__count1_2, DFF
PIN, D, I, FFin-0_275__count1_2
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_275__count1_2
END
SYM, 3T_SYM0_275__count1_3, BUF
PIN, I, I, 0_340_L3205word_2
PIN, O, O, 3T_0_275__count1_3
END
SYM, 4T_SYM0_275__count1_3, BUF
PIN, I, I, 0_340_L3209tree2_1
PIN, O, O, 4T_0_275__count1_3
END
SYM, FFin-0_275__count1_3, OR
PIN, I0, I, 3T_0_275__count1_3
PIN, I1, I, 4T_0_275__count1_3
PIN, O, O, FFin-0_275__count1_3
END
SYM, 0_275__count1_3, DFF
PIN, D, I, FFin-0_275__count1_3
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_275__count1_3
END
SYM, 3T_SYM0_275__count1_4, BUF
PIN, I, I, 0_340_L3225word_1
PIN, O, O, 3T_0_275__count1_4
END
SYM, 4T_SYM0_275__count1_4, BUF
PIN, I, I, 0_340_L3229tree2_0
PIN, O, O, 4T_0_275__count1_4
END
SYM, FFin-0_275__count1_4, OR
PIN, I0, I, 3T_0_275__count1_4
PIN, I1, I, 4T_0_275__count1_4
PIN, O, O, FFin-0_275__count1_4
END
SYM, 0_275__count1_4, DFF
PIN, D, I, FFin-0_275__count1_4
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_275__count1_4
END
SYM, 61T_SYM0_275__count1_5, BUF
PIN, I, I, 0_340_L3244word_3
PIN, O, O, 61T_0_275__count1_5
END
SYM, 62T_SYM0_275__count1_5, BUF
PIN, I, I, 0_340_L3244word_2
PIN, O, O, 62T_0_275__count1_5
END
SYM, 63T_SYM0_275__count1_5, BUF
PIN, I, I, 0_340_L3244word_1
PIN, O, O, 63T_0_275__count1_5
END
SYM, 64T_SYM0_275__count1_5, BUF
PIN, I, I, 0_294_L1169endloop
PIN, O, O, 64T_0_275__count1_5
END
SYM, FFin-0_275__count1_5, OR
PIN, I0, I, 61T_0_275__count1_5
PIN, I1, I, 62T_0_275__count1_5
PIN, I2, I, 63T_0_275__count1_5
PIN, I3, I, 64T_0_275__count1_5
PIN, O, O, FFin-0_275__count1_5
END
SYM, 0_275__count1_5, DFF
PIN, D, I, FFin-0_275__count1_5
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_275__count1_5
END
SYM, 3T_SYM0_275__count1_6, BUF
PIN, I, I, 0_340_L3262word_2
PIN, O, O, 3T_0_275__count1_6
END
SYM, 4T_SYM0_275__count1_6, BUF
PIN, I, I, 0_340_L3266tree2_1
PIN, O, O, 4T_0_275__count1_6
END
SYM, FFin-0_275__count1_6, OR
PIN, I0, I, 3T_0_275__count1_6
PIN, I1, I, 4T_0_275__count1_6
PIN, O, O, FFin-0_275__count1_6
END
SYM, 0_275__count1_6, DFF
PIN, D, I, FFin-0_275__count1_6
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_275__count1_6
END
SYM, 3T_SYM0_275__count1_7, BUF
PIN, I, I, 0_340_L3282word_1
PIN, O, O, 3T_0_275__count1_7
END
SYM, 4T_SYM0_275__count1_7, BUF
PIN, I, I, 0_340_L3286tree2_0
PIN, O, O, 4T_0_275__count1_7
END
SYM, FFin-0_275__count1_7, OR
PIN, I0, I, 3T_0_275__count1_7
PIN, I1, I, 4T_0_275__count1_7
PIN, O, O, FFin-0_275__count1_7
END
SYM, 0_275__count1_7, DFF
PIN, D, I, FFin-0_275__count1_7
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_275__count1_7
END
SYM, 3T_SYM0_275__count1_8, BUF
PIN, I, I, 0_340_L3302word_1
PIN, O, O, 3T_0_275__count1_8
END
SYM, 4T_SYM0_275__count1_8, BUF
PIN, I, I, 0_340_L3306tree2_0
PIN, O, O, 4T_0_275__count1_8
END
SYM, FFin-0_275__count1_8, OR
PIN, I0, I, 3T_0_275__count1_8
PIN, I1, I, 4T_0_275__count1_8
PIN, O, O, FFin-0_275__count1_8
END
SYM, 0_275__count1_8, DFF
PIN, D, I, FFin-0_275__count1_8
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_275__count1_8
END
SYM, 3T_SYM0_275__count1_9, BUF
PIN, I, I, 0_340_L3322word_1
PIN, O, O, 3T_0_275__count1_9
END
SYM, 4T_SYM0_275__count1_9, BUF
PIN, I, I, 0_340_L3326tree2_0
PIN, O, O, 4T_0_275__count1_9
END
SYM, FFin-0_275__count1_9, OR
PIN, I0, I, 3T_0_275__count1_9
PIN, I1, I, 4T_0_275__count1_9
PIN, O, O, FFin-0_275__count1_9
END
SYM, 0_275__count1_9, DFF
PIN, D, I, FFin-0_275__count1_9
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_275__count1_9
END
SYM, 1T_SYM0_275__count2_0, AND
PIN, I2, I, 0_303_L1216looptop,,INV
PIN, I1, I, 0_275__count2_0
PIN, I, I, 0_306_L1282looptop,,INV
PIN, O, O, 1T_0_275__count2_0
END
SYM, 3T_SYM0_275__count2_0, AND
PIN, I1, I, 0_275__count2_0,,INV
PIN, I, I, 0_306_L1282looptop
PIN, O, O, 3T_0_275__count2_0
END
SYM, FFin-0_275__count2_0, OR
PIN, I0, I, 1T_0_275__count2_0
PIN, I1, I, 3T_0_275__count2_0
PIN, O, O, FFin-0_275__count2_0
END
SYM, 0_275__count2_0, DFF
PIN, D, I, FFin-0_275__count2_0
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_275__count2_0
END
SYM, 6T_SYM0_275__count2_1, AND
PIN, I2, I, 0_275__count2_1,,INV
PIN, I1, I, 0_306_L1282looptop
PIN, I, I, 0_275__count2_0,,INV
PIN, O, O, 6T_0_275__count2_1
END
SYM, 7T_SYM0_275__count2_1, AND
PIN, I2, I, 0_303_L1216looptop,,INV
PIN, I1, I, 0_275__count2_1
PIN, I, I, 0_306_L1282looptop,,INV
PIN, O, O, 7T_0_275__count2_1
END
SYM, 8T_SYM0_275__count2_1, AND
PIN, I2, I, 0_303_L1216looptop,,INV
PIN, I1, I, 0_275__count2_1
PIN, I, I, 0_275__count2_0
PIN, O, O, 8T_0_275__count2_1
END
SYM, 9T_SYM0_275__count2_1, AND
PIN, I2, I, 0_275__count2_1
PIN, I1, I, 0_306_L1282looptop
PIN, I, I, 0_275__count2_0
PIN, O, O, 9T_0_275__count2_1
END
SYM, FFin-0_275__count2_1, OR
PIN, I0, I, 6T_0_275__count2_1
PIN, I1, I, 7T_0_275__count2_1
PIN, I2, I, 8T_0_275__count2_1
PIN, I3, I, 9T_0_275__count2_1
PIN, O, O, FFin-0_275__count2_1
END
SYM, 0_275__count2_1, DFF
PIN, D, I, FFin-0_275__count2_1
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_275__count2_1
END
SYM, 9T_SYM0_275__count2_2, AND
PIN, I2, I, 0_303_L1216looptop,,INV
PIN, I1, I, 0_275__count2_2
PIN, I, I, 0_306_L1282looptop,,INV
PIN, O, O, 9T_0_275__count2_2
END
SYM, 28T_SYM0_275__count2_2, BUF
PIN, I, I, 0_308_L1356twoop_2
PIN, O, O, 28T_0_275__count2_2
END
SYM, FFin-0_275__count2_2, OR
PIN, I0, I, 9T_0_275__count2_2
PIN, I1, I, 28T_0_275__count2_2
PIN, O, O, FFin-0_275__count2_2
END
SYM, 0_275__count2_2, DFF
PIN, D, I, FFin-0_275__count2_2
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_275__count2_2
END
SYM, 24T_SYM0_275__count2_3, AND
PIN, I1, I, 0_306_L1282looptop
PIN, I, I, T0_308L1357_0_275__count2_3
PIN, O, O, 24T_0_275__count2_3
END
SYM, 25T_SYM0_275__count2_3, AND
PIN, I1, I, 0_303_L1216looptop
PIN, I, I, 0_306_L1282looptop,,INV
PIN, O, O, 25T_0_275__count2_3
END
SYM, 26T_SYM0_275__count2_3, AND
PIN, I1, I, 0_303_L1216looptop
PIN, I, I, T0_308L1357_0_275__count2_3
PIN, O, O, 26T_0_275__count2_3
END
SYM, 27T_SYM0_275__count2_3, AND
PIN, I1, I, 0_275__count2_3
PIN, I, I, 0_306_L1282looptop,,INV
PIN, O, O, 27T_0_275__count2_3
END
SYM, 28T_SYM0_275__count2_3, AND
PIN, I1, I, 0_275__count2_3
PIN, I, I, T0_308L1357_0_275__count2_3
PIN, O, O, 28T_0_275__count2_3
END
SYM, 1OR_0_275__count2_3, OR
PIN, I0, I, 24T_0_275__count2_3
PIN, I1, I, 25T_0_275__count2_3
PIN, I2, I, 26T_0_275__count2_3
PIN, I3, I, 27T_0_275__count2_3
PIN, O, O, 1OR_0_275__count2_3
END
SYM, FFin-0_275__count2_3, OR
PIN, I0, I, 1OR_0_275__count2_3
PIN, I1, I, 28T_0_275__count2_3
PIN, O, O, FFin-0_275__count2_3
END
SYM, 0_275__count2_3, DFF
PIN, D, I, FFin-0_275__count2_3
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_275__count2_3
END
SYM, 6T_SYM0_275__count2_4, AND
PIN, I2, I, 0_275__count2_4,,INV
PIN, I1, I, 0_306_L1282looptop
PIN, I, I, 0_307_L1292car_4
PIN, O, O, 6T_0_275__count2_4
END
SYM, 7T_SYM0_275__count2_4, AND
PIN, I2, I, 0_303_L1216looptop,,INV
PIN, I1, I, 0_275__count2_4
PIN, I, I, 0_306_L1282looptop,,INV
PIN, O, O, 7T_0_275__count2_4
END
SYM, 8T_SYM0_275__count2_4, AND
PIN, I2, I, 0_303_L1216looptop,,INV
PIN, I1, I, 0_275__count2_4
PIN, I, I, 0_307_L1292car_4,,INV
PIN, O, O, 8T_0_275__count2_4
END
SYM, 9T_SYM0_275__count2_4, AND
PIN, I2, I, 0_275__count2_4
PIN, I1, I, 0_306_L1282looptop
PIN, I, I, 0_307_L1292car_4,,INV
PIN, O, O, 9T_0_275__count2_4
END
SYM, FFin-0_275__count2_4, OR
PIN, I0, I, 6T_0_275__count2_4
PIN, I1, I, 7T_0_275__count2_4
PIN, I2, I, 8T_0_275__count2_4
PIN, I3, I, 9T_0_275__count2_4
PIN, O, O, FFin-0_275__count2_4
END
SYM, 0_275__count2_4, DFF
PIN, D, I, FFin-0_275__count2_4
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_275__count2_4
END
SYM, 28T_SYM0_275__count2_5, AND
PIN, I1, I, 0_303_L1216looptop
PIN, I, I, 0_306_L1282looptop,,INV
PIN, O, O, 28T_0_275__count2_5
END
SYM, 29T_SYM0_275__count2_5, AND
PIN, I1, I, 0_275__count2_5
PIN, I, I, 0_306_L1282looptop,,INV
PIN, O, O, 29T_0_275__count2_5
END
SYM, 36T_SYM0_275__count2_5, BUF
PIN, I, I, 0_308_L1356twoop_5
PIN, O, O, 36T_0_275__count2_5
END
SYM, FFin-0_275__count2_5, OR
PIN, I0, I, 28T_0_275__count2_5
PIN, I1, I, 29T_0_275__count2_5
PIN, I2, I, 36T_0_275__count2_5
PIN, O, O, FFin-0_275__count2_5
END
SYM, 0_275__count2_5, DFF
PIN, D, I, FFin-0_275__count2_5
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_275__count2_5
END
SYM, 24T_SYM0_275__count2_6, AND
PIN, I1, I, 0_306_L1282looptop
PIN, I, I, T0_308L1358_0_275__count2_6
PIN, O, O, 24T_0_275__count2_6
END
SYM, 25T_SYM0_275__count2_6, AND
PIN, I1, I, 0_303_L1216looptop
PIN, I, I, 0_306_L1282looptop,,INV
PIN, O, O, 25T_0_275__count2_6
END
SYM, 26T_SYM0_275__count2_6, AND
PIN, I1, I, 0_303_L1216looptop
PIN, I, I, T0_308L1358_0_275__count2_6
PIN, O, O, 26T_0_275__count2_6
END
SYM, 27T_SYM0_275__count2_6, AND
PIN, I1, I, 0_275__count2_6
PIN, I, I, 0_306_L1282looptop,,INV
PIN, O, O, 27T_0_275__count2_6
END
SYM, 28T_SYM0_275__count2_6, AND
PIN, I1, I, 0_275__count2_6
PIN, I, I, T0_308L1358_0_275__count2_6
PIN, O, O, 28T_0_275__count2_6
END
SYM, 1OR_0_275__count2_6, OR
PIN, I0, I, 24T_0_275__count2_6
PIN, I1, I, 25T_0_275__count2_6
PIN, I2, I, 26T_0_275__count2_6
PIN, I3, I, 27T_0_275__count2_6
PIN, O, O, 1OR_0_275__count2_6
END
SYM, FFin-0_275__count2_6, OR
PIN, I0, I, 1OR_0_275__count2_6
PIN, I1, I, 28T_0_275__count2_6
PIN, O, O, FFin-0_275__count2_6
END
SYM, 0_275__count2_6, DFF
PIN, D, I, FFin-0_275__count2_6
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_275__count2_6
END
SYM, 24T_SYM0_275__count2_7, AND
PIN, I1, I, 0_306_L1282looptop
PIN, I, I, T0_308L1359_0_275__count2_7
PIN, O, O, 24T_0_275__count2_7
END
SYM, 25T_SYM0_275__count2_7, AND
PIN, I1, I, 0_303_L1216looptop
PIN, I, I, 0_306_L1282looptop,,INV
PIN, O, O, 25T_0_275__count2_7
END
SYM, 26T_SYM0_275__count2_7, AND
PIN, I1, I, 0_303_L1216looptop
PIN, I, I, T0_308L1359_0_275__count2_7
PIN, O, O, 26T_0_275__count2_7
END
SYM, 27T_SYM0_275__count2_7, AND
PIN, I1, I, 0_275__count2_7
PIN, I, I, 0_306_L1282looptop,,INV
PIN, O, O, 27T_0_275__count2_7
END
SYM, 28T_SYM0_275__count2_7, AND
PIN, I1, I, 0_275__count2_7
PIN, I, I, T0_308L1359_0_275__count2_7
PIN, O, O, 28T_0_275__count2_7
END
SYM, 1OR_0_275__count2_7, OR
PIN, I0, I, 24T_0_275__count2_7
PIN, I1, I, 25T_0_275__count2_7
PIN, I2, I, 26T_0_275__count2_7
PIN, I3, I, 27T_0_275__count2_7
PIN, O, O, 1OR_0_275__count2_7
END
SYM, FFin-0_275__count2_7, OR
PIN, I0, I, 1OR_0_275__count2_7
PIN, I1, I, 28T_0_275__count2_7
PIN, O, O, FFin-0_275__count2_7
END
SYM, 0_275__count2_7, DFF
PIN, D, I, FFin-0_275__count2_7
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_275__count2_7
END
SYM, 24T_SYM0_275__count2_8, AND
PIN, I1, I, 0_306_L1282looptop
PIN, I, I, T0_308L1360_0_275__count2_8
PIN, O, O, 24T_0_275__count2_8
END
SYM, 25T_SYM0_275__count2_8, AND
PIN, I1, I, 0_303_L1216looptop
PIN, I, I, 0_306_L1282looptop,,INV
PIN, O, O, 25T_0_275__count2_8
END
SYM, 26T_SYM0_275__count2_8, AND
PIN, I1, I, 0_303_L1216looptop
PIN, I, I, T0_308L1360_0_275__count2_8
PIN, O, O, 26T_0_275__count2_8
END
SYM, 27T_SYM0_275__count2_8, AND
PIN, I1, I, 0_275__count2_8
PIN, I, I, 0_306_L1282looptop,,INV
PIN, O, O, 27T_0_275__count2_8
END
SYM, 28T_SYM0_275__count2_8, AND
PIN, I1, I, 0_275__count2_8
PIN, I, I, T0_308L1360_0_275__count2_8
PIN, O, O, 28T_0_275__count2_8
END
SYM, 1OR_0_275__count2_8, OR
PIN, I0, I, 24T_0_275__count2_8
PIN, I1, I, 25T_0_275__count2_8
PIN, I2, I, 26T_0_275__count2_8
PIN, I3, I, 27T_0_275__count2_8
PIN, O, O, 1OR_0_275__count2_8
END
SYM, FFin-0_275__count2_8, OR
PIN, I0, I, 1OR_0_275__count2_8
PIN, I1, I, 28T_0_275__count2_8
PIN, O, O, FFin-0_275__count2_8
END
SYM, 0_275__count2_8, DFF
PIN, D, I, FFin-0_275__count2_8
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_275__count2_8
END
SYM, 24T_SYM0_275__count2_9, AND
PIN, I1, I, 0_306_L1282looptop
PIN, I, I, T0_308L1361_0_275__count2_9
PIN, O, O, 24T_0_275__count2_9
END
SYM, 25T_SYM0_275__count2_9, AND
PIN, I1, I, 0_303_L1216looptop
PIN, I, I, 0_306_L1282looptop,,INV
PIN, O, O, 25T_0_275__count2_9
END
SYM, 26T_SYM0_275__count2_9, AND
PIN, I1, I, 0_303_L1216looptop
PIN, I, I, T0_308L1361_0_275__count2_9
PIN, O, O, 26T_0_275__count2_9
END
SYM, 27T_SYM0_275__count2_9, AND
PIN, I1, I, 0_275__count2_9
PIN, I, I, 0_306_L1282looptop,,INV
PIN, O, O, 27T_0_275__count2_9
END
SYM, 28T_SYM0_275__count2_9, AND
PIN, I1, I, 0_275__count2_9
PIN, I, I, T0_308L1361_0_275__count2_9
PIN, O, O, 28T_0_275__count2_9
END
SYM, 1OR_0_275__count2_9, OR
PIN, I0, I, 24T_0_275__count2_9
PIN, I1, I, 25T_0_275__count2_9
PIN, I2, I, 26T_0_275__count2_9
PIN, I3, I, 27T_0_275__count2_9
PIN, O, O, 1OR_0_275__count2_9
END
SYM, FFin-0_275__count2_9, OR
PIN, I0, I, 1OR_0_275__count2_9
PIN, I1, I, 28T_0_275__count2_9
PIN, O, O, FFin-0_275__count2_9
END
SYM, 0_275__count2_9, DFF
PIN, D, I, FFin-0_275__count2_9
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_275__count2_9
END
SYM, FFin-0_293_L1135looptop, BUF
PIN, I, I, GND
PIN, O, O, FFin-0_293_L1135looptop
END
SYM, 0_293_L1135looptop, DFF
PIN, D, I, FFin-0_293_L1135looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_293_L1135looptop
END
SYM, 3T_SYM0_293_L1138endloop, BUF
PIN, I, I, 0_1_0Running,,INV
PIN, O, O, 3T_0_293_L1138endloop
END
SYM, 4T_SYM0_293_L1138endloop, BUF
PIN, I, I, 0_293_L1135looptop
PIN, O, O, 4T_0_293_L1138endloop
END
SYM, FFin-0_293_L1138endloop, OR
PIN, I0, I, 3T_0_293_L1138endloop
PIN, I1, I, 4T_0_293_L1138endloop
PIN, O, O, FFin-0_293_L1138endloop
END
SYM, 0_293_L1138endloop, DFF
PIN, D, I, FFin-0_293_L1138endloop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_293_L1138endloop
END
SYM, FFin-0_294_L1166looptop, BUF
PIN, I, I, GND
PIN, O, O, FFin-0_294_L1166looptop
END
SYM, 0_294_L1166looptop, DFF
PIN, D, I, FFin-0_294_L1166looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_294_L1166looptop
END
SYM, 3T_SYM0_294_L1169endloop, BUF
PIN, I, I, 0_294_L1166looptop
PIN, O, O, 3T_0_294_L1169endloop
END
SYM, 4T_SYM0_294_L1169endloop, BUF
PIN, I, I, 0_293_L1138endloop
PIN, O, O, 4T_0_294_L1169endloop
END
SYM, FFin-0_294_L1169endloop, OR
PIN, I0, I, 3T_0_294_L1169endloop
PIN, I1, I, 4T_0_294_L1169endloop
PIN, O, O, FFin-0_294_L1169endloop
END
SYM, 0_294_L1169endloop, DFF
PIN, D, I, FFin-0_294_L1169endloop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_294_L1169endloop
END
SYM, 3T_SYM0_303_L1216looptop, BUF
PIN, I, I, 0_294_L1169endloop
PIN, O, O, 3T_0_303_L1216looptop
END
SYM, 4T_SYM0_303_L1216looptop, BUF
PIN, I, I, 0_309_L1404twoop
PIN, O, O, 4T_0_303_L1216looptop
END
SYM, FFin-0_303_L1216looptop, OR
PIN, I0, I, 3T_0_303_L1216looptop
PIN, I1, I, 4T_0_303_L1216looptop
PIN, O, O, FFin-0_303_L1216looptop
END
SYM, 0_303_L1216looptop, DFF
PIN, D, I, FFin-0_303_L1216looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_303_L1216looptop
END
SYM, 0T_SYM0_303_L1219endloop, AND
PIN, I3, I, 0_309_L1382tree2_0,,INV
PIN, I2, I, 0_309_L1378word_1,,INV
PIN, I1, I, 0_309_L1378word_2,,INV
PIN, I, I, 0_306_L1285endloop
PIN, O, O, 0T_0_303_L1219endloop
END
SYM, FFin-0_303_L1219endloop, BUF
PIN, I, I, 0T_0_303_L1219endloop
PIN, O, O, FFin-0_303_L1219endloop
END
SYM, 0_303_L1219endloop, DFF
PIN, D, I, FFin-0_303_L1219endloop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_303_L1219endloop
END
SYM, 0T_SYM0_304_L1226car_4, AND
PIN, I3, I, 0_275__count1_1,,INV
PIN, I2, I, 0_275__count1_0,,INV
PIN, I1, I, 0_275__count1_2,,INV
PIN, I, I, 0_275__count1_3,,INV
PIN, O, O, 0T_0_304_L1226car_4
END
SYM, SYM0_304_L1226car_4, BUF
PIN, I, I, 0T_0_304_L1226car_4
PIN, O, O, 0_304_L1226car_4
END
SYM, 0T_SYM0_304_L1226car_5, AND
PIN, I1, I, 0_304_L1226car_4
PIN, I, I, 0_275__count1_4,,INV
PIN, O, O, 0T_0_304_L1226car_5
END
SYM, SYM0_304_L1226car_5, BUF
PIN, I, I, 0T_0_304_L1226car_5
PIN, O, O, 0_304_L1226car_5
END
SYM, 0T_SYM0_304_L1243sub_3, AND
PIN, I3, I, 0_275__count1_6,,INV
PIN, I2, I, 0_275__count1_5,,INV
PIN, I1, I, 0_275__count1_7,,INV
PIN, I, I, 0_275__count1_8,,INV
PIN, O, O, 0T_0_304_L1243sub_3
END
SYM, 17T_SYM0_304_L1243sub_3, AND
PIN, I1, I, 0_275__count1_7
PIN, I, I, 0_275__count1_8
PIN, O, O, 17T_0_304_L1243sub_3
END
SYM, 18T_SYM0_304_L1243sub_3, AND
PIN, I1, I, 0_275__count1_5
PIN, I, I, 0_275__count1_8
PIN, O, O, 18T_0_304_L1243sub_3
END
SYM, 19T_SYM0_304_L1243sub_3, AND
PIN, I1, I, 0_275__count1_6
PIN, I, I, 0_275__count1_8
PIN, O, O, 19T_0_304_L1243sub_3
END
SYM, SYM0_304_L1243sub_3, OR
PIN, I0, I, 0T_0_304_L1243sub_3
PIN, I1, I, 17T_0_304_L1243sub_3
PIN, I2, I, 18T_0_304_L1243sub_3
PIN, I3, I, 19T_0_304_L1243sub_3
PIN, O, O, 0_304_L1243sub_3
END
SYM, 0T_SYM0_304_L1244car_4, AND
PIN, I3, I, 0_275__count1_6,,INV
PIN, I2, I, 0_275__count1_5,,INV
PIN, I1, I, 0_275__count1_7,,INV
PIN, I, I, 0_275__count1_8,,INV
PIN, O, O, 0T_0_304_L1244car_4
END
SYM, SYM0_304_L1244car_4, BUF
PIN, I, I, 0T_0_304_L1244car_4
PIN, O, O, 0_304_L1244car_4
END
SYM, 0T_SYMT0_306L1275_0_275__count1_3, AND
PIN, I3, I, 0_275__count1_1,,INV
PIN, I2, I, 0_275__count1_0,,INV
PIN, I1, I, 0_275__count1_2,,INV
PIN, I, I, 0_275__count1_3,,INV
PIN, O, O, 0T_T0_306L1275_0_275__count1_3
END
SYM, 17T_SYMT0_306L1275_0_275__count1_3, AND
PIN, I1, I, 0_275__count1_2
PIN, I, I, 0_275__count1_3
PIN, O, O, 17T_T0_306L1275_0_275__count1_3
END
SYM, 18T_SYMT0_306L1275_0_275__count1_3, AND
PIN, I1, I, 0_275__count1_0
PIN, I, I, 0_275__count1_3
PIN, O, O, 18T_T0_306L1275_0_275__count1_3
END
SYM, 19T_SYMT0_306L1275_0_275__count1_3, AND
PIN, I1, I, 0_275__count1_1
PIN, I, I, 0_275__count1_3
PIN, O, O, 19T_T0_306L1275_0_275__count1_3
END
SYM, SYMT0_306L1275_0_275__count1_3, OR
PIN, I0, I, 0T_T0_306L1275_0_275__count1_3
PIN, I1, I, 17T_T0_306L1275_0_275__count1_3
PIN, I2, I, 18T_T0_306L1275_0_275__count1_3
PIN, I3, I, 19T_T0_306L1275_0_275__count1_3
PIN, O, O, T0_306L1275_0_275__count1_3
END
SYM, 0T_SYMT0_306L1276_0_275__count1_6, AND
PIN, I3, I, 0_275__count1_6,,INV
PIN, I2, I, 0_275__count1_5,,INV
PIN, I1, I, 0_304_L1226car_4
PIN, I, I, 0_275__count1_4,,INV
PIN, O, O, 0T_T0_306L1276_0_275__count1_6
END
SYM, 17T_SYMT0_306L1276_0_275__count1_6, AND
PIN, I1, I, 0_275__count1_6
PIN, I, I, 0_304_L1226car_4,,INV
PIN, O, O, 17T_T0_306L1276_0_275__count1_6
END
SYM, 18T_SYMT0_306L1276_0_275__count1_6, AND
PIN, I1, I, 0_275__count1_6
PIN, I, I, 0_275__count1_4
PIN, O, O, 18T_T0_306L1276_0_275__count1_6
END
SYM, 19T_SYMT0_306L1276_0_275__count1_6, AND
PIN, I1, I, 0_275__count1_6
PIN, I, I, 0_275__count1_5
PIN, O, O, 19T_T0_306L1276_0_275__count1_6
END
SYM, SYMT0_306L1276_0_275__count1_6, OR
PIN, I0, I, 0T_T0_306L1276_0_275__count1_6
PIN, I1, I, 17T_T0_306L1276_0_275__count1_6
PIN, I2, I, 18T_T0_306L1276_0_275__count1_6
PIN, I3, I, 19T_T0_306L1276_0_275__count1_6
PIN, O, O, T0_306L1276_0_275__count1_6
END
SYM, 0T_SYMT0_306L1277_0_275__count1_7, AND
PIN, I3, I, 0_275__count1_6,,INV
PIN, I2, I, 0_275__count1_5,,INV
PIN, I1, I, 0_275__count1_7,,INV
PIN, I, I, 0_304_L1226car_5
PIN, O, O, 0T_T0_306L1277_0_275__count1_7
END
SYM, 17T_SYMT0_306L1277_0_275__count1_7, AND
PIN, I1, I, 0_275__count1_7
PIN, I, I, 0_304_L1226car_5,,INV
PIN, O, O, 17T_T0_306L1277_0_275__count1_7
END
SYM, 18T_SYMT0_306L1277_0_275__count1_7, AND
PIN, I1, I, 0_275__count1_5
PIN, I, I, 0_275__count1_7
PIN, O, O, 18T_T0_306L1277_0_275__count1_7
END
SYM, 19T_SYMT0_306L1277_0_275__count1_7, AND
PIN, I1, I, 0_275__count1_6
PIN, I, I, 0_275__count1_7
PIN, O, O, 19T_T0_306L1277_0_275__count1_7
END
SYM, SYMT0_306L1277_0_275__count1_7, OR
PIN, I0, I, 0T_T0_306L1277_0_275__count1_7
PIN, I1, I, 17T_T0_306L1277_0_275__count1_7
PIN, I2, I, 18T_T0_306L1277_0_275__count1_7
PIN, I3, I, 19T_T0_306L1277_0_275__count1_7
PIN, O, O, T0_306L1277_0_275__count1_7
END
SYM, 15T_SYMT0_306L1278_0_275__count1_8, AND
PIN, I2, I, 0_304_L1226car_4
PIN, I1, I, 0_275__count1_4,,INV
PIN, I, I, 0_304_L1243sub_3
PIN, O, O, 15T_T0_306L1278_0_275__count1_8
END
SYM, 18T_SYMT0_306L1278_0_275__count1_8, AND
PIN, I1, I, 0_304_L1226car_4,,INV
PIN, I, I, 0_275__count1_8
PIN, O, O, 18T_T0_306L1278_0_275__count1_8
END
SYM, 19T_SYMT0_306L1278_0_275__count1_8, AND
PIN, I1, I, 0_304_L1243sub_3
PIN, I, I, 0_275__count1_8
PIN, O, O, 19T_T0_306L1278_0_275__count1_8
END
SYM, 20T_SYMT0_306L1278_0_275__count1_8, AND
PIN, I1, I, 0_275__count1_4
PIN, I, I, 0_275__count1_8
PIN, O, O, 20T_T0_306L1278_0_275__count1_8
END
SYM, SYMT0_306L1278_0_275__count1_8, OR
PIN, I0, I, 15T_T0_306L1278_0_275__count1_8
PIN, I1, I, 18T_T0_306L1278_0_275__count1_8
PIN, I2, I, 19T_T0_306L1278_0_275__count1_8
PIN, I3, I, 20T_T0_306L1278_0_275__count1_8
PIN, O, O, T0_306L1278_0_275__count1_8
END
SYM, 4T_SYMT0_306L1279_0_275__count1_9, AND
PIN, I3, I, 0_304_L1244car_4
PIN, I2, I, 0_275__count1_9,,INV
PIN, I1, I, 0_304_L1226car_4
PIN, I, I, 0_275__count1_4,,INV
PIN, O, O, 4T_T0_306L1279_0_275__count1_9
END
SYM, 17T_SYMT0_306L1279_0_275__count1_9, AND
PIN, I1, I, 0_304_L1244car_4,,INV
PIN, I, I, 0_275__count1_9
PIN, O, O, 17T_T0_306L1279_0_275__count1_9
END
SYM, 18T_SYMT0_306L1279_0_275__count1_9, AND
PIN, I1, I, 0_275__count1_9
PIN, I, I, 0_304_L1226car_4,,INV
PIN, O, O, 18T_T0_306L1279_0_275__count1_9
END
SYM, 19T_SYMT0_306L1279_0_275__count1_9, AND
PIN, I1, I, 0_275__count1_9
PIN, I, I, 0_275__count1_4
PIN, O, O, 19T_T0_306L1279_0_275__count1_9
END
SYM, SYMT0_306L1279_0_275__count1_9, OR
PIN, I0, I, 4T_T0_306L1279_0_275__count1_9
PIN, I1, I, 17T_T0_306L1279_0_275__count1_9
PIN, I2, I, 18T_T0_306L1279_0_275__count1_9
PIN, I3, I, 19T_T0_306L1279_0_275__count1_9
PIN, O, O, T0_306L1279_0_275__count1_9
END
SYM, 33T_SYM0_306_L1282looptop, AND
PIN, I1, I, T0_308L1361_0_275__count2_9
PIN, I, I, 0_306_L1282looptop
PIN, O, O, 33T_0_306_L1282looptop
END
SYM, 35T_SYM0_306_L1282looptop, AND
PIN, I1, I, 0_308_L1336tree2_0
PIN, I, I, 0_306_L1282looptop
PIN, O, O, 35T_0_306_L1282looptop
END
SYM, 36T_SYM0_306_L1282looptop, BUF
PIN, I, I, 0_303_L1216looptop
PIN, O, O, 36T_0_306_L1282looptop
END
SYM, FFin-0_306_L1282looptop, OR
PIN, I0, I, 33T_0_306_L1282looptop
PIN, I1, I, 35T_0_306_L1282looptop
PIN, I2, I, 36T_0_306_L1282looptop
PIN, O, O, FFin-0_306_L1282looptop
END
SYM, 0_306_L1282looptop, DFF
PIN, D, I, FFin-0_306_L1282looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_306_L1282looptop
END
SYM, 0T_SYM0_306_L1285endloop, AND
PIN, I2, I, 0_308_L1336tree2_0,,INV
PIN, I1, I, T0_308L1361_0_275__count2_9,,INV
PIN, I, I, 0_306_L1282looptop
PIN, O, O, 0T_0_306_L1285endloop
END
SYM, FFin-0_306_L1285endloop, BUF
PIN, I, I, 0T_0_306_L1285endloop
PIN, O, O, FFin-0_306_L1285endloop
END
SYM, 0_306_L1285endloop, DFF
PIN, D, I, FFin-0_306_L1285endloop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_306_L1285endloop
END
SYM, 0T_SYM0_307_L1292car_4, AND
PIN, I3, I, 0_275__count2_1,,INV
PIN, I2, I, 0_275__count2_0,,INV
PIN, I1, I, 0_275__count2_2,,INV
PIN, I, I, 0_275__count2_3,,INV
PIN, O, O, 0T_0_307_L1292car_4
END
SYM, SYM0_307_L1292car_4, BUF
PIN, I, I, 0T_0_307_L1292car_4
PIN, O, O, 0_307_L1292car_4
END
SYM, 0T_SYM0_307_L1292car_5, AND
PIN, I1, I, 0_307_L1292car_4
PIN, I, I, 0_275__count2_4,,INV
PIN, O, O, 0T_0_307_L1292car_5
END
SYM, SYM0_307_L1292car_5, BUF
PIN, I, I, 0T_0_307_L1292car_5
PIN, O, O, 0_307_L1292car_5
END
SYM, 0T_SYM0_307_L1309sub_3, AND
PIN, I3, I, 0_275__count2_6,,INV
PIN, I2, I, 0_275__count2_5,,INV
PIN, I1, I, 0_275__count2_7,,INV
PIN, I, I, 0_275__count2_8,,INV
PIN, O, O, 0T_0_307_L1309sub_3
END
SYM, 17T_SYM0_307_L1309sub_3, AND
PIN, I1, I, 0_275__count2_7
PIN, I, I, 0_275__count2_8
PIN, O, O, 17T_0_307_L1309sub_3
END
SYM, 18T_SYM0_307_L1309sub_3, AND
PIN, I1, I, 0_275__count2_5
PIN, I, I, 0_275__count2_8
PIN, O, O, 18T_0_307_L1309sub_3
END
SYM, 19T_SYM0_307_L1309sub_3, AND
PIN, I1, I, 0_275__count2_6
PIN, I, I, 0_275__count2_8
PIN, O, O, 19T_0_307_L1309sub_3
END
SYM, SYM0_307_L1309sub_3, OR
PIN, I0, I, 0T_0_307_L1309sub_3
PIN, I1, I, 17T_0_307_L1309sub_3
PIN, I2, I, 18T_0_307_L1309sub_3
PIN, I3, I, 19T_0_307_L1309sub_3
PIN, O, O, 0_307_L1309sub_3
END
SYM, 0T_SYM0_307_L1310car_4, AND
PIN, I3, I, 0_275__count2_6,,INV
PIN, I2, I, 0_275__count2_5,,INV
PIN, I1, I, 0_275__count2_7,,INV
PIN, I, I, 0_275__count2_8,,INV
PIN, O, O, 0T_0_307_L1310car_4
END
SYM, SYM0_307_L1310car_4, BUF
PIN, I, I, 0T_0_307_L1310car_4
PIN, O, O, 0_307_L1310car_4
END
SYM, 38T_SYM0_308_L1327word_1, AND
PIN, I1, I, 0_307_L1292car_4,,INV
PIN, I, I, 0_275__count2_4
PIN, O, O, 38T_0_308_L1327word_1
END
SYM, 39T_SYM0_308_L1327word_1, AND
PIN, I1, I, 0_307_L1292car_4
PIN, I, I, 0_275__count2_4,,INV
PIN, O, O, 39T_0_308_L1327word_1
END
SYM, 51T_SYM0_308_L1327word_1, BUF
PIN, I, I, 0_275__count2_5
PIN, O, O, 51T_0_308_L1327word_1
END
SYM, 52T_SYM0_308_L1327word_1, BUF
PIN, I, I, 0_275__count2_6
PIN, O, O, 52T_0_308_L1327word_1
END
SYM, SYM0_308_L1327word_1, OR
PIN, I0, I, 38T_0_308_L1327word_1
PIN, I1, I, 39T_0_308_L1327word_1
PIN, I2, I, 51T_0_308_L1327word_1
PIN, I3, I, 52T_0_308_L1327word_1
PIN, O, O, 0_308_L1327word_1
END
SYM, 61T_SYM0_308_L1331tree2_0, BUF
PIN, I, I, 0_275__count2_0,,INV
PIN, O, O, 61T_0_308_L1331tree2_0
END
SYM, 62T_SYM0_308_L1331tree2_0, BUF
PIN, I, I, 0_275__count2_3
PIN, O, O, 62T_0_308_L1331tree2_0
END
SYM, 63T_SYM0_308_L1331tree2_0, BUF
PIN, I, I, 0_275__count2_2
PIN, O, O, 63T_0_308_L1331tree2_0
END
SYM, 64T_SYM0_308_L1331tree2_0, BUF
PIN, I, I, 0_275__count2_1
PIN, O, O, 64T_0_308_L1331tree2_0
END
SYM, SYM0_308_L1331tree2_0, OR
PIN, I0, I, 61T_0_308_L1331tree2_0
PIN, I1, I, 62T_0_308_L1331tree2_0
PIN, I2, I, 63T_0_308_L1331tree2_0
PIN, I3, I, 64T_0_308_L1331tree2_0
PIN, O, O, 0_308_L1331tree2_0
END
SYM, 61T_SYM0_308_L1336tree2_0, BUF
PIN, I, I, T0_308L1360_0_275__count2_8
PIN, O, O, 61T_0_308_L1336tree2_0
END
SYM, 62T_SYM0_308_L1336tree2_0, BUF
PIN, I, I, T0_308L1359_0_275__count2_7
PIN, O, O, 62T_0_308_L1336tree2_0
END
SYM, 63T_SYM0_308_L1336tree2_0, BUF
PIN, I, I, 0_308_L1327word_1
PIN, O, O, 63T_0_308_L1336tree2_0
END
SYM, 64T_SYM0_308_L1336tree2_0, BUF
PIN, I, I, 0_308_L1331tree2_0
PIN, O, O, 64T_0_308_L1336tree2_0
END
SYM, SYM0_308_L1336tree2_0, OR
PIN, I0, I, 61T_0_308_L1336tree2_0
PIN, I1, I, 62T_0_308_L1336tree2_0
PIN, I2, I, 63T_0_308_L1336tree2_0
PIN, I3, I, 64T_0_308_L1336tree2_0
PIN, O, O, 0_308_L1336tree2_0
END
SYM, 0T_SYM0_308_L1356twoop_2, AND
PIN, I3, I, 0_275__count2_1,,INV
PIN, I2, I, 0_275__count2_0,,INV
PIN, I1, I, 0_275__count2_2,,INV
PIN, I, I, 0_306_L1282looptop
PIN, O, O, 0T_0_308_L1356twoop_2
END
SYM, 4T_SYM0_308_L1356twoop_2, AND
PIN, I2, I, 0_275__count2_0
PIN, I1, I, 0_275__count2_2
PIN, I, I, 0_306_L1282looptop
PIN, O, O, 4T_0_308_L1356twoop_2
END
SYM, 5T_SYM0_308_L1356twoop_2, AND
PIN, I2, I, 0_275__count2_1
PIN, I1, I, 0_275__count2_2
PIN, I, I, 0_306_L1282looptop
PIN, O, O, 5T_0_308_L1356twoop_2
END
SYM, SYM0_308_L1356twoop_2, OR
PIN, I0, I, 0T_0_308_L1356twoop_2
PIN, I1, I, 4T_0_308_L1356twoop_2
PIN, I2, I, 5T_0_308_L1356twoop_2
PIN, O, O, 0_308_L1356twoop_2
END
SYM, 2T_SYM0_308_L1356twoop_5, AND
PIN, I3, I, 0_307_L1292car_4
PIN, I2, I, 0_275__count2_4,,INV
PIN, I1, I, 0_275__count2_5,,INV
PIN, I, I, 0_306_L1282looptop
PIN, O, O, 2T_0_308_L1356twoop_5
END
SYM, 4T_SYM0_308_L1356twoop_5, AND
PIN, I2, I, 0_307_L1292car_4,,INV
PIN, I1, I, 0_275__count2_5
PIN, I, I, 0_306_L1282looptop
PIN, O, O, 4T_0_308_L1356twoop_5
END
SYM, 5T_SYM0_308_L1356twoop_5, AND
PIN, I2, I, 0_275__count2_4
PIN, I1, I, 0_275__count2_5
PIN, I, I, 0_306_L1282looptop
PIN, O, O, 5T_0_308_L1356twoop_5
END
SYM, SYM0_308_L1356twoop_5, OR
PIN, I0, I, 2T_0_308_L1356twoop_5
PIN, I1, I, 4T_0_308_L1356twoop_5
PIN, I2, I, 5T_0_308_L1356twoop_5
PIN, O, O, 0_308_L1356twoop_5
END
SYM, 0T_SYMT0_308L1357_0_275__count2_3, AND
PIN, I3, I, 0_275__count2_1,,INV
PIN, I2, I, 0_275__count2_0,,INV
PIN, I1, I, 0_275__count2_2,,INV
PIN, I, I, 0_275__count2_3,,INV
PIN, O, O, 0T_T0_308L1357_0_275__count2_3
END
SYM, 17T_SYMT0_308L1357_0_275__count2_3, AND
PIN, I1, I, 0_275__count2_2
PIN, I, I, 0_275__count2_3
PIN, O, O, 17T_T0_308L1357_0_275__count2_3
END
SYM, 18T_SYMT0_308L1357_0_275__count2_3, AND
PIN, I1, I, 0_275__count2_0
PIN, I, I, 0_275__count2_3
PIN, O, O, 18T_T0_308L1357_0_275__count2_3
END
SYM, 19T_SYMT0_308L1357_0_275__count2_3, AND
PIN, I1, I, 0_275__count2_1
PIN, I, I, 0_275__count2_3
PIN, O, O, 19T_T0_308L1357_0_275__count2_3
END
SYM, SYMT0_308L1357_0_275__count2_3, OR
PIN, I0, I, 0T_T0_308L1357_0_275__count2_3
PIN, I1, I, 17T_T0_308L1357_0_275__count2_3
PIN, I2, I, 18T_T0_308L1357_0_275__count2_3
PIN, I3, I, 19T_T0_308L1357_0_275__count2_3
PIN, O, O, T0_308L1357_0_275__count2_3
END
SYM, 0T_SYMT0_308L1358_0_275__count2_6, AND
PIN, I3, I, 0_275__count2_6,,INV
PIN, I2, I, 0_275__count2_5,,INV
PIN, I1, I, 0_307_L1292car_4
PIN, I, I, 0_275__count2_4,,INV
PIN, O, O, 0T_T0_308L1358_0_275__count2_6
END
SYM, 17T_SYMT0_308L1358_0_275__count2_6, AND
PIN, I1, I, 0_275__count2_6
PIN, I, I, 0_307_L1292car_4,,INV
PIN, O, O, 17T_T0_308L1358_0_275__count2_6
END
SYM, 18T_SYMT0_308L1358_0_275__count2_6, AND
PIN, I1, I, 0_275__count2_6
PIN, I, I, 0_275__count2_4
PIN, O, O, 18T_T0_308L1358_0_275__count2_6
END
SYM, 19T_SYMT0_308L1358_0_275__count2_6, AND
PIN, I1, I, 0_275__count2_6
PIN, I, I, 0_275__count2_5
PIN, O, O, 19T_T0_308L1358_0_275__count2_6
END
SYM, SYMT0_308L1358_0_275__count2_6, OR
PIN, I0, I, 0T_T0_308L1358_0_275__count2_6
PIN, I1, I, 17T_T0_308L1358_0_275__count2_6
PIN, I2, I, 18T_T0_308L1358_0_275__count2_6
PIN, I3, I, 19T_T0_308L1358_0_275__count2_6
PIN, O, O, T0_308L1358_0_275__count2_6
END
SYM, 0T_SYMT0_308L1359_0_275__count2_7, AND
PIN, I3, I, 0_275__count2_6,,INV
PIN, I2, I, 0_275__count2_5,,INV
PIN, I1, I, 0_275__count2_7,,INV
PIN, I, I, 0_307_L1292car_5
PIN, O, O, 0T_T0_308L1359_0_275__count2_7
END
SYM, 17T_SYMT0_308L1359_0_275__count2_7, AND
PIN, I1, I, 0_275__count2_7
PIN, I, I, 0_307_L1292car_5,,INV
PIN, O, O, 17T_T0_308L1359_0_275__count2_7
END
SYM, 18T_SYMT0_308L1359_0_275__count2_7, AND
PIN, I1, I, 0_275__count2_5
PIN, I, I, 0_275__count2_7
PIN, O, O, 18T_T0_308L1359_0_275__count2_7
END
SYM, 19T_SYMT0_308L1359_0_275__count2_7, AND
PIN, I1, I, 0_275__count2_6
PIN, I, I, 0_275__count2_7
PIN, O, O, 19T_T0_308L1359_0_275__count2_7
END
SYM, SYMT0_308L1359_0_275__count2_7, OR
PIN, I0, I, 0T_T0_308L1359_0_275__count2_7
PIN, I1, I, 17T_T0_308L1359_0_275__count2_7
PIN, I2, I, 18T_T0_308L1359_0_275__count2_7
PIN, I3, I, 19T_T0_308L1359_0_275__count2_7
PIN, O, O, T0_308L1359_0_275__count2_7
END
SYM, 15T_SYMT0_308L1360_0_275__count2_8, AND
PIN, I2, I, 0_307_L1292car_4
PIN, I1, I, 0_275__count2_4,,INV
PIN, I, I, 0_307_L1309sub_3
PIN, O, O, 15T_T0_308L1360_0_275__count2_8
END
SYM, 18T_SYMT0_308L1360_0_275__count2_8, AND
PIN, I1, I, 0_307_L1292car_4,,INV
PIN, I, I, 0_275__count2_8
PIN, O, O, 18T_T0_308L1360_0_275__count2_8
END
SYM, 19T_SYMT0_308L1360_0_275__count2_8, AND
PIN, I1, I, 0_307_L1309sub_3
PIN, I, I, 0_275__count2_8
PIN, O, O, 19T_T0_308L1360_0_275__count2_8
END
SYM, 20T_SYMT0_308L1360_0_275__count2_8, AND
PIN, I1, I, 0_275__count2_4
PIN, I, I, 0_275__count2_8
PIN, O, O, 20T_T0_308L1360_0_275__count2_8
END
SYM, SYMT0_308L1360_0_275__count2_8, OR
PIN, I0, I, 15T_T0_308L1360_0_275__count2_8
PIN, I1, I, 18T_T0_308L1360_0_275__count2_8
PIN, I2, I, 19T_T0_308L1360_0_275__count2_8
PIN, I3, I, 20T_T0_308L1360_0_275__count2_8
PIN, O, O, T0_308L1360_0_275__count2_8
END
SYM, 4T_SYMT0_308L1361_0_275__count2_9, AND
PIN, I3, I, 0_307_L1310car_4
PIN, I2, I, 0_275__count2_9,,INV
PIN, I1, I, 0_307_L1292car_4
PIN, I, I, 0_275__count2_4,,INV
PIN, O, O, 4T_T0_308L1361_0_275__count2_9
END
SYM, 17T_SYMT0_308L1361_0_275__count2_9, AND
PIN, I1, I, 0_307_L1310car_4,,INV
PIN, I, I, 0_275__count2_9
PIN, O, O, 17T_T0_308L1361_0_275__count2_9
END
SYM, 18T_SYMT0_308L1361_0_275__count2_9, AND
PIN, I1, I, 0_275__count2_9
PIN, I, I, 0_307_L1292car_4,,INV
PIN, O, O, 18T_T0_308L1361_0_275__count2_9
END
SYM, 19T_SYMT0_308L1361_0_275__count2_9, AND
PIN, I1, I, 0_275__count2_9
PIN, I, I, 0_275__count2_4
PIN, O, O, 19T_T0_308L1361_0_275__count2_9
END
SYM, SYMT0_308L1361_0_275__count2_9, OR
PIN, I0, I, 4T_T0_308L1361_0_275__count2_9
PIN, I1, I, 17T_T0_308L1361_0_275__count2_9
PIN, I2, I, 18T_T0_308L1361_0_275__count2_9
PIN, I3, I, 19T_T0_308L1361_0_275__count2_9
PIN, O, O, T0_308L1361_0_275__count2_9
END
SYM, 61T_SYM0_309_L1378word_1, BUF
PIN, I, I, 0_275__count1_7
PIN, O, O, 61T_0_309_L1378word_1
END
SYM, 62T_SYM0_309_L1378word_1, BUF
PIN, I, I, 0_275__count1_6
PIN, O, O, 62T_0_309_L1378word_1
END
SYM, 63T_SYM0_309_L1378word_1, BUF
PIN, I, I, 0_275__count1_5
PIN, O, O, 63T_0_309_L1378word_1
END
SYM, 64T_SYM0_309_L1378word_1, BUF
PIN, I, I, 0_275__count1_4
PIN, O, O, 64T_0_309_L1378word_1
END
SYM, SYM0_309_L1378word_1, OR
PIN, I0, I, 61T_0_309_L1378word_1
PIN, I1, I, 62T_0_309_L1378word_1
PIN, I2, I, 63T_0_309_L1378word_1
PIN, I3, I, 64T_0_309_L1378word_1
PIN, O, O, 0_309_L1378word_1
END
SYM, 3T_SYM0_309_L1378word_2, BUF
PIN, I, I, 0_275__count1_9
PIN, O, O, 3T_0_309_L1378word_2
END
SYM, 4T_SYM0_309_L1378word_2, BUF
PIN, I, I, 0_275__count1_8
PIN, O, O, 4T_0_309_L1378word_2
END
SYM, SYM0_309_L1378word_2, OR
PIN, I0, I, 3T_0_309_L1378word_2
PIN, I1, I, 4T_0_309_L1378word_2
PIN, O, O, 0_309_L1378word_2
END
SYM, 61T_SYM0_309_L1382tree2_0, BUF
PIN, I, I, 0_275__count1_3
PIN, O, O, 61T_0_309_L1382tree2_0
END
SYM, 62T_SYM0_309_L1382tree2_0, BUF
PIN, I, I, 0_275__count1_2
PIN, O, O, 62T_0_309_L1382tree2_0
END
SYM, 63T_SYM0_309_L1382tree2_0, BUF
PIN, I, I, 0_275__count1_1
PIN, O, O, 63T_0_309_L1382tree2_0
END
SYM, 64T_SYM0_309_L1382tree2_0, BUF
PIN, I, I, 0_275__count1_0
PIN, O, O, 64T_0_309_L1382tree2_0
END
SYM, SYM0_309_L1382tree2_0, OR
PIN, I0, I, 61T_0_309_L1382tree2_0
PIN, I1, I, 62T_0_309_L1382tree2_0
PIN, I2, I, 63T_0_309_L1382tree2_0
PIN, I3, I, 64T_0_309_L1382tree2_0
PIN, O, O, 0_309_L1382tree2_0
END
SYM, 16T_SYM0_309_L1404twoop, AND
PIN, I1, I, 0_309_L1378word_2
PIN, I, I, 0_306_L1285endloop
PIN, O, O, 16T_0_309_L1404twoop
END
SYM, 17T_SYM0_309_L1404twoop, AND
PIN, I1, I, 0_309_L1378word_1
PIN, I, I, 0_306_L1285endloop
PIN, O, O, 17T_0_309_L1404twoop
END
SYM, 18T_SYM0_309_L1404twoop, AND
PIN, I1, I, 0_309_L1382tree2_0
PIN, I, I, 0_306_L1285endloop
PIN, O, O, 18T_0_309_L1404twoop
END
SYM, SYM0_309_L1404twoop, OR
PIN, I0, I, 16T_0_309_L1404twoop
PIN, I1, I, 17T_0_309_L1404twoop
PIN, I2, I, 18T_0_309_L1404twoop
PIN, O, O, 0_309_L1404twoop
END
SYM, 3T_SYM0_319_L1435looptop, BUF
PIN, I, I, 0_303_L1219endloop
PIN, O, O, 3T_0_319_L1435looptop
END
SYM, 4T_SYM0_319_L1435looptop, BUF
PIN, I, I, 0_326_L1615twoop
PIN, O, O, 4T_0_319_L1435looptop
END
SYM, FFin-0_319_L1435looptop, OR
PIN, I0, I, 3T_0_319_L1435looptop
PIN, I1, I, 4T_0_319_L1435looptop
PIN, O, O, FFin-0_319_L1435looptop
END
SYM, 0_319_L1435looptop, DFF
PIN, D, I, FFin-0_319_L1435looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_319_L1435looptop
END
SYM, 0T_SYM0_319_L1438endloop, AND
PIN, I3, I, 0_309_L1382tree2_0,,INV
PIN, I2, I, 0_309_L1378word_1,,INV
PIN, I1, I, 0_309_L1378word_2,,INV
PIN, I, I, 0_325_L1559endloop
PIN, O, O, 0T_0_319_L1438endloop
END
SYM, FFin-0_319_L1438endloop, BUF
PIN, I, I, 0T_0_319_L1438endloop
PIN, O, O, FFin-0_319_L1438endloop
END
SYM, 0_319_L1438endloop, DFF
PIN, D, I, FFin-0_319_L1438endloop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_319_L1438endloop
END
SYM, FFin-0_321_L1444looptop, BUF
PIN, I, I, GND
PIN, O, O, FFin-0_321_L1444looptop
END
SYM, 0_321_L1444looptop, DFF
PIN, D, I, FFin-0_321_L1444looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_321_L1444looptop
END
SYM, 3T_SYM0_321_L1447endloop, BUF
PIN, I, I, 0_321_L1444looptop
PIN, O, O, 3T_0_321_L1447endloop
END
SYM, 4T_SYM0_321_L1447endloop, BUF
PIN, I, I, 0_319_L1435looptop
PIN, O, O, 4T_0_321_L1447endloop
END
SYM, FFin-0_321_L1447endloop, OR
PIN, I0, I, 3T_0_321_L1447endloop
PIN, I1, I, 4T_0_321_L1447endloop
PIN, O, O, FFin-0_321_L1447endloop
END
SYM, 0_321_L1447endloop, DFF
PIN, D, I, FFin-0_321_L1447endloop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_321_L1447endloop
END
SYM, FFin-0_322_L1475looptop, BUF
PIN, I, I, GND
PIN, O, O, FFin-0_322_L1475looptop
END
SYM, 0_322_L1475looptop, DFF
PIN, D, I, FFin-0_322_L1475looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_322_L1475looptop
END
SYM, 3T_SYM0_322_L1478endloop, BUF
PIN, I, I, 0_322_L1475looptop
PIN, O, O, 3T_0_322_L1478endloop
END
SYM, 4T_SYM0_322_L1478endloop, BUF
PIN, I, I, 0_321_L1447endloop
PIN, O, O, 4T_0_322_L1478endloop
END
SYM, FFin-0_322_L1478endloop, OR
PIN, I0, I, 3T_0_322_L1478endloop
PIN, I1, I, 4T_0_322_L1478endloop
PIN, O, O, FFin-0_322_L1478endloop
END
SYM, 0_322_L1478endloop, DFF
PIN, D, I, FFin-0_322_L1478endloop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_322_L1478endloop
END
SYM, FFin-0_325_L1556looptop, BUF
PIN, I, I, GND
PIN, O, O, FFin-0_325_L1556looptop
END
SYM, 0_325_L1556looptop, DFF
PIN, D, I, FFin-0_325_L1556looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_325_L1556looptop
END
SYM, 3T_SYM0_325_L1559endloop, BUF
PIN, I, I, 0_325_L1556looptop
PIN, O, O, 3T_0_325_L1559endloop
END
SYM, 4T_SYM0_325_L1559endloop, BUF
PIN, I, I, 0_322_L1478endloop
PIN, O, O, 4T_0_325_L1559endloop
END
SYM, FFin-0_325_L1559endloop, OR
PIN, I0, I, 3T_0_325_L1559endloop
PIN, I1, I, 4T_0_325_L1559endloop
PIN, O, O, FFin-0_325_L1559endloop
END
SYM, 0_325_L1559endloop, DFF
PIN, D, I, FFin-0_325_L1559endloop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_325_L1559endloop
END
SYM, 16T_SYM0_326_L1615twoop, AND
PIN, I1, I, 0_309_L1378word_2
PIN, I, I, 0_325_L1559endloop
PIN, O, O, 16T_0_326_L1615twoop
END
SYM, 17T_SYM0_326_L1615twoop, AND
PIN, I1, I, 0_309_L1378word_1
PIN, I, I, 0_325_L1559endloop
PIN, O, O, 17T_0_326_L1615twoop
END
SYM, 18T_SYM0_326_L1615twoop, AND
PIN, I1, I, 0_309_L1382tree2_0
PIN, I, I, 0_325_L1559endloop
PIN, O, O, 18T_0_326_L1615twoop
END
SYM, SYM0_326_L1615twoop, OR
PIN, I0, I, 16T_0_326_L1615twoop
PIN, I1, I, 17T_0_326_L1615twoop
PIN, I2, I, 18T_0_326_L1615twoop
PIN, O, O, 0_326_L1615twoop
END
SYM, 9T_SYM0_336_L1647looptop, AND
PIN, I1, I, 0_337_L1654calling
PIN, I, I, 0_215_L671final
PIN, O, O, 9T_0_336_L1647looptop
END
SYM, 10T_SYM0_336_L1647looptop, BUF
PIN, I, I, 0_319_L1438endloop
PIN, O, O, 10T_0_336_L1647looptop
END
SYM, FFin-0_336_L1647looptop, OR
PIN, I0, I, 9T_0_336_L1647looptop
PIN, I1, I, 10T_0_336_L1647looptop
PIN, O, O, FFin-0_336_L1647looptop
END
SYM, 0_336_L1647looptop, DFF
PIN, D, I, FFin-0_336_L1647looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_336_L1647looptop
END
SYM, 8T_SYM0_337_L1654calling, AND
PIN, I1, I, 0_337_L1654calling
PIN, I, I, 0_215_L671final,,INV
PIN, O, O, 8T_0_337_L1654calling
END
SYM, 10T_SYM0_337_L1654calling, BUF
PIN, I, I, 0_336_L1647looptop
PIN, O, O, 10T_0_337_L1654calling
END
SYM, FFin-0_337_L1654calling, OR
PIN, I0, I, 8T_0_337_L1654calling
PIN, I1, I, 10T_0_337_L1654calling
PIN, O, O, FFin-0_337_L1654calling
END
SYM, 0_337_L1654calling, DFF
PIN, D, I, FFin-0_337_L1654calling
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 0_337_L1654calling
END
SYM, 0T_SYM0_340_L1720word_1, AND
PIN, I2, I, 0_245_L834endloop,,INV
PIN, I1, I, 0_319_L1438endloop,,INV
PIN, I, I, 0_66__lcd_lp
PIN, O, O, 0T_0_340_L1720word_1
END
SYM, SYM0_340_L1720word_1, BUF
PIN, I, I, 0T_0_340_L1720word_1
PIN, O, O, 0_340_L1720word_1
END
SYM, 0T_SYM0_340_L1927word_1, AND
PIN, I2, I, 0_131_L105endloop,,INV
PIN, I1, I, 0_165_L295endloop,,INV
PIN, I, I, 0_9__sram_lcd_request
PIN, O, O, 0T_0_340_L1927word_1
END
SYM, SYM0_340_L1927word_1, BUF
PIN, I, I, 0T_0_340_L1927word_1
PIN, O, O, 0_340_L1927word_1
END
SYM, 0T_SYM0_340_L1942comp, AND
PIN, I3, I, 0_102_L8init,,INV
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_143_L169endloop,,INV
PIN, I, I, 0_215_L669init,,INV
PIN, O, O, 0T_0_340_L1942comp
END
SYM, SYM0_340_L1942comp, BUF
PIN, I, I, 0T_0_340_L1942comp
PIN, O, O, 0_340_L1942comp
END
SYM, 0T_SYM0_340_L1946word_1, AND
PIN, I1, I, 0_340_L1942comp
PIN, I, I, 0_93__scan_addr_2
PIN, O, O, 0T_0_340_L1946word_1
END
SYM, SYM0_340_L1946word_1, BUF
PIN, I, I, 0T_0_340_L1946word_1
PIN, O, O, 0_340_L1946word_1
END
SYM, 16T_SYM0_340_L1950tree2_0, AND
PIN, I1, I, 0_93__scan_addr_2,,INV
PIN, I, I, 0_143_L169endloop
PIN, O, O, 16T_0_340_L1950tree2_0
END
SYM, 17T_SYM0_340_L1950tree2_0, AND
PIN, I1, I, 0_93__scan_addr_2,,INV
PIN, I, I, 0_143_L166looptop
PIN, O, O, 17T_0_340_L1950tree2_0
END
SYM, 18T_SYM0_340_L1950tree2_0, AND
PIN, I1, I, 0_93__scan_addr_2,,INV
PIN, I, I, 0_102_L8init
PIN, O, O, 18T_0_340_L1950tree2_0
END
SYM, SYM0_340_L1950tree2_0, OR
PIN, I0, I, 16T_0_340_L1950tree2_0
PIN, I1, I, 17T_0_340_L1950tree2_0
PIN, I2, I, 18T_0_340_L1950tree2_0
PIN, O, O, 0_340_L1950tree2_0
END
SYM, 7T_SYM0_340_L1966word_1, AND
PIN, I2, I, 0_93__scan_addr_3,,INV
PIN, I1, I, 0_93__scan_addr_2,,INV
PIN, I, I, 0_143_L169endloop
PIN, O, O, 7T_0_340_L1966word_1
END
SYM, 8T_SYM0_340_L1966word_1, AND
PIN, I2, I, 0_93__scan_addr_2,,INV
PIN, I1, I, 0_143_L169endloop
PIN, I, I, 0_340_L1942comp
PIN, O, O, 8T_0_340_L1966word_1
END
SYM, 13T_SYM0_340_L1966word_1, AND
PIN, I2, I, 0_93__scan_addr_3
PIN, I1, I, 0_93__scan_addr_2
PIN, I, I, 0_143_L169endloop
PIN, O, O, 13T_0_340_L1966word_1
END
SYM, 14T_SYM0_340_L1966word_1, AND
PIN, I1, I, 0_93__scan_addr_3
PIN, I, I, 0_340_L1942comp
PIN, O, O, 14T_0_340_L1966word_1
END
SYM, SYM0_340_L1966word_1, OR
PIN, I0, I, 7T_0_340_L1966word_1
PIN, I1, I, 8T_0_340_L1966word_1
PIN, I2, I, 13T_0_340_L1966word_1
PIN, I3, I, 14T_0_340_L1966word_1
PIN, O, O, 0_340_L1966word_1
END
SYM, 6T_SYM0_340_L1970tree2_0, AND
PIN, I2, I, 0_93__scan_addr_3,,INV
PIN, I1, I, 0_93__scan_addr_2
PIN, I, I, 0_143_L166looptop
PIN, O, O, 6T_0_340_L1970tree2_0
END
SYM, 7T_SYM0_340_L1970tree2_0, AND
PIN, I2, I, 0_93__scan_addr_3,,INV
PIN, I1, I, 0_93__scan_addr_2
PIN, I, I, 0_102_L8init
PIN, O, O, 7T_0_340_L1970tree2_0
END
SYM, 8T_SYM0_340_L1970tree2_0, AND
PIN, I2, I, 0_93__scan_addr_3
PIN, I1, I, 0_93__scan_addr_2,,INV
PIN, I, I, 0_143_L166looptop
PIN, O, O, 8T_0_340_L1970tree2_0
END
SYM, 9T_SYM0_340_L1970tree2_0, AND
PIN, I2, I, 0_93__scan_addr_3
PIN, I1, I, 0_93__scan_addr_2,,INV
PIN, I, I, 0_102_L8init
PIN, O, O, 9T_0_340_L1970tree2_0
END
SYM, SYM0_340_L1970tree2_0, OR
PIN, I0, I, 6T_0_340_L1970tree2_0
PIN, I1, I, 7T_0_340_L1970tree2_0
PIN, I2, I, 8T_0_340_L1970tree2_0
PIN, I3, I, 9T_0_340_L1970tree2_0
PIN, O, O, 0_340_L1970tree2_0
END
SYM, 3T_SYM0_340_L1986word_1, AND
PIN, I3, I, 0_93__scan_addr_3
PIN, I2, I, 0_93__scan_addr_2
PIN, I1, I, 0_93__scan_addr_4,,INV
PIN, I, I, 0_143_L166looptop
PIN, O, O, 3T_0_340_L1986word_1
END
SYM, 4T_SYM0_340_L1986word_1, AND
PIN, I2, I, 0_93__scan_addr_3,,INV
PIN, I1, I, 0_93__scan_addr_4
PIN, I, I, 0_143_L166looptop
PIN, O, O, 4T_0_340_L1986word_1
END
SYM, 5T_SYM0_340_L1986word_1, AND
PIN, I2, I, 0_93__scan_addr_2,,INV
PIN, I1, I, 0_93__scan_addr_4
PIN, I, I, 0_143_L166looptop
PIN, O, O, 5T_0_340_L1986word_1
END
SYM, SYM0_340_L1986word_1, OR
PIN, I0, I, 3T_0_340_L1986word_1
PIN, I1, I, 4T_0_340_L1986word_1
PIN, I2, I, 5T_0_340_L1986word_1
PIN, O, O, 0_340_L1986word_1
END
SYM, 0T_SYM0_340_L1986word_2, AND
PIN, I3, I, 0_93__scan_addr_3,,INV
PIN, I2, I, 0_93__scan_addr_2,,INV
PIN, I1, I, 0_93__scan_addr_4,,INV
PIN, I, I, 0_143_L169endloop
PIN, O, O, 0T_0_340_L1986word_2
END
SYM, 4T_SYM0_340_L1986word_2, AND
PIN, I2, I, 0_93__scan_addr_2
PIN, I1, I, 0_93__scan_addr_4
PIN, I, I, 0_143_L169endloop
PIN, O, O, 4T_0_340_L1986word_2
END
SYM, 5T_SYM0_340_L1986word_2, AND
PIN, I2, I, 0_93__scan_addr_3
PIN, I1, I, 0_93__scan_addr_4
PIN, I, I, 0_143_L169endloop
PIN, O, O, 5T_0_340_L1986word_2
END
SYM, SYM0_340_L1986word_2, OR
PIN, I0, I, 0T_0_340_L1986word_2
PIN, I1, I, 4T_0_340_L1986word_2
PIN, I2, I, 5T_0_340_L1986word_2
PIN, O, O, 0_340_L1986word_2
END
SYM, 0T_SYM0_340_L1986word_3, AND
PIN, I1, I, 0_340_L1942comp
PIN, I, I, 0_93__scan_addr_4
PIN, O, O, 0T_0_340_L1986word_3
END
SYM, SYM0_340_L1986word_3, BUF
PIN, I, I, 0T_0_340_L1986word_3
PIN, O, O, 0_340_L1986word_3
END
SYM, 3T_SYM0_340_L1990tree2_0, AND
PIN, I3, I, 0_93__scan_addr_3
PIN, I2, I, 0_93__scan_addr_2
PIN, I1, I, 0_93__scan_addr_4,,INV
PIN, I, I, 0_102_L8init
PIN, O, O, 3T_0_340_L1990tree2_0
END
SYM, 4T_SYM0_340_L1990tree2_0, AND
PIN, I2, I, 0_93__scan_addr_3,,INV
PIN, I1, I, 0_93__scan_addr_4
PIN, I, I, 0_102_L8init
PIN, O, O, 4T_0_340_L1990tree2_0
END
SYM, 5T_SYM0_340_L1990tree2_0, AND
PIN, I2, I, 0_93__scan_addr_2,,INV
PIN, I1, I, 0_93__scan_addr_4
PIN, I, I, 0_102_L8init
PIN, O, O, 5T_0_340_L1990tree2_0
END
SYM, SYM0_340_L1990tree2_0, OR
PIN, I0, I, 3T_0_340_L1990tree2_0
PIN, I1, I, 4T_0_340_L1990tree2_0
PIN, I2, I, 5T_0_340_L1990tree2_0
PIN, O, O, 0_340_L1990tree2_0
END
SYM, 15T_SYM0_340_L2006word_1, AND
PIN, I1, I, 0_340_L1942comp
PIN, I, I, 0_93__scan_addr_5
PIN, O, O, 15T_0_340_L2006word_1
END
SYM, 16T_SYM0_340_L2006word_1, AND
PIN, I1, I, T0_204L656_0_93__scan_addr_5
PIN, I, I, 0_143_L169endloop
PIN, O, O, 16T_0_340_L2006word_1
END
SYM, SYM0_340_L2006word_1, OR
PIN, I0, I, 15T_0_340_L2006word_1
PIN, I1, I, 16T_0_340_L2006word_1
PIN, O, O, 0_340_L2006word_1
END
SYM, 15T_SYM0_340_L2010tree2_0, AND
PIN, I1, I, T0_131L86_0_93__scan_addr_5
PIN, I, I, 0_143_L166looptop
PIN, O, O, 15T_0_340_L2010tree2_0
END
SYM, 16T_SYM0_340_L2010tree2_0, AND
PIN, I1, I, T0_131L86_0_93__scan_addr_5
PIN, I, I, 0_102_L8init
PIN, O, O, 16T_0_340_L2010tree2_0
END
SYM, SYM0_340_L2010tree2_0, OR
PIN, I0, I, 15T_0_340_L2010tree2_0
PIN, I1, I, 16T_0_340_L2010tree2_0
PIN, O, O, 0_340_L2010tree2_0
END
SYM, 0T_SYM0_340_L2026word_1, AND
PIN, I2, I, 0_130_L42car_6,,INV
PIN, I1, I, 0_93__scan_addr_6
PIN, I, I, 0_143_L166looptop
PIN, O, O, 0T_0_340_L2026word_1
END
SYM, 1T_SYM0_340_L2026word_1, AND
PIN, I2, I, 0_130_L42car_6
PIN, I1, I, 0_93__scan_addr_6,,INV
PIN, I, I, 0_143_L166looptop
PIN, O, O, 1T_0_340_L2026word_1
END
SYM, SYM0_340_L2026word_1, OR
PIN, I0, I, 0T_0_340_L2026word_1
PIN, I1, I, 1T_0_340_L2026word_1
PIN, O, O, 0_340_L2026word_1
END
SYM, 0T_SYM0_340_L2026word_2, AND
PIN, I2, I, 0_202_L614car_6,,INV
PIN, I1, I, 0_93__scan_addr_6
PIN, I, I, 0_143_L169endloop
PIN, O, O, 0T_0_340_L2026word_2
END
SYM, 1T_SYM0_340_L2026word_2, AND
PIN, I2, I, 0_202_L614car_6
PIN, I1, I, 0_93__scan_addr_6,,INV
PIN, I, I, 0_143_L169endloop
PIN, O, O, 1T_0_340_L2026word_2
END
SYM, SYM0_340_L2026word_2, OR
PIN, I0, I, 0T_0_340_L2026word_2
PIN, I1, I, 1T_0_340_L2026word_2
PIN, O, O, 0_340_L2026word_2
END
SYM, 9T_SYM0_340_L2030tree2_0, AND
PIN, I2, I, 0_130_L42car_6,,INV
PIN, I1, I, 0_93__scan_addr_6
PIN, I, I, 0_102_L8init
PIN, O, O, 9T_0_340_L2030tree2_0
END
SYM, 11T_SYM0_340_L2030tree2_0, AND
PIN, I2, I, 0_130_L42car_6
PIN, I1, I, 0_93__scan_addr_6,,INV
PIN, I, I, 0_102_L8init
PIN, O, O, 11T_0_340_L2030tree2_0
END
SYM, 12T_SYM0_340_L2030tree2_0, AND
PIN, I2, I, 0_130_L42car_6
PIN, I1, I, 0_102_L8init
PIN, I, I, 0_340_L1942comp
PIN, O, O, 12T_0_340_L2030tree2_0
END
SYM, 14T_SYM0_340_L2030tree2_0, AND
PIN, I1, I, 0_93__scan_addr_6
PIN, I, I, 0_340_L1942comp
PIN, O, O, 14T_0_340_L2030tree2_0
END
SYM, SYM0_340_L2030tree2_0, OR
PIN, I0, I, 9T_0_340_L2030tree2_0
PIN, I1, I, 11T_0_340_L2030tree2_0
PIN, I2, I, 12T_0_340_L2030tree2_0
PIN, I3, I, 14T_0_340_L2030tree2_0
PIN, O, O, 0_340_L2030tree2_0
END
SYM, 3T_SYM0_340_L2046word_1, AND
PIN, I3, I, 0_130_L42car_6
PIN, I2, I, 0_93__scan_addr_6
PIN, I1, I, 0_93__scan_addr_7,,INV
PIN, I, I, 0_143_L166looptop
PIN, O, O, 3T_0_340_L2046word_1
END
SYM, 4T_SYM0_340_L2046word_1, AND
PIN, I2, I, 0_130_L42car_6,,INV
PIN, I1, I, 0_93__scan_addr_7
PIN, I, I, 0_143_L166looptop
PIN, O, O, 4T_0_340_L2046word_1
END
SYM, 5T_SYM0_340_L2046word_1, AND
PIN, I2, I, 0_93__scan_addr_6,,INV
PIN, I1, I, 0_93__scan_addr_7
PIN, I, I, 0_143_L166looptop
PIN, O, O, 5T_0_340_L2046word_1
END
SYM, SYM0_340_L2046word_1, OR
PIN, I0, I, 3T_0_340_L2046word_1
PIN, I1, I, 4T_0_340_L2046word_1
PIN, I2, I, 5T_0_340_L2046word_1
PIN, O, O, 0_340_L2046word_1
END
SYM, 2T_SYM0_340_L2046word_2, AND
PIN, I3, I, 0_202_L614car_6
PIN, I2, I, 0_93__scan_addr_6,,INV
PIN, I1, I, 0_93__scan_addr_7,,INV
PIN, I, I, 0_143_L169endloop
PIN, O, O, 2T_0_340_L2046word_2
END
SYM, 4T_SYM0_340_L2046word_2, AND
PIN, I2, I, 0_202_L614car_6,,INV
PIN, I1, I, 0_93__scan_addr_7
PIN, I, I, 0_143_L169endloop
PIN, O, O, 4T_0_340_L2046word_2
END
SYM, 5T_SYM0_340_L2046word_2, AND
PIN, I2, I, 0_93__scan_addr_6
PIN, I1, I, 0_93__scan_addr_7
PIN, I, I, 0_143_L169endloop
PIN, O, O, 5T_0_340_L2046word_2
END
SYM, SYM0_340_L2046word_2, OR
PIN, I0, I, 2T_0_340_L2046word_2
PIN, I1, I, 4T_0_340_L2046word_2
PIN, I2, I, 5T_0_340_L2046word_2
PIN, O, O, 0_340_L2046word_2
END
SYM, 0T_SYM0_340_L2046word_3, AND
PIN, I1, I, 0_340_L1942comp
PIN, I, I, 0_93__scan_addr_7
PIN, O, O, 0T_0_340_L2046word_3
END
SYM, SYM0_340_L2046word_3, BUF
PIN, I, I, 0T_0_340_L2046word_3
PIN, O, O, 0_340_L2046word_3
END
SYM, 3T_SYM0_340_L2050tree2_0, AND
PIN, I3, I, 0_130_L42car_6
PIN, I2, I, 0_93__scan_addr_6
PIN, I1, I, 0_93__scan_addr_7,,INV
PIN, I, I, 0_102_L8init
PIN, O, O, 3T_0_340_L2050tree2_0
END
SYM, 4T_SYM0_340_L2050tree2_0, AND
PIN, I2, I, 0_130_L42car_6,,INV
PIN, I1, I, 0_93__scan_addr_7
PIN, I, I, 0_102_L8init
PIN, O, O, 4T_0_340_L2050tree2_0
END
SYM, 5T_SYM0_340_L2050tree2_0, AND
PIN, I2, I, 0_93__scan_addr_6,,INV
PIN, I1, I, 0_93__scan_addr_7
PIN, I, I, 0_102_L8init
PIN, O, O, 5T_0_340_L2050tree2_0
END
SYM, SYM0_340_L2050tree2_0, OR
PIN, I0, I, 3T_0_340_L2050tree2_0
PIN, I1, I, 4T_0_340_L2050tree2_0
PIN, I2, I, 5T_0_340_L2050tree2_0
PIN, O, O, 0_340_L2050tree2_0
END
SYM, 15T_SYM0_340_L2066word_1, AND
PIN, I1, I, 0_340_L1942comp
PIN, I, I, 0_93__scan_addr_8
PIN, O, O, 15T_0_340_L2066word_1
END
SYM, 16T_SYM0_340_L2066word_1, AND
PIN, I1, I, T0_204L657_0_93__scan_addr_8
PIN, I, I, 0_143_L169endloop
PIN, O, O, 16T_0_340_L2066word_1
END
SYM, SYM0_340_L2066word_1, OR
PIN, I0, I, 15T_0_340_L2066word_1
PIN, I1, I, 16T_0_340_L2066word_1
PIN, O, O, 0_340_L2066word_1
END
SYM, 15T_SYM0_340_L2070tree2_0, AND
PIN, I1, I, T0_131L87_0_93__scan_addr_8
PIN, I, I, 0_143_L166looptop
PIN, O, O, 15T_0_340_L2070tree2_0
END
SYM, 16T_SYM0_340_L2070tree2_0, AND
PIN, I1, I, T0_131L87_0_93__scan_addr_8
PIN, I, I, 0_102_L8init
PIN, O, O, 16T_0_340_L2070tree2_0
END
SYM, SYM0_340_L2070tree2_0, OR
PIN, I0, I, 15T_0_340_L2070tree2_0
PIN, I1, I, 16T_0_340_L2070tree2_0
PIN, O, O, 0_340_L2070tree2_0
END
SYM, 0T_SYM0_340_L2086word_1, AND
PIN, I2, I, 0_130_L42car_9,,INV
PIN, I1, I, 0_93__scan_addr_9
PIN, I, I, 0_143_L166looptop
PIN, O, O, 0T_0_340_L2086word_1
END
SYM, 1T_SYM0_340_L2086word_1, AND
PIN, I2, I, 0_130_L42car_9
PIN, I1, I, 0_93__scan_addr_9,,INV
PIN, I, I, 0_143_L166looptop
PIN, O, O, 1T_0_340_L2086word_1
END
SYM, SYM0_340_L2086word_1, OR
PIN, I0, I, 0T_0_340_L2086word_1
PIN, I1, I, 1T_0_340_L2086word_1
PIN, O, O, 0_340_L2086word_1
END
SYM, 0T_SYM0_340_L2086word_2, AND
PIN, I2, I, 0_202_L614car_9,,INV
PIN, I1, I, 0_93__scan_addr_9
PIN, I, I, 0_143_L169endloop
PIN, O, O, 0T_0_340_L2086word_2
END
SYM, 1T_SYM0_340_L2086word_2, AND
PIN, I2, I, 0_202_L614car_9
PIN, I1, I, 0_93__scan_addr_9,,INV
PIN, I, I, 0_143_L169endloop
PIN, O, O, 1T_0_340_L2086word_2
END
SYM, SYM0_340_L2086word_2, OR
PIN, I0, I, 0T_0_340_L2086word_2
PIN, I1, I, 1T_0_340_L2086word_2
PIN, O, O, 0_340_L2086word_2
END
SYM, 9T_SYM0_340_L2090tree2_0, AND
PIN, I2, I, 0_130_L42car_9,,INV
PIN, I1, I, 0_93__scan_addr_9
PIN, I, I, 0_102_L8init
PIN, O, O, 9T_0_340_L2090tree2_0
END
SYM, 11T_SYM0_340_L2090tree2_0, AND
PIN, I2, I, 0_130_L42car_9
PIN, I1, I, 0_93__scan_addr_9,,INV
PIN, I, I, 0_102_L8init
PIN, O, O, 11T_0_340_L2090tree2_0
END
SYM, 12T_SYM0_340_L2090tree2_0, AND
PIN, I2, I, 0_130_L42car_9
PIN, I1, I, 0_102_L8init
PIN, I, I, 0_340_L1942comp
PIN, O, O, 12T_0_340_L2090tree2_0
END
SYM, 14T_SYM0_340_L2090tree2_0, AND
PIN, I1, I, 0_93__scan_addr_9
PIN, I, I, 0_340_L1942comp
PIN, O, O, 14T_0_340_L2090tree2_0
END
SYM, SYM0_340_L2090tree2_0, OR
PIN, I0, I, 9T_0_340_L2090tree2_0
PIN, I1, I, 11T_0_340_L2090tree2_0
PIN, I2, I, 12T_0_340_L2090tree2_0
PIN, I3, I, 14T_0_340_L2090tree2_0
PIN, O, O, 0_340_L2090tree2_0
END
SYM, 3T_SYM0_340_L2106word_1, AND
PIN, I3, I, 0_130_L42car_9
PIN, I2, I, 0_93__scan_addr_9
PIN, I1, I, 0_93__scan_addr_10,,INV
PIN, I, I, 0_143_L166looptop
PIN, O, O, 3T_0_340_L2106word_1
END
SYM, 4T_SYM0_340_L2106word_1, AND
PIN, I2, I, 0_130_L42car_9,,INV
PIN, I1, I, 0_93__scan_addr_10
PIN, I, I, 0_143_L166looptop
PIN, O, O, 4T_0_340_L2106word_1
END
SYM, 5T_SYM0_340_L2106word_1, AND
PIN, I2, I, 0_93__scan_addr_9,,INV
PIN, I1, I, 0_93__scan_addr_10
PIN, I, I, 0_143_L166looptop
PIN, O, O, 5T_0_340_L2106word_1
END
SYM, SYM0_340_L2106word_1, OR
PIN, I0, I, 3T_0_340_L2106word_1
PIN, I1, I, 4T_0_340_L2106word_1
PIN, I2, I, 5T_0_340_L2106word_1
PIN, O, O, 0_340_L2106word_1
END
SYM, 2T_SYM0_340_L2106word_2, AND
PIN, I3, I, 0_202_L614car_9
PIN, I2, I, 0_93__scan_addr_9,,INV
PIN, I1, I, 0_93__scan_addr_10,,INV
PIN, I, I, 0_143_L169endloop
PIN, O, O, 2T_0_340_L2106word_2
END
SYM, 4T_SYM0_340_L2106word_2, AND
PIN, I2, I, 0_202_L614car_9,,INV
PIN, I1, I, 0_93__scan_addr_10
PIN, I, I, 0_143_L169endloop
PIN, O, O, 4T_0_340_L2106word_2
END
SYM, 5T_SYM0_340_L2106word_2, AND
PIN, I2, I, 0_93__scan_addr_9
PIN, I1, I, 0_93__scan_addr_10
PIN, I, I, 0_143_L169endloop
PIN, O, O, 5T_0_340_L2106word_2
END
SYM, SYM0_340_L2106word_2, OR
PIN, I0, I, 2T_0_340_L2106word_2
PIN, I1, I, 4T_0_340_L2106word_2
PIN, I2, I, 5T_0_340_L2106word_2
PIN, O, O, 0_340_L2106word_2
END
SYM, 0T_SYM0_340_L2106word_3, AND
PIN, I1, I, 0_340_L1942comp
PIN, I, I, 0_93__scan_addr_10
PIN, O, O, 0T_0_340_L2106word_3
END
SYM, SYM0_340_L2106word_3, BUF
PIN, I, I, 0T_0_340_L2106word_3
PIN, O, O, 0_340_L2106word_3
END
SYM, 3T_SYM0_340_L2110tree2_0, AND
PIN, I3, I, 0_130_L42car_9
PIN, I2, I, 0_93__scan_addr_9
PIN, I1, I, 0_93__scan_addr_10,,INV
PIN, I, I, 0_102_L8init
PIN, O, O, 3T_0_340_L2110tree2_0
END
SYM, 4T_SYM0_340_L2110tree2_0, AND
PIN, I2, I, 0_130_L42car_9,,INV
PIN, I1, I, 0_93__scan_addr_10
PIN, I, I, 0_102_L8init
PIN, O, O, 4T_0_340_L2110tree2_0
END
SYM, 5T_SYM0_340_L2110tree2_0, AND
PIN, I2, I, 0_93__scan_addr_9,,INV
PIN, I1, I, 0_93__scan_addr_10
PIN, I, I, 0_102_L8init
PIN, O, O, 5T_0_340_L2110tree2_0
END
SYM, SYM0_340_L2110tree2_0, OR
PIN, I0, I, 3T_0_340_L2110tree2_0
PIN, I1, I, 4T_0_340_L2110tree2_0
PIN, I2, I, 5T_0_340_L2110tree2_0
PIN, O, O, 0_340_L2110tree2_0
END
SYM, 15T_SYM0_340_L2126word_1, AND
PIN, I1, I, 0_340_L1942comp
PIN, I, I, 0_93__scan_addr_11
PIN, O, O, 15T_0_340_L2126word_1
END
SYM, 16T_SYM0_340_L2126word_1, AND
PIN, I1, I, T0_204L658_0_93__scan_addr_11
PIN, I, I, 0_143_L169endloop
PIN, O, O, 16T_0_340_L2126word_1
END
SYM, SYM0_340_L2126word_1, OR
PIN, I0, I, 15T_0_340_L2126word_1
PIN, I1, I, 16T_0_340_L2126word_1
PIN, O, O, 0_340_L2126word_1
END
SYM, 15T_SYM0_340_L2130tree2_0, AND
PIN, I1, I, T0_131L88_0_93__scan_addr_11
PIN, I, I, 0_143_L166looptop
PIN, O, O, 15T_0_340_L2130tree2_0
END
SYM, 16T_SYM0_340_L2130tree2_0, AND
PIN, I1, I, T0_131L88_0_93__scan_addr_11
PIN, I, I, 0_102_L8init
PIN, O, O, 16T_0_340_L2130tree2_0
END
SYM, SYM0_340_L2130tree2_0, OR
PIN, I0, I, 15T_0_340_L2130tree2_0
PIN, I1, I, 16T_0_340_L2130tree2_0
PIN, O, O, 0_340_L2130tree2_0
END
SYM, 15T_SYM0_340_L2146word_1, AND
PIN, I1, I, 0_340_L1942comp
PIN, I, I, 0_93__scan_addr_12
PIN, O, O, 15T_0_340_L2146word_1
END
SYM, 16T_SYM0_340_L2146word_1, AND
PIN, I1, I, T0_204L659_0_93__scan_addr_12
PIN, I, I, 0_143_L169endloop
PIN, O, O, 16T_0_340_L2146word_1
END
SYM, SYM0_340_L2146word_1, OR
PIN, I0, I, 15T_0_340_L2146word_1
PIN, I1, I, 16T_0_340_L2146word_1
PIN, O, O, 0_340_L2146word_1
END
SYM, 15T_SYM0_340_L2150tree2_0, AND
PIN, I1, I, T0_131L89_0_93__scan_addr_12
PIN, I, I, 0_143_L166looptop
PIN, O, O, 15T_0_340_L2150tree2_0
END
SYM, 16T_SYM0_340_L2150tree2_0, AND
PIN, I1, I, T0_131L89_0_93__scan_addr_12
PIN, I, I, 0_102_L8init
PIN, O, O, 16T_0_340_L2150tree2_0
END
SYM, SYM0_340_L2150tree2_0, OR
PIN, I0, I, 15T_0_340_L2150tree2_0
PIN, I1, I, 16T_0_340_L2150tree2_0
PIN, O, O, 0_340_L2150tree2_0
END
SYM, 15T_SYM0_340_L2166word_1, AND
PIN, I1, I, 0_340_L1942comp
PIN, I, I, 0_93__scan_addr_13
PIN, O, O, 15T_0_340_L2166word_1
END
SYM, 16T_SYM0_340_L2166word_1, AND
PIN, I1, I, T0_204L660_0_93__scan_addr_13
PIN, I, I, 0_143_L169endloop
PIN, O, O, 16T_0_340_L2166word_1
END
SYM, SYM0_340_L2166word_1, OR
PIN, I0, I, 15T_0_340_L2166word_1
PIN, I1, I, 16T_0_340_L2166word_1
PIN, O, O, 0_340_L2166word_1
END
SYM, 15T_SYM0_340_L2170tree2_0, AND
PIN, I1, I, T0_131L90_0_93__scan_addr_13
PIN, I, I, 0_143_L166looptop
PIN, O, O, 15T_0_340_L2170tree2_0
END
SYM, 16T_SYM0_340_L2170tree2_0, AND
PIN, I1, I, T0_131L90_0_93__scan_addr_13
PIN, I, I, 0_102_L8init
PIN, O, O, 16T_0_340_L2170tree2_0
END
SYM, SYM0_340_L2170tree2_0, OR
PIN, I0, I, 15T_0_340_L2170tree2_0
PIN, I1, I, 16T_0_340_L2170tree2_0
PIN, O, O, 0_340_L2170tree2_0
END
SYM, 15T_SYM0_340_L2186word_1, AND
PIN, I1, I, 0_340_L1942comp
PIN, I, I, 0_93__scan_addr_14
PIN, O, O, 15T_0_340_L2186word_1
END
SYM, 16T_SYM0_340_L2186word_1, AND
PIN, I1, I, T0_204L661_0_93__scan_addr_14
PIN, I, I, 0_143_L169endloop
PIN, O, O, 16T_0_340_L2186word_1
END
SYM, SYM0_340_L2186word_1, OR
PIN, I0, I, 15T_0_340_L2186word_1
PIN, I1, I, 16T_0_340_L2186word_1
PIN, O, O, 0_340_L2186word_1
END
SYM, 15T_SYM0_340_L2190tree2_0, AND
PIN, I1, I, T0_131L91_0_93__scan_addr_14
PIN, I, I, 0_143_L166looptop
PIN, O, O, 15T_0_340_L2190tree2_0
END
SYM, 16T_SYM0_340_L2190tree2_0, AND
PIN, I1, I, T0_131L91_0_93__scan_addr_14
PIN, I, I, 0_102_L8init
PIN, O, O, 16T_0_340_L2190tree2_0
END
SYM, SYM0_340_L2190tree2_0, OR
PIN, I0, I, 15T_0_340_L2190tree2_0
PIN, I1, I, 16T_0_340_L2190tree2_0
PIN, O, O, 0_340_L2190tree2_0
END
SYM, 15T_SYM0_340_L2206word_1, AND
PIN, I1, I, 0_340_L1942comp
PIN, I, I, 0_93__scan_addr_15
PIN, O, O, 15T_0_340_L2206word_1
END
SYM, 16T_SYM0_340_L2206word_1, AND
PIN, I1, I, T0_204L662_0_93__scan_addr_15
PIN, I, I, 0_143_L169endloop
PIN, O, O, 16T_0_340_L2206word_1
END
SYM, SYM0_340_L2206word_1, OR
PIN, I0, I, 15T_0_340_L2206word_1
PIN, I1, I, 16T_0_340_L2206word_1
PIN, O, O, 0_340_L2206word_1
END
SYM, 15T_SYM0_340_L2210tree2_0, AND
PIN, I1, I, T0_131L92_0_93__scan_addr_15
PIN, I, I, 0_143_L166looptop
PIN, O, O, 15T_0_340_L2210tree2_0
END
SYM, 16T_SYM0_340_L2210tree2_0, AND
PIN, I1, I, T0_131L92_0_93__scan_addr_15
PIN, I, I, 0_102_L8init
PIN, O, O, 16T_0_340_L2210tree2_0
END
SYM, SYM0_340_L2210tree2_0, OR
PIN, I0, I, 15T_0_340_L2210tree2_0
PIN, I1, I, 16T_0_340_L2210tree2_0
PIN, O, O, 0_340_L2210tree2_0
END
SYM, 15T_SYM0_340_L2226word_1, AND
PIN, I1, I, 0_340_L1942comp
PIN, I, I, 0_93__scan_addr_16
PIN, O, O, 15T_0_340_L2226word_1
END
SYM, 16T_SYM0_340_L2226word_1, AND
PIN, I1, I, T0_204L663_0_93__scan_addr_16
PIN, I, I, 0_143_L169endloop
PIN, O, O, 16T_0_340_L2226word_1
END
SYM, SYM0_340_L2226word_1, OR
PIN, I0, I, 15T_0_340_L2226word_1
PIN, I1, I, 16T_0_340_L2226word_1
PIN, O, O, 0_340_L2226word_1
END
SYM, 15T_SYM0_340_L2230tree2_0, AND
PIN, I1, I, T0_131L93_0_93__scan_addr_16
PIN, I, I, 0_143_L166looptop
PIN, O, O, 15T_0_340_L2230tree2_0
END
SYM, 16T_SYM0_340_L2230tree2_0, AND
PIN, I1, I, T0_131L93_0_93__scan_addr_16
PIN, I, I, 0_102_L8init
PIN, O, O, 16T_0_340_L2230tree2_0
END
SYM, SYM0_340_L2230tree2_0, OR
PIN, I0, I, 15T_0_340_L2230tree2_0
PIN, I1, I, 16T_0_340_L2230tree2_0
PIN, O, O, 0_340_L2230tree2_0
END
SYM, 4T_SYM0_340_L2414twoop, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_106__scan_data_4
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 4T_0_340_L2414twoop
END
SYM, 5T_SYM0_340_L2414twoop, AND
PIN, I2, I, 0_106__scan_data_4
PIN, I1, I, 0_106__new_scan_data_4
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 5T_0_340_L2414twoop
END
SYM, 6T_SYM0_340_L2414twoop, AND
PIN, I2, I, 0_143_L166looptop
PIN, I1, I, 0_106__new_scan_data_4
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 6T_0_340_L2414twoop
END
SYM, SYM0_340_L2414twoop, OR
PIN, I0, I, 4T_0_340_L2414twoop
PIN, I1, I, 5T_0_340_L2414twoop
PIN, I2, I, 6T_0_340_L2414twoop
PIN, O, O, 0_340_L2414twoop
END
SYM, 4T_SYM0_340_L2424twoop, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_106__scan_data_5
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 4T_0_340_L2424twoop
END
SYM, 5T_SYM0_340_L2424twoop, AND
PIN, I2, I, 0_106__scan_data_5
PIN, I1, I, 0_106__new_scan_data_5
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 5T_0_340_L2424twoop
END
SYM, 6T_SYM0_340_L2424twoop, AND
PIN, I2, I, 0_143_L166looptop
PIN, I1, I, 0_106__new_scan_data_5
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 6T_0_340_L2424twoop
END
SYM, SYM0_340_L2424twoop, OR
PIN, I0, I, 4T_0_340_L2424twoop
PIN, I1, I, 5T_0_340_L2424twoop
PIN, I2, I, 6T_0_340_L2424twoop
PIN, O, O, 0_340_L2424twoop
END
SYM, 4T_SYM0_340_L2434twoop, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_106__scan_data_6
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 4T_0_340_L2434twoop
END
SYM, 5T_SYM0_340_L2434twoop, AND
PIN, I2, I, 0_106__scan_data_6
PIN, I1, I, 0_106__new_scan_data_6
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 5T_0_340_L2434twoop
END
SYM, 6T_SYM0_340_L2434twoop, AND
PIN, I2, I, 0_143_L166looptop
PIN, I1, I, 0_106__new_scan_data_6
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 6T_0_340_L2434twoop
END
SYM, SYM0_340_L2434twoop, OR
PIN, I0, I, 4T_0_340_L2434twoop
PIN, I1, I, 5T_0_340_L2434twoop
PIN, I2, I, 6T_0_340_L2434twoop
PIN, O, O, 0_340_L2434twoop
END
SYM, 4T_SYM0_340_L2444twoop, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_106__scan_data_7
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 4T_0_340_L2444twoop
END
SYM, 5T_SYM0_340_L2444twoop, AND
PIN, I2, I, 0_106__scan_data_7
PIN, I1, I, 0_106__new_scan_data_7
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 5T_0_340_L2444twoop
END
SYM, 6T_SYM0_340_L2444twoop, AND
PIN, I2, I, 0_143_L166looptop
PIN, I1, I, 0_106__new_scan_data_7
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 6T_0_340_L2444twoop
END
SYM, SYM0_340_L2444twoop, OR
PIN, I0, I, 4T_0_340_L2444twoop
PIN, I1, I, 5T_0_340_L2444twoop
PIN, I2, I, 6T_0_340_L2444twoop
PIN, O, O, 0_340_L2444twoop
END
SYM, 4T_SYM0_340_L2454twoop, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_106__scan_data_8
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 4T_0_340_L2454twoop
END
SYM, 5T_SYM0_340_L2454twoop, AND
PIN, I2, I, 0_106__scan_data_8
PIN, I1, I, 0_106__new_scan_data_8
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 5T_0_340_L2454twoop
END
SYM, 6T_SYM0_340_L2454twoop, AND
PIN, I2, I, 0_143_L166looptop
PIN, I1, I, 0_106__new_scan_data_8
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 6T_0_340_L2454twoop
END
SYM, SYM0_340_L2454twoop, OR
PIN, I0, I, 4T_0_340_L2454twoop
PIN, I1, I, 5T_0_340_L2454twoop
PIN, I2, I, 6T_0_340_L2454twoop
PIN, O, O, 0_340_L2454twoop
END
SYM, 4T_SYM0_340_L2464twoop, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_106__scan_data_9
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 4T_0_340_L2464twoop
END
SYM, 5T_SYM0_340_L2464twoop, AND
PIN, I2, I, 0_106__scan_data_9
PIN, I1, I, 0_106__new_scan_data_9
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 5T_0_340_L2464twoop
END
SYM, 6T_SYM0_340_L2464twoop, AND
PIN, I2, I, 0_143_L166looptop
PIN, I1, I, 0_106__new_scan_data_9
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 6T_0_340_L2464twoop
END
SYM, SYM0_340_L2464twoop, OR
PIN, I0, I, 4T_0_340_L2464twoop
PIN, I1, I, 5T_0_340_L2464twoop
PIN, I2, I, 6T_0_340_L2464twoop
PIN, O, O, 0_340_L2464twoop
END
SYM, 4T_SYM0_340_L2474twoop, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_106__scan_data_10
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 4T_0_340_L2474twoop
END
SYM, 5T_SYM0_340_L2474twoop, AND
PIN, I2, I, 0_106__scan_data_10
PIN, I1, I, 0_106__new_scan_data_10
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 5T_0_340_L2474twoop
END
SYM, 6T_SYM0_340_L2474twoop, AND
PIN, I2, I, 0_143_L166looptop
PIN, I1, I, 0_106__new_scan_data_10
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 6T_0_340_L2474twoop
END
SYM, SYM0_340_L2474twoop, OR
PIN, I0, I, 4T_0_340_L2474twoop
PIN, I1, I, 5T_0_340_L2474twoop
PIN, I2, I, 6T_0_340_L2474twoop
PIN, O, O, 0_340_L2474twoop
END
SYM, 4T_SYM0_340_L2484twoop, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_106__scan_data_11
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 4T_0_340_L2484twoop
END
SYM, 5T_SYM0_340_L2484twoop, AND
PIN, I2, I, 0_106__scan_data_11
PIN, I1, I, 0_106__new_scan_data_11
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 5T_0_340_L2484twoop
END
SYM, 6T_SYM0_340_L2484twoop, AND
PIN, I2, I, 0_143_L166looptop
PIN, I1, I, 0_106__new_scan_data_11
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 6T_0_340_L2484twoop
END
SYM, SYM0_340_L2484twoop, OR
PIN, I0, I, 4T_0_340_L2484twoop
PIN, I1, I, 5T_0_340_L2484twoop
PIN, I2, I, 6T_0_340_L2484twoop
PIN, O, O, 0_340_L2484twoop
END
SYM, 4T_SYM0_340_L2494twoop, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_106__scan_data_12
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 4T_0_340_L2494twoop
END
SYM, 5T_SYM0_340_L2494twoop, AND
PIN, I2, I, 0_106__scan_data_12
PIN, I1, I, 0_106__new_scan_data_12
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 5T_0_340_L2494twoop
END
SYM, 6T_SYM0_340_L2494twoop, AND
PIN, I2, I, 0_143_L166looptop
PIN, I1, I, 0_106__new_scan_data_12
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 6T_0_340_L2494twoop
END
SYM, SYM0_340_L2494twoop, OR
PIN, I0, I, 4T_0_340_L2494twoop
PIN, I1, I, 5T_0_340_L2494twoop
PIN, I2, I, 6T_0_340_L2494twoop
PIN, O, O, 0_340_L2494twoop
END
SYM, 4T_SYM0_340_L2504twoop, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_106__scan_data_13
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 4T_0_340_L2504twoop
END
SYM, 5T_SYM0_340_L2504twoop, AND
PIN, I2, I, 0_106__scan_data_13
PIN, I1, I, 0_106__new_scan_data_13
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 5T_0_340_L2504twoop
END
SYM, 6T_SYM0_340_L2504twoop, AND
PIN, I2, I, 0_143_L166looptop
PIN, I1, I, 0_106__new_scan_data_13
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 6T_0_340_L2504twoop
END
SYM, SYM0_340_L2504twoop, OR
PIN, I0, I, 4T_0_340_L2504twoop
PIN, I1, I, 5T_0_340_L2504twoop
PIN, I2, I, 6T_0_340_L2504twoop
PIN, O, O, 0_340_L2504twoop
END
SYM, 4T_SYM0_340_L2514twoop, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_106__scan_data_14
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 4T_0_340_L2514twoop
END
SYM, 5T_SYM0_340_L2514twoop, AND
PIN, I2, I, 0_106__scan_data_14
PIN, I1, I, 0_106__new_scan_data_14
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 5T_0_340_L2514twoop
END
SYM, 6T_SYM0_340_L2514twoop, AND
PIN, I2, I, 0_143_L166looptop
PIN, I1, I, 0_106__new_scan_data_14
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 6T_0_340_L2514twoop
END
SYM, SYM0_340_L2514twoop, OR
PIN, I0, I, 4T_0_340_L2514twoop
PIN, I1, I, 5T_0_340_L2514twoop
PIN, I2, I, 6T_0_340_L2514twoop
PIN, O, O, 0_340_L2514twoop
END
SYM, 4T_SYM0_340_L2524twoop, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_106__scan_data_15
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 4T_0_340_L2524twoop
END
SYM, 5T_SYM0_340_L2524twoop, AND
PIN, I2, I, 0_106__scan_data_15
PIN, I1, I, 0_106__new_scan_data_15
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 5T_0_340_L2524twoop
END
SYM, 6T_SYM0_340_L2524twoop, AND
PIN, I2, I, 0_143_L166looptop
PIN, I1, I, 0_106__new_scan_data_15
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 6T_0_340_L2524twoop
END
SYM, SYM0_340_L2524twoop, OR
PIN, I0, I, 4T_0_340_L2524twoop
PIN, I1, I, 5T_0_340_L2524twoop
PIN, I2, I, 6T_0_340_L2524twoop
PIN, O, O, 0_340_L2524twoop
END
SYM, 4T_SYM0_340_L2534twoop, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_106__scan_data_16
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 4T_0_340_L2534twoop
END
SYM, 5T_SYM0_340_L2534twoop, AND
PIN, I2, I, 0_106__scan_data_16
PIN, I1, I, 0_106__new_scan_data_16
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 5T_0_340_L2534twoop
END
SYM, 6T_SYM0_340_L2534twoop, AND
PIN, I2, I, 0_143_L166looptop
PIN, I1, I, 0_106__new_scan_data_16
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 6T_0_340_L2534twoop
END
SYM, SYM0_340_L2534twoop, OR
PIN, I0, I, 4T_0_340_L2534twoop
PIN, I1, I, 5T_0_340_L2534twoop
PIN, I2, I, 6T_0_340_L2534twoop
PIN, O, O, 0_340_L2534twoop
END
SYM, 4T_SYM0_340_L2544twoop, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_106__scan_data_17
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 4T_0_340_L2544twoop
END
SYM, 5T_SYM0_340_L2544twoop, AND
PIN, I2, I, 0_106__scan_data_17
PIN, I1, I, 0_106__new_scan_data_17
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 5T_0_340_L2544twoop
END
SYM, 6T_SYM0_340_L2544twoop, AND
PIN, I2, I, 0_143_L166looptop
PIN, I1, I, 0_106__new_scan_data_17
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 6T_0_340_L2544twoop
END
SYM, SYM0_340_L2544twoop, OR
PIN, I0, I, 4T_0_340_L2544twoop
PIN, I1, I, 5T_0_340_L2544twoop
PIN, I2, I, 6T_0_340_L2544twoop
PIN, O, O, 0_340_L2544twoop
END
SYM, 4T_SYM0_340_L2554twoop, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_106__scan_data_18
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 4T_0_340_L2554twoop
END
SYM, 5T_SYM0_340_L2554twoop, AND
PIN, I2, I, 0_106__scan_data_18
PIN, I1, I, 0_106__new_scan_data_18
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 5T_0_340_L2554twoop
END
SYM, 6T_SYM0_340_L2554twoop, AND
PIN, I2, I, 0_143_L166looptop
PIN, I1, I, 0_106__new_scan_data_18
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 6T_0_340_L2554twoop
END
SYM, SYM0_340_L2554twoop, OR
PIN, I0, I, 4T_0_340_L2554twoop
PIN, I1, I, 5T_0_340_L2554twoop
PIN, I2, I, 6T_0_340_L2554twoop
PIN, O, O, 0_340_L2554twoop
END
SYM, 4T_SYM0_340_L2564twoop, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_106__scan_data_19
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 4T_0_340_L2564twoop
END
SYM, 5T_SYM0_340_L2564twoop, AND
PIN, I2, I, 0_106__scan_data_19
PIN, I1, I, 0_106__new_scan_data_19
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 5T_0_340_L2564twoop
END
SYM, 6T_SYM0_340_L2564twoop, AND
PIN, I2, I, 0_143_L166looptop
PIN, I1, I, 0_106__new_scan_data_19
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 6T_0_340_L2564twoop
END
SYM, SYM0_340_L2564twoop, OR
PIN, I0, I, 4T_0_340_L2564twoop
PIN, I1, I, 5T_0_340_L2564twoop
PIN, I2, I, 6T_0_340_L2564twoop
PIN, O, O, 0_340_L2564twoop
END
SYM, 4T_SYM0_340_L2574twoop, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_106__scan_data_20
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 4T_0_340_L2574twoop
END
SYM, 5T_SYM0_340_L2574twoop, AND
PIN, I2, I, 0_106__scan_data_20
PIN, I1, I, 0_106__new_scan_data_20
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 5T_0_340_L2574twoop
END
SYM, 6T_SYM0_340_L2574twoop, AND
PIN, I2, I, 0_143_L166looptop
PIN, I1, I, 0_106__new_scan_data_20
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 6T_0_340_L2574twoop
END
SYM, SYM0_340_L2574twoop, OR
PIN, I0, I, 4T_0_340_L2574twoop
PIN, I1, I, 5T_0_340_L2574twoop
PIN, I2, I, 6T_0_340_L2574twoop
PIN, O, O, 0_340_L2574twoop
END
SYM, 4T_SYM0_340_L2584twoop, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_106__scan_data_21
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 4T_0_340_L2584twoop
END
SYM, 5T_SYM0_340_L2584twoop, AND
PIN, I2, I, 0_106__scan_data_21
PIN, I1, I, 0_106__new_scan_data_21
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 5T_0_340_L2584twoop
END
SYM, 6T_SYM0_340_L2584twoop, AND
PIN, I2, I, 0_143_L166looptop
PIN, I1, I, 0_106__new_scan_data_21
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 6T_0_340_L2584twoop
END
SYM, SYM0_340_L2584twoop, OR
PIN, I0, I, 4T_0_340_L2584twoop
PIN, I1, I, 5T_0_340_L2584twoop
PIN, I2, I, 6T_0_340_L2584twoop
PIN, O, O, 0_340_L2584twoop
END
SYM, 4T_SYM0_340_L2594twoop, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_106__scan_data_22
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 4T_0_340_L2594twoop
END
SYM, 5T_SYM0_340_L2594twoop, AND
PIN, I2, I, 0_106__scan_data_22
PIN, I1, I, 0_106__new_scan_data_22
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 5T_0_340_L2594twoop
END
SYM, 6T_SYM0_340_L2594twoop, AND
PIN, I2, I, 0_143_L166looptop
PIN, I1, I, 0_106__new_scan_data_22
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 6T_0_340_L2594twoop
END
SYM, SYM0_340_L2594twoop, OR
PIN, I0, I, 4T_0_340_L2594twoop
PIN, I1, I, 5T_0_340_L2594twoop
PIN, I2, I, 6T_0_340_L2594twoop
PIN, O, O, 0_340_L2594twoop
END
SYM, 4T_SYM0_340_L2604twoop, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_106__scan_data_23
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 4T_0_340_L2604twoop
END
SYM, 5T_SYM0_340_L2604twoop, AND
PIN, I2, I, 0_106__scan_data_23
PIN, I1, I, 0_106__new_scan_data_23
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 5T_0_340_L2604twoop
END
SYM, 6T_SYM0_340_L2604twoop, AND
PIN, I2, I, 0_143_L166looptop
PIN, I1, I, 0_106__new_scan_data_23
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 6T_0_340_L2604twoop
END
SYM, SYM0_340_L2604twoop, OR
PIN, I0, I, 4T_0_340_L2604twoop
PIN, I1, I, 5T_0_340_L2604twoop
PIN, I2, I, 6T_0_340_L2604twoop
PIN, O, O, 0_340_L2604twoop
END
SYM, 4T_SYM0_340_L2614twoop, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_106__scan_data_24
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 4T_0_340_L2614twoop
END
SYM, 5T_SYM0_340_L2614twoop, AND
PIN, I2, I, 0_106__scan_data_24
PIN, I1, I, 0_106__new_scan_data_24
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 5T_0_340_L2614twoop
END
SYM, 6T_SYM0_340_L2614twoop, AND
PIN, I2, I, 0_143_L166looptop
PIN, I1, I, 0_106__new_scan_data_24
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 6T_0_340_L2614twoop
END
SYM, SYM0_340_L2614twoop, OR
PIN, I0, I, 4T_0_340_L2614twoop
PIN, I1, I, 5T_0_340_L2614twoop
PIN, I2, I, 6T_0_340_L2614twoop
PIN, O, O, 0_340_L2614twoop
END
SYM, 4T_SYM0_340_L2624twoop, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_106__scan_data_25
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 4T_0_340_L2624twoop
END
SYM, 5T_SYM0_340_L2624twoop, AND
PIN, I2, I, 0_106__scan_data_25
PIN, I1, I, 0_106__new_scan_data_25
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 5T_0_340_L2624twoop
END
SYM, 6T_SYM0_340_L2624twoop, AND
PIN, I2, I, 0_143_L166looptop
PIN, I1, I, 0_106__new_scan_data_25
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 6T_0_340_L2624twoop
END
SYM, SYM0_340_L2624twoop, OR
PIN, I0, I, 4T_0_340_L2624twoop
PIN, I1, I, 5T_0_340_L2624twoop
PIN, I2, I, 6T_0_340_L2624twoop
PIN, O, O, 0_340_L2624twoop
END
SYM, 4T_SYM0_340_L2634twoop, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_106__scan_data_26
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 4T_0_340_L2634twoop
END
SYM, 5T_SYM0_340_L2634twoop, AND
PIN, I2, I, 0_106__scan_data_26
PIN, I1, I, 0_106__new_scan_data_26
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 5T_0_340_L2634twoop
END
SYM, 6T_SYM0_340_L2634twoop, AND
PIN, I2, I, 0_143_L166looptop
PIN, I1, I, 0_106__new_scan_data_26
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 6T_0_340_L2634twoop
END
SYM, SYM0_340_L2634twoop, OR
PIN, I0, I, 4T_0_340_L2634twoop
PIN, I1, I, 5T_0_340_L2634twoop
PIN, I2, I, 6T_0_340_L2634twoop
PIN, O, O, 0_340_L2634twoop
END
SYM, 4T_SYM0_340_L2644twoop, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_106__scan_data_27
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 4T_0_340_L2644twoop
END
SYM, 5T_SYM0_340_L2644twoop, AND
PIN, I2, I, 0_106__scan_data_27
PIN, I1, I, 0_106__new_scan_data_27
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 5T_0_340_L2644twoop
END
SYM, 6T_SYM0_340_L2644twoop, AND
PIN, I2, I, 0_143_L166looptop
PIN, I1, I, 0_106__new_scan_data_27
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 6T_0_340_L2644twoop
END
SYM, SYM0_340_L2644twoop, OR
PIN, I0, I, 4T_0_340_L2644twoop
PIN, I1, I, 5T_0_340_L2644twoop
PIN, I2, I, 6T_0_340_L2644twoop
PIN, O, O, 0_340_L2644twoop
END
SYM, 4T_SYM0_340_L2654twoop, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_106__scan_data_28
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 4T_0_340_L2654twoop
END
SYM, 5T_SYM0_340_L2654twoop, AND
PIN, I2, I, 0_106__scan_data_28
PIN, I1, I, 0_106__new_scan_data_28
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 5T_0_340_L2654twoop
END
SYM, 6T_SYM0_340_L2654twoop, AND
PIN, I2, I, 0_143_L166looptop
PIN, I1, I, 0_106__new_scan_data_28
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 6T_0_340_L2654twoop
END
SYM, SYM0_340_L2654twoop, OR
PIN, I0, I, 4T_0_340_L2654twoop
PIN, I1, I, 5T_0_340_L2654twoop
PIN, I2, I, 6T_0_340_L2654twoop
PIN, O, O, 0_340_L2654twoop
END
SYM, 4T_SYM0_340_L2664twoop, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_106__scan_data_29
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 4T_0_340_L2664twoop
END
SYM, 5T_SYM0_340_L2664twoop, AND
PIN, I2, I, 0_106__scan_data_29
PIN, I1, I, 0_106__new_scan_data_29
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 5T_0_340_L2664twoop
END
SYM, 6T_SYM0_340_L2664twoop, AND
PIN, I2, I, 0_143_L166looptop
PIN, I1, I, 0_106__new_scan_data_29
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 6T_0_340_L2664twoop
END
SYM, SYM0_340_L2664twoop, OR
PIN, I0, I, 4T_0_340_L2664twoop
PIN, I1, I, 5T_0_340_L2664twoop
PIN, I2, I, 6T_0_340_L2664twoop
PIN, O, O, 0_340_L2664twoop
END
SYM, 4T_SYM0_340_L2674twoop, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_106__scan_data_30
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 4T_0_340_L2674twoop
END
SYM, 5T_SYM0_340_L2674twoop, AND
PIN, I2, I, 0_106__scan_data_30
PIN, I1, I, 0_106__new_scan_data_30
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 5T_0_340_L2674twoop
END
SYM, 6T_SYM0_340_L2674twoop, AND
PIN, I2, I, 0_143_L166looptop
PIN, I1, I, 0_106__new_scan_data_30
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 6T_0_340_L2674twoop
END
SYM, SYM0_340_L2674twoop, OR
PIN, I0, I, 4T_0_340_L2674twoop
PIN, I1, I, 5T_0_340_L2674twoop
PIN, I2, I, 6T_0_340_L2674twoop
PIN, O, O, 0_340_L2674twoop
END
SYM, 4T_SYM0_340_L2684twoop, AND
PIN, I2, I, 0_143_L166looptop,,INV
PIN, I1, I, 0_106__scan_data_31
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 4T_0_340_L2684twoop
END
SYM, 5T_SYM0_340_L2684twoop, AND
PIN, I2, I, 0_106__scan_data_31
PIN, I1, I, 0_106__new_scan_data_31
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 5T_0_340_L2684twoop
END
SYM, 6T_SYM0_340_L2684twoop, AND
PIN, I2, I, 0_143_L166looptop
PIN, I1, I, 0_106__new_scan_data_31
PIN, I, I, 0_165_L292looptop,,INV
PIN, O, O, 6T_0_340_L2684twoop
END
SYM, SYM0_340_L2684twoop, OR
PIN, I0, I, 4T_0_340_L2684twoop
PIN, I1, I, 5T_0_340_L2684twoop
PIN, I2, I, 6T_0_340_L2684twoop
PIN, O, O, 0_340_L2684twoop
END
SYM, 0T_SYM0_340_L3144comp, AND
PIN, I3, I, 0_294_L1169endloop,,INV
PIN, I2, I, 0_303_L1216looptop,,INV
PIN, I1, I, 0_303_L1219endloop,,INV
PIN, I, I, 0_322_L1478endloop,,INV
PIN, O, O, 0T_0_340_L3144comp
END
SYM, SYM0_340_L3144comp, BUF
PIN, I, I, 0T_0_340_L3144comp
PIN, O, O, 0_340_L3144comp
END
SYM, 0T_SYM0_340_L3167word_1, AND
PIN, I1, I, 0_340_L3144comp
PIN, I, I, 0_275__count1_1
PIN, O, O, 0T_0_340_L3167word_1
END
SYM, SYM0_340_L3167word_1, BUF
PIN, I, I, 0T_0_340_L3167word_1
PIN, O, O, 0_340_L3167word_1
END
SYM, 6T_SYM0_340_L3171tree2_0, AND
PIN, I2, I, 0_275__count1_1,,INV
PIN, I1, I, 0_275__count1_0,,INV
PIN, I, I, 0_322_L1478endloop
PIN, O, O, 6T_0_340_L3171tree2_0
END
SYM, 7T_SYM0_340_L3171tree2_0, AND
PIN, I2, I, 0_275__count1_1,,INV
PIN, I1, I, 0_275__count1_0,,INV
PIN, I, I, 0_303_L1216looptop
PIN, O, O, 7T_0_340_L3171tree2_0
END
SYM, 8T_SYM0_340_L3171tree2_0, AND
PIN, I2, I, 0_275__count1_1
PIN, I1, I, 0_275__count1_0
PIN, I, I, 0_322_L1478endloop
PIN, O, O, 8T_0_340_L3171tree2_0
END
SYM, 9T_SYM0_340_L3171tree2_0, AND
PIN, I2, I, 0_275__count1_1
PIN, I1, I, 0_275__count1_0
PIN, I, I, 0_303_L1216looptop
PIN, O, O, 9T_0_340_L3171tree2_0
END
SYM, SYM0_340_L3171tree2_0, OR
PIN, I0, I, 6T_0_340_L3171tree2_0
PIN, I1, I, 7T_0_340_L3171tree2_0
PIN, I2, I, 8T_0_340_L3171tree2_0
PIN, I3, I, 9T_0_340_L3171tree2_0
PIN, O, O, 0_340_L3171tree2_0
END
SYM, 0T_SYM0_340_L3186word_1, AND
PIN, I3, I, 0_275__count1_1,,INV
PIN, I2, I, 0_275__count1_0,,INV
PIN, I1, I, 0_275__count1_2,,INV
PIN, I, I, 0_303_L1216looptop
PIN, O, O, 0T_0_340_L3186word_1
END
SYM, 4T_SYM0_340_L3186word_1, AND
PIN, I2, I, 0_275__count1_0
PIN, I1, I, 0_275__count1_2
PIN, I, I, 0_303_L1216looptop
PIN, O, O, 4T_0_340_L3186word_1
END
SYM, 5T_SYM0_340_L3186word_1, AND
PIN, I2, I, 0_275__count1_1
PIN, I1, I, 0_275__count1_2
PIN, I, I, 0_303_L1216looptop
PIN, O, O, 5T_0_340_L3186word_1
END
SYM, SYM0_340_L3186word_1, OR
PIN, I0, I, 0T_0_340_L3186word_1
PIN, I1, I, 4T_0_340_L3186word_1
PIN, I2, I, 5T_0_340_L3186word_1
PIN, O, O, 0_340_L3186word_1
END
SYM, 0T_SYM0_340_L3186word_2, AND
PIN, I3, I, 0_275__count1_1,,INV
PIN, I2, I, 0_275__count1_0,,INV
PIN, I1, I, 0_275__count1_2,,INV
PIN, I, I, 0_322_L1478endloop
PIN, O, O, 0T_0_340_L3186word_2
END
SYM, 4T_SYM0_340_L3186word_2, AND
PIN, I2, I, 0_275__count1_0
PIN, I1, I, 0_275__count1_2
PIN, I, I, 0_322_L1478endloop
PIN, O, O, 4T_0_340_L3186word_2
END
SYM, 5T_SYM0_340_L3186word_2, AND
PIN, I2, I, 0_275__count1_1
PIN, I1, I, 0_275__count1_2
PIN, I, I, 0_322_L1478endloop
PIN, O, O, 5T_0_340_L3186word_2
END
SYM, SYM0_340_L3186word_2, OR
PIN, I0, I, 0T_0_340_L3186word_2
PIN, I1, I, 4T_0_340_L3186word_2
PIN, I2, I, 5T_0_340_L3186word_2
PIN, O, O, 0_340_L3186word_2
END
SYM, 0T_SYM0_340_L3186word_3, AND
PIN, I2, I, 0_303_L1216looptop,,INV
PIN, I1, I, 0_322_L1478endloop,,INV
PIN, I, I, 0_275__count1_2
PIN, O, O, 0T_0_340_L3186word_3
END
SYM, SYM0_340_L3186word_3, BUF
PIN, I, I, 0T_0_340_L3186word_3
PIN, O, O, 0_340_L3186word_3
END
SYM, 61T_SYM0_340_L3190tree2_2, BUF
PIN, I, I, 0_340_L3186word_2
PIN, O, O, 61T_0_340_L3190tree2_2
END
SYM, 62T_SYM0_340_L3190tree2_2, BUF
PIN, I, I, 0_340_L3186word_1
PIN, O, O, 62T_0_340_L3190tree2_2
END
SYM, 63T_SYM0_340_L3190tree2_2, BUF
PIN, I, I, 0_303_L1219endloop
PIN, O, O, 63T_0_340_L3190tree2_2
END
SYM, 64T_SYM0_340_L3190tree2_2, BUF
PIN, I, I, 0_294_L1169endloop
PIN, O, O, 64T_0_340_L3190tree2_2
END
SYM, SYM0_340_L3190tree2_2, OR
PIN, I0, I, 61T_0_340_L3190tree2_2
PIN, I1, I, 62T_0_340_L3190tree2_2
PIN, I2, I, 63T_0_340_L3190tree2_2
PIN, I3, I, 64T_0_340_L3190tree2_2
PIN, O, O, 0_340_L3190tree2_2
END
SYM, 0T_SYM0_340_L3205word_1, AND
PIN, I1, I, T0_306L1275_0_275__count1_3
PIN, I, I, 0_322_L1478endloop
PIN, O, O, 0T_0_340_L3205word_1
END
SYM, SYM0_340_L3205word_1, BUF
PIN, I, I, 0T_0_340_L3205word_1
PIN, O, O, 0_340_L3205word_1
END
SYM, 0T_SYM0_340_L3205word_2, AND
PIN, I3, I, 0_294_L1169endloop,,INV
PIN, I2, I, 0_303_L1216looptop,,INV
PIN, I1, I, 0_322_L1478endloop,,INV
PIN, I, I, 0_275__count1_3
PIN, O, O, 0T_0_340_L3205word_2
END
SYM, SYM0_340_L3205word_2, BUF
PIN, I, I, 0T_0_340_L3205word_2
PIN, O, O, 0_340_L3205word_2
END
SYM, 46T_SYM0_340_L3209tree2_1, AND
PIN, I1, I, T0_306L1275_0_275__count1_3
PIN, I, I, 0_303_L1216looptop
PIN, O, O, 46T_0_340_L3209tree2_1
END
SYM, 47T_SYM0_340_L3209tree2_1, BUF
PIN, I, I, 0_340_L3205word_1
PIN, O, O, 47T_0_340_L3209tree2_1
END
SYM, 48T_SYM0_340_L3209tree2_1, BUF
PIN, I, I, 0_303_L1219endloop
PIN, O, O, 48T_0_340_L3209tree2_1
END
SYM, SYM0_340_L3209tree2_1, OR
PIN, I0, I, 46T_0_340_L3209tree2_1
PIN, I1, I, 47T_0_340_L3209tree2_1
PIN, I2, I, 48T_0_340_L3209tree2_1
PIN, O, O, 0_340_L3209tree2_1
END
SYM, 0T_SYM0_340_L3225word_1, AND
PIN, I2, I, 0_304_L1226car_4,,INV
PIN, I1, I, 0_275__count1_4
PIN, I, I, 0_322_L1478endloop
PIN, O, O, 0T_0_340_L3225word_1
END
SYM, 1T_SYM0_340_L3225word_1, AND
PIN, I2, I, 0_304_L1226car_4
PIN, I1, I, 0_275__count1_4,,INV
PIN, I, I, 0_322_L1478endloop
PIN, O, O, 1T_0_340_L3225word_1
END
SYM, SYM0_340_L3225word_1, OR
PIN, I0, I, 0T_0_340_L3225word_1
PIN, I1, I, 1T_0_340_L3225word_1
PIN, O, O, 0_340_L3225word_1
END
SYM, 9T_SYM0_340_L3229tree2_0, AND
PIN, I2, I, 0_304_L1226car_4,,INV
PIN, I1, I, 0_275__count1_4
PIN, I, I, 0_303_L1216looptop
PIN, O, O, 9T_0_340_L3229tree2_0
END
SYM, 11T_SYM0_340_L3229tree2_0, AND
PIN, I2, I, 0_304_L1226car_4
PIN, I1, I, 0_275__count1_4,,INV
PIN, I, I, 0_303_L1216looptop
PIN, O, O, 11T_0_340_L3229tree2_0
END
SYM, 12T_SYM0_340_L3229tree2_0, AND
PIN, I2, I, 0_304_L1226car_4
PIN, I1, I, 0_303_L1216looptop
PIN, I, I, 0_340_L3144comp
PIN, O, O, 12T_0_340_L3229tree2_0
END
SYM, 14T_SYM0_340_L3229tree2_0, AND
PIN, I1, I, 0_275__count1_4
PIN, I, I, 0_340_L3144comp
PIN, O, O, 14T_0_340_L3229tree2_0
END
SYM, SYM0_340_L3229tree2_0, OR
PIN, I0, I, 9T_0_340_L3229tree2_0
PIN, I1, I, 11T_0_340_L3229tree2_0
PIN, I2, I, 12T_0_340_L3229tree2_0
PIN, I3, I, 14T_0_340_L3229tree2_0
PIN, O, O, 0_340_L3229tree2_0
END
SYM, 2T_SYM0_340_L3244word_1, AND
PIN, I3, I, 0_304_L1226car_4
PIN, I2, I, 0_275__count1_4,,INV
PIN, I1, I, 0_275__count1_5,,INV
PIN, I, I, 0_303_L1216looptop
PIN, O, O, 2T_0_340_L3244word_1
END
SYM, 4T_SYM0_340_L3244word_1, AND
PIN, I2, I, 0_304_L1226car_4,,INV
PIN, I1, I, 0_275__count1_5
PIN, I, I, 0_303_L1216looptop
PIN, O, O, 4T_0_340_L3244word_1
END
SYM, 5T_SYM0_340_L3244word_1, AND
PIN, I2, I, 0_275__count1_4
PIN, I1, I, 0_275__count1_5
PIN, I, I, 0_303_L1216looptop
PIN, O, O, 5T_0_340_L3244word_1
END
SYM, SYM0_340_L3244word_1, OR
PIN, I0, I, 2T_0_340_L3244word_1
PIN, I1, I, 4T_0_340_L3244word_1
PIN, I2, I, 5T_0_340_L3244word_1
PIN, O, O, 0_340_L3244word_1
END
SYM, 2T_SYM0_340_L3244word_2, AND
PIN, I3, I, 0_304_L1226car_4
PIN, I2, I, 0_275__count1_4,,INV
PIN, I1, I, 0_275__count1_5,,INV
PIN, I, I, 0_322_L1478endloop
PIN, O, O, 2T_0_340_L3244word_2
END
SYM, 4T_SYM0_340_L3244word_2, AND
PIN, I2, I, 0_304_L1226car_4,,INV
PIN, I1, I, 0_275__count1_5
PIN, I, I, 0_322_L1478endloop
PIN, O, O, 4T_0_340_L3244word_2
END
SYM, 5T_SYM0_340_L3244word_2, AND
PIN, I2, I, 0_275__count1_4
PIN, I1, I, 0_275__count1_5
PIN, I, I, 0_322_L1478endloop
PIN, O, O, 5T_0_340_L3244word_2
END
SYM, SYM0_340_L3244word_2, OR
PIN, I0, I, 2T_0_340_L3244word_2
PIN, I1, I, 4T_0_340_L3244word_2
PIN, I2, I, 5T_0_340_L3244word_2
PIN, O, O, 0_340_L3244word_2
END
SYM, 0T_SYM0_340_L3244word_3, AND
PIN, I3, I, 0_303_L1216looptop,,INV
PIN, I2, I, 0_303_L1219endloop,,INV
PIN, I1, I, 0_322_L1478endloop,,INV
PIN, I, I, 0_275__count1_5
PIN, O, O, 0T_0_340_L3244word_3
END
SYM, SYM0_340_L3244word_3, BUF
PIN, I, I, 0T_0_340_L3244word_3
PIN, O, O, 0_340_L3244word_3
END
SYM, 0T_SYM0_340_L3262word_1, AND
PIN, I1, I, T0_306L1276_0_275__count1_6
PIN, I, I, 0_322_L1478endloop
PIN, O, O, 0T_0_340_L3262word_1
END
SYM, SYM0_340_L3262word_1, BUF
PIN, I, I, 0T_0_340_L3262word_1
PIN, O, O, 0_340_L3262word_1
END
SYM, 0T_SYM0_340_L3262word_2, AND
PIN, I3, I, 0_303_L1216looptop,,INV
PIN, I2, I, 0_303_L1219endloop,,INV
PIN, I1, I, 0_322_L1478endloop,,INV
PIN, I, I, 0_275__count1_6
PIN, O, O, 0T_0_340_L3262word_2
END
SYM, SYM0_340_L3262word_2, BUF
PIN, I, I, 0T_0_340_L3262word_2
PIN, O, O, 0_340_L3262word_2
END
SYM, 46T_SYM0_340_L3266tree2_1, AND
PIN, I1, I, T0_306L1276_0_275__count1_6
PIN, I, I, 0_303_L1216looptop
PIN, O, O, 46T_0_340_L3266tree2_1
END
SYM, 47T_SYM0_340_L3266tree2_1, BUF
PIN, I, I, 0_340_L3262word_1
PIN, O, O, 47T_0_340_L3266tree2_1
END
SYM, 48T_SYM0_340_L3266tree2_1, BUF
PIN, I, I, 0_294_L1169endloop
PIN, O, O, 48T_0_340_L3266tree2_1
END
SYM, SYM0_340_L3266tree2_1, OR
PIN, I0, I, 46T_0_340_L3266tree2_1
PIN, I1, I, 47T_0_340_L3266tree2_1
PIN, I2, I, 48T_0_340_L3266tree2_1
PIN, O, O, 0_340_L3266tree2_1
END
SYM, 0T_SYM0_340_L3282word_1, AND
PIN, I1, I, 0_340_L3144comp
PIN, I, I, 0_275__count1_7
PIN, O, O, 0T_0_340_L3282word_1
END
SYM, SYM0_340_L3282word_1, BUF
PIN, I, I, 0T_0_340_L3282word_1
PIN, O, O, 0_340_L3282word_1
END
SYM, 15T_SYM0_340_L3286tree2_0, AND
PIN, I1, I, T0_306L1277_0_275__count1_7
PIN, I, I, 0_322_L1478endloop
PIN, O, O, 15T_0_340_L3286tree2_0
END
SYM, 16T_SYM0_340_L3286tree2_0, AND
PIN, I1, I, T0_306L1277_0_275__count1_7
PIN, I, I, 0_303_L1216looptop
PIN, O, O, 16T_0_340_L3286tree2_0
END
SYM, SYM0_340_L3286tree2_0, OR
PIN, I0, I, 15T_0_340_L3286tree2_0
PIN, I1, I, 16T_0_340_L3286tree2_0
PIN, O, O, 0_340_L3286tree2_0
END
SYM, 0T_SYM0_340_L3302word_1, AND
PIN, I1, I, 0_340_L3144comp
PIN, I, I, 0_275__count1_8
PIN, O, O, 0T_0_340_L3302word_1
END
SYM, SYM0_340_L3302word_1, BUF
PIN, I, I, 0T_0_340_L3302word_1
PIN, O, O, 0_340_L3302word_1
END
SYM, 15T_SYM0_340_L3306tree2_0, AND
PIN, I1, I, T0_306L1278_0_275__count1_8
PIN, I, I, 0_322_L1478endloop
PIN, O, O, 15T_0_340_L3306tree2_0
END
SYM, 16T_SYM0_340_L3306tree2_0, AND
PIN, I1, I, T0_306L1278_0_275__count1_8
PIN, I, I, 0_303_L1216looptop
PIN, O, O, 16T_0_340_L3306tree2_0
END
SYM, SYM0_340_L3306tree2_0, OR
PIN, I0, I, 15T_0_340_L3306tree2_0
PIN, I1, I, 16T_0_340_L3306tree2_0
PIN, O, O, 0_340_L3306tree2_0
END
SYM, 0T_SYM0_340_L3322word_1, AND
PIN, I1, I, 0_340_L3144comp
PIN, I, I, 0_275__count1_9
PIN, O, O, 0T_0_340_L3322word_1
END
SYM, SYM0_340_L3322word_1, BUF
PIN, I, I, 0T_0_340_L3322word_1
PIN, O, O, 0_340_L3322word_1
END
SYM, 15T_SYM0_340_L3326tree2_0, AND
PIN, I1, I, T0_306L1279_0_275__count1_9
PIN, I, I, 0_322_L1478endloop
PIN, O, O, 15T_0_340_L3326tree2_0
END
SYM, 16T_SYM0_340_L3326tree2_0, AND
PIN, I1, I, T0_306L1279_0_275__count1_9
PIN, I, I, 0_303_L1216looptop
PIN, O, O, 16T_0_340_L3326tree2_0
END
SYM, SYM0_340_L3326tree2_0, OR
PIN, I0, I, 15T_0_340_L3326tree2_0
PIN, I1, I, 16T_0_340_L3326tree2_0
PIN, O, O, 0_340_L3326tree2_0
END
PROG, tmcc, 3.1.1.35, "Thu Feb 17 11:13:45 2005"
SYM, FFin-1_1_1Running, INV
PIN, I, I, 1_1_1Zero
PIN, O, O, FFin-1_1_1Running
END
SYM, 1_1_1Running, DFF
PIN, D, I, FFin-1_1_1Running
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 1_1_1Running
END
SYM, FFin-1_1_1Zero, BUF
PIN, I, I, 1_1_1Zero
PIN, O, O, FFin-1_1_1Zero
END
SYM, 1_1_1Zero, DFF
PIN, D, I, FFin-1_1_1Zero
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 1_1_1Zero
END
SYM, 1_5__sram_sun_address_0, BUF
PIN, I, I, sram_sun_address_v0
PIN, O, O, 1_5__sram_sun_address_0
END
SYM, 1_5__sram_sun_address_1, BUF
PIN, I, I, sram_sun_address_v1
PIN, O, O, 1_5__sram_sun_address_1
END
SYM, 1_5__sram_sun_address_2, BUF
PIN, I, I, sram_sun_address_v2
PIN, O, O, 1_5__sram_sun_address_2
END
SYM, 1_5__sram_sun_address_3, BUF
PIN, I, I, sram_sun_address_v3
PIN, O, O, 1_5__sram_sun_address_3
END
SYM, 1_5__sram_sun_address_4, BUF
PIN, I, I, sram_sun_address_v4
PIN, O, O, 1_5__sram_sun_address_4
END
SYM, 1_5__sram_sun_address_5, BUF
PIN, I, I, sram_sun_address_v5
PIN, O, O, 1_5__sram_sun_address_5
END
SYM, 1_5__sram_sun_address_6, BUF
PIN, I, I, sram_sun_address_v6
PIN, O, O, 1_5__sram_sun_address_6
END
SYM, 1_5__sram_sun_address_7, BUF
PIN, I, I, sram_sun_address_v7
PIN, O, O, 1_5__sram_sun_address_7
END
SYM, 1_5__sram_sun_address_8, BUF
PIN, I, I, sram_sun_address_v8
PIN, O, O, 1_5__sram_sun_address_8
END
SYM, 1_5__sram_sun_address_9, BUF
PIN, I, I, sram_sun_address_v9
PIN, O, O, 1_5__sram_sun_address_9
END
SYM, 1_5__sram_sun_address_10, BUF
PIN, I, I, sram_sun_address_v10
PIN, O, O, 1_5__sram_sun_address_10
END
SYM, 1_5__sram_sun_address_11, BUF
PIN, I, I, sram_sun_address_v11
PIN, O, O, 1_5__sram_sun_address_11
END
SYM, 1_5__sram_sun_address_12, BUF
PIN, I, I, sram_sun_address_v12
PIN, O, O, 1_5__sram_sun_address_12
END
SYM, 1_5__sram_sun_address_13, BUF
PIN, I, I, sram_sun_address_v13
PIN, O, O, 1_5__sram_sun_address_13
END
SYM, 1_5__sram_sun_address_14, BUF
PIN, I, I, sram_sun_address_v14
PIN, O, O, 1_5__sram_sun_address_14
END
SYM, 1_5__sram_sun_address_15, BUF
PIN, I, I, sram_sun_address_v15
PIN, O, O, 1_5__sram_sun_address_15
END
SYM, 1_5__sram_sun_address_16, BUF
PIN, I, I, sram_sun_address_v16
PIN, O, O, 1_5__sram_sun_address_16
END
SYM, 1_7__sram_fromsun_0, BUF
PIN, I, I, sram_fromsun_v0
PIN, O, O, 1_7__sram_fromsun_0
END
SYM, 1_7__sram_fromsun_1, BUF
PIN, I, I, sram_fromsun_v1
PIN, O, O, 1_7__sram_fromsun_1
END
SYM, 1_7__sram_fromsun_2, BUF
PIN, I, I, sram_fromsun_v2
PIN, O, O, 1_7__sram_fromsun_2
END
SYM, 1_7__sram_fromsun_3, BUF
PIN, I, I, sram_fromsun_v3
PIN, O, O, 1_7__sram_fromsun_3
END
SYM, 1_7__sram_fromsun_4, BUF
PIN, I, I, sram_fromsun_v4
PIN, O, O, 1_7__sram_fromsun_4
END
SYM, 1_7__sram_fromsun_5, BUF
PIN, I, I, sram_fromsun_v5
PIN, O, O, 1_7__sram_fromsun_5
END
SYM, 1_7__sram_fromsun_6, BUF
PIN, I, I, sram_fromsun_v6
PIN, O, O, 1_7__sram_fromsun_6
END
SYM, 1_7__sram_fromsun_7, BUF
PIN, I, I, sram_fromsun_v7
PIN, O, O, 1_7__sram_fromsun_7
END
SYM, 1_8__sram_tosun_0-OBUF, BUF
PIN, I, I, 1_8__sram_tosun_0
PIN, O, O, sram_tosun_v0
END
SYM, FFin-1_8__sram_tosun_0, BUF
PIN, I, I, T1_289L874_1_8__sram_tosun_0
PIN, O, O, FFin-1_8__sram_tosun_0
END
SYM, 1_8__sram_tosun_0, DFF
PIN, D, I, FFin-1_8__sram_tosun_0
PIN, C, I, CLK
PIN, CE, I, 1_284_L846_curstate
PIN, Q, O, 1_8__sram_tosun_0
END
SYM, 1_8__sram_tosun_1-OBUF, BUF
PIN, I, I, 1_8__sram_tosun_1
PIN, O, O, sram_tosun_v1
END
SYM, FFin-1_8__sram_tosun_1, BUF
PIN, I, I, T1_289L875_1_8__sram_tosun_1
PIN, O, O, FFin-1_8__sram_tosun_1
END
SYM, 1_8__sram_tosun_1, DFF
PIN, D, I, FFin-1_8__sram_tosun_1
PIN, C, I, CLK
PIN, CE, I, 1_284_L846_curstate
PIN, Q, O, 1_8__sram_tosun_1
END
SYM, 1_8__sram_tosun_2-OBUF, BUF
PIN, I, I, 1_8__sram_tosun_2
PIN, O, O, sram_tosun_v2
END
SYM, FFin-1_8__sram_tosun_2, BUF
PIN, I, I, T1_289L876_1_8__sram_tosun_2
PIN, O, O, FFin-1_8__sram_tosun_2
END
SYM, 1_8__sram_tosun_2, DFF
PIN, D, I, FFin-1_8__sram_tosun_2
PIN, C, I, CLK
PIN, CE, I, 1_284_L846_curstate
PIN, Q, O, 1_8__sram_tosun_2
END
SYM, 1_8__sram_tosun_3-OBUF, BUF
PIN, I, I, 1_8__sram_tosun_3
PIN, O, O, sram_tosun_v3
END
SYM, FFin-1_8__sram_tosun_3, BUF
PIN, I, I, T1_289L877_1_8__sram_tosun_3
PIN, O, O, FFin-1_8__sram_tosun_3
END
SYM, 1_8__sram_tosun_3, DFF
PIN, D, I, FFin-1_8__sram_tosun_3
PIN, C, I, CLK
PIN, CE, I, 1_284_L846_curstate
PIN, Q, O, 1_8__sram_tosun_3
END
SYM, 1_8__sram_tosun_4-OBUF, BUF
PIN, I, I, 1_8__sram_tosun_4
PIN, O, O, sram_tosun_v4
END
SYM, FFin-1_8__sram_tosun_4, BUF
PIN, I, I, T1_289L878_1_8__sram_tosun_4
PIN, O, O, FFin-1_8__sram_tosun_4
END
SYM, 1_8__sram_tosun_4, DFF
PIN, D, I, FFin-1_8__sram_tosun_4
PIN, C, I, CLK
PIN, CE, I, 1_284_L846_curstate
PIN, Q, O, 1_8__sram_tosun_4
END
SYM, 1_8__sram_tosun_5-OBUF, BUF
PIN, I, I, 1_8__sram_tosun_5
PIN, O, O, sram_tosun_v5
END
SYM, FFin-1_8__sram_tosun_5, BUF
PIN, I, I, T1_289L879_1_8__sram_tosun_5
PIN, O, O, FFin-1_8__sram_tosun_5
END
SYM, 1_8__sram_tosun_5, DFF
PIN, D, I, FFin-1_8__sram_tosun_5
PIN, C, I, CLK
PIN, CE, I, 1_284_L846_curstate
PIN, Q, O, 1_8__sram_tosun_5
END
SYM, 1_8__sram_tosun_6-OBUF, BUF
PIN, I, I, 1_8__sram_tosun_6
PIN, O, O, sram_tosun_v6
END
SYM, FFin-1_8__sram_tosun_6, BUF
PIN, I, I, T1_289L880_1_8__sram_tosun_6
PIN, O, O, FFin-1_8__sram_tosun_6
END
SYM, 1_8__sram_tosun_6, DFF
PIN, D, I, FFin-1_8__sram_tosun_6
PIN, C, I, CLK
PIN, CE, I, 1_284_L846_curstate
PIN, Q, O, 1_8__sram_tosun_6
END
SYM, 1_8__sram_tosun_7-OBUF, BUF
PIN, I, I, 1_8__sram_tosun_7
PIN, O, O, sram_tosun_v7
END
SYM, FFin-1_8__sram_tosun_7, BUF
PIN, I, I, T1_289L881_1_8__sram_tosun_7
PIN, O, O, FFin-1_8__sram_tosun_7
END
SYM, 1_8__sram_tosun_7, DFF
PIN, D, I, FFin-1_8__sram_tosun_7
PIN, C, I, CLK
PIN, CE, I, 1_284_L846_curstate
PIN, Q, O, 1_8__sram_tosun_7
END
SYM, 1_10__sram_sun_request, BUF
PIN, I, I, sram_sun_request
PIN, O, O, 1_10__sram_sun_request
END
SYM, 1_11__sram_sun_done-OBUF, BUF
PIN, I, I, 1_11__sram_sun_done
PIN, O, O, sram_sun_done
END
SYM, 15T_SYM1_11__sram_sun_done, AND
PIN, I1, I, 1_256_L667endloop
PIN, I, I, 1_88__doinglcd,,INV
PIN, O, O, 15T_1_11__sram_sun_done
END
SYM, 16T_SYM1_11__sram_sun_done, AND
PIN, I1, I, 1_138_L83looptop,,INV
PIN, I, I, 1_11__sram_sun_done
PIN, O, O, 16T_1_11__sram_sun_done
END
SYM, FFin-1_11__sram_sun_done, OR
PIN, I0, I, 15T_1_11__sram_sun_done
PIN, I1, I, 16T_1_11__sram_sun_done
PIN, O, O, FFin-1_11__sram_sun_done
END
SYM, 1_11__sram_sun_done, DFF
PIN, D, I, FFin-1_11__sram_sun_done
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 1_11__sram_sun_done
END
SYM, 1_12__sram_sun_write, BUF
PIN, I, I, sram_sun_write
PIN, O, O, 1_12__sram_sun_write
END
SYM, 1_5__sram_lcd_address_0, BUF
PIN, I, I, sram_lcd_address_v0
PIN, O, O, 1_5__sram_lcd_address_0
END
SYM, 1_5__sram_lcd_address_1, BUF
PIN, I, I, sram_lcd_address_v1
PIN, O, O, 1_5__sram_lcd_address_1
END
SYM, 1_5__sram_lcd_address_2, BUF
PIN, I, I, sram_lcd_address_v2
PIN, O, O, 1_5__sram_lcd_address_2
END
SYM, 1_5__sram_lcd_address_3, BUF
PIN, I, I, sram_lcd_address_v3
PIN, O, O, 1_5__sram_lcd_address_3
END
SYM, 1_5__sram_lcd_address_4, BUF
PIN, I, I, sram_lcd_address_v4
PIN, O, O, 1_5__sram_lcd_address_4
END
SYM, 1_5__sram_lcd_address_5, BUF
PIN, I, I, sram_lcd_address_v5
PIN, O, O, 1_5__sram_lcd_address_5
END
SYM, 1_5__sram_lcd_address_6, BUF
PIN, I, I, sram_lcd_address_v6
PIN, O, O, 1_5__sram_lcd_address_6
END
SYM, 1_5__sram_lcd_address_7, BUF
PIN, I, I, sram_lcd_address_v7
PIN, O, O, 1_5__sram_lcd_address_7
END
SYM, 1_5__sram_lcd_address_8, BUF
PIN, I, I, sram_lcd_address_v8
PIN, O, O, 1_5__sram_lcd_address_8
END
SYM, 1_5__sram_lcd_address_9, BUF
PIN, I, I, sram_lcd_address_v9
PIN, O, O, 1_5__sram_lcd_address_9
END
SYM, 1_5__sram_lcd_address_10, BUF
PIN, I, I, sram_lcd_address_v10
PIN, O, O, 1_5__sram_lcd_address_10
END
SYM, 1_5__sram_lcd_address_11, BUF
PIN, I, I, sram_lcd_address_v11
PIN, O, O, 1_5__sram_lcd_address_11
END
SYM, 1_5__sram_lcd_address_12, BUF
PIN, I, I, sram_lcd_address_v12
PIN, O, O, 1_5__sram_lcd_address_12
END
SYM, 1_5__sram_lcd_address_13, BUF
PIN, I, I, sram_lcd_address_v13
PIN, O, O, 1_5__sram_lcd_address_13
END
SYM, 1_5__sram_lcd_address_14, BUF
PIN, I, I, sram_lcd_address_v14
PIN, O, O, 1_5__sram_lcd_address_14
END
SYM, 1_5__sram_lcd_address_15, BUF
PIN, I, I, sram_lcd_address_v15
PIN, O, O, 1_5__sram_lcd_address_15
END
SYM, 1_5__sram_lcd_address_16, BUF
PIN, I, I, sram_lcd_address_v16
PIN, O, O, 1_5__sram_lcd_address_16
END
SYM, 1_7__sram_tolcd_0-OBUF, BUF
PIN, I, I, 1_7__sram_tolcd_0
PIN, O, O, sram_tolcd_v0
END
SYM, FFin-1_7__sram_tolcd_0, BUF
PIN, I, I, 1_75__sram_fromram_0
PIN, O, O, FFin-1_7__sram_tolcd_0
END
SYM, 1_7__sram_tolcd_0, DFF
PIN, D, I, FFin-1_7__sram_tolcd_0
PIN, C, I, CLK
PIN, CE, I, 1_264_L736_curstate
PIN, Q, O, 1_7__sram_tolcd_0
END
SYM, 1_7__sram_tolcd_1-OBUF, BUF
PIN, I, I, 1_7__sram_tolcd_1
PIN, O, O, sram_tolcd_v1
END
SYM, FFin-1_7__sram_tolcd_1, BUF
PIN, I, I, 1_75__sram_fromram_1
PIN, O, O, FFin-1_7__sram_tolcd_1
END
SYM, 1_7__sram_tolcd_1, DFF
PIN, D, I, FFin-1_7__sram_tolcd_1
PIN, C, I, CLK
PIN, CE, I, 1_264_L736_curstate
PIN, Q, O, 1_7__sram_tolcd_1
END
SYM, 1_7__sram_tolcd_2-OBUF, BUF
PIN, I, I, 1_7__sram_tolcd_2
PIN, O, O, sram_tolcd_v2
END
SYM, FFin-1_7__sram_tolcd_2, BUF
PIN, I, I, 1_75__sram_fromram_2
PIN, O, O, FFin-1_7__sram_tolcd_2
END
SYM, 1_7__sram_tolcd_2, DFF
PIN, D, I, FFin-1_7__sram_tolcd_2
PIN, C, I, CLK
PIN, CE, I, 1_264_L736_curstate
PIN, Q, O, 1_7__sram_tolcd_2
END
SYM, 1_7__sram_tolcd_3-OBUF, BUF
PIN, I, I, 1_7__sram_tolcd_3
PIN, O, O, sram_tolcd_v3
END
SYM, FFin-1_7__sram_tolcd_3, BUF
PIN, I, I, 1_75__sram_fromram_3
PIN, O, O, FFin-1_7__sram_tolcd_3
END
SYM, 1_7__sram_tolcd_3, DFF
PIN, D, I, FFin-1_7__sram_tolcd_3
PIN, C, I, CLK
PIN, CE, I, 1_264_L736_curstate
PIN, Q, O, 1_7__sram_tolcd_3
END
SYM, 1_7__sram_tolcd_4-OBUF, BUF
PIN, I, I, 1_7__sram_tolcd_4
PIN, O, O, sram_tolcd_v4
END
SYM, FFin-1_7__sram_tolcd_4, BUF
PIN, I, I, 1_75__sram_fromram_4
PIN, O, O, FFin-1_7__sram_tolcd_4
END
SYM, 1_7__sram_tolcd_4, DFF
PIN, D, I, FFin-1_7__sram_tolcd_4
PIN, C, I, CLK
PIN, CE, I, 1_264_L736_curstate
PIN, Q, O, 1_7__sram_tolcd_4
END
SYM, 1_7__sram_tolcd_5-OBUF, BUF
PIN, I, I, 1_7__sram_tolcd_5
PIN, O, O, sram_tolcd_v5
END
SYM, FFin-1_7__sram_tolcd_5, BUF
PIN, I, I, 1_75__sram_fromram_5
PIN, O, O, FFin-1_7__sram_tolcd_5
END
SYM, 1_7__sram_tolcd_5, DFF
PIN, D, I, FFin-1_7__sram_tolcd_5
PIN, C, I, CLK
PIN, CE, I, 1_264_L736_curstate
PIN, Q, O, 1_7__sram_tolcd_5
END
SYM, 1_7__sram_tolcd_6-OBUF, BUF
PIN, I, I, 1_7__sram_tolcd_6
PIN, O, O, sram_tolcd_v6
END
SYM, FFin-1_7__sram_tolcd_6, BUF
PIN, I, I, 1_75__sram_fromram_6
PIN, O, O, FFin-1_7__sram_tolcd_6
END
SYM, 1_7__sram_tolcd_6, DFF
PIN, D, I, FFin-1_7__sram_tolcd_6
PIN, C, I, CLK
PIN, CE, I, 1_264_L736_curstate
PIN, Q, O, 1_7__sram_tolcd_6
END
SYM, 1_7__sram_tolcd_7-OBUF, BUF
PIN, I, I, 1_7__sram_tolcd_7
PIN, O, O, sram_tolcd_v7
END
SYM, FFin-1_7__sram_tolcd_7, BUF
PIN, I, I, 1_75__sram_fromram_7
PIN, O, O, FFin-1_7__sram_tolcd_7
END
SYM, 1_7__sram_tolcd_7, DFF
PIN, D, I, FFin-1_7__sram_tolcd_7
PIN, C, I, CLK
PIN, CE, I, 1_264_L736_curstate
PIN, Q, O, 1_7__sram_tolcd_7
END
SYM, 1_7__sram_tolcd_8-OBUF, BUF
PIN, I, I, 1_7__sram_tolcd_8
PIN, O, O, sram_tolcd_v8
END
SYM, FFin-1_7__sram_tolcd_8, BUF
PIN, I, I, 1_75__sram_fromram_8
PIN, O, O, FFin-1_7__sram_tolcd_8
END
SYM, 1_7__sram_tolcd_8, DFF
PIN, D, I, FFin-1_7__sram_tolcd_8
PIN, C, I, CLK
PIN, CE, I, 1_264_L736_curstate
PIN, Q, O, 1_7__sram_tolcd_8
END
SYM, 1_7__sram_tolcd_9-OBUF, BUF
PIN, I, I, 1_7__sram_tolcd_9
PIN, O, O, sram_tolcd_v9
END
SYM, FFin-1_7__sram_tolcd_9, BUF
PIN, I, I, 1_75__sram_fromram_9
PIN, O, O, FFin-1_7__sram_tolcd_9
END
SYM, 1_7__sram_tolcd_9, DFF
PIN, D, I, FFin-1_7__sram_tolcd_9
PIN, C, I, CLK
PIN, CE, I, 1_264_L736_curstate
PIN, Q, O, 1_7__sram_tolcd_9
END
SYM, 1_7__sram_tolcd_10-OBUF, BUF
PIN, I, I, 1_7__sram_tolcd_10
PIN, O, O, sram_tolcd_v10
END
SYM, FFin-1_7__sram_tolcd_10, BUF
PIN, I, I, 1_75__sram_fromram_10
PIN, O, O, FFin-1_7__sram_tolcd_10
END
SYM, 1_7__sram_tolcd_10, DFF
PIN, D, I, FFin-1_7__sram_tolcd_10
PIN, C, I, CLK
PIN, CE, I, 1_264_L736_curstate
PIN, Q, O, 1_7__sram_tolcd_10
END
SYM, 1_7__sram_tolcd_11-OBUF, BUF
PIN, I, I, 1_7__sram_tolcd_11
PIN, O, O, sram_tolcd_v11
END
SYM, FFin-1_7__sram_tolcd_11, BUF
PIN, I, I, 1_75__sram_fromram_11
PIN, O, O, FFin-1_7__sram_tolcd_11
END
SYM, 1_7__sram_tolcd_11, DFF
PIN, D, I, FFin-1_7__sram_tolcd_11
PIN, C, I, CLK
PIN, CE, I, 1_264_L736_curstate
PIN, Q, O, 1_7__sram_tolcd_11
END
SYM, 1_7__sram_tolcd_12-OBUF, BUF
PIN, I, I, 1_7__sram_tolcd_12
PIN, O, O, sram_tolcd_v12
END
SYM, FFin-1_7__sram_tolcd_12, BUF
PIN, I, I, 1_75__sram_fromram_12
PIN, O, O, FFin-1_7__sram_tolcd_12
END
SYM, 1_7__sram_tolcd_12, DFF
PIN, D, I, FFin-1_7__sram_tolcd_12
PIN, C, I, CLK
PIN, CE, I, 1_264_L736_curstate
PIN, Q, O, 1_7__sram_tolcd_12
END
SYM, 1_7__sram_tolcd_13-OBUF, BUF
PIN, I, I, 1_7__sram_tolcd_13
PIN, O, O, sram_tolcd_v13
END
SYM, FFin-1_7__sram_tolcd_13, BUF
PIN, I, I, 1_75__sram_fromram_13
PIN, O, O, FFin-1_7__sram_tolcd_13
END
SYM, 1_7__sram_tolcd_13, DFF
PIN, D, I, FFin-1_7__sram_tolcd_13
PIN, C, I, CLK
PIN, CE, I, 1_264_L736_curstate
PIN, Q, O, 1_7__sram_tolcd_13
END
SYM, 1_7__sram_tolcd_14-OBUF, BUF
PIN, I, I, 1_7__sram_tolcd_14
PIN, O, O, sram_tolcd_v14
END
SYM, FFin-1_7__sram_tolcd_14, BUF
PIN, I, I, 1_75__sram_fromram_14
PIN, O, O, FFin-1_7__sram_tolcd_14
END
SYM, 1_7__sram_tolcd_14, DFF
PIN, D, I, FFin-1_7__sram_tolcd_14
PIN, C, I, CLK
PIN, CE, I, 1_264_L736_curstate
PIN, Q, O, 1_7__sram_tolcd_14
END
SYM, 1_7__sram_tolcd_15-OBUF, BUF
PIN, I, I, 1_7__sram_tolcd_15
PIN, O, O, sram_tolcd_v15
END
SYM, FFin-1_7__sram_tolcd_15, BUF
PIN, I, I, 1_75__sram_fromram_15
PIN, O, O, FFin-1_7__sram_tolcd_15
END
SYM, 1_7__sram_tolcd_15, DFF
PIN, D, I, FFin-1_7__sram_tolcd_15
PIN, C, I, CLK
PIN, CE, I, 1_264_L736_curstate
PIN, Q, O, 1_7__sram_tolcd_15
END
SYM, 1_7__sram_tolcd_16-OBUF, BUF
PIN, I, I, 1_7__sram_tolcd_16
PIN, O, O, sram_tolcd_v16
END
SYM, FFin-1_7__sram_tolcd_16, BUF
PIN, I, I, 1_75__sram_fromram_16
PIN, O, O, FFin-1_7__sram_tolcd_16
END
SYM, 1_7__sram_tolcd_16, DFF
PIN, D, I, FFin-1_7__sram_tolcd_16
PIN, C, I, CLK
PIN, CE, I, 1_264_L736_curstate
PIN, Q, O, 1_7__sram_tolcd_16
END
SYM, 1_7__sram_tolcd_17-OBUF, BUF
PIN, I, I, 1_7__sram_tolcd_17
PIN, O, O, sram_tolcd_v17
END
SYM, FFin-1_7__sram_tolcd_17, BUF
PIN, I, I, 1_75__sram_fromram_17
PIN, O, O, FFin-1_7__sram_tolcd_17
END
SYM, 1_7__sram_tolcd_17, DFF
PIN, D, I, FFin-1_7__sram_tolcd_17
PIN, C, I, CLK
PIN, CE, I, 1_264_L736_curstate
PIN, Q, O, 1_7__sram_tolcd_17
END
SYM, 1_7__sram_tolcd_18-OBUF, BUF
PIN, I, I, 1_7__sram_tolcd_18
PIN, O, O, sram_tolcd_v18
END
SYM, FFin-1_7__sram_tolcd_18, BUF
PIN, I, I, 1_75__sram_fromram_18
PIN, O, O, FFin-1_7__sram_tolcd_18
END
SYM, 1_7__sram_tolcd_18, DFF
PIN, D, I, FFin-1_7__sram_tolcd_18
PIN, C, I, CLK
PIN, CE, I, 1_264_L736_curstate
PIN, Q, O, 1_7__sram_tolcd_18
END
SYM, 1_7__sram_tolcd_19-OBUF, BUF
PIN, I, I, 1_7__sram_tolcd_19
PIN, O, O, sram_tolcd_v19
END
SYM, FFin-1_7__sram_tolcd_19, BUF
PIN, I, I, 1_75__sram_fromram_19
PIN, O, O, FFin-1_7__sram_tolcd_19
END
SYM, 1_7__sram_tolcd_19, DFF
PIN, D, I, FFin-1_7__sram_tolcd_19
PIN, C, I, CLK
PIN, CE, I, 1_264_L736_curstate
PIN, Q, O, 1_7__sram_tolcd_19
END
SYM, 1_7__sram_tolcd_20-OBUF, BUF
PIN, I, I, 1_7__sram_tolcd_20
PIN, O, O, sram_tolcd_v20
END
SYM, FFin-1_7__sram_tolcd_20, BUF
PIN, I, I, 1_75__sram_fromram_20
PIN, O, O, FFin-1_7__sram_tolcd_20
END
SYM, 1_7__sram_tolcd_20, DFF
PIN, D, I, FFin-1_7__sram_tolcd_20
PIN, C, I, CLK
PIN, CE, I, 1_264_L736_curstate
PIN, Q, O, 1_7__sram_tolcd_20
END
SYM, 1_7__sram_tolcd_21-OBUF, BUF
PIN, I, I, 1_7__sram_tolcd_21
PIN, O, O, sram_tolcd_v21
END
SYM, FFin-1_7__sram_tolcd_21, BUF
PIN, I, I, 1_75__sram_fromram_21
PIN, O, O, FFin-1_7__sram_tolcd_21
END
SYM, 1_7__sram_tolcd_21, DFF
PIN, D, I, FFin-1_7__sram_tolcd_21
PIN, C, I, CLK
PIN, CE, I, 1_264_L736_curstate
PIN, Q, O, 1_7__sram_tolcd_21
END
SYM, 1_7__sram_tolcd_22-OBUF, BUF
PIN, I, I, 1_7__sram_tolcd_22
PIN, O, O, sram_tolcd_v22
END
SYM, FFin-1_7__sram_tolcd_22, BUF
PIN, I, I, 1_75__sram_fromram_22
PIN, O, O, FFin-1_7__sram_tolcd_22
END
SYM, 1_7__sram_tolcd_22, DFF
PIN, D, I, FFin-1_7__sram_tolcd_22
PIN, C, I, CLK
PIN, CE, I, 1_264_L736_curstate
PIN, Q, O, 1_7__sram_tolcd_22
END
SYM, 1_7__sram_tolcd_23-OBUF, BUF
PIN, I, I, 1_7__sram_tolcd_23
PIN, O, O, sram_tolcd_v23
END
SYM, FFin-1_7__sram_tolcd_23, BUF
PIN, I, I, 1_75__sram_fromram_23
PIN, O, O, FFin-1_7__sram_tolcd_23
END
SYM, 1_7__sram_tolcd_23, DFF
PIN, D, I, FFin-1_7__sram_tolcd_23
PIN, C, I, CLK
PIN, CE, I, 1_264_L736_curstate
PIN, Q, O, 1_7__sram_tolcd_23
END
SYM, 1_7__sram_tolcd_24-OBUF, BUF
PIN, I, I, 1_7__sram_tolcd_24
PIN, O, O, sram_tolcd_v24
END
SYM, FFin-1_7__sram_tolcd_24, BUF
PIN, I, I, 1_75__sram_fromram_24
PIN, O, O, FFin-1_7__sram_tolcd_24
END
SYM, 1_7__sram_tolcd_24, DFF
PIN, D, I, FFin-1_7__sram_tolcd_24
PIN, C, I, CLK
PIN, CE, I, 1_264_L736_curstate
PIN, Q, O, 1_7__sram_tolcd_24
END
SYM, 1_7__sram_tolcd_25-OBUF, BUF
PIN, I, I, 1_7__sram_tolcd_25
PIN, O, O, sram_tolcd_v25
END
SYM, FFin-1_7__sram_tolcd_25, BUF
PIN, I, I, 1_75__sram_fromram_25
PIN, O, O, FFin-1_7__sram_tolcd_25
END
SYM, 1_7__sram_tolcd_25, DFF
PIN, D, I, FFin-1_7__sram_tolcd_25
PIN, C, I, CLK
PIN, CE, I, 1_264_L736_curstate
PIN, Q, O, 1_7__sram_tolcd_25
END
SYM, 1_7__sram_tolcd_26-OBUF, BUF
PIN, I, I, 1_7__sram_tolcd_26
PIN, O, O, sram_tolcd_v26
END
SYM, FFin-1_7__sram_tolcd_26, BUF
PIN, I, I, 1_75__sram_fromram_26
PIN, O, O, FFin-1_7__sram_tolcd_26
END
SYM, 1_7__sram_tolcd_26, DFF
PIN, D, I, FFin-1_7__sram_tolcd_26
PIN, C, I, CLK
PIN, CE, I, 1_264_L736_curstate
PIN, Q, O, 1_7__sram_tolcd_26
END
SYM, 1_7__sram_tolcd_27-OBUF, BUF
PIN, I, I, 1_7__sram_tolcd_27
PIN, O, O, sram_tolcd_v27
END
SYM, FFin-1_7__sram_tolcd_27, BUF
PIN, I, I, 1_75__sram_fromram_27
PIN, O, O, FFin-1_7__sram_tolcd_27
END
SYM, 1_7__sram_tolcd_27, DFF
PIN, D, I, FFin-1_7__sram_tolcd_27
PIN, C, I, CLK
PIN, CE, I, 1_264_L736_curstate
PIN, Q, O, 1_7__sram_tolcd_27
END
SYM, 1_7__sram_tolcd_28-OBUF, BUF
PIN, I, I, 1_7__sram_tolcd_28
PIN, O, O, sram_tolcd_v28
END
SYM, FFin-1_7__sram_tolcd_28, BUF
PIN, I, I, 1_75__sram_fromram_28
PIN, O, O, FFin-1_7__sram_tolcd_28
END
SYM, 1_7__sram_tolcd_28, DFF
PIN, D, I, FFin-1_7__sram_tolcd_28
PIN, C, I, CLK
PIN, CE, I, 1_264_L736_curstate
PIN, Q, O, 1_7__sram_tolcd_28
END
SYM, 1_7__sram_tolcd_29-OBUF, BUF
PIN, I, I, 1_7__sram_tolcd_29
PIN, O, O, sram_tolcd_v29
END
SYM, FFin-1_7__sram_tolcd_29, BUF
PIN, I, I, 1_75__sram_fromram_29
PIN, O, O, FFin-1_7__sram_tolcd_29
END
SYM, 1_7__sram_tolcd_29, DFF
PIN, D, I, FFin-1_7__sram_tolcd_29
PIN, C, I, CLK
PIN, CE, I, 1_264_L736_curstate
PIN, Q, O, 1_7__sram_tolcd_29
END
SYM, 1_7__sram_tolcd_30-OBUF, BUF
PIN, I, I, 1_7__sram_tolcd_30
PIN, O, O, sram_tolcd_v30
END
SYM, FFin-1_7__sram_tolcd_30, BUF
PIN, I, I, 1_75__sram_fromram_30
PIN, O, O, FFin-1_7__sram_tolcd_30
END
SYM, 1_7__sram_tolcd_30, DFF
PIN, D, I, FFin-1_7__sram_tolcd_30
PIN, C, I, CLK
PIN, CE, I, 1_264_L736_curstate
PIN, Q, O, 1_7__sram_tolcd_30
END
SYM, 1_7__sram_tolcd_31-OBUF, BUF
PIN, I, I, 1_7__sram_tolcd_31
PIN, O, O, sram_tolcd_v31
END
SYM, FFin-1_7__sram_tolcd_31, BUF
PIN, I, I, 1_75__sram_fromram_31
PIN, O, O, FFin-1_7__sram_tolcd_31
END
SYM, 1_7__sram_tolcd_31, DFF
PIN, D, I, FFin-1_7__sram_tolcd_31
PIN, C, I, CLK
PIN, CE, I, 1_264_L736_curstate
PIN, Q, O, 1_7__sram_tolcd_31
END
SYM, 1_9__sram_lcd_request, BUF
PIN, I, I, sram_lcd_request
PIN, O, O, 1_9__sram_lcd_request
END
SYM, 1_10__sram_lcd_done-OBUF, BUF
PIN, I, I, 1_10__sram_lcd_done
PIN, O, O, sram_lcd_done
END
SYM, 15T_SYM1_10__sram_lcd_done, AND
PIN, I1, I, 1_256_L667endloop
PIN, I, I, 1_88__doinglcd
PIN, O, O, 15T_1_10__sram_lcd_done
END
SYM, 16T_SYM1_10__sram_lcd_done, AND
PIN, I1, I, 1_138_L83looptop,,INV
PIN, I, I, 1_10__sram_lcd_done
PIN, O, O, 16T_1_10__sram_lcd_done
END
SYM, FFin-1_10__sram_lcd_done, OR
PIN, I0, I, 15T_1_10__sram_lcd_done
PIN, I1, I, 16T_1_10__sram_lcd_done
PIN, O, O, FFin-1_10__sram_lcd_done
END
SYM, 1_10__sram_lcd_done, DFF
PIN, D, I, FFin-1_10__sram_lcd_done
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 1_10__sram_lcd_done
END
SYM, 1_67__sram_addr_0-OBUF, OBUF
PIN, I, I, 1_67__sram_addr_0
PIN, O, O, sram_addr_v0
END
EXT, sram_addr_v0, O
SYM, FFin-1_67__sram_addr_0, BUF
PIN, I, I, T1_179L341_1_67__sram_addr_0
PIN, O, O, FFin-1_67__sram_addr_0
END
SYM, 1_67__sram_addr_0, DFF
PIN, D, I, FFin-1_67__sram_addr_0
PIN, C, I, CLK
PIN, CE, I, 1_153_L143looptop
PIN, Q, O, 1_67__sram_addr_0
END
SYM, 1_67__sram_addr_1-OBUF, OBUF
PIN, I, I, 1_67__sram_addr_1
PIN, O, O, sram_addr_v1
END
EXT, sram_addr_v1, O
SYM, FFin-1_67__sram_addr_1, BUF
PIN, I, I, T1_179L342_1_67__sram_addr_1
PIN, O, O, FFin-1_67__sram_addr_1
END
SYM, 1_67__sram_addr_1, DFF
PIN, D, I, FFin-1_67__sram_addr_1
PIN, C, I, CLK
PIN, CE, I, 1_153_L143looptop
PIN, Q, O, 1_67__sram_addr_1
END
SYM, 1_67__sram_addr_2-OBUF, OBUF
PIN, I, I, 1_67__sram_addr_2
PIN, O, O, sram_addr_v2
END
EXT, sram_addr_v2, O
SYM, FFin-1_67__sram_addr_2, BUF
PIN, I, I, T1_179L343_1_67__sram_addr_2
PIN, O, O, FFin-1_67__sram_addr_2
END
SYM, 1_67__sram_addr_2, DFF
PIN, D, I, FFin-1_67__sram_addr_2
PIN, C, I, CLK
PIN, CE, I, 1_153_L143looptop
PIN, Q, O, 1_67__sram_addr_2
END
SYM, 1_67__sram_addr_3-OBUF, OBUF
PIN, I, I, 1_67__sram_addr_3
PIN, O, O, sram_addr_v3
END
EXT, sram_addr_v3, O
SYM, FFin-1_67__sram_addr_3, BUF
PIN, I, I, T1_179L344_1_67__sram_addr_3
PIN, O, O, FFin-1_67__sram_addr_3
END
SYM, 1_67__sram_addr_3, DFF
PIN, D, I, FFin-1_67__sram_addr_3
PIN, C, I, CLK
PIN, CE, I, 1_153_L143looptop
PIN, Q, O, 1_67__sram_addr_3
END
SYM, 1_67__sram_addr_4-OBUF, OBUF
PIN, I, I, 1_67__sram_addr_4
PIN, O, O, sram_addr_v4
END
EXT, sram_addr_v4, O
SYM, FFin-1_67__sram_addr_4, BUF
PIN, I, I, T1_179L345_1_67__sram_addr_4
PIN, O, O, FFin-1_67__sram_addr_4
END
SYM, 1_67__sram_addr_4, DFF
PIN, D, I, FFin-1_67__sram_addr_4
PIN, C, I, CLK
PIN, CE, I, 1_153_L143looptop
PIN, Q, O, 1_67__sram_addr_4
END
SYM, 1_67__sram_addr_5-OBUF, OBUF
PIN, I, I, 1_67__sram_addr_5
PIN, O, O, sram_addr_v5
END
EXT, sram_addr_v5, O
SYM, FFin-1_67__sram_addr_5, BUF
PIN, I, I, T1_179L346_1_67__sram_addr_5
PIN, O, O, FFin-1_67__sram_addr_5
END
SYM, 1_67__sram_addr_5, DFF
PIN, D, I, FFin-1_67__sram_addr_5
PIN, C, I, CLK
PIN, CE, I, 1_153_L143looptop
PIN, Q, O, 1_67__sram_addr_5
END
SYM, 1_67__sram_addr_6-OBUF, OBUF
PIN, I, I, 1_67__sram_addr_6
PIN, O, O, sram_addr_v6
END
EXT, sram_addr_v6, O
SYM, FFin-1_67__sram_addr_6, BUF
PIN, I, I, T1_179L347_1_67__sram_addr_6
PIN, O, O, FFin-1_67__sram_addr_6
END
SYM, 1_67__sram_addr_6, DFF
PIN, D, I, FFin-1_67__sram_addr_6
PIN, C, I, CLK
PIN, CE, I, 1_153_L143looptop
PIN, Q, O, 1_67__sram_addr_6
END
SYM, 1_67__sram_addr_7-OBUF, OBUF
PIN, I, I, 1_67__sram_addr_7
PIN, O, O, sram_addr_v7
END
EXT, sram_addr_v7, O
SYM, FFin-1_67__sram_addr_7, BUF
PIN, I, I, T1_179L348_1_67__sram_addr_7
PIN, O, O, FFin-1_67__sram_addr_7
END
SYM, 1_67__sram_addr_7, DFF
PIN, D, I, FFin-1_67__sram_addr_7
PIN, C, I, CLK
PIN, CE, I, 1_153_L143looptop
PIN, Q, O, 1_67__sram_addr_7
END
SYM, 1_67__sram_addr_8-OBUF, OBUF
PIN, I, I, 1_67__sram_addr_8
PIN, O, O, sram_addr_v8
END
EXT, sram_addr_v8, O
SYM, FFin-1_67__sram_addr_8, BUF
PIN, I, I, T1_179L349_1_67__sram_addr_8
PIN, O, O, FFin-1_67__sram_addr_8
END
SYM, 1_67__sram_addr_8, DFF
PIN, D, I, FFin-1_67__sram_addr_8
PIN, C, I, CLK
PIN, CE, I, 1_153_L143looptop
PIN, Q, O, 1_67__sram_addr_8
END
SYM, 1_67__sram_addr_9-OBUF, OBUF
PIN, I, I, 1_67__sram_addr_9
PIN, O, O, sram_addr_v9
END
EXT, sram_addr_v9, O
SYM, FFin-1_67__sram_addr_9, BUF
PIN, I, I, T1_179L350_1_67__sram_addr_9
PIN, O, O, FFin-1_67__sram_addr_9
END
SYM, 1_67__sram_addr_9, DFF
PIN, D, I, FFin-1_67__sram_addr_9
PIN, C, I, CLK
PIN, CE, I, 1_153_L143looptop
PIN, Q, O, 1_67__sram_addr_9
END
SYM, 1_67__sram_addr_10-OBUF, OBUF
PIN, I, I, 1_67__sram_addr_10
PIN, O, O, sram_addr_v10
END
EXT, sram_addr_v10, O
SYM, FFin-1_67__sram_addr_10, BUF
PIN, I, I, T1_179L351_1_67__sram_addr_10
PIN, O, O, FFin-1_67__sram_addr_10
END
SYM, 1_67__sram_addr_10, DFF
PIN, D, I, FFin-1_67__sram_addr_10
PIN, C, I, CLK
PIN, CE, I, 1_153_L143looptop
PIN, Q, O, 1_67__sram_addr_10
END
SYM, 1_67__sram_addr_11-OBUF, OBUF
PIN, I, I, 1_67__sram_addr_11
PIN, O, O, sram_addr_v11
END
EXT, sram_addr_v11, O
SYM, FFin-1_67__sram_addr_11, BUF
PIN, I, I, T1_179L352_1_67__sram_addr_11
PIN, O, O, FFin-1_67__sram_addr_11
END
SYM, 1_67__sram_addr_11, DFF
PIN, D, I, FFin-1_67__sram_addr_11
PIN, C, I, CLK
PIN, CE, I, 1_153_L143looptop
PIN, Q, O, 1_67__sram_addr_11
END
SYM, 1_67__sram_addr_12-OBUF, OBUF
PIN, I, I, 1_67__sram_addr_12
PIN, O, O, sram_addr_v12
END
EXT, sram_addr_v12, O
SYM, FFin-1_67__sram_addr_12, BUF
PIN, I, I, T1_179L353_1_67__sram_addr_12
PIN, O, O, FFin-1_67__sram_addr_12
END
SYM, 1_67__sram_addr_12, DFF
PIN, D, I, FFin-1_67__sram_addr_12
PIN, C, I, CLK
PIN, CE, I, 1_153_L143looptop
PIN, Q, O, 1_67__sram_addr_12
END
SYM, 1_67__sram_addr_13-OBUF, OBUF
PIN, I, I, 1_67__sram_addr_13
PIN, O, O, sram_addr_v13
END
EXT, sram_addr_v13, O
SYM, FFin-1_67__sram_addr_13, BUF
PIN, I, I, T1_179L354_1_67__sram_addr_13
PIN, O, O, FFin-1_67__sram_addr_13
END
SYM, 1_67__sram_addr_13, DFF
PIN, D, I, FFin-1_67__sram_addr_13
PIN, C, I, CLK
PIN, CE, I, 1_153_L143looptop
PIN, Q, O, 1_67__sram_addr_13
END
SYM, 1_67__sram_addr_14-OBUF, OBUF
PIN, I, I, 1_67__sram_addr_14
PIN, O, O, sram_addr_v14
END
EXT, sram_addr_v14, O
SYM, FFin-1_67__sram_addr_14, BUF
PIN, I, I, T1_179L355_1_67__sram_addr_14
PIN, O, O, FFin-1_67__sram_addr_14
END
SYM, 1_67__sram_addr_14, DFF
PIN, D, I, FFin-1_67__sram_addr_14
PIN, C, I, CLK
PIN, CE, I, 1_153_L143looptop
PIN, Q, O, 1_67__sram_addr_14
END
SYM, 1_68__sram_k-OBUF, OBUF
PIN, I, I, 1_68__sram_k
PIN, O, O, sram_k
END
EXT, sram_k, O
SYM, 39T_SYM1_68__sram_k, AND
PIN, I1, I, 1_153_L146endloop,,INV
PIN, I, I, 1_68__sram_k
PIN, O, O, 39T_1_68__sram_k
END
SYM, 47T_SYM1_68__sram_k, BUF
PIN, I, I, 1_1_1Running,,INV
PIN, O, O, 47T_1_68__sram_k
END
SYM, 48T_SYM1_68__sram_k, BUF
PIN, I, I, 1_246_L597endloop
PIN, O, O, 48T_1_68__sram_k
END
SYM, FFin-1_68__sram_k, OR
PIN, I0, I, 39T_1_68__sram_k
PIN, I1, I, 47T_1_68__sram_k
PIN, I2, I, 48T_1_68__sram_k
PIN, O, O, FFin-1_68__sram_k
END
SYM, 1_68__sram_k, DFF
PIN, D, I, FFin-1_68__sram_k
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 1_68__sram_k
END
SYM, 1_69__sram_siebar-OBUF, OBUF
PIN, I, I, 1_69__sram_siebar
PIN, O, O, sram_siebar
END
EXT, sram_siebar, O
SYM, FFin-1_69__sram_siebar, INV
PIN, I, I, GND
PIN, O, O, FFin-1_69__sram_siebar
END
SYM, 1_69__sram_siebar, DFF
PIN, D, I, FFin-1_69__sram_siebar
PIN, C, I, CLK
PIN, CE, I, 1_87_L10_curstate
PIN, Q, O, 1_69__sram_siebar
END
SYM, 1_70__sram_poebar-OBUF, OBUF
PIN, I, I, 1_70__sram_poebar
PIN, O, O, sram_poebar
END
EXT, sram_poebar, O
SYM, FFin-1_70__sram_poebar, INV
PIN, I, I, GND
PIN, O, O, FFin-1_70__sram_poebar
END
SYM, 1_70__sram_poebar, DFF
PIN, D, I, FFin-1_70__sram_poebar
PIN, C, I, CLK
PIN, CE, I, 1_87_L10_curstate
PIN, Q, O, 1_70__sram_poebar
END
SYM, 1_71__sram_soebar-OBUF, OBUF
PIN, I, I, 1_71__sram_soebar
PIN, O, O, sram_soebar
END
EXT, sram_soebar, O
SYM, FFin-1_71__sram_soebar, BUF
PIN, I, I, GND
PIN, O, O, FFin-1_71__sram_soebar
END
SYM, 1_71__sram_soebar, DFF
PIN, D, I, FFin-1_71__sram_soebar
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 1_71__sram_soebar
END
SYM, 1_72__sram_wbar_0-OBUF, OBUF
PIN, I, I, 1_72__sram_wbar_0
PIN, O, O, sram_wbar_v0
END
EXT, sram_wbar_v0, O
SYM, 16T_SYM1_72__sram_wbar_0, BUF
PIN, I, I, 1_5__sram_sun_address_1,,INV
PIN, O, O, 16T_1_72__sram_wbar_0
END
SYM, 17T_SYM1_72__sram_wbar_0, BUF
PIN, I, I, 1_5__sram_sun_address_0,,INV
PIN, O, O, 17T_1_72__sram_wbar_0
END
SYM, 18T_SYM1_72__sram_wbar_0, BUF
PIN, I, I, 1_88__write,,INV
PIN, O, O, 18T_1_72__sram_wbar_0
END
SYM, FFin-1_72__sram_wbar_0, OR
PIN, I0, I, 16T_1_72__sram_wbar_0
PIN, I1, I, 17T_1_72__sram_wbar_0
PIN, I2, I, 18T_1_72__sram_wbar_0
PIN, O, O, FFin-1_72__sram_wbar_0
END
SYM, 1_72__sram_wbar_0, DFF
PIN, D, I, FFin-1_72__sram_wbar_0
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_72__sram_wbar_0
END
SYM, 1_72__sram_wbar_1-OBUF, OBUF
PIN, I, I, 1_72__sram_wbar_1
PIN, O, O, sram_wbar_v1
END
EXT, sram_wbar_v1, O
SYM, 16T_SYM1_72__sram_wbar_1, BUF
PIN, I, I, 1_5__sram_sun_address_1,,INV
PIN, O, O, 16T_1_72__sram_wbar_1
END
SYM, 17T_SYM1_72__sram_wbar_1, BUF
PIN, I, I, 1_88__write,,INV
PIN, O, O, 17T_1_72__sram_wbar_1
END
SYM, 18T_SYM1_72__sram_wbar_1, BUF
PIN, I, I, 1_5__sram_sun_address_0
PIN, O, O, 18T_1_72__sram_wbar_1
END
SYM, FFin-1_72__sram_wbar_1, OR
PIN, I0, I, 16T_1_72__sram_wbar_1
PIN, I1, I, 17T_1_72__sram_wbar_1
PIN, I2, I, 18T_1_72__sram_wbar_1
PIN, O, O, FFin-1_72__sram_wbar_1
END
SYM, 1_72__sram_wbar_1, DFF
PIN, D, I, FFin-1_72__sram_wbar_1
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_72__sram_wbar_1
END
SYM, 1_72__sram_wbar_2-OBUF, OBUF
PIN, I, I, 1_72__sram_wbar_2
PIN, O, O, sram_wbar_v2
END
EXT, sram_wbar_v2, O
SYM, 16T_SYM1_72__sram_wbar_2, BUF
PIN, I, I, 1_5__sram_sun_address_0,,INV
PIN, O, O, 16T_1_72__sram_wbar_2
END
SYM, 17T_SYM1_72__sram_wbar_2, BUF
PIN, I, I, 1_88__write,,INV
PIN, O, O, 17T_1_72__sram_wbar_2
END
SYM, 18T_SYM1_72__sram_wbar_2, BUF
PIN, I, I, 1_5__sram_sun_address_1
PIN, O, O, 18T_1_72__sram_wbar_2
END
SYM, FFin-1_72__sram_wbar_2, OR
PIN, I0, I, 16T_1_72__sram_wbar_2
PIN, I1, I, 17T_1_72__sram_wbar_2
PIN, I2, I, 18T_1_72__sram_wbar_2
PIN, O, O, FFin-1_72__sram_wbar_2
END
SYM, 1_72__sram_wbar_2, DFF
PIN, D, I, FFin-1_72__sram_wbar_2
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_72__sram_wbar_2
END
SYM, 1_72__sram_wbar_3-OBUF, OBUF
PIN, I, I, 1_72__sram_wbar_3
PIN, O, O, sram_wbar_v3
END
EXT, sram_wbar_v3, O
SYM, 16T_SYM1_72__sram_wbar_3, BUF
PIN, I, I, 1_88__write,,INV
PIN, O, O, 16T_1_72__sram_wbar_3
END
SYM, 17T_SYM1_72__sram_wbar_3, BUF
PIN, I, I, 1_5__sram_sun_address_0
PIN, O, O, 17T_1_72__sram_wbar_3
END
SYM, 18T_SYM1_72__sram_wbar_3, BUF
PIN, I, I, 1_5__sram_sun_address_1
PIN, O, O, 18T_1_72__sram_wbar_3
END
SYM, FFin-1_72__sram_wbar_3, OR
PIN, I0, I, 16T_1_72__sram_wbar_3
PIN, I1, I, 17T_1_72__sram_wbar_3
PIN, I2, I, 18T_1_72__sram_wbar_3
PIN, O, O, FFin-1_72__sram_wbar_3
END
SYM, 1_72__sram_wbar_3, DFF
PIN, D, I, FFin-1_72__sram_wbar_3
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_72__sram_wbar_3
END
SYM, 1_73__sram_piebar_0-OBUF, OBUF
PIN, I, I, 1_73__sram_piebar_0
PIN, O, O, sram_piebar_v0
END
EXT, sram_piebar_v0, O
SYM, 28T_SYM1_73__sram_piebar_0, AND
PIN, I1, I, 1_1_1Running,,INV
PIN, I, I, 1_153_L146endloop,,INV
PIN, O, O, 28T_1_73__sram_piebar_0
END
SYM, 29T_SYM1_73__sram_piebar_0, AND
PIN, I1, I, 1_73__sram_piebar_0
PIN, I, I, 1_153_L146endloop,,INV
PIN, O, O, 29T_1_73__sram_piebar_0
END
SYM, 36T_SYM1_73__sram_piebar_0, BUF
PIN, I, I, 1_246_L585twoop_0
PIN, O, O, 36T_1_73__sram_piebar_0
END
SYM, FFin-1_73__sram_piebar_0, OR
PIN, I0, I, 28T_1_73__sram_piebar_0
PIN, I1, I, 29T_1_73__sram_piebar_0
PIN, I2, I, 36T_1_73__sram_piebar_0
PIN, O, O, FFin-1_73__sram_piebar_0
END
SYM, 1_73__sram_piebar_0, DFF
PIN, D, I, FFin-1_73__sram_piebar_0
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 1_73__sram_piebar_0
END
SYM, 1_73__sram_piebar_1-OBUF, OBUF
PIN, I, I, 1_73__sram_piebar_1
PIN, O, O, sram_piebar_v1
END
EXT, sram_piebar_v1, O
SYM, 28T_SYM1_73__sram_piebar_1, AND
PIN, I1, I, 1_1_1Running,,INV
PIN, I, I, 1_153_L146endloop,,INV
PIN, O, O, 28T_1_73__sram_piebar_1
END
SYM, 29T_SYM1_73__sram_piebar_1, AND
PIN, I1, I, 1_73__sram_piebar_1
PIN, I, I, 1_153_L146endloop,,INV
PIN, O, O, 29T_1_73__sram_piebar_1
END
SYM, 36T_SYM1_73__sram_piebar_1, BUF
PIN, I, I, 1_246_L585twoop_1
PIN, O, O, 36T_1_73__sram_piebar_1
END
SYM, FFin-1_73__sram_piebar_1, OR
PIN, I0, I, 28T_1_73__sram_piebar_1
PIN, I1, I, 29T_1_73__sram_piebar_1
PIN, I2, I, 36T_1_73__sram_piebar_1
PIN, O, O, FFin-1_73__sram_piebar_1
END
SYM, 1_73__sram_piebar_1, DFF
PIN, D, I, FFin-1_73__sram_piebar_1
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 1_73__sram_piebar_1
END
SYM, 1_73__sram_piebar_2-OBUF, OBUF
PIN, I, I, 1_73__sram_piebar_2
PIN, O, O, sram_piebar_v2
END
EXT, sram_piebar_v2, O
SYM, 28T_SYM1_73__sram_piebar_2, AND
PIN, I1, I, 1_1_1Running,,INV
PIN, I, I, 1_153_L146endloop,,INV
PIN, O, O, 28T_1_73__sram_piebar_2
END
SYM, 29T_SYM1_73__sram_piebar_2, AND
PIN, I1, I, 1_73__sram_piebar_2
PIN, I, I, 1_153_L146endloop,,INV
PIN, O, O, 29T_1_73__sram_piebar_2
END
SYM, 36T_SYM1_73__sram_piebar_2, BUF
PIN, I, I, 1_246_L585twoop_2
PIN, O, O, 36T_1_73__sram_piebar_2
END
SYM, FFin-1_73__sram_piebar_2, OR
PIN, I0, I, 28T_1_73__sram_piebar_2
PIN, I1, I, 29T_1_73__sram_piebar_2
PIN, I2, I, 36T_1_73__sram_piebar_2
PIN, O, O, FFin-1_73__sram_piebar_2
END
SYM, 1_73__sram_piebar_2, DFF
PIN, D, I, FFin-1_73__sram_piebar_2
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 1_73__sram_piebar_2
END
SYM, 1_73__sram_piebar_3-OBUF, OBUF
PIN, I, I, 1_73__sram_piebar_3
PIN, O, O, sram_piebar_v3
END
EXT, sram_piebar_v3, O
SYM, 28T_SYM1_73__sram_piebar_3, AND
PIN, I1, I, 1_1_1Running,,INV
PIN, I, I, 1_153_L146endloop,,INV
PIN, O, O, 28T_1_73__sram_piebar_3
END
SYM, 29T_SYM1_73__sram_piebar_3, AND
PIN, I1, I, 1_73__sram_piebar_3
PIN, I, I, 1_153_L146endloop,,INV
PIN, O, O, 29T_1_73__sram_piebar_3
END
SYM, 36T_SYM1_73__sram_piebar_3, BUF
PIN, I, I, 1_246_L585twoop_3
PIN, O, O, 36T_1_73__sram_piebar_3
END
SYM, FFin-1_73__sram_piebar_3, OR
PIN, I0, I, 28T_1_73__sram_piebar_3
PIN, I1, I, 29T_1_73__sram_piebar_3
PIN, I2, I, 36T_1_73__sram_piebar_3
PIN, O, O, FFin-1_73__sram_piebar_3
END
SYM, 1_73__sram_piebar_3, DFF
PIN, D, I, FFin-1_73__sram_piebar_3
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 1_73__sram_piebar_3
END
SYM, 1_74__sram_toram_0-OBUF, OBUF
PIN, I, I, 1_74__sram_toram_0
PIN, O, O, sram_toram_v0
END
EXT, sram_toram_v0, O
SYM, 4T_SYM1_74__sram_toram_0, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_74__sram_toram_0
PIN, O, O, 4T_1_74__sram_toram_0
END
SYM, 5T_SYM1_74__sram_toram_0, AND
PIN, I1, I, 1_7__sram_fromsun_0
PIN, I, I, 1_74__sram_toram_0
PIN, O, O, 5T_1_74__sram_toram_0
END
SYM, 6T_SYM1_74__sram_toram_0, AND
PIN, I1, I, 1_7__sram_fromsun_0
PIN, I, I, 1_88__write
PIN, O, O, 6T_1_74__sram_toram_0
END
SYM, FFin-1_74__sram_toram_0, OR
PIN, I0, I, 4T_1_74__sram_toram_0
PIN, I1, I, 5T_1_74__sram_toram_0
PIN, I2, I, 6T_1_74__sram_toram_0
PIN, O, O, FFin-1_74__sram_toram_0
END
SYM, 1_74__sram_toram_0, DFF
PIN, D, I, FFin-1_74__sram_toram_0
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_74__sram_toram_0
END
SYM, 1_74__sram_toram_1-OBUF, OBUF
PIN, I, I, 1_74__sram_toram_1
PIN, O, O, sram_toram_v1
END
EXT, sram_toram_v1, O
SYM, 4T_SYM1_74__sram_toram_1, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_74__sram_toram_1
PIN, O, O, 4T_1_74__sram_toram_1
END
SYM, 5T_SYM1_74__sram_toram_1, AND
PIN, I1, I, 1_7__sram_fromsun_1
PIN, I, I, 1_74__sram_toram_1
PIN, O, O, 5T_1_74__sram_toram_1
END
SYM, 6T_SYM1_74__sram_toram_1, AND
PIN, I1, I, 1_7__sram_fromsun_1
PIN, I, I, 1_88__write
PIN, O, O, 6T_1_74__sram_toram_1
END
SYM, FFin-1_74__sram_toram_1, OR
PIN, I0, I, 4T_1_74__sram_toram_1
PIN, I1, I, 5T_1_74__sram_toram_1
PIN, I2, I, 6T_1_74__sram_toram_1
PIN, O, O, FFin-1_74__sram_toram_1
END
SYM, 1_74__sram_toram_1, DFF
PIN, D, I, FFin-1_74__sram_toram_1
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_74__sram_toram_1
END
SYM, 1_74__sram_toram_2-OBUF, OBUF
PIN, I, I, 1_74__sram_toram_2
PIN, O, O, sram_toram_v2
END
EXT, sram_toram_v2, O
SYM, 4T_SYM1_74__sram_toram_2, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_74__sram_toram_2
PIN, O, O, 4T_1_74__sram_toram_2
END
SYM, 5T_SYM1_74__sram_toram_2, AND
PIN, I1, I, 1_7__sram_fromsun_2
PIN, I, I, 1_74__sram_toram_2
PIN, O, O, 5T_1_74__sram_toram_2
END
SYM, 6T_SYM1_74__sram_toram_2, AND
PIN, I1, I, 1_7__sram_fromsun_2
PIN, I, I, 1_88__write
PIN, O, O, 6T_1_74__sram_toram_2
END
SYM, FFin-1_74__sram_toram_2, OR
PIN, I0, I, 4T_1_74__sram_toram_2
PIN, I1, I, 5T_1_74__sram_toram_2
PIN, I2, I, 6T_1_74__sram_toram_2
PIN, O, O, FFin-1_74__sram_toram_2
END
SYM, 1_74__sram_toram_2, DFF
PIN, D, I, FFin-1_74__sram_toram_2
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_74__sram_toram_2
END
SYM, 1_74__sram_toram_3-OBUF, OBUF
PIN, I, I, 1_74__sram_toram_3
PIN, O, O, sram_toram_v3
END
EXT, sram_toram_v3, O
SYM, 4T_SYM1_74__sram_toram_3, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_74__sram_toram_3
PIN, O, O, 4T_1_74__sram_toram_3
END
SYM, 5T_SYM1_74__sram_toram_3, AND
PIN, I1, I, 1_7__sram_fromsun_3
PIN, I, I, 1_74__sram_toram_3
PIN, O, O, 5T_1_74__sram_toram_3
END
SYM, 6T_SYM1_74__sram_toram_3, AND
PIN, I1, I, 1_7__sram_fromsun_3
PIN, I, I, 1_88__write
PIN, O, O, 6T_1_74__sram_toram_3
END
SYM, FFin-1_74__sram_toram_3, OR
PIN, I0, I, 4T_1_74__sram_toram_3
PIN, I1, I, 5T_1_74__sram_toram_3
PIN, I2, I, 6T_1_74__sram_toram_3
PIN, O, O, FFin-1_74__sram_toram_3
END
SYM, 1_74__sram_toram_3, DFF
PIN, D, I, FFin-1_74__sram_toram_3
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_74__sram_toram_3
END
SYM, 1_74__sram_toram_4-OBUF, OBUF
PIN, I, I, 1_74__sram_toram_4
PIN, O, O, sram_toram_v4
END
EXT, sram_toram_v4, O
SYM, 4T_SYM1_74__sram_toram_4, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_74__sram_toram_4
PIN, O, O, 4T_1_74__sram_toram_4
END
SYM, 5T_SYM1_74__sram_toram_4, AND
PIN, I1, I, 1_7__sram_fromsun_4
PIN, I, I, 1_74__sram_toram_4
PIN, O, O, 5T_1_74__sram_toram_4
END
SYM, 6T_SYM1_74__sram_toram_4, AND
PIN, I1, I, 1_7__sram_fromsun_4
PIN, I, I, 1_88__write
PIN, O, O, 6T_1_74__sram_toram_4
END
SYM, FFin-1_74__sram_toram_4, OR
PIN, I0, I, 4T_1_74__sram_toram_4
PIN, I1, I, 5T_1_74__sram_toram_4
PIN, I2, I, 6T_1_74__sram_toram_4
PIN, O, O, FFin-1_74__sram_toram_4
END
SYM, 1_74__sram_toram_4, DFF
PIN, D, I, FFin-1_74__sram_toram_4
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_74__sram_toram_4
END
SYM, 1_74__sram_toram_5-OBUF, OBUF
PIN, I, I, 1_74__sram_toram_5
PIN, O, O, sram_toram_v5
END
EXT, sram_toram_v5, O
SYM, 4T_SYM1_74__sram_toram_5, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_74__sram_toram_5
PIN, O, O, 4T_1_74__sram_toram_5
END
SYM, 5T_SYM1_74__sram_toram_5, AND
PIN, I1, I, 1_7__sram_fromsun_5
PIN, I, I, 1_74__sram_toram_5
PIN, O, O, 5T_1_74__sram_toram_5
END
SYM, 6T_SYM1_74__sram_toram_5, AND
PIN, I1, I, 1_7__sram_fromsun_5
PIN, I, I, 1_88__write
PIN, O, O, 6T_1_74__sram_toram_5
END
SYM, FFin-1_74__sram_toram_5, OR
PIN, I0, I, 4T_1_74__sram_toram_5
PIN, I1, I, 5T_1_74__sram_toram_5
PIN, I2, I, 6T_1_74__sram_toram_5
PIN, O, O, FFin-1_74__sram_toram_5
END
SYM, 1_74__sram_toram_5, DFF
PIN, D, I, FFin-1_74__sram_toram_5
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_74__sram_toram_5
END
SYM, 1_74__sram_toram_6-OBUF, OBUF
PIN, I, I, 1_74__sram_toram_6
PIN, O, O, sram_toram_v6
END
EXT, sram_toram_v6, O
SYM, 4T_SYM1_74__sram_toram_6, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_74__sram_toram_6
PIN, O, O, 4T_1_74__sram_toram_6
END
SYM, 5T_SYM1_74__sram_toram_6, AND
PIN, I1, I, 1_7__sram_fromsun_6
PIN, I, I, 1_74__sram_toram_6
PIN, O, O, 5T_1_74__sram_toram_6
END
SYM, 6T_SYM1_74__sram_toram_6, AND
PIN, I1, I, 1_7__sram_fromsun_6
PIN, I, I, 1_88__write
PIN, O, O, 6T_1_74__sram_toram_6
END
SYM, FFin-1_74__sram_toram_6, OR
PIN, I0, I, 4T_1_74__sram_toram_6
PIN, I1, I, 5T_1_74__sram_toram_6
PIN, I2, I, 6T_1_74__sram_toram_6
PIN, O, O, FFin-1_74__sram_toram_6
END
SYM, 1_74__sram_toram_6, DFF
PIN, D, I, FFin-1_74__sram_toram_6
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_74__sram_toram_6
END
SYM, 1_74__sram_toram_7-OBUF, OBUF
PIN, I, I, 1_74__sram_toram_7
PIN, O, O, sram_toram_v7
END
EXT, sram_toram_v7, O
SYM, 4T_SYM1_74__sram_toram_7, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_74__sram_toram_7
PIN, O, O, 4T_1_74__sram_toram_7
END
SYM, 5T_SYM1_74__sram_toram_7, AND
PIN, I1, I, 1_7__sram_fromsun_7
PIN, I, I, 1_74__sram_toram_7
PIN, O, O, 5T_1_74__sram_toram_7
END
SYM, 6T_SYM1_74__sram_toram_7, AND
PIN, I1, I, 1_7__sram_fromsun_7
PIN, I, I, 1_88__write
PIN, O, O, 6T_1_74__sram_toram_7
END
SYM, FFin-1_74__sram_toram_7, OR
PIN, I0, I, 4T_1_74__sram_toram_7
PIN, I1, I, 5T_1_74__sram_toram_7
PIN, I2, I, 6T_1_74__sram_toram_7
PIN, O, O, FFin-1_74__sram_toram_7
END
SYM, 1_74__sram_toram_7, DFF
PIN, D, I, FFin-1_74__sram_toram_7
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_74__sram_toram_7
END
SYM, 1_74__sram_toram_8-OBUF, OBUF
PIN, I, I, 1_74__sram_toram_8
PIN, O, O, sram_toram_v8
END
EXT, sram_toram_v8, O
SYM, 4T_SYM1_74__sram_toram_8, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_74__sram_toram_8
PIN, O, O, 4T_1_74__sram_toram_8
END
SYM, 5T_SYM1_74__sram_toram_8, AND
PIN, I1, I, 1_7__sram_fromsun_0
PIN, I, I, 1_74__sram_toram_8
PIN, O, O, 5T_1_74__sram_toram_8
END
SYM, 6T_SYM1_74__sram_toram_8, AND
PIN, I1, I, 1_7__sram_fromsun_0
PIN, I, I, 1_88__write
PIN, O, O, 6T_1_74__sram_toram_8
END
SYM, FFin-1_74__sram_toram_8, OR
PIN, I0, I, 4T_1_74__sram_toram_8
PIN, I1, I, 5T_1_74__sram_toram_8
PIN, I2, I, 6T_1_74__sram_toram_8
PIN, O, O, FFin-1_74__sram_toram_8
END
SYM, 1_74__sram_toram_8, DFF
PIN, D, I, FFin-1_74__sram_toram_8
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_74__sram_toram_8
END
SYM, 1_74__sram_toram_9-OBUF, OBUF
PIN, I, I, 1_74__sram_toram_9
PIN, O, O, sram_toram_v9
END
EXT, sram_toram_v9, O
SYM, 4T_SYM1_74__sram_toram_9, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_74__sram_toram_9
PIN, O, O, 4T_1_74__sram_toram_9
END
SYM, 5T_SYM1_74__sram_toram_9, AND
PIN, I1, I, 1_7__sram_fromsun_1
PIN, I, I, 1_74__sram_toram_9
PIN, O, O, 5T_1_74__sram_toram_9
END
SYM, 6T_SYM1_74__sram_toram_9, AND
PIN, I1, I, 1_7__sram_fromsun_1
PIN, I, I, 1_88__write
PIN, O, O, 6T_1_74__sram_toram_9
END
SYM, FFin-1_74__sram_toram_9, OR
PIN, I0, I, 4T_1_74__sram_toram_9
PIN, I1, I, 5T_1_74__sram_toram_9
PIN, I2, I, 6T_1_74__sram_toram_9
PIN, O, O, FFin-1_74__sram_toram_9
END
SYM, 1_74__sram_toram_9, DFF
PIN, D, I, FFin-1_74__sram_toram_9
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_74__sram_toram_9
END
SYM, 1_74__sram_toram_10-OBUF, OBUF
PIN, I, I, 1_74__sram_toram_10
PIN, O, O, sram_toram_v10
END
EXT, sram_toram_v10, O
SYM, 4T_SYM1_74__sram_toram_10, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_74__sram_toram_10
PIN, O, O, 4T_1_74__sram_toram_10
END
SYM, 5T_SYM1_74__sram_toram_10, AND
PIN, I1, I, 1_7__sram_fromsun_2
PIN, I, I, 1_74__sram_toram_10
PIN, O, O, 5T_1_74__sram_toram_10
END
SYM, 6T_SYM1_74__sram_toram_10, AND
PIN, I1, I, 1_7__sram_fromsun_2
PIN, I, I, 1_88__write
PIN, O, O, 6T_1_74__sram_toram_10
END
SYM, FFin-1_74__sram_toram_10, OR
PIN, I0, I, 4T_1_74__sram_toram_10
PIN, I1, I, 5T_1_74__sram_toram_10
PIN, I2, I, 6T_1_74__sram_toram_10
PIN, O, O, FFin-1_74__sram_toram_10
END
SYM, 1_74__sram_toram_10, DFF
PIN, D, I, FFin-1_74__sram_toram_10
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_74__sram_toram_10
END
SYM, 1_74__sram_toram_11-OBUF, OBUF
PIN, I, I, 1_74__sram_toram_11
PIN, O, O, sram_toram_v11
END
EXT, sram_toram_v11, O
SYM, 4T_SYM1_74__sram_toram_11, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_74__sram_toram_11
PIN, O, O, 4T_1_74__sram_toram_11
END
SYM, 5T_SYM1_74__sram_toram_11, AND
PIN, I1, I, 1_7__sram_fromsun_3
PIN, I, I, 1_74__sram_toram_11
PIN, O, O, 5T_1_74__sram_toram_11
END
SYM, 6T_SYM1_74__sram_toram_11, AND
PIN, I1, I, 1_7__sram_fromsun_3
PIN, I, I, 1_88__write
PIN, O, O, 6T_1_74__sram_toram_11
END
SYM, FFin-1_74__sram_toram_11, OR
PIN, I0, I, 4T_1_74__sram_toram_11
PIN, I1, I, 5T_1_74__sram_toram_11
PIN, I2, I, 6T_1_74__sram_toram_11
PIN, O, O, FFin-1_74__sram_toram_11
END
SYM, 1_74__sram_toram_11, DFF
PIN, D, I, FFin-1_74__sram_toram_11
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_74__sram_toram_11
END
SYM, 1_74__sram_toram_12-OBUF, OBUF
PIN, I, I, 1_74__sram_toram_12
PIN, O, O, sram_toram_v12
END
EXT, sram_toram_v12, O
SYM, 4T_SYM1_74__sram_toram_12, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_74__sram_toram_12
PIN, O, O, 4T_1_74__sram_toram_12
END
SYM, 5T_SYM1_74__sram_toram_12, AND
PIN, I1, I, 1_7__sram_fromsun_4
PIN, I, I, 1_74__sram_toram_12
PIN, O, O, 5T_1_74__sram_toram_12
END
SYM, 6T_SYM1_74__sram_toram_12, AND
PIN, I1, I, 1_7__sram_fromsun_4
PIN, I, I, 1_88__write
PIN, O, O, 6T_1_74__sram_toram_12
END
SYM, FFin-1_74__sram_toram_12, OR
PIN, I0, I, 4T_1_74__sram_toram_12
PIN, I1, I, 5T_1_74__sram_toram_12
PIN, I2, I, 6T_1_74__sram_toram_12
PIN, O, O, FFin-1_74__sram_toram_12
END
SYM, 1_74__sram_toram_12, DFF
PIN, D, I, FFin-1_74__sram_toram_12
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_74__sram_toram_12
END
SYM, 1_74__sram_toram_13-OBUF, OBUF
PIN, I, I, 1_74__sram_toram_13
PIN, O, O, sram_toram_v13
END
EXT, sram_toram_v13, O
SYM, 4T_SYM1_74__sram_toram_13, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_74__sram_toram_13
PIN, O, O, 4T_1_74__sram_toram_13
END
SYM, 5T_SYM1_74__sram_toram_13, AND
PIN, I1, I, 1_7__sram_fromsun_5
PIN, I, I, 1_74__sram_toram_13
PIN, O, O, 5T_1_74__sram_toram_13
END
SYM, 6T_SYM1_74__sram_toram_13, AND
PIN, I1, I, 1_7__sram_fromsun_5
PIN, I, I, 1_88__write
PIN, O, O, 6T_1_74__sram_toram_13
END
SYM, FFin-1_74__sram_toram_13, OR
PIN, I0, I, 4T_1_74__sram_toram_13
PIN, I1, I, 5T_1_74__sram_toram_13
PIN, I2, I, 6T_1_74__sram_toram_13
PIN, O, O, FFin-1_74__sram_toram_13
END
SYM, 1_74__sram_toram_13, DFF
PIN, D, I, FFin-1_74__sram_toram_13
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_74__sram_toram_13
END
SYM, 1_74__sram_toram_14-OBUF, OBUF
PIN, I, I, 1_74__sram_toram_14
PIN, O, O, sram_toram_v14
END
EXT, sram_toram_v14, O
SYM, 4T_SYM1_74__sram_toram_14, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_74__sram_toram_14
PIN, O, O, 4T_1_74__sram_toram_14
END
SYM, 5T_SYM1_74__sram_toram_14, AND
PIN, I1, I, 1_7__sram_fromsun_6
PIN, I, I, 1_74__sram_toram_14
PIN, O, O, 5T_1_74__sram_toram_14
END
SYM, 6T_SYM1_74__sram_toram_14, AND
PIN, I1, I, 1_7__sram_fromsun_6
PIN, I, I, 1_88__write
PIN, O, O, 6T_1_74__sram_toram_14
END
SYM, FFin-1_74__sram_toram_14, OR
PIN, I0, I, 4T_1_74__sram_toram_14
PIN, I1, I, 5T_1_74__sram_toram_14
PIN, I2, I, 6T_1_74__sram_toram_14
PIN, O, O, FFin-1_74__sram_toram_14
END
SYM, 1_74__sram_toram_14, DFF
PIN, D, I, FFin-1_74__sram_toram_14
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_74__sram_toram_14
END
SYM, 1_74__sram_toram_15-OBUF, OBUF
PIN, I, I, 1_74__sram_toram_15
PIN, O, O, sram_toram_v15
END
EXT, sram_toram_v15, O
SYM, 4T_SYM1_74__sram_toram_15, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_74__sram_toram_15
PIN, O, O, 4T_1_74__sram_toram_15
END
SYM, 5T_SYM1_74__sram_toram_15, AND
PIN, I1, I, 1_7__sram_fromsun_7
PIN, I, I, 1_74__sram_toram_15
PIN, O, O, 5T_1_74__sram_toram_15
END
SYM, 6T_SYM1_74__sram_toram_15, AND
PIN, I1, I, 1_7__sram_fromsun_7
PIN, I, I, 1_88__write
PIN, O, O, 6T_1_74__sram_toram_15
END
SYM, FFin-1_74__sram_toram_15, OR
PIN, I0, I, 4T_1_74__sram_toram_15
PIN, I1, I, 5T_1_74__sram_toram_15
PIN, I2, I, 6T_1_74__sram_toram_15
PIN, O, O, FFin-1_74__sram_toram_15
END
SYM, 1_74__sram_toram_15, DFF
PIN, D, I, FFin-1_74__sram_toram_15
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_74__sram_toram_15
END
SYM, 1_74__sram_toram_16-OBUF, OBUF
PIN, I, I, 1_74__sram_toram_16
PIN, O, O, sram_toram_v16
END
EXT, sram_toram_v16, O
SYM, 4T_SYM1_74__sram_toram_16, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_74__sram_toram_16
PIN, O, O, 4T_1_74__sram_toram_16
END
SYM, 5T_SYM1_74__sram_toram_16, AND
PIN, I1, I, 1_7__sram_fromsun_0
PIN, I, I, 1_74__sram_toram_16
PIN, O, O, 5T_1_74__sram_toram_16
END
SYM, 6T_SYM1_74__sram_toram_16, AND
PIN, I1, I, 1_7__sram_fromsun_0
PIN, I, I, 1_88__write
PIN, O, O, 6T_1_74__sram_toram_16
END
SYM, FFin-1_74__sram_toram_16, OR
PIN, I0, I, 4T_1_74__sram_toram_16
PIN, I1, I, 5T_1_74__sram_toram_16
PIN, I2, I, 6T_1_74__sram_toram_16
PIN, O, O, FFin-1_74__sram_toram_16
END
SYM, 1_74__sram_toram_16, DFF
PIN, D, I, FFin-1_74__sram_toram_16
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_74__sram_toram_16
END
SYM, 1_74__sram_toram_17-OBUF, OBUF
PIN, I, I, 1_74__sram_toram_17
PIN, O, O, sram_toram_v17
END
EXT, sram_toram_v17, O
SYM, 4T_SYM1_74__sram_toram_17, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_74__sram_toram_17
PIN, O, O, 4T_1_74__sram_toram_17
END
SYM, 5T_SYM1_74__sram_toram_17, AND
PIN, I1, I, 1_7__sram_fromsun_1
PIN, I, I, 1_74__sram_toram_17
PIN, O, O, 5T_1_74__sram_toram_17
END
SYM, 6T_SYM1_74__sram_toram_17, AND
PIN, I1, I, 1_7__sram_fromsun_1
PIN, I, I, 1_88__write
PIN, O, O, 6T_1_74__sram_toram_17
END
SYM, FFin-1_74__sram_toram_17, OR
PIN, I0, I, 4T_1_74__sram_toram_17
PIN, I1, I, 5T_1_74__sram_toram_17
PIN, I2, I, 6T_1_74__sram_toram_17
PIN, O, O, FFin-1_74__sram_toram_17
END
SYM, 1_74__sram_toram_17, DFF
PIN, D, I, FFin-1_74__sram_toram_17
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_74__sram_toram_17
END
SYM, 1_74__sram_toram_18-OBUF, OBUF
PIN, I, I, 1_74__sram_toram_18
PIN, O, O, sram_toram_v18
END
EXT, sram_toram_v18, O
SYM, 4T_SYM1_74__sram_toram_18, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_74__sram_toram_18
PIN, O, O, 4T_1_74__sram_toram_18
END
SYM, 5T_SYM1_74__sram_toram_18, AND
PIN, I1, I, 1_7__sram_fromsun_2
PIN, I, I, 1_74__sram_toram_18
PIN, O, O, 5T_1_74__sram_toram_18
END
SYM, 6T_SYM1_74__sram_toram_18, AND
PIN, I1, I, 1_7__sram_fromsun_2
PIN, I, I, 1_88__write
PIN, O, O, 6T_1_74__sram_toram_18
END
SYM, FFin-1_74__sram_toram_18, OR
PIN, I0, I, 4T_1_74__sram_toram_18
PIN, I1, I, 5T_1_74__sram_toram_18
PIN, I2, I, 6T_1_74__sram_toram_18
PIN, O, O, FFin-1_74__sram_toram_18
END
SYM, 1_74__sram_toram_18, DFF
PIN, D, I, FFin-1_74__sram_toram_18
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_74__sram_toram_18
END
SYM, 1_74__sram_toram_19-OBUF, OBUF
PIN, I, I, 1_74__sram_toram_19
PIN, O, O, sram_toram_v19
END
EXT, sram_toram_v19, O
SYM, 4T_SYM1_74__sram_toram_19, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_74__sram_toram_19
PIN, O, O, 4T_1_74__sram_toram_19
END
SYM, 5T_SYM1_74__sram_toram_19, AND
PIN, I1, I, 1_7__sram_fromsun_3
PIN, I, I, 1_74__sram_toram_19
PIN, O, O, 5T_1_74__sram_toram_19
END
SYM, 6T_SYM1_74__sram_toram_19, AND
PIN, I1, I, 1_7__sram_fromsun_3
PIN, I, I, 1_88__write
PIN, O, O, 6T_1_74__sram_toram_19
END
SYM, FFin-1_74__sram_toram_19, OR
PIN, I0, I, 4T_1_74__sram_toram_19
PIN, I1, I, 5T_1_74__sram_toram_19
PIN, I2, I, 6T_1_74__sram_toram_19
PIN, O, O, FFin-1_74__sram_toram_19
END
SYM, 1_74__sram_toram_19, DFF
PIN, D, I, FFin-1_74__sram_toram_19
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_74__sram_toram_19
END
SYM, 1_74__sram_toram_20-OBUF, OBUF
PIN, I, I, 1_74__sram_toram_20
PIN, O, O, sram_toram_v20
END
EXT, sram_toram_v20, O
SYM, 4T_SYM1_74__sram_toram_20, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_74__sram_toram_20
PIN, O, O, 4T_1_74__sram_toram_20
END
SYM, 5T_SYM1_74__sram_toram_20, AND
PIN, I1, I, 1_7__sram_fromsun_4
PIN, I, I, 1_74__sram_toram_20
PIN, O, O, 5T_1_74__sram_toram_20
END
SYM, 6T_SYM1_74__sram_toram_20, AND
PIN, I1, I, 1_7__sram_fromsun_4
PIN, I, I, 1_88__write
PIN, O, O, 6T_1_74__sram_toram_20
END
SYM, FFin-1_74__sram_toram_20, OR
PIN, I0, I, 4T_1_74__sram_toram_20
PIN, I1, I, 5T_1_74__sram_toram_20
PIN, I2, I, 6T_1_74__sram_toram_20
PIN, O, O, FFin-1_74__sram_toram_20
END
SYM, 1_74__sram_toram_20, DFF
PIN, D, I, FFin-1_74__sram_toram_20
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_74__sram_toram_20
END
SYM, 1_74__sram_toram_21-OBUF, OBUF
PIN, I, I, 1_74__sram_toram_21
PIN, O, O, sram_toram_v21
END
EXT, sram_toram_v21, O
SYM, 4T_SYM1_74__sram_toram_21, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_74__sram_toram_21
PIN, O, O, 4T_1_74__sram_toram_21
END
SYM, 5T_SYM1_74__sram_toram_21, AND
PIN, I1, I, 1_7__sram_fromsun_5
PIN, I, I, 1_74__sram_toram_21
PIN, O, O, 5T_1_74__sram_toram_21
END
SYM, 6T_SYM1_74__sram_toram_21, AND
PIN, I1, I, 1_7__sram_fromsun_5
PIN, I, I, 1_88__write
PIN, O, O, 6T_1_74__sram_toram_21
END
SYM, FFin-1_74__sram_toram_21, OR
PIN, I0, I, 4T_1_74__sram_toram_21
PIN, I1, I, 5T_1_74__sram_toram_21
PIN, I2, I, 6T_1_74__sram_toram_21
PIN, O, O, FFin-1_74__sram_toram_21
END
SYM, 1_74__sram_toram_21, DFF
PIN, D, I, FFin-1_74__sram_toram_21
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_74__sram_toram_21
END
SYM, 1_74__sram_toram_22-OBUF, OBUF
PIN, I, I, 1_74__sram_toram_22
PIN, O, O, sram_toram_v22
END
EXT, sram_toram_v22, O
SYM, 4T_SYM1_74__sram_toram_22, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_74__sram_toram_22
PIN, O, O, 4T_1_74__sram_toram_22
END
SYM, 5T_SYM1_74__sram_toram_22, AND
PIN, I1, I, 1_7__sram_fromsun_6
PIN, I, I, 1_74__sram_toram_22
PIN, O, O, 5T_1_74__sram_toram_22
END
SYM, 6T_SYM1_74__sram_toram_22, AND
PIN, I1, I, 1_7__sram_fromsun_6
PIN, I, I, 1_88__write
PIN, O, O, 6T_1_74__sram_toram_22
END
SYM, FFin-1_74__sram_toram_22, OR
PIN, I0, I, 4T_1_74__sram_toram_22
PIN, I1, I, 5T_1_74__sram_toram_22
PIN, I2, I, 6T_1_74__sram_toram_22
PIN, O, O, FFin-1_74__sram_toram_22
END
SYM, 1_74__sram_toram_22, DFF
PIN, D, I, FFin-1_74__sram_toram_22
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_74__sram_toram_22
END
SYM, 1_74__sram_toram_23-OBUF, OBUF
PIN, I, I, 1_74__sram_toram_23
PIN, O, O, sram_toram_v23
END
EXT, sram_toram_v23, O
SYM, 4T_SYM1_74__sram_toram_23, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_74__sram_toram_23
PIN, O, O, 4T_1_74__sram_toram_23
END
SYM, 5T_SYM1_74__sram_toram_23, AND
PIN, I1, I, 1_7__sram_fromsun_7
PIN, I, I, 1_74__sram_toram_23
PIN, O, O, 5T_1_74__sram_toram_23
END
SYM, 6T_SYM1_74__sram_toram_23, AND
PIN, I1, I, 1_7__sram_fromsun_7
PIN, I, I, 1_88__write
PIN, O, O, 6T_1_74__sram_toram_23
END
SYM, FFin-1_74__sram_toram_23, OR
PIN, I0, I, 4T_1_74__sram_toram_23
PIN, I1, I, 5T_1_74__sram_toram_23
PIN, I2, I, 6T_1_74__sram_toram_23
PIN, O, O, FFin-1_74__sram_toram_23
END
SYM, 1_74__sram_toram_23, DFF
PIN, D, I, FFin-1_74__sram_toram_23
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_74__sram_toram_23
END
SYM, 1_74__sram_toram_24-OBUF, OBUF
PIN, I, I, 1_74__sram_toram_24
PIN, O, O, sram_toram_v24
END
EXT, sram_toram_v24, O
SYM, 4T_SYM1_74__sram_toram_24, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_74__sram_toram_24
PIN, O, O, 4T_1_74__sram_toram_24
END
SYM, 5T_SYM1_74__sram_toram_24, AND
PIN, I1, I, 1_7__sram_fromsun_0
PIN, I, I, 1_74__sram_toram_24
PIN, O, O, 5T_1_74__sram_toram_24
END
SYM, 6T_SYM1_74__sram_toram_24, AND
PIN, I1, I, 1_7__sram_fromsun_0
PIN, I, I, 1_88__write
PIN, O, O, 6T_1_74__sram_toram_24
END
SYM, FFin-1_74__sram_toram_24, OR
PIN, I0, I, 4T_1_74__sram_toram_24
PIN, I1, I, 5T_1_74__sram_toram_24
PIN, I2, I, 6T_1_74__sram_toram_24
PIN, O, O, FFin-1_74__sram_toram_24
END
SYM, 1_74__sram_toram_24, DFF
PIN, D, I, FFin-1_74__sram_toram_24
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_74__sram_toram_24
END
SYM, 1_74__sram_toram_25-OBUF, OBUF
PIN, I, I, 1_74__sram_toram_25
PIN, O, O, sram_toram_v25
END
EXT, sram_toram_v25, O
SYM, 4T_SYM1_74__sram_toram_25, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_74__sram_toram_25
PIN, O, O, 4T_1_74__sram_toram_25
END
SYM, 5T_SYM1_74__sram_toram_25, AND
PIN, I1, I, 1_7__sram_fromsun_1
PIN, I, I, 1_74__sram_toram_25
PIN, O, O, 5T_1_74__sram_toram_25
END
SYM, 6T_SYM1_74__sram_toram_25, AND
PIN, I1, I, 1_7__sram_fromsun_1
PIN, I, I, 1_88__write
PIN, O, O, 6T_1_74__sram_toram_25
END
SYM, FFin-1_74__sram_toram_25, OR
PIN, I0, I, 4T_1_74__sram_toram_25
PIN, I1, I, 5T_1_74__sram_toram_25
PIN, I2, I, 6T_1_74__sram_toram_25
PIN, O, O, FFin-1_74__sram_toram_25
END
SYM, 1_74__sram_toram_25, DFF
PIN, D, I, FFin-1_74__sram_toram_25
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_74__sram_toram_25
END
SYM, 1_74__sram_toram_26-OBUF, OBUF
PIN, I, I, 1_74__sram_toram_26
PIN, O, O, sram_toram_v26
END
EXT, sram_toram_v26, O
SYM, 4T_SYM1_74__sram_toram_26, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_74__sram_toram_26
PIN, O, O, 4T_1_74__sram_toram_26
END
SYM, 5T_SYM1_74__sram_toram_26, AND
PIN, I1, I, 1_7__sram_fromsun_2
PIN, I, I, 1_74__sram_toram_26
PIN, O, O, 5T_1_74__sram_toram_26
END
SYM, 6T_SYM1_74__sram_toram_26, AND
PIN, I1, I, 1_7__sram_fromsun_2
PIN, I, I, 1_88__write
PIN, O, O, 6T_1_74__sram_toram_26
END
SYM, FFin-1_74__sram_toram_26, OR
PIN, I0, I, 4T_1_74__sram_toram_26
PIN, I1, I, 5T_1_74__sram_toram_26
PIN, I2, I, 6T_1_74__sram_toram_26
PIN, O, O, FFin-1_74__sram_toram_26
END
SYM, 1_74__sram_toram_26, DFF
PIN, D, I, FFin-1_74__sram_toram_26
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_74__sram_toram_26
END
SYM, 1_74__sram_toram_27-OBUF, OBUF
PIN, I, I, 1_74__sram_toram_27
PIN, O, O, sram_toram_v27
END
EXT, sram_toram_v27, O
SYM, 4T_SYM1_74__sram_toram_27, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_74__sram_toram_27
PIN, O, O, 4T_1_74__sram_toram_27
END
SYM, 5T_SYM1_74__sram_toram_27, AND
PIN, I1, I, 1_7__sram_fromsun_3
PIN, I, I, 1_74__sram_toram_27
PIN, O, O, 5T_1_74__sram_toram_27
END
SYM, 6T_SYM1_74__sram_toram_27, AND
PIN, I1, I, 1_7__sram_fromsun_3
PIN, I, I, 1_88__write
PIN, O, O, 6T_1_74__sram_toram_27
END
SYM, FFin-1_74__sram_toram_27, OR
PIN, I0, I, 4T_1_74__sram_toram_27
PIN, I1, I, 5T_1_74__sram_toram_27
PIN, I2, I, 6T_1_74__sram_toram_27
PIN, O, O, FFin-1_74__sram_toram_27
END
SYM, 1_74__sram_toram_27, DFF
PIN, D, I, FFin-1_74__sram_toram_27
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_74__sram_toram_27
END
SYM, 1_74__sram_toram_28-OBUF, OBUF
PIN, I, I, 1_74__sram_toram_28
PIN, O, O, sram_toram_v28
END
EXT, sram_toram_v28, O
SYM, 4T_SYM1_74__sram_toram_28, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_74__sram_toram_28
PIN, O, O, 4T_1_74__sram_toram_28
END
SYM, 5T_SYM1_74__sram_toram_28, AND
PIN, I1, I, 1_7__sram_fromsun_4
PIN, I, I, 1_74__sram_toram_28
PIN, O, O, 5T_1_74__sram_toram_28
END
SYM, 6T_SYM1_74__sram_toram_28, AND
PIN, I1, I, 1_7__sram_fromsun_4
PIN, I, I, 1_88__write
PIN, O, O, 6T_1_74__sram_toram_28
END
SYM, FFin-1_74__sram_toram_28, OR
PIN, I0, I, 4T_1_74__sram_toram_28
PIN, I1, I, 5T_1_74__sram_toram_28
PIN, I2, I, 6T_1_74__sram_toram_28
PIN, O, O, FFin-1_74__sram_toram_28
END
SYM, 1_74__sram_toram_28, DFF
PIN, D, I, FFin-1_74__sram_toram_28
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_74__sram_toram_28
END
SYM, 1_74__sram_toram_29-OBUF, OBUF
PIN, I, I, 1_74__sram_toram_29
PIN, O, O, sram_toram_v29
END
EXT, sram_toram_v29, O
SYM, 4T_SYM1_74__sram_toram_29, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_74__sram_toram_29
PIN, O, O, 4T_1_74__sram_toram_29
END
SYM, 5T_SYM1_74__sram_toram_29, AND
PIN, I1, I, 1_7__sram_fromsun_5
PIN, I, I, 1_74__sram_toram_29
PIN, O, O, 5T_1_74__sram_toram_29
END
SYM, 6T_SYM1_74__sram_toram_29, AND
PIN, I1, I, 1_7__sram_fromsun_5
PIN, I, I, 1_88__write
PIN, O, O, 6T_1_74__sram_toram_29
END
SYM, FFin-1_74__sram_toram_29, OR
PIN, I0, I, 4T_1_74__sram_toram_29
PIN, I1, I, 5T_1_74__sram_toram_29
PIN, I2, I, 6T_1_74__sram_toram_29
PIN, O, O, FFin-1_74__sram_toram_29
END
SYM, 1_74__sram_toram_29, DFF
PIN, D, I, FFin-1_74__sram_toram_29
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_74__sram_toram_29
END
SYM, 1_74__sram_toram_30-OBUF, OBUF
PIN, I, I, 1_74__sram_toram_30
PIN, O, O, sram_toram_v30
END
EXT, sram_toram_v30, O
SYM, 4T_SYM1_74__sram_toram_30, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_74__sram_toram_30
PIN, O, O, 4T_1_74__sram_toram_30
END
SYM, 5T_SYM1_74__sram_toram_30, AND
PIN, I1, I, 1_7__sram_fromsun_6
PIN, I, I, 1_74__sram_toram_30
PIN, O, O, 5T_1_74__sram_toram_30
END
SYM, 6T_SYM1_74__sram_toram_30, AND
PIN, I1, I, 1_7__sram_fromsun_6
PIN, I, I, 1_88__write
PIN, O, O, 6T_1_74__sram_toram_30
END
SYM, FFin-1_74__sram_toram_30, OR
PIN, I0, I, 4T_1_74__sram_toram_30
PIN, I1, I, 5T_1_74__sram_toram_30
PIN, I2, I, 6T_1_74__sram_toram_30
PIN, O, O, FFin-1_74__sram_toram_30
END
SYM, 1_74__sram_toram_30, DFF
PIN, D, I, FFin-1_74__sram_toram_30
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_74__sram_toram_30
END
SYM, 1_74__sram_toram_31-OBUF, OBUF
PIN, I, I, 1_74__sram_toram_31
PIN, O, O, sram_toram_v31
END
EXT, sram_toram_v31, O
SYM, 4T_SYM1_74__sram_toram_31, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_74__sram_toram_31
PIN, O, O, 4T_1_74__sram_toram_31
END
SYM, 5T_SYM1_74__sram_toram_31, AND
PIN, I1, I, 1_7__sram_fromsun_7
PIN, I, I, 1_74__sram_toram_31
PIN, O, O, 5T_1_74__sram_toram_31
END
SYM, 6T_SYM1_74__sram_toram_31, AND
PIN, I1, I, 1_7__sram_fromsun_7
PIN, I, I, 1_88__write
PIN, O, O, 6T_1_74__sram_toram_31
END
SYM, FFin-1_74__sram_toram_31, OR
PIN, I0, I, 4T_1_74__sram_toram_31
PIN, I1, I, 5T_1_74__sram_toram_31
PIN, I2, I, 6T_1_74__sram_toram_31
PIN, O, O, FFin-1_74__sram_toram_31
END
SYM, 1_74__sram_toram_31, DFF
PIN, D, I, FFin-1_74__sram_toram_31
PIN, C, I, CLK
PIN, CE, I, 1_153_L146endloop
PIN, Q, O, 1_74__sram_toram_31
END
SYM, 1_75__sram_fromram_0, IBUF
PIN, I, I, sram_fromram_v0
PIN, O, O, 1_75__sram_fromram_0
END
EXT, sram_fromram_v0, I
SYM, 1_75__sram_fromram_1, IBUF
PIN, I, I, sram_fromram_v1
PIN, O, O, 1_75__sram_fromram_1
END
EXT, sram_fromram_v1, I
SYM, 1_75__sram_fromram_2, IBUF
PIN, I, I, sram_fromram_v2
PIN, O, O, 1_75__sram_fromram_2
END
EXT, sram_fromram_v2, I
SYM, 1_75__sram_fromram_3, IBUF
PIN, I, I, sram_fromram_v3
PIN, O, O, 1_75__sram_fromram_3
END
EXT, sram_fromram_v3, I
SYM, 1_75__sram_fromram_4, IBUF
PIN, I, I, sram_fromram_v4
PIN, O, O, 1_75__sram_fromram_4
END
EXT, sram_fromram_v4, I
SYM, 1_75__sram_fromram_5, IBUF
PIN, I, I, sram_fromram_v5
PIN, O, O, 1_75__sram_fromram_5
END
EXT, sram_fromram_v5, I
SYM, 1_75__sram_fromram_6, IBUF
PIN, I, I, sram_fromram_v6
PIN, O, O, 1_75__sram_fromram_6
END
EXT, sram_fromram_v6, I
SYM, 1_75__sram_fromram_7, IBUF
PIN, I, I, sram_fromram_v7
PIN, O, O, 1_75__sram_fromram_7
END
EXT, sram_fromram_v7, I
SYM, 1_75__sram_fromram_8, IBUF
PIN, I, I, sram_fromram_v8
PIN, O, O, 1_75__sram_fromram_8
END
EXT, sram_fromram_v8, I
SYM, 1_75__sram_fromram_9, IBUF
PIN, I, I, sram_fromram_v9
PIN, O, O, 1_75__sram_fromram_9
END
EXT, sram_fromram_v9, I
SYM, 1_75__sram_fromram_10, IBUF
PIN, I, I, sram_fromram_v10
PIN, O, O, 1_75__sram_fromram_10
END
EXT, sram_fromram_v10, I
SYM, 1_75__sram_fromram_11, IBUF
PIN, I, I, sram_fromram_v11
PIN, O, O, 1_75__sram_fromram_11
END
EXT, sram_fromram_v11, I
SYM, 1_75__sram_fromram_12, IBUF
PIN, I, I, sram_fromram_v12
PIN, O, O, 1_75__sram_fromram_12
END
EXT, sram_fromram_v12, I
SYM, 1_75__sram_fromram_13, IBUF
PIN, I, I, sram_fromram_v13
PIN, O, O, 1_75__sram_fromram_13
END
EXT, sram_fromram_v13, I
SYM, 1_75__sram_fromram_14, IBUF
PIN, I, I, sram_fromram_v14
PIN, O, O, 1_75__sram_fromram_14
END
EXT, sram_fromram_v14, I
SYM, 1_75__sram_fromram_15, IBUF
PIN, I, I, sram_fromram_v15
PIN, O, O, 1_75__sram_fromram_15
END
EXT, sram_fromram_v15, I
SYM, 1_75__sram_fromram_16, IBUF
PIN, I, I, sram_fromram_v16
PIN, O, O, 1_75__sram_fromram_16
END
EXT, sram_fromram_v16, I
SYM, 1_75__sram_fromram_17, IBUF
PIN, I, I, sram_fromram_v17
PIN, O, O, 1_75__sram_fromram_17
END
EXT, sram_fromram_v17, I
SYM, 1_75__sram_fromram_18, IBUF
PIN, I, I, sram_fromram_v18
PIN, O, O, 1_75__sram_fromram_18
END
EXT, sram_fromram_v18, I
SYM, 1_75__sram_fromram_19, IBUF
PIN, I, I, sram_fromram_v19
PIN, O, O, 1_75__sram_fromram_19
END
EXT, sram_fromram_v19, I
SYM, 1_75__sram_fromram_20, IBUF
PIN, I, I, sram_fromram_v20
PIN, O, O, 1_75__sram_fromram_20
END
EXT, sram_fromram_v20, I
SYM, 1_75__sram_fromram_21, IBUF
PIN, I, I, sram_fromram_v21
PIN, O, O, 1_75__sram_fromram_21
END
EXT, sram_fromram_v21, I
SYM, 1_75__sram_fromram_22, IBUF
PIN, I, I, sram_fromram_v22
PIN, O, O, 1_75__sram_fromram_22
END
EXT, sram_fromram_v22, I
SYM, 1_75__sram_fromram_23, IBUF
PIN, I, I, sram_fromram_v23
PIN, O, O, 1_75__sram_fromram_23
END
EXT, sram_fromram_v23, I
SYM, 1_75__sram_fromram_24, IBUF
PIN, I, I, sram_fromram_v24
PIN, O, O, 1_75__sram_fromram_24
END
EXT, sram_fromram_v24, I
SYM, 1_75__sram_fromram_25, IBUF
PIN, I, I, sram_fromram_v25
PIN, O, O, 1_75__sram_fromram_25
END
EXT, sram_fromram_v25, I
SYM, 1_75__sram_fromram_26, IBUF
PIN, I, I, sram_fromram_v26
PIN, O, O, 1_75__sram_fromram_26
END
EXT, sram_fromram_v26, I
SYM, 1_75__sram_fromram_27, IBUF
PIN, I, I, sram_fromram_v27
PIN, O, O, 1_75__sram_fromram_27
END
EXT, sram_fromram_v27, I
SYM, 1_75__sram_fromram_28, IBUF
PIN, I, I, sram_fromram_v28
PIN, O, O, 1_75__sram_fromram_28
END
EXT, sram_fromram_v28, I
SYM, 1_75__sram_fromram_29, IBUF
PIN, I, I, sram_fromram_v29
PIN, O, O, 1_75__sram_fromram_29
END
EXT, sram_fromram_v29, I
SYM, 1_75__sram_fromram_30, IBUF
PIN, I, I, sram_fromram_v30
PIN, O, O, 1_75__sram_fromram_30
END
EXT, sram_fromram_v30, I
SYM, 1_75__sram_fromram_31, IBUF
PIN, I, I, sram_fromram_v31
PIN, O, O, 1_75__sram_fromram_31
END
EXT, sram_fromram_v31, I
SYM, 1_87_L10_curstate, INV
PIN, I, I, 1_1_1Running
PIN, O, O, 1_87_L10_curstate
END
SYM, FFin-1_88__doinglcd, BUF
PIN, I, I, T1_179L336_1_88__doinglcd
PIN, O, O, FFin-1_88__doinglcd
END
SYM, 1_88__doinglcd, DFF
PIN, D, I, FFin-1_88__doinglcd
PIN, C, I, CLK
PIN, CE, I, 1_153_L143looptop
PIN, Q, O, 1_88__doinglcd
END
SYM, 3T_SYM1_88__write, AND
PIN, I1, I, 1_88__lcd_has_acked,,INV
PIN, I, I, T1_179L306_1_88__write
PIN, O, O, 3T_1_88__write
END
SYM, 4T_SYM1_88__write, AND
PIN, I1, I, 1_9__sram_lcd_request,,INV
PIN, I, I, T1_179L306_1_88__write
PIN, O, O, 4T_1_88__write
END
SYM, FFin-1_88__write, OR
PIN, I0, I, 3T_1_88__write
PIN, I1, I, 4T_1_88__write
PIN, O, O, FFin-1_88__write
END
SYM, 1_88__write, DFF
PIN, D, I, FFin-1_88__write
PIN, C, I, CLK
PIN, CE, I, 1_153_L143looptop
PIN, Q, O, 1_88__write
END
SYM, 3T_SYM1_88__lcd_has_acked, BUF
PIN, I, I, 1_303_L1108tree2_5
PIN, O, O, 3T_1_88__lcd_has_acked
END
SYM, 4T_SYM1_88__lcd_has_acked, BUF
PIN, I, I, 1_303_L1114tree2_0
PIN, O, O, 4T_1_88__lcd_has_acked
END
SYM, FFin-1_88__lcd_has_acked, OR
PIN, I0, I, 3T_1_88__lcd_has_acked
PIN, I1, I, 4T_1_88__lcd_has_acked
PIN, O, O, FFin-1_88__lcd_has_acked
END
SYM, 1_88__lcd_has_acked, DFF
PIN, D, I, FFin-1_88__lcd_has_acked
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 1_88__lcd_has_acked
END
SYM, 8T_SYM1_88__request, AND
PIN, I2, I, 1_138_L83looptop,,INV
PIN, I1, I, 1_88__request
PIN, I, I, 1_153_L143looptop,,INV
PIN, O, O, 8T_1_88__request
END
SYM, 9T_SYM1_88__request, AND
PIN, I2, I, 1_138_L83looptop,,INV
PIN, I1, I, 1_88__request
PIN, I, I, T1_179L358_1_88__request
PIN, O, O, 9T_1_88__request
END
SYM, 12T_SYM1_88__request, AND
PIN, I1, I, 1_153_L143looptop
PIN, I, I, T1_179L358_1_88__request
PIN, O, O, 12T_1_88__request
END
SYM, FFin-1_88__request, OR
PIN, I0, I, 8T_1_88__request
PIN, I1, I, 9T_1_88__request
PIN, I2, I, 12T_1_88__request
PIN, O, O, FFin-1_88__request
END
SYM, 1_88__request, DFF
PIN, D, I, FFin-1_88__request
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 1_88__request
END
SYM, 16T_SYM1_138_L83looptop, BUF
PIN, I, I, 1_1_1Running,,INV
PIN, O, O, 16T_1_138_L83looptop
END
SYM, 17T_SYM1_138_L83looptop, BUF
PIN, I, I, 1_289_L889endloop
PIN, O, O, 17T_1_138_L83looptop
END
SYM, 18T_SYM1_138_L83looptop, BUF
PIN, I, I, 1_300_L956iftick
PIN, O, O, 18T_1_138_L83looptop
END
SYM, FFin-1_138_L83looptop, OR
PIN, I0, I, 16T_1_138_L83looptop
PIN, I1, I, 17T_1_138_L83looptop
PIN, I2, I, 18T_1_138_L83looptop
PIN, O, O, FFin-1_138_L83looptop
END
SYM, 1_138_L83looptop, DFF
PIN, D, I, FFin-1_138_L83looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 1_138_L83looptop
END
SYM, 9T_SYM1_153_L143looptop, AND
PIN, I1, I, 1_179_L332tree2
PIN, I, I, 1_153_L143looptop
PIN, O, O, 9T_1_153_L143looptop
END
SYM, 10T_SYM1_153_L143looptop, BUF
PIN, I, I, 1_138_L83looptop
PIN, O, O, 10T_1_153_L143looptop
END
SYM, FFin-1_153_L143looptop, OR
PIN, I0, I, 9T_1_153_L143looptop
PIN, I1, I, 10T_1_153_L143looptop
PIN, O, O, FFin-1_153_L143looptop
END
SYM, 1_153_L143looptop, DFF
PIN, D, I, FFin-1_153_L143looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 1_153_L143looptop
END
SYM, 0T_SYM1_153_L146endloop, AND
PIN, I1, I, T1_179L358_1_88__request
PIN, I, I, 1_153_L143looptop
PIN, O, O, 0T_1_153_L146endloop
END
SYM, FFin-1_153_L146endloop, BUF
PIN, I, I, 0T_1_153_L146endloop
PIN, O, O, FFin-1_153_L146endloop
END
SYM, 1_153_L146endloop, DFF
PIN, D, I, FFin-1_153_L146endloop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 1_153_L146endloop
END
SYM, 4T_SYMT1_179L286_1_67__sram_addr_0, AND
PIN, I1, I, 1_10__sram_sun_request,,INV
PIN, I, I, 1_67__sram_addr_0
PIN, O, O, 4T_T1_179L286_1_67__sram_addr_0
END
SYM, 5T_SYMT1_179L286_1_67__sram_addr_0, AND
PIN, I1, I, 1_5__sram_sun_address_2
PIN, I, I, 1_67__sram_addr_0
PIN, O, O, 5T_T1_179L286_1_67__sram_addr_0
END
SYM, 6T_SYMT1_179L286_1_67__sram_addr_0, AND
PIN, I1, I, 1_5__sram_sun_address_2
PIN, I, I, 1_10__sram_sun_request
PIN, O, O, 6T_T1_179L286_1_67__sram_addr_0
END
SYM, SYMT1_179L286_1_67__sram_addr_0, OR
PIN, I0, I, 4T_T1_179L286_1_67__sram_addr_0
PIN, I1, I, 5T_T1_179L286_1_67__sram_addr_0
PIN, I2, I, 6T_T1_179L286_1_67__sram_addr_0
PIN, O, O, T1_179L286_1_67__sram_addr_0
END
SYM, 4T_SYMT1_179L287_1_67__sram_addr_1, AND
PIN, I1, I, 1_10__sram_sun_request,,INV
PIN, I, I, 1_67__sram_addr_1
PIN, O, O, 4T_T1_179L287_1_67__sram_addr_1
END
SYM, 5T_SYMT1_179L287_1_67__sram_addr_1, AND
PIN, I1, I, 1_5__sram_sun_address_3
PIN, I, I, 1_67__sram_addr_1
PIN, O, O, 5T_T1_179L287_1_67__sram_addr_1
END
SYM, 6T_SYMT1_179L287_1_67__sram_addr_1, AND
PIN, I1, I, 1_5__sram_sun_address_3
PIN, I, I, 1_10__sram_sun_request
PIN, O, O, 6T_T1_179L287_1_67__sram_addr_1
END
SYM, SYMT1_179L287_1_67__sram_addr_1, OR
PIN, I0, I, 4T_T1_179L287_1_67__sram_addr_1
PIN, I1, I, 5T_T1_179L287_1_67__sram_addr_1
PIN, I2, I, 6T_T1_179L287_1_67__sram_addr_1
PIN, O, O, T1_179L287_1_67__sram_addr_1
END
SYM, 4T_SYMT1_179L288_1_67__sram_addr_2, AND
PIN, I1, I, 1_10__sram_sun_request,,INV
PIN, I, I, 1_67__sram_addr_2
PIN, O, O, 4T_T1_179L288_1_67__sram_addr_2
END
SYM, 5T_SYMT1_179L288_1_67__sram_addr_2, AND
PIN, I1, I, 1_5__sram_sun_address_4
PIN, I, I, 1_67__sram_addr_2
PIN, O, O, 5T_T1_179L288_1_67__sram_addr_2
END
SYM, 6T_SYMT1_179L288_1_67__sram_addr_2, AND
PIN, I1, I, 1_5__sram_sun_address_4
PIN, I, I, 1_10__sram_sun_request
PIN, O, O, 6T_T1_179L288_1_67__sram_addr_2
END
SYM, SYMT1_179L288_1_67__sram_addr_2, OR
PIN, I0, I, 4T_T1_179L288_1_67__sram_addr_2
PIN, I1, I, 5T_T1_179L288_1_67__sram_addr_2
PIN, I2, I, 6T_T1_179L288_1_67__sram_addr_2
PIN, O, O, T1_179L288_1_67__sram_addr_2
END
SYM, 4T_SYMT1_179L289_1_67__sram_addr_3, AND
PIN, I1, I, 1_10__sram_sun_request,,INV
PIN, I, I, 1_67__sram_addr_3
PIN, O, O, 4T_T1_179L289_1_67__sram_addr_3
END
SYM, 5T_SYMT1_179L289_1_67__sram_addr_3, AND
PIN, I1, I, 1_5__sram_sun_address_5
PIN, I, I, 1_67__sram_addr_3
PIN, O, O, 5T_T1_179L289_1_67__sram_addr_3
END
SYM, 6T_SYMT1_179L289_1_67__sram_addr_3, AND
PIN, I1, I, 1_5__sram_sun_address_5
PIN, I, I, 1_10__sram_sun_request
PIN, O, O, 6T_T1_179L289_1_67__sram_addr_3
END
SYM, SYMT1_179L289_1_67__sram_addr_3, OR
PIN, I0, I, 4T_T1_179L289_1_67__sram_addr_3
PIN, I1, I, 5T_T1_179L289_1_67__sram_addr_3
PIN, I2, I, 6T_T1_179L289_1_67__sram_addr_3
PIN, O, O, T1_179L289_1_67__sram_addr_3
END
SYM, 4T_SYMT1_179L290_1_67__sram_addr_4, AND
PIN, I1, I, 1_10__sram_sun_request,,INV
PIN, I, I, 1_67__sram_addr_4
PIN, O, O, 4T_T1_179L290_1_67__sram_addr_4
END
SYM, 5T_SYMT1_179L290_1_67__sram_addr_4, AND
PIN, I1, I, 1_5__sram_sun_address_6
PIN, I, I, 1_67__sram_addr_4
PIN, O, O, 5T_T1_179L290_1_67__sram_addr_4
END
SYM, 6T_SYMT1_179L290_1_67__sram_addr_4, AND
PIN, I1, I, 1_5__sram_sun_address_6
PIN, I, I, 1_10__sram_sun_request
PIN, O, O, 6T_T1_179L290_1_67__sram_addr_4
END
SYM, SYMT1_179L290_1_67__sram_addr_4, OR
PIN, I0, I, 4T_T1_179L290_1_67__sram_addr_4
PIN, I1, I, 5T_T1_179L290_1_67__sram_addr_4
PIN, I2, I, 6T_T1_179L290_1_67__sram_addr_4
PIN, O, O, T1_179L290_1_67__sram_addr_4
END
SYM, 4T_SYMT1_179L291_1_67__sram_addr_5, AND
PIN, I1, I, 1_10__sram_sun_request,,INV
PIN, I, I, 1_67__sram_addr_5
PIN, O, O, 4T_T1_179L291_1_67__sram_addr_5
END
SYM, 5T_SYMT1_179L291_1_67__sram_addr_5, AND
PIN, I1, I, 1_5__sram_sun_address_7
PIN, I, I, 1_67__sram_addr_5
PIN, O, O, 5T_T1_179L291_1_67__sram_addr_5
END
SYM, 6T_SYMT1_179L291_1_67__sram_addr_5, AND
PIN, I1, I, 1_5__sram_sun_address_7
PIN, I, I, 1_10__sram_sun_request
PIN, O, O, 6T_T1_179L291_1_67__sram_addr_5
END
SYM, SYMT1_179L291_1_67__sram_addr_5, OR
PIN, I0, I, 4T_T1_179L291_1_67__sram_addr_5
PIN, I1, I, 5T_T1_179L291_1_67__sram_addr_5
PIN, I2, I, 6T_T1_179L291_1_67__sram_addr_5
PIN, O, O, T1_179L291_1_67__sram_addr_5
END
SYM, 4T_SYMT1_179L292_1_67__sram_addr_6, AND
PIN, I1, I, 1_10__sram_sun_request,,INV
PIN, I, I, 1_67__sram_addr_6
PIN, O, O, 4T_T1_179L292_1_67__sram_addr_6
END
SYM, 5T_SYMT1_179L292_1_67__sram_addr_6, AND
PIN, I1, I, 1_5__sram_sun_address_8
PIN, I, I, 1_67__sram_addr_6
PIN, O, O, 5T_T1_179L292_1_67__sram_addr_6
END
SYM, 6T_SYMT1_179L292_1_67__sram_addr_6, AND
PIN, I1, I, 1_5__sram_sun_address_8
PIN, I, I, 1_10__sram_sun_request
PIN, O, O, 6T_T1_179L292_1_67__sram_addr_6
END
SYM, SYMT1_179L292_1_67__sram_addr_6, OR
PIN, I0, I, 4T_T1_179L292_1_67__sram_addr_6
PIN, I1, I, 5T_T1_179L292_1_67__sram_addr_6
PIN, I2, I, 6T_T1_179L292_1_67__sram_addr_6
PIN, O, O, T1_179L292_1_67__sram_addr_6
END
SYM, 4T_SYMT1_179L293_1_67__sram_addr_7, AND
PIN, I1, I, 1_10__sram_sun_request,,INV
PIN, I, I, 1_67__sram_addr_7
PIN, O, O, 4T_T1_179L293_1_67__sram_addr_7
END
SYM, 5T_SYMT1_179L293_1_67__sram_addr_7, AND
PIN, I1, I, 1_5__sram_sun_address_9
PIN, I, I, 1_67__sram_addr_7
PIN, O, O, 5T_T1_179L293_1_67__sram_addr_7
END
SYM, 6T_SYMT1_179L293_1_67__sram_addr_7, AND
PIN, I1, I, 1_5__sram_sun_address_9
PIN, I, I, 1_10__sram_sun_request
PIN, O, O, 6T_T1_179L293_1_67__sram_addr_7
END
SYM, SYMT1_179L293_1_67__sram_addr_7, OR
PIN, I0, I, 4T_T1_179L293_1_67__sram_addr_7
PIN, I1, I, 5T_T1_179L293_1_67__sram_addr_7
PIN, I2, I, 6T_T1_179L293_1_67__sram_addr_7
PIN, O, O, T1_179L293_1_67__sram_addr_7
END
SYM, 4T_SYMT1_179L294_1_67__sram_addr_8, AND
PIN, I1, I, 1_10__sram_sun_request,,INV
PIN, I, I, 1_67__sram_addr_8
PIN, O, O, 4T_T1_179L294_1_67__sram_addr_8
END
SYM, 5T_SYMT1_179L294_1_67__sram_addr_8, AND
PIN, I1, I, 1_5__sram_sun_address_10
PIN, I, I, 1_67__sram_addr_8
PIN, O, O, 5T_T1_179L294_1_67__sram_addr_8
END
SYM, 6T_SYMT1_179L294_1_67__sram_addr_8, AND
PIN, I1, I, 1_5__sram_sun_address_10
PIN, I, I, 1_10__sram_sun_request
PIN, O, O, 6T_T1_179L294_1_67__sram_addr_8
END
SYM, SYMT1_179L294_1_67__sram_addr_8, OR
PIN, I0, I, 4T_T1_179L294_1_67__sram_addr_8
PIN, I1, I, 5T_T1_179L294_1_67__sram_addr_8
PIN, I2, I, 6T_T1_179L294_1_67__sram_addr_8
PIN, O, O, T1_179L294_1_67__sram_addr_8
END
SYM, 4T_SYMT1_179L295_1_67__sram_addr_9, AND
PIN, I1, I, 1_10__sram_sun_request,,INV
PIN, I, I, 1_67__sram_addr_9
PIN, O, O, 4T_T1_179L295_1_67__sram_addr_9
END
SYM, 5T_SYMT1_179L295_1_67__sram_addr_9, AND
PIN, I1, I, 1_5__sram_sun_address_11
PIN, I, I, 1_67__sram_addr_9
PIN, O, O, 5T_T1_179L295_1_67__sram_addr_9
END
SYM, 6T_SYMT1_179L295_1_67__sram_addr_9, AND
PIN, I1, I, 1_5__sram_sun_address_11
PIN, I, I, 1_10__sram_sun_request
PIN, O, O, 6T_T1_179L295_1_67__sram_addr_9
END
SYM, SYMT1_179L295_1_67__sram_addr_9, OR
PIN, I0, I, 4T_T1_179L295_1_67__sram_addr_9
PIN, I1, I, 5T_T1_179L295_1_67__sram_addr_9
PIN, I2, I, 6T_T1_179L295_1_67__sram_addr_9
PIN, O, O, T1_179L295_1_67__sram_addr_9
END
SYM, 4T_SYMT1_179L296_1_67__sram_addr_10, AND
PIN, I1, I, 1_10__sram_sun_request,,INV
PIN, I, I, 1_67__sram_addr_10
PIN, O, O, 4T_T1_179L296_1_67__sram_addr_10
END
SYM, 5T_SYMT1_179L296_1_67__sram_addr_10, AND
PIN, I1, I, 1_5__sram_sun_address_12
PIN, I, I, 1_67__sram_addr_10
PIN, O, O, 5T_T1_179L296_1_67__sram_addr_10
END
SYM, 6T_SYMT1_179L296_1_67__sram_addr_10, AND
PIN, I1, I, 1_5__sram_sun_address_12
PIN, I, I, 1_10__sram_sun_request
PIN, O, O, 6T_T1_179L296_1_67__sram_addr_10
END
SYM, SYMT1_179L296_1_67__sram_addr_10, OR
PIN, I0, I, 4T_T1_179L296_1_67__sram_addr_10
PIN, I1, I, 5T_T1_179L296_1_67__sram_addr_10
PIN, I2, I, 6T_T1_179L296_1_67__sram_addr_10
PIN, O, O, T1_179L296_1_67__sram_addr_10
END
SYM, 4T_SYMT1_179L297_1_67__sram_addr_11, AND
PIN, I1, I, 1_10__sram_sun_request,,INV
PIN, I, I, 1_67__sram_addr_11
PIN, O, O, 4T_T1_179L297_1_67__sram_addr_11
END
SYM, 5T_SYMT1_179L297_1_67__sram_addr_11, AND
PIN, I1, I, 1_5__sram_sun_address_13
PIN, I, I, 1_67__sram_addr_11
PIN, O, O, 5T_T1_179L297_1_67__sram_addr_11
END
SYM, 6T_SYMT1_179L297_1_67__sram_addr_11, AND
PIN, I1, I, 1_5__sram_sun_address_13
PIN, I, I, 1_10__sram_sun_request
PIN, O, O, 6T_T1_179L297_1_67__sram_addr_11
END
SYM, SYMT1_179L297_1_67__sram_addr_11, OR
PIN, I0, I, 4T_T1_179L297_1_67__sram_addr_11
PIN, I1, I, 5T_T1_179L297_1_67__sram_addr_11
PIN, I2, I, 6T_T1_179L297_1_67__sram_addr_11
PIN, O, O, T1_179L297_1_67__sram_addr_11
END
SYM, 4T_SYMT1_179L298_1_67__sram_addr_12, AND
PIN, I1, I, 1_10__sram_sun_request,,INV
PIN, I, I, 1_67__sram_addr_12
PIN, O, O, 4T_T1_179L298_1_67__sram_addr_12
END
SYM, 5T_SYMT1_179L298_1_67__sram_addr_12, AND
PIN, I1, I, 1_5__sram_sun_address_14
PIN, I, I, 1_67__sram_addr_12
PIN, O, O, 5T_T1_179L298_1_67__sram_addr_12
END
SYM, 6T_SYMT1_179L298_1_67__sram_addr_12, AND
PIN, I1, I, 1_5__sram_sun_address_14
PIN, I, I, 1_10__sram_sun_request
PIN, O, O, 6T_T1_179L298_1_67__sram_addr_12
END
SYM, SYMT1_179L298_1_67__sram_addr_12, OR
PIN, I0, I, 4T_T1_179L298_1_67__sram_addr_12
PIN, I1, I, 5T_T1_179L298_1_67__sram_addr_12
PIN, I2, I, 6T_T1_179L298_1_67__sram_addr_12
PIN, O, O, T1_179L298_1_67__sram_addr_12
END
SYM, 4T_SYMT1_179L299_1_67__sram_addr_13, AND
PIN, I1, I, 1_10__sram_sun_request,,INV
PIN, I, I, 1_67__sram_addr_13
PIN, O, O, 4T_T1_179L299_1_67__sram_addr_13
END
SYM, 5T_SYMT1_179L299_1_67__sram_addr_13, AND
PIN, I1, I, 1_5__sram_sun_address_15
PIN, I, I, 1_67__sram_addr_13
PIN, O, O, 5T_T1_179L299_1_67__sram_addr_13
END
SYM, 6T_SYMT1_179L299_1_67__sram_addr_13, AND
PIN, I1, I, 1_5__sram_sun_address_15
PIN, I, I, 1_10__sram_sun_request
PIN, O, O, 6T_T1_179L299_1_67__sram_addr_13
END
SYM, SYMT1_179L299_1_67__sram_addr_13, OR
PIN, I0, I, 4T_T1_179L299_1_67__sram_addr_13
PIN, I1, I, 5T_T1_179L299_1_67__sram_addr_13
PIN, I2, I, 6T_T1_179L299_1_67__sram_addr_13
PIN, O, O, T1_179L299_1_67__sram_addr_13
END
SYM, 4T_SYMT1_179L300_1_67__sram_addr_14, AND
PIN, I1, I, 1_10__sram_sun_request,,INV
PIN, I, I, 1_67__sram_addr_14
PIN, O, O, 4T_T1_179L300_1_67__sram_addr_14
END
SYM, 5T_SYMT1_179L300_1_67__sram_addr_14, AND
PIN, I1, I, 1_5__sram_sun_address_16
PIN, I, I, 1_67__sram_addr_14
PIN, O, O, 5T_T1_179L300_1_67__sram_addr_14
END
SYM, 6T_SYMT1_179L300_1_67__sram_addr_14, AND
PIN, I1, I, 1_5__sram_sun_address_16
PIN, I, I, 1_10__sram_sun_request
PIN, O, O, 6T_T1_179L300_1_67__sram_addr_14
END
SYM, SYMT1_179L300_1_67__sram_addr_14, OR
PIN, I0, I, 4T_T1_179L300_1_67__sram_addr_14
PIN, I1, I, 5T_T1_179L300_1_67__sram_addr_14
PIN, I2, I, 6T_T1_179L300_1_67__sram_addr_14
PIN, O, O, T1_179L300_1_67__sram_addr_14
END
SYM, 4T_SYMT1_179L306_1_88__write, AND
PIN, I1, I, 1_10__sram_sun_request,,INV
PIN, I, I, 1_88__write
PIN, O, O, 4T_T1_179L306_1_88__write
END
SYM, 5T_SYMT1_179L306_1_88__write, AND
PIN, I1, I, 1_12__sram_sun_write
PIN, I, I, 1_88__write
PIN, O, O, 5T_T1_179L306_1_88__write
END
SYM, 6T_SYMT1_179L306_1_88__write, AND
PIN, I1, I, 1_12__sram_sun_write
PIN, I, I, 1_10__sram_sun_request
PIN, O, O, 6T_T1_179L306_1_88__write
END
SYM, SYMT1_179L306_1_88__write, OR
PIN, I0, I, 4T_T1_179L306_1_88__write
PIN, I1, I, 5T_T1_179L306_1_88__write
PIN, I2, I, 6T_T1_179L306_1_88__write
PIN, O, O, T1_179L306_1_88__write
END
SYM, 3T_SYM1_179_L332tree2, AND
PIN, I2, I, 1_88__request,,INV
PIN, I1, I, 1_10__sram_sun_request,,INV
PIN, I, I, 1_88__lcd_has_acked,,INV
PIN, O, O, 3T_1_179_L332tree2
END
SYM, 4T_SYM1_179_L332tree2, AND
PIN, I2, I, 1_88__request,,INV
PIN, I1, I, 1_10__sram_sun_request,,INV
PIN, I, I, 1_9__sram_lcd_request,,INV
PIN, O, O, 4T_1_179_L332tree2
END
SYM, SYM1_179_L332tree2, OR
PIN, I0, I, 3T_1_179_L332tree2
PIN, I1, I, 4T_1_179_L332tree2
PIN, O, O, 1_179_L332tree2
END
SYM, 15T_SYMT1_179L336_1_88__doinglcd, AND
PIN, I1, I, 1_88__lcd_has_acked
PIN, I, I, 1_9__sram_lcd_request
PIN, O, O, 15T_T1_179L336_1_88__doinglcd
END
SYM, 16T_SYMT1_179L336_1_88__doinglcd, AND
PIN, I1, I, 1_88__doinglcd
PIN, I, I, 1_10__sram_sun_request,,INV
PIN, O, O, 16T_T1_179L336_1_88__doinglcd
END
SYM, SYMT1_179L336_1_88__doinglcd, OR
PIN, I0, I, 15T_T1_179L336_1_88__doinglcd
PIN, I1, I, 16T_T1_179L336_1_88__doinglcd
PIN, O, O, T1_179L336_1_88__doinglcd
END
SYM, 17T_SYMT1_179L341_1_67__sram_addr_0, AND
PIN, I2, I, 1_88__lcd_has_acked
PIN, I1, I, 1_9__sram_lcd_request
PIN, I, I, 1_5__sram_lcd_address_2
PIN, O, O, 17T_T1_179L341_1_67__sram_addr_0
END
SYM, 18T_SYMT1_179L341_1_67__sram_addr_0, AND
PIN, I1, I, 1_88__lcd_has_acked,,INV
PIN, I, I, T1_179L286_1_67__sram_addr_0
PIN, O, O, 18T_T1_179L341_1_67__sram_addr_0
END
SYM, 19T_SYMT1_179L341_1_67__sram_addr_0, AND
PIN, I1, I, 1_9__sram_lcd_request,,INV
PIN, I, I, T1_179L286_1_67__sram_addr_0
PIN, O, O, 19T_T1_179L341_1_67__sram_addr_0
END
SYM, 20T_SYMT1_179L341_1_67__sram_addr_0, AND
PIN, I1, I, 1_5__sram_lcd_address_2
PIN, I, I, T1_179L286_1_67__sram_addr_0
PIN, O, O, 20T_T1_179L341_1_67__sram_addr_0
END
SYM, SYMT1_179L341_1_67__sram_addr_0, OR
PIN, I0, I, 17T_T1_179L341_1_67__sram_addr_0
PIN, I1, I, 18T_T1_179L341_1_67__sram_addr_0
PIN, I2, I, 19T_T1_179L341_1_67__sram_addr_0
PIN, I3, I, 20T_T1_179L341_1_67__sram_addr_0
PIN, O, O, T1_179L341_1_67__sram_addr_0
END
SYM, 17T_SYMT1_179L342_1_67__sram_addr_1, AND
PIN, I2, I, 1_88__lcd_has_acked
PIN, I1, I, 1_9__sram_lcd_request
PIN, I, I, 1_5__sram_lcd_address_3
PIN, O, O, 17T_T1_179L342_1_67__sram_addr_1
END
SYM, 18T_SYMT1_179L342_1_67__sram_addr_1, AND
PIN, I1, I, 1_88__lcd_has_acked,,INV
PIN, I, I, T1_179L287_1_67__sram_addr_1
PIN, O, O, 18T_T1_179L342_1_67__sram_addr_1
END
SYM, 19T_SYMT1_179L342_1_67__sram_addr_1, AND
PIN, I1, I, 1_9__sram_lcd_request,,INV
PIN, I, I, T1_179L287_1_67__sram_addr_1
PIN, O, O, 19T_T1_179L342_1_67__sram_addr_1
END
SYM, 20T_SYMT1_179L342_1_67__sram_addr_1, AND
PIN, I1, I, 1_5__sram_lcd_address_3
PIN, I, I, T1_179L287_1_67__sram_addr_1
PIN, O, O, 20T_T1_179L342_1_67__sram_addr_1
END
SYM, SYMT1_179L342_1_67__sram_addr_1, OR
PIN, I0, I, 17T_T1_179L342_1_67__sram_addr_1
PIN, I1, I, 18T_T1_179L342_1_67__sram_addr_1
PIN, I2, I, 19T_T1_179L342_1_67__sram_addr_1
PIN, I3, I, 20T_T1_179L342_1_67__sram_addr_1
PIN, O, O, T1_179L342_1_67__sram_addr_1
END
SYM, 17T_SYMT1_179L343_1_67__sram_addr_2, AND
PIN, I2, I, 1_88__lcd_has_acked
PIN, I1, I, 1_9__sram_lcd_request
PIN, I, I, 1_5__sram_lcd_address_4
PIN, O, O, 17T_T1_179L343_1_67__sram_addr_2
END
SYM, 18T_SYMT1_179L343_1_67__sram_addr_2, AND
PIN, I1, I, 1_88__lcd_has_acked,,INV
PIN, I, I, T1_179L288_1_67__sram_addr_2
PIN, O, O, 18T_T1_179L343_1_67__sram_addr_2
END
SYM, 19T_SYMT1_179L343_1_67__sram_addr_2, AND
PIN, I1, I, 1_9__sram_lcd_request,,INV
PIN, I, I, T1_179L288_1_67__sram_addr_2
PIN, O, O, 19T_T1_179L343_1_67__sram_addr_2
END
SYM, 20T_SYMT1_179L343_1_67__sram_addr_2, AND
PIN, I1, I, 1_5__sram_lcd_address_4
PIN, I, I, T1_179L288_1_67__sram_addr_2
PIN, O, O, 20T_T1_179L343_1_67__sram_addr_2
END
SYM, SYMT1_179L343_1_67__sram_addr_2, OR
PIN, I0, I, 17T_T1_179L343_1_67__sram_addr_2
PIN, I1, I, 18T_T1_179L343_1_67__sram_addr_2
PIN, I2, I, 19T_T1_179L343_1_67__sram_addr_2
PIN, I3, I, 20T_T1_179L343_1_67__sram_addr_2
PIN, O, O, T1_179L343_1_67__sram_addr_2
END
SYM, 17T_SYMT1_179L344_1_67__sram_addr_3, AND
PIN, I2, I, 1_88__lcd_has_acked
PIN, I1, I, 1_9__sram_lcd_request
PIN, I, I, 1_5__sram_lcd_address_5
PIN, O, O, 17T_T1_179L344_1_67__sram_addr_3
END
SYM, 18T_SYMT1_179L344_1_67__sram_addr_3, AND
PIN, I1, I, 1_88__lcd_has_acked,,INV
PIN, I, I, T1_179L289_1_67__sram_addr_3
PIN, O, O, 18T_T1_179L344_1_67__sram_addr_3
END
SYM, 19T_SYMT1_179L344_1_67__sram_addr_3, AND
PIN, I1, I, 1_9__sram_lcd_request,,INV
PIN, I, I, T1_179L289_1_67__sram_addr_3
PIN, O, O, 19T_T1_179L344_1_67__sram_addr_3
END
SYM, 20T_SYMT1_179L344_1_67__sram_addr_3, AND
PIN, I1, I, 1_5__sram_lcd_address_5
PIN, I, I, T1_179L289_1_67__sram_addr_3
PIN, O, O, 20T_T1_179L344_1_67__sram_addr_3
END
SYM, SYMT1_179L344_1_67__sram_addr_3, OR
PIN, I0, I, 17T_T1_179L344_1_67__sram_addr_3
PIN, I1, I, 18T_T1_179L344_1_67__sram_addr_3
PIN, I2, I, 19T_T1_179L344_1_67__sram_addr_3
PIN, I3, I, 20T_T1_179L344_1_67__sram_addr_3
PIN, O, O, T1_179L344_1_67__sram_addr_3
END
SYM, 17T_SYMT1_179L345_1_67__sram_addr_4, AND
PIN, I2, I, 1_88__lcd_has_acked
PIN, I1, I, 1_9__sram_lcd_request
PIN, I, I, 1_5__sram_lcd_address_6
PIN, O, O, 17T_T1_179L345_1_67__sram_addr_4
END
SYM, 18T_SYMT1_179L345_1_67__sram_addr_4, AND
PIN, I1, I, 1_88__lcd_has_acked,,INV
PIN, I, I, T1_179L290_1_67__sram_addr_4
PIN, O, O, 18T_T1_179L345_1_67__sram_addr_4
END
SYM, 19T_SYMT1_179L345_1_67__sram_addr_4, AND
PIN, I1, I, 1_9__sram_lcd_request,,INV
PIN, I, I, T1_179L290_1_67__sram_addr_4
PIN, O, O, 19T_T1_179L345_1_67__sram_addr_4
END
SYM, 20T_SYMT1_179L345_1_67__sram_addr_4, AND
PIN, I1, I, 1_5__sram_lcd_address_6
PIN, I, I, T1_179L290_1_67__sram_addr_4
PIN, O, O, 20T_T1_179L345_1_67__sram_addr_4
END
SYM, SYMT1_179L345_1_67__sram_addr_4, OR
PIN, I0, I, 17T_T1_179L345_1_67__sram_addr_4
PIN, I1, I, 18T_T1_179L345_1_67__sram_addr_4
PIN, I2, I, 19T_T1_179L345_1_67__sram_addr_4
PIN, I3, I, 20T_T1_179L345_1_67__sram_addr_4
PIN, O, O, T1_179L345_1_67__sram_addr_4
END
SYM, 17T_SYMT1_179L346_1_67__sram_addr_5, AND
PIN, I2, I, 1_88__lcd_has_acked
PIN, I1, I, 1_9__sram_lcd_request
PIN, I, I, 1_5__sram_lcd_address_7
PIN, O, O, 17T_T1_179L346_1_67__sram_addr_5
END
SYM, 18T_SYMT1_179L346_1_67__sram_addr_5, AND
PIN, I1, I, 1_88__lcd_has_acked,,INV
PIN, I, I, T1_179L291_1_67__sram_addr_5
PIN, O, O, 18T_T1_179L346_1_67__sram_addr_5
END
SYM, 19T_SYMT1_179L346_1_67__sram_addr_5, AND
PIN, I1, I, 1_9__sram_lcd_request,,INV
PIN, I, I, T1_179L291_1_67__sram_addr_5
PIN, O, O, 19T_T1_179L346_1_67__sram_addr_5
END
SYM, 20T_SYMT1_179L346_1_67__sram_addr_5, AND
PIN, I1, I, 1_5__sram_lcd_address_7
PIN, I, I, T1_179L291_1_67__sram_addr_5
PIN, O, O, 20T_T1_179L346_1_67__sram_addr_5
END
SYM, SYMT1_179L346_1_67__sram_addr_5, OR
PIN, I0, I, 17T_T1_179L346_1_67__sram_addr_5
PIN, I1, I, 18T_T1_179L346_1_67__sram_addr_5
PIN, I2, I, 19T_T1_179L346_1_67__sram_addr_5
PIN, I3, I, 20T_T1_179L346_1_67__sram_addr_5
PIN, O, O, T1_179L346_1_67__sram_addr_5
END
SYM, 17T_SYMT1_179L347_1_67__sram_addr_6, AND
PIN, I2, I, 1_88__lcd_has_acked
PIN, I1, I, 1_9__sram_lcd_request
PIN, I, I, 1_5__sram_lcd_address_8
PIN, O, O, 17T_T1_179L347_1_67__sram_addr_6
END
SYM, 18T_SYMT1_179L347_1_67__sram_addr_6, AND
PIN, I1, I, 1_88__lcd_has_acked,,INV
PIN, I, I, T1_179L292_1_67__sram_addr_6
PIN, O, O, 18T_T1_179L347_1_67__sram_addr_6
END
SYM, 19T_SYMT1_179L347_1_67__sram_addr_6, AND
PIN, I1, I, 1_9__sram_lcd_request,,INV
PIN, I, I, T1_179L292_1_67__sram_addr_6
PIN, O, O, 19T_T1_179L347_1_67__sram_addr_6
END
SYM, 20T_SYMT1_179L347_1_67__sram_addr_6, AND
PIN, I1, I, 1_5__sram_lcd_address_8
PIN, I, I, T1_179L292_1_67__sram_addr_6
PIN, O, O, 20T_T1_179L347_1_67__sram_addr_6
END
SYM, SYMT1_179L347_1_67__sram_addr_6, OR
PIN, I0, I, 17T_T1_179L347_1_67__sram_addr_6
PIN, I1, I, 18T_T1_179L347_1_67__sram_addr_6
PIN, I2, I, 19T_T1_179L347_1_67__sram_addr_6
PIN, I3, I, 20T_T1_179L347_1_67__sram_addr_6
PIN, O, O, T1_179L347_1_67__sram_addr_6
END
SYM, 17T_SYMT1_179L348_1_67__sram_addr_7, AND
PIN, I2, I, 1_88__lcd_has_acked
PIN, I1, I, 1_9__sram_lcd_request
PIN, I, I, 1_5__sram_lcd_address_9
PIN, O, O, 17T_T1_179L348_1_67__sram_addr_7
END
SYM, 18T_SYMT1_179L348_1_67__sram_addr_7, AND
PIN, I1, I, 1_88__lcd_has_acked,,INV
PIN, I, I, T1_179L293_1_67__sram_addr_7
PIN, O, O, 18T_T1_179L348_1_67__sram_addr_7
END
SYM, 19T_SYMT1_179L348_1_67__sram_addr_7, AND
PIN, I1, I, 1_9__sram_lcd_request,,INV
PIN, I, I, T1_179L293_1_67__sram_addr_7
PIN, O, O, 19T_T1_179L348_1_67__sram_addr_7
END
SYM, 20T_SYMT1_179L348_1_67__sram_addr_7, AND
PIN, I1, I, 1_5__sram_lcd_address_9
PIN, I, I, T1_179L293_1_67__sram_addr_7
PIN, O, O, 20T_T1_179L348_1_67__sram_addr_7
END
SYM, SYMT1_179L348_1_67__sram_addr_7, OR
PIN, I0, I, 17T_T1_179L348_1_67__sram_addr_7
PIN, I1, I, 18T_T1_179L348_1_67__sram_addr_7
PIN, I2, I, 19T_T1_179L348_1_67__sram_addr_7
PIN, I3, I, 20T_T1_179L348_1_67__sram_addr_7
PIN, O, O, T1_179L348_1_67__sram_addr_7
END
SYM, 17T_SYMT1_179L349_1_67__sram_addr_8, AND
PIN, I2, I, 1_88__lcd_has_acked
PIN, I1, I, 1_9__sram_lcd_request
PIN, I, I, 1_5__sram_lcd_address_10
PIN, O, O, 17T_T1_179L349_1_67__sram_addr_8
END
SYM, 18T_SYMT1_179L349_1_67__sram_addr_8, AND
PIN, I1, I, 1_88__lcd_has_acked,,INV
PIN, I, I, T1_179L294_1_67__sram_addr_8
PIN, O, O, 18T_T1_179L349_1_67__sram_addr_8
END
SYM, 19T_SYMT1_179L349_1_67__sram_addr_8, AND
PIN, I1, I, 1_9__sram_lcd_request,,INV
PIN, I, I, T1_179L294_1_67__sram_addr_8
PIN, O, O, 19T_T1_179L349_1_67__sram_addr_8
END
SYM, 20T_SYMT1_179L349_1_67__sram_addr_8, AND
PIN, I1, I, 1_5__sram_lcd_address_10
PIN, I, I, T1_179L294_1_67__sram_addr_8
PIN, O, O, 20T_T1_179L349_1_67__sram_addr_8
END
SYM, SYMT1_179L349_1_67__sram_addr_8, OR
PIN, I0, I, 17T_T1_179L349_1_67__sram_addr_8
PIN, I1, I, 18T_T1_179L349_1_67__sram_addr_8
PIN, I2, I, 19T_T1_179L349_1_67__sram_addr_8
PIN, I3, I, 20T_T1_179L349_1_67__sram_addr_8
PIN, O, O, T1_179L349_1_67__sram_addr_8
END
SYM, 17T_SYMT1_179L350_1_67__sram_addr_9, AND
PIN, I2, I, 1_88__lcd_has_acked
PIN, I1, I, 1_9__sram_lcd_request
PIN, I, I, 1_5__sram_lcd_address_11
PIN, O, O, 17T_T1_179L350_1_67__sram_addr_9
END
SYM, 18T_SYMT1_179L350_1_67__sram_addr_9, AND
PIN, I1, I, 1_88__lcd_has_acked,,INV
PIN, I, I, T1_179L295_1_67__sram_addr_9
PIN, O, O, 18T_T1_179L350_1_67__sram_addr_9
END
SYM, 19T_SYMT1_179L350_1_67__sram_addr_9, AND
PIN, I1, I, 1_9__sram_lcd_request,,INV
PIN, I, I, T1_179L295_1_67__sram_addr_9
PIN, O, O, 19T_T1_179L350_1_67__sram_addr_9
END
SYM, 20T_SYMT1_179L350_1_67__sram_addr_9, AND
PIN, I1, I, 1_5__sram_lcd_address_11
PIN, I, I, T1_179L295_1_67__sram_addr_9
PIN, O, O, 20T_T1_179L350_1_67__sram_addr_9
END
SYM, SYMT1_179L350_1_67__sram_addr_9, OR
PIN, I0, I, 17T_T1_179L350_1_67__sram_addr_9
PIN, I1, I, 18T_T1_179L350_1_67__sram_addr_9
PIN, I2, I, 19T_T1_179L350_1_67__sram_addr_9
PIN, I3, I, 20T_T1_179L350_1_67__sram_addr_9
PIN, O, O, T1_179L350_1_67__sram_addr_9
END
SYM, 17T_SYMT1_179L351_1_67__sram_addr_10, AND
PIN, I2, I, 1_88__lcd_has_acked
PIN, I1, I, 1_9__sram_lcd_request
PIN, I, I, 1_5__sram_lcd_address_12
PIN, O, O, 17T_T1_179L351_1_67__sram_addr_10
END
SYM, 18T_SYMT1_179L351_1_67__sram_addr_10, AND
PIN, I1, I, 1_88__lcd_has_acked,,INV
PIN, I, I, T1_179L296_1_67__sram_addr_10
PIN, O, O, 18T_T1_179L351_1_67__sram_addr_10
END
SYM, 19T_SYMT1_179L351_1_67__sram_addr_10, AND
PIN, I1, I, 1_9__sram_lcd_request,,INV
PIN, I, I, T1_179L296_1_67__sram_addr_10
PIN, O, O, 19T_T1_179L351_1_67__sram_addr_10
END
SYM, 20T_SYMT1_179L351_1_67__sram_addr_10, AND
PIN, I1, I, 1_5__sram_lcd_address_12
PIN, I, I, T1_179L296_1_67__sram_addr_10
PIN, O, O, 20T_T1_179L351_1_67__sram_addr_10
END
SYM, SYMT1_179L351_1_67__sram_addr_10, OR
PIN, I0, I, 17T_T1_179L351_1_67__sram_addr_10
PIN, I1, I, 18T_T1_179L351_1_67__sram_addr_10
PIN, I2, I, 19T_T1_179L351_1_67__sram_addr_10
PIN, I3, I, 20T_T1_179L351_1_67__sram_addr_10
PIN, O, O, T1_179L351_1_67__sram_addr_10
END
SYM, 17T_SYMT1_179L352_1_67__sram_addr_11, AND
PIN, I2, I, 1_88__lcd_has_acked
PIN, I1, I, 1_9__sram_lcd_request
PIN, I, I, 1_5__sram_lcd_address_13
PIN, O, O, 17T_T1_179L352_1_67__sram_addr_11
END
SYM, 18T_SYMT1_179L352_1_67__sram_addr_11, AND
PIN, I1, I, 1_88__lcd_has_acked,,INV
PIN, I, I, T1_179L297_1_67__sram_addr_11
PIN, O, O, 18T_T1_179L352_1_67__sram_addr_11
END
SYM, 19T_SYMT1_179L352_1_67__sram_addr_11, AND
PIN, I1, I, 1_9__sram_lcd_request,,INV
PIN, I, I, T1_179L297_1_67__sram_addr_11
PIN, O, O, 19T_T1_179L352_1_67__sram_addr_11
END
SYM, 20T_SYMT1_179L352_1_67__sram_addr_11, AND
PIN, I1, I, 1_5__sram_lcd_address_13
PIN, I, I, T1_179L297_1_67__sram_addr_11
PIN, O, O, 20T_T1_179L352_1_67__sram_addr_11
END
SYM, SYMT1_179L352_1_67__sram_addr_11, OR
PIN, I0, I, 17T_T1_179L352_1_67__sram_addr_11
PIN, I1, I, 18T_T1_179L352_1_67__sram_addr_11
PIN, I2, I, 19T_T1_179L352_1_67__sram_addr_11
PIN, I3, I, 20T_T1_179L352_1_67__sram_addr_11
PIN, O, O, T1_179L352_1_67__sram_addr_11
END
SYM, 17T_SYMT1_179L353_1_67__sram_addr_12, AND
PIN, I2, I, 1_88__lcd_has_acked
PIN, I1, I, 1_9__sram_lcd_request
PIN, I, I, 1_5__sram_lcd_address_14
PIN, O, O, 17T_T1_179L353_1_67__sram_addr_12
END
SYM, 18T_SYMT1_179L353_1_67__sram_addr_12, AND
PIN, I1, I, 1_88__lcd_has_acked,,INV
PIN, I, I, T1_179L298_1_67__sram_addr_12
PIN, O, O, 18T_T1_179L353_1_67__sram_addr_12
END
SYM, 19T_SYMT1_179L353_1_67__sram_addr_12, AND
PIN, I1, I, 1_9__sram_lcd_request,,INV
PIN, I, I, T1_179L298_1_67__sram_addr_12
PIN, O, O, 19T_T1_179L353_1_67__sram_addr_12
END
SYM, 20T_SYMT1_179L353_1_67__sram_addr_12, AND
PIN, I1, I, 1_5__sram_lcd_address_14
PIN, I, I, T1_179L298_1_67__sram_addr_12
PIN, O, O, 20T_T1_179L353_1_67__sram_addr_12
END
SYM, SYMT1_179L353_1_67__sram_addr_12, OR
PIN, I0, I, 17T_T1_179L353_1_67__sram_addr_12
PIN, I1, I, 18T_T1_179L353_1_67__sram_addr_12
PIN, I2, I, 19T_T1_179L353_1_67__sram_addr_12
PIN, I3, I, 20T_T1_179L353_1_67__sram_addr_12
PIN, O, O, T1_179L353_1_67__sram_addr_12
END
SYM, 17T_SYMT1_179L354_1_67__sram_addr_13, AND
PIN, I2, I, 1_88__lcd_has_acked
PIN, I1, I, 1_9__sram_lcd_request
PIN, I, I, 1_5__sram_lcd_address_15
PIN, O, O, 17T_T1_179L354_1_67__sram_addr_13
END
SYM, 18T_SYMT1_179L354_1_67__sram_addr_13, AND
PIN, I1, I, 1_88__lcd_has_acked,,INV
PIN, I, I, T1_179L299_1_67__sram_addr_13
PIN, O, O, 18T_T1_179L354_1_67__sram_addr_13
END
SYM, 19T_SYMT1_179L354_1_67__sram_addr_13, AND
PIN, I1, I, 1_9__sram_lcd_request,,INV
PIN, I, I, T1_179L299_1_67__sram_addr_13
PIN, O, O, 19T_T1_179L354_1_67__sram_addr_13
END
SYM, 20T_SYMT1_179L354_1_67__sram_addr_13, AND
PIN, I1, I, 1_5__sram_lcd_address_15
PIN, I, I, T1_179L299_1_67__sram_addr_13
PIN, O, O, 20T_T1_179L354_1_67__sram_addr_13
END
SYM, SYMT1_179L354_1_67__sram_addr_13, OR
PIN, I0, I, 17T_T1_179L354_1_67__sram_addr_13
PIN, I1, I, 18T_T1_179L354_1_67__sram_addr_13
PIN, I2, I, 19T_T1_179L354_1_67__sram_addr_13
PIN, I3, I, 20T_T1_179L354_1_67__sram_addr_13
PIN, O, O, T1_179L354_1_67__sram_addr_13
END
SYM, 17T_SYMT1_179L355_1_67__sram_addr_14, AND
PIN, I2, I, 1_88__lcd_has_acked
PIN, I1, I, 1_9__sram_lcd_request
PIN, I, I, 1_5__sram_lcd_address_16
PIN, O, O, 17T_T1_179L355_1_67__sram_addr_14
END
SYM, 18T_SYMT1_179L355_1_67__sram_addr_14, AND
PIN, I1, I, 1_88__lcd_has_acked,,INV
PIN, I, I, T1_179L300_1_67__sram_addr_14
PIN, O, O, 18T_T1_179L355_1_67__sram_addr_14
END
SYM, 19T_SYMT1_179L355_1_67__sram_addr_14, AND
PIN, I1, I, 1_9__sram_lcd_request,,INV
PIN, I, I, T1_179L300_1_67__sram_addr_14
PIN, O, O, 19T_T1_179L355_1_67__sram_addr_14
END
SYM, 20T_SYMT1_179L355_1_67__sram_addr_14, AND
PIN, I1, I, 1_5__sram_lcd_address_16
PIN, I, I, T1_179L300_1_67__sram_addr_14
PIN, O, O, 20T_T1_179L355_1_67__sram_addr_14
END
SYM, SYMT1_179L355_1_67__sram_addr_14, OR
PIN, I0, I, 17T_T1_179L355_1_67__sram_addr_14
PIN, I1, I, 18T_T1_179L355_1_67__sram_addr_14
PIN, I2, I, 19T_T1_179L355_1_67__sram_addr_14
PIN, I3, I, 20T_T1_179L355_1_67__sram_addr_14
PIN, O, O, T1_179L355_1_67__sram_addr_14
END
SYM, 35T_SYMT1_179L358_1_88__request, AND
PIN, I1, I, 1_88__lcd_has_acked
PIN, I, I, 1_9__sram_lcd_request
PIN, O, O, 35T_T1_179L358_1_88__request
END
SYM, 47T_SYMT1_179L358_1_88__request, BUF
PIN, I, I, 1_10__sram_sun_request
PIN, O, O, 47T_T1_179L358_1_88__request
END
SYM, 48T_SYMT1_179L358_1_88__request, BUF
PIN, I, I, 1_88__request
PIN, O, O, 48T_T1_179L358_1_88__request
END
SYM, SYMT1_179L358_1_88__request, OR
PIN, I0, I, 35T_T1_179L358_1_88__request
PIN, I1, I, 47T_T1_179L358_1_88__request
PIN, I2, I, 48T_T1_179L358_1_88__request
PIN, O, O, T1_179L358_1_88__request
END
SYM, 16T_SYM1_246_L585twoop_0, AND
PIN, I1, I, 1_5__sram_sun_address_1,,INV
PIN, I, I, 1_153_L146endloop
PIN, O, O, 16T_1_246_L585twoop_0
END
SYM, 17T_SYM1_246_L585twoop_0, AND
PIN, I1, I, 1_5__sram_sun_address_0,,INV
PIN, I, I, 1_153_L146endloop
PIN, O, O, 17T_1_246_L585twoop_0
END
SYM, 18T_SYM1_246_L585twoop_0, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_153_L146endloop
PIN, O, O, 18T_1_246_L585twoop_0
END
SYM, SYM1_246_L585twoop_0, OR
PIN, I0, I, 16T_1_246_L585twoop_0
PIN, I1, I, 17T_1_246_L585twoop_0
PIN, I2, I, 18T_1_246_L585twoop_0
PIN, O, O, 1_246_L585twoop_0
END
SYM, 16T_SYM1_246_L585twoop_1, AND
PIN, I1, I, 1_5__sram_sun_address_1,,INV
PIN, I, I, 1_153_L146endloop
PIN, O, O, 16T_1_246_L585twoop_1
END
SYM, 17T_SYM1_246_L585twoop_1, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_153_L146endloop
PIN, O, O, 17T_1_246_L585twoop_1
END
SYM, 18T_SYM1_246_L585twoop_1, AND
PIN, I1, I, 1_5__sram_sun_address_0
PIN, I, I, 1_153_L146endloop
PIN, O, O, 18T_1_246_L585twoop_1
END
SYM, SYM1_246_L585twoop_1, OR
PIN, I0, I, 16T_1_246_L585twoop_1
PIN, I1, I, 17T_1_246_L585twoop_1
PIN, I2, I, 18T_1_246_L585twoop_1
PIN, O, O, 1_246_L585twoop_1
END
SYM, 16T_SYM1_246_L585twoop_2, AND
PIN, I1, I, 1_5__sram_sun_address_0,,INV
PIN, I, I, 1_153_L146endloop
PIN, O, O, 16T_1_246_L585twoop_2
END
SYM, 17T_SYM1_246_L585twoop_2, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_153_L146endloop
PIN, O, O, 17T_1_246_L585twoop_2
END
SYM, 18T_SYM1_246_L585twoop_2, AND
PIN, I1, I, 1_5__sram_sun_address_1
PIN, I, I, 1_153_L146endloop
PIN, O, O, 18T_1_246_L585twoop_2
END
SYM, SYM1_246_L585twoop_2, OR
PIN, I0, I, 16T_1_246_L585twoop_2
PIN, I1, I, 17T_1_246_L585twoop_2
PIN, I2, I, 18T_1_246_L585twoop_2
PIN, O, O, 1_246_L585twoop_2
END
SYM, 16T_SYM1_246_L585twoop_3, AND
PIN, I1, I, 1_88__write,,INV
PIN, I, I, 1_153_L146endloop
PIN, O, O, 16T_1_246_L585twoop_3
END
SYM, 17T_SYM1_246_L585twoop_3, AND
PIN, I1, I, 1_5__sram_sun_address_0
PIN, I, I, 1_153_L146endloop
PIN, O, O, 17T_1_246_L585twoop_3
END
SYM, 18T_SYM1_246_L585twoop_3, AND
PIN, I1, I, 1_5__sram_sun_address_1
PIN, I, I, 1_153_L146endloop
PIN, O, O, 18T_1_246_L585twoop_3
END
SYM, SYM1_246_L585twoop_3, OR
PIN, I0, I, 16T_1_246_L585twoop_3
PIN, I1, I, 17T_1_246_L585twoop_3
PIN, I2, I, 18T_1_246_L585twoop_3
PIN, O, O, 1_246_L585twoop_3
END
SYM, FFin-1_246_L594looptop, BUF
PIN, I, I, GND
PIN, O, O, FFin-1_246_L594looptop
END
SYM, 1_246_L594looptop, DFF
PIN, D, I, FFin-1_246_L594looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 1_246_L594looptop
END
SYM, 3T_SYM1_246_L597endloop, BUF
PIN, I, I, 1_246_L594looptop
PIN, O, O, 3T_1_246_L597endloop
END
SYM, 4T_SYM1_246_L597endloop, BUF
PIN, I, I, 1_153_L146endloop
PIN, O, O, 4T_1_246_L597endloop
END
SYM, FFin-1_246_L597endloop, OR
PIN, I0, I, 3T_1_246_L597endloop
PIN, I1, I, 4T_1_246_L597endloop
PIN, O, O, FFin-1_246_L597endloop
END
SYM, 1_246_L597endloop, DFF
PIN, D, I, FFin-1_246_L597endloop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 1_246_L597endloop
END
SYM, FFin-1_256_L664looptop, BUF
PIN, I, I, GND
PIN, O, O, FFin-1_256_L664looptop
END
SYM, 1_256_L664looptop, DFF
PIN, D, I, FFin-1_256_L664looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 1_256_L664looptop
END
SYM, 3T_SYM1_256_L667endloop, BUF
PIN, I, I, 1_256_L664looptop
PIN, O, O, 3T_1_256_L667endloop
END
SYM, 4T_SYM1_256_L667endloop, BUF
PIN, I, I, 1_246_L597endloop
PIN, O, O, 4T_1_256_L667endloop
END
SYM, FFin-1_256_L667endloop, OR
PIN, I0, I, 3T_1_256_L667endloop
PIN, I1, I, 4T_1_256_L667endloop
PIN, O, O, FFin-1_256_L667endloop
END
SYM, 1_256_L667endloop, DFF
PIN, D, I, FFin-1_256_L667endloop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 1_256_L667endloop
END
SYM, 0T_SYM1_264_L736_curstate, AND
PIN, I1, I, 1_256_L667endloop
PIN, I, I, 1_88__doinglcd
PIN, O, O, 0T_1_264_L736_curstate
END
SYM, SYM1_264_L736_curstate, BUF
PIN, I, I, 0T_1_264_L736_curstate
PIN, O, O, 1_264_L736_curstate
END
SYM, 0T_SYM1_284_L846_curstate, AND
PIN, I1, I, 1_256_L667endloop
PIN, I, I, 1_88__doinglcd,,INV
PIN, O, O, 0T_1_284_L846_curstate
END
SYM, SYM1_284_L846_curstate, BUF
PIN, I, I, 0T_1_284_L846_curstate
PIN, O, O, 1_284_L846_curstate
END
SYM, 4T_SYMT1_284L852_1_8__sram_tosun_0, AND
PIN, I1, I, 1_5__sram_sun_address_1,,INV
PIN, I, I, 1_75__sram_fromram_24
PIN, O, O, 4T_T1_284L852_1_8__sram_tosun_0
END
SYM, 5T_SYMT1_284L852_1_8__sram_tosun_0, AND
PIN, I1, I, 1_75__sram_fromram_8
PIN, I, I, 1_75__sram_fromram_24
PIN, O, O, 5T_T1_284L852_1_8__sram_tosun_0
END
SYM, 6T_SYMT1_284L852_1_8__sram_tosun_0, AND
PIN, I1, I, 1_75__sram_fromram_8
PIN, I, I, 1_5__sram_sun_address_1
PIN, O, O, 6T_T1_284L852_1_8__sram_tosun_0
END
SYM, SYMT1_284L852_1_8__sram_tosun_0, OR
PIN, I0, I, 4T_T1_284L852_1_8__sram_tosun_0
PIN, I1, I, 5T_T1_284L852_1_8__sram_tosun_0
PIN, I2, I, 6T_T1_284L852_1_8__sram_tosun_0
PIN, O, O, T1_284L852_1_8__sram_tosun_0
END
SYM, 4T_SYMT1_284L853_1_8__sram_tosun_0, AND
PIN, I1, I, 1_5__sram_sun_address_1,,INV
PIN, I, I, 1_75__sram_fromram_16
PIN, O, O, 4T_T1_284L853_1_8__sram_tosun_0
END
SYM, 5T_SYMT1_284L853_1_8__sram_tosun_0, AND
PIN, I1, I, 1_75__sram_fromram_0
PIN, I, I, 1_75__sram_fromram_16
PIN, O, O, 5T_T1_284L853_1_8__sram_tosun_0
END
SYM, 6T_SYMT1_284L853_1_8__sram_tosun_0, AND
PIN, I1, I, 1_75__sram_fromram_0
PIN, I, I, 1_5__sram_sun_address_1
PIN, O, O, 6T_T1_284L853_1_8__sram_tosun_0
END
SYM, SYMT1_284L853_1_8__sram_tosun_0, OR
PIN, I0, I, 4T_T1_284L853_1_8__sram_tosun_0
PIN, I1, I, 5T_T1_284L853_1_8__sram_tosun_0
PIN, I2, I, 6T_T1_284L853_1_8__sram_tosun_0
PIN, O, O, T1_284L853_1_8__sram_tosun_0
END
SYM, 4T_SYMT1_284L854_1_8__sram_tosun_1, AND
PIN, I1, I, 1_5__sram_sun_address_1,,INV
PIN, I, I, 1_75__sram_fromram_25
PIN, O, O, 4T_T1_284L854_1_8__sram_tosun_1
END
SYM, 5T_SYMT1_284L854_1_8__sram_tosun_1, AND
PIN, I1, I, 1_75__sram_fromram_9
PIN, I, I, 1_75__sram_fromram_25
PIN, O, O, 5T_T1_284L854_1_8__sram_tosun_1
END
SYM, 6T_SYMT1_284L854_1_8__sram_tosun_1, AND
PIN, I1, I, 1_75__sram_fromram_9
PIN, I, I, 1_5__sram_sun_address_1
PIN, O, O, 6T_T1_284L854_1_8__sram_tosun_1
END
SYM, SYMT1_284L854_1_8__sram_tosun_1, OR
PIN, I0, I, 4T_T1_284L854_1_8__sram_tosun_1
PIN, I1, I, 5T_T1_284L854_1_8__sram_tosun_1
PIN, I2, I, 6T_T1_284L854_1_8__sram_tosun_1
PIN, O, O, T1_284L854_1_8__sram_tosun_1
END
SYM, 4T_SYMT1_284L855_1_8__sram_tosun_1, AND
PIN, I1, I, 1_5__sram_sun_address_1,,INV
PIN, I, I, 1_75__sram_fromram_17
PIN, O, O, 4T_T1_284L855_1_8__sram_tosun_1
END
SYM, 5T_SYMT1_284L855_1_8__sram_tosun_1, AND
PIN, I1, I, 1_75__sram_fromram_1
PIN, I, I, 1_75__sram_fromram_17
PIN, O, O, 5T_T1_284L855_1_8__sram_tosun_1
END
SYM, 6T_SYMT1_284L855_1_8__sram_tosun_1, AND
PIN, I1, I, 1_75__sram_fromram_1
PIN, I, I, 1_5__sram_sun_address_1
PIN, O, O, 6T_T1_284L855_1_8__sram_tosun_1
END
SYM, SYMT1_284L855_1_8__sram_tosun_1, OR
PIN, I0, I, 4T_T1_284L855_1_8__sram_tosun_1
PIN, I1, I, 5T_T1_284L855_1_8__sram_tosun_1
PIN, I2, I, 6T_T1_284L855_1_8__sram_tosun_1
PIN, O, O, T1_284L855_1_8__sram_tosun_1
END
SYM, 4T_SYMT1_284L856_1_8__sram_tosun_2, AND
PIN, I1, I, 1_5__sram_sun_address_1,,INV
PIN, I, I, 1_75__sram_fromram_26
PIN, O, O, 4T_T1_284L856_1_8__sram_tosun_2
END
SYM, 5T_SYMT1_284L856_1_8__sram_tosun_2, AND
PIN, I1, I, 1_75__sram_fromram_10
PIN, I, I, 1_75__sram_fromram_26
PIN, O, O, 5T_T1_284L856_1_8__sram_tosun_2
END
SYM, 6T_SYMT1_284L856_1_8__sram_tosun_2, AND
PIN, I1, I, 1_75__sram_fromram_10
PIN, I, I, 1_5__sram_sun_address_1
PIN, O, O, 6T_T1_284L856_1_8__sram_tosun_2
END
SYM, SYMT1_284L856_1_8__sram_tosun_2, OR
PIN, I0, I, 4T_T1_284L856_1_8__sram_tosun_2
PIN, I1, I, 5T_T1_284L856_1_8__sram_tosun_2
PIN, I2, I, 6T_T1_284L856_1_8__sram_tosun_2
PIN, O, O, T1_284L856_1_8__sram_tosun_2
END
SYM, 4T_SYMT1_284L857_1_8__sram_tosun_2, AND
PIN, I1, I, 1_5__sram_sun_address_1,,INV
PIN, I, I, 1_75__sram_fromram_18
PIN, O, O, 4T_T1_284L857_1_8__sram_tosun_2
END
SYM, 5T_SYMT1_284L857_1_8__sram_tosun_2, AND
PIN, I1, I, 1_75__sram_fromram_2
PIN, I, I, 1_75__sram_fromram_18
PIN, O, O, 5T_T1_284L857_1_8__sram_tosun_2
END
SYM, 6T_SYMT1_284L857_1_8__sram_tosun_2, AND
PIN, I1, I, 1_75__sram_fromram_2
PIN, I, I, 1_5__sram_sun_address_1
PIN, O, O, 6T_T1_284L857_1_8__sram_tosun_2
END
SYM, SYMT1_284L857_1_8__sram_tosun_2, OR
PIN, I0, I, 4T_T1_284L857_1_8__sram_tosun_2
PIN, I1, I, 5T_T1_284L857_1_8__sram_tosun_2
PIN, I2, I, 6T_T1_284L857_1_8__sram_tosun_2
PIN, O, O, T1_284L857_1_8__sram_tosun_2
END
SYM, 4T_SYMT1_284L858_1_8__sram_tosun_3, AND
PIN, I1, I, 1_5__sram_sun_address_1,,INV
PIN, I, I, 1_75__sram_fromram_27
PIN, O, O, 4T_T1_284L858_1_8__sram_tosun_3
END
SYM, 5T_SYMT1_284L858_1_8__sram_tosun_3, AND
PIN, I1, I, 1_75__sram_fromram_11
PIN, I, I, 1_75__sram_fromram_27
PIN, O, O, 5T_T1_284L858_1_8__sram_tosun_3
END
SYM, 6T_SYMT1_284L858_1_8__sram_tosun_3, AND
PIN, I1, I, 1_75__sram_fromram_11
PIN, I, I, 1_5__sram_sun_address_1
PIN, O, O, 6T_T1_284L858_1_8__sram_tosun_3
END
SYM, SYMT1_284L858_1_8__sram_tosun_3, OR
PIN, I0, I, 4T_T1_284L858_1_8__sram_tosun_3
PIN, I1, I, 5T_T1_284L858_1_8__sram_tosun_3
PIN, I2, I, 6T_T1_284L858_1_8__sram_tosun_3
PIN, O, O, T1_284L858_1_8__sram_tosun_3
END
SYM, 4T_SYMT1_284L859_1_8__sram_tosun_3, AND
PIN, I1, I, 1_5__sram_sun_address_1,,INV
PIN, I, I, 1_75__sram_fromram_19
PIN, O, O, 4T_T1_284L859_1_8__sram_tosun_3
END
SYM, 5T_SYMT1_284L859_1_8__sram_tosun_3, AND
PIN, I1, I, 1_75__sram_fromram_3
PIN, I, I, 1_75__sram_fromram_19
PIN, O, O, 5T_T1_284L859_1_8__sram_tosun_3
END
SYM, 6T_SYMT1_284L859_1_8__sram_tosun_3, AND
PIN, I1, I, 1_75__sram_fromram_3
PIN, I, I, 1_5__sram_sun_address_1
PIN, O, O, 6T_T1_284L859_1_8__sram_tosun_3
END
SYM, SYMT1_284L859_1_8__sram_tosun_3, OR
PIN, I0, I, 4T_T1_284L859_1_8__sram_tosun_3
PIN, I1, I, 5T_T1_284L859_1_8__sram_tosun_3
PIN, I2, I, 6T_T1_284L859_1_8__sram_tosun_3
PIN, O, O, T1_284L859_1_8__sram_tosun_3
END
SYM, 4T_SYMT1_284L860_1_8__sram_tosun_4, AND
PIN, I1, I, 1_5__sram_sun_address_1,,INV
PIN, I, I, 1_75__sram_fromram_28
PIN, O, O, 4T_T1_284L860_1_8__sram_tosun_4
END
SYM, 5T_SYMT1_284L860_1_8__sram_tosun_4, AND
PIN, I1, I, 1_75__sram_fromram_12
PIN, I, I, 1_75__sram_fromram_28
PIN, O, O, 5T_T1_284L860_1_8__sram_tosun_4
END
SYM, 6T_SYMT1_284L860_1_8__sram_tosun_4, AND
PIN, I1, I, 1_75__sram_fromram_12
PIN, I, I, 1_5__sram_sun_address_1
PIN, O, O, 6T_T1_284L860_1_8__sram_tosun_4
END
SYM, SYMT1_284L860_1_8__sram_tosun_4, OR
PIN, I0, I, 4T_T1_284L860_1_8__sram_tosun_4
PIN, I1, I, 5T_T1_284L860_1_8__sram_tosun_4
PIN, I2, I, 6T_T1_284L860_1_8__sram_tosun_4
PIN, O, O, T1_284L860_1_8__sram_tosun_4
END
SYM, 4T_SYMT1_284L861_1_8__sram_tosun_4, AND
PIN, I1, I, 1_5__sram_sun_address_1,,INV
PIN, I, I, 1_75__sram_fromram_20
PIN, O, O, 4T_T1_284L861_1_8__sram_tosun_4
END
SYM, 5T_SYMT1_284L861_1_8__sram_tosun_4, AND
PIN, I1, I, 1_75__sram_fromram_4
PIN, I, I, 1_75__sram_fromram_20
PIN, O, O, 5T_T1_284L861_1_8__sram_tosun_4
END
SYM, 6T_SYMT1_284L861_1_8__sram_tosun_4, AND
PIN, I1, I, 1_75__sram_fromram_4
PIN, I, I, 1_5__sram_sun_address_1
PIN, O, O, 6T_T1_284L861_1_8__sram_tosun_4
END
SYM, SYMT1_284L861_1_8__sram_tosun_4, OR
PIN, I0, I, 4T_T1_284L861_1_8__sram_tosun_4
PIN, I1, I, 5T_T1_284L861_1_8__sram_tosun_4
PIN, I2, I, 6T_T1_284L861_1_8__sram_tosun_4
PIN, O, O, T1_284L861_1_8__sram_tosun_4
END
SYM, 4T_SYMT1_284L862_1_8__sram_tosun_5, AND
PIN, I1, I, 1_5__sram_sun_address_1,,INV
PIN, I, I, 1_75__sram_fromram_29
PIN, O, O, 4T_T1_284L862_1_8__sram_tosun_5
END
SYM, 5T_SYMT1_284L862_1_8__sram_tosun_5, AND
PIN, I1, I, 1_75__sram_fromram_13
PIN, I, I, 1_75__sram_fromram_29
PIN, O, O, 5T_T1_284L862_1_8__sram_tosun_5
END
SYM, 6T_SYMT1_284L862_1_8__sram_tosun_5, AND
PIN, I1, I, 1_75__sram_fromram_13
PIN, I, I, 1_5__sram_sun_address_1
PIN, O, O, 6T_T1_284L862_1_8__sram_tosun_5
END
SYM, SYMT1_284L862_1_8__sram_tosun_5, OR
PIN, I0, I, 4T_T1_284L862_1_8__sram_tosun_5
PIN, I1, I, 5T_T1_284L862_1_8__sram_tosun_5
PIN, I2, I, 6T_T1_284L862_1_8__sram_tosun_5
PIN, O, O, T1_284L862_1_8__sram_tosun_5
END
SYM, 4T_SYMT1_284L863_1_8__sram_tosun_5, AND
PIN, I1, I, 1_5__sram_sun_address_1,,INV
PIN, I, I, 1_75__sram_fromram_21
PIN, O, O, 4T_T1_284L863_1_8__sram_tosun_5
END
SYM, 5T_SYMT1_284L863_1_8__sram_tosun_5, AND
PIN, I1, I, 1_75__sram_fromram_5
PIN, I, I, 1_75__sram_fromram_21
PIN, O, O, 5T_T1_284L863_1_8__sram_tosun_5
END
SYM, 6T_SYMT1_284L863_1_8__sram_tosun_5, AND
PIN, I1, I, 1_75__sram_fromram_5
PIN, I, I, 1_5__sram_sun_address_1
PIN, O, O, 6T_T1_284L863_1_8__sram_tosun_5
END
SYM, SYMT1_284L863_1_8__sram_tosun_5, OR
PIN, I0, I, 4T_T1_284L863_1_8__sram_tosun_5
PIN, I1, I, 5T_T1_284L863_1_8__sram_tosun_5
PIN, I2, I, 6T_T1_284L863_1_8__sram_tosun_5
PIN, O, O, T1_284L863_1_8__sram_tosun_5
END
SYM, 4T_SYMT1_284L864_1_8__sram_tosun_6, AND
PIN, I1, I, 1_5__sram_sun_address_1,,INV
PIN, I, I, 1_75__sram_fromram_30
PIN, O, O, 4T_T1_284L864_1_8__sram_tosun_6
END
SYM, 5T_SYMT1_284L864_1_8__sram_tosun_6, AND
PIN, I1, I, 1_75__sram_fromram_14
PIN, I, I, 1_75__sram_fromram_30
PIN, O, O, 5T_T1_284L864_1_8__sram_tosun_6
END
SYM, 6T_SYMT1_284L864_1_8__sram_tosun_6, AND
PIN, I1, I, 1_75__sram_fromram_14
PIN, I, I, 1_5__sram_sun_address_1
PIN, O, O, 6T_T1_284L864_1_8__sram_tosun_6
END
SYM, SYMT1_284L864_1_8__sram_tosun_6, OR
PIN, I0, I, 4T_T1_284L864_1_8__sram_tosun_6
PIN, I1, I, 5T_T1_284L864_1_8__sram_tosun_6
PIN, I2, I, 6T_T1_284L864_1_8__sram_tosun_6
PIN, O, O, T1_284L864_1_8__sram_tosun_6
END
SYM, 4T_SYMT1_284L865_1_8__sram_tosun_6, AND
PIN, I1, I, 1_5__sram_sun_address_1,,INV
PIN, I, I, 1_75__sram_fromram_22
PIN, O, O, 4T_T1_284L865_1_8__sram_tosun_6
END
SYM, 5T_SYMT1_284L865_1_8__sram_tosun_6, AND
PIN, I1, I, 1_75__sram_fromram_6
PIN, I, I, 1_75__sram_fromram_22
PIN, O, O, 5T_T1_284L865_1_8__sram_tosun_6
END
SYM, 6T_SYMT1_284L865_1_8__sram_tosun_6, AND
PIN, I1, I, 1_75__sram_fromram_6
PIN, I, I, 1_5__sram_sun_address_1
PIN, O, O, 6T_T1_284L865_1_8__sram_tosun_6
END
SYM, SYMT1_284L865_1_8__sram_tosun_6, OR
PIN, I0, I, 4T_T1_284L865_1_8__sram_tosun_6
PIN, I1, I, 5T_T1_284L865_1_8__sram_tosun_6
PIN, I2, I, 6T_T1_284L865_1_8__sram_tosun_6
PIN, O, O, T1_284L865_1_8__sram_tosun_6
END
SYM, 4T_SYMT1_284L866_1_8__sram_tosun_7, AND
PIN, I1, I, 1_5__sram_sun_address_1,,INV
PIN, I, I, 1_75__sram_fromram_31
PIN, O, O, 4T_T1_284L866_1_8__sram_tosun_7
END
SYM, 5T_SYMT1_284L866_1_8__sram_tosun_7, AND
PIN, I1, I, 1_75__sram_fromram_15
PIN, I, I, 1_75__sram_fromram_31
PIN, O, O, 5T_T1_284L866_1_8__sram_tosun_7
END
SYM, 6T_SYMT1_284L866_1_8__sram_tosun_7, AND
PIN, I1, I, 1_75__sram_fromram_15
PIN, I, I, 1_5__sram_sun_address_1
PIN, O, O, 6T_T1_284L866_1_8__sram_tosun_7
END
SYM, SYMT1_284L866_1_8__sram_tosun_7, OR
PIN, I0, I, 4T_T1_284L866_1_8__sram_tosun_7
PIN, I1, I, 5T_T1_284L866_1_8__sram_tosun_7
PIN, I2, I, 6T_T1_284L866_1_8__sram_tosun_7
PIN, O, O, T1_284L866_1_8__sram_tosun_7
END
SYM, 4T_SYMT1_284L867_1_8__sram_tosun_7, AND
PIN, I1, I, 1_5__sram_sun_address_1,,INV
PIN, I, I, 1_75__sram_fromram_23
PIN, O, O, 4T_T1_284L867_1_8__sram_tosun_7
END
SYM, 5T_SYMT1_284L867_1_8__sram_tosun_7, AND
PIN, I1, I, 1_75__sram_fromram_7
PIN, I, I, 1_75__sram_fromram_23
PIN, O, O, 5T_T1_284L867_1_8__sram_tosun_7
END
SYM, 6T_SYMT1_284L867_1_8__sram_tosun_7, AND
PIN, I1, I, 1_75__sram_fromram_7
PIN, I, I, 1_5__sram_sun_address_1
PIN, O, O, 6T_T1_284L867_1_8__sram_tosun_7
END
SYM, SYMT1_284L867_1_8__sram_tosun_7, OR
PIN, I0, I, 4T_T1_284L867_1_8__sram_tosun_7
PIN, I1, I, 5T_T1_284L867_1_8__sram_tosun_7
PIN, I2, I, 6T_T1_284L867_1_8__sram_tosun_7
PIN, O, O, T1_284L867_1_8__sram_tosun_7
END
SYM, 4T_SYMT1_289L874_1_8__sram_tosun_0, AND
PIN, I1, I, 1_5__sram_sun_address_0,,INV
PIN, I, I, T1_284L852_1_8__sram_tosun_0
PIN, O, O, 4T_T1_289L874_1_8__sram_tosun_0
END
SYM, 5T_SYMT1_289L874_1_8__sram_tosun_0, AND
PIN, I1, I, T1_284L853_1_8__sram_tosun_0
PIN, I, I, T1_284L852_1_8__sram_tosun_0
PIN, O, O, 5T_T1_289L874_1_8__sram_tosun_0
END
SYM, 6T_SYMT1_289L874_1_8__sram_tosun_0, AND
PIN, I1, I, T1_284L853_1_8__sram_tosun_0
PIN, I, I, 1_5__sram_sun_address_0
PIN, O, O, 6T_T1_289L874_1_8__sram_tosun_0
END
SYM, SYMT1_289L874_1_8__sram_tosun_0, OR
PIN, I0, I, 4T_T1_289L874_1_8__sram_tosun_0
PIN, I1, I, 5T_T1_289L874_1_8__sram_tosun_0
PIN, I2, I, 6T_T1_289L874_1_8__sram_tosun_0
PIN, O, O, T1_289L874_1_8__sram_tosun_0
END
SYM, 4T_SYMT1_289L875_1_8__sram_tosun_1, AND
PIN, I1, I, 1_5__sram_sun_address_0,,INV
PIN, I, I, T1_284L854_1_8__sram_tosun_1
PIN, O, O, 4T_T1_289L875_1_8__sram_tosun_1
END
SYM, 5T_SYMT1_289L875_1_8__sram_tosun_1, AND
PIN, I1, I, T1_284L855_1_8__sram_tosun_1
PIN, I, I, T1_284L854_1_8__sram_tosun_1
PIN, O, O, 5T_T1_289L875_1_8__sram_tosun_1
END
SYM, 6T_SYMT1_289L875_1_8__sram_tosun_1, AND
PIN, I1, I, T1_284L855_1_8__sram_tosun_1
PIN, I, I, 1_5__sram_sun_address_0
PIN, O, O, 6T_T1_289L875_1_8__sram_tosun_1
END
SYM, SYMT1_289L875_1_8__sram_tosun_1, OR
PIN, I0, I, 4T_T1_289L875_1_8__sram_tosun_1
PIN, I1, I, 5T_T1_289L875_1_8__sram_tosun_1
PIN, I2, I, 6T_T1_289L875_1_8__sram_tosun_1
PIN, O, O, T1_289L875_1_8__sram_tosun_1
END
SYM, 4T_SYMT1_289L876_1_8__sram_tosun_2, AND
PIN, I1, I, 1_5__sram_sun_address_0,,INV
PIN, I, I, T1_284L856_1_8__sram_tosun_2
PIN, O, O, 4T_T1_289L876_1_8__sram_tosun_2
END
SYM, 5T_SYMT1_289L876_1_8__sram_tosun_2, AND
PIN, I1, I, T1_284L857_1_8__sram_tosun_2
PIN, I, I, T1_284L856_1_8__sram_tosun_2
PIN, O, O, 5T_T1_289L876_1_8__sram_tosun_2
END
SYM, 6T_SYMT1_289L876_1_8__sram_tosun_2, AND
PIN, I1, I, T1_284L857_1_8__sram_tosun_2
PIN, I, I, 1_5__sram_sun_address_0
PIN, O, O, 6T_T1_289L876_1_8__sram_tosun_2
END
SYM, SYMT1_289L876_1_8__sram_tosun_2, OR
PIN, I0, I, 4T_T1_289L876_1_8__sram_tosun_2
PIN, I1, I, 5T_T1_289L876_1_8__sram_tosun_2
PIN, I2, I, 6T_T1_289L876_1_8__sram_tosun_2
PIN, O, O, T1_289L876_1_8__sram_tosun_2
END
SYM, 4T_SYMT1_289L877_1_8__sram_tosun_3, AND
PIN, I1, I, 1_5__sram_sun_address_0,,INV
PIN, I, I, T1_284L858_1_8__sram_tosun_3
PIN, O, O, 4T_T1_289L877_1_8__sram_tosun_3
END
SYM, 5T_SYMT1_289L877_1_8__sram_tosun_3, AND
PIN, I1, I, T1_284L859_1_8__sram_tosun_3
PIN, I, I, T1_284L858_1_8__sram_tosun_3
PIN, O, O, 5T_T1_289L877_1_8__sram_tosun_3
END
SYM, 6T_SYMT1_289L877_1_8__sram_tosun_3, AND
PIN, I1, I, T1_284L859_1_8__sram_tosun_3
PIN, I, I, 1_5__sram_sun_address_0
PIN, O, O, 6T_T1_289L877_1_8__sram_tosun_3
END
SYM, SYMT1_289L877_1_8__sram_tosun_3, OR
PIN, I0, I, 4T_T1_289L877_1_8__sram_tosun_3
PIN, I1, I, 5T_T1_289L877_1_8__sram_tosun_3
PIN, I2, I, 6T_T1_289L877_1_8__sram_tosun_3
PIN, O, O, T1_289L877_1_8__sram_tosun_3
END
SYM, 4T_SYMT1_289L878_1_8__sram_tosun_4, AND
PIN, I1, I, 1_5__sram_sun_address_0,,INV
PIN, I, I, T1_284L860_1_8__sram_tosun_4
PIN, O, O, 4T_T1_289L878_1_8__sram_tosun_4
END
SYM, 5T_SYMT1_289L878_1_8__sram_tosun_4, AND
PIN, I1, I, T1_284L861_1_8__sram_tosun_4
PIN, I, I, T1_284L860_1_8__sram_tosun_4
PIN, O, O, 5T_T1_289L878_1_8__sram_tosun_4
END
SYM, 6T_SYMT1_289L878_1_8__sram_tosun_4, AND
PIN, I1, I, T1_284L861_1_8__sram_tosun_4
PIN, I, I, 1_5__sram_sun_address_0
PIN, O, O, 6T_T1_289L878_1_8__sram_tosun_4
END
SYM, SYMT1_289L878_1_8__sram_tosun_4, OR
PIN, I0, I, 4T_T1_289L878_1_8__sram_tosun_4
PIN, I1, I, 5T_T1_289L878_1_8__sram_tosun_4
PIN, I2, I, 6T_T1_289L878_1_8__sram_tosun_4
PIN, O, O, T1_289L878_1_8__sram_tosun_4
END
SYM, 4T_SYMT1_289L879_1_8__sram_tosun_5, AND
PIN, I1, I, 1_5__sram_sun_address_0,,INV
PIN, I, I, T1_284L862_1_8__sram_tosun_5
PIN, O, O, 4T_T1_289L879_1_8__sram_tosun_5
END
SYM, 5T_SYMT1_289L879_1_8__sram_tosun_5, AND
PIN, I1, I, T1_284L863_1_8__sram_tosun_5
PIN, I, I, T1_284L862_1_8__sram_tosun_5
PIN, O, O, 5T_T1_289L879_1_8__sram_tosun_5
END
SYM, 6T_SYMT1_289L879_1_8__sram_tosun_5, AND
PIN, I1, I, T1_284L863_1_8__sram_tosun_5
PIN, I, I, 1_5__sram_sun_address_0
PIN, O, O, 6T_T1_289L879_1_8__sram_tosun_5
END
SYM, SYMT1_289L879_1_8__sram_tosun_5, OR
PIN, I0, I, 4T_T1_289L879_1_8__sram_tosun_5
PIN, I1, I, 5T_T1_289L879_1_8__sram_tosun_5
PIN, I2, I, 6T_T1_289L879_1_8__sram_tosun_5
PIN, O, O, T1_289L879_1_8__sram_tosun_5
END
SYM, 4T_SYMT1_289L880_1_8__sram_tosun_6, AND
PIN, I1, I, 1_5__sram_sun_address_0,,INV
PIN, I, I, T1_284L864_1_8__sram_tosun_6
PIN, O, O, 4T_T1_289L880_1_8__sram_tosun_6
END
SYM, 5T_SYMT1_289L880_1_8__sram_tosun_6, AND
PIN, I1, I, T1_284L865_1_8__sram_tosun_6
PIN, I, I, T1_284L864_1_8__sram_tosun_6
PIN, O, O, 5T_T1_289L880_1_8__sram_tosun_6
END
SYM, 6T_SYMT1_289L880_1_8__sram_tosun_6, AND
PIN, I1, I, T1_284L865_1_8__sram_tosun_6
PIN, I, I, 1_5__sram_sun_address_0
PIN, O, O, 6T_T1_289L880_1_8__sram_tosun_6
END
SYM, SYMT1_289L880_1_8__sram_tosun_6, OR
PIN, I0, I, 4T_T1_289L880_1_8__sram_tosun_6
PIN, I1, I, 5T_T1_289L880_1_8__sram_tosun_6
PIN, I2, I, 6T_T1_289L880_1_8__sram_tosun_6
PIN, O, O, T1_289L880_1_8__sram_tosun_6
END
SYM, 4T_SYMT1_289L881_1_8__sram_tosun_7, AND
PIN, I1, I, 1_5__sram_sun_address_0,,INV
PIN, I, I, T1_284L866_1_8__sram_tosun_7
PIN, O, O, 4T_T1_289L881_1_8__sram_tosun_7
END
SYM, 5T_SYMT1_289L881_1_8__sram_tosun_7, AND
PIN, I1, I, T1_284L867_1_8__sram_tosun_7
PIN, I, I, T1_284L866_1_8__sram_tosun_7
PIN, O, O, 5T_T1_289L881_1_8__sram_tosun_7
END
SYM, 6T_SYMT1_289L881_1_8__sram_tosun_7, AND
PIN, I1, I, T1_284L867_1_8__sram_tosun_7
PIN, I, I, 1_5__sram_sun_address_0
PIN, O, O, 6T_T1_289L881_1_8__sram_tosun_7
END
SYM, SYMT1_289L881_1_8__sram_tosun_7, OR
PIN, I0, I, 4T_T1_289L881_1_8__sram_tosun_7
PIN, I1, I, 5T_T1_289L881_1_8__sram_tosun_7
PIN, I2, I, 6T_T1_289L881_1_8__sram_tosun_7
PIN, O, O, T1_289L881_1_8__sram_tosun_7
END
SYM, FFin-1_289_L886looptop, BUF
PIN, I, I, GND
PIN, O, O, FFin-1_289_L886looptop
END
SYM, 1_289_L886looptop, DFF
PIN, D, I, FFin-1_289_L886looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 1_289_L886looptop
END
SYM, 8T_SYM1_289_L889endloop, AND
PIN, I1, I, 1_256_L667endloop
PIN, I, I, 1_88__doinglcd,,INV
PIN, O, O, 8T_1_289_L889endloop
END
SYM, 10T_SYM1_289_L889endloop, BUF
PIN, I, I, 1_289_L886looptop
PIN, O, O, 10T_1_289_L889endloop
END
SYM, FFin-1_289_L889endloop, OR
PIN, I0, I, 8T_1_289_L889endloop
PIN, I1, I, 10T_1_289_L889endloop
PIN, O, O, FFin-1_289_L889endloop
END
SYM, 1_289_L889endloop, DFF
PIN, D, I, FFin-1_289_L889endloop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 1_289_L889endloop
END
SYM, 0T_SYM1_300_L956iftick, AND
PIN, I1, I, 1_256_L667endloop
PIN, I, I, 1_88__doinglcd
PIN, O, O, 0T_1_300_L956iftick
END
SYM, FFin-1_300_L956iftick, BUF
PIN, I, I, 0T_1_300_L956iftick
PIN, O, O, FFin-1_300_L956iftick
END
SYM, 1_300_L956iftick, DFF
PIN, D, I, FFin-1_300_L956iftick
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 1_300_L956iftick
END
SYM, 16T_SYM1_303_L1093word_1, BUF
PIN, I, I, 1_256_L667endloop
PIN, O, O, 16T_1_303_L1093word_1
END
SYM, 17T_SYM1_303_L1093word_1, BUF
PIN, I, I, 1_289_L889endloop
PIN, O, O, 17T_1_303_L1093word_1
END
SYM, 18T_SYM1_303_L1093word_1, BUF
PIN, I, I, 1_300_L956iftick
PIN, O, O, 18T_1_303_L1093word_1
END
SYM, SYM1_303_L1093word_1, OR
PIN, I0, I, 16T_1_303_L1093word_1
PIN, I1, I, 17T_1_303_L1093word_1
PIN, I2, I, 18T_1_303_L1093word_1
PIN, O, O, 1_303_L1093word_1
END
SYM, 61T_SYM1_303_L1097tree2_0, BUF
PIN, I, I, 1_246_L597endloop
PIN, O, O, 61T_1_303_L1097tree2_0
END
SYM, 62T_SYM1_303_L1097tree2_0, BUF
PIN, I, I, 1_153_L146endloop
PIN, O, O, 62T_1_303_L1097tree2_0
END
SYM, 63T_SYM1_303_L1097tree2_0, BUF
PIN, I, I, 1_153_L143looptop
PIN, O, O, 63T_1_303_L1097tree2_0
END
SYM, 64T_SYM1_303_L1097tree2_0, BUF
PIN, I, I, 1_138_L83looptop
PIN, O, O, 64T_1_303_L1097tree2_0
END
SYM, SYM1_303_L1097tree2_0, OR
PIN, I0, I, 61T_1_303_L1097tree2_0
PIN, I1, I, 62T_1_303_L1097tree2_0
PIN, I2, I, 63T_1_303_L1097tree2_0
PIN, I3, I, 64T_1_303_L1097tree2_0
PIN, O, O, 1_303_L1097tree2_0
END
SYM, 21T_SYM1_303_L1104word_1, AND
PIN, I1, I, 1_9__sram_lcd_request,,INV
PIN, I, I, 1_153_L146endloop
PIN, O, O, 21T_1_303_L1104word_1
END
SYM, 22T_SYM1_303_L1104word_1, AND
PIN, I1, I, 1_9__sram_lcd_request,,INV
PIN, I, I, 1_153_L143looptop
PIN, O, O, 22T_1_303_L1104word_1
END
SYM, 23T_SYM1_303_L1104word_1, AND
PIN, I1, I, 1_88__lcd_has_acked
PIN, I, I, 1_153_L146endloop
PIN, O, O, 23T_1_303_L1104word_1
END
SYM, 24T_SYM1_303_L1104word_1, AND
PIN, I1, I, 1_88__lcd_has_acked
PIN, I, I, 1_153_L143looptop
PIN, O, O, 24T_1_303_L1104word_1
END
SYM, SYM1_303_L1104word_1, OR
PIN, I0, I, 21T_1_303_L1104word_1
PIN, I1, I, 22T_1_303_L1104word_1
PIN, I2, I, 23T_1_303_L1104word_1
PIN, I3, I, 24T_1_303_L1104word_1
PIN, O, O, 1_303_L1104word_1
END
SYM, 3T_SYM1_303_L1104word_2, AND
PIN, I1, I, 1_9__sram_lcd_request,,INV
PIN, I, I, 1_246_L597endloop
PIN, O, O, 3T_1_303_L1104word_2
END
SYM, 4T_SYM1_303_L1104word_2, AND
PIN, I1, I, 1_88__lcd_has_acked
PIN, I, I, 1_246_L597endloop
PIN, O, O, 4T_1_303_L1104word_2
END
SYM, SYM1_303_L1104word_2, OR
PIN, I0, I, 3T_1_303_L1104word_2
PIN, I1, I, 4T_1_303_L1104word_2
PIN, O, O, 1_303_L1104word_2
END
SYM, 3T_SYM1_303_L1104word_3, AND
PIN, I2, I, 1_9__sram_lcd_request,,INV
PIN, I1, I, 1_256_L667endloop
PIN, I, I, 1_88__doinglcd,,INV
PIN, O, O, 3T_1_303_L1104word_3
END
SYM, 4T_SYM1_303_L1104word_3, AND
PIN, I2, I, 1_88__lcd_has_acked
PIN, I1, I, 1_256_L667endloop
PIN, I, I, 1_88__doinglcd,,INV
PIN, O, O, 4T_1_303_L1104word_3
END
SYM, SYM1_303_L1104word_3, OR
PIN, I0, I, 3T_1_303_L1104word_3
PIN, I1, I, 4T_1_303_L1104word_3
PIN, O, O, 1_303_L1104word_3
END
SYM, 0T_SYM1_303_L1104word_5, AND
PIN, I2, I, 1_303_L1097tree2_0,,INV
PIN, I1, I, 1_303_L1093word_1,,INV
PIN, I, I, 1_88__lcd_has_acked
PIN, O, O, 0T_1_303_L1104word_5
END
SYM, SYM1_303_L1104word_5, BUF
PIN, I, I, 0T_1_303_L1104word_5
PIN, O, O, 1_303_L1104word_5
END
SYM, 31T_SYM1_303_L1108tree2_0, AND
PIN, I1, I, 1_9__sram_lcd_request,,INV
PIN, I, I, 1_138_L83looptop
PIN, O, O, 31T_1_303_L1108tree2_0
END
SYM, 35T_SYM1_303_L1108tree2_0, AND
PIN, I1, I, 1_88__lcd_has_acked
PIN, I, I, 1_138_L83looptop
PIN, O, O, 35T_1_303_L1108tree2_0
END
SYM, 36T_SYM1_303_L1108tree2_0, BUF
PIN, I, I, 1_1_1Running,,INV
PIN, O, O, 36T_1_303_L1108tree2_0
END
SYM, SYM1_303_L1108tree2_0, OR
PIN, I0, I, 31T_1_303_L1108tree2_0
PIN, I1, I, 35T_1_303_L1108tree2_0
PIN, I2, I, 36T_1_303_L1108tree2_0
PIN, O, O, 1_303_L1108tree2_0
END
SYM, 18T_SYM1_303_L1108tree2_4, AND
PIN, I1, I, 1_9__sram_lcd_request,,INV
PIN, I, I, 1_289_L889endloop
PIN, O, O, 18T_1_303_L1108tree2_4
END
SYM, 19T_SYM1_303_L1108tree2_4, AND
PIN, I1, I, 1_88__lcd_has_acked
PIN, I, I, 1_300_L956iftick
PIN, O, O, 19T_1_303_L1108tree2_4
END
SYM, 20T_SYM1_303_L1108tree2_4, AND
PIN, I1, I, 1_88__lcd_has_acked
PIN, I, I, 1_289_L889endloop
PIN, O, O, 20T_1_303_L1108tree2_4
END
SYM, SYM1_303_L1108tree2_4, OR
PIN, I0, I, 18T_1_303_L1108tree2_4
PIN, I1, I, 19T_1_303_L1108tree2_4
PIN, I2, I, 20T_1_303_L1108tree2_4
PIN, O, O, 1_303_L1108tree2_4
END
SYM, 3T_SYM1_303_L1108tree2_5, BUF
PIN, I, I, 1_303_L1104word_5
PIN, O, O, 3T_1_303_L1108tree2_5
END
SYM, 4T_SYM1_303_L1108tree2_5, BUF
PIN, I, I, 1_303_L1108tree2_4
PIN, O, O, 4T_1_303_L1108tree2_5
END
SYM, SYM1_303_L1108tree2_5, OR
PIN, I0, I, 3T_1_303_L1108tree2_5
PIN, I1, I, 4T_1_303_L1108tree2_5
PIN, O, O, 1_303_L1108tree2_5
END
SYM, 61T_SYM1_303_L1114tree2_0, BUF
PIN, I, I, 1_303_L1104word_3
PIN, O, O, 61T_1_303_L1114tree2_0
END
SYM, 62T_SYM1_303_L1114tree2_0, BUF
PIN, I, I, 1_303_L1104word_2
PIN, O, O, 62T_1_303_L1114tree2_0
END
SYM, 63T_SYM1_303_L1114tree2_0, BUF
PIN, I, I, 1_303_L1104word_1
PIN, O, O, 63T_1_303_L1114tree2_0
END
SYM, 64T_SYM1_303_L1114tree2_0, BUF
PIN, I, I, 1_303_L1108tree2_0
PIN, O, O, 64T_1_303_L1114tree2_0
END
SYM, SYM1_303_L1114tree2_0, OR
PIN, I0, I, 61T_1_303_L1114tree2_0
PIN, I1, I, 62T_1_303_L1114tree2_0
PIN, I2, I, 63T_1_303_L1114tree2_0
PIN, I3, I, 64T_1_303_L1114tree2_0
PIN, O, O, 1_303_L1114tree2_0
END
PROG, tmcc, 3.1.1.35, "Thu Feb 17 11:13:45 2005"
SYM, FFin-2_1_2Running, INV
PIN, I, I, 2_1_2Zero
PIN, O, O, FFin-2_1_2Running
END
SYM, 2_1_2Running, DFF
PIN, D, I, FFin-2_1_2Running
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_1_2Running
END
SYM, FFin-2_1_2Zero, BUF
PIN, I, I, 2_1_2Zero
PIN, O, O, FFin-2_1_2Zero
END
SYM, 2_1_2Zero, DFF
PIN, D, I, FFin-2_1_2Zero
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_1_2Zero
END
SYM, 2_5__sram_sun_address_0-OBUF, BUF
PIN, I, I, 2_5__sram_sun_address_0
PIN, O, O, sram_sun_address_v0
END
SYM, 4T_SYM2_5__sram_sun_address_0, AND
PIN, I1, I, 2_202_L860endloop
PIN, I, I, 2_5__sram_sun_address_0,,INV
PIN, O, O, 4T_2_5__sram_sun_address_0
END
SYM, 5T_SYM2_5__sram_sun_address_0, AND
PIN, I1, I, 2_211_L958twoop
PIN, I, I, 2_202_L860endloop,,INV
PIN, O, O, 5T_2_5__sram_sun_address_0
END
SYM, 6T_SYM2_5__sram_sun_address_0, AND
PIN, I1, I, 2_211_L958twoop
PIN, I, I, 2_5__sram_sun_address_0,,INV
PIN, O, O, 6T_2_5__sram_sun_address_0
END
SYM, FFin-2_5__sram_sun_address_0, OR
PIN, I0, I, 4T_2_5__sram_sun_address_0
PIN, I1, I, 5T_2_5__sram_sun_address_0
PIN, I2, I, 6T_2_5__sram_sun_address_0
PIN, O, O, FFin-2_5__sram_sun_address_0
END
SYM, 2_5__sram_sun_address_0, DFF
PIN, D, I, FFin-2_5__sram_sun_address_0
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_5__sram_sun_address_0
END
SYM, 2_5__sram_sun_address_1-OBUF, BUF
PIN, I, I, 2_5__sram_sun_address_1
PIN, O, O, sram_sun_address_v1
END
SYM, 10T_SYM2_5__sram_sun_address_1, AND
PIN, I2, I, 2_5__sram_sun_address_1,,INV
PIN, I1, I, 2_5__sram_sun_address_0
PIN, I, I, 2_211_L968twoop
PIN, O, O, 10T_2_5__sram_sun_address_1
END
SYM, 12T_SYM2_5__sram_sun_address_1, AND
PIN, I2, I, 2_5__sram_sun_address_1,,INV
PIN, I1, I, 2_5__sram_sun_address_0
PIN, I, I, 2_202_L860endloop
PIN, O, O, 12T_2_5__sram_sun_address_1
END
SYM, 13T_SYM2_5__sram_sun_address_1, AND
PIN, I2, I, 2_5__sram_sun_address_1
PIN, I1, I, 2_5__sram_sun_address_0,,INV
PIN, I, I, 2_211_L968twoop
PIN, O, O, 13T_2_5__sram_sun_address_1
END
SYM, 15T_SYM2_5__sram_sun_address_1, AND
PIN, I2, I, 2_5__sram_sun_address_1
PIN, I1, I, 2_5__sram_sun_address_0,,INV
PIN, I, I, 2_202_L860endloop
PIN, O, O, 15T_2_5__sram_sun_address_1
END
SYM, 16T_SYM2_5__sram_sun_address_1, AND
PIN, I1, I, 2_202_L860endloop,,INV
PIN, I, I, 2_211_L968twoop
PIN, O, O, 16T_2_5__sram_sun_address_1
END
SYM, 1OR_2_5__sram_sun_address_1, OR
PIN, I0, I, 10T_2_5__sram_sun_address_1
PIN, I1, I, 12T_2_5__sram_sun_address_1
PIN, I2, I, 13T_2_5__sram_sun_address_1
PIN, I3, I, 15T_2_5__sram_sun_address_1
PIN, O, O, 1OR_2_5__sram_sun_address_1
END
SYM, FFin-2_5__sram_sun_address_1, OR
PIN, I0, I, 1OR_2_5__sram_sun_address_1
PIN, I1, I, 16T_2_5__sram_sun_address_1
PIN, O, O, FFin-2_5__sram_sun_address_1
END
SYM, 2_5__sram_sun_address_1, DFF
PIN, D, I, FFin-2_5__sram_sun_address_1
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_5__sram_sun_address_1
END
SYM, 2_5__sram_sun_address_2-OBUF, BUF
PIN, I, I, 2_5__sram_sun_address_2
PIN, O, O, sram_sun_address_v2
END
SYM, 5T_SYM2_5__sram_sun_address_2, AND
PIN, I1, I, 2_211_L978twoop
PIN, I, I, 2_202_L860endloop,,INV
PIN, O, O, 5T_2_5__sram_sun_address_2
END
SYM, 10T_SYM2_5__sram_sun_address_2, BUF
PIN, I, I, 2_210_L938twoop_2
PIN, O, O, 10T_2_5__sram_sun_address_2
END
SYM, FFin-2_5__sram_sun_address_2, OR
PIN, I0, I, 5T_2_5__sram_sun_address_2
PIN, I1, I, 10T_2_5__sram_sun_address_2
PIN, O, O, FFin-2_5__sram_sun_address_2
END
SYM, 2_5__sram_sun_address_2, DFF
PIN, D, I, FFin-2_5__sram_sun_address_2
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_5__sram_sun_address_2
END
SYM, 2_5__sram_sun_address_3-OBUF, BUF
PIN, I, I, 2_5__sram_sun_address_3
PIN, O, O, sram_sun_address_v3
END
SYM, 4T_SYM2_5__sram_sun_address_3, AND
PIN, I1, I, 2_202_L860endloop
PIN, I, I, T2_210L939_2_5__sram_sun_address_3
PIN, O, O, 4T_2_5__sram_sun_address_3
END
SYM, 5T_SYM2_5__sram_sun_address_3, AND
PIN, I1, I, 2_211_L989twoop
PIN, I, I, 2_202_L860endloop,,INV
PIN, O, O, 5T_2_5__sram_sun_address_3
END
SYM, 6T_SYM2_5__sram_sun_address_3, AND
PIN, I1, I, 2_211_L989twoop
PIN, I, I, T2_210L939_2_5__sram_sun_address_3
PIN, O, O, 6T_2_5__sram_sun_address_3
END
SYM, FFin-2_5__sram_sun_address_3, OR
PIN, I0, I, 4T_2_5__sram_sun_address_3
PIN, I1, I, 5T_2_5__sram_sun_address_3
PIN, I2, I, 6T_2_5__sram_sun_address_3
PIN, O, O, FFin-2_5__sram_sun_address_3
END
SYM, 2_5__sram_sun_address_3, DFF
PIN, D, I, FFin-2_5__sram_sun_address_3
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_5__sram_sun_address_3
END
SYM, 2_5__sram_sun_address_4-OBUF, BUF
PIN, I, I, 2_5__sram_sun_address_4
PIN, O, O, sram_sun_address_v4
END
SYM, 10T_SYM2_5__sram_sun_address_4, AND
PIN, I2, I, 2_209_L904car_4,,INV
PIN, I1, I, 2_5__sram_sun_address_4
PIN, I, I, 2_211_L999twoop
PIN, O, O, 10T_2_5__sram_sun_address_4
END
SYM, 12T_SYM2_5__sram_sun_address_4, AND
PIN, I2, I, 2_209_L904car_4,,INV
PIN, I1, I, 2_5__sram_sun_address_4
PIN, I, I, 2_202_L860endloop
PIN, O, O, 12T_2_5__sram_sun_address_4
END
SYM, 13T_SYM2_5__sram_sun_address_4, AND
PIN, I2, I, 2_209_L904car_4
PIN, I1, I, 2_5__sram_sun_address_4,,INV
PIN, I, I, 2_211_L999twoop
PIN, O, O, 13T_2_5__sram_sun_address_4
END
SYM, 15T_SYM2_5__sram_sun_address_4, AND
PIN, I2, I, 2_209_L904car_4
PIN, I1, I, 2_5__sram_sun_address_4,,INV
PIN, I, I, 2_202_L860endloop
PIN, O, O, 15T_2_5__sram_sun_address_4
END
SYM, 16T_SYM2_5__sram_sun_address_4, AND
PIN, I1, I, 2_202_L860endloop,,INV
PIN, I, I, 2_211_L999twoop
PIN, O, O, 16T_2_5__sram_sun_address_4
END
SYM, 1OR_2_5__sram_sun_address_4, OR
PIN, I0, I, 10T_2_5__sram_sun_address_4
PIN, I1, I, 12T_2_5__sram_sun_address_4
PIN, I2, I, 13T_2_5__sram_sun_address_4
PIN, I3, I, 15T_2_5__sram_sun_address_4
PIN, O, O, 1OR_2_5__sram_sun_address_4
END
SYM, FFin-2_5__sram_sun_address_4, OR
PIN, I0, I, 1OR_2_5__sram_sun_address_4
PIN, I1, I, 16T_2_5__sram_sun_address_4
PIN, O, O, FFin-2_5__sram_sun_address_4
END
SYM, 2_5__sram_sun_address_4, DFF
PIN, D, I, FFin-2_5__sram_sun_address_4
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_5__sram_sun_address_4
END
SYM, 2_5__sram_sun_address_5-OBUF, BUF
PIN, I, I, 2_5__sram_sun_address_5
PIN, O, O, sram_sun_address_v5
END
SYM, 5T_SYM2_5__sram_sun_address_5, AND
PIN, I1, I, 2_211_L1009twoop
PIN, I, I, 2_202_L860endloop,,INV
PIN, O, O, 5T_2_5__sram_sun_address_5
END
SYM, 10T_SYM2_5__sram_sun_address_5, BUF
PIN, I, I, 2_210_L938twoop_5
PIN, O, O, 10T_2_5__sram_sun_address_5
END
SYM, FFin-2_5__sram_sun_address_5, OR
PIN, I0, I, 5T_2_5__sram_sun_address_5
PIN, I1, I, 10T_2_5__sram_sun_address_5
PIN, O, O, FFin-2_5__sram_sun_address_5
END
SYM, 2_5__sram_sun_address_5, DFF
PIN, D, I, FFin-2_5__sram_sun_address_5
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_5__sram_sun_address_5
END
SYM, 2_5__sram_sun_address_6-OBUF, BUF
PIN, I, I, 2_5__sram_sun_address_6
PIN, O, O, sram_sun_address_v6
END
SYM, 4T_SYM2_5__sram_sun_address_6, AND
PIN, I1, I, 2_202_L860endloop
PIN, I, I, T2_210L940_2_5__sram_sun_address_6
PIN, O, O, 4T_2_5__sram_sun_address_6
END
SYM, 5T_SYM2_5__sram_sun_address_6, AND
PIN, I1, I, 2_211_L1020twoop
PIN, I, I, 2_202_L860endloop,,INV
PIN, O, O, 5T_2_5__sram_sun_address_6
END
SYM, 6T_SYM2_5__sram_sun_address_6, AND
PIN, I1, I, 2_211_L1020twoop
PIN, I, I, T2_210L940_2_5__sram_sun_address_6
PIN, O, O, 6T_2_5__sram_sun_address_6
END
SYM, FFin-2_5__sram_sun_address_6, OR
PIN, I0, I, 4T_2_5__sram_sun_address_6
PIN, I1, I, 5T_2_5__sram_sun_address_6
PIN, I2, I, 6T_2_5__sram_sun_address_6
PIN, O, O, FFin-2_5__sram_sun_address_6
END
SYM, 2_5__sram_sun_address_6, DFF
PIN, D, I, FFin-2_5__sram_sun_address_6
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_5__sram_sun_address_6
END
SYM, 2_5__sram_sun_address_7-OBUF, BUF
PIN, I, I, 2_5__sram_sun_address_7
PIN, O, O, sram_sun_address_v7
END
SYM, 10T_SYM2_5__sram_sun_address_7, AND
PIN, I2, I, 2_209_L904car_7,,INV
PIN, I1, I, 2_5__sram_sun_address_7
PIN, I, I, 2_211_L1030twoop
PIN, O, O, 10T_2_5__sram_sun_address_7
END
SYM, 12T_SYM2_5__sram_sun_address_7, AND
PIN, I2, I, 2_209_L904car_7,,INV
PIN, I1, I, 2_5__sram_sun_address_7
PIN, I, I, 2_202_L860endloop
PIN, O, O, 12T_2_5__sram_sun_address_7
END
SYM, 13T_SYM2_5__sram_sun_address_7, AND
PIN, I2, I, 2_209_L904car_7
PIN, I1, I, 2_5__sram_sun_address_7,,INV
PIN, I, I, 2_211_L1030twoop
PIN, O, O, 13T_2_5__sram_sun_address_7
END
SYM, 15T_SYM2_5__sram_sun_address_7, AND
PIN, I2, I, 2_209_L904car_7
PIN, I1, I, 2_5__sram_sun_address_7,,INV
PIN, I, I, 2_202_L860endloop
PIN, O, O, 15T_2_5__sram_sun_address_7
END
SYM, 16T_SYM2_5__sram_sun_address_7, AND
PIN, I1, I, 2_202_L860endloop,,INV
PIN, I, I, 2_211_L1030twoop
PIN, O, O, 16T_2_5__sram_sun_address_7
END
SYM, 1OR_2_5__sram_sun_address_7, OR
PIN, I0, I, 10T_2_5__sram_sun_address_7
PIN, I1, I, 12T_2_5__sram_sun_address_7
PIN, I2, I, 13T_2_5__sram_sun_address_7
PIN, I3, I, 15T_2_5__sram_sun_address_7
PIN, O, O, 1OR_2_5__sram_sun_address_7
END
SYM, FFin-2_5__sram_sun_address_7, OR
PIN, I0, I, 1OR_2_5__sram_sun_address_7
PIN, I1, I, 16T_2_5__sram_sun_address_7
PIN, O, O, FFin-2_5__sram_sun_address_7
END
SYM, 2_5__sram_sun_address_7, DFF
PIN, D, I, FFin-2_5__sram_sun_address_7
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_5__sram_sun_address_7
END
SYM, 2_5__sram_sun_address_8-OBUF, BUF
PIN, I, I, 2_5__sram_sun_address_8
PIN, O, O, sram_sun_address_v8
END
SYM, 5T_SYM2_5__sram_sun_address_8, AND
PIN, I1, I, 2_211_L1040twoop
PIN, I, I, 2_202_L860endloop,,INV
PIN, O, O, 5T_2_5__sram_sun_address_8
END
SYM, 10T_SYM2_5__sram_sun_address_8, BUF
PIN, I, I, 2_210_L938twoop_8
PIN, O, O, 10T_2_5__sram_sun_address_8
END
SYM, FFin-2_5__sram_sun_address_8, OR
PIN, I0, I, 5T_2_5__sram_sun_address_8
PIN, I1, I, 10T_2_5__sram_sun_address_8
PIN, O, O, FFin-2_5__sram_sun_address_8
END
SYM, 2_5__sram_sun_address_8, DFF
PIN, D, I, FFin-2_5__sram_sun_address_8
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_5__sram_sun_address_8
END
SYM, 2_5__sram_sun_address_9-OBUF, BUF
PIN, I, I, 2_5__sram_sun_address_9
PIN, O, O, sram_sun_address_v9
END
SYM, 4T_SYM2_5__sram_sun_address_9, AND
PIN, I1, I, 2_202_L860endloop
PIN, I, I, T2_210L941_2_5__sram_sun_address_9
PIN, O, O, 4T_2_5__sram_sun_address_9
END
SYM, 5T_SYM2_5__sram_sun_address_9, AND
PIN, I1, I, 2_211_L1051twoop
PIN, I, I, 2_202_L860endloop,,INV
PIN, O, O, 5T_2_5__sram_sun_address_9
END
SYM, 6T_SYM2_5__sram_sun_address_9, AND
PIN, I1, I, 2_211_L1051twoop
PIN, I, I, T2_210L941_2_5__sram_sun_address_9
PIN, O, O, 6T_2_5__sram_sun_address_9
END
SYM, FFin-2_5__sram_sun_address_9, OR
PIN, I0, I, 4T_2_5__sram_sun_address_9
PIN, I1, I, 5T_2_5__sram_sun_address_9
PIN, I2, I, 6T_2_5__sram_sun_address_9
PIN, O, O, FFin-2_5__sram_sun_address_9
END
SYM, 2_5__sram_sun_address_9, DFF
PIN, D, I, FFin-2_5__sram_sun_address_9
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_5__sram_sun_address_9
END
SYM, 2_5__sram_sun_address_10-OBUF, BUF
PIN, I, I, 2_5__sram_sun_address_10
PIN, O, O, sram_sun_address_v10
END
SYM, 4T_SYM2_5__sram_sun_address_10, AND
PIN, I1, I, 2_202_L860endloop
PIN, I, I, T2_210L942_2_5__sram_sun_address_10
PIN, O, O, 4T_2_5__sram_sun_address_10
END
SYM, 5T_SYM2_5__sram_sun_address_10, AND
PIN, I1, I, 2_211_L1061twoop
PIN, I, I, 2_202_L860endloop,,INV
PIN, O, O, 5T_2_5__sram_sun_address_10
END
SYM, 6T_SYM2_5__sram_sun_address_10, AND
PIN, I1, I, 2_211_L1061twoop
PIN, I, I, T2_210L942_2_5__sram_sun_address_10
PIN, O, O, 6T_2_5__sram_sun_address_10
END
SYM, FFin-2_5__sram_sun_address_10, OR
PIN, I0, I, 4T_2_5__sram_sun_address_10
PIN, I1, I, 5T_2_5__sram_sun_address_10
PIN, I2, I, 6T_2_5__sram_sun_address_10
PIN, O, O, FFin-2_5__sram_sun_address_10
END
SYM, 2_5__sram_sun_address_10, DFF
PIN, D, I, FFin-2_5__sram_sun_address_10
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_5__sram_sun_address_10
END
SYM, 2_5__sram_sun_address_11-OBUF, BUF
PIN, I, I, 2_5__sram_sun_address_11
PIN, O, O, sram_sun_address_v11
END
SYM, 4T_SYM2_5__sram_sun_address_11, AND
PIN, I1, I, 2_202_L860endloop
PIN, I, I, T2_210L943_2_5__sram_sun_address_11
PIN, O, O, 4T_2_5__sram_sun_address_11
END
SYM, 5T_SYM2_5__sram_sun_address_11, AND
PIN, I1, I, 2_211_L1071twoop
PIN, I, I, 2_202_L860endloop,,INV
PIN, O, O, 5T_2_5__sram_sun_address_11
END
SYM, 6T_SYM2_5__sram_sun_address_11, AND
PIN, I1, I, 2_211_L1071twoop
PIN, I, I, T2_210L943_2_5__sram_sun_address_11
PIN, O, O, 6T_2_5__sram_sun_address_11
END
SYM, FFin-2_5__sram_sun_address_11, OR
PIN, I0, I, 4T_2_5__sram_sun_address_11
PIN, I1, I, 5T_2_5__sram_sun_address_11
PIN, I2, I, 6T_2_5__sram_sun_address_11
PIN, O, O, FFin-2_5__sram_sun_address_11
END
SYM, 2_5__sram_sun_address_11, DFF
PIN, D, I, FFin-2_5__sram_sun_address_11
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_5__sram_sun_address_11
END
SYM, 2_5__sram_sun_address_12-OBUF, BUF
PIN, I, I, 2_5__sram_sun_address_12
PIN, O, O, sram_sun_address_v12
END
SYM, 4T_SYM2_5__sram_sun_address_12, AND
PIN, I1, I, 2_202_L860endloop
PIN, I, I, T2_210L944_2_5__sram_sun_address_12
PIN, O, O, 4T_2_5__sram_sun_address_12
END
SYM, 5T_SYM2_5__sram_sun_address_12, AND
PIN, I1, I, 2_211_L1081twoop
PIN, I, I, 2_202_L860endloop,,INV
PIN, O, O, 5T_2_5__sram_sun_address_12
END
SYM, 6T_SYM2_5__sram_sun_address_12, AND
PIN, I1, I, 2_211_L1081twoop
PIN, I, I, T2_210L944_2_5__sram_sun_address_12
PIN, O, O, 6T_2_5__sram_sun_address_12
END
SYM, FFin-2_5__sram_sun_address_12, OR
PIN, I0, I, 4T_2_5__sram_sun_address_12
PIN, I1, I, 5T_2_5__sram_sun_address_12
PIN, I2, I, 6T_2_5__sram_sun_address_12
PIN, O, O, FFin-2_5__sram_sun_address_12
END
SYM, 2_5__sram_sun_address_12, DFF
PIN, D, I, FFin-2_5__sram_sun_address_12
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_5__sram_sun_address_12
END
SYM, 2_5__sram_sun_address_13-OBUF, BUF
PIN, I, I, 2_5__sram_sun_address_13
PIN, O, O, sram_sun_address_v13
END
SYM, 4T_SYM2_5__sram_sun_address_13, AND
PIN, I1, I, 2_202_L860endloop
PIN, I, I, T2_210L945_2_5__sram_sun_address_13
PIN, O, O, 4T_2_5__sram_sun_address_13
END
SYM, 5T_SYM2_5__sram_sun_address_13, AND
PIN, I1, I, 2_211_L1091twoop
PIN, I, I, 2_202_L860endloop,,INV
PIN, O, O, 5T_2_5__sram_sun_address_13
END
SYM, 6T_SYM2_5__sram_sun_address_13, AND
PIN, I1, I, 2_211_L1091twoop
PIN, I, I, T2_210L945_2_5__sram_sun_address_13
PIN, O, O, 6T_2_5__sram_sun_address_13
END
SYM, FFin-2_5__sram_sun_address_13, OR
PIN, I0, I, 4T_2_5__sram_sun_address_13
PIN, I1, I, 5T_2_5__sram_sun_address_13
PIN, I2, I, 6T_2_5__sram_sun_address_13
PIN, O, O, FFin-2_5__sram_sun_address_13
END
SYM, 2_5__sram_sun_address_13, DFF
PIN, D, I, FFin-2_5__sram_sun_address_13
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_5__sram_sun_address_13
END
SYM, 2_5__sram_sun_address_14-OBUF, BUF
PIN, I, I, 2_5__sram_sun_address_14
PIN, O, O, sram_sun_address_v14
END
SYM, 4T_SYM2_5__sram_sun_address_14, AND
PIN, I1, I, 2_202_L860endloop
PIN, I, I, T2_210L946_2_5__sram_sun_address_14
PIN, O, O, 4T_2_5__sram_sun_address_14
END
SYM, 5T_SYM2_5__sram_sun_address_14, AND
PIN, I1, I, 2_211_L1101twoop
PIN, I, I, 2_202_L860endloop,,INV
PIN, O, O, 5T_2_5__sram_sun_address_14
END
SYM, 6T_SYM2_5__sram_sun_address_14, AND
PIN, I1, I, 2_211_L1101twoop
PIN, I, I, T2_210L946_2_5__sram_sun_address_14
PIN, O, O, 6T_2_5__sram_sun_address_14
END
SYM, FFin-2_5__sram_sun_address_14, OR
PIN, I0, I, 4T_2_5__sram_sun_address_14
PIN, I1, I, 5T_2_5__sram_sun_address_14
PIN, I2, I, 6T_2_5__sram_sun_address_14
PIN, O, O, FFin-2_5__sram_sun_address_14
END
SYM, 2_5__sram_sun_address_14, DFF
PIN, D, I, FFin-2_5__sram_sun_address_14
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_5__sram_sun_address_14
END
SYM, 2_5__sram_sun_address_15-OBUF, BUF
PIN, I, I, 2_5__sram_sun_address_15
PIN, O, O, sram_sun_address_v15
END
SYM, 4T_SYM2_5__sram_sun_address_15, AND
PIN, I1, I, 2_202_L860endloop
PIN, I, I, T2_210L947_2_5__sram_sun_address_15
PIN, O, O, 4T_2_5__sram_sun_address_15
END
SYM, 5T_SYM2_5__sram_sun_address_15, AND
PIN, I1, I, 2_211_L1111twoop
PIN, I, I, 2_202_L860endloop,,INV
PIN, O, O, 5T_2_5__sram_sun_address_15
END
SYM, 6T_SYM2_5__sram_sun_address_15, AND
PIN, I1, I, 2_211_L1111twoop
PIN, I, I, T2_210L947_2_5__sram_sun_address_15
PIN, O, O, 6T_2_5__sram_sun_address_15
END
SYM, FFin-2_5__sram_sun_address_15, OR
PIN, I0, I, 4T_2_5__sram_sun_address_15
PIN, I1, I, 5T_2_5__sram_sun_address_15
PIN, I2, I, 6T_2_5__sram_sun_address_15
PIN, O, O, FFin-2_5__sram_sun_address_15
END
SYM, 2_5__sram_sun_address_15, DFF
PIN, D, I, FFin-2_5__sram_sun_address_15
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_5__sram_sun_address_15
END
SYM, 2_5__sram_sun_address_16-OBUF, BUF
PIN, I, I, 2_5__sram_sun_address_16
PIN, O, O, sram_sun_address_v16
END
SYM, 4T_SYM2_5__sram_sun_address_16, AND
PIN, I1, I, 2_202_L860endloop
PIN, I, I, T2_210L948_2_5__sram_sun_address_16
PIN, O, O, 4T_2_5__sram_sun_address_16
END
SYM, 5T_SYM2_5__sram_sun_address_16, AND
PIN, I1, I, 2_211_L1121twoop
PIN, I, I, 2_202_L860endloop,,INV
PIN, O, O, 5T_2_5__sram_sun_address_16
END
SYM, 6T_SYM2_5__sram_sun_address_16, AND
PIN, I1, I, 2_211_L1121twoop
PIN, I, I, T2_210L948_2_5__sram_sun_address_16
PIN, O, O, 6T_2_5__sram_sun_address_16
END
SYM, FFin-2_5__sram_sun_address_16, OR
PIN, I0, I, 4T_2_5__sram_sun_address_16
PIN, I1, I, 5T_2_5__sram_sun_address_16
PIN, I2, I, 6T_2_5__sram_sun_address_16
PIN, O, O, FFin-2_5__sram_sun_address_16
END
SYM, 2_5__sram_sun_address_16, DFF
PIN, D, I, FFin-2_5__sram_sun_address_16
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_5__sram_sun_address_16
END
SYM, 2_7__sram_fromsun_0-OBUF, BUF
PIN, I, I, 2_7__sram_fromsun_0
PIN, O, O, sram_fromsun_v0
END
SYM, FFin-2_7__sram_fromsun_0, BUF
PIN, I, I, 2_79__port2p_0
PIN, O, O, FFin-2_7__sram_fromsun_0
END
SYM, 2_7__sram_fromsun_0, DFF
PIN, D, I, FFin-2_7__sram_fromsun_0
PIN, C, I, CLK
PIN, CE, I, 2_146_L173init
PIN, Q, O, 2_7__sram_fromsun_0
END
SYM, 2_7__sram_fromsun_1-OBUF, BUF
PIN, I, I, 2_7__sram_fromsun_1
PIN, O, O, sram_fromsun_v1
END
SYM, FFin-2_7__sram_fromsun_1, BUF
PIN, I, I, 2_79__port2p_1
PIN, O, O, FFin-2_7__sram_fromsun_1
END
SYM, 2_7__sram_fromsun_1, DFF
PIN, D, I, FFin-2_7__sram_fromsun_1
PIN, C, I, CLK
PIN, CE, I, 2_146_L173init
PIN, Q, O, 2_7__sram_fromsun_1
END
SYM, 2_7__sram_fromsun_2-OBUF, BUF
PIN, I, I, 2_7__sram_fromsun_2
PIN, O, O, sram_fromsun_v2
END
SYM, FFin-2_7__sram_fromsun_2, BUF
PIN, I, I, 2_79__port2p_2
PIN, O, O, FFin-2_7__sram_fromsun_2
END
SYM, 2_7__sram_fromsun_2, DFF
PIN, D, I, FFin-2_7__sram_fromsun_2
PIN, C, I, CLK
PIN, CE, I, 2_146_L173init
PIN, Q, O, 2_7__sram_fromsun_2
END
SYM, 2_7__sram_fromsun_3-OBUF, BUF
PIN, I, I, 2_7__sram_fromsun_3
PIN, O, O, sram_fromsun_v3
END
SYM, FFin-2_7__sram_fromsun_3, BUF
PIN, I, I, 2_79__port2p_3
PIN, O, O, FFin-2_7__sram_fromsun_3
END
SYM, 2_7__sram_fromsun_3, DFF
PIN, D, I, FFin-2_7__sram_fromsun_3
PIN, C, I, CLK
PIN, CE, I, 2_146_L173init
PIN, Q, O, 2_7__sram_fromsun_3
END
SYM, 2_7__sram_fromsun_4-OBUF, BUF
PIN, I, I, 2_7__sram_fromsun_4
PIN, O, O, sram_fromsun_v4
END
SYM, FFin-2_7__sram_fromsun_4, BUF
PIN, I, I, 2_79__port2p_4
PIN, O, O, FFin-2_7__sram_fromsun_4
END
SYM, 2_7__sram_fromsun_4, DFF
PIN, D, I, FFin-2_7__sram_fromsun_4
PIN, C, I, CLK
PIN, CE, I, 2_146_L173init
PIN, Q, O, 2_7__sram_fromsun_4
END
SYM, 2_7__sram_fromsun_5-OBUF, BUF
PIN, I, I, 2_7__sram_fromsun_5
PIN, O, O, sram_fromsun_v5
END
SYM, FFin-2_7__sram_fromsun_5, BUF
PIN, I, I, 2_79__port2p_5
PIN, O, O, FFin-2_7__sram_fromsun_5
END
SYM, 2_7__sram_fromsun_5, DFF
PIN, D, I, FFin-2_7__sram_fromsun_5
PIN, C, I, CLK
PIN, CE, I, 2_146_L173init
PIN, Q, O, 2_7__sram_fromsun_5
END
SYM, 2_7__sram_fromsun_6-OBUF, BUF
PIN, I, I, 2_7__sram_fromsun_6
PIN, O, O, sram_fromsun_v6
END
SYM, FFin-2_7__sram_fromsun_6, BUF
PIN, I, I, 2_79__port2p_6
PIN, O, O, FFin-2_7__sram_fromsun_6
END
SYM, 2_7__sram_fromsun_6, DFF
PIN, D, I, FFin-2_7__sram_fromsun_6
PIN, C, I, CLK
PIN, CE, I, 2_146_L173init
PIN, Q, O, 2_7__sram_fromsun_6
END
SYM, 2_7__sram_fromsun_7-OBUF, BUF
PIN, I, I, 2_7__sram_fromsun_7
PIN, O, O, sram_fromsun_v7
END
SYM, FFin-2_7__sram_fromsun_7, BUF
PIN, I, I, 2_79__port2p_7
PIN, O, O, FFin-2_7__sram_fromsun_7
END
SYM, 2_7__sram_fromsun_7, DFF
PIN, D, I, FFin-2_7__sram_fromsun_7
PIN, C, I, CLK
PIN, CE, I, 2_146_L173init
PIN, Q, O, 2_7__sram_fromsun_7
END
SYM, 2_8__sram_tosun_0, BUF
PIN, I, I, sram_tosun_v0
PIN, O, O, 2_8__sram_tosun_0
END
SYM, 2_8__sram_tosun_1, BUF
PIN, I, I, sram_tosun_v1
PIN, O, O, 2_8__sram_tosun_1
END
SYM, 2_8__sram_tosun_2, BUF
PIN, I, I, sram_tosun_v2
PIN, O, O, 2_8__sram_tosun_2
END
SYM, 2_8__sram_tosun_3, BUF
PIN, I, I, sram_tosun_v3
PIN, O, O, 2_8__sram_tosun_3
END
SYM, 2_8__sram_tosun_4, BUF
PIN, I, I, sram_tosun_v4
PIN, O, O, 2_8__sram_tosun_4
END
SYM, 2_8__sram_tosun_5, BUF
PIN, I, I, sram_tosun_v5
PIN, O, O, 2_8__sram_tosun_5
END
SYM, 2_8__sram_tosun_6, BUF
PIN, I, I, sram_tosun_v6
PIN, O, O, 2_8__sram_tosun_6
END
SYM, 2_8__sram_tosun_7, BUF
PIN, I, I, sram_tosun_v7
PIN, O, O, 2_8__sram_tosun_7
END
SYM, 2_10__sram_sun_request-OBUF, BUF
PIN, I, I, 2_10__sram_sun_request
PIN, O, O, sram_sun_request
END
SYM, 3T_SYM2_10__sram_sun_request, AND
PIN, I1, I, 2_146_L173init
PIN, I, I, 2_202_L860endloop,,INV
PIN, O, O, 3T_2_10__sram_sun_request
END
SYM, 4T_SYM2_10__sram_sun_request, AND
PIN, I1, I, 2_10__sram_sun_request
PIN, I, I, 2_202_L860endloop,,INV
PIN, O, O, 4T_2_10__sram_sun_request
END
SYM, FFin-2_10__sram_sun_request, OR
PIN, I0, I, 3T_2_10__sram_sun_request
PIN, I1, I, 4T_2_10__sram_sun_request
PIN, O, O, FFin-2_10__sram_sun_request
END
SYM, 2_10__sram_sun_request, DFF
PIN, D, I, FFin-2_10__sram_sun_request
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_10__sram_sun_request
END
SYM, 2_11__sram_sun_done, BUF
PIN, I, I, sram_sun_done
PIN, O, O, 2_11__sram_sun_done
END
SYM, 2_12__sram_sun_write-OBUF, BUF
PIN, I, I, 2_12__sram_sun_write
PIN, O, O, sram_sun_write
END
SYM, 3T_SYM2_12__sram_sun_write, BUF
PIN, I, I, 2_211_L1144word_1
PIN, O, O, 3T_2_12__sram_sun_write
END
SYM, 4T_SYM2_12__sram_sun_write, BUF
PIN, I, I, 2_211_L1148tree2_0
PIN, O, O, 4T_2_12__sram_sun_write
END
SYM, FFin-2_12__sram_sun_write, OR
PIN, I0, I, 3T_2_12__sram_sun_write
PIN, I1, I, 4T_2_12__sram_sun_write
PIN, O, O, FFin-2_12__sram_sun_write
END
SYM, 2_12__sram_sun_write, DFF
PIN, D, I, FFin-2_12__sram_sun_write
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_12__sram_sun_write
END
SYM, 2_79__port0p_0-OBUF, OBUF
PIN, I, I, 2_79__port0p_0
PIN, O, O, port0p_v0
END
EXT, port0p_v0, O
SYM, 9T_SYM2_79__port0p_0, AND
PIN, I1, I, 2_8__sram_tosun_0
PIN, I, I, 2_181_L734endloop
PIN, O, O, 9T_2_79__port0p_0
END
SYM, 10T_SYM2_79__port0p_0, BUF
PIN, I, I, 2_211_L1164word_1
PIN, O, O, 10T_2_79__port0p_0
END
SYM, FFin-2_79__port0p_0, OR
PIN, I0, I, 9T_2_79__port0p_0
PIN, I1, I, 10T_2_79__port0p_0
PIN, O, O, FFin-2_79__port0p_0
END
SYM, 2_79__port0p_0, DFF
PIN, D, I, FFin-2_79__port0p_0
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port0p_0
END
SYM, 2_79__port0p_1-OBUF, OBUF
PIN, I, I, 2_79__port0p_1
PIN, O, O, port0p_v1
END
EXT, port0p_v1, O
SYM, 9T_SYM2_79__port0p_1, AND
PIN, I1, I, 2_8__sram_tosun_1
PIN, I, I, 2_181_L734endloop
PIN, O, O, 9T_2_79__port0p_1
END
SYM, 10T_SYM2_79__port0p_1, BUF
PIN, I, I, 2_211_L1183word_1
PIN, O, O, 10T_2_79__port0p_1
END
SYM, FFin-2_79__port0p_1, OR
PIN, I0, I, 9T_2_79__port0p_1
PIN, I1, I, 10T_2_79__port0p_1
PIN, O, O, FFin-2_79__port0p_1
END
SYM, 2_79__port0p_1, DFF
PIN, D, I, FFin-2_79__port0p_1
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port0p_1
END
SYM, 2_79__port0p_2-OBUF, OBUF
PIN, I, I, 2_79__port0p_2
PIN, O, O, port0p_v2
END
EXT, port0p_v2, O
SYM, 9T_SYM2_79__port0p_2, AND
PIN, I1, I, 2_8__sram_tosun_2
PIN, I, I, 2_181_L734endloop
PIN, O, O, 9T_2_79__port0p_2
END
SYM, 10T_SYM2_79__port0p_2, BUF
PIN, I, I, 2_211_L1202word_1
PIN, O, O, 10T_2_79__port0p_2
END
SYM, FFin-2_79__port0p_2, OR
PIN, I0, I, 9T_2_79__port0p_2
PIN, I1, I, 10T_2_79__port0p_2
PIN, O, O, FFin-2_79__port0p_2
END
SYM, 2_79__port0p_2, DFF
PIN, D, I, FFin-2_79__port0p_2
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port0p_2
END
SYM, 2_79__port0p_3-OBUF, OBUF
PIN, I, I, 2_79__port0p_3
PIN, O, O, port0p_v3
END
EXT, port0p_v3, O
SYM, 9T_SYM2_79__port0p_3, AND
PIN, I1, I, 2_8__sram_tosun_3
PIN, I, I, 2_181_L734endloop
PIN, O, O, 9T_2_79__port0p_3
END
SYM, 10T_SYM2_79__port0p_3, BUF
PIN, I, I, 2_211_L1221word_1
PIN, O, O, 10T_2_79__port0p_3
END
SYM, FFin-2_79__port0p_3, OR
PIN, I0, I, 9T_2_79__port0p_3
PIN, I1, I, 10T_2_79__port0p_3
PIN, O, O, FFin-2_79__port0p_3
END
SYM, 2_79__port0p_3, DFF
PIN, D, I, FFin-2_79__port0p_3
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port0p_3
END
SYM, 2_79__port0p_4-OBUF, OBUF
PIN, I, I, 2_79__port0p_4
PIN, O, O, port0p_v4
END
EXT, port0p_v4, O
SYM, 9T_SYM2_79__port0p_4, AND
PIN, I1, I, 2_8__sram_tosun_4
PIN, I, I, 2_181_L734endloop
PIN, O, O, 9T_2_79__port0p_4
END
SYM, 10T_SYM2_79__port0p_4, BUF
PIN, I, I, 2_211_L1240word_1
PIN, O, O, 10T_2_79__port0p_4
END
SYM, FFin-2_79__port0p_4, OR
PIN, I0, I, 9T_2_79__port0p_4
PIN, I1, I, 10T_2_79__port0p_4
PIN, O, O, FFin-2_79__port0p_4
END
SYM, 2_79__port0p_4, DFF
PIN, D, I, FFin-2_79__port0p_4
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port0p_4
END
SYM, 2_79__port0p_5-OBUF, OBUF
PIN, I, I, 2_79__port0p_5
PIN, O, O, port0p_v5
END
EXT, port0p_v5, O
SYM, 9T_SYM2_79__port0p_5, AND
PIN, I1, I, 2_8__sram_tosun_5
PIN, I, I, 2_181_L734endloop
PIN, O, O, 9T_2_79__port0p_5
END
SYM, 10T_SYM2_79__port0p_5, BUF
PIN, I, I, 2_211_L1259word_1
PIN, O, O, 10T_2_79__port0p_5
END
SYM, FFin-2_79__port0p_5, OR
PIN, I0, I, 9T_2_79__port0p_5
PIN, I1, I, 10T_2_79__port0p_5
PIN, O, O, FFin-2_79__port0p_5
END
SYM, 2_79__port0p_5, DFF
PIN, D, I, FFin-2_79__port0p_5
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port0p_5
END
SYM, 2_79__port0p_6-OBUF, OBUF
PIN, I, I, 2_79__port0p_6
PIN, O, O, port0p_v6
END
EXT, port0p_v6, O
SYM, 9T_SYM2_79__port0p_6, AND
PIN, I1, I, 2_8__sram_tosun_6
PIN, I, I, 2_181_L734endloop
PIN, O, O, 9T_2_79__port0p_6
END
SYM, 10T_SYM2_79__port0p_6, BUF
PIN, I, I, 2_211_L1278word_1
PIN, O, O, 10T_2_79__port0p_6
END
SYM, FFin-2_79__port0p_6, OR
PIN, I0, I, 9T_2_79__port0p_6
PIN, I1, I, 10T_2_79__port0p_6
PIN, O, O, FFin-2_79__port0p_6
END
SYM, 2_79__port0p_6, DFF
PIN, D, I, FFin-2_79__port0p_6
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port0p_6
END
SYM, 2_79__port0p_7-OBUF, OBUF
PIN, I, I, 2_79__port0p_7
PIN, O, O, port0p_v7
END
EXT, port0p_v7, O
SYM, 9T_SYM2_79__port0p_7, AND
PIN, I1, I, 2_8__sram_tosun_7
PIN, I, I, 2_181_L734endloop
PIN, O, O, 9T_2_79__port0p_7
END
SYM, 10T_SYM2_79__port0p_7, BUF
PIN, I, I, 2_211_L1297word_1
PIN, O, O, 10T_2_79__port0p_7
END
SYM, FFin-2_79__port0p_7, OR
PIN, I0, I, 9T_2_79__port0p_7
PIN, I1, I, 10T_2_79__port0p_7
PIN, O, O, FFin-2_79__port0p_7
END
SYM, 2_79__port0p_7, DFF
PIN, D, I, FFin-2_79__port0p_7
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port0p_7
END
SYM, 2_79__port0p_8-OBUF, OBUF
PIN, I, I, 2_79__port0p_8
PIN, O, O, port0p_v8
END
EXT, port0p_v8, O
SYM, 20T_SYM2_79__port0p_8, AND
PIN, I2, I, 2_164_L275calling
PIN, I1, I, 2_146_L175final
PIN, I, I, 2_94__myflag,,INV
PIN, O, O, 20T_2_79__port0p_8
END
SYM, 28T_SYM2_79__port0p_8, BUF
PIN, I, I, 2_211_L1316word_1
PIN, O, O, 28T_2_79__port0p_8
END
SYM, FFin-2_79__port0p_8, OR
PIN, I0, I, 20T_2_79__port0p_8
PIN, I1, I, 28T_2_79__port0p_8
PIN, O, O, FFin-2_79__port0p_8
END
SYM, 2_79__port0p_8, DFF
PIN, D, I, FFin-2_79__port0p_8
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port0p_8
END
SYM, 2_79__port0p_9-OBUF, OBUF
PIN, I, I, 2_79__port0p_9
PIN, O, O, port0p_v9
END
EXT, port0p_v9, O
SYM, 9T_SYM2_79__port0p_9, AND
PIN, I1, I, 2_211_L1332comp
PIN, I, I, 2_79__port0p_9
PIN, O, O, 9T_2_79__port0p_9
END
SYM, 10T_SYM2_79__port0p_9, BUF
PIN, I, I, 2_128_L37looptop
PIN, O, O, 10T_2_79__port0p_9
END
SYM, FFin-2_79__port0p_9, OR
PIN, I0, I, 9T_2_79__port0p_9
PIN, I1, I, 10T_2_79__port0p_9
PIN, O, O, FFin-2_79__port0p_9
END
SYM, 2_79__port0p_9, DFF
PIN, D, I, FFin-2_79__port0p_9
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port0p_9
END
SYM, 2_79__port0p_10-OBUF, OBUF
PIN, I, I, 2_79__port0p_10
PIN, O, O, port0p_v10
END
EXT, port0p_v10, O
SYM, 12T_SYM2_79__port0p_10, AND
PIN, I2, I, 2_211_L1348tree2_1,,INV
PIN, I1, I, 2_211_L1153word_2,,INV
PIN, I, I, 2_79__port0p_10
PIN, O, O, 12T_2_79__port0p_10
END
SYM, 28T_SYM2_79__port0p_10, BUF
PIN, I, I, 2_181_L734endloop
PIN, O, O, 28T_2_79__port0p_10
END
SYM, FFin-2_79__port0p_10, OR
PIN, I0, I, 12T_2_79__port0p_10
PIN, I1, I, 28T_2_79__port0p_10
PIN, O, O, FFin-2_79__port0p_10
END
SYM, 2_79__port0p_10, DFF
PIN, D, I, FFin-2_79__port0p_10
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port0p_10
END
SYM, 2_79__port0p_11-OBUF, OBUF
PIN, I, I, 2_79__port0p_11
PIN, O, O, port0p_v11
END
EXT, port0p_v11, O
SYM, 0T_SYM2_79__port0p_11, AND
PIN, I3, I, 2_211_L1157tree2_0,,INV
PIN, I2, I, 2_211_L1153word_1,,INV
PIN, I1, I, 2_211_L1153word_2,,INV
PIN, I, I, 2_79__port0p_11
PIN, O, O, 0T_2_79__port0p_11
END
SYM, FFin-2_79__port0p_11, BUF
PIN, I, I, 0T_2_79__port0p_11
PIN, O, O, FFin-2_79__port0p_11
END
SYM, 2_79__port0p_11, DFF
PIN, D, I, FFin-2_79__port0p_11
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port0p_11
END
SYM, 2_79__port1p_0-IBUF, IBUF
PIN, I, I, port1p_v0
PIN, O, O, FFin-2_79__port1p_0
END
EXT, port1p_v0, I
SYM, 2_79__port1p_0, DFF
PIN, D, I, FFin-2_79__port1p_0
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port1p_0
END
SYM, 2_79__port1p_1-IBUF, IBUF
PIN, I, I, port1p_v1
PIN, O, O, FFin-2_79__port1p_1
END
EXT, port1p_v1, I
SYM, 2_79__port1p_1, DFF
PIN, D, I, FFin-2_79__port1p_1
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port1p_1
END
SYM, 2_79__port1p_2-IBUF, IBUF
PIN, I, I, port1p_v2
PIN, O, O, FFin-2_79__port1p_2
END
EXT, port1p_v2, I
SYM, 2_79__port1p_2, DFF
PIN, D, I, FFin-2_79__port1p_2
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port1p_2
END
SYM, 2_79__port1p_3-IBUF, IBUF
PIN, I, I, port1p_v3
PIN, O, O, FFin-2_79__port1p_3
END
EXT, port1p_v3, I
SYM, 2_79__port1p_3, DFF
PIN, D, I, FFin-2_79__port1p_3
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port1p_3
END
SYM, 2_79__port1p_4-IBUF, IBUF
PIN, I, I, port1p_v4
PIN, O, O, FFin-2_79__port1p_4
END
EXT, port1p_v4, I
SYM, 2_79__port1p_4, DFF
PIN, D, I, FFin-2_79__port1p_4
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port1p_4
END
SYM, 2_79__port1p_5-IBUF, IBUF
PIN, I, I, port1p_v5
PIN, O, O, FFin-2_79__port1p_5
END
EXT, port1p_v5, I
SYM, 2_79__port1p_5, DFF
PIN, D, I, FFin-2_79__port1p_5
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port1p_5
END
SYM, 2_79__port1p_6-IBUF, IBUF
PIN, I, I, port1p_v6
PIN, O, O, FFin-2_79__port1p_6
END
EXT, port1p_v6, I
SYM, 2_79__port1p_6, DFF
PIN, D, I, FFin-2_79__port1p_6
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port1p_6
END
SYM, 2_79__port1p_7-IBUF, IBUF
PIN, I, I, port1p_v7
PIN, O, O, FFin-2_79__port1p_7
END
EXT, port1p_v7, I
SYM, 2_79__port1p_7, DFF
PIN, D, I, FFin-2_79__port1p_7
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port1p_7
END
SYM, 2_79__port1p_8-IBUF, IBUF
PIN, I, I, port1p_v8
PIN, O, O, FFin-2_79__port1p_8
END
EXT, port1p_v8, I
SYM, 2_79__port1p_8, DFF
PIN, D, I, FFin-2_79__port1p_8
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port1p_8
END
SYM, 2_79__port1p_9-IBUF, IBUF
PIN, I, I, port1p_v9
PIN, O, O, FFin-2_79__port1p_9
END
EXT, port1p_v9, I
SYM, 2_79__port1p_9, DFF
PIN, D, I, FFin-2_79__port1p_9
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port1p_9
END
SYM, 2_79__port1p_10-IBUF, IBUF
PIN, I, I, port1p_v10
PIN, O, O, FFin-2_79__port1p_10
END
EXT, port1p_v10, I
SYM, 2_79__port1p_10, DFF
PIN, D, I, FFin-2_79__port1p_10
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port1p_10
END
SYM, 2_79__port1p_11-IBUF, IBUF
PIN, I, I, port1p_v11
PIN, O, O, FFin-2_79__port1p_11
END
EXT, port1p_v11, I
SYM, 2_79__port1p_11, DFF
PIN, D, I, FFin-2_79__port1p_11
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port1p_11
END
SYM, 2_79__port2p_0-IBUF, IBUF
PIN, I, I, port2p_v0
PIN, O, O, FFin-2_79__port2p_0
END
EXT, port2p_v0, I
SYM, 2_79__port2p_0, DFF
PIN, D, I, FFin-2_79__port2p_0
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port2p_0
END
SYM, 2_79__port2p_1-IBUF, IBUF
PIN, I, I, port2p_v1
PIN, O, O, FFin-2_79__port2p_1
END
EXT, port2p_v1, I
SYM, 2_79__port2p_1, DFF
PIN, D, I, FFin-2_79__port2p_1
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port2p_1
END
SYM, 2_79__port2p_2-IBUF, IBUF
PIN, I, I, port2p_v2
PIN, O, O, FFin-2_79__port2p_2
END
EXT, port2p_v2, I
SYM, 2_79__port2p_2, DFF
PIN, D, I, FFin-2_79__port2p_2
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port2p_2
END
SYM, 2_79__port2p_3-IBUF, IBUF
PIN, I, I, port2p_v3
PIN, O, O, FFin-2_79__port2p_3
END
EXT, port2p_v3, I
SYM, 2_79__port2p_3, DFF
PIN, D, I, FFin-2_79__port2p_3
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port2p_3
END
SYM, 2_79__port2p_4-IBUF, IBUF
PIN, I, I, port2p_v4
PIN, O, O, FFin-2_79__port2p_4
END
EXT, port2p_v4, I
SYM, 2_79__port2p_4, DFF
PIN, D, I, FFin-2_79__port2p_4
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port2p_4
END
SYM, 2_79__port2p_5-IBUF, IBUF
PIN, I, I, port2p_v5
PIN, O, O, FFin-2_79__port2p_5
END
EXT, port2p_v5, I
SYM, 2_79__port2p_5, DFF
PIN, D, I, FFin-2_79__port2p_5
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port2p_5
END
SYM, 2_79__port2p_6-IBUF, IBUF
PIN, I, I, port2p_v6
PIN, O, O, FFin-2_79__port2p_6
END
EXT, port2p_v6, I
SYM, 2_79__port2p_6, DFF
PIN, D, I, FFin-2_79__port2p_6
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port2p_6
END
SYM, 2_79__port2p_7-IBUF, IBUF
PIN, I, I, port2p_v7
PIN, O, O, FFin-2_79__port2p_7
END
EXT, port2p_v7, I
SYM, 2_79__port2p_7, DFF
PIN, D, I, FFin-2_79__port2p_7
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port2p_7
END
SYM, 2_79__port2p_8-IBUF, IBUF
PIN, I, I, port2p_v8
PIN, O, O, FFin-2_79__port2p_8
END
EXT, port2p_v8, I
SYM, 2_79__port2p_8, DFF
PIN, D, I, FFin-2_79__port2p_8
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port2p_8
END
SYM, 2_79__port2p_9-IBUF, IBUF
PIN, I, I, port2p_v9
PIN, O, O, FFin-2_79__port2p_9
END
EXT, port2p_v9, I
SYM, 2_79__port2p_9, DFF
PIN, D, I, FFin-2_79__port2p_9
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port2p_9
END
SYM, 2_79__port2p_10-IBUF, IBUF
PIN, I, I, port2p_v10
PIN, O, O, FFin-2_79__port2p_10
END
EXT, port2p_v10, I
SYM, 2_79__port2p_10, DFF
PIN, D, I, FFin-2_79__port2p_10
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port2p_10
END
SYM, 2_79__port2p_11-IBUF, IBUF
PIN, I, I, port2p_v11
PIN, O, O, FFin-2_79__port2p_11
END
EXT, port2p_v11, I
SYM, 2_79__port2p_11, DFF
PIN, D, I, FFin-2_79__port2p_11
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_79__port2p_11
END
SYM, FFin-2_94__sunflag, BUF
PIN, I, I, 2_79__port2p_8
PIN, O, O, FFin-2_94__sunflag
END
SYM, 2_94__sunflag, DFF
PIN, D, I, FFin-2_94__sunflag
PIN, C, I, CLK
PIN, CE, I, 2_161_L246looptop
PIN, Q, O, 2_94__sunflag
END
SYM, 5T_SYM2_94__myflag, AND
PIN, I2, I, 2_164_L275calling,,INV
PIN, I1, I, T2_161L241_2_1_curstate,,INV
PIN, I, I, 2_94__myflag
PIN, O, O, 5T_2_94__myflag
END
SYM, 6T_SYM2_94__myflag, AND
PIN, I2, I, 2_146_L175final,,INV
PIN, I1, I, T2_161L241_2_1_curstate,,INV
PIN, I, I, 2_94__myflag
PIN, O, O, 6T_2_94__myflag
END
SYM, 7T_SYM2_94__myflag, AND
PIN, I2, I, 2_164_L275calling
PIN, I1, I, 2_146_L175final
PIN, I, I, 2_94__myflag,,INV
PIN, O, O, 7T_2_94__myflag
END
SYM, FFin-2_94__myflag, OR
PIN, I0, I, 5T_2_94__myflag
PIN, I1, I, 6T_2_94__myflag
PIN, I2, I, 7T_2_94__myflag
PIN, O, O, FFin-2_94__myflag
END
SYM, 2_94__myflag, DFF
PIN, D, I, FFin-2_94__myflag
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_94__myflag
END
SYM, 3T_SYM2_128_L37looptop, BUF
PIN, I, I, 2_1_2Running,,INV
PIN, O, O, 3T_2_128_L37looptop
END
SYM, 4T_SYM2_128_L37looptop, BUF
PIN, I, I, 2_188_L777endloop
PIN, O, O, 4T_2_128_L37looptop
END
SYM, FFin-2_128_L37looptop, OR
PIN, I0, I, 3T_2_128_L37looptop
PIN, I1, I, 4T_2_128_L37looptop
PIN, O, O, FFin-2_128_L37looptop
END
SYM, 2_128_L37looptop, DFF
PIN, D, I, FFin-2_128_L37looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_128_L37looptop
END
SYM, 3T_SYM2_133_L57looptop, AND
PIN, I1, I, 2_79__port1p_0,,INV
PIN, I, I, 2_133_L57looptop
PIN, O, O, 3T_2_133_L57looptop
END
SYM, 4T_SYM2_133_L57looptop, AND
PIN, I1, I, 2_128_L37looptop
PIN, I, I, 2_79__port1p_0,,INV
PIN, O, O, 4T_2_133_L57looptop
END
SYM, FFin-2_133_L57looptop, OR
PIN, I0, I, 3T_2_133_L57looptop
PIN, I1, I, 4T_2_133_L57looptop
PIN, O, O, FFin-2_133_L57looptop
END
SYM, 2_133_L57looptop, DFF
PIN, D, I, FFin-2_133_L57looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_133_L57looptop
END
SYM, 3T_SYM2_133_L60endloop, AND
PIN, I1, I, 2_79__port1p_0
PIN, I, I, 2_133_L57looptop
PIN, O, O, 3T_2_133_L60endloop
END
SYM, 4T_SYM2_133_L60endloop, AND
PIN, I1, I, 2_128_L37looptop
PIN, I, I, 2_79__port1p_0
PIN, O, O, 4T_2_133_L60endloop
END
SYM, FFin-2_133_L60endloop, OR
PIN, I0, I, 3T_2_133_L60endloop
PIN, I1, I, 4T_2_133_L60endloop
PIN, O, O, FFin-2_133_L60endloop
END
SYM, 2_133_L60endloop, DFF
PIN, D, I, FFin-2_133_L60endloop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_133_L60endloop
END
SYM, 0T_SYM2_141_L136tree2, AND
PIN, I3, I, 2_79__port1p_1
PIN, I2, I, 2_79__port1p_2,,INV
PIN, I1, I, 2_79__port1p_3,,INV
PIN, I, I, 2_79__port1p_4,,INV
PIN, O, O, 0T_2_141_L136tree2
END
SYM, SYM2_141_L136tree2, BUF
PIN, I, I, 0T_2_141_L136tree2
PIN, O, O, 2_141_L136tree2
END
SYM, 61T_SYM2_144_L145comp, BUF
PIN, I, I, 2_79__port1p_1,,INV
PIN, O, O, 61T_2_144_L145comp
END
SYM, 62T_SYM2_144_L145comp, BUF
PIN, I, I, 2_79__port1p_4
PIN, O, O, 62T_2_144_L145comp
END
SYM, 63T_SYM2_144_L145comp, BUF
PIN, I, I, 2_79__port1p_3
PIN, O, O, 63T_2_144_L145comp
END
SYM, 64T_SYM2_144_L145comp, BUF
PIN, I, I, 2_79__port1p_2
PIN, O, O, 64T_2_144_L145comp
END
SYM, SYM2_144_L145comp, OR
PIN, I0, I, 61T_2_144_L145comp
PIN, I1, I, 62T_2_144_L145comp
PIN, I2, I, 63T_2_144_L145comp
PIN, I3, I, 64T_2_144_L145comp
PIN, O, O, 2_144_L145comp
END
SYM, 0T_SYM2_144_L164tree2, AND
PIN, I3, I, 2_79__port1p_1,,INV
PIN, I2, I, 2_79__port1p_2
PIN, I1, I, 2_79__port1p_3,,INV
PIN, I, I, 2_79__port1p_4,,INV
PIN, O, O, 0T_2_144_L164tree2
END
SYM, SYM2_144_L164tree2, BUF
PIN, I, I, 0T_2_144_L164tree2
PIN, O, O, 2_144_L164tree2
END
SYM, 5T_SYM2_146_L173init, AND
PIN, I1, I, T2_176L522_2_1_curstate
PIN, I, I, 2_176_L518tree2
PIN, O, O, 5T_2_146_L173init
END
SYM, 10T_SYM2_146_L173init, BUF
PIN, I, I, 2_211_L1148tree2_0
PIN, O, O, 10T_2_146_L173init
END
SYM, FFin-2_146_L173init, OR
PIN, I0, I, 5T_2_146_L173init
PIN, I1, I, 10T_2_146_L173init
PIN, O, O, FFin-2_146_L173init
END
SYM, 2_146_L173init, DFF
PIN, D, I, FFin-2_146_L173init
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_146_L173init
END
SYM, 2_146_L175final, BUF
PIN, I, I, 2_202_L860endloop
PIN, O, O, 2_146_L175final
END
SYM, 5T_SYM2_146_L186calling, AND
PIN, I1, I, 2_146_L186calling
PIN, I, I, 2_146_L175final,,INV
PIN, O, O, 5T_2_146_L186calling
END
SYM, 10T_SYM2_146_L186calling, BUF
PIN, I, I, T2_146L192_2_1_curstate
PIN, O, O, 10T_2_146_L186calling
END
SYM, FFin-2_146_L186calling, OR
PIN, I0, I, 5T_2_146_L186calling
PIN, I1, I, 10T_2_146_L186calling
PIN, O, O, FFin-2_146_L186calling
END
SYM, 2_146_L186calling, DFF
PIN, D, I, FFin-2_146_L186calling
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_146_L186calling
END
SYM, 0T_SYMT2_146L192_2_1_curstate, AND
PIN, I2, I, 2_144_L164tree2
PIN, I1, I, 2_144_L145comp
PIN, I, I, 2_133_L60endloop
PIN, O, O, 0T_T2_146L192_2_1_curstate
END
SYM, SYMT2_146L192_2_1_curstate, BUF
PIN, I, I, 0T_T2_146L192_2_1_curstate
PIN, O, O, T2_146L192_2_1_curstate
END
SYM, 61T_SYM2_148_L198comp, BUF
PIN, I, I, 2_79__port1p_2,,INV
PIN, O, O, 61T_2_148_L198comp
END
SYM, 62T_SYM2_148_L198comp, BUF
PIN, I, I, 2_79__port1p_4
PIN, O, O, 62T_2_148_L198comp
END
SYM, 63T_SYM2_148_L198comp, BUF
PIN, I, I, 2_79__port1p_3
PIN, O, O, 63T_2_148_L198comp
END
SYM, 64T_SYM2_148_L198comp, BUF
PIN, I, I, 2_79__port1p_1
PIN, O, O, 64T_2_148_L198comp
END
SYM, SYM2_148_L198comp, OR
PIN, I0, I, 61T_2_148_L198comp
PIN, I1, I, 62T_2_148_L198comp
PIN, I2, I, 63T_2_148_L198comp
PIN, I3, I, 64T_2_148_L198comp
PIN, O, O, 2_148_L198comp
END
SYM, 0T_SYM2_148_L217tree2, AND
PIN, I3, I, 2_79__port1p_1,,INV
PIN, I2, I, 2_79__port1p_2,,INV
PIN, I1, I, 2_79__port1p_3,,INV
PIN, I, I, 2_79__port1p_4
PIN, O, O, 0T_2_148_L217tree2
END
SYM, SYM2_148_L217tree2, BUF
PIN, I, I, 0T_2_148_L217tree2
PIN, O, O, 2_148_L217tree2
END
SYM, 0T_SYMT2_161L241_2_1_curstate, AND
PIN, I3, I, 2_148_L217tree2
PIN, I2, I, 2_148_L198comp
PIN, I1, I, 2_144_L145comp
PIN, I, I, 2_133_L60endloop
PIN, O, O, 0T_T2_161L241_2_1_curstate
END
SYM, SYMT2_161L241_2_1_curstate, BUF
PIN, I, I, 0T_T2_161L241_2_1_curstate
PIN, O, O, T2_161L241_2_1_curstate
END
SYM, 3T_SYM2_161_L246looptop, AND
PIN, I1, I, 2_79__port2p_9,,INV
PIN, I, I, 2_172_L379endloop
PIN, O, O, 3T_2_161_L246looptop
END
SYM, 4T_SYM2_161_L246looptop, AND
PIN, I1, I, T2_161L241_2_1_curstate
PIN, I, I, 2_79__port2p_9,,INV
PIN, O, O, 4T_2_161_L246looptop
END
SYM, FFin-2_161_L246looptop, OR
PIN, I0, I, 3T_2_161_L246looptop
PIN, I1, I, 4T_2_161_L246looptop
PIN, O, O, FFin-2_161_L246looptop
END
SYM, 2_161_L246looptop, DFF
PIN, D, I, FFin-2_161_L246looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_161_L246looptop
END
SYM, 3T_SYM2_161_L249endloop, AND
PIN, I1, I, 2_79__port2p_9
PIN, I, I, 2_172_L379endloop
PIN, O, O, 3T_2_161_L249endloop
END
SYM, 4T_SYM2_161_L249endloop, AND
PIN, I1, I, T2_161L241_2_1_curstate
PIN, I, I, 2_79__port2p_9
PIN, O, O, 4T_2_161_L249endloop
END
SYM, FFin-2_161_L249endloop, OR
PIN, I0, I, 3T_2_161_L249endloop
PIN, I1, I, 4T_2_161_L249endloop
PIN, O, O, FFin-2_161_L249endloop
END
SYM, 2_161_L249endloop, DFF
PIN, D, I, FFin-2_161_L249endloop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_161_L249endloop
END
SYM, 8T_SYM2_164_L275calling, AND
PIN, I1, I, 2_164_L275calling
PIN, I, I, 2_146_L175final,,INV
PIN, O, O, 8T_2_164_L275calling
END
SYM, 10T_SYM2_164_L275calling, BUF
PIN, I, I, 2_161_L246looptop
PIN, O, O, 10T_2_164_L275calling
END
SYM, FFin-2_164_L275calling, OR
PIN, I0, I, 8T_2_164_L275calling
PIN, I1, I, 10T_2_164_L275calling
PIN, O, O, FFin-2_164_L275calling
END
SYM, 2_164_L275calling, DFF
PIN, D, I, FFin-2_164_L275calling
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_164_L275calling
END
SYM, 9T_SYM2_172_L376looptop, AND
PIN, I2, I, 2_173_L435tree2
PIN, I1, I, 2_164_L275calling
PIN, I, I, 2_146_L175final
PIN, O, O, 9T_2_172_L376looptop
END
SYM, 28T_SYM2_172_L376looptop, BUF
PIN, I, I, 2_173_L448twoop
PIN, O, O, 28T_2_172_L376looptop
END
SYM, FFin-2_172_L376looptop, OR
PIN, I0, I, 9T_2_172_L376looptop
PIN, I1, I, 28T_2_172_L376looptop
PIN, O, O, FFin-2_172_L376looptop
END
SYM, 2_172_L376looptop, DFF
PIN, D, I, FFin-2_172_L376looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_172_L376looptop
END
SYM, 9T_SYM2_172_L379endloop, AND
PIN, I2, I, 2_173_L451comp
PIN, I1, I, 2_164_L275calling
PIN, I, I, 2_146_L175final
PIN, O, O, 9T_2_172_L379endloop
END
SYM, 28T_SYM2_172_L379endloop, BUF
PIN, I, I, 2_173_L455twoop
PIN, O, O, 28T_2_172_L379endloop
END
SYM, FFin-2_172_L379endloop, OR
PIN, I0, I, 9T_2_172_L379endloop
PIN, I1, I, 28T_2_172_L379endloop
PIN, O, O, FFin-2_172_L379endloop
END
SYM, 2_172_L379endloop, DFF
PIN, D, I, FFin-2_172_L379endloop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_172_L379endloop
END
SYM, 0T_SYM2_173_L435tree2, AND
PIN, I2, I, 2_94__sunflag,,INV
PIN, I1, I, 2_79__port2p_8,,INV
PIN, I, I, 2_79__port2p_9,,INV
PIN, O, O, 0T_2_173_L435tree2
END
SYM, 1T_SYM2_173_L435tree2, AND
PIN, I2, I, 2_94__sunflag
PIN, I1, I, 2_79__port2p_8
PIN, I, I, 2_79__port2p_9,,INV
PIN, O, O, 1T_2_173_L435tree2
END
SYM, SYM2_173_L435tree2, OR
PIN, I0, I, 0T_2_173_L435tree2
PIN, I1, I, 1T_2_173_L435tree2
PIN, O, O, 2_173_L435tree2
END
SYM, 0T_SYM2_173_L448twoop, AND
PIN, I3, I, 2_94__sunflag,,INV
PIN, I2, I, 2_79__port2p_8,,INV
PIN, I1, I, 2_79__port2p_9,,INV
PIN, I, I, 2_172_L376looptop
PIN, O, O, 0T_2_173_L448twoop
END
SYM, 1T_SYM2_173_L448twoop, AND
PIN, I3, I, 2_94__sunflag
PIN, I2, I, 2_79__port2p_8
PIN, I1, I, 2_79__port2p_9,,INV
PIN, I, I, 2_172_L376looptop
PIN, O, O, 1T_2_173_L448twoop
END
SYM, SYM2_173_L448twoop, OR
PIN, I0, I, 0T_2_173_L448twoop
PIN, I1, I, 1T_2_173_L448twoop
PIN, O, O, 2_173_L448twoop
END
SYM, 8T_SYM2_173_L451comp, AND
PIN, I1, I, 2_94__sunflag,,INV
PIN, I, I, 2_79__port2p_8
PIN, O, O, 8T_2_173_L451comp
END
SYM, 10T_SYM2_173_L451comp, AND
PIN, I1, I, 2_94__sunflag
PIN, I, I, 2_79__port2p_8,,INV
PIN, O, O, 10T_2_173_L451comp
END
SYM, 12T_SYM2_173_L451comp, BUF
PIN, I, I, 2_79__port2p_9
PIN, O, O, 12T_2_173_L451comp
END
SYM, SYM2_173_L451comp, OR
PIN, I0, I, 8T_2_173_L451comp
PIN, I1, I, 10T_2_173_L451comp
PIN, I2, I, 12T_2_173_L451comp
PIN, O, O, 2_173_L451comp
END
SYM, 8T_SYM2_173_L455twoop, AND
PIN, I2, I, 2_94__sunflag,,INV
PIN, I1, I, 2_79__port2p_8
PIN, I, I, 2_172_L376looptop
PIN, O, O, 8T_2_173_L455twoop
END
SYM, 10T_SYM2_173_L455twoop, AND
PIN, I2, I, 2_94__sunflag
PIN, I1, I, 2_79__port2p_8,,INV
PIN, I, I, 2_172_L376looptop
PIN, O, O, 10T_2_173_L455twoop
END
SYM, 12T_SYM2_173_L455twoop, AND
PIN, I1, I, 2_79__port2p_9
PIN, I, I, 2_172_L376looptop
PIN, O, O, 12T_2_173_L455twoop
END
SYM, SYM2_173_L455twoop, OR
PIN, I0, I, 8T_2_173_L455twoop
PIN, I1, I, 10T_2_173_L455twoop
PIN, I2, I, 12T_2_173_L455twoop
PIN, O, O, 2_173_L455twoop
END
SYM, 61T_SYM2_176_L499comp, BUF
PIN, I, I, 2_79__port1p_4,,INV
PIN, O, O, 61T_2_176_L499comp
END
SYM, 62T_SYM2_176_L499comp, BUF
PIN, I, I, 2_79__port1p_3
PIN, O, O, 62T_2_176_L499comp
END
SYM, 63T_SYM2_176_L499comp, BUF
PIN, I, I, 2_79__port1p_2
PIN, O, O, 63T_2_176_L499comp
END
SYM, 64T_SYM2_176_L499comp, BUF
PIN, I, I, 2_79__port1p_1
PIN, O, O, 64T_2_176_L499comp
END
SYM, SYM2_176_L499comp, OR
PIN, I0, I, 61T_2_176_L499comp
PIN, I1, I, 62T_2_176_L499comp
PIN, I2, I, 63T_2_176_L499comp
PIN, I3, I, 64T_2_176_L499comp
PIN, O, O, 2_176_L499comp
END
SYM, 0T_SYM2_176_L518tree2, AND
PIN, I3, I, 2_79__port1p_1,,INV
PIN, I2, I, 2_79__port1p_2,,INV
PIN, I1, I, 2_79__port1p_3
PIN, I, I, 2_79__port1p_4,,INV
PIN, O, O, 0T_2_176_L518tree2
END
SYM, SYM2_176_L518tree2, BUF
PIN, I, I, 0T_2_176_L518tree2
PIN, O, O, 2_176_L518tree2
END
SYM, 0T_SYMT2_176L522_2_1_curstate, AND
PIN, I3, I, 2_176_L499comp
PIN, I2, I, 2_148_L198comp
PIN, I1, I, 2_144_L145comp
PIN, I, I, 2_133_L60endloop
PIN, O, O, 0T_T2_176L522_2_1_curstate
END
SYM, SYMT2_176L522_2_1_curstate, BUF
PIN, I, I, 0T_T2_176L522_2_1_curstate
PIN, O, O, T2_176L522_2_1_curstate
END
SYM, 15T_SYM2_178_L539calling, AND
PIN, I1, I, 2_178_L539calling
PIN, I, I, 2_146_L175final,,INV
PIN, O, O, 15T_2_178_L539calling
END
SYM, 16T_SYM2_178_L539calling, AND
PIN, I1, I, T2_176L522_2_1_curstate
PIN, I, I, 2_176_L518tree2
PIN, O, O, 16T_2_178_L539calling
END
SYM, FFin-2_178_L539calling, OR
PIN, I0, I, 15T_2_178_L539calling
PIN, I1, I, 16T_2_178_L539calling
PIN, O, O, FFin-2_178_L539calling
END
SYM, 2_178_L539calling, DFF
PIN, D, I, FFin-2_178_L539calling
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_178_L539calling
END
SYM, 61T_SYM2_181_L549comp, BUF
PIN, I, I, 2_79__port1p_3,,INV
PIN, O, O, 61T_2_181_L549comp
END
SYM, 62T_SYM2_181_L549comp, BUF
PIN, I, I, 2_79__port1p_4
PIN, O, O, 62T_2_181_L549comp
END
SYM, 63T_SYM2_181_L549comp, BUF
PIN, I, I, 2_79__port1p_2
PIN, O, O, 63T_2_181_L549comp
END
SYM, 64T_SYM2_181_L549comp, BUF
PIN, I, I, 2_79__port1p_1
PIN, O, O, 64T_2_181_L549comp
END
SYM, SYM2_181_L549comp, OR
PIN, I0, I, 61T_2_181_L549comp
PIN, I1, I, 62T_2_181_L549comp
PIN, I2, I, 63T_2_181_L549comp
PIN, I3, I, 64T_2_181_L549comp
PIN, O, O, 2_181_L549comp
END
SYM, 0T_SYM2_181_L560iftick, AND
PIN, I1, I, 2_181_L549comp
PIN, I, I, T2_176L522_2_1_curstate
PIN, O, O, 0T_2_181_L560iftick
END
SYM, FFin-2_181_L560iftick, BUF
PIN, I, I, 0T_2_181_L560iftick
PIN, O, O, FFin-2_181_L560iftick
END
SYM, 2_181_L560iftick, DFF
PIN, D, I, FFin-2_181_L560iftick
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_181_L560iftick
END
SYM, 46T_SYMT2_181L627_2_1_curstate, AND
PIN, I1, I, 2_178_L539calling
PIN, I, I, 2_146_L175final
PIN, O, O, 46T_T2_181L627_2_1_curstate
END
SYM, 47T_SYMT2_181L627_2_1_curstate, BUF
PIN, I, I, 2_161_L249endloop
PIN, O, O, 47T_T2_181L627_2_1_curstate
END
SYM, 48T_SYMT2_181L627_2_1_curstate, BUF
PIN, I, I, 2_181_L560iftick
PIN, O, O, 48T_T2_181L627_2_1_curstate
END
SYM, SYMT2_181L627_2_1_curstate, OR
PIN, I0, I, 46T_T2_181L627_2_1_curstate
PIN, I1, I, 47T_T2_181L627_2_1_curstate
PIN, I2, I, 48T_T2_181L627_2_1_curstate
PIN, O, O, T2_181L627_2_1_curstate
END
SYM, 0T_SYM2_181_L670iftick, AND
PIN, I1, I, 2_141_L136tree2
PIN, I, I, 2_133_L60endloop
PIN, O, O, 0T_2_181_L670iftick
END
SYM, FFin-2_181_L670iftick, BUF
PIN, I, I, 0T_2_181_L670iftick
PIN, O, O, FFin-2_181_L670iftick
END
SYM, 2_181_L670iftick, DFF
PIN, D, I, FFin-2_181_L670iftick
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_181_L670iftick
END
SYM, FFin-2_181_L731looptop, BUF
PIN, I, I, GND
PIN, O, O, FFin-2_181_L731looptop
END
SYM, 2_181_L731looptop, DFF
PIN, D, I, FFin-2_181_L731looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_181_L731looptop
END
SYM, 3T_SYM2_181_L734endloop, BUF
PIN, I, I, 2_181_L731looptop
PIN, O, O, 3T_2_181_L734endloop
END
SYM, 4T_SYM2_181_L734endloop, BUF
PIN, I, I, 2_181_L754twoop
PIN, O, O, 4T_2_181_L734endloop
END
SYM, FFin-2_181_L734endloop, OR
PIN, I0, I, 3T_2_181_L734endloop
PIN, I1, I, 4T_2_181_L734endloop
PIN, O, O, FFin-2_181_L734endloop
END
SYM, 2_181_L734endloop, DFF
PIN, D, I, FFin-2_181_L734endloop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_181_L734endloop
END
SYM, 40T_SYM2_181_L754twoop, AND
PIN, I1, I, 2_146_L186calling
PIN, I, I, 2_146_L175final
PIN, O, O, 40T_2_181_L754twoop
END
SYM, 47T_SYM2_181_L754twoop, BUF
PIN, I, I, 2_181_L670iftick
PIN, O, O, 47T_2_181_L754twoop
END
SYM, 48T_SYM2_181_L754twoop, BUF
PIN, I, I, T2_181L627_2_1_curstate
PIN, O, O, 48T_2_181_L754twoop
END
SYM, SYM2_181_L754twoop, OR
PIN, I0, I, 40T_2_181_L754twoop
PIN, I1, I, 47T_2_181_L754twoop
PIN, I2, I, 48T_2_181_L754twoop
PIN, O, O, 2_181_L754twoop
END
SYM, 3T_SYM2_188_L774looptop, AND
PIN, I1, I, 2_79__port1p_0
PIN, I, I, 2_188_L774looptop
PIN, O, O, 3T_2_188_L774looptop
END
SYM, 4T_SYM2_188_L774looptop, AND
PIN, I1, I, 2_181_L734endloop
PIN, I, I, 2_79__port1p_0
PIN, O, O, 4T_2_188_L774looptop
END
SYM, FFin-2_188_L774looptop, OR
PIN, I0, I, 3T_2_188_L774looptop
PIN, I1, I, 4T_2_188_L774looptop
PIN, O, O, FFin-2_188_L774looptop
END
SYM, 2_188_L774looptop, DFF
PIN, D, I, FFin-2_188_L774looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_188_L774looptop
END
SYM, 3T_SYM2_188_L777endloop, AND
PIN, I1, I, 2_79__port1p_0,,INV
PIN, I, I, 2_188_L774looptop
PIN, O, O, 3T_2_188_L777endloop
END
SYM, 4T_SYM2_188_L777endloop, AND
PIN, I1, I, 2_181_L734endloop
PIN, I, I, 2_79__port1p_0,,INV
PIN, O, O, 4T_2_188_L777endloop
END
SYM, FFin-2_188_L777endloop, OR
PIN, I0, I, 3T_2_188_L777endloop
PIN, I1, I, 4T_2_188_L777endloop
PIN, O, O, FFin-2_188_L777endloop
END
SYM, 2_188_L777endloop, DFF
PIN, D, I, FFin-2_188_L777endloop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_188_L777endloop
END
SYM, 3T_SYM2_202_L857looptop, AND
PIN, I1, I, 2_11__sram_sun_done,,INV
PIN, I, I, 2_202_L857looptop
PIN, O, O, 3T_2_202_L857looptop
END
SYM, 4T_SYM2_202_L857looptop, AND
PIN, I1, I, 2_146_L173init
PIN, I, I, 2_11__sram_sun_done,,INV
PIN, O, O, 4T_2_202_L857looptop
END
SYM, FFin-2_202_L857looptop, OR
PIN, I0, I, 3T_2_202_L857looptop
PIN, I1, I, 4T_2_202_L857looptop
PIN, O, O, FFin-2_202_L857looptop
END
SYM, 2_202_L857looptop, DFF
PIN, D, I, FFin-2_202_L857looptop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_202_L857looptop
END
SYM, 3T_SYM2_202_L860endloop, AND
PIN, I1, I, 2_11__sram_sun_done
PIN, I, I, 2_202_L857looptop
PIN, O, O, 3T_2_202_L860endloop
END
SYM, 4T_SYM2_202_L860endloop, AND
PIN, I1, I, 2_146_L173init
PIN, I, I, 2_11__sram_sun_done
PIN, O, O, 4T_2_202_L860endloop
END
SYM, FFin-2_202_L860endloop, OR
PIN, I0, I, 3T_2_202_L860endloop
PIN, I1, I, 4T_2_202_L860endloop
PIN, O, O, FFin-2_202_L860endloop
END
SYM, 2_202_L860endloop, DFF
PIN, D, I, FFin-2_202_L860endloop
PIN, C, I, CLK
PIN, CE, I, VCC
PIN, Q, O, 2_202_L860endloop
END
SYM, 0T_SYM2_209_L904car_4, AND
PIN, I3, I, 2_5__sram_sun_address_1
PIN, I2, I, 2_5__sram_sun_address_0
PIN, I1, I, 2_5__sram_sun_address_2
PIN, I, I, 2_5__sram_sun_address_3
PIN, O, O, 0T_2_209_L904car_4
END
SYM, SYM2_209_L904car_4, BUF
PIN, I, I, 0T_2_209_L904car_4
PIN, O, O, 2_209_L904car_4
END
SYM, 0T_SYM2_209_L904car_7, AND
PIN, I3, I, 2_209_L904car_4
PIN, I2, I, 2_5__sram_sun_address_4
PIN, I1, I, 2_5__sram_sun_address_5
PIN, I, I, 2_5__sram_sun_address_6
PIN, O, O, 0T_2_209_L904car_7
END
SYM, SYM2_209_L904car_7, BUF
PIN, I, I, 0T_2_209_L904car_7
PIN, O, O, 2_209_L904car_7
END
SYM, 0T_SYM2_209_L904car_8, AND
PIN, I1, I, 2_209_L904car_7
PIN, I, I, 2_5__sram_sun_address_7
PIN, O, O, 0T_2_209_L904car_8
END
SYM, SYM2_209_L904car_8, BUF
PIN, I, I, 0T_2_209_L904car_8
PIN, O, O, 2_209_L904car_8
END
SYM, 7T_SYM2_209_L919add_3, AND
PIN, I3, I, 2_5__sram_sun_address_9
PIN, I2, I, 2_5__sram_sun_address_8
PIN, I1, I, 2_5__sram_sun_address_10
PIN, I, I, 2_5__sram_sun_address_11,,INV
PIN, O, O, 7T_2_209_L919add_3
END
SYM, 17T_SYM2_209_L919add_3, AND
PIN, I1, I, 2_5__sram_sun_address_9,,INV
PIN, I, I, 2_5__sram_sun_address_11
PIN, O, O, 17T_2_209_L919add_3
END
SYM, 18T_SYM2_209_L919add_3, AND
PIN, I1, I, 2_5__sram_sun_address_8,,INV
PIN, I, I, 2_5__sram_sun_address_11
PIN, O, O, 18T_2_209_L919add_3
END
SYM, 19T_SYM2_209_L919add_3, AND
PIN, I1, I, 2_5__sram_sun_address_10,,INV
PIN, I, I, 2_5__sram_sun_address_11
PIN, O, O, 19T_2_209_L919add_3
END
SYM, SYM2_209_L919add_3, OR
PIN, I0, I, 7T_2_209_L919add_3
PIN, I1, I, 17T_2_209_L919add_3
PIN, I2, I, 18T_2_209_L919add_3
PIN, I3, I, 19T_2_209_L919add_3
PIN, O, O, 2_209_L919add_3
END
SYM, 7T_SYM2_209_L919add_6, AND
PIN, I3, I, 2_209_L920car_4
PIN, I2, I, 2_5__sram_sun_address_12
PIN, I1, I, 2_5__sram_sun_address_13
PIN, I, I, 2_5__sram_sun_address_14,,INV
PIN, O, O, 7T_2_209_L919add_6
END
SYM, 17T_SYM2_209_L919add_6, AND
PIN, I1, I, 2_209_L920car_4,,INV
PIN, I, I, 2_5__sram_sun_address_14
PIN, O, O, 17T_2_209_L919add_6
END
SYM, 18T_SYM2_209_L919add_6, AND
PIN, I1, I, 2_5__sram_sun_address_12,,INV
PIN, I, I, 2_5__sram_sun_address_14
PIN, O, O, 18T_2_209_L919add_6
END
SYM, 19T_SYM2_209_L919add_6, AND
PIN, I1, I, 2_5__sram_sun_address_13,,INV
PIN, I, I, 2_5__sram_sun_address_14
PIN, O, O, 19T_2_209_L919add_6
END
SYM, SYM2_209_L919add_6, OR
PIN, I0, I, 7T_2_209_L919add_6
PIN, I1, I, 17T_2_209_L919add_6
PIN, I2, I, 18T_2_209_L919add_6
PIN, I3, I, 19T_2_209_L919add_6
PIN, O, O, 2_209_L919add_6
END
SYM, 0T_SYM2_209_L920car_4, AND
PIN, I3, I, 2_5__sram_sun_address_9
PIN, I2, I, 2_5__sram_sun_address_8
PIN, I1, I, 2_5__sram_sun_address_10
PIN, I, I, 2_5__sram_sun_address_11
PIN, O, O, 0T_2_209_L920car_4
END
SYM, SYM2_209_L920car_4, BUF
PIN, I, I, 0T_2_209_L920car_4
PIN, O, O, 2_209_L920car_4
END
SYM, 0T_SYM2_209_L920car_7, AND
PIN, I3, I, 2_209_L920car_4
PIN, I2, I, 2_5__sram_sun_address_12
PIN, I1, I, 2_5__sram_sun_address_13
PIN, I, I, 2_5__sram_sun_address_14
PIN, O, O, 0T_2_209_L920car_7
END
SYM, SYM2_209_L920car_7, BUF
PIN, I, I, 0T_2_209_L920car_7
PIN, O, O, 2_209_L920car_7
END
SYM, 3T_SYM2_210_L938twoop_2, AND
PIN, I3, I, 2_5__sram_sun_address_1
PIN, I2, I, 2_5__sram_sun_address_0
PIN, I1, I, 2_5__sram_sun_address_2,,INV
PIN, I, I, 2_202_L860endloop
PIN, O, O, 3T_2_210_L938twoop_2
END
SYM, 4T_SYM2_210_L938twoop_2, AND
PIN, I2, I, 2_5__sram_sun_address_1,,INV
PIN, I1, I, 2_5__sram_sun_address_2
PIN, I, I, 2_202_L860endloop
PIN, O, O, 4T_2_210_L938twoop_2
END
SYM, 5T_SYM2_210_L938twoop_2, AND
PIN, I2, I, 2_5__sram_sun_address_0,,INV
PIN, I1, I, 2_5__sram_sun_address_2
PIN, I, I, 2_202_L860endloop
PIN, O, O, 5T_2_210_L938twoop_2
END
SYM, SYM2_210_L938twoop_2, OR
PIN, I0, I, 3T_2_210_L938twoop_2
PIN, I1, I, 4T_2_210_L938twoop_2
PIN, I2, I, 5T_2_210_L938twoop_2
PIN, O, O, 2_210_L938twoop_2
END
SYM, 3T_SYM2_210_L938twoop_5, AND
PIN, I3, I, 2_209_L904car_4
PIN, I2, I, 2_5__sram_sun_address_4
PIN, I1, I, 2_5__sram_sun_address_5,,INV
PIN, I, I, 2_202_L860endloop
PIN, O, O, 3T_2_210_L938twoop_5
END
SYM, 4T_SYM2_210_L938twoop_5, AND
PIN, I2, I, 2_209_L904car_4,,INV
PIN, I1, I, 2_5__sram_sun_address_5
PIN, I, I, 2_202_L860endloop
PIN, O, O, 4T_2_210_L938twoop_5
END
SYM, 5T_SYM2_210_L938twoop_5, AND
PIN, I2, I, 2_5__sram_sun_address_4,,INV
PIN, I1, I, 2_5__sram_sun_address_5
PIN, I, I, 2_202_L860endloop
PIN, O, O, 5T_2_210_L938twoop_5
END
SYM, SYM2_210_L938twoop_5, OR
PIN, I0, I, 3T_2_210_L938twoop_5
PIN, I1, I, 4T_2_210_L938twoop_5
PIN, I2, I, 5T_2_210_L938twoop_5
PIN, O, O, 2_210_L938twoop_5
END
SYM, 3T_SYM2_210_L938twoop_8, AND
PIN, I3, I, 2_209_L904car_7
PIN, I2, I, 2_5__sram_sun_address_7
PIN, I1, I, 2_5__sram_sun_address_8,,INV
PIN, I, I, 2_202_L860endloop
PIN, O, O, 3T_2_210_L938twoop_8
END
SYM, 4T_SYM2_210_L938twoop_8, AND
PIN, I2, I, 2_209_L904car_7,,INV
PIN, I1, I, 2_5__sram_sun_address_8
PIN, I, I, 2_202_L860endloop
PIN, O, O, 4T_2_210_L938twoop_8
END
SYM, 5T_SYM2_210_L938twoop_8, AND
PIN, I2, I, 2_5__sram_sun_address_7,,INV
PIN, I1, I, 2_5__sram_sun_address_8
PIN, I, I, 2_202_L860endloop
PIN, O, O, 5T_2_210_L938twoop_8
END
SYM, SYM2_210_L938twoop_8, OR
PIN, I0, I, 3T_2_210_L938twoop_8
PIN, I1, I, 4T_2_210_L938twoop_8
PIN, I2, I, 5T_2_210_L938twoop_8
PIN, O, O, 2_210_L938twoop_8
END
SYM, 7T_SYMT2_210L939_2_5__sram_sun_address_3, AND
PIN, I3, I, 2_5__sram_sun_address_1
PIN, I2, I, 2_5__sram_sun_address_0
PIN, I1, I, 2_5__sram_sun_address_2
PIN, I, I, 2_5__sram_sun_address_3,,INV
PIN, O, O, 7T_T2_210L939_2_5__sram_sun_address_3
END
SYM, 17T_SYMT2_210L939_2_5__sram_sun_address_3, AND
PIN, I1, I, 2_5__sram_sun_address_1,,INV
PIN, I, I, 2_5__sram_sun_address_3
PIN, O, O, 17T_T2_210L939_2_5__sram_sun_address_3
END
SYM, 18T_SYMT2_210L939_2_5__sram_sun_address_3, AND
PIN, I1, I, 2_5__sram_sun_address_0,,INV
PIN, I, I, 2_5__sram_sun_address_3
PIN, O, O, 18T_T2_210L939_2_5__sram_sun_address_3
END
SYM, 19T_SYMT2_210L939_2_5__sram_sun_address_3, AND
PIN, I1, I, 2_5__sram_sun_address_2,,INV
PIN, I, I, 2_5__sram_sun_address_3
PIN, O, O, 19T_T2_210L939_2_5__sram_sun_address_3
END
SYM, SYMT2_210L939_2_5__sram_sun_address_3, OR
PIN, I0, I, 7T_T2_210L939_2_5__sram_sun_address_3
PIN, I1, I, 17T_T2_210L939_2_5__sram_sun_address_3
PIN, I2, I, 18T_T2_210L939_2_5__sram_sun_address_3
PIN, I3, I, 19T_T2_210L939_2_5__sram_sun_address_3
PIN, O, O, T2_210L939_2_5__sram_sun_address_3
END
SYM, 7T_SYMT2_210L940_2_5__sram_sun_address_6, AND
PIN, I3, I, 2_209_L904car_4
PIN, I2, I, 2_5__sram_sun_address_4
PIN, I1, I, 2_5__sram_sun_address_5
PIN, I, I, 2_5__sram_sun_address_6,,INV
PIN, O, O, 7T_T2_210L940_2_5__sram_sun_address_6
END
SYM, 17T_SYMT2_210L940_2_5__sram_sun_address_6, AND
PIN, I1, I, 2_209_L904car_4,,INV
PIN, I, I, 2_5__sram_sun_address_6
PIN, O, O, 17T_T2_210L940_2_5__sram_sun_address_6
END
SYM, 18T_SYMT2_210L940_2_5__sram_sun_address_6, AND
PIN, I1, I, 2_5__sram_sun_address_4,,INV
PIN, I, I, 2_5__sram_sun_address_6
PIN, O, O, 18T_T2_210L940_2_5__sram_sun_address_6
END
SYM, 19T_SYMT2_210L940_2_5__sram_sun_address_6, AND
PIN, I1, I, 2_5__sram_sun_address_5,,INV
PIN, I, I, 2_5__sram_sun_address_6
PIN, O, O, 19T_T2_210L940_2_5__sram_sun_address_6
END
SYM, SYMT2_210L940_2_5__sram_sun_address_6, OR
PIN, I0, I, 7T_T2_210L940_2_5__sram_sun_address_6
PIN, I1, I, 17T_T2_210L940_2_5__sram_sun_address_6
PIN, I2, I, 18T_T2_210L940_2_5__sram_sun_address_6
PIN, I3, I, 19T_T2_210L940_2_5__sram_sun_address_6
PIN, O, O, T2_210L940_2_5__sram_sun_address_6
END
SYM, 0T_SYMT2_210L941_2_5__sram_sun_address_9, AND
PIN, I3, I, 2_5__sram_sun_address_9,,INV
PIN, I2, I, 2_5__sram_sun_address_8
PIN, I1, I, 2_209_L904car_7
PIN, I, I, 2_5__sram_sun_address_7
PIN, O, O, 0T_T2_210L941_2_5__sram_sun_address_9
END
SYM, 17T_SYMT2_210L941_2_5__sram_sun_address_9, AND
PIN, I1, I, 2_5__sram_sun_address_9
PIN, I, I, 2_5__sram_sun_address_8,,INV
PIN, O, O, 17T_T2_210L941_2_5__sram_sun_address_9
END
SYM, 18T_SYMT2_210L941_2_5__sram_sun_address_9, AND
PIN, I1, I, 2_5__sram_sun_address_9
PIN, I, I, 2_209_L904car_7,,INV
PIN, O, O, 18T_T2_210L941_2_5__sram_sun_address_9
END
SYM, 19T_SYMT2_210L941_2_5__sram_sun_address_9, AND
PIN, I1, I, 2_5__sram_sun_address_9
PIN, I, I, 2_5__sram_sun_address_7,,INV
PIN, O, O, 19T_T2_210L941_2_5__sram_sun_address_9
END
SYM, SYMT2_210L941_2_5__sram_sun_address_9, OR
PIN, I0, I, 0T_T2_210L941_2_5__sram_sun_address_9
PIN, I1, I, 17T_T2_210L941_2_5__sram_sun_address_9
PIN, I2, I, 18T_T2_210L941_2_5__sram_sun_address_9
PIN, I3, I, 19T_T2_210L941_2_5__sram_sun_address_9
PIN, O, O, T2_210L941_2_5__sram_sun_address_9
END
SYM, 6T_SYMT2_210L942_2_5__sram_sun_address_10, AND
PIN, I3, I, 2_5__sram_sun_address_9
PIN, I2, I, 2_5__sram_sun_address_8
PIN, I1, I, 2_5__sram_sun_address_10,,INV
PIN, I, I, 2_209_L904car_8
PIN, O, O, 6T_T2_210L942_2_5__sram_sun_address_10
END
SYM, 17T_SYMT2_210L942_2_5__sram_sun_address_10, AND
PIN, I1, I, 2_5__sram_sun_address_9,,INV
PIN, I, I, 2_5__sram_sun_address_10
PIN, O, O, 17T_T2_210L942_2_5__sram_sun_address_10
END
SYM, 18T_SYMT2_210L942_2_5__sram_sun_address_10, AND
PIN, I1, I, 2_5__sram_sun_address_8,,INV
PIN, I, I, 2_5__sram_sun_address_10
PIN, O, O, 18T_T2_210L942_2_5__sram_sun_address_10
END
SYM, 19T_SYMT2_210L942_2_5__sram_sun_address_10, AND
PIN, I1, I, 2_5__sram_sun_address_10
PIN, I, I, 2_209_L904car_8,,INV
PIN, O, O, 19T_T2_210L942_2_5__sram_sun_address_10
END
SYM, SYMT2_210L942_2_5__sram_sun_address_10, OR
PIN, I0, I, 6T_T2_210L942_2_5__sram_sun_address_10
PIN, I1, I, 17T_T2_210L942_2_5__sram_sun_address_10
PIN, I2, I, 18T_T2_210L942_2_5__sram_sun_address_10
PIN, I3, I, 19T_T2_210L942_2_5__sram_sun_address_10
PIN, O, O, T2_210L942_2_5__sram_sun_address_10
END
SYM, 17T_SYMT2_210L943_2_5__sram_sun_address_11, AND
PIN, I2, I, 2_209_L904car_7
PIN, I1, I, 2_5__sram_sun_address_7
PIN, I, I, 2_209_L919add_3
PIN, O, O, 17T_T2_210L943_2_5__sram_sun_address_11
END
SYM, 18T_SYMT2_210L943_2_5__sram_sun_address_11, AND
PIN, I1, I, 2_209_L904car_7,,INV
PIN, I, I, 2_5__sram_sun_address_11
PIN, O, O, 18T_T2_210L943_2_5__sram_sun_address_11
END
SYM, 19T_SYMT2_210L943_2_5__sram_sun_address_11, AND
PIN, I1, I, 2_5__sram_sun_address_7,,INV
PIN, I, I, 2_5__sram_sun_address_11
PIN, O, O, 19T_T2_210L943_2_5__sram_sun_address_11
END
SYM, 20T_SYMT2_210L943_2_5__sram_sun_address_11, AND
PIN, I1, I, 2_209_L919add_3
PIN, I, I, 2_5__sram_sun_address_11
PIN, O, O, 20T_T2_210L943_2_5__sram_sun_address_11
END
SYM, SYMT2_210L943_2_5__sram_sun_address_11, OR
PIN, I0, I, 17T_T2_210L943_2_5__sram_sun_address_11
PIN, I1, I, 18T_T2_210L943_2_5__sram_sun_address_11
PIN, I2, I, 19T_T2_210L943_2_5__sram_sun_address_11
PIN, I3, I, 20T_T2_210L943_2_5__sram_sun_address_11
PIN, O, O, T2_210L943_2_5__sram_sun_address_11
END
SYM, 4T_SYMT2_210L944_2_5__sram_sun_address_12, AND
PIN, I3, I, 2_209_L920car_4
PIN, I2, I, 2_5__sram_sun_address_12,,INV
PIN, I1, I, 2_209_L904car_7
PIN, I, I, 2_5__sram_sun_address_7
PIN, O, O, 4T_T2_210L944_2_5__sram_sun_address_12
END
SYM, 17T_SYMT2_210L944_2_5__sram_sun_address_12, AND
PIN, I1, I, 2_209_L920car_4,,INV
PIN, I, I, 2_5__sram_sun_address_12
PIN, O, O, 17T_T2_210L944_2_5__sram_sun_address_12
END
SYM, 18T_SYMT2_210L944_2_5__sram_sun_address_12, AND
PIN, I1, I, 2_5__sram_sun_address_12
PIN, I, I, 2_209_L904car_7,,INV
PIN, O, O, 18T_T2_210L944_2_5__sram_sun_address_12
END
SYM, 19T_SYMT2_210L944_2_5__sram_sun_address_12, AND
PIN, I1, I, 2_5__sram_sun_address_12
PIN, I, I, 2_5__sram_sun_address_7,,INV
PIN, O, O, 19T_T2_210L944_2_5__sram_sun_address_12
END
SYM, SYMT2_210L944_2_5__sram_sun_address_12, OR
PIN, I0, I, 4T_T2_210L944_2_5__sram_sun_address_12
PIN, I1, I, 17T_T2_210L944_2_5__sram_sun_address_12
PIN, I2, I, 18T_T2_210L944_2_5__sram_sun_address_12
PIN, I3, I, 19T_T2_210L944_2_5__sram_sun_address_12
PIN, O, O, T2_210L944_2_5__sram_sun_address_12
END
SYM, 6T_SYMT2_210L945_2_5__sram_sun_address_13, AND
PIN, I3, I, 2_209_L920car_4
PIN, I2, I, 2_5__sram_sun_address_12
PIN, I1, I, 2_5__sram_sun_address_13,,INV
PIN, I, I, 2_209_L904car_8
PIN, O, O, 6T_T2_210L945_2_5__sram_sun_address_13
END
SYM, 17T_SYMT2_210L945_2_5__sram_sun_address_13, AND
PIN, I1, I, 2_209_L920car_4,,INV
PIN, I, I, 2_5__sram_sun_address_13
PIN, O, O, 17T_T2_210L945_2_5__sram_sun_address_13
END
SYM, 18T_SYMT2_210L945_2_5__sram_sun_address_13, AND
PIN, I1, I, 2_5__sram_sun_address_12,,INV
PIN, I, I, 2_5__sram_sun_address_13
PIN, O, O, 18T_T2_210L945_2_5__sram_sun_address_13
END
SYM, 19T_SYMT2_210L945_2_5__sram_sun_address_13, AND
PIN, I1, I, 2_5__sram_sun_address_13
PIN, I, I, 2_209_L904car_8,,INV
PIN, O, O, 19T_T2_210L945_2_5__sram_sun_address_13
END
SYM, SYMT2_210L945_2_5__sram_sun_address_13, OR
PIN, I0, I, 6T_T2_210L945_2_5__sram_sun_address_13
PIN, I1, I, 17T_T2_210L945_2_5__sram_sun_address_13
PIN, I2, I, 18T_T2_210L945_2_5__sram_sun_address_13
PIN, I3, I, 19T_T2_210L945_2_5__sram_sun_address_13
PIN, O, O, T2_210L945_2_5__sram_sun_address_13
END
SYM, 17T_SYMT2_210L946_2_5__sram_sun_address_14, AND
PIN, I2, I, 2_209_L904car_7
PIN, I1, I, 2_5__sram_sun_address_7
PIN, I, I, 2_209_L919add_6
PIN, O, O, 17T_T2_210L946_2_5__sram_sun_address_14
END
SYM, 18T_SYMT2_210L946_2_5__sram_sun_address_14, AND
PIN, I1, I, 2_209_L904car_7,,INV
PIN, I, I, 2_5__sram_sun_address_14
PIN, O, O, 18T_T2_210L946_2_5__sram_sun_address_14
END
SYM, 19T_SYMT2_210L946_2_5__sram_sun_address_14, AND
PIN, I1, I, 2_5__sram_sun_address_7,,INV
PIN, I, I, 2_5__sram_sun_address_14
PIN, O, O, 19T_T2_210L946_2_5__sram_sun_address_14
END
SYM, 20T_SYMT2_210L946_2_5__sram_sun_address_14, AND
PIN, I1, I, 2_209_L919add_6
PIN, I, I, 2_5__sram_sun_address_14
PIN, O, O, 20T_T2_210L946_2_5__sram_sun_address_14
END
SYM, SYMT2_210L946_2_5__sram_sun_address_14, OR
PIN, I0, I, 17T_T2_210L946_2_5__sram_sun_address_14
PIN, I1, I, 18T_T2_210L946_2_5__sram_sun_address_14
PIN, I2, I, 19T_T2_210L946_2_5__sram_sun_address_14
PIN, I3, I, 20T_T2_210L946_2_5__sram_sun_address_14
PIN, O, O, T2_210L946_2_5__sram_sun_address_14
END
SYM, 4T_SYMT2_210L947_2_5__sram_sun_address_15, AND
PIN, I3, I, 2_209_L920car_7
PIN, I2, I, 2_5__sram_sun_address_15,,INV
PIN, I1, I, 2_209_L904car_7
PIN, I, I, 2_5__sram_sun_address_7
PIN, O, O, 4T_T2_210L947_2_5__sram_sun_address_15
END
SYM, 17T_SYMT2_210L947_2_5__sram_sun_address_15, AND
PIN, I1, I, 2_209_L920car_7,,INV
PIN, I, I, 2_5__sram_sun_address_15
PIN, O, O, 17T_T2_210L947_2_5__sram_sun_address_15
END
SYM, 18T_SYMT2_210L947_2_5__sram_sun_address_15, AND
PIN, I1, I, 2_5__sram_sun_address_15
PIN, I, I, 2_209_L904car_7,,INV
PIN, O, O, 18T_T2_210L947_2_5__sram_sun_address_15
END
SYM, 19T_SYMT2_210L947_2_5__sram_sun_address_15, AND
PIN, I1, I, 2_5__sram_sun_address_15
PIN, I, I, 2_5__sram_sun_address_7,,INV
PIN, O, O, 19T_T2_210L947_2_5__sram_sun_address_15
END
SYM, SYMT2_210L947_2_5__sram_sun_address_15, OR
PIN, I0, I, 4T_T2_210L947_2_5__sram_sun_address_15
PIN, I1, I, 17T_T2_210L947_2_5__sram_sun_address_15
PIN, I2, I, 18T_T2_210L947_2_5__sram_sun_address_15
PIN, I3, I, 19T_T2_210L947_2_5__sram_sun_address_15
PIN, O, O, T2_210L947_2_5__sram_sun_address_15
END
SYM, 6T_SYMT2_210L948_2_5__sram_sun_address_16, AND
PIN, I3, I, 2_209_L920car_7
PIN, I2, I, 2_5__sram_sun_address_15
PIN, I1, I, 2_5__sram_sun_address_16,,INV
PIN, I, I, 2_209_L904car_8
PIN, O, O, 6T_T2_210L948_2_5__sram_sun_address_16
END
SYM, 17T_SYMT2_210L948_2_5__sram_sun_address_16, AND
PIN, I1, I, 2_209_L920car_7,,INV
PIN, I, I, 2_5__sram_sun_address_16
PIN, O, O, 17T_T2_210L948_2_5__sram_sun_address_16
END
SYM, 18T_SYMT2_210L948_2_5__sram_sun_address_16, AND
PIN, I1, I, 2_5__sram_sun_address_15,,INV
PIN, I, I, 2_5__sram_sun_address_16
PIN, O, O, 18T_T2_210L948_2_5__sram_sun_address_16
END
SYM, 19T_SYMT2_210L948_2_5__sram_sun_address_16, AND
PIN, I1, I, 2_5__sram_sun_address_16
PIN, I, I, 2_209_L904car_8,,INV
PIN, O, O, 19T_T2_210L948_2_5__sram_sun_address_16
END
SYM, SYMT2_210L948_2_5__sram_sun_address_16, OR
PIN, I0, I, 6T_T2_210L948_2_5__sram_sun_address_16
PIN, I1, I, 17T_T2_210L948_2_5__sram_sun_address_16
PIN, I2, I, 18T_T2_210L948_2_5__sram_sun_address_16
PIN, I3, I, 19T_T2_210L948_2_5__sram_sun_address_16
PIN, O, O, T2_210L948_2_5__sram_sun_address_16
END
SYM, 17T_SYM2_211_L958twoop, AND
PIN, I2, I, 2_141_L136tree2
PIN, I1, I, 2_133_L60endloop
PIN, I, I, 2_79__port2p_0
PIN, O, O, 17T_2_211_L958twoop
END
SYM, 18T_SYM2_211_L958twoop, AND
PIN, I1, I, 2_141_L136tree2,,INV
PIN, I, I, 2_5__sram_sun_address_0
PIN, O, O, 18T_2_211_L958twoop
END
SYM, 19T_SYM2_211_L958twoop, AND
PIN, I1, I, 2_133_L60endloop,,INV
PIN, I, I, 2_5__sram_sun_address_0
PIN, O, O, 19T_2_211_L958twoop
END
SYM, 20T_SYM2_211_L958twoop, AND
PIN, I1, I, 2_5__sram_sun_address_0
PIN, I, I, 2_79__port2p_0
PIN, O, O, 20T_2_211_L958twoop
END
SYM, SYM2_211_L958twoop, OR
PIN, I0, I, 17T_2_211_L958twoop
PIN, I1, I, 18T_2_211_L958twoop
PIN, I2, I, 19T_2_211_L958twoop
PIN, I3, I, 20T_2_211_L958twoop
PIN, O, O, 2_211_L958twoop
END
SYM, 17T_SYM2_211_L968twoop, AND
PIN, I2, I, 2_141_L136tree2
PIN, I1, I, 2_133_L60endloop
PIN, I, I, 2_79__port2p_1
PIN, O, O, 17T_2_211_L968twoop
END
SYM, 18T_SYM2_211_L968twoop, AND
PIN, I1, I, 2_141_L136tree2,,INV
PIN, I, I, 2_5__sram_sun_address_1
PIN, O, O, 18T_2_211_L968twoop
END
SYM, 19T_SYM2_211_L968twoop, AND
PIN, I1, I, 2_133_L60endloop,,INV
PIN, I, I, 2_5__sram_sun_address_1
PIN, O, O, 19T_2_211_L968twoop
END
SYM, 20T_SYM2_211_L968twoop, AND
PIN, I1, I, 2_5__sram_sun_address_1
PIN, I, I, 2_79__port2p_1
PIN, O, O, 20T_2_211_L968twoop
END
SYM, SYM2_211_L968twoop, OR
PIN, I0, I, 17T_2_211_L968twoop
PIN, I1, I, 18T_2_211_L968twoop
PIN, I2, I, 19T_2_211_L968twoop
PIN, I3, I, 20T_2_211_L968twoop
PIN, O, O, 2_211_L968twoop
END
SYM, 17T_SYM2_211_L978twoop, AND
PIN, I2, I, 2_141_L136tree2
PIN, I1, I, 2_133_L60endloop
PIN, I, I, 2_79__port2p_2
PIN, O, O, 17T_2_211_L978twoop
END
SYM, 18T_SYM2_211_L978twoop, AND
PIN, I1, I, 2_141_L136tree2,,INV
PIN, I, I, 2_5__sram_sun_address_2
PIN, O, O, 18T_2_211_L978twoop
END
SYM, 19T_SYM2_211_L978twoop, AND
PIN, I1, I, 2_133_L60endloop,,INV
PIN, I, I, 2_5__sram_sun_address_2
PIN, O, O, 19T_2_211_L978twoop
END
SYM, 20T_SYM2_211_L978twoop, AND
PIN, I1, I, 2_5__sram_sun_address_2
PIN, I, I, 2_79__port2p_2
PIN, O, O, 20T_2_211_L978twoop
END
SYM, SYM2_211_L978twoop, OR
PIN, I0, I, 17T_2_211_L978twoop
PIN, I1, I, 18T_2_211_L978twoop
PIN, I2, I, 19T_2_211_L978twoop
PIN, I3, I, 20T_2_211_L978twoop
PIN, O, O, 2_211_L978twoop
END
SYM, 17T_SYM2_211_L989twoop, AND
PIN, I2, I, 2_141_L136tree2
PIN, I1, I, 2_133_L60endloop
PIN, I, I, 2_79__port2p_3
PIN, O, O, 17T_2_211_L989twoop
END
SYM, 18T_SYM2_211_L989twoop, AND
PIN, I1, I, 2_141_L136tree2,,INV
PIN, I, I, 2_5__sram_sun_address_3
PIN, O, O, 18T_2_211_L989twoop
END
SYM, 19T_SYM2_211_L989twoop, AND
PIN, I1, I, 2_133_L60endloop,,INV
PIN, I, I, 2_5__sram_sun_address_3
PIN, O, O, 19T_2_211_L989twoop
END
SYM, 20T_SYM2_211_L989twoop, AND
PIN, I1, I, 2_5__sram_sun_address_3
PIN, I, I, 2_79__port2p_3
PIN, O, O, 20T_2_211_L989twoop
END
SYM, SYM2_211_L989twoop, OR
PIN, I0, I, 17T_2_211_L989twoop
PIN, I1, I, 18T_2_211_L989twoop
PIN, I2, I, 19T_2_211_L989twoop
PIN, I3, I, 20T_2_211_L989twoop
PIN, O, O, 2_211_L989twoop
END
SYM, 17T_SYM2_211_L999twoop, AND
PIN, I2, I, 2_141_L136tree2
PIN, I1, I, 2_133_L60endloop
PIN, I, I, 2_79__port2p_4
PIN, O, O, 17T_2_211_L999twoop
END
SYM, 18T_SYM2_211_L999twoop, AND
PIN, I1, I, 2_141_L136tree2,,INV
PIN, I, I, 2_5__sram_sun_address_4
PIN, O, O, 18T_2_211_L999twoop
END
SYM, 19T_SYM2_211_L999twoop, AND
PIN, I1, I, 2_133_L60endloop,,INV
PIN, I, I, 2_5__sram_sun_address_4
PIN, O, O, 19T_2_211_L999twoop
END
SYM, 20T_SYM2_211_L999twoop, AND
PIN, I1, I, 2_5__sram_sun_address_4
PIN, I, I, 2_79__port2p_4
PIN, O, O, 20T_2_211_L999twoop
END
SYM, SYM2_211_L999twoop, OR
PIN, I0, I, 17T_2_211_L999twoop
PIN, I1, I, 18T_2_211_L999twoop
PIN, I2, I, 19T_2_211_L999twoop
PIN, I3, I, 20T_2_211_L999twoop
PIN, O, O, 2_211_L999twoop
END
SYM, 17T_SYM2_211_L1009twoop, AND
PIN, I2, I, 2_141_L136tree2
PIN, I1, I, 2_133_L60endloop
PIN, I, I, 2_79__port2p_5
PIN, O, O, 17T_2_211_L1009twoop
END
SYM, 18T_SYM2_211_L1009twoop, AND
PIN, I1, I, 2_141_L136tree2,,INV
PIN, I, I, 2_5__sram_sun_address_5
PIN, O, O, 18T_2_211_L1009twoop
END
SYM, 19T_SYM2_211_L1009twoop, AND
PIN, I1, I, 2_133_L60endloop,,INV
PIN, I, I, 2_5__sram_sun_address_5
PIN, O, O, 19T_2_211_L1009twoop
END
SYM, 20T_SYM2_211_L1009twoop, AND
PIN, I1, I, 2_5__sram_sun_address_5
PIN, I, I, 2_79__port2p_5
PIN, O, O, 20T_2_211_L1009twoop
END
SYM, SYM2_211_L1009twoop, OR
PIN, I0, I, 17T_2_211_L1009twoop
PIN, I1, I, 18T_2_211_L1009twoop
PIN, I2, I, 19T_2_211_L1009twoop
PIN, I3, I, 20T_2_211_L1009twoop
PIN, O, O, 2_211_L1009twoop
END
SYM, 17T_SYM2_211_L1020twoop, AND
PIN, I2, I, 2_141_L136tree2
PIN, I1, I, 2_133_L60endloop
PIN, I, I, 2_79__port2p_6
PIN, O, O, 17T_2_211_L1020twoop
END
SYM, 18T_SYM2_211_L1020twoop, AND
PIN, I1, I, 2_141_L136tree2,,INV
PIN, I, I, 2_5__sram_sun_address_6
PIN, O, O, 18T_2_211_L1020twoop
END
SYM, 19T_SYM2_211_L1020twoop, AND
PIN, I1, I, 2_133_L60endloop,,INV
PIN, I, I, 2_5__sram_sun_address_6
PIN, O, O, 19T_2_211_L1020twoop
END
SYM, 20T_SYM2_211_L1020twoop, AND
PIN, I1, I, 2_5__sram_sun_address_6
PIN, I, I, 2_79__port2p_6
PIN, O, O, 20T_2_211_L1020twoop
END
SYM, SYM2_211_L1020twoop, OR
PIN, I0, I, 17T_2_211_L1020twoop
PIN, I1, I, 18T_2_211_L1020twoop
PIN, I2, I, 19T_2_211_L1020twoop
PIN, I3, I, 20T_2_211_L1020twoop
PIN, O, O, 2_211_L1020twoop
END
SYM, 17T_SYM2_211_L1030twoop, AND
PIN, I2, I, 2_141_L136tree2
PIN, I1, I, 2_133_L60endloop
PIN, I, I, 2_79__port2p_7
PIN, O, O, 17T_2_211_L1030twoop
END
SYM, 18T_SYM2_211_L1030twoop, AND
PIN, I1, I, 2_141_L136tree2,,INV
PIN, I, I, 2_5__sram_sun_address_7
PIN, O, O, 18T_2_211_L1030twoop
END
SYM, 19T_SYM2_211_L1030twoop, AND
PIN, I1, I, 2_133_L60endloop,,INV
PIN, I, I, 2_5__sram_sun_address_7
PIN, O, O, 19T_2_211_L1030twoop
END
SYM, 20T_SYM2_211_L1030twoop, AND
PIN, I1, I, 2_5__sram_sun_address_7
PIN, I, I, 2_79__port2p_7
PIN, O, O, 20T_2_211_L1030twoop
END
SYM, SYM2_211_L1030twoop, OR
PIN, I0, I, 17T_2_211_L1030twoop
PIN, I1, I, 18T_2_211_L1030twoop
PIN, I2, I, 19T_2_211_L1030twoop
PIN, I3, I, 20T_2_211_L1030twoop
PIN, O, O, 2_211_L1030twoop
END
SYM, 17T_SYM2_211_L1040twoop, AND
PIN, I2, I, 2_141_L136tree2
PIN, I1, I, 2_133_L60endloop
PIN, I, I, 2_79__port2p_8
PIN, O, O, 17T_2_211_L1040twoop
END
SYM, 18T_SYM2_211_L1040twoop, AND
PIN, I1, I, 2_141_L136tree2,,INV
PIN, I, I, 2_5__sram_sun_address_8
PIN, O, O, 18T_2_211_L1040twoop
END
SYM, 19T_SYM2_211_L1040twoop, AND
PIN, I1, I, 2_133_L60endloop,,INV
PIN, I, I, 2_5__sram_sun_address_8
PIN, O, O, 19T_2_211_L1040twoop
END
SYM, 20T_SYM2_211_L1040twoop, AND
PIN, I1, I, 2_5__sram_sun_address_8
PIN, I, I, 2_79__port2p_8
PIN, O, O, 20T_2_211_L1040twoop
END
SYM, SYM2_211_L1040twoop, OR
PIN, I0, I, 17T_2_211_L1040twoop
PIN, I1, I, 18T_2_211_L1040twoop
PIN, I2, I, 19T_2_211_L1040twoop
PIN, I3, I, 20T_2_211_L1040twoop
PIN, O, O, 2_211_L1040twoop
END
SYM, 17T_SYM2_211_L1051twoop, AND
PIN, I2, I, 2_141_L136tree2
PIN, I1, I, 2_133_L60endloop
PIN, I, I, 2_79__port2p_9
PIN, O, O, 17T_2_211_L1051twoop
END
SYM, 18T_SYM2_211_L1051twoop, AND
PIN, I1, I, 2_141_L136tree2,,INV
PIN, I, I, 2_5__sram_sun_address_9
PIN, O, O, 18T_2_211_L1051twoop
END
SYM, 19T_SYM2_211_L1051twoop, AND
PIN, I1, I, 2_133_L60endloop,,INV
PIN, I, I, 2_5__sram_sun_address_9
PIN, O, O, 19T_2_211_L1051twoop
END
SYM, 20T_SYM2_211_L1051twoop, AND
PIN, I1, I, 2_5__sram_sun_address_9
PIN, I, I, 2_79__port2p_9
PIN, O, O, 20T_2_211_L1051twoop
END
SYM, SYM2_211_L1051twoop, OR
PIN, I0, I, 17T_2_211_L1051twoop
PIN, I1, I, 18T_2_211_L1051twoop
PIN, I2, I, 19T_2_211_L1051twoop
PIN, I3, I, 20T_2_211_L1051twoop
PIN, O, O, 2_211_L1051twoop
END
SYM, 17T_SYM2_211_L1061twoop, AND
PIN, I2, I, 2_141_L136tree2
PIN, I1, I, 2_133_L60endloop
PIN, I, I, 2_79__port2p_10
PIN, O, O, 17T_2_211_L1061twoop
END
SYM, 18T_SYM2_211_L1061twoop, AND
PIN, I1, I, 2_141_L136tree2,,INV
PIN, I, I, 2_5__sram_sun_address_10
PIN, O, O, 18T_2_211_L1061twoop
END
SYM, 19T_SYM2_211_L1061twoop, AND
PIN, I1, I, 2_133_L60endloop,,INV
PIN, I, I, 2_5__sram_sun_address_10
PIN, O, O, 19T_2_211_L1061twoop
END
SYM, 20T_SYM2_211_L1061twoop, AND
PIN, I1, I, 2_5__sram_sun_address_10
PIN, I, I, 2_79__port2p_10
PIN, O, O, 20T_2_211_L1061twoop
END
SYM, SYM2_211_L1061twoop, OR
PIN, I0, I, 17T_2_211_L1061twoop
PIN, I1, I, 18T_2_211_L1061twoop
PIN, I2, I, 19T_2_211_L1061twoop
PIN, I3, I, 20T_2_211_L1061twoop
PIN, O, O, 2_211_L1061twoop
END
SYM, 17T_SYM2_211_L1071twoop, AND
PIN, I2, I, 2_141_L136tree2
PIN, I1, I, 2_133_L60endloop
PIN, I, I, 2_79__port2p_11
PIN, O, O, 17T_2_211_L1071twoop
END
SYM, 18T_SYM2_211_L1071twoop, AND
PIN, I1, I, 2_141_L136tree2,,INV
PIN, I, I, 2_5__sram_sun_address_11
PIN, O, O, 18T_2_211_L1071twoop
END
SYM, 19T_SYM2_211_L1071twoop, AND
PIN, I1, I, 2_133_L60endloop,,INV
PIN, I, I, 2_5__sram_sun_address_11
PIN, O, O, 19T_2_211_L1071twoop
END
SYM, 20T_SYM2_211_L1071twoop, AND
PIN, I1, I, 2_5__sram_sun_address_11
PIN, I, I, 2_79__port2p_11
PIN, O, O, 20T_2_211_L1071twoop
END
SYM, SYM2_211_L1071twoop, OR
PIN, I0, I, 17T_2_211_L1071twoop
PIN, I1, I, 18T_2_211_L1071twoop
PIN, I2, I, 19T_2_211_L1071twoop
PIN, I3, I, 20T_2_211_L1071twoop
PIN, O, O, 2_211_L1071twoop
END
SYM, 17T_SYM2_211_L1081twoop, AND
PIN, I2, I, 2_141_L136tree2
PIN, I1, I, 2_133_L60endloop
PIN, I, I, 2_79__port1p_5
PIN, O, O, 17T_2_211_L1081twoop
END
SYM, 18T_SYM2_211_L1081twoop, AND
PIN, I1, I, 2_141_L136tree2,,INV
PIN, I, I, 2_5__sram_sun_address_12
PIN, O, O, 18T_2_211_L1081twoop
END
SYM, 19T_SYM2_211_L1081twoop, AND
PIN, I1, I, 2_133_L60endloop,,INV
PIN, I, I, 2_5__sram_sun_address_12
PIN, O, O, 19T_2_211_L1081twoop
END
SYM, 20T_SYM2_211_L1081twoop, AND
PIN, I1, I, 2_5__sram_sun_address_12
PIN, I, I, 2_79__port1p_5
PIN, O, O, 20T_2_211_L1081twoop
END
SYM, SYM2_211_L1081twoop, OR
PIN, I0, I, 17T_2_211_L1081twoop
PIN, I1, I, 18T_2_211_L1081twoop
PIN, I2, I, 19T_2_211_L1081twoop
PIN, I3, I, 20T_2_211_L1081twoop
PIN, O, O, 2_211_L1081twoop
END
SYM, 17T_SYM2_211_L1091twoop, AND
PIN, I2, I, 2_141_L136tree2
PIN, I1, I, 2_133_L60endloop
PIN, I, I, 2_79__port1p_6
PIN, O, O, 17T_2_211_L1091twoop
END
SYM, 18T_SYM2_211_L1091twoop, AND
PIN, I1, I, 2_141_L136tree2,,INV
PIN, I, I, 2_5__sram_sun_address_13
PIN, O, O, 18T_2_211_L1091twoop
END
SYM, 19T_SYM2_211_L1091twoop, AND
PIN, I1, I, 2_133_L60endloop,,INV
PIN, I, I, 2_5__sram_sun_address_13
PIN, O, O, 19T_2_211_L1091twoop
END
SYM, 20T_SYM2_211_L1091twoop, AND
PIN, I1, I, 2_5__sram_sun_address_13
PIN, I, I, 2_79__port1p_6
PIN, O, O, 20T_2_211_L1091twoop
END
SYM, SYM2_211_L1091twoop, OR
PIN, I0, I, 17T_2_211_L1091twoop
PIN, I1, I, 18T_2_211_L1091twoop
PIN, I2, I, 19T_2_211_L1091twoop
PIN, I3, I, 20T_2_211_L1091twoop
PIN, O, O, 2_211_L1091twoop
END
SYM, 17T_SYM2_211_L1101twoop, AND
PIN, I2, I, 2_141_L136tree2
PIN, I1, I, 2_133_L60endloop
PIN, I, I, 2_79__port1p_7
PIN, O, O, 17T_2_211_L1101twoop
END
SYM, 18T_SYM2_211_L1101twoop, AND
PIN, I1, I, 2_141_L136tree2,,INV
PIN, I, I, 2_5__sram_sun_address_14
PIN, O, O, 18T_2_211_L1101twoop
END
SYM, 19T_SYM2_211_L1101twoop, AND
PIN, I1, I, 2_133_L60endloop,,INV
PIN, I, I, 2_5__sram_sun_address_14
PIN, O, O, 19T_2_211_L1101twoop
END
SYM, 20T_SYM2_211_L1101twoop, AND
PIN, I1, I, 2_5__sram_sun_address_14
PIN, I, I, 2_79__port1p_7
PIN, O, O, 20T_2_211_L1101twoop
END
SYM, SYM2_211_L1101twoop, OR
PIN, I0, I, 17T_2_211_L1101twoop
PIN, I1, I, 18T_2_211_L1101twoop
PIN, I2, I, 19T_2_211_L1101twoop
PIN, I3, I, 20T_2_211_L1101twoop
PIN, O, O, 2_211_L1101twoop
END
SYM, 17T_SYM2_211_L1111twoop, AND
PIN, I2, I, 2_141_L136tree2
PIN, I1, I, 2_133_L60endloop
PIN, I, I, 2_79__port1p_8
PIN, O, O, 17T_2_211_L1111twoop
END
SYM, 18T_SYM2_211_L1111twoop, AND
PIN, I1, I, 2_141_L136tree2,,INV
PIN, I, I, 2_5__sram_sun_address_15
PIN, O, O, 18T_2_211_L1111twoop
END
SYM, 19T_SYM2_211_L1111twoop, AND
PIN, I1, I, 2_133_L60endloop,,INV
PIN, I, I, 2_5__sram_sun_address_15
PIN, O, O, 19T_2_211_L1111twoop
END
SYM, 20T_SYM2_211_L1111twoop, AND
PIN, I1, I, 2_5__sram_sun_address_15
PIN, I, I, 2_79__port1p_8
PIN, O, O, 20T_2_211_L1111twoop
END
SYM, SYM2_211_L1111twoop, OR
PIN, I0, I, 17T_2_211_L1111twoop
PIN, I1, I, 18T_2_211_L1111twoop
PIN, I2, I, 19T_2_211_L1111twoop
PIN, I3, I, 20T_2_211_L1111twoop
PIN, O, O, 2_211_L1111twoop
END
SYM, 17T_SYM2_211_L1121twoop, AND
PIN, I2, I, 2_141_L136tree2
PIN, I1, I, 2_133_L60endloop
PIN, I, I, 2_79__port1p_9
PIN, O, O, 17T_2_211_L1121twoop
END
SYM, 18T_SYM2_211_L1121twoop, AND
PIN, I1, I, 2_141_L136tree2,,INV
PIN, I, I, 2_5__sram_sun_address_16
PIN, O, O, 18T_2_211_L1121twoop
END
SYM, 19T_SYM2_211_L1121twoop, AND
PIN, I1, I, 2_133_L60endloop,,INV
PIN, I, I, 2_5__sram_sun_address_16
PIN, O, O, 19T_2_211_L1121twoop
END
SYM, 20T_SYM2_211_L1121twoop, AND
PIN, I1, I, 2_5__sram_sun_address_16
PIN, I, I, 2_79__port1p_9
PIN, O, O, 20T_2_211_L1121twoop
END
SYM, SYM2_211_L1121twoop, OR
PIN, I0, I, 17T_2_211_L1121twoop
PIN, I1, I, 18T_2_211_L1121twoop
PIN, I2, I, 19T_2_211_L1121twoop
PIN, I3, I, 20T_2_211_L1121twoop
PIN, O, O, 2_211_L1121twoop
END
SYM, 3T_SYM2_211_L1144word_1, AND
PIN, I1, I, T2_176L522_2_1_curstate,,INV
PIN, I, I, 2_12__sram_sun_write
PIN, O, O, 3T_2_211_L1144word_1
END
SYM, 4T_SYM2_211_L1144word_1, AND
PIN, I1, I, 2_176_L518tree2,,INV
PIN, I, I, 2_12__sram_sun_write
PIN, O, O, 4T_2_211_L1144word_1
END
SYM, SYM2_211_L1144word_1, OR
PIN, I0, I, 3T_2_211_L1144word_1
PIN, I1, I, 4T_2_211_L1144word_1
PIN, O, O, 2_211_L1144word_1
END
SYM, 21T_SYM2_211_L1148tree2_0, AND
PIN, I2, I, 2_144_L164tree2
PIN, I1, I, 2_144_L145comp
PIN, I, I, 2_133_L60endloop
PIN, O, O, 21T_2_211_L1148tree2_0
END
SYM, 28T_SYM2_211_L1148tree2_0, BUF
PIN, I, I, 2_161_L246looptop
PIN, O, O, 28T_2_211_L1148tree2_0
END
SYM, SYM2_211_L1148tree2_0, OR
PIN, I0, I, 21T_2_211_L1148tree2_0
PIN, I1, I, 28T_2_211_L1148tree2_0
PIN, O, O, 2_211_L1148tree2_0
END
SYM, 15T_SYM2_211_L1153word_1, AND
PIN, I1, I, T2_176L522_2_1_curstate
PIN, I, I, 2_176_L518tree2
PIN, O, O, 15T_2_211_L1153word_1
END
SYM, 16T_SYM2_211_L1153word_1, AND
PIN, I1, I, 2_164_L275calling
PIN, I, I, 2_146_L175final
PIN, O, O, 16T_2_211_L1153word_1
END
SYM, SYM2_211_L1153word_1, OR
PIN, I0, I, 15T_2_211_L1153word_1
PIN, I1, I, 16T_2_211_L1153word_1
PIN, O, O, 2_211_L1153word_1
END
SYM, 15T_SYM2_211_L1153word_2, AND
PIN, I1, I, 2_141_L136tree2
PIN, I, I, 2_133_L60endloop
PIN, O, O, 15T_2_211_L1153word_2
END
SYM, 16T_SYM2_211_L1153word_2, AND
PIN, I1, I, 2_181_L549comp
PIN, I, I, T2_176L522_2_1_curstate
PIN, O, O, 16T_2_211_L1153word_2
END
SYM, SYM2_211_L1153word_2, OR
PIN, I0, I, 15T_2_211_L1153word_2
PIN, I1, I, 16T_2_211_L1153word_2
PIN, O, O, 2_211_L1153word_2
END
SYM, 61T_SYM2_211_L1157tree2_0, BUF
PIN, I, I, 2_181_L734endloop
PIN, O, O, 61T_2_211_L1157tree2_0
END
SYM, 62T_SYM2_211_L1157tree2_0, BUF
PIN, I, I, T2_161L241_2_1_curstate
PIN, O, O, 62T_2_211_L1157tree2_0
END
SYM, 63T_SYM2_211_L1157tree2_0, BUF
PIN, I, I, T2_146L192_2_1_curstate
PIN, O, O, 63T_2_211_L1157tree2_0
END
SYM, 64T_SYM2_211_L1157tree2_0, BUF
PIN, I, I, 2_128_L37looptop
PIN, O, O, 64T_2_211_L1157tree2_0
END
SYM, SYM2_211_L1157tree2_0, OR
PIN, I0, I, 61T_2_211_L1157tree2_0
PIN, I1, I, 62T_2_211_L1157tree2_0
PIN, I2, I, 63T_2_211_L1157tree2_0
PIN, I3, I, 64T_2_211_L1157tree2_0
PIN, O, O, 2_211_L1157tree2_0
END
SYM, 0T_SYM2_211_L1164word_1, AND
PIN, I3, I, 2_211_L1157tree2_0,,INV
PIN, I2, I, 2_211_L1153word_1,,INV
PIN, I1, I, 2_211_L1153word_2,,INV
PIN, I, I, 2_79__port0p_0
PIN, O, O, 0T_2_211_L1164word_1
END
SYM, SYM2_211_L1164word_1, BUF
PIN, I, I, 0T_2_211_L1164word_1
PIN, O, O, 2_211_L1164word_1
END
SYM, 0T_SYM2_211_L1183word_1, AND
PIN, I3, I, 2_211_L1157tree2_0,,INV
PIN, I2, I, 2_211_L1153word_1,,INV
PIN, I1, I, 2_211_L1153word_2,,INV
PIN, I, I, 2_79__port0p_1
PIN, O, O, 0T_2_211_L1183word_1
END
SYM, SYM2_211_L1183word_1, BUF
PIN, I, I, 0T_2_211_L1183word_1
PIN, O, O, 2_211_L1183word_1
END
SYM, 0T_SYM2_211_L1202word_1, AND
PIN, I3, I, 2_211_L1157tree2_0,,INV
PIN, I2, I, 2_211_L1153word_1,,INV
PIN, I1, I, 2_211_L1153word_2,,INV
PIN, I, I, 2_79__port0p_2
PIN, O, O, 0T_2_211_L1202word_1
END
SYM, SYM2_211_L1202word_1, BUF
PIN, I, I, 0T_2_211_L1202word_1
PIN, O, O, 2_211_L1202word_1
END
SYM, 0T_SYM2_211_L1221word_1, AND
PIN, I3, I, 2_211_L1157tree2_0,,INV
PIN, I2, I, 2_211_L1153word_1,,INV
PIN, I1, I, 2_211_L1153word_2,,INV
PIN, I, I, 2_79__port0p_3
PIN, O, O, 0T_2_211_L1221word_1
END
SYM, SYM2_211_L1221word_1, BUF
PIN, I, I, 0T_2_211_L1221word_1
PIN, O, O, 2_211_L1221word_1
END
SYM, 0T_SYM2_211_L1240word_1, AND
PIN, I3, I, 2_211_L1157tree2_0,,INV
PIN, I2, I, 2_211_L1153word_1,,INV
PIN, I1, I, 2_211_L1153word_2,,INV
PIN, I, I, 2_79__port0p_4
PIN, O, O, 0T_2_211_L1240word_1
END
SYM, SYM2_211_L1240word_1, BUF
PIN, I, I, 0T_2_211_L1240word_1
PIN, O, O, 2_211_L1240word_1
END
SYM, 0T_SYM2_211_L1259word_1, AND
PIN, I3, I, 2_211_L1157tree2_0,,INV
PIN, I2, I, 2_211_L1153word_1,,INV
PIN, I1, I, 2_211_L1153word_2,,INV
PIN, I, I, 2_79__port0p_5
PIN, O, O, 0T_2_211_L1259word_1
END
SYM, SYM2_211_L1259word_1, BUF
PIN, I, I, 0T_2_211_L1259word_1
PIN, O, O, 2_211_L1259word_1
END
SYM, 0T_SYM2_211_L1278word_1, AND
PIN, I3, I, 2_211_L1157tree2_0,,INV
PIN, I2, I, 2_211_L1153word_1,,INV
PIN, I1, I, 2_211_L1153word_2,,INV
PIN, I, I, 2_79__port0p_6
PIN, O, O, 0T_2_211_L1278word_1
END
SYM, SYM2_211_L1278word_1, BUF
PIN, I, I, 0T_2_211_L1278word_1
PIN, O, O, 2_211_L1278word_1
END
SYM, 0T_SYM2_211_L1297word_1, AND
PIN, I3, I, 2_211_L1157tree2_0,,INV
PIN, I2, I, 2_211_L1153word_1,,INV
PIN, I1, I, 2_211_L1153word_2,,INV
PIN, I, I, 2_79__port0p_7
PIN, O, O, 0T_2_211_L1297word_1
END
SYM, SYM2_211_L1297word_1, BUF
PIN, I, I, 0T_2_211_L1297word_1
PIN, O, O, 2_211_L1297word_1
END
SYM, 0T_SYM2_211_L1316word_1, AND
PIN, I3, I, 2_211_L1157tree2_0,,INV
PIN, I2, I, 2_211_L1153word_1,,INV
PIN, I1, I, 2_211_L1153word_2,,INV
PIN, I, I, 2_79__port0p_8
PIN, O, O, 0T_2_211_L1316word_1
END
SYM, SYM2_211_L1316word_1, BUF
PIN, I, I, 0T_2_211_L1316word_1
PIN, O, O, 2_211_L1316word_1
END
SYM, 2_211_L1324word_3, BUF
PIN, I, I, 2_181_L734endloop
PIN, O, O, 2_211_L1324word_3
END
SYM, 21T_SYM2_211_L1328tree2_0, AND
PIN, I2, I, 2_144_L164tree2
PIN, I1, I, 2_144_L145comp
PIN, I, I, 2_133_L60endloop
PIN, O, O, 21T_2_211_L1328tree2_0
END
SYM, 28T_SYM2_211_L1328tree2_0, BUF
PIN, I, I, T2_161L241_2_1_curstate
PIN, O, O, 28T_2_211_L1328tree2_0
END
SYM, SYM2_211_L1328tree2_0, OR
PIN, I0, I, 21T_2_211_L1328tree2_0
PIN, I1, I, 28T_2_211_L1328tree2_0
PIN, O, O, 2_211_L1328tree2_0
END
SYM, 0T_SYM2_211_L1332comp, AND
PIN, I3, I, 2_211_L1328tree2_0,,INV
PIN, I2, I, 2_211_L1153word_1,,INV
PIN, I1, I, 2_211_L1153word_2,,INV
PIN, I, I, 2_211_L1324word_3,,INV
PIN, O, O, 0T_2_211_L1332comp
END
SYM, SYM2_211_L1332comp, BUF
PIN, I, I, 0T_2_211_L1332comp
PIN, O, O, 2_211_L1332comp
END
SYM, 61T_SYM2_211_L1348tree2_1, BUF
PIN, I, I, 2_211_L1153word_1
PIN, O, O, 61T_2_211_L1348tree2_1
END
SYM, 62T_SYM2_211_L1348tree2_1, BUF
PIN, I, I, T2_161L241_2_1_curstate
PIN, O, O, 62T_2_211_L1348tree2_1
END
SYM, 63T_SYM2_211_L1348tree2_1, BUF
PIN, I, I, T2_146L192_2_1_curstate
PIN, O, O, 63T_2_211_L1348tree2_1
END
SYM, 64T_SYM2_211_L1348tree2_1, BUF
PIN, I, I, 2_128_L37looptop
PIN, O, O, 64T_2_211_L1348tree2_1
END
SYM, SYM2_211_L1348tree2_1, OR
PIN, I0, I, 61T_2_211_L1348tree2_1
PIN, I1, I, 62T_2_211_L1348tree2_1
PIN, I2, I, 63T_2_211_L1348tree2_1
PIN, I3, I, 64T_2_211_L1348tree2_1
PIN, O, O, 2_211_L1348tree2_1
END
SYM, CLK-AA, BUFGP
PIN, I, I, FPSCLK
PIN, O, O, CLK
END
EXT, FPSCLK, I
EOF
