<?xml version="1.0" encoding="utf-8"?>
<component name="bram" version="1.0">
	<description>
        <svg
           xmlns="http://www.w3.org/2000/svg" 
           version="1.1"
           width="300"
           height="200">
          <title>Exemple simple de figure SVG</title>
          <desc>
            Cette figure est constitu√©e d'un rectangle, 
            d'une segment de droite et d'un cercle.
          </desc>
          <rect
             width="100" height="80"
             x="0" y="70"
             fill="green" />
          <line
             x1="5" y1="5"
             x2="250" y2="95"
             stroke="red" />
          <circle
             cx="90" cy="80"
             r="50"
             fill="blue" />
           <text x="180" y="60">
             Un texte
           </text>
       </svg>

        Bram 2^10*2 bytes = 2048
    </description>

    <generics>
        <generic name="id" public="true" value="1" match="\d+" type="natural" destination="both" />
        <generic name="wb_size" public="false" value="16" match="\d+" type="natural" destination="fpga" />
    </generics>

    <hdl_files>
        <hdl_file filename="bram.vhd" scope="both" istop="1" />
        <hdl_file filename="xilinx_one_port_ram_async.vhd" scope="both" istop="0" />
    </hdl_files>

    <interfaces>
        <interface name="candr" class="CLK_RST">
            <ports>
                <port name="gls_reset" type="RST" size="1" dir="in"/>
                <port name="gls_clk" type="CLK" size="1" dir="in"/>
            </ports>
        </interface>
    <interface clockandreset="candr" name="swb16" class="SLAVE" bus="wishbone16" >
        <registers>
            <register name="ram" offset="0x00" size="16" rows="1024" />
        </registers>
        <ports>
            <port name="wbs_add" type="ADR" size="10" dir="in" />
            <port name="wbs_writedata" type="DAT_I" size="16" dir="in"/>
            <port name="wbs_readdata" type="DAT_O" size="16" dir="out"/>
            <port name="wbs_strobe" type="STB" size="1" dir="in"/>
            <port name="wbs_cycle" type="CYC" size="1" dir="in"/>
            <port name="wbs_write" type="WE" size="1" dir="in"/>
            <port name="wbs_ack" type="ACK" size="1" dir="out"/>
            </ports>
        </interface>
    </interfaces>


</component>
