$date
	Wed Jul 23 22:17:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module demux1to8_tb $end
$var wire 8 ! out [7:0] $end
$var reg 1 " din $end
$var reg 3 # sel [2:0] $end
$scope module uut $end
$var wire 1 $ din $end
$var wire 1 % lower $end
$var wire 8 & out [7:0] $end
$var wire 3 ' sel [2:0] $end
$var wire 1 ( upper $end
$scope module d0 $end
$var wire 1 % din $end
$var wire 4 ) out [3:0] $end
$var wire 2 * sel [1:0] $end
$upscope $end
$scope module d1 $end
$var wire 1 ( din $end
$var wire 4 + out [3:0] $end
$var wire 2 , sel [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
b0 +
b0 *
b1 )
0(
b0 '
b1 &
1%
1$
b0 #
1"
b1 !
$end
#10
b10 !
b10 &
b10 )
b1 *
b1 ,
b1 #
b1 '
#20
b100 !
b100 &
b100 )
b10 *
b10 ,
b10 #
b10 '
#30
b1000 !
b1000 &
b1000 )
b11 *
b11 ,
b11 #
b11 '
#40
b1 +
b10000 !
b10000 &
b0 )
0%
1(
b0 *
b0 ,
b100 #
b100 '
#50
b100000 !
b100000 &
b10 +
b1 *
b1 ,
b101 #
b101 '
#60
b1000000 !
b1000000 &
b100 +
b10 *
b10 ,
b110 #
b110 '
#70
b10000000 !
b10000000 &
b1000 +
b11 *
b11 ,
b111 #
b111 '
#80
b0 !
b0 &
b0 +
b0 *
b0 ,
0(
b0 #
b0 '
0"
0$
#90
b1 *
b1 ,
b101 #
b101 '
#100
