module mul(
input   wire    [31:0]  in_1,
input   wire    [31:0]  in_2,
output  reg     [63:0]  out
);

endmodule 

