<stg><name>ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2</name>


<trans_list>

<trans id="142" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %read_block = alloca i32 1

]]></Node>
<StgValue><ssdm name="read_block"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="39" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %ofm_y = alloca i32 1

]]></Node>
<StgValue><ssdm name="ofm_y"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %current_block_write = alloca i32 1

]]></Node>
<StgValue><ssdm name="current_block_write"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %current_line_in_block = alloca i32 1

]]></Node>
<StgValue><ssdm name="current_line_in_block"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %inp = alloca i32 1

]]></Node>
<StgValue><ssdm name="inp"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %current_line = alloca i32 1

]]></Node>
<StgValue><ssdm name="current_line"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %counter_internal_block = alloca i32 1

]]></Node>
<StgValue><ssdm name="counter_internal_block"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %inputBuf, i64 666, i64 21, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %inputBuf_1, i64 666, i64 21, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %convInp_i, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
newFuncRoot:13 %bound_read = read i39 @_ssdm_op_Read.ap_auto.i39, i39 %bound

]]></Node>
<StgValue><ssdm name="bound_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i32 0, i32 %counter_internal_block

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i32 0, i32 %current_line

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i32 0, i32 %inp

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i32 0, i32 %current_line_in_block

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %store_ln0 = store i32 0, i32 %current_block_write

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i32 0, i32 %ofm_y

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="39" op_1_bw="39">
<![CDATA[
newFuncRoot:20 %store_ln0 = store i39 0, i39 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:21 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %store_ln0 = store i32 0, i32 %read_block

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:23 %br_ln0 = br void %for.body12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body12:0 %i_3 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="39" op_0_bw="39" op_1_bw="0">
<![CDATA[
for.body12:1 %indvar_flatten_load = load i39 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body12:2 %current_block_write_1 = load i32 %current_block_write

]]></Node>
<StgValue><ssdm name="current_block_write_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body12:3 %inp_1 = load i32 %inp

]]></Node>
<StgValue><ssdm name="inp_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body12:4 %counter_internal_block_1 = load i32 %counter_internal_block

]]></Node>
<StgValue><ssdm name="counter_internal_block_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="39" op_1_bw="39">
<![CDATA[
for.body12:5 %icmp_ln196 = icmp_eq  i39 %indvar_flatten_load, i39 %bound_read

]]></Node>
<StgValue><ssdm name="icmp_ln196"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
for.body12:6 %add_ln196 = add i39 %indvar_flatten_load, i39 1

]]></Node>
<StgValue><ssdm name="add_ln196"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body12:7 %br_ln196 = br i1 %icmp_ln196, void %for.inc85, void %for.end87.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc85:0 %read_block_load = load i32 %read_block

]]></Node>
<StgValue><ssdm name="read_block_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc85:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_196_1_VITIS_LOOP_197_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc85:2 %icmp_ln197 = icmp_eq  i7 %i_3, i7 110

]]></Node>
<StgValue><ssdm name="icmp_ln197"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc85:3 %select_ln190 = select i1 %icmp_ln197, i32 0, i32 %read_block_load

]]></Node>
<StgValue><ssdm name="select_ln190"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc85:4 %specpipeline_ln198 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln198"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc85:5 %specloopname_ln197 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln197"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="32">
<![CDATA[
for.inc85:6 %trunc_ln190 = trunc i32 %current_block_write_1

]]></Node>
<StgValue><ssdm name="trunc_ln190"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc85:7 %icmp_ln199 = icmp_ult  i32 %inp_1, i32 10

]]></Node>
<StgValue><ssdm name="icmp_ln199"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc85:8 %br_ln199 = br i1 %icmp_ln199, void %if.else, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:0 %icmp_ln215 = icmp_ult  i32 %counter_internal_block_1, i32 9

]]></Node>
<StgValue><ssdm name="icmp_ln215"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else:1 %br_ln215 = br i1 %icmp_ln215, void %if.end59, void %if.then25

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then25:0 %current_line_in_block_load = load i32 %current_line_in_block

]]></Node>
<StgValue><ssdm name="current_line_in_block_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="32">
<![CDATA[
if.then25:2 %zext_ln221 = zext i32 %current_line_in_block_load

]]></Node>
<StgValue><ssdm name="zext_ln221"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then25:3 %inputBuf_addr_1 = getelementptr i3 %inputBuf, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="inputBuf_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then25:4 %inputBuf_1_addr_1 = getelementptr i3 %inputBuf_1, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="inputBuf_1_addr_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="4">
<![CDATA[
if.then25:5 %inputBuf_load = load i4 %inputBuf_addr_1

]]></Node>
<StgValue><ssdm name="inputBuf_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="4">
<![CDATA[
if.then25:6 %inputBuf_1_load = load i4 %inputBuf_1_addr_1

]]></Node>
<StgValue><ssdm name="inputBuf_1_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then25:9 %ofm_x = add i32 %current_line_in_block_load, i32 1

]]></Node>
<StgValue><ssdm name="ofm_x"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then25:10 %icmp_ln233 = icmp_eq  i32 %ofm_x, i32 10

]]></Node>
<StgValue><ssdm name="icmp_ln233"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then25:11 %br_ln233 = br i1 %icmp_ln233, void %if.then25.if.end59_crit_edge, void %if.then50

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then25.if.end59_crit_edge:0 %store_ln233 = store i32 %ofm_x, i32 %current_line_in_block

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
if.then25.if.end59_crit_edge:1 %br_ln233 = br void %if.end59

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then50:0 %ofm_y_load = load i32 %ofm_y

]]></Node>
<StgValue><ssdm name="ofm_y_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then50:1 %ofm_y_1 = add i32 %ofm_y_load, i32 1

]]></Node>
<StgValue><ssdm name="ofm_y_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then50:2 %icmp_ln236 = icmp_eq  i32 %ofm_y_1, i32 10

]]></Node>
<StgValue><ssdm name="icmp_ln236"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then50:3 %inp_3 = select i1 %icmp_ln236, i32 0, i32 %inp_1

]]></Node>
<StgValue><ssdm name="inp_3"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then50:4 %ofm_y_2 = select i1 %icmp_ln236, i32 0, i32 %ofm_y_1

]]></Node>
<StgValue><ssdm name="ofm_y_2"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then50:5 %store_ln240 = store i32 %inp_3, i32 %inp

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then50:6 %store_ln240 = store i32 0, i32 %current_line_in_block

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then50:7 %store_ln240 = store i32 %ofm_y_2, i32 %ofm_y

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
if.then50:8 %br_ln240 = br void %if.end59

]]></Node>
<StgValue><ssdm name="br_ln240"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end59:0 %icmp_ln245 = icmp_ult  i32 %select_ln190, i32 10

]]></Node>
<StgValue><ssdm name="icmp_ln245"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end59:1 %and_ln245 = and i1 %icmp_ln215, i1 %icmp_ln245

]]></Node>
<StgValue><ssdm name="and_ln245"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end59:2 %br_ln245 = br i1 %and_ln245, void %if.end59.if.end78_crit_edge, void %if.then62

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end59.if.end78_crit_edge:0 %store_ln245 = store i32 %select_ln190, i32 %read_block

]]></Node>
<StgValue><ssdm name="store_ln245"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
if.end59.if.end78_crit_edge:1 %br_ln245 = br void %if.end78

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then62:0 %current_line_load_2 = load i32 %current_line

]]></Node>
<StgValue><ssdm name="current_line_load_2"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then62:5 %br_ln248 = br i1 %trunc_ln190, void %arrayidx681.case.0, void %arrayidx681.case.1

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
arrayidx681.exit:0 %current_line_load_3 = load i32 %current_line

]]></Node>
<StgValue><ssdm name="current_line_load_3"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx681.exit:1 %current_line_2 = add i32 %current_line_load_3, i32 1

]]></Node>
<StgValue><ssdm name="current_line_2"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx681.exit:2 %icmp_ln252 = icmp_eq  i32 %current_line_2, i32 10

]]></Node>
<StgValue><ssdm name="icmp_ln252"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx681.exit:3 %br_ln252 = br i1 %icmp_ln252, void %arrayidx681.exit.if.end78_crit_edge, void %if.then71

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx681.exit.if.end78_crit_edge:0 %store_ln252 = store i32 %current_line_2, i32 %current_line

]]></Node>
<StgValue><ssdm name="store_ln252"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx681.exit.if.end78_crit_edge:1 %store_ln252 = store i32 %select_ln190, i32 %read_block

]]></Node>
<StgValue><ssdm name="store_ln252"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
arrayidx681.exit.if.end78_crit_edge:2 %br_ln252 = br void %if.end78

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then71:0 %read_block_2 = add i32 %select_ln190, i32 1

]]></Node>
<StgValue><ssdm name="read_block_2"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then71:1 %current_block_write_4 = add i32 %current_block_write_1, i32 1

]]></Node>
<StgValue><ssdm name="current_block_write_4"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then71:2 %icmp_ln257 = icmp_eq  i32 %current_block_write_4, i32 2

]]></Node>
<StgValue><ssdm name="icmp_ln257"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then71:3 %current_block_write_5 = select i1 %icmp_ln257, i32 0, i32 %current_block_write_4

]]></Node>
<StgValue><ssdm name="current_block_write_5"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then71:4 %store_ln261 = store i32 0, i32 %current_line

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then71:5 %store_ln261 = store i32 %current_block_write_5, i32 %current_block_write

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then71:6 %store_ln261 = store i32 %read_block_2, i32 %read_block

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
if.then71:7 %br_ln261 = br void %if.end78

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end78:0 %counter_internal_block_2 = add i32 %counter_internal_block_1, i32 1

]]></Node>
<StgValue><ssdm name="counter_internal_block_2"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end78:1 %icmp_ln264 = icmp_eq  i32 %counter_internal_block_2, i32 9

]]></Node>
<StgValue><ssdm name="icmp_ln264"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end78:2 %counter_internal_block_3 = select i1 %icmp_ln264, i32 0, i32 %counter_internal_block_2

]]></Node>
<StgValue><ssdm name="counter_internal_block_3"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end78:3 %store_ln264 = store i32 %counter_internal_block_3, i32 %counter_internal_block

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
if.end78:4 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then:0 %current_line_load = load i32 %current_line

]]></Node>
<StgValue><ssdm name="current_line_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then:5 %br_ln202 = br i1 %trunc_ln190, void %arrayidx153.case.0, void %arrayidx153.case.1

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
arrayidx153.exit:0 %current_line_load_1 = load i32 %current_line

]]></Node>
<StgValue><ssdm name="current_line_load_1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx153.exit:1 %current_line_1 = add i32 %current_line_load_1, i32 1

]]></Node>
<StgValue><ssdm name="current_line_1"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx153.exit:2 %inp_2 = add i32 %inp_1, i32 1

]]></Node>
<StgValue><ssdm name="inp_2"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx153.exit:3 %icmp_ln205 = icmp_eq  i32 %current_line_1, i32 10

]]></Node>
<StgValue><ssdm name="icmp_ln205"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx153.exit:4 %store_ln205 = store i32 %inp_2, i32 %inp

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx153.exit:5 %br_ln205 = br i1 %icmp_ln205, void %arrayidx153.exit.for.inc_crit_edge, void %if.then18

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="1"/>
<literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx153.exit.for.inc_crit_edge:0 %store_ln205 = store i32 %current_line_1, i32 %current_line

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="1"/>
<literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx153.exit.for.inc_crit_edge:1 %store_ln205 = store i32 %select_ln190, i32 %read_block

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="1"/>
<literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
arrayidx153.exit.for.inc_crit_edge:2 %br_ln205 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="1"/>
<literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then18:0 %current_block_write_2 = add i32 %current_block_write_1, i32 1

]]></Node>
<StgValue><ssdm name="current_block_write_2"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="1"/>
<literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then18:1 %icmp_ln208 = icmp_eq  i32 %current_block_write_2, i32 2

]]></Node>
<StgValue><ssdm name="icmp_ln208"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="1"/>
<literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then18:2 %current_block_write_3 = select i1 %icmp_ln208, i32 0, i32 %current_block_write_2

]]></Node>
<StgValue><ssdm name="current_block_write_3"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="1"/>
<literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then18:3 %read_block_1 = add i32 %select_ln190, i32 1

]]></Node>
<StgValue><ssdm name="read_block_1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="1"/>
<literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then18:4 %store_ln213 = store i32 0, i32 %counter_internal_block

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="1"/>
<literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then18:5 %store_ln213 = store i32 0, i32 %current_line

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="1"/>
<literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then18:6 %store_ln213 = store i32 %current_block_write_3, i32 %current_block_write

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="1"/>
<literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then18:7 %store_ln213 = store i32 %read_block_1, i32 %read_block

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
<literal name="icmp_ln199" val="1"/>
<literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
if.then18:8 %br_ln213 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:0 %add_ln197 = add i7 %i_3, i7 1

]]></Node>
<StgValue><ssdm name="add_ln197"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc:1 %i_4 = select i1 %icmp_ln197, i7 1, i7 %add_ln197

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="39" op_1_bw="39" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:2 %store_ln197 = store i39 %add_ln196, i39 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:3 %store_ln197 = store i7 %i_4, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
for.inc:4 %br_ln197 = br void %for.body12

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0">
<![CDATA[
for.end87.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="120" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then25:1 %xor_ln216 = xor i1 %trunc_ln190, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln216"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="4">
<![CDATA[
if.then25:5 %inputBuf_load = load i4 %inputBuf_addr_1

]]></Node>
<StgValue><ssdm name="inputBuf_load"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="4">
<![CDATA[
if.then25:6 %inputBuf_1_load = load i4 %inputBuf_1_addr_1

]]></Node>
<StgValue><ssdm name="inputBuf_1_load"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="3" op_3_bw="1">
<![CDATA[
if.then25:7 %p_0 = mux i3 @_ssdm_op_Mux.ap_auto.2i3.i1, i3 %inputBuf_load, i3 %inputBuf_1_load, i1 %xor_ln216

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.then25:8 %write_ln222 = write void @_ssdm_op_Write.ap_fifo.volatile.i3P0A, i3 %convInp_i, i3 %p_0

]]></Node>
<StgValue><ssdm name="write_ln222"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then62:1 %in_r_read_1 = read i3 @_ssdm_op_Read.ap_fifo.volatile.i3P0A, i3 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read_1"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="32">
<![CDATA[
if.then62:2 %zext_ln248 = zext i32 %current_line_load_2

]]></Node>
<StgValue><ssdm name="zext_ln248"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then62:3 %inputBuf_addr_2 = getelementptr i3 %inputBuf, i64 0, i64 %zext_ln248

]]></Node>
<StgValue><ssdm name="inputBuf_addr_2"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then62:4 %inputBuf_1_addr_2 = getelementptr i3 %inputBuf_1, i64 0, i64 %zext_ln248

]]></Node>
<StgValue><ssdm name="inputBuf_1_addr_2"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
<literal name="trunc_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="3" op_1_bw="4">
<![CDATA[
arrayidx681.case.0:0 %store_ln248 = store i3 %in_r_read_1, i4 %inputBuf_addr_2

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
<literal name="trunc_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
arrayidx681.case.0:1 %br_ln248 = br void %arrayidx681.exit

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
<literal name="trunc_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="3" op_1_bw="4">
<![CDATA[
arrayidx681.case.1:0 %store_ln248 = store i3 %in_r_read_1, i4 %inputBuf_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
<literal name="trunc_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
arrayidx681.case.1:1 %br_ln248 = br void %arrayidx681.exit

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then:1 %in_r_read = read i3 @_ssdm_op_Read.ap_fifo.volatile.i3P0A, i3 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="32">
<![CDATA[
if.then:2 %zext_ln202 = zext i32 %current_line_load

]]></Node>
<StgValue><ssdm name="zext_ln202"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:3 %inputBuf_addr = getelementptr i3 %inputBuf, i64 0, i64 %zext_ln202

]]></Node>
<StgValue><ssdm name="inputBuf_addr"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:4 %inputBuf_1_addr = getelementptr i3 %inputBuf_1, i64 0, i64 %zext_ln202

]]></Node>
<StgValue><ssdm name="inputBuf_1_addr"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
<literal name="trunc_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="3" op_1_bw="4">
<![CDATA[
arrayidx153.case.0:0 %store_ln202 = store i3 %in_r_read, i4 %inputBuf_addr

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
<literal name="trunc_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
arrayidx153.case.0:1 %br_ln202 = br void %arrayidx153.exit

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
<literal name="trunc_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="3" op_1_bw="4">
<![CDATA[
arrayidx153.case.1:0 %store_ln202 = store i3 %in_r_read, i4 %inputBuf_1_addr

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
<literal name="trunc_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
arrayidx153.case.1:1 %br_ln202 = br void %arrayidx153.exit

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
