

================================================================
== Vitis HLS Report for 'segment_sc_packet_Pipeline_segment_stream'
================================================================
* Date:           Thu Oct  5 15:01:49 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Dedup
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.500 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- segment_stream  |        ?|        ?|         4|          2|          2|     ?|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     324|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        1|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|     175|    -|
|Register         |        -|     -|     366|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        1|     0|     366|     499|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-----------------+----------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                                Module                                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |rabinwintab_2_U  |segment_bc_packet_Pipeline_segment_stream_rabinwintab_ROM_1P_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +-----------------+----------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                                      |        1|  0|   0|    0|   256|    8|     1|         2048|
    +-----------------+----------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |bc_size_buffer_V_2_fu_278_p2      |         +|   0|  0|  71|          64|           2|
    |i_4_fu_284_p2                     |         +|   0|  0|  39|          32|           1|
    |size_buffer_V_1_fu_272_p2         |         +|   0|  0|  71|          64|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op41_read_state3     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_tran3to6_state3      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_tran3to7_state3      |       and|   0|  0|   2|           1|           1|
    |icmp_ln1019_1_fu_261_p2           |      icmp|   0|  0|  29|          64|           1|
    |icmp_ln106_fu_239_p2              |      icmp|   0|  0|  20|          32|          14|
    |icmp_ln108_fu_255_p2              |      icmp|   0|  0|  12|          12|           1|
    |ap_block_state4_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    |h_2_fu_308_p2                     |       xor|   0|  0|  32|          32|          32|
    |h_4_fu_338_p2                     |       xor|   0|  0|  32|          32|          32|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 324|         342|          94|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |UnifiedRetVal_reg_187    |  14|          3|    2|          6|
    |ap_NS_fsm                |  43|          8|    1|          8|
    |ap_enable_reg_pp0_iter1  |  14|          3|    1|          3|
    |ap_return                |   9|          2|    2|          4|
    |ap_sig_allocacmp_h_1     |   9|          2|   32|         64|
    |bc_size_buffer_V_2_out   |  14|          3|   64|        192|
    |bc_size_buffer_V_fu_82   |   9|          2|   64|        128|
    |buffer_r_i_blk_n         |   9|          2|    1|          2|
    |buffer_r_o_blk_n         |   9|          2|    1|          2|
    |h_fu_90                  |   9|          2|   32|         64|
    |i_fu_86                  |   9|          2|   32|         64|
    |segment_data29_blk_n     |   9|          2|    1|          2|
    |size_buffer_V_fu_78      |   9|          2|   64|        128|
    |write_data31_blk_n       |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 175|         37|  298|        669|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |UnifiedRetVal_reg_187       |   2|   0|    2|          0|
    |ap_CS_fsm                   |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_return_preg              |   2|   0|    2|          0|
    |bc_size_buffer_V_1_reg_386  |  64|   0|   64|          0|
    |bc_size_buffer_V_fu_82      |  64|   0|   64|          0|
    |byte_V_reg_407              |   8|   0|    8|          0|
    |h_1_reg_391                 |  32|   0|   32|          0|
    |h_fu_90                     |  32|   0|   32|          0|
    |i_3_reg_377                 |  32|   0|   32|          0|
    |i_fu_86                     |  32|   0|   32|          0|
    |icmp_ln106_reg_382          |   1|   0|    1|          0|
    |size_buffer_V_fu_78         |  64|   0|   64|          0|
    |trunc_ln1498_reg_412        |  24|   0|   24|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 366|   0|  366|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+-------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  segment_sc_packet_Pipeline_segment_stream|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  segment_sc_packet_Pipeline_segment_stream|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  segment_sc_packet_Pipeline_segment_stream|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  segment_sc_packet_Pipeline_segment_stream|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  segment_sc_packet_Pipeline_segment_stream|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  segment_sc_packet_Pipeline_segment_stream|  return value|
|ap_return                      |  out|    2|  ap_ctrl_hs|  segment_sc_packet_Pipeline_segment_stream|  return value|
|h_reload                       |   in|   32|     ap_none|                                   h_reload|        scalar|
|zext_ln84                      |   in|    6|     ap_none|                                  zext_ln84|        scalar|
|bc_size_buffer_V_2_ph          |   in|   64|     ap_none|                      bc_size_buffer_V_2_ph|        scalar|
|zext_ln84_1                    |   in|    6|     ap_none|                                zext_ln84_1|        scalar|
|buffer_r_dout                  |   in|    8|     ap_fifo|                                   buffer_r|       pointer|
|buffer_r_empty_n               |   in|    1|     ap_fifo|                                   buffer_r|       pointer|
|buffer_r_read                  |  out|    1|     ap_fifo|                                   buffer_r|       pointer|
|buffer_r_din                   |  out|    8|     ap_fifo|                                   buffer_r|       pointer|
|buffer_r_full_n                |   in|    1|     ap_fifo|                                   buffer_r|       pointer|
|buffer_r_write                 |  out|    1|     ap_fifo|                                   buffer_r|       pointer|
|segment_data29_dout            |   in|    8|     ap_fifo|                             segment_data29|       pointer|
|segment_data29_num_data_valid  |   in|   17|     ap_fifo|                             segment_data29|       pointer|
|segment_data29_fifo_cap        |   in|   17|     ap_fifo|                             segment_data29|       pointer|
|segment_data29_empty_n         |   in|    1|     ap_fifo|                             segment_data29|       pointer|
|segment_data29_read            |  out|    1|     ap_fifo|                             segment_data29|       pointer|
|write_data31_din               |  out|    8|     ap_fifo|                               write_data31|       pointer|
|write_data31_num_data_valid    |   in|   15|     ap_fifo|                               write_data31|       pointer|
|write_data31_fifo_cap          |   in|   15|     ap_fifo|                               write_data31|       pointer|
|write_data31_full_n            |   in|    1|     ap_fifo|                               write_data31|       pointer|
|write_data31_write             |  out|    1|     ap_fifo|                               write_data31|       pointer|
|bc_size_buffer_V_2_out         |  out|   64|      ap_vld|                     bc_size_buffer_V_2_out|       pointer|
|bc_size_buffer_V_2_out_ap_vld  |  out|    1|      ap_vld|                     bc_size_buffer_V_2_out|       pointer|
|size_buffer_V_3_out            |  out|   64|      ap_vld|                        size_buffer_V_3_out|       pointer|
|size_buffer_V_3_out_ap_vld     |  out|    1|      ap_vld|                        size_buffer_V_3_out|       pointer|
|rabintab_1_address0            |  out|    8|   ap_memory|                                 rabintab_1|         array|
|rabintab_1_ce0                 |  out|    1|   ap_memory|                                 rabintab_1|         array|
|rabintab_1_q0                  |   in|   32|   ap_memory|                                 rabintab_1|         array|
+-------------------------------+-----+-----+------------+-------------------------------------------+--------------+

