# ``VHDLParsing``

## Topics

### Definitions and Primitive Values
- ``ArrayDefinition``
- ``BitLiteral``
- ``BitVector``
- ``Comment``
- ``ComponentDefinition``
- ``ConstantSignal``
- ``Definition``
- ``ExternalType``
- ``GenericBlock``
- ``GenericTypeDeclaration``
- ``HeadStatement``
- ``HexLiteral``
- ``HexVector``
- ``LocalSignal``
- ``LogicLiteral``
- ``LogicVector``
- ``Mode``
- ``OctalLiteral``
- ``OctalVector``
- ``PortBlock``
- ``PortSignal``
- ``RangedType``
- ``Record``
- ``RecordTypeDeclaration``
- ``SignalLiteral``
- ``SignalType``
- ``Type``
- ``TypeDefinition``
- ``VariableName``
- ``VectorLiteral``

### Basic Arithmetic
- ``BinaryOperation``
- ``BooleanExpression``
- ``CastOperation``
- ``ComparisonOperation``
- ``ConditionalExpression``
- ``CustomFunctionCall``
- ``DirectReference``
- ``EdgeCondition``
- ``Expression``
- ``FunctionCall``
- ``FunctionCallable``
- ``IndexedValue``
- ``IndexedVector``
- ``MathRealFunctionCalls``
- ``MemberAccess``
- ``Statement``
- ``VariableAssignment``
- ``VariableMap``
- ``VariableReference``
- ``VectorIndex``
- ``VectorSize``


### Asynchronous Blocks
- ``AsynchronousBlock``
- ``ComponentInstantiation``
- ``GenericMap``
- ``GenericVariableMap``
- ``PortMap``
- ``ProcessBlock``

### Synchronous Blocks
- ``CaseStatement``
- ``ForLoop``
- ``IfBlock``
- ``SynchronousBlock``
- ``WhenCase``
- ``WhenCondition``

### Entity and Architecture Definitions
- ``Architecture``
- ``ArchitectureHead``
- ``Entity``
- ``Include``
- ``VHDLFile``
- ``VHDLPackage``
