git clone --depth 1 --no-tags https://github.com/saiputravu/CPUDesign.git f:/verilog_sva_gh_scraper/data/full_repos/509188108
git clone --depth 1 --no-tags https://github.com/RakeshVerma1996/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/509164694
git clone --depth 1 --no-tags https://github.com/HieronZhang/mandelbrot.git f:/verilog_sva_gh_scraper/data/full_repos/508119285
git clone --depth 1 --no-tags https://github.com/AtuL-KumaR-00/RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/509519592
git clone --depth 1 --no-tags https://github.com/meowAJin/risc-v-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/507569862
git clone --depth 1 --no-tags https://github.com/Riddhiman-M/Hardware-Modelling.git f:/verilog_sva_gh_scraper/data/full_repos/507510316
git clone --depth 1 --no-tags https://github.com/bojieli/dlx-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/507579855
git clone --depth 1 --no-tags https://github.com/T1anyu-zhao/flash.git f:/verilog_sva_gh_scraper/data/full_repos/507678609
git clone --depth 1 --no-tags https://github.com/AishMahadeo/FPGA_ADDERS.git f:/verilog_sva_gh_scraper/data/full_repos/510482100
git clone --depth 1 --no-tags https://github.com/Rohit-Kumar-iitm/16-bit-ALU-implementation-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/510820094
git clone --depth 1 --no-tags https://github.com/rejoie/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/506911755
git clone --depth 1 --no-tags https://github.com/rumman153/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/507345010
git clone --depth 1 --no-tags https://github.com/Mateus-Henr/Moore-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/509760008
git clone --depth 1 --no-tags https://github.com/ChrisShakkour/UART16550-Playground.git f:/verilog_sva_gh_scraper/data/full_repos/510839896
git clone --depth 1 --no-tags https://github.com/pep3175/Pep6502.git f:/verilog_sva_gh_scraper/data/full_repos/511232938
git clone --depth 1 --no-tags https://github.com/xiaoxiaoCkw/riscv-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/511154312
git clone --depth 1 --no-tags https://github.com/ysjaee/2022_summer.git f:/verilog_sva_gh_scraper/data/full_repos/511407947
git clone --depth 1 --no-tags https://github.com/mjagi/PONG.git f:/verilog_sva_gh_scraper/data/full_repos/511894078
git clone --depth 1 --no-tags https://github.com/kp620/Mars_Rover_Team14.git f:/verilog_sva_gh_scraper/data/full_repos/506839791
git clone --depth 1 --no-tags https://github.com/Diego10Rocha/PBL-4.git f:/verilog_sva_gh_scraper/data/full_repos/508011483
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/Schedule.git f:/verilog_sva_gh_scraper/data/full_repos/508221529
git clone --depth 1 --no-tags https://github.com/xin-20010304/Vending_machine.git f:/verilog_sva_gh_scraper/data/full_repos/508204149
git clone --depth 1 --no-tags https://github.com/termias19/clked_add-and-Mul.git f:/verilog_sva_gh_scraper/data/full_repos/508492797
git clone --depth 1 --no-tags https://github.com/puneeth714/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/512230343
git clone --depth 1 --no-tags https://github.com/ituitis20-taskin19/computer-organization-project1.git f:/verilog_sva_gh_scraper/data/full_repos/510259884
git clone --depth 1 --no-tags https://github.com/ritishu/RISC-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/510342610
git clone --depth 1 --no-tags https://github.com/wilsonngja/EE2026_Verilog_Project.git f:/verilog_sva_gh_scraper/data/full_repos/510359137
git clone --depth 1 --no-tags https://github.com/tendo14/verilog-projects.git f:/verilog_sva_gh_scraper/data/full_repos/509783883
git clone --depth 1 --no-tags https://github.com/pandalandala/HIT-CS31105E-Project.git f:/verilog_sva_gh_scraper/data/full_repos/506509351
git clone --depth 1 --no-tags https://github.com/Pridudecool1211/MIPS-Project.git f:/verilog_sva_gh_scraper/data/full_repos/507771339
git clone --depth 1 --no-tags https://github.com/SilentEllise/SoC-VGGrep.git f:/verilog_sva_gh_scraper/data/full_repos/507263278
git clone --depth 1 --no-tags https://github.com/mathehertogh/march.git f:/verilog_sva_gh_scraper/data/full_repos/507968444
git clone --depth 1 --no-tags https://github.com/mtseng15/test_analog_user_project.git f:/verilog_sva_gh_scraper/data/full_repos/511575019
git clone --depth 1 --no-tags https://github.com/KukoshitoKora/cpu_design_risc-v_whu.git f:/verilog_sva_gh_scraper/data/full_repos/511902453
git clone --depth 1 --no-tags https://github.com/gabriel-vitor/CircuitosDigitais_P4.git f:/verilog_sva_gh_scraper/data/full_repos/512044131
git clone --depth 1 --no-tags https://github.com/ch4nu/HWAcc.git f:/verilog_sva_gh_scraper/data/full_repos/512251663
git clone --depth 1 --no-tags https://github.com/talhaiqbal-10xe/RestoringDivider.git f:/verilog_sva_gh_scraper/data/full_repos/508280833
git clone --depth 1 --no-tags https://github.com/erfaniravani/BoothMultiplier.git f:/verilog_sva_gh_scraper/data/full_repos/509099283
git clone --depth 1 --no-tags https://github.com/RanvirSingh2012/Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/509339550
git clone --depth 1 --no-tags https://github.com/RayChao1030/Digital-IC.git f:/verilog_sva_gh_scraper/data/full_repos/510057536
git clone --depth 1 --no-tags https://github.com/dabsonFerreira/fpga_verilog_intel.git f:/verilog_sva_gh_scraper/data/full_repos/509514458
git clone --depth 1 --no-tags https://github.com/Rishabh-Hulsurkar/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/509543687
git clone --depth 1 --no-tags https://github.com/akshay142002/automatic_parking_system.git f:/verilog_sva_gh_scraper/data/full_repos/509202228
git clone --depth 1 --no-tags https://github.com/erfaniravani/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/509102269
git clone --depth 1 --no-tags https://github.com/StefanoRizzello/isa.git f:/verilog_sva_gh_scraper/data/full_repos/509133279
git clone --depth 1 --no-tags https://github.com/OrosJacks0n/Placement-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/509764195
git clone --depth 1 --no-tags https://github.com/AtuL-KumaR-00/HDLBits-Solutions.git f:/verilog_sva_gh_scraper/data/full_repos/509809169
git clone --depth 1 --no-tags https://github.com/jinyin2333/FPGA-project.git f:/verilog_sva_gh_scraper/data/full_repos/509922065
git clone --depth 1 --no-tags https://github.com/Ahmed0100/floating_point_arithmatic.git f:/verilog_sva_gh_scraper/data/full_repos/506559935
git clone --depth 1 --no-tags https://github.com/nakengelhardt/faultinjection_mcy.git f:/verilog_sva_gh_scraper/data/full_repos/507024608
git clone --depth 1 --no-tags https://github.com/Itsyashraj/Design-and-Verification-of-configurable-memory.git f:/verilog_sva_gh_scraper/data/full_repos/507069015
git clone --depth 1 --no-tags https://github.com/Misaka12124/ASIC-project.git f:/verilog_sva_gh_scraper/data/full_repos/507564148
git clone --depth 1 --no-tags https://github.com/avinashjnvr/Automatic-Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/511055728
git clone --depth 1 --no-tags https://github.com/SaiSatwik2226/4-Stage-Pipeline-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/510971247
git clone --depth 1 --no-tags https://github.com/mava123-0/ComputerOrganizationAndArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/511228931
git clone --depth 1 --no-tags https://github.com/nk-yadav/image-processing-verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/511210445
git clone --depth 1 --no-tags https://github.com/nivasbasker/LFR_with_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/511006975
git clone --depth 1 --no-tags https://github.com/kuliga/tcam.git f:/verilog_sva_gh_scraper/data/full_repos/507691673
git clone --depth 1 --no-tags https://github.com/gm-28/PSD.git f:/verilog_sva_gh_scraper/data/full_repos/506718959
git clone --depth 1 --no-tags https://github.com/Jnaneshrompilli/8-Bit-ALU-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/510460208
git clone --depth 1 --no-tags https://github.com/surucux/Egg-Timer.git f:/verilog_sva_gh_scraper/data/full_repos/508781621
git clone --depth 1 --no-tags https://github.com/annapetrosyaan/Verilog_tasks.git f:/verilog_sva_gh_scraper/data/full_repos/508707133
git clone --depth 1 --no-tags https://github.com/FranciscoDias98/alfa_pc_hw.git f:/verilog_sva_gh_scraper/data/full_repos/511663042
git clone --depth 1 --no-tags https://github.com/ladium493/VLSIhw.git f:/verilog_sva_gh_scraper/data/full_repos/511944317
git clone --depth 1 --no-tags https://github.com/Mark-MDO47/FPGA_RBG_2_RBGW.git f:/verilog_sva_gh_scraper/data/full_repos/512077043
git clone --depth 1 --no-tags https://github.com/zf3/nes260.git f:/verilog_sva_gh_scraper/data/full_repos/517127224
git clone --depth 1 --no-tags https://github.com/Centre-for-Hardware-Security/asap7_reference_design.git f:/verilog_sva_gh_scraper/data/full_repos/512715366
git clone --depth 1 --no-tags https://github.com/google/globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu7t5v0.git f:/verilog_sva_gh_scraper/data/full_repos/516084497
git clone --depth 1 --no-tags https://github.com/anishathalye/knox-hsm.git f:/verilog_sva_gh_scraper/data/full_repos/512928021
git clone --depth 1 --no-tags https://github.com/w32agobot/SKY130_SAR-ADC.git f:/verilog_sva_gh_scraper/data/full_repos/516343358
git clone --depth 1 --no-tags https://github.com/Koeng101/dnachips.git f:/verilog_sva_gh_scraper/data/full_repos/517197855
git clone --depth 1 --no-tags https://github.com/mabrains/PLL_design.git f:/verilog_sva_gh_scraper/data/full_repos/518325211
git clone --depth 1 --no-tags https://github.com/google/globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu9t5v0.git f:/verilog_sva_gh_scraper/data/full_repos/516084506
git clone --depth 1 --no-tags https://github.com/google/globalfoundries-pdk-ip-gf180mcu_fd_ip_sram.git f:/verilog_sva_gh_scraper/data/full_repos/516084517
git clone --depth 1 --no-tags https://github.com/lilasrahis/GNN4REL.git f:/verilog_sva_gh_scraper/data/full_repos/514908786
git clone --depth 1 --no-tags https://github.com/mbaykenar/mpw7_yonga_soc.git f:/verilog_sva_gh_scraper/data/full_repos/518460376
git clone --depth 1 --no-tags https://github.com/google/globalfoundries-pdk-libs-gf180mcu_fd_io.git f:/verilog_sva_gh_scraper/data/full_repos/516084467
git clone --depth 1 --no-tags https://github.com/bxinquan/nios2_cam_isp_demo.git f:/verilog_sva_gh_scraper/data/full_repos/514313792
git clone --depth 1 --no-tags https://github.com/nicyyyy/FPGA-CLAHE.git f:/verilog_sva_gh_scraper/data/full_repos/513439827
git clone --depth 1 --no-tags https://github.com/ThuryW/ZJU-ISEE.git f:/verilog_sva_gh_scraper/data/full_repos/512643889
git clone --depth 1 --no-tags https://github.com/hankshyu/RISC-V_MAC.git f:/verilog_sva_gh_scraper/data/full_repos/516346030
git clone --depth 1 --no-tags https://github.com/efabless/caravel-gf180mcu.git f:/verilog_sva_gh_scraper/data/full_repos/517777997
git clone --depth 1 --no-tags https://github.com/siliconcompiler/lambdalib.git f:/verilog_sva_gh_scraper/data/full_repos/517099753
git clone --depth 1 --no-tags https://github.com/antmicro/alkali-csd-hw.git f:/verilog_sva_gh_scraper/data/full_repos/517997493
git clone --depth 1 --no-tags https://github.com/simoneruffini/MELA.git f:/verilog_sva_gh_scraper/data/full_repos/516682771
git clone --depth 1 --no-tags https://github.com/Mozes-Y/HDLBits_Solutions.git f:/verilog_sva_gh_scraper/data/full_repos/515598112
git clone --depth 1 --no-tags https://github.com/Temix707/FPGA_begin.git f:/verilog_sva_gh_scraper/data/full_repos/516416302
git clone --depth 1 --no-tags https://github.com/redlightASl/ConvKing2022.git f:/verilog_sva_gh_scraper/data/full_repos/514467334
git clone --depth 1 --no-tags https://github.com/mflowgen/skywater-130nm.git f:/verilog_sva_gh_scraper/data/full_repos/513317104
git clone --depth 1 --no-tags https://github.com/LinCheYu1128/2022_NYCU_ICLab_Spring.git f:/verilog_sva_gh_scraper/data/full_repos/514817242
git clone --depth 1 --no-tags https://github.com/vinayrayapati/rv32i.git f:/verilog_sva_gh_scraper/data/full_repos/518304577
git clone --depth 1 --no-tags https://github.com/DantuNandiniDevi/iiitb_freqdiv.git f:/verilog_sva_gh_scraper/data/full_repos/518305676
git clone --depth 1 --no-tags https://github.com/mattvenn/zero_to_asic_mpw7.git f:/verilog_sva_gh_scraper/data/full_repos/513181436
git clone --depth 1 --no-tags https://github.com/KonstantinMS/BT656.git f:/verilog_sva_gh_scraper/data/full_repos/517609135
git clone --depth 1 --no-tags https://github.com/alokerdas/uP16_efabless.git f:/verilog_sva_gh_scraper/data/full_repos/512617364
git clone --depth 1 --no-tags https://github.com/caifangfei/SIFT.git f:/verilog_sva_gh_scraper/data/full_repos/514113943
git clone --depth 1 --no-tags https://github.com/likhigowda/Vending-machine-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/517053790
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-b-aishpatil.git f:/verilog_sva_gh_scraper/data/full_repos/516733272
git clone --depth 1 --no-tags https://github.com/Leonte-Tudor/Binary-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/516679177
git clone --depth 1 --no-tags https://github.com/fuyh20/THUEE-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/514519566
