# Reading pref.tcl
# do C:/Users/david/Documents/Github/LPM_FPGA_Transus-Instruments/LPM_design/Tx/Tx.mdo
# Loading project Tx
# Model Technology ModelSim - Lattice FPGA Edition vcom 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 09:07:27 on Aug 09,2024
# vcom -reportprogress 300 -work work C:/Users/david/Documents/Github/LPM_FPGA_Transus-Instruments/LPM_design/source/LPM_design/TX_mod.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity TX_mod
# -- Compiling architecture Behavioral of TX_mod
# End time: 09:07:27 on Aug 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 09:07:27 on Aug 09,2024
# vcom -reportprogress 300 -work work C:/Users/david/Documents/Github/LPM_FPGA_Transus-Instruments/LPM_design/source/LPM_design/tb_TX_mod.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TX_mod
# -- Compiling architecture testbench of tb_TX_mod
# ** Warning: C:/Users/david/Documents/Github/LPM_FPGA_Transus-Instruments/LPM_design/source/LPM_design/tb_TX_mod.vhd(79): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 09:07:27 on Aug 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -L work -L pmi_work -L ovi_ice40up -suppress vsim-7033,vsim-8630,3009,3389 tb_TX_mod 
# Start time: 09:07:27 on Aug 09,2024
# //  ModelSim - Lattice FPGA Edition 2023.3 Jul 18 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_tx_mod(testbench)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tx_mod(behavioral)
# .main_pane.wave.interior.cs.body.pw.wf
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run 1us
add wave -position end  sim:/tb_tx_mod/uut/Code_L
add wave -position end  sim:/tb_tx_mod/uut/Code_CNT
restart
run 1us
restart
run 1us
compile
# wrong # args: should be "compile w cmd ?arg ...?"
# Compile of TX_mod.vhd was successful.
# Compile of tb_TX_mod.vhd was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_tx_mod(testbench)
# Loading work.tx_mod(behavioral)
run 1us
# Compile of TX_mod.vhd was successful.
# Compile of tb_TX_mod.vhd was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_tx_mod(testbench)
# Loading work.tx_mod(behavioral)
run 1us
# End time: 09:28:35 on Aug 09,2024, Elapsed time: 0:21:08
# Errors: 0, Warnings: 1
