Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: lab9_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab9_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab9_top"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : lab9_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/VHDL Projects/Lab9/seg7_hex.vhd" in Library work.
Architecture behavioral of Entity seg7_hex is up to date.
Compiling vhdl file "D:/VHDL Projects/Lab9/pulseGenerator.vhd" in Library work.
Architecture behavioral of Entity pulsegenerator is up to date.
Compiling vhdl file "D:/VHDL Projects/Lab9/charCounter.vhd" in Library work.
Architecture behavioral of Entity charcounter is up to date.
Compiling vhdl file "D:/VHDL Projects/Lab9/OnePPSgenerator.vhd" in Library work.
Architecture arch of Entity oneppsgenerator is up to date.
Compiling vhdl file "D:/VHDL Projects/Lab9/debouncer.vhd" in Library work.
Architecture behavioral of Entity debouncer is up to date.
Compiling vhdl file "D:/VHDL Projects/Lab9/shiftRegister.vhd" in Library work.
Architecture behavioral of Entity shiftregister is up to date.
Compiling vhdl file "D:/VHDL Projects/Lab9/seg7_driver.vhd" in Library work.
Architecture behavioral of Entity seg7_driver is up to date.
Compiling vhdl file "D:/VHDL Projects/Lab9/upCounter.vhd" in Library work.
Architecture behavioral of Entity upcounter is up to date.
Compiling vhdl file "D:/VHDL Projects/Lab9/upCounter2.vhd" in Library work.
Architecture behavioral of Entity upcounter2 is up to date.
Compiling vhdl file "D:/VHDL Projects/Lab9/lab9_top.vhd" in Library work.
Entity <lab9_top> compiled.
Entity <lab9_top> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <lab9_top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <OnePPSgenerator> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <debouncer> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <shiftRegister> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <seg7_driver> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <upCounter> in library <work> (architecture <Behavioral>) with generics.
	n = 26

Analyzing hierarchy for entity <upCounter2> in library <work> (architecture <Behavioral>) with generics.
	n = 16

Analyzing hierarchy for entity <seg7_hex> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <pulseGenerator> in library <work> (architecture <Behavioral>) with generics.
	n = 16

Analyzing hierarchy for entity <charCounter> in library <work> (architecture <Behavioral>) with generics.
	n = 2


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <lab9_top> in library <work> (Architecture <behavioral>).
Entity <lab9_top> analyzed. Unit <lab9_top> generated.

Analyzing Entity <OnePPSgenerator> in library <work> (Architecture <arch>).
Entity <OnePPSgenerator> analyzed. Unit <OnePPSgenerator> generated.

Analyzing Entity <debouncer> in library <work> (Architecture <Behavioral>).
Entity <debouncer> analyzed. Unit <debouncer> generated.

Analyzing Entity <shiftRegister> in library <work> (Architecture <Behavioral>).
Entity <shiftRegister> analyzed. Unit <shiftRegister> generated.

Analyzing Entity <seg7_driver> in library <work> (Architecture <Behavioral>).
Entity <seg7_driver> analyzed. Unit <seg7_driver> generated.

Analyzing Entity <seg7_hex> in library <work> (Architecture <Behavioral>).
Entity <seg7_hex> analyzed. Unit <seg7_hex> generated.

Analyzing generic Entity <pulseGenerator> in library <work> (Architecture <Behavioral>).
	n = 16
Entity <pulseGenerator> analyzed. Unit <pulseGenerator> generated.

Analyzing generic Entity <charCounter> in library <work> (Architecture <Behavioral>).
	n = 2
Entity <charCounter> analyzed. Unit <charCounter> generated.

Analyzing generic Entity <upCounter> in library <work> (Architecture <Behavioral>).
	n = 26
Entity <upCounter> analyzed. Unit <upCounter> generated.

Analyzing generic Entity <upCounter2> in library <work> (Architecture <Behavioral>).
	n = 16
Entity <upCounter2> analyzed. Unit <upCounter2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <OnePPSgenerator>.
    Related source file is "D:/VHDL Projects/Lab9/OnePPSgenerator.vhd".
    Found 25-bit up counter for signal <cntr32MHz>.
    Found 25-bit comparator greatequal for signal <cntr32MHz$cmp_ge0000> created at line 28.
    Found 25-bit comparator less for signal <onePPS$cmp_lt0000> created at line 38.
    Summary:
	inferred   1 Counter(s).
	inferred   2 Comparator(s).
Unit <OnePPSgenerator> synthesized.


Synthesizing Unit <debouncer>.
    Related source file is "D:/VHDL Projects/Lab9/debouncer.vhd".
    Found 1-bit register for signal <debouncedSignal>.
    Found 23-bit up counter for signal <counter>.
    Found 23-bit comparator less for signal <counter$cmp_lt0000> created at line 29.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <debouncer> synthesized.


Synthesizing Unit <shiftRegister>.
    Related source file is "D:/VHDL Projects/Lab9/shiftRegister.vhd".
    Found 1-bit register for signal <Q0>.
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <shiftRegister> synthesized.


Synthesizing Unit <upCounter>.
    Related source file is "D:/VHDL Projects/Lab9/upCounter.vhd".
    Found 26-bit up counter for signal <cntr2Sig>.
    Found 1-bit register for signal <toReset>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <upCounter> synthesized.


Synthesizing Unit <upCounter2>.
    Related source file is "D:/VHDL Projects/Lab9/upCounter2.vhd".
    Found 16-bit up counter for signal <cntr2Sig>.
    Found 1-bit register for signal <toCount>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <upCounter2> synthesized.


Synthesizing Unit <seg7_hex>.
    Related source file is "D:/VHDL Projects/Lab9/seg7_hex.vhd".
    Found 16x7-bit ROM for signal <seg7>.
    Summary:
	inferred   1 ROM(s).
Unit <seg7_hex> synthesized.


Synthesizing Unit <pulseGenerator>.
    Related source file is "D:/VHDL Projects/Lab9/pulseGenerator.vhd".
    Found 16-bit up counter for signal <cntrSig>.
    Summary:
	inferred   1 Counter(s).
Unit <pulseGenerator> synthesized.


Synthesizing Unit <charCounter>.
    Related source file is "D:/VHDL Projects/Lab9/charCounter.vhd".
    Found 2-bit up counter for signal <cntr2Sig>.
    Summary:
	inferred   1 Counter(s).
Unit <charCounter> synthesized.


Synthesizing Unit <seg7_driver>.
    Related source file is "D:/VHDL Projects/Lab9/seg7_driver.vhd".
    Found 4-bit register for signal <anodes>.
    Found 1-of-4 decoder for signal <anodes$mux0004>.
    Found 4-bit register for signal <charToDisplay>.
    Found 4-bit 4-to-1 multiplexer for signal <charToDisplay$mux0000>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <seg7_driver> synthesized.


Synthesizing Unit <lab9_top>.
    Related source file is "D:/VHDL Projects/Lab9/lab9_top.vhd".
    Found 1-bit register for signal <clear>.
    Found 26-bit register for signal <lastCount>.
    Found 16-bit register for signal <maxOffset>.
    Found 16-bit comparator lessequal for signal <maxOffset$cmp_le0000> created at line 77.
    Found 16-bit register for signal <minOffset>.
    Found 16-bit adder for signal <minOffset$add0000>.
    Found 16-bit comparator greatequal for signal <minOffset$cmp_ge0000> created at line 78.
    Found 16-bit comparator greater for signal <minOffset$cmp_gt0000> created at line 77.
    Found 16-bit register for signal <offset>.
    Found 26-bit adder for signal <offset$sub0000> created at line 75.
    Found 15-bit adder for signal <offset$sub0001> created at line 75.
    Found 1-bit register for signal <toLatch>.
    Summary:
	inferred  76 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <lab9_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 15-bit adder                                          : 1
 16-bit adder                                          : 1
 26-bit adder                                          : 1
# Counters                                             : 6
 16-bit up counter                                     : 2
 2-bit up counter                                      : 1
 23-bit up counter                                     : 1
 25-bit up counter                                     : 1
 26-bit up counter                                     : 1
# Registers                                            : 15
 1-bit register                                        : 9
 16-bit register                                       : 3
 26-bit register                                       : 1
 4-bit register                                        : 2
# Comparators                                          : 6
 16-bit comparator greatequal                          : 1
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 23-bit comparator less                                : 1
 25-bit comparator greatequal                          : 1
 25-bit comparator less                                : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 15-bit adder                                          : 1
 16-bit adder                                          : 1
 26-bit adder                                          : 1
# Counters                                             : 6
 16-bit up counter                                     : 2
 2-bit up counter                                      : 1
 23-bit up counter                                     : 1
 25-bit up counter                                     : 1
 26-bit up counter                                     : 1
# Registers                                            : 91
 Flip-Flops                                            : 91
# Comparators                                          : 6
 16-bit comparator greatequal                          : 1
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 23-bit comparator less                                : 1
 25-bit comparator greatequal                          : 1
 25-bit comparator less                                : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <lab9_top> ...

Optimizing unit <seg7_driver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab9_top, actual ratio is 4.

Final Macro Processing ...

Processing Unit <lab9_top> :
	Found 4-bit shift register for signal <SYNC/Q3>.
Unit <lab9_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 195
 Flip-Flops                                            : 195
# Shift Registers                                      : 1
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lab9_top.ngr
Top Level Output File Name         : lab9_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 745
#      GND                         : 1
#      INV                         : 45
#      LUT1                        : 123
#      LUT2                        : 37
#      LUT3                        : 80
#      LUT3_L                      : 8
#      LUT4                        : 92
#      LUT4_D                      : 1
#      LUT4_L                      : 7
#      MULT_AND                    : 1
#      MUXCY                       : 194
#      MUXF5                       : 31
#      MUXF6                       : 1
#      VCC                         : 1
#      XORCY                       : 123
# FlipFlops/Latches                : 200
#      FD                          : 1
#      FDC                         : 46
#      FDCE                        : 86
#      FDE                         : 2
#      FDPE                        : 16
#      FDR                         : 25
#      FDRE                        : 24
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 21
#      IBUF                        : 9
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      216  out of   4656     4%  
 Number of Slice Flip Flops:            200  out of   9312     2%  
 Number of 4 input LUTs:                394  out of   9312     4%  
    Number used as logic:               393
    Number used as Shift registers:       1
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    232     9%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_50                             | BUFGP                  | 176   |
clk_32                             | BUFGP                  | 25    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------+-----------------------------------+-------+
Control Signal                                     | Buffer(FF name)                   | Load  |
---------------------------------------------------+-----------------------------------+-------+
PB0DB/debouncedSignal(PB0DB/debouncedSignal:Q)     | NONE(PB0DB/debouncedSignal_shift1)| 121   |
COUNTER/toReset_and0000(COUNTER/toReset_and00001:O)| NONE(COUNTER/cntr2Sig_0)          | 27    |
---------------------------------------------------+-----------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.929ns (Maximum Frequency: 100.715MHz)
   Minimum input arrival time before clock: 8.507ns
   Maximum output required time after clock: 5.870ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50'
  Clock period: 9.929ns (frequency: 100.715MHz)
  Total number of paths / destination ports: 14848 / 300
-------------------------------------------------------------------------
Delay:               9.929ns (Levels of Logic = 20)
  Source:            offset_0 (FF)
  Destination:       minOffset_0 (FF)
  Source Clock:      clk_50 rising
  Destination Clock: clk_50 rising

  Data Path: offset_0 to minOffset_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.762  offset_0 (offset_0)
     LUT1:I0->O            1   0.704   0.000  Madd_minOffset_add0000_cy<0>_rt (Madd_minOffset_add0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  Madd_minOffset_add0000_cy<0> (Madd_minOffset_add0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Madd_minOffset_add0000_cy<1> (Madd_minOffset_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Madd_minOffset_add0000_cy<2> (Madd_minOffset_add0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Madd_minOffset_add0000_cy<3> (Madd_minOffset_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Madd_minOffset_add0000_cy<4> (Madd_minOffset_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Madd_minOffset_add0000_cy<5> (Madd_minOffset_add0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Madd_minOffset_add0000_cy<6> (Madd_minOffset_add0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Madd_minOffset_add0000_cy<7> (Madd_minOffset_add0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Madd_minOffset_add0000_cy<8> (Madd_minOffset_add0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Madd_minOffset_add0000_cy<9> (Madd_minOffset_add0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Madd_minOffset_add0000_cy<10> (Madd_minOffset_add0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Madd_minOffset_add0000_cy<11> (Madd_minOffset_add0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Madd_minOffset_add0000_cy<12> (Madd_minOffset_add0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Madd_minOffset_add0000_cy<13> (Madd_minOffset_add0000_cy<13>)
     XORCY:CI->O           4   0.804   0.622  Madd_minOffset_add0000_xor<14> (minOffset_add0000<14>)
     LUT3:I2->O            2   0.704   0.447  minOffset_mux0000<14>1 (minOffset_mux0000<14>)
     MUXCY:DI->O           1   0.888   0.000  Mcompar_minOffset_cmp_ge0000_cy<14> (Mcompar_minOffset_cmp_ge0000_cy<14>)
     MUXCY:CI->O           1   0.459   0.424  Mcompar_minOffset_cmp_ge0000_cy<15> (minOffset_cmp_ge0000)
     LUT4:I3->O           16   0.704   1.034  minOffset_not000274 (minOffset_not0002)
     FDPE:CE                   0.555          minOffset_0
    ----------------------------------------
    Total                      9.929ns (6.640ns logic, 3.289ns route)
                                       (66.9% logic, 33.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_32'
  Clock period: 6.627ns (frequency: 150.898MHz)
  Total number of paths / destination ports: 950 / 50
-------------------------------------------------------------------------
Delay:               6.627ns (Levels of Logic = 11)
  Source:            PPSGEN/cntr32MHz_0 (FF)
  Destination:       PPSGEN/cntr32MHz_0 (FF)
  Source Clock:      clk_32 rising
  Destination Clock: clk_32 rising

  Data Path: PPSGEN/cntr32MHz_0 to PPSGEN/cntr32MHz_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  PPSGEN/cntr32MHz_0 (PPSGEN/cntr32MHz_0)
     LUT4:I0->O            1   0.704   0.000  PPSGEN/Mcompar_cntr32MHz_cmp_ge0000_lut<0> (PPSGEN/Mcompar_cntr32MHz_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  PPSGEN/Mcompar_cntr32MHz_cmp_ge0000_cy<0> (PPSGEN/Mcompar_cntr32MHz_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  PPSGEN/Mcompar_cntr32MHz_cmp_ge0000_cy<1> (PPSGEN/Mcompar_cntr32MHz_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  PPSGEN/Mcompar_cntr32MHz_cmp_ge0000_cy<2> (PPSGEN/Mcompar_cntr32MHz_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  PPSGEN/Mcompar_cntr32MHz_cmp_ge0000_cy<3> (PPSGEN/Mcompar_cntr32MHz_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  PPSGEN/Mcompar_cntr32MHz_cmp_ge0000_cy<4> (PPSGEN/Mcompar_cntr32MHz_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  PPSGEN/Mcompar_cntr32MHz_cmp_ge0000_cy<5> (PPSGEN/Mcompar_cntr32MHz_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  PPSGEN/Mcompar_cntr32MHz_cmp_ge0000_cy<6> (PPSGEN/Mcompar_cntr32MHz_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  PPSGEN/Mcompar_cntr32MHz_cmp_ge0000_cy<7> (PPSGEN/Mcompar_cntr32MHz_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.459   0.499  PPSGEN/Mcompar_cntr32MHz_cmp_ge0000_cy<8> (PPSGEN/cntr32MHz_cmp_ge0000)
     LUT2:I1->O           25   0.704   1.260  PPSGEN/cntr32MHz_or00001 (PPSGEN/cntr32MHz_or0000)
     FDR:R                     0.911          PPSGEN/cntr32MHz_0
    ----------------------------------------
    Total                      6.627ns (4.246ns logic, 2.381ns route)
                                       (64.1% logic, 35.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_50'
  Total number of paths / destination ports: 294 / 28
-------------------------------------------------------------------------
Offset:              8.507ns (Levels of Logic = 7)
  Source:            sliderSwitches<2> (PAD)
  Destination:       SEG7DRVR/charToDisplay_2 (FF)
  Destination Clock: clk_50 rising

  Data Path: sliderSwitches<2> to SEG7DRVR/charToDisplay_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            50   1.218   1.443  sliderSwitches_2_IBUF (sliderSwitches_2_IBUF)
     LUT3:I0->O            1   0.704   0.424  toDisplay<10>26 (toDisplay<10>26)
     LUT4_L:I3->LO         1   0.704   0.275  toDisplay<10>36 (toDisplay<10>36)
     LUT3:I0->O            1   0.704   0.499  toDisplay<10>57 (toDisplay<10>57)
     LUT4:I1->O            1   0.704   0.499  toDisplay<10>85 (toDisplay<10>)
     LUT3:I1->O            1   0.704   0.000  SEG7DRVR/Mmux_charToDisplay_mux0000_32 (SEG7DRVR/Mmux_charToDisplay_mux0000_32)
     MUXF5:I1->O           1   0.321   0.000  SEG7DRVR/Mmux_charToDisplay_mux0000_2_f5_1 (SEG7DRVR/charToDisplay_mux0000<2>)
     FDCE:D                    0.308          SEG7DRVR/charToDisplay_2
    ----------------------------------------
    Total                      8.507ns (5.367ns logic, 3.140ns route)
                                       (63.1% logic, 36.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_50'
  Total number of paths / destination ports: 33 / 12
-------------------------------------------------------------------------
Offset:              5.870ns (Levels of Logic = 2)
  Source:            SEG7DRVR/charToDisplay_1 (FF)
  Destination:       seg7<6> (PAD)
  Source Clock:      clk_50 rising

  Data Path: SEG7DRVR/charToDisplay_1 to seg7<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.591   0.883  SEG7DRVR/charToDisplay_1 (SEG7DRVR/charToDisplay_1)
     LUT4:I0->O            1   0.704   0.420  SEG7DRVR/SEG7DISP/Mrom_seg721 (seg7_2_OBUF)
     OBUF:I->O                 3.272          seg7_2_OBUF (seg7<2>)
    ----------------------------------------
    Total                      5.870ns (4.567ns logic, 1.303ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.51 secs
 
--> 

Total memory usage is 268964 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

