##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for Clock_3
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for SCLK(0)/fb
		4.6::Critical Path Report for UART_1_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.2::Critical Path Report for (Clock_3:R vs. Clock_3:R)
		5.3::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
		5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.7::Critical Path Report for (CyBUS_CLK:R vs. SCLK(0)/fb:R)
		5.8::Critical Path Report for (CyBUS_CLK:R vs. SCLK(0)/fb:F)
		5.9::Critical Path Report for (SCLK(0)/fb:R vs. SCLK(0)/fb:R)
		5.10::Critical Path Report for (SCLK(0)/fb:R vs. SCLK(0)/fb:F)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 18
Clock: ADC_DelSig_V_Ext_CP_Clk               | N/A                   | Target: 4.00 MHz   | 
Clock: ADC_DelSig_V_Ext_CP_Clk(routed)       | N/A                   | Target: 4.00 MHz   | 
Clock: ADC_DelSig_V_theACLK                  | N/A                   | Target: 1.00 MHz   | 
Clock: ADC_DelSig_V_theACLK(fixed-function)  | N/A                   | Target: 0.96 MHz   | 
Clock: ADC_SAR_2_theACLK                     | N/A                   | Target: 12.00 MHz  | 
Clock: ADC_SAR_2_theACLK(fixed-function)     | N/A                   | Target: 12.00 MHz  | 
Clock: ADC_SAR_V_theACLK                     | N/A                   | Target: 12.00 MHz  | 
Clock: ADC_SAR_V_theACLK(fixed-function)     | N/A                   | Target: 12.00 MHz  | 
Clock: Clock_1                               | Frequency: 44.09 MHz  | Target: 24.00 MHz  | 
Clock: Clock_2                               | Frequency: 53.41 MHz  | Target: 0.02 MHz   | 
Clock: Clock_3                               | Frequency: 66.58 MHz  | Target: 1.00 MHz   | 
Clock: CyBUS_CLK                             | Frequency: 74.72 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                                 | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                                 | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                          | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                             | N/A                   | Target: 24.00 MHz  | 
Clock: SCLK(0)/fb                            | Frequency: 40.44 MHz  | Target: 12.00 MHz  | 
Clock: UART_1_IntClock                       | Frequency: 36.73 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1          Clock_1          41666.7          18985       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2          Clock_2          6.5125e+007      65106275    N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3          Clock_3          1e+006           984979      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        Clock_1          41666.7          28283       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        Clock_2          41666.7          29976       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        SCLK(0)/fb       41666.7          30138       41666.7          36284       N/A              N/A         N/A              N/A         
SCLK(0)/fb       SCLK(0)/fb       83333.3          70744       41666.7          29304       N/A              N/A         N/A              N/A         
UART_1_IntClock  UART_1_IntClock  1.30417e+007     13014441    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name       Clock to Out  Clock Name:Phase   
--------------  ------------  -----------------  
A_HS(0)_PAD     40756         Clock_2:R          
A_HS(0)_PAD     35319         CyBUS_CLK:R        
A_LS(0)_PAD     37812         Clock_2:R          
A_LS(0)_PAD     32375         CyBUS_CLK:R        
BUCK_HS(0)_PAD  35805         Clock_1:R          
BUCK_HS(0)_PAD  34732         CyBUS_CLK:R        
BUCK_LS(0)_PAD  41006         Clock_1:R          
BUCK_LS(0)_PAD  39583         CyBUS_CLK:R        
B_HS(0)_PAD     37818         Clock_2:R          
B_HS(0)_PAD     34347         CyBUS_CLK:R        
B_LS(0)_PAD     38292         Clock_2:R          
B_LS(0)_PAD     38239         CyBUS_CLK:R        
MISO(0)_PAD     66919         SCLK(0)/fb:F       
MISO(0)_PAD     55004         CyBUS_CLK:R        
Tx_1(0)_PAD     33081         UART_1_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 44.09 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 18985p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17592
-------------------------------------   ----- 
End-of-path arrival time (ps)           17592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2602   7882  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   9710  17592  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  17592  18985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 53.41 MHz | Target: 0.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 65106275p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                 65113480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7205
-------------------------------------   ---- 
End-of-path arrival time (ps)           7205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   3850   3850  65106275  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   3355   7205  65106275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 66.58 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es2:SPISlave:sync_2\/out
Path End       : \SPIS_1:BSPIS:es2:SPISlave:TxStsReg\/status_0
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:TxStsReg\/clock
Path slack     : 984979p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -1570
--------------------------------------------   ------- 
End-of-path required time (ps)                  998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13451
-------------------------------------   ----- 
End-of-path arrival time (ps)           13451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:sync_2\/clock                   synccell            0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es2:SPISlave:sync_2\/out          synccell       1480   1480  984979  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:tx_status_0\/main_2  macrocell44    6373   7853  984979  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:tx_status_0\/q       macrocell44    3350  11203  984979  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:TxStsReg\/status_0   statusicell5   2248  13451  984979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:TxStsReg\/clock                 statusicell5        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 74.72 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 28283p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9874
-------------------------------------   ---- 
End-of-path arrival time (ps)           9874
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  28283  RISE       1
MODIN1_0/main_0                                        macrocell1     7294   9874  28283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for SCLK(0)/fb
****************************************
Clock: SCLK(0)/fb
Frequency: 40.44 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es2:SPISlave:BitCounter\/count_3
Path End       : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/cs_addr_0
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/clock
Path slack     : 29304p

Capture Clock Arrival Time                           41667
+ Clock path delay                                   23525
+ Cycle adjust (SCLK(0)/fb:R#1 vs. SCLK(0)/fb:F#1)       0
- Setup time                                         -2290
--------------------------------------------------   ----- 
End-of-path required time (ps)                       62901

Launch Clock Arrival Time                       0
+ Clock path delay                      23525
+ Data path delay                       10073
-------------------------------------   ----- 
End-of-path arrival time (ps)           33597
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCLK(0)/in_clock                                            iocell13            0      0  RISE       1
SCLK(0)/fb                                                  iocell13        18307  18307  
SCLK(0)/fb (TOTAL_ADJUSTMENTS)                              iocell13            0  18307  RISE       1
--SCLK(0)/fb (Clock Phase Adjustment Delay)                 iocell13            0    N/A  
\SPIS_1:BSPIS:es2:SPISlave:BitCounter\/clock                count7cell       5218  23525  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es2:SPISlave:BitCounter\/count_3       count7cell      2110  25635  29304  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:dpcounter_zero\/main_0    macrocell40     2318  27953  29304  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:dpcounter_zero\/q         macrocell40     3350  31303  29304  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/cs_addr_0  datapathcell5   2294  33597  29304  RISE       1

Capture Clock Path
pin name                                         model name     delay     AT  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----  ------
SCLK(0)/fb                                       iocell13           0  59974  FALL       1
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/clock  datapathcell5   5218  65191  FALL       1


===================================================================== 
4.6::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 36.73 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13014441p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                     -11520
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15705
-------------------------------------   ----- 
End-of-path arrival time (ps)           15705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q                      macrocell48     1250   1250  13014441  RISE       1
\UART_1:BUART:counter_load_not\/main_1           macrocell45     6711   7961  13014441  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell45     3350  11311  13014441  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   4394  15705  13014441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell8       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 18985p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17592
-------------------------------------   ----- 
End-of-path arrival time (ps)           17592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2602   7882  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   9710  17592  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  17592  18985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1


5.2::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es2:SPISlave:sync_2\/out
Path End       : \SPIS_1:BSPIS:es2:SPISlave:TxStsReg\/status_0
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:TxStsReg\/clock
Path slack     : 984979p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -1570
--------------------------------------------   ------- 
End-of-path required time (ps)                  998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13451
-------------------------------------   ----- 
End-of-path arrival time (ps)           13451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:sync_2\/clock                   synccell            0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es2:SPISlave:sync_2\/out          synccell       1480   1480  984979  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:tx_status_0\/main_2  macrocell44    6373   7853  984979  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:tx_status_0\/q       macrocell44    3350  11203  984979  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:TxStsReg\/status_0   statusicell5   2248  13451  984979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:TxStsReg\/clock                 statusicell5        0      0  RISE       1


5.3::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13014441p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                     -11520
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15705
-------------------------------------   ----- 
End-of-path arrival time (ps)           15705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q                      macrocell48     1250   1250  13014441  RISE       1
\UART_1:BUART:counter_load_not\/main_1           macrocell45     6711   7961  13014441  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell45     3350  11311  13014441  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   4394  15705  13014441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell8       0      0  RISE       1


5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 65106275p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                 65113480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7205
-------------------------------------   ---- 
End-of-path arrival time (ps)           7205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   3850   3850  65106275  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   3355   7205  65106275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 28283p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9874
-------------------------------------   ---- 
End-of-path arrival time (ps)           9874
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  28283  RISE       1
MODIN1_0/main_0                                        macrocell1     7294   9874  28283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_UNFOLD_B:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:runmode_enable\/clock_0
Path slack     : 29976p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1563 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8181
-------------------------------------   ---- 
End-of-path arrival time (ps)           8181
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell5        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  29976  RISE       1
\PWM_UNFOLD_B:PWMUDB:runmode_enable\/main_0                macrocell35    5601   8181  29976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:runmode_enable\/clock_0               macrocell35         0      0  RISE       1


5.7::Critical Path Report for (CyBUS_CLK:R vs. SCLK(0)/fb:R)
************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SS(0)/fb
Path End       : \SPIS_1:BSPIS:es2:SPISlave:BitCounter\/enable
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:BitCounter\/clock
Path slack     : 30138p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23525
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCLK(0)/fb:R#2)   41667
- Setup time                                        -3340
-------------------------------------------------   ----- 
End-of-path required time (ps)                      61851

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31713
-------------------------------------   ----- 
End-of-path arrival time (ps)           31713
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SS(0)/in_clock                                              iocell14            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
SS(0)/fb                                       iocell14     18409  18409  30138  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:inv_ss\/main_0      macrocell41   7649  26058  30138  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:inv_ss\/q           macrocell41   3350  29408  30138  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:BitCounter\/enable  count7cell    2306  31713  30138  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCLK(0)/in_clock                                            iocell13            0      0  RISE       1
SCLK(0)/fb                                                  iocell13        18307  18307  
SCLK(0)/fb (TOTAL_ADJUSTMENTS)                              iocell13            0  18307  RISE       1
--SCLK(0)/fb (Clock Phase Adjustment Delay)                 iocell13            0    N/A  
\SPIS_1:BSPIS:es2:SPISlave:BitCounter\/clock                count7cell       5218  23525  RISE       1


5.8::Critical Path Report for (CyBUS_CLK:R vs. SCLK(0)/fb:F)
************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SS(0)/fb
Path End       : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/cs_addr_2
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/clock
Path slack     : 36284p

Capture Clock Arrival Time                          41667
+ Clock path delay                                  23525
+ Cycle adjust (CyBUS_CLK:R#1 vs. SCLK(0)/fb:F#1)       0
- Setup time                                        -2290
-------------------------------------------------   ----- 
End-of-path required time (ps)                      62901

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26618
-------------------------------------   ----- 
End-of-path arrival time (ps)           26618
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SS(0)/in_clock                                              iocell14            0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
SS(0)/fb                                             iocell14       18409  18409  36284  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/cs_addr_2  datapathcell5   8209  26618  36284  RISE       1

Capture Clock Path
pin name                                         model name     delay     AT  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----  ------
SCLK(0)/fb                                       iocell13           0  59974  FALL       1
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/clock  datapathcell5   5218  65191  FALL       1


5.9::Critical Path Report for (SCLK(0)/fb:R vs. SCLK(0)/fb:R)
*************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es2:SPISlave:BitCounter\/count_3
Path End       : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\/f0_load
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\/clock
Path slack     : 70744p

Capture Clock Arrival Time                               0
+ Clock path delay                                   25179
+ Cycle adjust (SCLK(0)/fb:R#1 vs. SCLK(0)/fb:R#2)   83333
- Setup time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       108512

Launch Clock Arrival Time                       0
+ Clock path delay                      23525
+ Data path delay                       14243
-------------------------------------   ----- 
End-of-path arrival time (ps)           37768
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCLK(0)/in_clock                                            iocell13            0      0  RISE       1
SCLK(0)/fb                                                  iocell13        18307  18307  
SCLK(0)/fb (TOTAL_ADJUSTMENTS)                              iocell13            0  18307  RISE       1
--SCLK(0)/fb (Clock Phase Adjustment Delay)                 iocell13            0    N/A  
\SPIS_1:BSPIS:es2:SPISlave:BitCounter\/clock                count7cell       5218  23525  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es2:SPISlave:BitCounter\/count_3     count7cell      2110  25635  70744  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one\/main_0   macrocell38     2318  27953  70744  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one\/q        macrocell38     3350  31303  70744  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\/f0_load  datapathcell6   6465  37768  70744  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCLK(0)/in_clock                                            iocell13            0      0  RISE       1
SCLK(0)/fb                                                  iocell13        18307  18307  
SCLK(0)/fb (TOTAL_ADJUSTMENTS)                              iocell13            0  18307  RISE       1
--SCLK(0)/fb (Clock Phase Adjustment Delay)                 iocell13            0    N/A  
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\/clock             datapathcell6    6872  25179  RISE       1


5.10::Critical Path Report for (SCLK(0)/fb:R vs. SCLK(0)/fb:F)
**************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es2:SPISlave:BitCounter\/count_3
Path End       : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/cs_addr_0
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/clock
Path slack     : 29304p

Capture Clock Arrival Time                           41667
+ Clock path delay                                   23525
+ Cycle adjust (SCLK(0)/fb:R#1 vs. SCLK(0)/fb:F#1)       0
- Setup time                                         -2290
--------------------------------------------------   ----- 
End-of-path required time (ps)                       62901

Launch Clock Arrival Time                       0
+ Clock path delay                      23525
+ Data path delay                       10073
-------------------------------------   ----- 
End-of-path arrival time (ps)           33597
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCLK(0)/in_clock                                            iocell13            0      0  RISE       1
SCLK(0)/fb                                                  iocell13        18307  18307  
SCLK(0)/fb (TOTAL_ADJUSTMENTS)                              iocell13            0  18307  RISE       1
--SCLK(0)/fb (Clock Phase Adjustment Delay)                 iocell13            0    N/A  
\SPIS_1:BSPIS:es2:SPISlave:BitCounter\/clock                count7cell       5218  23525  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es2:SPISlave:BitCounter\/count_3       count7cell      2110  25635  29304  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:dpcounter_zero\/main_0    macrocell40     2318  27953  29304  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:dpcounter_zero\/q         macrocell40     3350  31303  29304  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/cs_addr_0  datapathcell5   2294  33597  29304  RISE       1

Capture Clock Path
pin name                                         model name     delay     AT  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----  ------
SCLK(0)/fb                                       iocell13           0  59974  FALL       1
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/clock  datapathcell5   5218  65191  FALL       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 18985p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17592
-------------------------------------   ----- 
End-of-path arrival time (ps)           17592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2602   7882  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   9710  17592  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  17592  18985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 22264p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    41667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7883
-------------------------------------   ---- 
End-of-path arrival time (ps)           7883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2603   7883  22264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 22265p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    41667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7882
-------------------------------------   ---- 
End-of-path arrival time (ps)           7882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2602   7882  22265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : MODIN1_1/main_7
Capture Clock  : MODIN1_1/clock_0
Path slack     : 23415p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14741
-------------------------------------   ----- 
End-of-path arrival time (ps)           14741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  23415  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  23415  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  23415  RISE       1
MODIN1_1/main_7                           macrocell2      7561  14741  23415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:runmode_enable\/q
Path End       : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 26280p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    41667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:runmode_enable\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:runmode_enable\/q         macrocell18     1250   1250  23000  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   2617   3867  26280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:runmode_enable\/q
Path End       : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 26281p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    41667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:runmode_enable\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:runmode_enable\/q         macrocell18     1250   1250  23000  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   2616   3866  26281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:final_kill_reg\/q
Path End       : \PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 26489p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13608
-------------------------------------   ----- 
End-of-path arrival time (ps)           13608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:final_kill_reg\/clock_0                   macrocell15         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:final_kill_reg\/q                 macrocell15    1250   1250  26489  RISE       1
\PWM_BUCK:PWMUDB:status_5\/main_0                  macrocell20    2235   3485  26489  RISE       1
\PWM_BUCK:PWMUDB:status_5\/q                       macrocell20    3350   6835  26489  RISE       1
\PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell1   6773  13608  26489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : MODIN1_0/main_7
Capture Clock  : MODIN1_0/clock_0
Path slack     : 26860p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11297
-------------------------------------   ----- 
End-of-path arrival time (ps)           11297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  23415  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  23415  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  23415  RISE       1
MODIN1_0/main_7                           macrocell1      4117  11297  26860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_5
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 27226p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10931
-------------------------------------   ----- 
End-of-path arrival time (ps)           10931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  23415  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  23415  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  23415  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_5  macrocell14     3751  10931  27226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_BUCK:PWMUDB:pwm_db_reg\/main_1
Capture Clock  : \PWM_BUCK:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 27226p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10931
-------------------------------------   ----- 
End-of-path arrival time (ps)           10931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  23415  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  23415  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  23415  RISE       1
\PWM_BUCK:PWMUDB:pwm_db_reg\/main_1       macrocell17     3751  10931  27226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:pwm_db_reg\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_5
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 27231p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10926
-------------------------------------   ----- 
End-of-path arrival time (ps)           10926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  23415  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  23415  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  23415  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_5  macrocell13     3746  10926  27231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0                  macrocell13         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_BUCK:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_BUCK:PWMUDB:prevCompare1\/clock_0
Path slack     : 27231p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10926
-------------------------------------   ----- 
End-of-path arrival time (ps)           10926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  23415  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  23415  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  23415  RISE       1
\PWM_BUCK:PWMUDB:prevCompare1\/main_0     macrocell16     3746  10926  27231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:prevCompare1\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_BUCK:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_BUCK:PWMUDB:status_0\/clock_0
Path slack     : 27231p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10926
-------------------------------------   ----- 
End-of-path arrival time (ps)           10926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  23415  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  23415  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  23415  RISE       1
\PWM_BUCK:PWMUDB:status_0\/main_0         macrocell19     3746  10926  27231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:status_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 28283p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9874
-------------------------------------   ---- 
End-of-path arrival time (ps)           9874
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  28283  RISE       1
MODIN1_0/main_0                                        macrocell1     7294   9874  28283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 28296p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9861
-------------------------------------   ---- 
End-of-path arrival time (ps)           9861
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  28283  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_0               macrocell13    7281   9861  28296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0                  macrocell13         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_BUCK:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_BUCK:PWMUDB:runmode_enable\/clock_0
Path slack     : 28296p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9861
-------------------------------------   ---- 
End-of-path arrival time (ps)           9861
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  28283  RISE       1
\PWM_BUCK:PWMUDB:runmode_enable\/main_0                macrocell18    7281   9861  28296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:runmode_enable\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 28299p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9857
-------------------------------------   ---- 
End-of-path arrival time (ps)           9857
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  28283  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_0               macrocell14    7277   9857  28299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_BUCK:PWMUDB:pwm_db_reg\/main_0
Capture Clock  : \PWM_BUCK:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 28299p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9857
-------------------------------------   ---- 
End-of-path arrival time (ps)           9857
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  28283  RISE       1
\PWM_BUCK:PWMUDB:pwm_db_reg\/main_0                    macrocell17    7277   9857  28299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:pwm_db_reg\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_1
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 28956p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9201
-------------------------------------   ---- 
End-of-path arrival time (ps)           9201
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/busclk            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_1  controlcell2   2580   2580  28956  RISE       1
MODIN1_1/main_4                                      macrocell2     6621   9201  28956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_6
Capture Clock  : MODIN1_1/clock_0
Path slack     : 29024p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9133
-------------------------------------   ---- 
End-of-path arrival time (ps)           9133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN1_0/q       macrocell1    1250   1250  29024  RISE       1
MODIN1_1/main_6  macrocell2    7883   9133  29024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:pwm_db_reg\/q
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 29069p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9088
-------------------------------------   ---- 
End-of-path arrival time (ps)           9088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:pwm_db_reg\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:pwm_db_reg\/q  macrocell17   1250   1250  29069  RISE       1
MODIN1_1/main_1                 macrocell2    7838   9088  29069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es2:SPISlave:BitCounter\/count_3
Path End       : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/cs_addr_0
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/clock
Path slack     : 29304p

Capture Clock Arrival Time                           41667
+ Clock path delay                                   23525
+ Cycle adjust (SCLK(0)/fb:R#1 vs. SCLK(0)/fb:F#1)       0
- Setup time                                         -2290
--------------------------------------------------   ----- 
End-of-path required time (ps)                       62901

Launch Clock Arrival Time                       0
+ Clock path delay                      23525
+ Data path delay                       10073
-------------------------------------   ----- 
End-of-path arrival time (ps)           33597
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCLK(0)/in_clock                                            iocell13            0      0  RISE       1
SCLK(0)/fb                                                  iocell13        18307  18307  
SCLK(0)/fb (TOTAL_ADJUSTMENTS)                              iocell13            0  18307  RISE       1
--SCLK(0)/fb (Clock Phase Adjustment Delay)                 iocell13            0    N/A  
\SPIS_1:BSPIS:es2:SPISlave:BitCounter\/clock                count7cell       5218  23525  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es2:SPISlave:BitCounter\/count_3       count7cell      2110  25635  29304  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:dpcounter_zero\/main_0    macrocell40     2318  27953  29304  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:dpcounter_zero\/q         macrocell40     3350  31303  29304  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/cs_addr_0  datapathcell5   2294  33597  29304  RISE       1

Capture Clock Path
pin name                                         model name     delay     AT  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----  ------
SCLK(0)/fb                                       iocell13           0  59974  FALL       1
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/clock  datapathcell5   5218  65191  FALL       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/q
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 29437p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8720
-------------------------------------   ---- 
End-of-path arrival time (ps)           8720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/q  macrocell13   1250   1250  29437  RISE       1
MODIN1_1/main_2                      macrocell2    7470   8720  29437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 29517p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8640
-------------------------------------   ---- 
End-of-path arrival time (ps)           8640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/q  macrocell14   1250   1250  29517  RISE       1
MODIN1_1/main_3                      macrocell2    7390   8640  29517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_0/main_5
Capture Clock  : MODIN1_0/clock_0
Path slack     : 29605p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8552
-------------------------------------   ---- 
End-of-path arrival time (ps)           8552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN1_1/q       macrocell2    1250   1250  29605  RISE       1
MODIN1_0/main_5  macrocell1    7302   8552  29605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_3
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 29614p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8543
-------------------------------------   ---- 
End-of-path arrival time (ps)           8543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN1_1/q                                macrocell2    1250   1250  29605  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_3  macrocell13   7293   8543  29614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0                  macrocell13         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_3
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 29619p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8538
-------------------------------------   ---- 
End-of-path arrival time (ps)           8538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN1_1/q                                macrocell2    1250   1250  29605  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_3  macrocell14   7288   8538  29619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_UNFOLD_B:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:runmode_enable\/clock_0
Path slack     : 29976p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1563 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8181
-------------------------------------   ---- 
End-of-path arrival time (ps)           8181
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell5        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  29976  RISE       1
\PWM_UNFOLD_B:PWMUDB:runmode_enable\/main_0                macrocell35    5601   8181  29976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:runmode_enable\/clock_0               macrocell35         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SS(0)/fb
Path End       : \SPIS_1:BSPIS:es2:SPISlave:BitCounter\/enable
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:BitCounter\/clock
Path slack     : 30138p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23525
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCLK(0)/fb:R#2)   41667
- Setup time                                        -3340
-------------------------------------------------   ----- 
End-of-path required time (ps)                      61851

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31713
-------------------------------------   ----- 
End-of-path arrival time (ps)           31713
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SS(0)/in_clock                                              iocell14            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
SS(0)/fb                                       iocell14     18409  18409  30138  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:inv_ss\/main_0      macrocell41   7649  26058  30138  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:inv_ss\/q           macrocell41   3350  29408  30138  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:BitCounter\/enable  count7cell    2306  31713  30138  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCLK(0)/in_clock                                            iocell13            0      0  RISE       1
SCLK(0)/fb                                                  iocell13        18307  18307  
SCLK(0)/fb (TOTAL_ADJUSTMENTS)                              iocell13            0  18307  RISE       1
--SCLK(0)/fb (Clock Phase Adjustment Delay)                 iocell13            0    N/A  
\SPIS_1:BSPIS:es2:SPISlave:BitCounter\/clock                count7cell       5218  23525  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_0
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0
Path slack     : 30505p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1563 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7651
-------------------------------------   ---- 
End-of-path arrival time (ps)           7651
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell5        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  29976  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_0                      macrocell29    5071   7651  30505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_0
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0
Path slack     : 32303p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1563 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5854
-------------------------------------   ---- 
End-of-path arrival time (ps)           5854
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell5        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  29976  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_0                      macrocell30    3274   5854  32303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/main_0
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 32303p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1563 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5854
-------------------------------------   ---- 
End-of-path arrival time (ps)           5854
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell5        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  29976  RISE       1
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/main_0                    macrocell34    3274   5854  32303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 32325p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1563 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5832
-------------------------------------   ---- 
End-of-path arrival time (ps)           5832
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell5        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  29976  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_0               macrocell31    3252   5832  32325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0              macrocell31         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 32325p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1563 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5832
-------------------------------------   ---- 
End-of-path arrival time (ps)           5832
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell5        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  29976  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_0               macrocell32    3252   5832  32325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0              macrocell32         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_4
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 32339p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5818
-------------------------------------   ---- 
End-of-path arrival time (ps)           5818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN1_0/q                                macrocell1    1250   1250  29024  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_4  macrocell14   4568   5818  32339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_6
Capture Clock  : MODIN1_0/clock_0
Path slack     : 32353p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5804
-------------------------------------   ---- 
End-of-path arrival time (ps)           5804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN1_0/q       macrocell1    1250   1250  29024  RISE       1
MODIN1_0/main_6  macrocell1    4554   5804  32353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 32359p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5798
-------------------------------------   ---- 
End-of-path arrival time (ps)           5798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:pwm_db_reg\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:pwm_db_reg\/q            macrocell17   1250   1250  29069  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_1  macrocell13   4548   5798  32359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0                  macrocell13         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:pwm_db_reg\/q
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 32373p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5783
-------------------------------------   ---- 
End-of-path arrival time (ps)           5783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:pwm_db_reg\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:pwm_db_reg\/q  macrocell17   1250   1250  29069  RISE       1
MODIN1_0/main_1                 macrocell1    4533   5783  32373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 32382p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5774
-------------------------------------   ---- 
End-of-path arrival time (ps)           5774
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  28283  RISE       1
MODIN1_1/main_0                                        macrocell2     3194   5774  32382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 32507p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7589
-------------------------------------   ---- 
End-of-path arrival time (ps)           7589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0                 datapathcell1   2320   2320  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0i                datapathcell2      0   2320  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0_comb            datapathcell2   2960   5280  18985  RISE       1
\PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell1    2309   7589  32507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : MODIN3_1/main_0
Capture Clock  : MODIN3_1/clock_0
Path slack     : 32632p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1563 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5525
-------------------------------------   ---- 
End-of-path arrival time (ps)           5525
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell3        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  32632  RISE       1
MODIN3_1/main_0                                            macrocell4     2945   5525  32632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_UNFOLD_A:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:runmode_enable\/clock_0
Path slack     : 32632p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1563 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5525
-------------------------------------   ---- 
End-of-path arrival time (ps)           5525
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell3        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  32632  RISE       1
\PWM_UNFOLD_A:PWMUDB:runmode_enable\/main_0                macrocell26    2945   5525  32632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:runmode_enable\/clock_0               macrocell26         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : MODIN3_0/main_0
Capture Clock  : MODIN3_0/clock_0
Path slack     : 32634p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1563 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell3        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  32632  RISE       1
MODIN3_0/main_0                                            macrocell3     2943   5523  32634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/main_0
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 32634p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1563 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell3        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  32632  RISE       1
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/main_0                    macrocell25    2943   5523  32634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 32650p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1563 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5507
-------------------------------------   ---- 
End-of-path arrival time (ps)           5507
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell3        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  32632  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_0               macrocell21    2927   5507  32650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0              macrocell21         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 32650p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1563 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5507
-------------------------------------   ---- 
End-of-path arrival time (ps)           5507
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell3        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  32632  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_0               macrocell22    2927   5507  32650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0              macrocell22         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_0
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_4
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0
Path slack     : 32665p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1563 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5492
-------------------------------------   ---- 
End-of-path arrival time (ps)           5492
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/busclk        controlcell6        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_B:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_0  controlcell6   2580   2580  32665  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_4                    macrocell29    2912   5492  32665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_0
Path End       : MODIN3_0/main_4
Capture Clock  : MODIN3_0/clock_0
Path slack     : 32679p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1563 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/busclk        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_A:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_0  controlcell4   2580   2580  32679  RISE       1
MODIN3_0/main_4                                          macrocell3     2897   5477  32679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_1
Path End       : MODIN3_1/main_4
Capture Clock  : MODIN3_1/clock_0
Path slack     : 32684p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1563 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5472
-------------------------------------   ---- 
End-of-path arrival time (ps)           5472
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/busclk        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_A:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_1  controlcell4   2580   2580  32684  RISE       1
MODIN3_1/main_4                                          macrocell4     2892   5472  32684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 32838p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5319
-------------------------------------   ---- 
End-of-path arrival time (ps)           5319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/q       macrocell14   1250   1250  29517  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_2  macrocell14   4069   5319  32838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 32841p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/q  macrocell14   1250   1250  29517  RISE       1
MODIN1_0/main_3                      macrocell1    4065   5315  32841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_4
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 33162p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4995
-------------------------------------   ---- 
End-of-path arrival time (ps)           4995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN1_0/q                                macrocell1    1250   1250  29024  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_4  macrocell13   3745   4995  33162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0                  macrocell13         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/q
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 33169p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4987
-------------------------------------   ---- 
End-of-path arrival time (ps)           4987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/q  macrocell13   1250   1250  29437  RISE       1
MODIN1_0/main_2                      macrocell1    3737   4987  33169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 33176p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           4980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/q       macrocell13   1250   1250  29437  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_2  macrocell13   3730   4980  33176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0                  macrocell13         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 33178p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4979
-------------------------------------   ---- 
End-of-path arrival time (ps)           4979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:pwm_db_reg\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:pwm_db_reg\/q            macrocell17   1250   1250  29069  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_1  macrocell14   3729   4979  33178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_1
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_4
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0
Path slack     : 33266p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1563 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4891
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/busclk        controlcell6        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_B:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_1  controlcell6   2580   2580  33266  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_4                    macrocell30    2311   4891  33266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_0
Path End       : MODIN1_0/main_4
Capture Clock  : MODIN1_0/clock_0
Path slack     : 33271p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/busclk            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_0  controlcell2   2580   2580  33271  RISE       1
MODIN1_0/main_4                                      macrocell1     2305   4885  33271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_5
Capture Clock  : MODIN1_1/clock_0
Path slack     : 33749p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4407
-------------------------------------   ---- 
End-of-path arrival time (ps)           4407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN1_1/q       macrocell2    1250   1250  29605  RISE       1
MODIN1_1/main_5  macrocell2    3157   4407  33749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:prevCompare1\/q
Path End       : \PWM_BUCK:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_BUCK:PWMUDB:status_0\/clock_0
Path slack     : 34603p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:prevCompare1\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:prevCompare1\/q   macrocell16   1250   1250  34603  RISE       1
\PWM_BUCK:PWMUDB:status_0\/main_1  macrocell19   2304   3554  34603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:status_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SS(0)/fb
Path End       : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/cs_addr_2
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/clock
Path slack     : 36284p

Capture Clock Arrival Time                          41667
+ Clock path delay                                  23525
+ Cycle adjust (CyBUS_CLK:R#1 vs. SCLK(0)/fb:F#1)       0
- Setup time                                        -2290
-------------------------------------------------   ----- 
End-of-path required time (ps)                      62901

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26618
-------------------------------------   ----- 
End-of-path arrival time (ps)           26618
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SS(0)/in_clock                                              iocell14            0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
SS(0)/fb                                             iocell14       18409  18409  36284  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/cs_addr_2  datapathcell5   8209  26618  36284  RISE       1

Capture Clock Path
pin name                                         model name     delay     AT  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----  ------
SCLK(0)/fb                                       iocell13           0  59974  FALL       1
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/clock  datapathcell5   5218  65191  FALL       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:status_0\/q
Path End       : \PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 36535p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:status_0\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:status_0\/q                       macrocell19    1250   1250  36535  RISE       1
\PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell1   2312   3562  36535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MOSI(0)/fb
Path End       : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\/route_si
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\/clock
Path slack     : 39031p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25179
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCLK(0)/fb:R#2)   41667
- Setup time                                        -3650
-------------------------------------------------   ----- 
End-of-path required time (ps)                      63195

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24164
-------------------------------------   ----- 
End-of-path arrival time (ps)           24164
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MOSI(0)/in_clock                                            iocell8             0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
MOSI(0)/fb                                          iocell8        18153  18153  39031  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\/route_si  datapathcell6   6011  24164  39031  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCLK(0)/in_clock                                            iocell13            0      0  RISE       1
SCLK(0)/fb                                                  iocell13        18307  18307  
SCLK(0)/fb (TOTAL_ADJUSTMENTS)                              iocell13            0  18307  RISE       1
--SCLK(0)/fb (Clock Phase Adjustment Delay)                 iocell13            0    N/A  
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\/clock             datapathcell6    6872  25179  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SS(0)/fb
Path End       : \SPIS_1:BSPIS:es2:SPISlave:BitCounter\/reset
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:BitCounter\/clock
Path slack     : 39521p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23525
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCLK(0)/fb:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      65191

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25670
-------------------------------------   ----- 
End-of-path arrival time (ps)           25670
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SS(0)/in_clock                                              iocell14            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
SS(0)/fb                                      iocell14     18409  18409  30138  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:BitCounter\/reset  count7cell    7261  25670  39521  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCLK(0)/in_clock                                            iocell13            0      0  RISE       1
SCLK(0)/fb                                                  iocell13        18307  18307  
SCLK(0)/fb (TOTAL_ADJUSTMENTS)                              iocell13            0  18307  RISE       1
--SCLK(0)/fb (Clock Phase Adjustment Delay)                 iocell13            0    N/A  
\SPIS_1:BSPIS:es2:SPISlave:BitCounter\/clock                count7cell       5218  23525  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SS(0)/fb
Path End       : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\/cs_addr_2
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\/clock
Path slack     : 40200p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25179
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCLK(0)/fb:R#2)   41667
- Setup time                                        -3170
-------------------------------------------------   ----- 
End-of-path required time (ps)                      63675

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23475
-------------------------------------   ----- 
End-of-path arrival time (ps)           23475
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SS(0)/in_clock                                              iocell14            0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
SS(0)/fb                                             iocell14       18409  18409  30138  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\/cs_addr_2  datapathcell6   5066  23475  40200  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCLK(0)/in_clock                                            iocell13            0      0  RISE       1
SCLK(0)/fb                                                  iocell13        18307  18307  
SCLK(0)/fb (TOTAL_ADJUSTMENTS)                              iocell13            0  18307  RISE       1
--SCLK(0)/fb (Clock Phase Adjustment Delay)                 iocell13            0    N/A  
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\/clock             datapathcell6    6872  25179  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es2:SPISlave:BitCounter\/count_3
Path End       : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\/f0_load
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\/clock
Path slack     : 70744p

Capture Clock Arrival Time                               0
+ Clock path delay                                   25179
+ Cycle adjust (SCLK(0)/fb:R#1 vs. SCLK(0)/fb:R#2)   83333
- Setup time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       108512

Launch Clock Arrival Time                       0
+ Clock path delay                      23525
+ Data path delay                       14243
-------------------------------------   ----- 
End-of-path arrival time (ps)           37768
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCLK(0)/in_clock                                            iocell13            0      0  RISE       1
SCLK(0)/fb                                                  iocell13        18307  18307  
SCLK(0)/fb (TOTAL_ADJUSTMENTS)                              iocell13            0  18307  RISE       1
--SCLK(0)/fb (Clock Phase Adjustment Delay)                 iocell13            0    N/A  
\SPIS_1:BSPIS:es2:SPISlave:BitCounter\/clock                count7cell       5218  23525  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es2:SPISlave:BitCounter\/count_3     count7cell      2110  25635  70744  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one\/main_0   macrocell38     2318  27953  70744  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one\/q        macrocell38     3350  31303  70744  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\/f0_load  datapathcell6   6465  37768  70744  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCLK(0)/in_clock                                            iocell13            0      0  RISE       1
SCLK(0)/fb                                                  iocell13        18307  18307  
SCLK(0)/fb (TOTAL_ADJUSTMENTS)                              iocell13            0  18307  RISE       1
--SCLK(0)/fb (Clock Phase Adjustment Delay)                 iocell13            0    N/A  
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\/clock             datapathcell6    6872  25179  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es2:SPISlave:sync_2\/out
Path End       : \SPIS_1:BSPIS:es2:SPISlave:TxStsReg\/status_0
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:TxStsReg\/clock
Path slack     : 984979p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -1570
--------------------------------------------   ------- 
End-of-path required time (ps)                  998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13451
-------------------------------------   ----- 
End-of-path arrival time (ps)           13451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:sync_2\/clock                   synccell            0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es2:SPISlave:sync_2\/out          synccell       1480   1480  984979  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:tx_status_0\/main_2  macrocell44    6373   7853  984979  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:tx_status_0\/q       macrocell44    3350  11203  984979  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:TxStsReg\/status_0   statusicell5   2248  13451  984979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:TxStsReg\/clock                 statusicell5        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es2:SPISlave:sync_3\/out
Path End       : \SPIS_1:BSPIS:es2:SPISlave:RxStsReg\/status_5
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:RxStsReg\/clock
Path slack     : 985519p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -1570
--------------------------------------------   ------- 
End-of-path required time (ps)                  998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12911
-------------------------------------   ----- 
End-of-path arrival time (ps)           12911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:sync_3\/clock                   synccell            0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es2:SPISlave:sync_3\/out          synccell       1480   1480  985519  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:rx_status_5\/main_1  macrocell43    3864   5344  985519  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:rx_status_5\/q       macrocell43    3350   8694  985519  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:RxStsReg\/status_5   statusicell4   4218  12911  985519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:RxStsReg\/clock                 statusicell4        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es2:SPISlave:sync_1\/out
Path End       : \SPIS_1:BSPIS:es2:SPISlave:TxStsReg\/status_6
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:TxStsReg\/clock
Path slack     : 985768p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -1570
--------------------------------------------   ------- 
End-of-path required time (ps)                  998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12662
-------------------------------------   ----- 
End-of-path arrival time (ps)           12662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:sync_1\/clock                   synccell            0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es2:SPISlave:sync_1\/out            synccell       1480   1480  985768  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:byte_complete\/main_0  macrocell37    3811   5291  985768  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:byte_complete\/q       macrocell37    3350   8641  985768  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:TxStsReg\/status_6     statusicell5   4021  12662  985768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:TxStsReg\/clock                 statusicell5        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es2:SPISlave:sync_1\/out
Path End       : \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\/main_0
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\/clock_0
Path slack     : 991199p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5291
-------------------------------------   ---- 
End-of-path arrival time (ps)           5291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:sync_1\/clock                   synccell            0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es2:SPISlave:sync_1\/out                synccell      1480   1480  985768  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\/main_0  macrocell39   3811   5291  991199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\/clock_0      macrocell39         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13014441p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                     -11520
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15705
-------------------------------------   ----- 
End-of-path arrival time (ps)           15705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q                      macrocell48     1250   1250  13014441  RISE       1
\UART_1:BUART:counter_load_not\/main_1           macrocell45     6711   7961  13014441  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell45     3350  11311  13014441  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   4394  15705  13014441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell8       0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13019350p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6290
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16026
-------------------------------------   ----- 
End-of-path arrival time (ps)           16026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell8   5680   5680  13019350  RISE       1
\UART_1:BUART:tx_bitclk_enable_pre\/main_0      macrocell47     4685  10365  13019350  RISE       1
\UART_1:BUART:tx_bitclk_enable_pre\/q           macrocell47     3350  13715  13019350  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell7   2311  16026  13019350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 13020034p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -1570
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20063
-------------------------------------   ----- 
End-of-path arrival time (ps)           20063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   5280   5280  13020034  RISE       1
\UART_1:BUART:tx_status_0\/main_2                 macrocell51     5220  10500  13020034  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell51     3350  13850  13020034  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell6    6212  20063  13020034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell6        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13025979p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6290
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9398
-------------------------------------   ---- 
End-of-path arrival time (ps)           9398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell48     1250   1250  13014441  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   8148   9398  13025979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13027656p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10500
-------------------------------------   ----- 
End-of-path arrival time (ps)           10500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   5280   5280  13020034  RISE       1
\UART_1:BUART:tx_state_0\/main_2                  macrocell48     5220  10500  13027656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13028198p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9958
-------------------------------------   ---- 
End-of-path arrival time (ps)           9958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell48   1250   1250  13014441  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell50   8708   9958  13028198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell50         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13028198p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9958
-------------------------------------   ---- 
End-of-path arrival time (ps)           9958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell48   1250   1250  13014441  RISE       1
\UART_1:BUART:txn\/main_2    macrocell53   8708   9958  13028198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell53         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13028561p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9596
-------------------------------------   ---- 
End-of-path arrival time (ps)           9596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   7280   7280  13028561  RISE       1
\UART_1:BUART:txn\/main_3                macrocell53     2316   9596  13028561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell53         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029381p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6290
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5996
-------------------------------------   ---- 
End-of-path arrival time (ps)           5996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell49         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell49     1250   1250  13017117  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   4746   5996  13029381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13029741p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8416
-------------------------------------   ---- 
End-of-path arrival time (ps)           8416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell49   1250   1250  13017117  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell48   7166   8416  13029741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 13030176p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7981
-------------------------------------   ---- 
End-of-path arrival time (ps)           7981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell8   5680   5680  13019350  RISE       1
\UART_1:BUART:tx_bitclk\/main_0                 macrocell46     2301   7981  13030176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13030196p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7961
-------------------------------------   ---- 
End-of-path arrival time (ps)           7961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell48   1250   1250  13014441  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell49   6711   7961  13030196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell49         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13031697p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6460
-------------------------------------   ---- 
End-of-path arrival time (ps)           6460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell50   1250   1250  13018382  RISE       1
\UART_1:BUART:tx_state_0\/main_3  macrocell48   5210   6460  13031697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13032034p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6122
-------------------------------------   ---- 
End-of-path arrival time (ps)           6122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell46   1250   1250  13016280  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell49   4872   6122  13032034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell49         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13032050p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6106
-------------------------------------   ---- 
End-of-path arrival time (ps)           6106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell46   1250   1250  13016280  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell50   4856   6106  13032050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell50         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13032050p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6106
-------------------------------------   ---- 
End-of-path arrival time (ps)           6106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell46   1250   1250  13016280  RISE       1
\UART_1:BUART:txn\/main_5   macrocell53   4856   6106  13032050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell53         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13032160p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5997
-------------------------------------   ---- 
End-of-path arrival time (ps)           5997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell49   1250   1250  13017117  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell50   4747   5997  13032160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell50         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13032160p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5997
-------------------------------------   ---- 
End-of-path arrival time (ps)           5997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell49         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell49   1250   1250  13017117  RISE       1
\UART_1:BUART:txn\/main_1    macrocell53   4747   5997  13032160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell53         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13032871p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5285
-------------------------------------   ---- 
End-of-path arrival time (ps)           5285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell49   1250   1250  13017117  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell49   4035   5285  13032871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell49         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13034118p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell50   1250   1250  13018382  RISE       1
\UART_1:BUART:tx_state_2\/main_2  macrocell50   2789   4039  13034118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell50         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13034118p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell50   1250   1250  13018382  RISE       1
\UART_1:BUART:txn\/main_4    macrocell53   2789   4039  13034118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell53         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13034136p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell50   1250   1250  13018382  RISE       1
\UART_1:BUART:tx_state_1\/main_2  macrocell49   2771   4021  13034136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell49         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13034280p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell48   1250   1250  13014441  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell48   2627   3877  13034280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13034304p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell53         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:txn\/q       macrocell53   1250   1250  13034304  RISE       1
\UART_1:BUART:txn\/main_0  macrocell53   2603   3853  13034304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell53         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13034607p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell46   1250   1250  13016280  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell48   2299   3549  13034607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 65106275p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                 65113480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7205
-------------------------------------   ---- 
End-of-path arrival time (ps)           7205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   3850   3850  65106275  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   3355   7205  65106275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 65106439p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                 65113480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7041
-------------------------------------   ---- 
End-of-path arrival time (ps)           7041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell3   3850   3850  65106439  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell3   3191   7041  65106439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:final_kill_reg\/q
Path End       : \PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 65107970p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                 65123430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15460
-------------------------------------   ----- 
End-of-path arrival time (ps)           15460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:final_kill_reg\/clock_0               macrocell23         0      0  RISE       1

Data path
pin name                                               model name    delay     AT     slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:final_kill_reg\/q                 macrocell23    1250   1250  65107970  RISE       1
\PWM_UNFOLD_A:PWMUDB:status_5\/main_0                  macrocell28    6279   7529  65107970  RISE       1
\PWM_UNFOLD_A:PWMUDB:status_5\/q                       macrocell28    3350  10879  65107970  RISE       1
\PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell2   4581  15460  65107970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/clock         statusicell2        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:final_kill_reg\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 65108766p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                 65123430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14664
-------------------------------------   ----- 
End-of-path arrival time (ps)           14664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:final_kill_reg\/clock_0               macrocell23         0      0  RISE       1

Data path
pin name                                               model name    delay     AT     slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:final_kill_reg\/q                 macrocell23    1250   1250  65107970  RISE       1
\PWM_UNFOLD_A:PWMUDB:status_5\/main_0                  macrocell28    6279   7529  65107970  RISE       1
\PWM_UNFOLD_A:PWMUDB:status_5\/q                       macrocell28    3350  10879  65107970  RISE       1
\PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell3   3785  14664  65108766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:runmode_enable\/q
Path End       : \PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 65109329p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                 65113480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:runmode_enable\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:runmode_enable\/q        macrocell26     1250   1250  65109329  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell3   2901   4151  65109329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:runmode_enable\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 65109988p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                 65113480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:runmode_enable\/clock_0               macrocell35         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:runmode_enable\/q        macrocell35     1250   1250  65109988  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell4   2242   3492  65109988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : MODIN3_0/main_7
Capture Clock  : MODIN3_0/clock_0
Path slack     : 65110528p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10962
-------------------------------------   ----- 
End-of-path arrival time (ps)           10962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   5680   5680  65110528  RISE       1
MODIN3_0/main_7                              macrocell3      5282  10962  65110528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/main_1
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 65110528p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10962
-------------------------------------   ----- 
End-of-path arrival time (ps)           10962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   5680   5680  65110528  RISE       1
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/main_1      macrocell25     5282  10962  65110528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : MODIN3_1/main_7
Capture Clock  : MODIN3_1/clock_0
Path slack     : 65110529p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10961
-------------------------------------   ----- 
End-of-path arrival time (ps)           10961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   5680   5680  65110528  RISE       1
MODIN3_1/main_7                              macrocell4      5281  10961  65110529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_5
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 65110546p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10944
-------------------------------------   ----- 
End-of-path arrival time (ps)           10944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb   datapathcell3   5680   5680  65110528  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_5  macrocell21     5264  10944  65110546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0              macrocell21         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_5
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 65110546p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10944
-------------------------------------   ----- 
End-of-path arrival time (ps)           10944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb   datapathcell3   5680   5680  65110528  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_5  macrocell22     5264  10944  65110546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0              macrocell22         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_UNFOLD_A:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:prevCompare1\/clock_0
Path slack     : 65111359p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10131
-------------------------------------   ----- 
End-of-path arrival time (ps)           10131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   5680   5680  65110528  RISE       1
\PWM_UNFOLD_A:PWMUDB:prevCompare1\/main_0    macrocell24     4451  10131  65111359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:prevCompare1\/clock_0                 macrocell24         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_UNFOLD_A:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:status_0\/clock_0
Path slack     : 65111359p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10131
-------------------------------------   ----- 
End-of-path arrival time (ps)           10131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   5680   5680  65110528  RISE       1
\PWM_UNFOLD_A:PWMUDB:status_0\/main_0        macrocell27     4451  10131  65111359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:status_0\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_5
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 65112187p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9303
-------------------------------------   ---- 
End-of-path arrival time (ps)           9303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb   datapathcell4   5680   5680  65112187  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_5  macrocell31     3623   9303  65112187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0              macrocell31         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_5
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 65112187p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9303
-------------------------------------   ---- 
End-of-path arrival time (ps)           9303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb   datapathcell4   5680   5680  65112187  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_5  macrocell32     3623   9303  65112187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0              macrocell32         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_7
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0
Path slack     : 65112206p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9284
-------------------------------------   ---- 
End-of-path arrival time (ps)           9284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   5680   5680  65112187  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_7        macrocell30     3604   9284  65112206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/main_1
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 65112206p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9284
-------------------------------------   ---- 
End-of-path arrival time (ps)           9284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   5680   5680  65112187  RISE       1
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/main_1      macrocell34     3604   9284  65112206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_7
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0
Path slack     : 65113245p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8245
-------------------------------------   ---- 
End-of-path arrival time (ps)           8245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   5680   5680  65112187  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_7        macrocell29     2565   8245  65113245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_UNFOLD_B:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:status_0\/clock_0
Path slack     : 65113245p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8245
-------------------------------------   ---- 
End-of-path arrival time (ps)           8245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   5680   5680  65112187  RISE       1
\PWM_UNFOLD_B:PWMUDB:status_0\/main_0        macrocell36     2565   8245  65113245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:status_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_UNFOLD_B:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:prevCompare1\/clock_0
Path slack     : 65113256p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8234
-------------------------------------   ---- 
End-of-path arrival time (ps)           8234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   5680   5680  65112187  RISE       1
\PWM_UNFOLD_B:PWMUDB:prevCompare1\/main_0    macrocell33     2554   8234  65113256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:prevCompare1\/clock_0                 macrocell33         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 65114767p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                 65123430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8663
-------------------------------------   ---- 
End-of-path arrival time (ps)           8663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/z0_comb             datapathcell3   3850   3850  65106439  RISE       1
\PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell2    4813   8663  65114767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/clock         statusicell2        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 65115291p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                 65123430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8139
-------------------------------------   ---- 
End-of-path arrival time (ps)           8139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/z0_comb             datapathcell4   3850   3850  65106275  RISE       1
\PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell3    4289   8139  65115291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_6
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0
Path slack     : 65115432p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6058
-------------------------------------   ---- 
End-of-path arrival time (ps)           6058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/q       macrocell29   1250   1250  65115432  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_6  macrocell30   4808   6058  65115432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : MODIN3_1/main_5
Capture Clock  : MODIN3_1/clock_0
Path slack     : 65115452p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6038
-------------------------------------   ---- 
End-of-path arrival time (ps)           6038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN3_1/q       macrocell4    1250   1250  65115452  RISE       1
MODIN3_1/main_5  macrocell4    4788   6038  65115452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : MODIN3_0/main_5
Capture Clock  : MODIN3_0/clock_0
Path slack     : 65115452p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6038
-------------------------------------   ---- 
End-of-path arrival time (ps)           6038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN3_1/q       macrocell4    1250   1250  65115452  RISE       1
MODIN3_0/main_5  macrocell3    4788   6038  65115452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_1
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0
Path slack     : 65115474p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6016
-------------------------------------   ---- 
End-of-path arrival time (ps)           6016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/clock_0                   macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/q     macrocell34   1250   1250  65115474  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_1  macrocell29   4766   6016  65115474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_4
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 65115494p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5996
-------------------------------------   ---- 
End-of-path arrival time (ps)           5996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN3_0/q                                    macrocell3    1250   1250  65115494  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_4  macrocell21   4746   5996  65115494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0              macrocell21         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_4
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 65115494p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5996
-------------------------------------   ---- 
End-of-path arrival time (ps)           5996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN3_0/q                                    macrocell3    1250   1250  65115494  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_4  macrocell22   4746   5996  65115494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0              macrocell22         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_0/main_6
Capture Clock  : MODIN3_0/clock_0
Path slack     : 65115517p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5973
-------------------------------------   ---- 
End-of-path arrival time (ps)           5973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN3_0/q       macrocell3    1250   1250  65115494  RISE       1
MODIN3_0/main_6  macrocell3    4723   5973  65115517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_4
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 65116015p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5475
-------------------------------------   ---- 
End-of-path arrival time (ps)           5475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/q              macrocell29   1250   1250  65115432  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_4  macrocell31   4225   5475  65116015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0              macrocell31         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_4
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 65116015p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5475
-------------------------------------   ---- 
End-of-path arrival time (ps)           5475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/q              macrocell29   1250   1250  65115432  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_4  macrocell32   4225   5475  65116015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0              macrocell32         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_3
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 65116147p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5343
-------------------------------------   ---- 
End-of-path arrival time (ps)           5343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN3_1/q                                    macrocell4    1250   1250  65115452  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_3  macrocell21   4093   5343  65116147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0              macrocell21         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_3
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 65116147p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5343
-------------------------------------   ---- 
End-of-path arrival time (ps)           5343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN3_1/q                                    macrocell4    1250   1250  65115452  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_3  macrocell22   4093   5343  65116147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0              macrocell22         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_1/main_6
Capture Clock  : MODIN3_1/clock_0
Path slack     : 65116196p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5294
-------------------------------------   ---- 
End-of-path arrival time (ps)           5294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN3_0/q       macrocell3    1250   1250  65115494  RISE       1
MODIN3_1/main_6  macrocell4    4044   5294  65116196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_3
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0
Path slack     : 65116376p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5114
-------------------------------------   ---- 
End-of-path arrival time (ps)           5114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/q  macrocell32   1250   1250  65116376  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_3    macrocell29   3864   5114  65116376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_5
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0
Path slack     : 65116692p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/q       macrocell30   1250   1250  65116692  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_5  macrocell29   3548   4798  65116692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_2
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0
Path slack     : 65116746p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0              macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/q  macrocell31   1250   1250  65116746  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_2    macrocell29   3494   4744  65116746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 65117101p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4389
-------------------------------------   ---- 
End-of-path arrival time (ps)           4389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/clock_0                   macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/q            macrocell34   1250   1250  65115474  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_1  macrocell31   3139   4389  65117101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0              macrocell31         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 65117101p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4389
-------------------------------------   ---- 
End-of-path arrival time (ps)           4389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/clock_0                   macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/q            macrocell34   1250   1250  65115474  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_1  macrocell32   3139   4389  65117101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0              macrocell32         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_1
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0
Path slack     : 65117121p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/clock_0                   macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/q     macrocell34   1250   1250  65115474  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_1  macrocell30   3119   4369  65117121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 65117144p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/q            macrocell25   1250   1250  65117144  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_1  macrocell21   3096   4346  65117144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0              macrocell21         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 65117144p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/q            macrocell25   1250   1250  65117144  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_1  macrocell22   3096   4346  65117144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0              macrocell22         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/q
Path End       : MODIN3_1/main_2
Capture Clock  : MODIN3_1/clock_0
Path slack     : 65117146p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0              macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/q  macrocell21   1250   1250  65117146  RISE       1
MODIN3_1/main_2                          macrocell4    3094   4344  65117146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/q
Path End       : MODIN3_0/main_1
Capture Clock  : MODIN3_0/clock_0
Path slack     : 65117148p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/q  macrocell25   1250   1250  65117144  RISE       1
MODIN3_0/main_1                     macrocell3    3092   4342  65117148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/q
Path End       : MODIN3_0/main_2
Capture Clock  : MODIN3_0/clock_0
Path slack     : 65117149p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4341
-------------------------------------   ---- 
End-of-path arrival time (ps)           4341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0              macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/q  macrocell21   1250   1250  65117146  RISE       1
MODIN3_0/main_2                          macrocell3    3091   4341  65117149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/q
Path End       : MODIN3_1/main_1
Capture Clock  : MODIN3_1/clock_0
Path slack     : 65117271p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4219
-------------------------------------   ---- 
End-of-path arrival time (ps)           4219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/q  macrocell25   1250   1250  65117144  RISE       1
MODIN3_1/main_1                     macrocell4    2969   4219  65117271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_3
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 65117289p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/q              macrocell30   1250   1250  65116692  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_3  macrocell31   2951   4201  65117289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0              macrocell31         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_3
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 65117289p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/q              macrocell30   1250   1250  65116692  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_3  macrocell32   2951   4201  65117289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0              macrocell32         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_5
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0
Path slack     : 65117292p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/q       macrocell30   1250   1250  65116692  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_5  macrocell30   2948   4198  65117292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 65117314p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0              macrocell21         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/q       macrocell21   1250   1250  65117146  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_2  macrocell21   2926   4176  65117314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0              macrocell21         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/q
Path End       : MODIN3_0/main_3
Capture Clock  : MODIN3_0/clock_0
Path slack     : 65117346p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/q  macrocell22   1250   1250  65117346  RISE       1
MODIN3_0/main_3                          macrocell3    2894   4144  65117346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/q
Path End       : MODIN3_1/main_3
Capture Clock  : MODIN3_1/clock_0
Path slack     : 65117347p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/q  macrocell22   1250   1250  65117346  RISE       1
MODIN3_1/main_3                          macrocell4    2893   4143  65117347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 65117351p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4139
-------------------------------------   ---- 
End-of-path arrival time (ps)           4139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/q       macrocell22   1250   1250  65117346  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_2  macrocell22   2889   4139  65117351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0              macrocell22         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_3
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0
Path slack     : 65117442p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/q  macrocell32   1250   1250  65116376  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_3    macrocell30   2798   4048  65117442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 65117447p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/q       macrocell32   1250   1250  65116376  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_2  macrocell32   2793   4043  65117447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0              macrocell32         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_2
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0
Path slack     : 65117634p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0              macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/q  macrocell31   1250   1250  65116746  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_2    macrocell30   2606   3856  65117634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 65117636p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0              macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/q       macrocell31   1250   1250  65116746  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_2  macrocell31   2604   3854  65117636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0              macrocell31         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_6
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0
Path slack     : 65117715p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/q       macrocell29   1250   1250  65115432  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_6  macrocell29   2525   3775  65117715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:prevCompare1\/q
Path End       : \PWM_UNFOLD_A:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:status_0\/clock_0
Path slack     : 65117946p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:prevCompare1\/clock_0                 macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:prevCompare1\/q   macrocell24   1250   1250  65117946  RISE       1
\PWM_UNFOLD_A:PWMUDB:status_0\/main_1  macrocell27   2294   3544  65117946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:status_0\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:prevCompare1\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:status_0\/clock_0
Path slack     : 65117994p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3496
-------------------------------------   ---- 
End-of-path arrival time (ps)           3496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:prevCompare1\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:prevCompare1\/q   macrocell33   1250   1250  65117994  RISE       1
\PWM_UNFOLD_B:PWMUDB:status_0\/main_1  macrocell36   2246   3496  65117994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:status_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:status_0\/q
Path End       : \PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 65119884p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                 65123430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:status_0\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                                               model name    delay     AT     slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:status_0\/q                       macrocell27    1250   1250  65119884  RISE       1
\PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell2   2296   3546  65119884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/clock         statusicell2        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:status_0\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 65119914p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                 65123430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3516
-------------------------------------   ---- 
End-of-path arrival time (ps)           3516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:status_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                                               model name    delay     AT     slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:status_0\/q                       macrocell36    1250   1250  65119914  RISE       1
\PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell3   2266   3516  65119914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/clock         statusicell3        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

