{
	"author": [
		"J. Akita",
		"K. Asada"
	],
	"booktitle": "Proceedings of the European Conference on Design Automation (EDAC), European Test Conference (ETC) and the European Event in ASIC Design (EUROASIC)",
	"booktitleshort": "EDAC-ETC-EUROASIC",
	"crossref": "conf/eurodac/1994edac",
	"dblpkey": "conf/eurodac/AkitaA94",
	"pages": "420-424",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": [
		"a",
		"method",
		"for",
		"reduc",
		"power",
		"consumpt",
		"of",
		"cmos",
		"logic",
		"base",
		"on",
		"signal",
		"transit",
		"probabl"
	],
	"tag": [
		"logic",
		"power management",
		"probability"
	],
	"title": "A Method for Reducing Power Consumption of CMOS Logic Based on Signal Transition Probability",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 1994
}