Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Oct  2 14:24:40 2020
| Host         : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.811        0.000                      0                 2789        0.055        0.000                      0                 2789        3.000        0.000                       0                  1502  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
GCLK                    {0.000 5.000}        10.000          100.000         
  clk_125MHz_LCLK_MMCM  {0.000 4.000}        8.000           125.000         
  clkfbout_LCLK_MMCM    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_125MHz_LCLK_MMCM        1.811        0.000                      0                 2787        0.055        0.000                      0                 2787        3.500        0.000                       0                  1498  
  clkfbout_LCLK_MMCM                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_125MHz_LCLK_MMCM  clk_125MHz_LCLK_MMCM        2.565        0.000                      0                    2        0.528        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125MHz_LCLK_MMCM
  To Clock:  clk_125MHz_LCLK_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        1.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 DAC_SPI/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DAC_SPI/SERIAL_TX_0/sr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 1.921ns (31.791%)  route 4.122ns (68.209%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 6.475 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.768    -0.844    DAC_SPI/clk_125MHz
    SLICE_X103Y75        FDCE                                         r  DAC_SPI/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y75        FDCE (Prop_fdce_C_Q)         0.419    -0.425 f  DAC_SPI/cnt_reg[5]/Q
                         net (fo=7, routed)           1.745     1.320    DAC_SPI/cnt_reg_n_0_[5]
    SLICE_X101Y80        LUT4 (Prop_lut4_I0_O)        0.297     1.617 r  DAC_SPI/sr[23]_i_15/O
                         net (fo=1, routed)           0.000     1.617    DAC_SPI/sr[23]_i_15_n_0
    SLICE_X101Y80        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.167 r  DAC_SPI/sr_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.167    DAC_SPI/sr_reg[23]_i_8_n_0
    SLICE_X101Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.281 r  DAC_SPI/sr_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.281    DAC_SPI/sr_reg[23]_i_4_n_0
    SLICE_X101Y82        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.509 r  DAC_SPI/sr_reg[23]_i_3/CO[2]
                         net (fo=26, routed)          2.377     4.886    DAC_SPI/SERIAL_TX_0/CO[0]
    SLICE_X85Y93         LUT5 (Prop_lut5_I2_O)        0.313     5.199 r  DAC_SPI/SERIAL_TX_0/sr[13]_i_1/O
                         net (fo=1, routed)           0.000     5.199    DAC_SPI/SERIAL_TX_0/sr[13]_i_1_n_0
    SLICE_X85Y93         FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.549     6.475    DAC_SPI/SERIAL_TX_0/clk_125MHz
    SLICE_X85Y93         FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[13]/C
                         clock pessimism              0.576     7.051    
                         clock uncertainty           -0.072     6.979    
    SLICE_X85Y93         FDRE (Setup_fdre_C_D)        0.031     7.010    DAC_SPI/SERIAL_TX_0/sr_reg[13]
  -------------------------------------------------------------------
                         required time                          7.010    
                         arrival time                          -5.199    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 DAC_SPI/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DAC_SPI/SERIAL_TX_0/sr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 2.301ns (39.639%)  route 3.504ns (60.361%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 6.475 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.768    -0.844    DAC_SPI/clk_125MHz
    SLICE_X103Y75        FDCE                                         r  DAC_SPI/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y75        FDCE (Prop_fdce_C_Q)         0.419    -0.425 r  DAC_SPI/cnt_reg[5]/Q
                         net (fo=7, routed)           0.947     0.523    DAC_SPI/SERIAL_CK_0/Q[5]
    SLICE_X98Y76         LUT2 (Prop_lut2_I1_O)        0.322     0.845 r  DAC_SPI/SERIAL_CK_0/sr_cnt[7]_i_43/O
                         net (fo=3, routed)           0.603     1.447    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9_4
    SLICE_X99Y77         LUT6 (Prop_lut6_I3_O)        0.355     1.802 r  DAC_SPI/SERIAL_TX_0/sr_cnt[7]_i_22/O
                         net (fo=1, routed)           0.000     1.802    DAC_SPI/SERIAL_TX_0/sr_cnt[7]_i_22_n_0
    SLICE_X99Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.352 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.352    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9_n_0
    SLICE_X99Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.466 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.466    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_4_n_0
    SLICE_X99Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.694 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_2/CO[2]
                         net (fo=13, routed)          0.651     3.345    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_2_n_1
    SLICE_X99Y84         LUT3 (Prop_lut3_I1_O)        0.313     3.658 r  DAC_SPI/SERIAL_TX_0/sr[23]_i_1/O
                         net (fo=25, routed)          1.303     4.961    DAC_SPI/SERIAL_TX_0/sr[23]_i_1_n_0
    SLICE_X84Y93         FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.549     6.475    DAC_SPI/SERIAL_TX_0/clk_125MHz
    SLICE_X84Y93         FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[7]/C
                         clock pessimism              0.576     7.051    
                         clock uncertainty           -0.072     6.979    
    SLICE_X84Y93         FDRE (Setup_fdre_C_CE)      -0.205     6.774    DAC_SPI/SERIAL_TX_0/sr_reg[7]
  -------------------------------------------------------------------
                         required time                          6.774    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 DAC_SPI/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DAC_SPI/SERIAL_TX_0/sr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 2.301ns (39.639%)  route 3.504ns (60.361%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 6.475 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.768    -0.844    DAC_SPI/clk_125MHz
    SLICE_X103Y75        FDCE                                         r  DAC_SPI/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y75        FDCE (Prop_fdce_C_Q)         0.419    -0.425 r  DAC_SPI/cnt_reg[5]/Q
                         net (fo=7, routed)           0.947     0.523    DAC_SPI/SERIAL_CK_0/Q[5]
    SLICE_X98Y76         LUT2 (Prop_lut2_I1_O)        0.322     0.845 r  DAC_SPI/SERIAL_CK_0/sr_cnt[7]_i_43/O
                         net (fo=3, routed)           0.603     1.447    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9_4
    SLICE_X99Y77         LUT6 (Prop_lut6_I3_O)        0.355     1.802 r  DAC_SPI/SERIAL_TX_0/sr_cnt[7]_i_22/O
                         net (fo=1, routed)           0.000     1.802    DAC_SPI/SERIAL_TX_0/sr_cnt[7]_i_22_n_0
    SLICE_X99Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.352 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.352    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_9_n_0
    SLICE_X99Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.466 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.466    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_4_n_0
    SLICE_X99Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.694 r  DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_2/CO[2]
                         net (fo=13, routed)          0.651     3.345    DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_2_n_1
    SLICE_X99Y84         LUT3 (Prop_lut3_I1_O)        0.313     3.658 r  DAC_SPI/SERIAL_TX_0/sr[23]_i_1/O
                         net (fo=25, routed)          1.303     4.961    DAC_SPI/SERIAL_TX_0/sr[23]_i_1_n_0
    SLICE_X84Y93         FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.549     6.475    DAC_SPI/SERIAL_TX_0/clk_125MHz
    SLICE_X84Y93         FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[8]/C
                         clock pessimism              0.576     7.051    
                         clock uncertainty           -0.072     6.979    
    SLICE_X84Y93         FDRE (Setup_fdre_C_CE)      -0.205     6.774    DAC_SPI/SERIAL_TX_0/sr_reg[8]
  -------------------------------------------------------------------
                         required time                          6.774    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 DAC_SPI/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DAC_SPI/SERIAL_TX_0/sr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 1.921ns (31.796%)  route 4.121ns (68.204%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 6.475 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.768    -0.844    DAC_SPI/clk_125MHz
    SLICE_X103Y75        FDCE                                         r  DAC_SPI/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y75        FDCE (Prop_fdce_C_Q)         0.419    -0.425 f  DAC_SPI/cnt_reg[5]/Q
                         net (fo=7, routed)           1.745     1.320    DAC_SPI/cnt_reg_n_0_[5]
    SLICE_X101Y80        LUT4 (Prop_lut4_I0_O)        0.297     1.617 r  DAC_SPI/sr[23]_i_15/O
                         net (fo=1, routed)           0.000     1.617    DAC_SPI/sr[23]_i_15_n_0
    SLICE_X101Y80        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.167 r  DAC_SPI/sr_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.167    DAC_SPI/sr_reg[23]_i_8_n_0
    SLICE_X101Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.281 r  DAC_SPI/sr_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.281    DAC_SPI/sr_reg[23]_i_4_n_0
    SLICE_X101Y82        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.509 r  DAC_SPI/sr_reg[23]_i_3/CO[2]
                         net (fo=26, routed)          2.376     4.885    DAC_SPI/SERIAL_TX_0/CO[0]
    SLICE_X85Y93         LUT5 (Prop_lut5_I2_O)        0.313     5.198 r  DAC_SPI/SERIAL_TX_0/sr[6]_i_1/O
                         net (fo=1, routed)           0.000     5.198    DAC_SPI/SERIAL_TX_0/sr[6]_i_1_n_0
    SLICE_X85Y93         FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.549     6.475    DAC_SPI/SERIAL_TX_0/clk_125MHz
    SLICE_X85Y93         FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[6]/C
                         clock pessimism              0.576     7.051    
                         clock uncertainty           -0.072     6.979    
    SLICE_X85Y93         FDRE (Setup_fdre_C_D)        0.032     7.011    DAC_SPI/SERIAL_TX_0/sr_reg[6]
  -------------------------------------------------------------------
                         required time                          7.011    
                         arrival time                          -5.198    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.822ns  (required time - arrival time)
  Source:                 DIG_SPI/is_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DIG_SPI/SERIAL_TX_0/sr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.777ns  (logic 2.052ns (35.519%)  route 3.725ns (64.481%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 6.475 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.787    -0.825    DIG_SPI/clk_125MHz
    SLICE_X96Y94         FDCE                                         r  DIG_SPI/is_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y94         FDCE (Prop_fdce_C_Q)         0.518    -0.307 r  DIG_SPI/is_rd_reg/Q
                         net (fo=166, routed)         1.126     0.820    DIG_SPI/SERIAL_CK_0/i_cnt_2_1_reg[0]_0
    SLICE_X102Y95        LUT2 (Prop_lut2_I0_O)        0.150     0.970 r  DIG_SPI/SERIAL_CK_0/i__carry_i_8/O
                         net (fo=4, routed)           0.830     1.799    DIG_SPI/SERIAL_TX_0/y0_carry_6
    SLICE_X102Y92        LUT6 (Prop_lut6_I0_O)        0.348     2.147 r  DIG_SPI/SERIAL_TX_0/y0_carry_i_2/O
                         net (fo=1, routed)           0.000     2.147    DIG_SPI/SERIAL_TX_0/y0_carry_i_2_n_0
    SLICE_X102Y92        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.527 r  DIG_SPI/SERIAL_TX_0/y0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.527    DIG_SPI/SERIAL_TX_0/y0_carry_n_0
    SLICE_X102Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.644 r  DIG_SPI/SERIAL_TX_0/y0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.644    DIG_SPI/SERIAL_TX_0/y0_carry__0_n_0
    SLICE_X102Y94        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.873 r  DIG_SPI/SERIAL_TX_0/y0_carry__1/CO[2]
                         net (fo=13, routed)          0.676     3.550    DIG_SPI/SERIAL_TX_0/y0_carry__1_n_1
    SLICE_X96Y94         LUT3 (Prop_lut3_I1_O)        0.310     3.860 r  DIG_SPI/SERIAL_TX_0/sr[15]_i_1__0/O
                         net (fo=17, routed)          1.093     4.953    DIG_SPI/SERIAL_TX_0/sr[15]_i_1__0_n_0
    SLICE_X83Y93         FDRE                                         r  DIG_SPI/SERIAL_TX_0/sr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.549     6.475    DIG_SPI/SERIAL_TX_0/clk_125MHz
    SLICE_X83Y93         FDRE                                         r  DIG_SPI/SERIAL_TX_0/sr_reg[1]/C
                         clock pessimism              0.576     7.051    
                         clock uncertainty           -0.072     6.979    
    SLICE_X83Y93         FDRE (Setup_fdre_C_CE)      -0.205     6.774    DIG_SPI/SERIAL_TX_0/sr_reg[1]
  -------------------------------------------------------------------
                         required time                          6.774    
                         arrival time                          -4.953    
  -------------------------------------------------------------------
                         slack                                  1.822    

Slack (MET) :             1.822ns  (required time - arrival time)
  Source:                 DIG_SPI/is_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DIG_SPI/SERIAL_TX_0/sr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.777ns  (logic 2.052ns (35.519%)  route 3.725ns (64.481%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 6.475 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.787    -0.825    DIG_SPI/clk_125MHz
    SLICE_X96Y94         FDCE                                         r  DIG_SPI/is_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y94         FDCE (Prop_fdce_C_Q)         0.518    -0.307 r  DIG_SPI/is_rd_reg/Q
                         net (fo=166, routed)         1.126     0.820    DIG_SPI/SERIAL_CK_0/i_cnt_2_1_reg[0]_0
    SLICE_X102Y95        LUT2 (Prop_lut2_I0_O)        0.150     0.970 r  DIG_SPI/SERIAL_CK_0/i__carry_i_8/O
                         net (fo=4, routed)           0.830     1.799    DIG_SPI/SERIAL_TX_0/y0_carry_6
    SLICE_X102Y92        LUT6 (Prop_lut6_I0_O)        0.348     2.147 r  DIG_SPI/SERIAL_TX_0/y0_carry_i_2/O
                         net (fo=1, routed)           0.000     2.147    DIG_SPI/SERIAL_TX_0/y0_carry_i_2_n_0
    SLICE_X102Y92        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.527 r  DIG_SPI/SERIAL_TX_0/y0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.527    DIG_SPI/SERIAL_TX_0/y0_carry_n_0
    SLICE_X102Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.644 r  DIG_SPI/SERIAL_TX_0/y0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.644    DIG_SPI/SERIAL_TX_0/y0_carry__0_n_0
    SLICE_X102Y94        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.873 r  DIG_SPI/SERIAL_TX_0/y0_carry__1/CO[2]
                         net (fo=13, routed)          0.676     3.550    DIG_SPI/SERIAL_TX_0/y0_carry__1_n_1
    SLICE_X96Y94         LUT3 (Prop_lut3_I1_O)        0.310     3.860 r  DIG_SPI/SERIAL_TX_0/sr[15]_i_1__0/O
                         net (fo=17, routed)          1.093     4.953    DIG_SPI/SERIAL_TX_0/sr[15]_i_1__0_n_0
    SLICE_X83Y93         FDRE                                         r  DIG_SPI/SERIAL_TX_0/sr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.549     6.475    DIG_SPI/SERIAL_TX_0/clk_125MHz
    SLICE_X83Y93         FDRE                                         r  DIG_SPI/SERIAL_TX_0/sr_reg[2]/C
                         clock pessimism              0.576     7.051    
                         clock uncertainty           -0.072     6.979    
    SLICE_X83Y93         FDRE (Setup_fdre_C_CE)      -0.205     6.774    DIG_SPI/SERIAL_TX_0/sr_reg[2]
  -------------------------------------------------------------------
                         required time                          6.774    
                         arrival time                          -4.953    
  -------------------------------------------------------------------
                         slack                                  1.822    

Slack (MET) :             1.822ns  (required time - arrival time)
  Source:                 DIG_SPI/is_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DIG_SPI/SERIAL_TX_0/sr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.777ns  (logic 2.052ns (35.519%)  route 3.725ns (64.481%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 6.475 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.787    -0.825    DIG_SPI/clk_125MHz
    SLICE_X96Y94         FDCE                                         r  DIG_SPI/is_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y94         FDCE (Prop_fdce_C_Q)         0.518    -0.307 r  DIG_SPI/is_rd_reg/Q
                         net (fo=166, routed)         1.126     0.820    DIG_SPI/SERIAL_CK_0/i_cnt_2_1_reg[0]_0
    SLICE_X102Y95        LUT2 (Prop_lut2_I0_O)        0.150     0.970 r  DIG_SPI/SERIAL_CK_0/i__carry_i_8/O
                         net (fo=4, routed)           0.830     1.799    DIG_SPI/SERIAL_TX_0/y0_carry_6
    SLICE_X102Y92        LUT6 (Prop_lut6_I0_O)        0.348     2.147 r  DIG_SPI/SERIAL_TX_0/y0_carry_i_2/O
                         net (fo=1, routed)           0.000     2.147    DIG_SPI/SERIAL_TX_0/y0_carry_i_2_n_0
    SLICE_X102Y92        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.527 r  DIG_SPI/SERIAL_TX_0/y0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.527    DIG_SPI/SERIAL_TX_0/y0_carry_n_0
    SLICE_X102Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.644 r  DIG_SPI/SERIAL_TX_0/y0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.644    DIG_SPI/SERIAL_TX_0/y0_carry__0_n_0
    SLICE_X102Y94        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.873 r  DIG_SPI/SERIAL_TX_0/y0_carry__1/CO[2]
                         net (fo=13, routed)          0.676     3.550    DIG_SPI/SERIAL_TX_0/y0_carry__1_n_1
    SLICE_X96Y94         LUT3 (Prop_lut3_I1_O)        0.310     3.860 r  DIG_SPI/SERIAL_TX_0/sr[15]_i_1__0/O
                         net (fo=17, routed)          1.093     4.953    DIG_SPI/SERIAL_TX_0/sr[15]_i_1__0_n_0
    SLICE_X83Y93         FDRE                                         r  DIG_SPI/SERIAL_TX_0/sr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.549     6.475    DIG_SPI/SERIAL_TX_0/clk_125MHz
    SLICE_X83Y93         FDRE                                         r  DIG_SPI/SERIAL_TX_0/sr_reg[3]/C
                         clock pessimism              0.576     7.051    
                         clock uncertainty           -0.072     6.979    
    SLICE_X83Y93         FDRE (Setup_fdre_C_CE)      -0.205     6.774    DIG_SPI/SERIAL_TX_0/sr_reg[3]
  -------------------------------------------------------------------
                         required time                          6.774    
                         arrival time                          -4.953    
  -------------------------------------------------------------------
                         slack                                  1.822    

Slack (MET) :             1.832ns  (required time - arrival time)
  Source:                 DIG_SPI/is_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DIG_SPI/SERIAL_RX_0/sr_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 2.030ns (35.221%)  route 3.734ns (64.779%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.472 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.787    -0.825    DIG_SPI/clk_125MHz
    SLICE_X96Y94         FDCE                                         r  DIG_SPI/is_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y94         FDCE (Prop_fdce_C_Q)         0.518    -0.307 r  DIG_SPI/is_rd_reg/Q
                         net (fo=166, routed)         1.121     0.815    DIG_SPI/SERIAL_CK_0/i_cnt_2_1_reg[0]_0
    SLICE_X102Y88        LUT2 (Prop_lut2_I0_O)        0.148     0.963 r  DIG_SPI/SERIAL_CK_0/i__carry_i_9/O
                         net (fo=4, routed)           0.992     1.955    DIG_SPI/SERIAL_RX_0/data0_carry_7
    SLICE_X100Y93        LUT6 (Prop_lut6_I3_O)        0.328     2.283 r  DIG_SPI/SERIAL_RX_0/data0_carry_i_2/O
                         net (fo=1, routed)           0.000     2.283    DIG_SPI/SERIAL_RX_0/data0_carry_i_2_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.663 r  DIG_SPI/SERIAL_RX_0/data0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.663    DIG_SPI/SERIAL_RX_0/data0_carry_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.780 r  DIG_SPI/SERIAL_RX_0/data0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.780    DIG_SPI/SERIAL_RX_0/data0_carry__0_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.009 r  DIG_SPI/SERIAL_RX_0/data0_carry__1/CO[2]
                         net (fo=6, routed)           0.652     3.660    DIG_SPI/SERIAL_RX_0/data0
    SLICE_X94Y93         LUT2 (Prop_lut2_I0_O)        0.310     3.970 r  DIG_SPI/SERIAL_RX_0/sr_cnt[0]_i_1__1/O
                         net (fo=32, routed)          0.969     4.939    DIG_SPI/SERIAL_RX_0/sr_cnt[0]_i_1__1_n_0
    SLICE_X89Y88         FDCE                                         r  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.546     6.472    DIG_SPI/SERIAL_RX_0/clk_125MHz
    SLICE_X89Y88         FDCE                                         r  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[10]/C
                         clock pessimism              0.576     7.048    
                         clock uncertainty           -0.072     6.976    
    SLICE_X89Y88         FDCE (Setup_fdce_C_CE)      -0.205     6.771    DIG_SPI/SERIAL_RX_0/sr_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          6.771    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                  1.832    

Slack (MET) :             1.832ns  (required time - arrival time)
  Source:                 DIG_SPI/is_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DIG_SPI/SERIAL_RX_0/sr_cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 2.030ns (35.221%)  route 3.734ns (64.779%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.472 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.787    -0.825    DIG_SPI/clk_125MHz
    SLICE_X96Y94         FDCE                                         r  DIG_SPI/is_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y94         FDCE (Prop_fdce_C_Q)         0.518    -0.307 r  DIG_SPI/is_rd_reg/Q
                         net (fo=166, routed)         1.121     0.815    DIG_SPI/SERIAL_CK_0/i_cnt_2_1_reg[0]_0
    SLICE_X102Y88        LUT2 (Prop_lut2_I0_O)        0.148     0.963 r  DIG_SPI/SERIAL_CK_0/i__carry_i_9/O
                         net (fo=4, routed)           0.992     1.955    DIG_SPI/SERIAL_RX_0/data0_carry_7
    SLICE_X100Y93        LUT6 (Prop_lut6_I3_O)        0.328     2.283 r  DIG_SPI/SERIAL_RX_0/data0_carry_i_2/O
                         net (fo=1, routed)           0.000     2.283    DIG_SPI/SERIAL_RX_0/data0_carry_i_2_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.663 r  DIG_SPI/SERIAL_RX_0/data0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.663    DIG_SPI/SERIAL_RX_0/data0_carry_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.780 r  DIG_SPI/SERIAL_RX_0/data0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.780    DIG_SPI/SERIAL_RX_0/data0_carry__0_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.009 r  DIG_SPI/SERIAL_RX_0/data0_carry__1/CO[2]
                         net (fo=6, routed)           0.652     3.660    DIG_SPI/SERIAL_RX_0/data0
    SLICE_X94Y93         LUT2 (Prop_lut2_I0_O)        0.310     3.970 r  DIG_SPI/SERIAL_RX_0/sr_cnt[0]_i_1__1/O
                         net (fo=32, routed)          0.969     4.939    DIG_SPI/SERIAL_RX_0/sr_cnt[0]_i_1__1_n_0
    SLICE_X89Y88         FDCE                                         r  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.546     6.472    DIG_SPI/SERIAL_RX_0/clk_125MHz
    SLICE_X89Y88         FDCE                                         r  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[11]/C
                         clock pessimism              0.576     7.048    
                         clock uncertainty           -0.072     6.976    
    SLICE_X89Y88         FDCE (Setup_fdce_C_CE)      -0.205     6.771    DIG_SPI/SERIAL_RX_0/sr_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          6.771    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                  1.832    

Slack (MET) :             1.832ns  (required time - arrival time)
  Source:                 DIG_SPI/is_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DIG_SPI/SERIAL_RX_0/sr_cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 2.030ns (35.221%)  route 3.734ns (64.779%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.472 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.787    -0.825    DIG_SPI/clk_125MHz
    SLICE_X96Y94         FDCE                                         r  DIG_SPI/is_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y94         FDCE (Prop_fdce_C_Q)         0.518    -0.307 r  DIG_SPI/is_rd_reg/Q
                         net (fo=166, routed)         1.121     0.815    DIG_SPI/SERIAL_CK_0/i_cnt_2_1_reg[0]_0
    SLICE_X102Y88        LUT2 (Prop_lut2_I0_O)        0.148     0.963 r  DIG_SPI/SERIAL_CK_0/i__carry_i_9/O
                         net (fo=4, routed)           0.992     1.955    DIG_SPI/SERIAL_RX_0/data0_carry_7
    SLICE_X100Y93        LUT6 (Prop_lut6_I3_O)        0.328     2.283 r  DIG_SPI/SERIAL_RX_0/data0_carry_i_2/O
                         net (fo=1, routed)           0.000     2.283    DIG_SPI/SERIAL_RX_0/data0_carry_i_2_n_0
    SLICE_X100Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.663 r  DIG_SPI/SERIAL_RX_0/data0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.663    DIG_SPI/SERIAL_RX_0/data0_carry_n_0
    SLICE_X100Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.780 r  DIG_SPI/SERIAL_RX_0/data0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.780    DIG_SPI/SERIAL_RX_0/data0_carry__0_n_0
    SLICE_X100Y95        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.009 r  DIG_SPI/SERIAL_RX_0/data0_carry__1/CO[2]
                         net (fo=6, routed)           0.652     3.660    DIG_SPI/SERIAL_RX_0/data0
    SLICE_X94Y93         LUT2 (Prop_lut2_I0_O)        0.310     3.970 r  DIG_SPI/SERIAL_RX_0/sr_cnt[0]_i_1__1/O
                         net (fo=32, routed)          0.969     4.939    DIG_SPI/SERIAL_RX_0/sr_cnt[0]_i_1__1_n_0
    SLICE_X89Y88         FDCE                                         r  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.546     6.472    DIG_SPI/SERIAL_RX_0/clk_125MHz
    SLICE_X89Y88         FDCE                                         r  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[8]/C
                         clock pessimism              0.576     7.048    
                         clock uncertainty           -0.072     6.976    
    SLICE_X89Y88         FDCE (Setup_fdce_C_CE)      -0.205     6.771    DIG_SPI/SERIAL_RX_0/sr_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          6.771    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                  1.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.609    -0.570    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X92Y98         FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[10]/Q
                         net (fo=2, routed)           0.127    -0.279    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[10]
    SLICE_X92Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.123 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.123    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[8]_i_1_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.083 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.082    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]_i_1_n_0
    SLICE_X92Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.029 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.029    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]_i_1_n_7
    SLICE_X92Y100        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.965    -0.720    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X92Y100        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]/C
                         clock pessimism              0.502    -0.218    
    SLICE_X92Y100        FDRE (Hold_fdre_C_D)         0.134    -0.084    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.609    -0.570    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X92Y98         FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[10]/Q
                         net (fo=2, routed)           0.127    -0.279    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[10]
    SLICE_X92Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.123 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.123    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[8]_i_1_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.083 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.082    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]_i_1_n_0
    SLICE_X92Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.016 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.016    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]_i_1_n_5
    SLICE_X92Y100        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.965    -0.720    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X92Y100        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[18]/C
                         clock pessimism              0.502    -0.218    
    SLICE_X92Y100        FDRE (Hold_fdre_C_D)         0.134    -0.084    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 DAC_SPI/IILC_SCLK_0/cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DAC_SPI/IILC_SCLK_0/cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.355ns (67.138%)  route 0.174ns (32.862%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.688ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.639    -0.540    DAC_SPI/IILC_SCLK_0/clk_125MHz
    SLICE_X110Y99        FDCE                                         r  DAC_SPI/IILC_SCLK_0/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  DAC_SPI/IILC_SCLK_0/cnt_reg[27]/Q
                         net (fo=2, routed)           0.173    -0.225    DAC_SPI/IILC_SCLK_0/cnt_reg[27]
    SLICE_X110Y99        LUT2 (Prop_lut2_I1_O)        0.045    -0.180 r  DAC_SPI/IILC_SCLK_0/cnt[24]_i_2__1/O
                         net (fo=1, routed)           0.000    -0.180    DAC_SPI/IILC_SCLK_0/cnt[24]_i_2__1_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.065 r  DAC_SPI/IILC_SCLK_0/cnt_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.065    DAC_SPI/IILC_SCLK_0/cnt_reg[24]_i_1__1_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.011 r  DAC_SPI/IILC_SCLK_0/cnt_reg[28]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.011    DAC_SPI/IILC_SCLK_0/cnt_reg[28]_i_1__1_n_7
    SLICE_X110Y100       FDCE                                         r  DAC_SPI/IILC_SCLK_0/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.997    -0.688    DAC_SPI/IILC_SCLK_0/clk_125MHz
    SLICE_X110Y100       FDCE                                         r  DAC_SPI/IILC_SCLK_0/cnt_reg[28]/C
                         clock pessimism              0.502    -0.186    
    SLICE_X110Y100       FDCE (Hold_fdce_C_D)         0.105    -0.081    DAC_SPI/IILC_SCLK_0/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 DAC_SPI/IILC_SCLK_0/cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DAC_SPI/IILC_SCLK_0/cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.366ns (67.808%)  route 0.174ns (32.192%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.688ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.639    -0.540    DAC_SPI/IILC_SCLK_0/clk_125MHz
    SLICE_X110Y99        FDCE                                         r  DAC_SPI/IILC_SCLK_0/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  DAC_SPI/IILC_SCLK_0/cnt_reg[27]/Q
                         net (fo=2, routed)           0.173    -0.225    DAC_SPI/IILC_SCLK_0/cnt_reg[27]
    SLICE_X110Y99        LUT2 (Prop_lut2_I1_O)        0.045    -0.180 r  DAC_SPI/IILC_SCLK_0/cnt[24]_i_2__1/O
                         net (fo=1, routed)           0.000    -0.180    DAC_SPI/IILC_SCLK_0/cnt[24]_i_2__1_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.065 r  DAC_SPI/IILC_SCLK_0/cnt_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.065    DAC_SPI/IILC_SCLK_0/cnt_reg[24]_i_1__1_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.000 r  DAC_SPI/IILC_SCLK_0/cnt_reg[28]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     0.000    DAC_SPI/IILC_SCLK_0/cnt_reg[28]_i_1__1_n_5
    SLICE_X110Y100       FDCE                                         r  DAC_SPI/IILC_SCLK_0/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.997    -0.688    DAC_SPI/IILC_SCLK_0/clk_125MHz
    SLICE_X110Y100       FDCE                                         r  DAC_SPI/IILC_SCLK_0/cnt_reg[30]/C
                         clock pessimism              0.502    -0.186    
    SLICE_X110Y100       FDCE (Hold_fdce_C_D)         0.105    -0.081    DAC_SPI/IILC_SCLK_0/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.923%)  route 0.127ns (22.077%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.609    -0.570    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X92Y98         FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[10]/Q
                         net (fo=2, routed)           0.127    -0.279    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[10]
    SLICE_X92Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.123 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.123    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[8]_i_1_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.083 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.082    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]_i_1_n_0
    SLICE_X92Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.007 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.007    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]_i_1_n_6
    SLICE_X92Y100        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.965    -0.720    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X92Y100        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[17]/C
                         clock pessimism              0.502    -0.218    
    SLICE_X92Y100        FDRE (Hold_fdre_C_D)         0.134    -0.084    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (78.000%)  route 0.127ns (22.000%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.609    -0.570    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X92Y98         FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[10]/Q
                         net (fo=2, routed)           0.127    -0.279    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[10]
    SLICE_X92Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.123 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.123    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[8]_i_1_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.083 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.082    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]_i_1_n_0
    SLICE_X92Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.009 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.009    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]_i_1_n_4
    SLICE_X92Y100        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.965    -0.720    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X92Y100        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
                         clock pessimism              0.502    -0.218    
    SLICE_X92Y100        FDRE (Hold_fdre_C_D)         0.134    -0.084    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.076%)  route 0.127ns (21.924%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.609    -0.570    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X92Y98         FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[10]/Q
                         net (fo=2, routed)           0.127    -0.279    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[10]
    SLICE_X92Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.123 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.123    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[8]_i_1_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.083 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.082    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]_i_1_n_0
    SLICE_X92Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.042 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.042    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]_i_1_n_0
    SLICE_X92Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.011 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.011    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]_i_1_n_7
    SLICE_X92Y101        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.965    -0.720    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X92Y101        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]/C
                         clock pessimism              0.502    -0.218    
    SLICE_X92Y101        FDRE (Hold_fdre_C_D)         0.134    -0.084    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/rx_fifo_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/len_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.209ns (40.002%)  route 0.313ns (59.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.609    -0.570    CUPPA_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/clk_125MHz
    SLICE_X90Y99         FDRE                                         r  CUPPA_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/rx_fifo_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  CUPPA_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/rx_fifo_data_reg[0]/Q
                         net (fo=18, routed)          0.313    -0.092    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/Q[0]
    SLICE_X88Y100        LUT6 (Prop_lut6_I2_O)        0.045    -0.047 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/len[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.047    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/len[0]_i_1_n_0
    SLICE_X88Y100        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/len_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.942    -0.743    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X88Y100        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/len_reg[0]/C
                         clock pessimism              0.502    -0.241    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.092    -0.149    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/len_reg[0]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DAC_SPI/IILC_SCLK_0/cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DAC_SPI/IILC_SCLK_0/cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.391ns (69.233%)  route 0.174ns (30.767%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.688ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.639    -0.540    DAC_SPI/IILC_SCLK_0/clk_125MHz
    SLICE_X110Y99        FDCE                                         r  DAC_SPI/IILC_SCLK_0/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  DAC_SPI/IILC_SCLK_0/cnt_reg[27]/Q
                         net (fo=2, routed)           0.173    -0.225    DAC_SPI/IILC_SCLK_0/cnt_reg[27]
    SLICE_X110Y99        LUT2 (Prop_lut2_I1_O)        0.045    -0.180 r  DAC_SPI/IILC_SCLK_0/cnt[24]_i_2__1/O
                         net (fo=1, routed)           0.000    -0.180    DAC_SPI/IILC_SCLK_0/cnt[24]_i_2__1_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.065 r  DAC_SPI/IILC_SCLK_0/cnt_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.065    DAC_SPI/IILC_SCLK_0/cnt_reg[24]_i_1__1_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.025 r  DAC_SPI/IILC_SCLK_0/cnt_reg[28]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     0.025    DAC_SPI/IILC_SCLK_0/cnt_reg[28]_i_1__1_n_6
    SLICE_X110Y100       FDCE                                         r  DAC_SPI/IILC_SCLK_0/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.997    -0.688    DAC_SPI/IILC_SCLK_0/clk_125MHz
    SLICE_X110Y100       FDCE                                         r  DAC_SPI/IILC_SCLK_0/cnt_reg[29]/C
                         clock pessimism              0.502    -0.186    
    SLICE_X110Y100       FDCE (Hold_fdce_C_D)         0.105    -0.081    DAC_SPI/IILC_SCLK_0/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DAC_SPI/IILC_SCLK_0/cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DAC_SPI/IILC_SCLK_0/cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.391ns (69.233%)  route 0.174ns (30.767%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.688ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.639    -0.540    DAC_SPI/IILC_SCLK_0/clk_125MHz
    SLICE_X110Y99        FDCE                                         r  DAC_SPI/IILC_SCLK_0/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  DAC_SPI/IILC_SCLK_0/cnt_reg[27]/Q
                         net (fo=2, routed)           0.173    -0.225    DAC_SPI/IILC_SCLK_0/cnt_reg[27]
    SLICE_X110Y99        LUT2 (Prop_lut2_I1_O)        0.045    -0.180 r  DAC_SPI/IILC_SCLK_0/cnt[24]_i_2__1/O
                         net (fo=1, routed)           0.000    -0.180    DAC_SPI/IILC_SCLK_0/cnt[24]_i_2__1_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.065 r  DAC_SPI/IILC_SCLK_0/cnt_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.065    DAC_SPI/IILC_SCLK_0/cnt_reg[24]_i_1__1_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.025 r  DAC_SPI/IILC_SCLK_0/cnt_reg[28]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.025    DAC_SPI/IILC_SCLK_0/cnt_reg[28]_i_1__1_n_4
    SLICE_X110Y100       FDCE                                         r  DAC_SPI/IILC_SCLK_0/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.997    -0.688    DAC_SPI/IILC_SCLK_0/clk_125MHz
    SLICE_X110Y100       FDCE                                         r  DAC_SPI/IILC_SCLK_0/cnt_reg[31]/C
                         clock pessimism              0.502    -0.186    
    SLICE_X110Y100       FDCE (Hold_fdce_C_D)         0.105    -0.081    DAC_SPI/IILC_SCLK_0/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125MHz_LCLK_MMCM
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X4Y19     CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y18     CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y18     CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y17     CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y17     CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y19     CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    lclk_mmcm_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X83Y96     CUPPA_0/CRSM_0/FSM_sequential_fsm_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X83Y97     CUPPA_0/CRSM_0/FSM_sequential_fsm_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X113Y80    DAC_SPI/IILC_MOSI_0/i_dy_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X113Y80    DAC_SPI/IILC_MOSI_0/i_dy_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X110Y88    DAC_SPI/IILC_MOSI_0/i_m_0_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X110Y88    DAC_SPI/IILC_SCLK_0/i_m_0_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X111Y72    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X111Y73    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X111Y72    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X111Y72    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X111Y73    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X92Y86     DIG_SPI/IILC_MISO_0/i_dy_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X83Y96     CUPPA_0/CRSM_0/FSM_sequential_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X83Y96     CUPPA_0/CRSM_0/FSM_sequential_fsm_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X96Y98     CUPPA_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/SYNC0/ff_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X92Y100    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X92Y100    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X92Y100    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X92Y101    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X92Y101    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X92Y101    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X92Y101    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_LCLK_MMCM
  To Clock:  clkfbout_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_LCLK_MMCM
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    lclk_mmcm_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125MHz_LCLK_MMCM
  To Clock:  clk_125MHz_LCLK_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        2.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.528ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.565ns  (required time - arrival time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
                            (recovery check against rising-edge clock clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 0.890ns (19.589%)  route 3.653ns (80.411%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 6.476 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.979    -0.633    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X92Y102        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.115 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/Q
                         net (fo=2, routed)           0.952     0.838    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[27]
    SLICE_X93Y98         LUT4 (Prop_lut4_I1_O)        0.124     0.962 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15/O
                         net (fo=1, routed)           0.673     1.634    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15_n_0
    SLICE_X93Y103        LUT5 (Prop_lut5_I4_O)        0.124     1.758 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.777     2.536    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X93Y100        LUT5 (Prop_lut5_I2_O)        0.124     2.660 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          1.251     3.911    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/SR[0]
    SLICE_X85Y97         FDCE                                         f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.550     6.476    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/clk_125MHz
    SLICE_X85Y97         FDCE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/C
                         clock pessimism              0.476     6.952    
                         clock uncertainty           -0.072     6.880    
    SLICE_X85Y97         FDCE (Recov_fdce_C_CLR)     -0.405     6.475    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg
  -------------------------------------------------------------------
                         required time                          6.475    
                         arrival time                          -3.911    
  -------------------------------------------------------------------
                         slack                                  2.565    

Slack (MET) :             3.585ns  (required time - arrival time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
                            (recovery check against rising-edge clock clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 0.890ns (22.455%)  route 3.074ns (77.545%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 6.712 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.979    -0.633    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X92Y102        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.115 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/Q
                         net (fo=2, routed)           0.952     0.838    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[27]
    SLICE_X93Y98         LUT4 (Prop_lut4_I1_O)        0.124     0.962 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15/O
                         net (fo=1, routed)           0.673     1.634    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15_n_0
    SLICE_X93Y103        LUT5 (Prop_lut5_I4_O)        0.124     1.758 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.777     2.536    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X93Y100        LUT5 (Prop_lut5_I2_O)        0.124     2.660 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.671     3.331    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/SR[0]
    SLICE_X94Y101        FDCE                                         f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.786     6.712    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/clk_125MHz
    SLICE_X94Y101        FDCE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/C
                         clock pessimism              0.594     7.306    
                         clock uncertainty           -0.072     7.234    
    SLICE_X94Y101        FDCE (Recov_fdce_C_CLR)     -0.319     6.915    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg
  -------------------------------------------------------------------
                         required time                          6.915    
                         arrival time                          -3.331    
  -------------------------------------------------------------------
                         slack                                  3.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
                            (removal check against rising-edge clock clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.254ns (31.219%)  route 0.560ns (68.781%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.609    -0.570    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X92Y99         FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[13]/Q
                         net (fo=2, routed)           0.146    -0.260    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[13]
    SLICE_X93Y99         LUT5 (Prop_lut5_I0_O)        0.045    -0.215 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_4/O
                         net (fo=1, routed)           0.140    -0.074    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_4_n_0
    SLICE_X93Y100        LUT5 (Prop_lut5_I0_O)        0.045    -0.029 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.273     0.244    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/SR[0]
    SLICE_X94Y101        FDCE                                         f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.966    -0.719    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/clk_125MHz
    SLICE_X94Y101        FDCE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/C
                         clock pessimism              0.502    -0.217    
    SLICE_X94Y101        FDCE (Remov_fdce_C_CLR)     -0.067    -0.284    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
                            (removal check against rising-edge clock clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.254ns (21.173%)  route 0.946ns (78.827%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.690    -0.488    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X92Y103        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.324 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[28]/Q
                         net (fo=2, routed)           0.094    -0.230    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[28]
    SLICE_X93Y103        LUT5 (Prop_lut5_I1_O)        0.045    -0.185 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.269     0.085    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X93Y100        LUT5 (Prop_lut5_I2_O)        0.045     0.130 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.582     0.711    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/SR[0]
    SLICE_X85Y97         FDCE                                         f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.855    -0.830    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/clk_125MHz
    SLICE_X85Y97         FDCE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/C
                         clock pessimism              0.502    -0.328    
    SLICE_X85Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.420    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  1.132    





