Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jul 20 13:11:06 2025
| Host         : LAPTOP-U2S933NI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   101 |
|    Minimum number of control sets                        |   101 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   136 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   101 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     2 |
| >= 16              |    73 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             324 |           83 |
| No           | No                    | Yes                    |              45 |           13 |
| No           | Yes                   | No                     |             233 |           64 |
| Yes          | No                    | No                     |             442 |           91 |
| Yes          | No                    | Yes                    |             812 |          262 |
| Yes          | Yes                   | No                     |             224 |           54 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                                                          Enable Signal                                                                         |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| ~design_1_i/demoduation_2PSK_0/inst/signal_compare |                                                                                                                                                                | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/ADC_LTC2220_driver_0/inst/E[0]                                                                                                                      | design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1_n_0                                                                                                 |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                       |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                       |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[24][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[25][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[26][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[28][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[29][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[27][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[2][15]_i_1_n_0                                                                                                | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[34][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[33][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[30][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[32][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[31][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[35][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[38][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[39][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[3][15]_i_1_n_0                                                                                                | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[40][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[37][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[36][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[41][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[43][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[45][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[42][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[44][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[46][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[48][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[47][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[49][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[4][15]_i_1_n_0                                                                                                | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[9][15]_i_1_n_0                                                                                                | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[7][15]_i_1_n_0                                                                                                | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[8][15]_i_1_n_0                                                                                                | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[6][15]_i_1_n_0                                                                                                | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[5][15]_i_1_n_0                                                                                                | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[15][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[12][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[0][15]_i_1_n_0                                                                                                | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[13][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[14][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[10][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[11][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[18][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[17][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[16][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[19][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[1][15]_i_1_n_0                                                                                                | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[23][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[20][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[22][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/demoduation_2PSK_0/inst/signal_in_reg[21][15]_i_1_n_0                                                                                               | design_1_i/demoduation_2PSK_0/inst/signal_out_i_3_n_0                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                5 |             19 |         3.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                       |                7 |             21 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                       |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                      | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                | design_1_i/ADC_LTC2220_driver_0/inst/DATA[15]_i_1_n_0                                                                                                 |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                       |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                       |                8 |             35 |         4.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |               15 |             47 |         3.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                8 |             47 |         5.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                       |                6 |             47 |         7.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                       |                9 |             48 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                9 |             48 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |               10 |             48 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |               14 |             48 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |                9 |             48 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                              |               11 |             64 |         5.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                |                                                                                                                                                       |               84 |            325 |         3.87 |
+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


