;redcode
;assert 1
	SPL 0, <-42
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SPL 561, 640
	MOV -11, <-20
	JMN <121, 103
	DJN -1, @-20
	SUB 82, @10
	MOV 0, 500
	SUB 82, @10
	JMZ 100, 50
	ADD 130, 9
	ADD @0, @2
	JMZ 100, 50
	SPL <0, -94
	JMZ 100, 50
	SPL -0, 9
	SUB @121, 103
	SUB @121, 103
	DAT #0, #500
	MOV -1, <-20
	SUB @821, 100
	JMN -0, 9
	MOV -1, <-20
	SUB #12, <200
	SUB 82, @10
	JMN <0, -94
	ADD #-10, 5
	JMZ 100, 50
	ADD #100, 50
	SPL @-10, 5
	SUB #0, -94
	CMP @121, @106
	SUB @121, 106
	ADD #0, -94
	DJN 100, 50
	ADD #0, -94
	JMZ 100, 50
	MOV #100, 50
	SUB @121, @106
	SUB #100, 50
	SPL 70, <42
	SUB -0, 9
	JMN 12, #10
	JMN 12, #10
	MOV 11, <-20
	MOV -11, <-20
	JMN <121, 103
	JMN <121, 103
	JMN <121, 103
	JMN <121, 103
	JMN <121, 103
	JMN <121, 103
	JMN @12, #203
