# Digital-VLSI-SoC-Design-and-Planning
End-to-end physical design of a RISC-V SoC using the OpenLane flow on the open-source SKY130 PDK. This project covers the full RTL-to-GDSII process, culminating in a timing-clean, manufacturable GDSII layout. A showcase for the VSD SoC Design workshop.
