m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_lite/20.1/workshop/ALU2/simulation/modelsim
Ealu2
Z1 w1718170716
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 1
R0
Z4 8C:/intelFPGA_lite/20.1/workshop/ALU2/ALU2.vhd
Z5 FC:/intelFPGA_lite/20.1/workshop/ALU2/ALU2.vhd
l0
L5 1
VPDicb?Kb>8TnnCE`D@J3S2
!s100 8XE`?ZMW>FI_7FE16nVmf1
Z6 OV;C;2020.1;71
31
Z7 !s110 1719928592
!i10b 1
Z8 !s108 1719928592.000000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/intelFPGA_lite/20.1/workshop/ALU2/ALU2.vhd|
Z10 !s107 C:/intelFPGA_lite/20.1/workshop/ALU2/ALU2.vhd|
!i113 1
Z11 o-93 -work work
Z12 tExplicit 1 CvgOpt 0
Aa1
R2
R3
DEx4 work 4 alu2 0 22 PDicb?Kb>8TnnCE`D@J3S2
!i122 1
l109
L13 118
V9^eJhI@hR_iNi6QNLE;Vz0
!s100 ao;4;_hLbJ`;7liJb_ibk2
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Edut
Z13 w1718166798
R2
R3
!i122 0
R0
Z14 8C:/intelFPGA_lite/20.1/workshop/ALU2/DUT.vhdl
Z15 FC:/intelFPGA_lite/20.1/workshop/ALU2/DUT.vhdl
l0
L8 1
VmTO;9jTO0^9ZR9Q5;8B[M0
!s100 8m>k@fWA92fQ;<VZ5FJP=3
R6
31
R7
!i10b 1
R8
Z16 !s90 -reportprogress|300|-93|-work|work|C:/intelFPGA_lite/20.1/workshop/ALU2/DUT.vhdl|
Z17 !s107 C:/intelFPGA_lite/20.1/workshop/ALU2/DUT.vhdl|
!i113 1
R11
R12
Adutwrap
R2
R3
DEx4 work 3 dut 0 22 mTO;9jTO0^9ZR9Q5;8B[M0
!i122 0
l24
L13 19
V[@3hFO5^6JB7AOUS13LmV0
!s100 NBnge><kelMPXlC5m6B6o0
R6
31
R7
!i10b 1
R8
R16
R17
!i113 1
R11
R12
Etestbench
Z18 w1718166670
R3
R2
!i122 2
R0
Z19 8C:/intelFPGA_lite/20.1/workshop/ALU2/Testbench.vhdl
Z20 FC:/intelFPGA_lite/20.1/workshop/ALU2/Testbench.vhdl
l0
L7 1
V]iKK_Z9L:G9B:i8c]3eFH0
!s100 bWf8kl8zb90X@P1m>V^K20
R6
31
Z21 !s110 1719928593
!i10b 1
R8
Z22 !s90 -reportprogress|300|-93|-work|work|C:/intelFPGA_lite/20.1/workshop/ALU2/Testbench.vhdl|
!s107 C:/intelFPGA_lite/20.1/workshop/ALU2/Testbench.vhdl|
!i113 1
R11
R12
Abehave
R3
R2
DEx4 work 9 testbench 0 22 ]iKK_Z9L:G9B:i8c]3eFH0
!i122 2
l69
L9 132
VcfzYFL`M2dnHzR=ze3?4I2
!s100 @hPL<YhO9dTTb=2iMjmFP3
R6
31
R21
!i10b 1
R8
R22
Z23 !s107 C:/intelFPGA_lite/20.1/workshop/ALU2/Testbench.vhdl|
!i113 1
R11
R12
