/*
 * Copyright 2024 NXP
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

/***********************************************************************************************************************
 * This file was generated by the MCUXpresso Config Tools. Any manual edits made to this file
 * will be overwritten if the respective MCUXpresso Config Tools is used to update this file.
 **********************************************************************************************************************/

#ifndef _PIN_MUX_H_
#define _PIN_MUX_H_

/*!
 * @addtogroup pin_mux
 * @{
 */

/***********************************************************************************************************************
 * API
 **********************************************************************************************************************/

#if defined(__cplusplus)
extern "C" {
#endif

/*!
 * @brief Calls initialization functions.
 *
 */
void BOARD_InitBootPins(void);

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitPins(void); /* Function assigned for the Cortex-M33 */

#define IOPCTL_PIO_ANAMUX_DI 0x00u        /*!<@brief Analog mux is disabled */
#define IOPCTL_PIO_FULLDRIVE_DI 0x00u     /*!<@brief Normal drive */
#define IOPCTL_PIO_FUNC0 0x00u            /*!<@brief Selects pin function 0 */
#define IOPCTL_PIO_INBUF_EN 0x40u         /*!<@brief Enables input buffer function */
#define IOPCTL_PIO_INV_DI 0x00u           /*!<@brief Input function is not inverted */
#define IOPCTL_PIO_PSEDRAIN_DI 0x00u      /*!<@brief Pseudo Output Drain is disabled */
#define IOPCTL_PIO_PULLDOWN_EN 0x00u      /*!<@brief Enable pull-down function */
#define IOPCTL_PIO_PUPD_DI 0x00u          /*!<@brief Disable pull-up / pull-down function */
#define IOPCTL_PIO_SLEW_RATE_NORMAL 0x00u /*!<@brief Normal mode */

/*! @name PIO0_10 (coord K16), USER_KEY2
  @{ */
/* Routed pin properties */
#define BOARD_SW2_PERIPHERAL GPIO                   /*!<@brief Peripheral name */
#define BOARD_SW2_SIGNAL PIO0                       /*!<@brief Signal name */
#define BOARD_SW2_CHANNEL 10                        /*!<@brief Signal channel */

/* Symbols to be used with GPIO driver */
#define BOARD_SW2_GPIO GPIO                         /*!<@brief GPIO peripheral base pointer */
#define BOARD_SW2_GPIO_PIN_MASK (1U << 10U)         /*!<@brief GPIO pin mask */
#define BOARD_SW2_PORT 0U                           /*!<@brief PORT peripheral base pointer */
#define BOARD_SW2_PIN 10U                           /*!<@brief PORT pin number */
#define BOARD_SW2_PIN_MASK (1U << 10U)              /*!<@brief PORT pin mask */
                                                    /* @} */

/*! @name PIO0_25 (coord C12), USER_KEY1
  @{ */
/* Routed pin properties */
#define BOARD_SW1_PERIPHERAL GPIO                   /*!<@brief Peripheral name */
#define BOARD_SW1_SIGNAL PIO0                       /*!<@brief Signal name */
#define BOARD_SW1_CHANNEL 25                        /*!<@brief Signal channel */

/* Symbols to be used with GPIO driver */
#define BOARD_SW1_GPIO GPIO                         /*!<@brief GPIO peripheral base pointer */
#define BOARD_SW1_GPIO_PIN_MASK (1U << 25U)         /*!<@brief GPIO pin mask */
#define BOARD_SW1_PORT 0U                           /*!<@brief PORT peripheral base pointer */
#define BOARD_SW1_PIN 25U                           /*!<@brief PORT pin number */
#define BOARD_SW1_PIN_MASK (1U << 25U)              /*!<@brief PORT pin mask */
                                                    /* @} */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitBUTTONsPins(void); /* Function assigned for the Cortex-M33 */

#define IOPCTL_PIO_ANAMUX_DI 0x00u        /*!<@brief Analog mux is disabled */
#define IOPCTL_PIO_FULLDRIVE_DI 0x00u     /*!<@brief Normal drive */
#define IOPCTL_PIO_FUNC0 0x00u            /*!<@brief Selects pin function 0 */
#define IOPCTL_PIO_INBUF_DI 0x00u         /*!<@brief Disable input buffer function */
#define IOPCTL_PIO_INV_DI 0x00u           /*!<@brief Input function is not inverted */
#define IOPCTL_PIO_PSEDRAIN_DI 0x00u      /*!<@brief Pseudo Output Drain is disabled */
#define IOPCTL_PIO_PULLDOWN_EN 0x00u      /*!<@brief Enable pull-down function */
#define IOPCTL_PIO_PUPD_DI 0x00u          /*!<@brief Disable pull-up / pull-down function */
#define IOPCTL_PIO_SLEW_RATE_NORMAL 0x00u /*!<@brief Normal mode */

/*! @name PIO1_0 (coord A10), Q4[5]/PWM_GRN_LED
  @{ */
/* Routed pin properties */
#define BOARD_LED_GREEN_PERIPHERAL GPIO                    /*!<@brief Peripheral name */
#define BOARD_LED_GREEN_SIGNAL PIO1                        /*!<@brief Signal name */
#define BOARD_LED_GREEN_CHANNEL 0                          /*!<@brief Signal channel */

/* Symbols to be used with GPIO driver */
#define BOARD_LED_GREEN_GPIO GPIO                          /*!<@brief GPIO peripheral base pointer */
#define BOARD_LED_GREEN_GPIO_PIN_MASK (1U << 0U)           /*!<@brief GPIO pin mask */
#define BOARD_LED_GREEN_PORT 1U                            /*!<@brief PORT peripheral base pointer */
#define BOARD_LED_GREEN_PIN 0U                             /*!<@brief PORT pin number */
#define BOARD_LED_GREEN_PIN_MASK (1U << 0U)                /*!<@brief PORT pin mask */
                                                           /* @} */

/*! @name PIO0_14 (coord B12), Q3[2]/PWM_RED_LED
  @{ */
/* Routed pin properties */
#define BOARD_LED_RED_PERIPHERAL GPIO                    /*!<@brief Peripheral name */
#define BOARD_LED_RED_SIGNAL PIO0                        /*!<@brief Signal name */
#define BOARD_LED_RED_CHANNEL 14                         /*!<@brief Signal channel */

/* Symbols to be used with GPIO driver */
#define BOARD_LED_RED_GPIO GPIO                          /*!<@brief GPIO peripheral base pointer */
#define BOARD_LED_RED_GPIO_PIN_MASK (1U << 14U)          /*!<@brief GPIO pin mask */
#define BOARD_LED_RED_PORT 0U                            /*!<@brief PORT peripheral base pointer */
#define BOARD_LED_RED_PIN 14U                            /*!<@brief PORT pin number */
#define BOARD_LED_RED_PIN_MASK (1U << 14U)               /*!<@brief PORT pin mask */
                                                         /* @} */

/*! @name PIO3_17 (coord D8), Q4[2]/PWM_BLU_LED
  @{ */
/* Routed pin properties */
#define BOARD_LED_BLUE_PERIPHERAL GPIO                    /*!<@brief Peripheral name */
#define BOARD_LED_BLUE_SIGNAL PIO3                        /*!<@brief Signal name */
#define BOARD_LED_BLUE_CHANNEL 17                         /*!<@brief Signal channel */

/* Symbols to be used with GPIO driver */
#define BOARD_LED_BLUE_GPIO GPIO                          /*!<@brief GPIO peripheral base pointer */
#define BOARD_LED_BLUE_GPIO_PIN_MASK (1U << 17U)          /*!<@brief GPIO pin mask */
#define BOARD_LED_BLUE_PORT 3U                            /*!<@brief PORT peripheral base pointer */
#define BOARD_LED_BLUE_PIN 17U                            /*!<@brief PORT pin number */
#define BOARD_LED_BLUE_PIN_MASK (1U << 17U)               /*!<@brief PORT pin mask */
                                                          /* @} */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitLEDsPins(void); /* Function assigned for the Cortex-M33 */

#define IOPCTL_PIO_ANAMUX_DI 0x00u        /*!<@brief Analog mux is disabled */
#define IOPCTL_PIO_FULLDRIVE_DI 0x00u     /*!<@brief Normal drive */
#define IOPCTL_PIO_FUNC1 0x01u            /*!<@brief Selects pin function 1 */
#define IOPCTL_PIO_INBUF_DI 0x00u         /*!<@brief Disable input buffer function */
#define IOPCTL_PIO_INBUF_EN 0x40u         /*!<@brief Enables input buffer function */
#define IOPCTL_PIO_INV_DI 0x00u           /*!<@brief Input function is not inverted */
#define IOPCTL_PIO_PSEDRAIN_DI 0x00u      /*!<@brief Pseudo Output Drain is disabled */
#define IOPCTL_PIO_PULLDOWN_EN 0x00u      /*!<@brief Enable pull-down function */
#define IOPCTL_PIO_PUPD_DI 0x00u          /*!<@brief Disable pull-up / pull-down function */
#define IOPCTL_PIO_SLEW_RATE_NORMAL 0x00u /*!<@brief Normal mode */

/*! @name FC0_RXD_SDA_MOSI_DATA (coord H16), J45[22]/U9[13]/U105[4]
  @{ */
/* Routed pin properties */
#define BOARD_DEBUG_UART_RX_PERIPHERAL FLEXCOMM0           /*!<@brief Peripheral name */
#define BOARD_DEBUG_UART_RX_SIGNAL RXD_SDA_MOSI_DATA       /*!<@brief Signal name */
                                                           /* @} */

/*! @name FC0_TXD_SCL_MISO_WS (coord G16), J45[32]/U105[3]/U9[12]
  @{ */
/* Routed pin properties */
#define BOARD_DEBUG_UART_TXD_PERIPHERAL FLEXCOMM0           /*!<@brief Peripheral name */
#define BOARD_DEBUG_UART_TXD_SIGNAL TXD_SCL_MISO_WS         /*!<@brief Signal name */
                                                            /* @} */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitDEBUG_UARTPins(void); /* Function assigned for the Cortex-M33 */

#define IOPCTL_PIO_ANAMUX_DI 0x00u        /*!<@brief Analog mux is disabled */
#define IOPCTL_PIO_FULLDRIVE_DI 0x00u     /*!<@brief Normal drive */
#define IOPCTL_PIO_FUNC1 0x01u            /*!<@brief Selects pin function 1 */
#define IOPCTL_PIO_INBUF_DI 0x00u         /*!<@brief Disable input buffer function */
#define IOPCTL_PIO_INV_DI 0x00u           /*!<@brief Input function is not inverted */
#define IOPCTL_PIO_PSEDRAIN_DI 0x00u      /*!<@brief Pseudo Output Drain is disabled */
#define IOPCTL_PIO_PULLDOWN_EN 0x00u      /*!<@brief Enable pull-down function */
#define IOPCTL_PIO_PUPD_DI 0x00u          /*!<@brief Disable pull-up / pull-down function */
#define IOPCTL_PIO_SLEW_RATE_NORMAL 0x00u /*!<@brief Normal mode */

/*! @name SWCLK (coord M2), U7[4]
  @{ */
/* Routed pin properties */
#define BOARD_SWDCLK_PERIPHERAL SWD /*!<@brief Peripheral name */
#define BOARD_SWDCLK_SIGNAL SWCLK   /*!<@brief Signal name */
                                    /* @} */

/*! @name SWDIO (coord M4), J19[2]/J2[2]/SWDIO
  @{ */
/* Routed pin properties */
#define BOARD_SWDIO_PERIPHERAL SWD             /*!<@brief Peripheral name */
#define BOARD_SWDIO_SIGNAL SWDIO               /*!<@brief Signal name */
                                               /* @} */

/*! @name SWO (coord N3), U7[12]
  @{ */
/* Routed pin properties */
#define BOARD_SWO_PERIPHERAL SWD /*!<@brief Peripheral name */
#define BOARD_SWO_SIGNAL SWO     /*!<@brief Signal name */
                                 /* @} */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitSWD_DEBUGPins(void); /* Function assigned for the Cortex-M33 */

#define IOPCTL_PIO_ANAMUX_DI 0x00u        /*!<@brief Analog mux is disabled */
#define IOPCTL_PIO_FULLDRIVE_DI 0x00u     /*!<@brief Normal drive */
#define IOPCTL_PIO_FULLDRIVE_EN 0x0100u   /*!<@brief Full drive enable */
#define IOPCTL_PIO_FUNC0 0x00u            /*!<@brief Selects pin function 0 */
#define IOPCTL_PIO_FUNC2 0x02u            /*!<@brief Selects pin function 2 */
#define IOPCTL_PIO_INBUF_DI 0x00u         /*!<@brief Disable input buffer function */
#define IOPCTL_PIO_INBUF_EN 0x40u         /*!<@brief Enables input buffer function */
#define IOPCTL_PIO_INV_DI 0x00u           /*!<@brief Input function is not inverted */
#define IOPCTL_PIO_PSEDRAIN_DI 0x00u      /*!<@brief Pseudo Output Drain is disabled */
#define IOPCTL_PIO_PULLDOWN_EN 0x00u      /*!<@brief Enable pull-down function */
#define IOPCTL_PIO_PUPD_DI 0x00u          /*!<@brief Disable pull-up / pull-down function */
#define IOPCTL_PIO_PUPD_EN 0x10u          /*!<@brief Enable pull-up / pull-down function */
#define IOPCTL_PIO_SLEW_RATE_NORMAL 0x00u /*!<@brief Normal mode */

/*! @name FLEXSPI1_SCLK (coord H2), U108[B2]
  @{ */
/* Routed pin properties */
#define BOARD_PSRAM_CLK_PERIPHERAL FLEXSPI1    /*!<@brief Peripheral name */
#define BOARD_PSRAM_CLK_SIGNAL FLEXSPI_SCLK    /*!<@brief Signal name */
                                               /* @} */

/*! @name FLEXSPI1_DATA1 (coord G2), U108[D2]
  @{ */
/* Routed pin properties */
#define BOARD_PSRAM_ADQ1_PERIPHERAL FLEXSPI1     /*!<@brief Peripheral name */
#define BOARD_PSRAM_ADQ1_SIGNAL FLEXSPI_DATA1    /*!<@brief Signal name */
                                                 /* @} */

/*! @name FLEXSPI1_DATA0 (coord H1), U108[D3]
  @{ */
/* Routed pin properties */
#define BOARD_PSRAM_ADQ0_PERIPHERAL FLEXSPI1     /*!<@brief Peripheral name */
#define BOARD_PSRAM_ADQ0_SIGNAL FLEXSPI_DATA0    /*!<@brief Signal name */
                                                 /* @} */

/*! @name FLEXSPI1_DATA2 (coord F1), U108[C4]
  @{ */
/* Routed pin properties */
#define BOARD_PSRAM_ADQ2_PERIPHERAL FLEXSPI1     /*!<@brief Peripheral name */
#define BOARD_PSRAM_ADQ2_SIGNAL FLEXSPI_DATA2    /*!<@brief Signal name */
                                                 /* @} */

/*! @name FLEXSPI1_DATA3 (coord K3), U108[D4]
  @{ */
/* Routed pin properties */
#define BOARD_PSRAM_ADQ3_PERIPHERAL FLEXSPI1     /*!<@brief Peripheral name */
#define BOARD_PSRAM_ADQ3_SIGNAL FLEXSPI_DATA3    /*!<@brief Signal name */
                                                 /* @} */

/*! @name FLEXSPI1_DQS (coord H3), U108[C3]
  @{ */
/* Routed pin properties */
#define BOARD_PSRAM_DQS_PERIPHERAL FLEXSPI1   /*!<@brief Peripheral name */
#define BOARD_PSRAM_DQS_SIGNAL FLEXSPI_DQS    /*!<@brief Signal name */
                                              /* @} */

/*! @name FLEXSPI1_SS0_N (coord E13), U108[A3]
  @{ */
/* Routed pin properties */
#define BOARD_PSRAM_CE_PERIPHERAL FLEXSPI1     /*!<@brief Peripheral name */
#define BOARD_PSRAM_CE_SIGNAL FLEXSPI_SS0_N    /*!<@brief Signal name */
                                               /* @} */

/*! @name FLEXSPI1_DATA4 (coord H5), U108[D5]
  @{ */
/* Routed pin properties */
#define BOARD_PSRAM_ADQ4_PERIPHERAL FLEXSPI1     /*!<@brief Peripheral name */
#define BOARD_PSRAM_ADQ4_SIGNAL FLEXSPI_DATA4    /*!<@brief Signal name */
                                                 /* @} */

/*! @name FLEXSPI1_DATA5 (coord H4), U108[E3]
  @{ */
/* Routed pin properties */
#define BOARD_PSRAM_ADQ5_PERIPHERAL FLEXSPI1     /*!<@brief Peripheral name */
#define BOARD_PSRAM_ADQ5_SIGNAL FLEXSPI_DATA5    /*!<@brief Signal name */
                                                 /* @} */

/*! @name FLEXSPI1_DATA6 (coord J3), U108[E2]
  @{ */
/* Routed pin properties */
#define BOARD_PSRAM_ADQ6_PERIPHERAL FLEXSPI1     /*!<@brief Peripheral name */
#define BOARD_PSRAM_ADQ6_SIGNAL FLEXSPI_DATA6    /*!<@brief Signal name */
                                                 /* @} */

/*! @name FLEXSPI1_DATA7 (coord J4), U108[E1]
  @{ */
/* Routed pin properties */
#define BOARD_PSRAM_ADQ7_PERIPHERAL FLEXSPI1     /*!<@brief Peripheral name */
#define BOARD_PSRAM_ADQ7_SIGNAL FLEXSPI_DATA7    /*!<@brief Signal name */
                                                 /* @} */

/*! @name PIO0_28 (coord A12), U108[A4]
  @{ */
/* Routed pin properties */
#define BOARD_PSRAM_RESET_PERIPHERAL GPIO                    /*!<@brief Peripheral name */
#define BOARD_PSRAM_RESET_SIGNAL PIO0                        /*!<@brief Signal name */
#define BOARD_PSRAM_RESET_CHANNEL 28                         /*!<@brief Signal channel */

/* Symbols to be used with GPIO driver */
#define BOARD_PSRAM_RESET_GPIO GPIO                          /*!<@brief GPIO peripheral base pointer */
#define BOARD_PSRAM_RESET_GPIO_PIN_MASK (1U << 28U)          /*!<@brief GPIO pin mask */
#define BOARD_PSRAM_RESET_PORT 0U                            /*!<@brief PORT peripheral base pointer */
#define BOARD_PSRAM_RESET_PIN 28U                            /*!<@brief PORT pin number */
#define BOARD_PSRAM_RESET_PIN_MASK (1U << 28U)               /*!<@brief PORT pin mask */
                                                             /* @} */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitPSRAMPins(void); /* Function assigned for the Cortex-M33 */

#define IOPCTL_PIO_ANAMUX_DI 0x00u        /*!<@brief Analog mux is disabled */
#define IOPCTL_PIO_FULLDRIVE_DI 0x00u     /*!<@brief Normal drive */
#define IOPCTL_PIO_FUNC0 0x00u            /*!<@brief Selects pin function 0 */
#define IOPCTL_PIO_FUNC1 0x01u            /*!<@brief Selects pin function 1 */
#define IOPCTL_PIO_FUNC5 0x05u            /*!<@brief Selects pin function 5 */
#define IOPCTL_PIO_INBUF_DI 0x00u         /*!<@brief Disable input buffer function */
#define IOPCTL_PIO_INBUF_EN 0x40u         /*!<@brief Enables input buffer function */
#define IOPCTL_PIO_INV_DI 0x00u           /*!<@brief Input function is not inverted */
#define IOPCTL_PIO_PSEDRAIN_DI 0x00u      /*!<@brief Pseudo Output Drain is disabled */
#define IOPCTL_PIO_PULLDOWN_EN 0x00u      /*!<@brief Enable pull-down function */
#define IOPCTL_PIO_PULLUP_EN 0x20u        /*!<@brief Enable pull-up function */
#define IOPCTL_PIO_PUPD_DI 0x00u          /*!<@brief Disable pull-up / pull-down function */
#define IOPCTL_PIO_PUPD_EN 0x10u          /*!<@brief Enable pull-up / pull-down function */
#define IOPCTL_PIO_SLEW_RATE_NORMAL 0x00u /*!<@brief Normal mode */

/*! @name SD0_CARD_DET_N (coord T3), J32[10]/SD0_CARD_DET_N
  @{ */
/* Routed pin properties */
#define BOARD_SD0_CARD_DET_N_PERIPHERAL USDHC0              /*!<@brief Peripheral name */
#define BOARD_SD0_CARD_DET_N_SIGNAL USDHC_CARD_DET          /*!<@brief Signal name */
                                                            /* @} */

/*! @name SD0_CLK (coord R5), U111A[M6]/SD0_CLK
  @{ */
/* Routed pin properties */
#define BOARD_SD0_CLK_PERIPHERAL USDHC0         /*!<@brief Peripheral name */
#define BOARD_SD0_CLK_SIGNAL USDHC_CLK          /*!<@brief Signal name */
                                                /* @} */

/*! @name SD0_CMD (coord R6), U111A[M5]/SD0_CMD
  @{ */
/* Routed pin properties */
#define BOARD_SD0_CMD_PERIPHERAL USDHC0         /*!<@brief Peripheral name */
#define BOARD_SD0_CMD_SIGNAL USDHC_CMD          /*!<@brief Signal name */
                                                /* @} */

/*! @name SD0_D0 (coord U4), U111A[A3]/SD0_D0
  @{ */
/* Routed pin properties */
#define BOARD_SD0_D0_PERIPHERAL USDHC0        /*!<@brief Peripheral name */
#define BOARD_SD0_D0_SIGNAL USDHC_DATA        /*!<@brief Signal name */
#define BOARD_SD0_D0_CHANNEL 0                /*!<@brief Signal channel */
                                              /* @} */

/*! @name SD0_D1 (coord T4), U111A[A4]/SD0_D1
  @{ */
/* Routed pin properties */
#define BOARD_SD0_D1_PERIPHERAL USDHC0        /*!<@brief Peripheral name */
#define BOARD_SD0_D1_SIGNAL USDHC_DATA        /*!<@brief Signal name */
#define BOARD_SD0_D1_CHANNEL 1                /*!<@brief Signal channel */
                                              /* @} */

/*! @name SD0_D2 (coord T7), U111A[A5]/SD0_D2
  @{ */
/* Routed pin properties */
#define BOARD_SD0_D2_PERIPHERAL USDHC0        /*!<@brief Peripheral name */
#define BOARD_SD0_D2_SIGNAL USDHC_DATA        /*!<@brief Signal name */
#define BOARD_SD0_D2_CHANNEL 2                /*!<@brief Signal channel */
                                              /* @} */

/*! @name SD0_D3 (coord U6), U111A[B2]/SD0_D3
  @{ */
/* Routed pin properties */
#define BOARD_SD0_D3_PERIPHERAL USDHC0        /*!<@brief Peripheral name */
#define BOARD_SD0_D3_SIGNAL USDHC_DATA        /*!<@brief Signal name */
#define BOARD_SD0_D3_CHANNEL 3                /*!<@brief Signal channel */
                                              /* @} */

/*! @name SD0_D4 (coord P5), U111A[B3]/SD0_D4
  @{ */
/* Routed pin properties */
#define BOARD_SD0_D4_PERIPHERAL USDHC0        /*!<@brief Peripheral name */
#define BOARD_SD0_D4_SIGNAL USDHC_DATA        /*!<@brief Signal name */
#define BOARD_SD0_D4_CHANNEL 4                /*!<@brief Signal channel */
                                              /* @} */

/*! @name SD0_D5 (coord R4), U111A[B4]/SD0_D5
  @{ */
/* Routed pin properties */
#define BOARD_SD0_D5_PERIPHERAL USDHC0        /*!<@brief Peripheral name */
#define BOARD_SD0_D5_SIGNAL USDHC_DATA        /*!<@brief Signal name */
#define BOARD_SD0_D5_CHANNEL 5                /*!<@brief Signal channel */
                                              /* @} */

/*! @name SD0_D6 (coord P4), U111A[B5]/SD0_D6
  @{ */
/* Routed pin properties */
#define BOARD_SD0_D6_PERIPHERAL USDHC0        /*!<@brief Peripheral name */
#define BOARD_SD0_D6_SIGNAL USDHC_DATA        /*!<@brief Signal name */
#define BOARD_SD0_D6_CHANNEL 6                /*!<@brief Signal channel */
                                              /* @} */

/*! @name SD0_D7 (coord T6), U111A[B6]/SD0_D7
  @{ */
/* Routed pin properties */
#define BOARD_SD0_D7_PERIPHERAL USDHC0        /*!<@brief Peripheral name */
#define BOARD_SD0_D7_SIGNAL USDHC_DATA        /*!<@brief Signal name */
#define BOARD_SD0_D7_CHANNEL 7                /*!<@brief Signal channel */
                                              /* @} */

/*! @name PIO2_10 (coord N5), SD0_RESET_N
  @{ */
/* Routed pin properties */
#define BOARD_SD0_RESET_N_PERIPHERAL GPIO                    /*!<@brief Peripheral name */
#define BOARD_SD0_RESET_N_SIGNAL PIO2                        /*!<@brief Signal name */
#define BOARD_SD0_RESET_N_CHANNEL 10                         /*!<@brief Signal channel */

/* Symbols to be used with GPIO driver */
#define BOARD_SD0_RESET_N_GPIO GPIO                          /*!<@brief GPIO peripheral base pointer */
#define BOARD_SD0_RESET_N_GPIO_PIN_MASK (1U << 10U)          /*!<@brief GPIO pin mask */
#define BOARD_SD0_RESET_N_PORT 2U                            /*!<@brief PORT peripheral base pointer */
#define BOARD_SD0_RESET_N_PIN 10U                            /*!<@brief PORT pin number */
#define BOARD_SD0_RESET_N_PIN_MASK (1U << 10U)               /*!<@brief PORT pin mask */
                                                             /* @} */

/*! @name SD0_DS (coord P6), U111A[H5]/SD0_WR_PRT_DS
  @{ */
/* Routed pin properties */
#define BOARD_SD0_WR_PRT_DS_PERIPHERAL USDHC0               /*!<@brief Peripheral name */
#define BOARD_SD0_WR_PRT_DS_SIGNAL USDHC_STROBE             /*!<@brief Signal name */
                                                            /* @} */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitSDHCPins(void); /* Function assigned for the Cortex-M33 */

#define IOPCTL_PIO_ANAMUX_DI 0x00u        /*!<@brief Analog mux is disabled */
#define IOPCTL_PIO_FULLDRIVE_EN 0x0100u   /*!<@brief Full drive enable */
#define IOPCTL_PIO_FUNC1 0x01u            /*!<@brief Selects pin function 1 */
#define IOPCTL_PIO_INBUF_EN 0x40u         /*!<@brief Enables input buffer function */
#define IOPCTL_PIO_INV_DI 0x00u           /*!<@brief Input function is not inverted */
#define IOPCTL_PIO_PSEDRAIN_DI 0x00u      /*!<@brief Pseudo Output Drain is disabled */
#define IOPCTL_PIO_PULLDOWN_EN 0x00u      /*!<@brief Enable pull-down function */
#define IOPCTL_PIO_PUPD_DI 0x00u          /*!<@brief Disable pull-up / pull-down function */
#define IOPCTL_PIO_PUPD_EN 0x10u          /*!<@brief Enable pull-up / pull-down function */
#define IOPCTL_PIO_SLEW_RATE_NORMAL 0x00u /*!<@brief Normal mode */

/*! @name FLEXSPI0_DATA0 (coord T15), U38[D3]
  @{ */
/* Routed pin properties */
#define BOARD_FLEXSPI0_DATA0_PERIPHERAL FLEXSPI0     /*!<@brief Peripheral name */
#define BOARD_FLEXSPI0_DATA0_SIGNAL FLEXSPI_DATA0    /*!<@brief Signal name */
                                                     /* @} */

/*! @name FLEXSPI0_DATA1 (coord T14), U38[D2]
  @{ */
/* Routed pin properties */
#define BOARD_FLEXSPI0_DATA1_PERIPHERAL FLEXSPI0     /*!<@brief Peripheral name */
#define BOARD_FLEXSPI0_DATA1_SIGNAL FLEXSPI_DATA1    /*!<@brief Signal name */
                                                     /* @} */

/*! @name FLEXSPI0_DATA2 (coord R13), U38[C4]
  @{ */
/* Routed pin properties */
#define BOARD_FLEXSPI0_DATA2_PERIPHERAL FLEXSPI0     /*!<@brief Peripheral name */
#define BOARD_FLEXSPI0_DATA2_SIGNAL FLEXSPI_DATA2    /*!<@brief Signal name */
                                                     /* @} */

/*! @name FLEXSPI0_DATA3 (coord R12), U38[D4]
  @{ */
/* Routed pin properties */
#define BOARD_FLEXSPI0_DATA3_PERIPHERAL FLEXSPI0     /*!<@brief Peripheral name */
#define BOARD_FLEXSPI0_DATA3_SIGNAL FLEXSPI_DATA3    /*!<@brief Signal name */
                                                     /* @} */

/*! @name FLEXSPI0_DATA4 (coord N12), U38[D5]
  @{ */
/* Routed pin properties */
#define BOARD_FLEXSPI0_DATA4_PERIPHERAL FLEXSPI0     /*!<@brief Peripheral name */
#define BOARD_FLEXSPI0_DATA4_SIGNAL FLEXSPI_DATA4    /*!<@brief Signal name */
                                                     /* @} */

/*! @name FLEXSPI0_DATA5 (coord R14), U38[E3]
  @{ */
/* Routed pin properties */
#define BOARD_FLEXSPI0_DATA5_PERIPHERAL FLEXSPI0     /*!<@brief Peripheral name */
#define BOARD_FLEXSPI0_DATA5_SIGNAL FLEXSPI_DATA5    /*!<@brief Signal name */
                                                     /* @} */

/*! @name FLEXSPI0_DATA6 (coord P14), U38[E2]
  @{ */
/* Routed pin properties */
#define BOARD_FLEXSPI0_DATA6_PERIPHERAL FLEXSPI0     /*!<@brief Peripheral name */
#define BOARD_FLEXSPI0_DATA6_SIGNAL FLEXSPI_DATA6    /*!<@brief Signal name */
                                                     /* @} */

/*! @name FLEXSPI0_DATA7 (coord P13), U38[E1]
  @{ */
/* Routed pin properties */
#define BOARD_FLEXSPI0_DATA7_PERIPHERAL FLEXSPI0     /*!<@brief Peripheral name */
#define BOARD_FLEXSPI0_DATA7_SIGNAL FLEXSPI_DATA7    /*!<@brief Signal name */
                                                     /* @} */

/*! @name FLEXSPI0_SCLK (coord T17), U38[B2]
  @{ */
/* Routed pin properties */
#define BOARD_FLEXSPI0_SCLK_PERIPHERAL FLEXSPI0    /*!<@brief Peripheral name */
#define BOARD_FLEXSPI0_SCLK_SIGNAL FLEXSPI_SCLK    /*!<@brief Signal name */
                                                   /* @} */

/*! @name FLEXSPI0_SS0_N (coord U16), U38[C2]
  @{ */
/* Routed pin properties */
#define BOARD_FLEXSPI0_CS_PERIPHERAL FLEXSPI0     /*!<@brief Peripheral name */
#define BOARD_FLEXSPI0_CS_SIGNAL FLEXSPI_SS0_N    /*!<@brief Signal name */
                                                  /* @} */

/*! @name FLEXSPI0_DQS (coord U14), U38[C3]
  @{ */
/* Routed pin properties */
#define BOARD_FLEXSPI0_DQS_PERIPHERAL FLEXSPI0   /*!<@brief Peripheral name */
#define BOARD_FLEXSPI0_DQS_SIGNAL FLEXSPI_DQS    /*!<@brief Signal name */
                                                 /* @} */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitFLASHPins(void); /* Function assigned for the Cortex-M33 */

#define IOPCTL_PIO_ANAMUX_DI 0x00u        /*!<@brief Analog mux is disabled */
#define IOPCTL_PIO_FULLDRIVE_DI 0x00u     /*!<@brief Normal drive */
#define IOPCTL_PIO_FUNC2 0x02u            /*!<@brief Selects pin function 2 */
#define IOPCTL_PIO_FUNC4 0x04u            /*!<@brief Selects pin function 4 */
#define IOPCTL_PIO_INBUF_EN 0x40u         /*!<@brief Enables input buffer function */
#define IOPCTL_PIO_INV_DI 0x00u           /*!<@brief Input function is not inverted */
#define IOPCTL_PIO_PSEDRAIN_DI 0x00u      /*!<@brief Pseudo Output Drain is disabled */
#define IOPCTL_PIO_PULLDOWN_EN 0x00u      /*!<@brief Enable pull-down function */
#define IOPCTL_PIO_PUPD_DI 0x00u          /*!<@brief Disable pull-up / pull-down function */
#define IOPCTL_PIO_SLEW_RATE_NORMAL 0x00u /*!<@brief Normal mode */

/*! @name PDM_CLK01 (coord P2), J31[3]/J31[5]/J31[7]/J31[9]
  @{ */
/* Routed pin properties */
#define BOARD_DMIC_PDM_CLK01_PERIPHERAL DMIC0                    /*!<@brief Peripheral name */
#define BOARD_DMIC_PDM_CLK01_SIGNAL CLK                          /*!<@brief Signal name */
#define BOARD_DMIC_PDM_CLK01_CHANNEL 01                          /*!<@brief Signal channel */
                                                                 /* @} */

/*! @name PDM_DATA01 (coord P3), J31[4]
  @{ */
/* Routed pin properties */
#define BOARD_DMIC_PDM_DAT01_PERIPHERAL DMIC0      /*!<@brief Peripheral name */
#define BOARD_DMIC_PDM_DAT01_SIGNAL DATA           /*!<@brief Signal name */
#define BOARD_DMIC_PDM_DAT01_CHANNEL 01            /*!<@brief Signal channel */
                                                   /* @} */

/*! @name PDM_DATA23 (coord D16), J31[6]
  @{ */
/* Routed pin properties */
#define BOARD_DMIC_PDM_DAT23_PERIPHERAL DMIC0      /*!<@brief Peripheral name */
#define BOARD_DMIC_PDM_DAT23_SIGNAL DATA           /*!<@brief Signal name */
#define BOARD_DMIC_PDM_DAT23_CHANNEL 23            /*!<@brief Signal channel */
                                                   /* @} */

/*! @name PDM_DATA45 (coord C16), J31[8]
  @{ */
/* Routed pin properties */
#define BOARD_DMIC_PDM_DAT45_PERIPHERAL DMIC0      /*!<@brief Peripheral name */
#define BOARD_DMIC_PDM_DAT45_SIGNAL DATA           /*!<@brief Signal name */
#define BOARD_DMIC_PDM_DAT45_CHANNEL 45            /*!<@brief Signal channel */
                                                   /* @} */

/*! @name PDM_DATA67 (coord D15), J31[10]
  @{ */
/* Routed pin properties */
#define BOARD_DMIC_PDM_DAT67_PERIPHERAL DMIC0      /*!<@brief Peripheral name */
#define BOARD_DMIC_PDM_DAT67_SIGNAL DATA           /*!<@brief Signal name */
#define BOARD_DMIC_PDM_DAT67_CHANNEL 67            /*!<@brief Signal channel */
                                                   /* @} */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitDMICPins(void); /* Function assigned for the Cortex-M33 */

#define IOPCTL_PIO_ANAMUX_DI 0x00u        /*!<@brief Analog mux is disabled */
#define IOPCTL_PIO_FULLDRIVE_DI 0x00u     /*!<@brief Normal drive */
#define IOPCTL_PIO_FUNC0 0x00u            /*!<@brief Selects pin function 0 */
#define IOPCTL_PIO_FUNC1 0x01u            /*!<@brief Selects pin function 1 */
#define IOPCTL_PIO_INBUF_DI 0x00u         /*!<@brief Disable input buffer function */
#define IOPCTL_PIO_INBUF_EN 0x40u         /*!<@brief Enables input buffer function */
#define IOPCTL_PIO_INV_DI 0x00u           /*!<@brief Input function is not inverted */
#define IOPCTL_PIO_PSEDRAIN_DI 0x00u      /*!<@brief Pseudo Output Drain is disabled */
#define IOPCTL_PIO_PSEDRAIN_EN 0x0400u    /*!<@brief Pseudo Output Drain is enabled */
#define IOPCTL_PIO_PULLDOWN_EN 0x00u      /*!<@brief Enable pull-down function */
#define IOPCTL_PIO_PUPD_DI 0x00u          /*!<@brief Disable pull-up / pull-down function */
#define IOPCTL_PIO_SLEW_RATE_NORMAL 0x00u /*!<@brief Normal mode */

/*! @name FC4_RXD_SDA_MOSI_DATA (coord D14), J45[58]/I2C_SDA/U6[6]/ACC_I2C_SDA
  @{ */
/* Routed pin properties */
#define BOARD_ACC_I2C_SDA_PERIPHERAL FLEXCOMM4                      /*!<@brief Peripheral name */
#define BOARD_ACC_I2C_SDA_SIGNAL RXD_SDA_MOSI_DATA                  /*!<@brief Signal name */
                                                                    /* @} */

/*! @name FC4_TXD_SCL_MISO_WS (coord B11), J45[60]/I2C_SCL/U6[4]/ACC_I2C_SCL
  @{ */
/* Routed pin properties */
#define BOARD_ACC_I2C_SCL_PERIPHERAL FLEXCOMM4                      /*!<@brief Peripheral name */
#define BOARD_ACC_I2C_SCL_SIGNAL TXD_SCL_MISO_WS                    /*!<@brief Signal name */
                                                                    /* @} */

/*! @name PIO0_22 (coord B14), J19[14]/U6[11]/ACC_INT
  @{ */
/* Routed pin properties */
#define BOARD_ACC_INT_PERIPHERAL GPIO                   /*!<@brief Peripheral name */
#define BOARD_ACC_INT_SIGNAL PIO0                       /*!<@brief Signal name */
#define BOARD_ACC_INT_CHANNEL 22                        /*!<@brief Signal channel */

/* Symbols to be used with GPIO driver */
#define BOARD_ACC_INT_GPIO GPIO                         /*!<@brief GPIO peripheral base pointer */
#define BOARD_ACC_INT_GPIO_PIN_MASK (1U << 22U)         /*!<@brief GPIO pin mask */
#define BOARD_ACC_INT_PORT 0U                           /*!<@brief PORT peripheral base pointer */
#define BOARD_ACC_INT_PIN 22U                           /*!<@brief PORT pin number */
#define BOARD_ACC_INT_PIN_MASK (1U << 22U)              /*!<@brief PORT pin mask */
                                                        /* @} */

/*! @name PIO1_7 (coord M1), U6[16]/ACC_RESET
  @{ */
/* Routed pin properties */
#define BOARD_ACC_RESET_PERIPHERAL GPIO                    /*!<@brief Peripheral name */
#define BOARD_ACC_RESET_SIGNAL PIO1                        /*!<@brief Signal name */
#define BOARD_ACC_RESET_CHANNEL 7                          /*!<@brief Signal channel */

/* Symbols to be used with GPIO driver */
#define BOARD_ACC_RESET_GPIO GPIO                          /*!<@brief GPIO peripheral base pointer */
#define BOARD_ACC_RESET_GPIO_PIN_MASK (1U << 7U)           /*!<@brief GPIO pin mask */
#define BOARD_ACC_RESET_PORT 1U                            /*!<@brief PORT peripheral base pointer */
#define BOARD_ACC_RESET_PIN 7U                             /*!<@brief PORT pin number */
#define BOARD_ACC_RESET_PIN_MASK (1U << 7U)                /*!<@brief PORT pin mask */
                                                           /* @} */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitACCELPins(void); /* Function assigned for the Cortex-M33 */

#define IOPCTL_PIO_ANAMUX_DI 0x00u        /*!<@brief Analog mux is disabled */
#define IOPCTL_PIO_FULLDRIVE_DI 0x00u     /*!<@brief Normal drive */
#define IOPCTL_PIO_FUNC0 0x00u            /*!<@brief Selects pin function 0 */
#define IOPCTL_PIO_INBUF_DI 0x00u         /*!<@brief Disable input buffer function */
#define IOPCTL_PIO_INBUF_EN 0x40u         /*!<@brief Enables input buffer function */
#define IOPCTL_PIO_INV_DI 0x00u           /*!<@brief Input function is not inverted */
#define IOPCTL_PIO_PSEDRAIN_DI 0x00u      /*!<@brief Pseudo Output Drain is disabled */
#define IOPCTL_PIO_PULLDOWN_EN 0x00u      /*!<@brief Enable pull-down function */
#define IOPCTL_PIO_PUPD_DI 0x00u          /*!<@brief Disable pull-up / pull-down function */
#define IOPCTL_PIO_SLEW_RATE_NORMAL 0x00u /*!<@brief Normal mode */

/*! @name PIO3_21 (coord E5), J44[21]/LCM_RESET_B
  @{ */
/* Routed pin properties */
#define BOARD_LCM_RESET_B_PERIPHERAL GPIO                    /*!<@brief Peripheral name */
#define BOARD_LCM_RESET_B_SIGNAL PIO3                        /*!<@brief Signal name */
#define BOARD_LCM_RESET_B_CHANNEL 21                         /*!<@brief Signal channel */

/* Symbols to be used with GPIO driver */
#define BOARD_LCM_RESET_B_GPIO GPIO                          /*!<@brief GPIO peripheral base pointer */
#define BOARD_LCM_RESET_B_GPIO_PIN_MASK (1U << 21U)          /*!<@brief GPIO pin mask */
#define BOARD_LCM_RESET_B_PORT 3U                            /*!<@brief PORT peripheral base pointer */
#define BOARD_LCM_RESET_B_PIN 21U                            /*!<@brief PORT pin number */
#define BOARD_LCM_RESET_B_PIN_MASK (1U << 21U)               /*!<@brief PORT pin mask */
                                                             /* @} */

/*! @name PIO3_15 (coord E10), U44[4]/LCM_PWR_EN
  @{ */
/* Routed pin properties */
#define BOARD_LCM_PWR_EN_PERIPHERAL GPIO                    /*!<@brief Peripheral name */
#define BOARD_LCM_PWR_EN_SIGNAL PIO3                        /*!<@brief Signal name */
#define BOARD_LCM_PWR_EN_CHANNEL 15                         /*!<@brief Signal channel */

/* Symbols to be used with GPIO driver */
#define BOARD_LCM_PWR_EN_GPIO GPIO                          /*!<@brief GPIO peripheral base pointer */
#define BOARD_LCM_PWR_EN_GPIO_PIN_MASK (1U << 15U)          /*!<@brief GPIO pin mask */
#define BOARD_LCM_PWR_EN_PORT 3U                            /*!<@brief PORT peripheral base pointer */
#define BOARD_LCM_PWR_EN_PIN 15U                            /*!<@brief PORT pin number */
#define BOARD_LCM_PWR_EN_PIN_MASK (1U << 15U)               /*!<@brief PORT pin mask */
                                                            /* @} */

/*! @name PIO0_12 (coord E14), U44[5]/LCM_BL_PWM_1V8
  @{ */
/* Routed pin properties */
#define BOARD_LCM_BL_PWM_PERIPHERAL GPIO                    /*!<@brief Peripheral name */
#define BOARD_LCM_BL_PWM_SIGNAL PIO0                        /*!<@brief Signal name */
#define BOARD_LCM_BL_PWM_CHANNEL 12                         /*!<@brief Signal channel */

/* Symbols to be used with GPIO driver */
#define BOARD_LCM_BL_PWM_GPIO GPIO                          /*!<@brief GPIO peripheral base pointer */
#define BOARD_LCM_BL_PWM_GPIO_PIN_MASK (1U << 12U)          /*!<@brief GPIO pin mask */
#define BOARD_LCM_BL_PWM_PORT 0U                            /*!<@brief PORT peripheral base pointer */
#define BOARD_LCM_BL_PWM_PIN 12U                            /*!<@brief PORT pin number */
#define BOARD_LCM_BL_PWM_PIN_MASK (1U << 12U)               /*!<@brief PORT pin mask */
                                                            /* @} */

/*! @name MIPI_DSI_CLKN (coord D1), J44[11]
  @{ */
/* Routed pin properties */
#define BOARD_MIPI_TCN_PERIPHERAL MIPI_DSI_HOST /*!<@brief Peripheral name */
#define BOARD_MIPI_TCN_SIGNAL CLKN              /*!<@brief Signal name */
                                                /* @} */

/*! @name MIPI_DSI_CLKP (coord D2), J44[12]
  @{ */
/* Routed pin properties */
#define BOARD_MIPI_TCP_PERIPHERAL MIPI_DSI_HOST /*!<@brief Peripheral name */
#define BOARD_MIPI_TCP_SIGNAL CLKP              /*!<@brief Signal name */
                                                /* @} */

/*! @name MIPI_DSI_D0N (coord C2), J44[5]
  @{ */
/* Routed pin properties */
#define BOARD_MIPI_TDN0_PERIPHERAL MIPI_DSI_HOST /*!<@brief Peripheral name */
#define BOARD_MIPI_TDN0_SIGNAL DN                /*!<@brief Signal name */
#define BOARD_MIPI_TDN0_CHANNEL 0                /*!<@brief Signal channel */
                                                 /* @} */

/*! @name MIPI_DSI_D1N (coord F3), J44[8]
  @{ */
/* Routed pin properties */
#define BOARD_MIPI_TDN1_PERIPHERAL MIPI_DSI_HOST /*!<@brief Peripheral name */
#define BOARD_MIPI_TDN1_SIGNAL DN                /*!<@brief Signal name */
#define BOARD_MIPI_TDN1_CHANNEL 1                /*!<@brief Signal channel */
                                                 /* @} */

/*! @name MIPI_DSI_D0P (coord B1), J44[6]
  @{ */
/* Routed pin properties */
#define BOARD_MIPI_TDP0_PERIPHERAL MIPI_DSI_HOST /*!<@brief Peripheral name */
#define BOARD_MIPI_TDP0_SIGNAL DP                /*!<@brief Signal name */
#define BOARD_MIPI_TDP0_CHANNEL 0                /*!<@brief Signal channel */
                                                 /* @} */

/*! @name MIPI_DSI_D1P (coord E3), J44[9]
  @{ */
/* Routed pin properties */
#define BOARD_MIPI_TDP1_PERIPHERAL MIPI_DSI_HOST /*!<@brief Peripheral name */
#define BOARD_MIPI_TDP1_SIGNAL DP                /*!<@brief Signal name */
#define BOARD_MIPI_TDP1_CHANNEL 1                /*!<@brief Signal channel */
                                                 /* @} */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitMIPI_DSIPins(void); /* Function assigned for the Cortex-M33 */

#if defined(__cplusplus)
}
#endif

/*!
 * @}
 */
#endif /* _PIN_MUX_H_ */

/***********************************************************************************************************************
 * EOF
 **********************************************************************************************************************/
