// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtop.h for the primary calling header

#include "Vtop__pch.h"
#include "Vtop__Syms.h"
#include "Vtop___024root.h"

// Parameter definitions for Vtop___024root
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__u_cmdrsp_router__DOT__PERF_CONFIG_ADDR;
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__u_cmdrsp_router__DOT__PERF_DATA_LOW_ADDR;
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__u_cmdrsp_router__DOT__PERF_DATA_HIGH_ADDR;
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__u_cmdrsp_router__DOT__PERF_STATUS_ADDR;
constexpr CData/*0:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__ENABLE_FILTERING;
constexpr CData/*0:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__ADD_PIPELINE_STAGE;
constexpr CData/*0:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__IS_READ;
constexpr CData/*0:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__IS_AXI;
constexpr CData/*0:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__ENABLE_PERF_PACKETS;
constexpr CData/*0:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__ENABLE_DEBUG_MODULE;
constexpr CData/*0:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__ENABLE_FILTERING;
constexpr CData/*0:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__ADD_PIPELINE_STAGE;
constexpr CData/*0:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__IS_READ;
constexpr CData/*0:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__IS_AXI;
constexpr CData/*0:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__ENABLE_PERF_PACKETS;
constexpr CData/*0:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__ADDR_NEEDS_TRUNC;
constexpr CData/*0:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__IS_READ;
constexpr CData/*0:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__IS_READ;
constexpr CData/*0:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__ENABLE_PERF_PACKETS;
constexpr CData/*0:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__ADDR_NEEDS_TRUNCATE;
constexpr CData/*0:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__INPUT_SKID_EN;
constexpr CData/*0:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__OUTPUT_SKID_EN;
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__DESC_MON_AGENT_ID;
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__SCHED_MON_AGENT_ID;
constexpr CData/*3:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__MON_UNIT_ID;
constexpr CData/*5:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__MON_CHANNEL_ID;
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__MON_AGENT_ID;
constexpr CData/*3:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__MON_UNIT_ID;
constexpr CData/*5:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__MON_CHANNEL_ID;
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__MON_AGENT_ID;
constexpr CData/*3:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__MON_UNIT_ID;
constexpr CData/*5:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__MON_CHANNEL_ID;
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__DESC_MON_AGENT_ID;
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__SCHED_MON_AGENT_ID;
constexpr CData/*3:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__MON_UNIT_ID;
constexpr CData/*5:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__MON_CHANNEL_ID;
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__MON_AGENT_ID;
constexpr CData/*3:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__MON_UNIT_ID;
constexpr CData/*5:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__MON_CHANNEL_ID;
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__MON_AGENT_ID;
constexpr CData/*3:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__MON_UNIT_ID;
constexpr CData/*5:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__MON_CHANNEL_ID;
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__DESC_MON_AGENT_ID;
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__SCHED_MON_AGENT_ID;
constexpr CData/*3:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__MON_UNIT_ID;
constexpr CData/*5:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__MON_CHANNEL_ID;
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__MON_AGENT_ID;
constexpr CData/*3:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__MON_UNIT_ID;
constexpr CData/*5:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__MON_CHANNEL_ID;
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__MON_AGENT_ID;
constexpr CData/*3:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__MON_UNIT_ID;
constexpr CData/*5:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__MON_CHANNEL_ID;
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__DESC_MON_AGENT_ID;
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__SCHED_MON_AGENT_ID;
constexpr CData/*3:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__MON_UNIT_ID;
constexpr CData/*5:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__MON_CHANNEL_ID;
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__MON_AGENT_ID;
constexpr CData/*3:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__MON_UNIT_ID;
constexpr CData/*5:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__MON_CHANNEL_ID;
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__MON_AGENT_ID;
constexpr CData/*3:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__MON_UNIT_ID;
constexpr CData/*5:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__MON_CHANNEL_ID;
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__DESC_MON_AGENT_ID;
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__SCHED_MON_AGENT_ID;
constexpr CData/*3:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__MON_UNIT_ID;
constexpr CData/*5:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__MON_CHANNEL_ID;
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__MON_AGENT_ID;
constexpr CData/*3:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__MON_UNIT_ID;
constexpr CData/*5:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__MON_CHANNEL_ID;
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__MON_AGENT_ID;
constexpr CData/*3:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__MON_UNIT_ID;
constexpr CData/*5:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__MON_CHANNEL_ID;
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__DESC_MON_AGENT_ID;
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__SCHED_MON_AGENT_ID;
constexpr CData/*3:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__MON_UNIT_ID;
constexpr CData/*5:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__MON_CHANNEL_ID;
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__MON_AGENT_ID;
constexpr CData/*3:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__MON_UNIT_ID;
constexpr CData/*5:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__MON_CHANNEL_ID;
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__MON_AGENT_ID;
constexpr CData/*3:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__MON_UNIT_ID;
constexpr CData/*5:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__MON_CHANNEL_ID;
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__DESC_MON_AGENT_ID;
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__SCHED_MON_AGENT_ID;
constexpr CData/*3:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__MON_UNIT_ID;
constexpr CData/*5:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__MON_CHANNEL_ID;
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__MON_AGENT_ID;
constexpr CData/*3:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__MON_UNIT_ID;
constexpr CData/*5:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__MON_CHANNEL_ID;
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__MON_AGENT_ID;
constexpr CData/*3:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__MON_UNIT_ID;
constexpr CData/*5:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__MON_CHANNEL_ID;
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__DESC_MON_AGENT_ID;
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__SCHED_MON_AGENT_ID;
constexpr CData/*3:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__MON_UNIT_ID;
constexpr CData/*5:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__MON_CHANNEL_ID;
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__MON_AGENT_ID;
constexpr CData/*3:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__MON_UNIT_ID;
constexpr CData/*5:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__MON_CHANNEL_ID;
constexpr CData/*7:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__MON_AGENT_ID;
constexpr CData/*3:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__MON_UNIT_ID;
constexpr CData/*5:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__MON_CHANNEL_ID;
constexpr CData/*0:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__MODE_TIMESTAMP;
constexpr CData/*0:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__MODE_ELAPSED;
constexpr CData/*0:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__EVENT_START;
constexpr CData/*0:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__EVENT_END;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__NUM_CHANNELS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__SRAM_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__APB_ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__APB_DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__AXI_ID_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__AXI_USER_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__USE_AXI_MONITORS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__CDC_ENABLE;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__u_cmdrsp_router__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__u_cmdrsp_router__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__u_apbtodescr__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__u_apbtodescr__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__u_apbtodescr__DOT__NUM_CHANNELS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__u_peakrdl_adapter__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__u_peakrdl_adapter__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__u_peakrdl_adapter__DOT__STRB_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__u_config_block__DOT__NUM_CHANNELS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__u_config_block__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__STRB_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__PROT_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__SW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__PW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__CPW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__RPW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__cmd_skid_buffer_inst__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__cmd_skid_buffer_inst__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__cmd_skid_buffer_inst__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__cmd_skid_buffer_inst__DOT__BUF_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__cmd_skid_buffer_inst__DOT__BW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__resp_skid_buffer_inst__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__resp_skid_buffer_inst__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__resp_skid_buffer_inst__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__resp_skid_buffer_inst__DOT__BUF_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__resp_skid_buffer_inst__DOT__BW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__NUM_CHANNELS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__CHAN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__AXI_ID_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__FIFO_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__AR_MAX_OUTSTANDING;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__AW_MAX_OUTSTANDING;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__USE_AXI_MONITORS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__SKID_DEPTH_AR;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__SKID_DEPTH_R;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__SKID_DEPTH_AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__SKID_DEPTH_W;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__SKID_DEPTH_B;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__DESC_MON_BASE_AGENT_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__SCHED_MON_BASE_AGENT_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__DESC_AXI_MON_AGENT_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__MON_UNIT_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__NC;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__IW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__UW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__NUM_CHANNELS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__CHAN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__AXI_ID_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__DESC_MON_BASE_AGENT_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__SCHED_MON_BASE_AGENT_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__DESC_AXI_MON_AGENT_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__MON_UNIT_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__MON_MAX_TRANSACTIONS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__MONBUS_SOURCES;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__CLIENTS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__WAIT_GNT_ACK;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__N;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__u_priority_encoder__DOT__CLIENTS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_ar_arbiter__DOT__u_priority_encoder__DOT__N;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__SKID_DEPTH_AR;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__SKID_DEPTH_R;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__AXI_ID_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__AXI_ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__AXI_DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__AXI_USER_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__AXI_WSTRB_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__UNIT_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__AGENT_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__MAX_TRANSACTIONS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__IW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__SW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__UW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__SKID_DEPTH_AR;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__SKID_DEPTH_R;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__AXI_ID_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__AXI_ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__AXI_DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__AXI_USER_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__AXI_WSTRB_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__IW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__SW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__UW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__ARSize;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__RSize;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__BUF_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__BW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__BUF_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__BW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__UNIT_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__AGENT_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__MAX_TRANSACTIONS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__ID_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__UNIT_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__AGENT_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__MAX_TRANSACTIONS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__ID_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__ADDR_BITS_IN_PKT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__IS_READ;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__IS_AXI;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__ENABLE_PERF_PACKETS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__ENABLE_DEBUG_MODULE;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__INTR_FIFO_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__DEBUG_FIFO_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__IW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__ADDR_BITS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__MAX_TRANSACTIONS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__ID_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__IW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__ADDR_PAD_BITS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__COUNTER_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__PRESCALER_MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__prescaler_counter__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__MAX_TRANSACTIONS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__MAX_TRANSACTIONS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__UNIT_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__AGENT_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__INTR_FIFO_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__ADDR_PAD_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__MEM_STYLE;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__write_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__write_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__read_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__read_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__AFULL;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__AEMPTY;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__AFT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__AET;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__CLIENTS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__INPUT_SKID_ENABLE;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__OUTPUT_SKID_ENABLE;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__INPUT_SKID_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__OUTPUT_SKID_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__N;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__CLIENTS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__WAIT_GNT_ACK;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__N;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__u_priority_encoder__DOT__CLIENTS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__u_arbiter__DOT__u_priority_encoder__DOT__N;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__0__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__0__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__DEPTH;
constexpr VlWide<3>/*95:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__0__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__INSTANCE_NAME;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__0__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__0__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__BUF_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__0__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__BW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__1__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__1__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__DEPTH;
constexpr VlWide<3>/*95:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__1__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__INSTANCE_NAME;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__1__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__1__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__BUF_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__1__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__BW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__2__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__2__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__DEPTH;
constexpr VlWide<3>/*95:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__2__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__INSTANCE_NAME;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__2__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__2__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__BUF_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__2__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__BW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__3__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__3__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__DEPTH;
constexpr VlWide<3>/*95:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__3__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__INSTANCE_NAME;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__3__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__3__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__BUF_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__3__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__BW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__4__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__4__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__DEPTH;
constexpr VlWide<3>/*95:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__4__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__INSTANCE_NAME;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__4__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__4__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__BUF_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__4__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__BW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__5__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__5__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__DEPTH;
constexpr VlWide<3>/*95:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__5__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__INSTANCE_NAME;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__5__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__5__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__BUF_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__5__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__BW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__6__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__6__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__DEPTH;
constexpr VlWide<3>/*95:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__6__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__INSTANCE_NAME;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__6__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__6__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__BUF_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__6__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__BW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__7__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__7__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__DEPTH;
constexpr VlWide<3>/*95:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__7__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__INSTANCE_NAME;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__7__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__7__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__BUF_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__7__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__BW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__8__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__8__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__DEPTH;
constexpr VlWide<3>/*95:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__8__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__INSTANCE_NAME;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__8__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__8__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__BUF_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_input_skid__BRA__8__KET____DOT__gen_input_skid_enabled__DOT__u_input_skid__DOT__BW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_output_skid_enabled__DOT__u_output_skid__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_output_skid_enabled__DOT__u_output_skid__DOT__DEPTH;
constexpr VlWide<3>/*87:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_output_skid_enabled__DOT__u_output_skid__DOT__INSTANCE_NAME;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_output_skid_enabled__DOT__u_output_skid__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_output_skid_enabled__DOT__u_output_skid__DOT__BUF_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_monbus_aggregator__DOT__gen_output_skid_enabled__DOT__u_output_skid__DOT__BW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__CHANNEL_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__NUM_CHANNELS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__CHAN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__AXI_ID_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__CHANNEL_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__NUM_CHANNELS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__CHAN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__AXI_ID_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__FIFO_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__DESC_ADDR_FIFO_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__TIMEOUT_CYCLES;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__DEPTH;
constexpr VlWide<4>/*103:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__INSTANCE_NAME;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__BUF_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__BW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__MEM_STYLE;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AFULL;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AEMPTY;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AFT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AET;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__MEM_STYLE;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AFULL;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AEMPTY;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AFT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AET;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__CHANNEL_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__NUM_CHANNELS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__CHAN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_SRC_ADDR_LO;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_SRC_ADDR_HI;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_DST_ADDR_LO;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_DST_ADDR_HI;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_LENGTH_LO;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_LENGTH_HI;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_NEXT_PTR_LO;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_NEXT_PTR_HI;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_VALID_BIT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_GEN_IRQ;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_LAST;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__CHANNEL_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__NUM_CHANNELS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__CHAN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__AXI_ID_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__CHANNEL_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__NUM_CHANNELS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__CHAN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__AXI_ID_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__FIFO_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__DESC_ADDR_FIFO_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__TIMEOUT_CYCLES;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__DEPTH;
constexpr VlWide<4>/*103:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__INSTANCE_NAME;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__BUF_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__BW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__MEM_STYLE;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AFULL;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AEMPTY;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AFT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AET;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__MEM_STYLE;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AFULL;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AEMPTY;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AFT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AET;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__CHANNEL_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__NUM_CHANNELS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__CHAN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_SRC_ADDR_LO;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_SRC_ADDR_HI;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_DST_ADDR_LO;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_DST_ADDR_HI;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_LENGTH_LO;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_LENGTH_HI;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_NEXT_PTR_LO;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_NEXT_PTR_HI;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_VALID_BIT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_GEN_IRQ;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_LAST;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__CHANNEL_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__NUM_CHANNELS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__CHAN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__AXI_ID_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__CHANNEL_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__NUM_CHANNELS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__CHAN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__AXI_ID_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__FIFO_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__DESC_ADDR_FIFO_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__TIMEOUT_CYCLES;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__DEPTH;
constexpr VlWide<4>/*103:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__INSTANCE_NAME;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__BUF_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__BW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__MEM_STYLE;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AFULL;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AEMPTY;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AFT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AET;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__MEM_STYLE;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AFULL;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AEMPTY;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AFT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AET;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__CHANNEL_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__NUM_CHANNELS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__CHAN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_SRC_ADDR_LO;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_SRC_ADDR_HI;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_DST_ADDR_LO;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_DST_ADDR_HI;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_LENGTH_LO;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_LENGTH_HI;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_NEXT_PTR_LO;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_NEXT_PTR_HI;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_VALID_BIT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_GEN_IRQ;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_LAST;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__CHANNEL_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__NUM_CHANNELS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__CHAN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__AXI_ID_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__CHANNEL_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__NUM_CHANNELS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__CHAN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__AXI_ID_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__FIFO_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__DESC_ADDR_FIFO_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__TIMEOUT_CYCLES;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__DEPTH;
constexpr VlWide<4>/*103:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__INSTANCE_NAME;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__BUF_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__BW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__MEM_STYLE;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AFULL;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AEMPTY;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AFT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AET;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__MEM_STYLE;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AFULL;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AEMPTY;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AFT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AET;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__CHANNEL_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__NUM_CHANNELS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__CHAN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_SRC_ADDR_LO;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_SRC_ADDR_HI;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_DST_ADDR_LO;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_DST_ADDR_HI;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_LENGTH_LO;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_LENGTH_HI;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_NEXT_PTR_LO;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_NEXT_PTR_HI;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_VALID_BIT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_GEN_IRQ;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_LAST;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__CHANNEL_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__NUM_CHANNELS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__CHAN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__AXI_ID_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__CHANNEL_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__NUM_CHANNELS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__CHAN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__AXI_ID_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__FIFO_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__DESC_ADDR_FIFO_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__TIMEOUT_CYCLES;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__DEPTH;
constexpr VlWide<4>/*103:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__INSTANCE_NAME;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__BUF_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__BW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__MEM_STYLE;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AFULL;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AEMPTY;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AFT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AET;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__MEM_STYLE;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AFULL;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AEMPTY;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AFT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AET;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__CHANNEL_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__NUM_CHANNELS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__CHAN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_SRC_ADDR_LO;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_SRC_ADDR_HI;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_DST_ADDR_LO;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_DST_ADDR_HI;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_LENGTH_LO;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_LENGTH_HI;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_NEXT_PTR_LO;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_NEXT_PTR_HI;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_VALID_BIT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_GEN_IRQ;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_LAST;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__CHANNEL_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__NUM_CHANNELS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__CHAN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__AXI_ID_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__CHANNEL_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__NUM_CHANNELS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__CHAN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__AXI_ID_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__FIFO_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__DESC_ADDR_FIFO_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__TIMEOUT_CYCLES;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__DEPTH;
constexpr VlWide<4>/*103:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__INSTANCE_NAME;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__BUF_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__BW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__MEM_STYLE;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AFULL;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AEMPTY;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AFT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AET;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__MEM_STYLE;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AFULL;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AEMPTY;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AFT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AET;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__CHANNEL_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__NUM_CHANNELS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__CHAN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_SRC_ADDR_LO;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_SRC_ADDR_HI;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_DST_ADDR_LO;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_DST_ADDR_HI;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_LENGTH_LO;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_LENGTH_HI;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_NEXT_PTR_LO;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_NEXT_PTR_HI;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_VALID_BIT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_GEN_IRQ;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_LAST;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__CHANNEL_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__NUM_CHANNELS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__CHAN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__AXI_ID_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__CHANNEL_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__NUM_CHANNELS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__CHAN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__AXI_ID_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__FIFO_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__DESC_ADDR_FIFO_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__TIMEOUT_CYCLES;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__DEPTH;
constexpr VlWide<4>/*103:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__INSTANCE_NAME;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__BUF_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__BW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__MEM_STYLE;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AFULL;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AEMPTY;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AFT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AET;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__MEM_STYLE;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AFULL;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AEMPTY;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AFT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AET;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__CHANNEL_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__NUM_CHANNELS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__CHAN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_SRC_ADDR_LO;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_SRC_ADDR_HI;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_DST_ADDR_LO;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_DST_ADDR_HI;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_LENGTH_LO;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_LENGTH_HI;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_NEXT_PTR_LO;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_NEXT_PTR_HI;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_VALID_BIT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_GEN_IRQ;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_LAST;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__CHANNEL_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__NUM_CHANNELS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__CHAN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__AXI_ID_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__CHANNEL_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__NUM_CHANNELS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__CHAN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__AXI_ID_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__FIFO_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__DESC_ADDR_FIFO_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__TIMEOUT_CYCLES;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__DEPTH;
constexpr VlWide<4>/*103:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__INSTANCE_NAME;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__BUF_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_apb_skid_buffer__DOT__BW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__MEM_STYLE;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__write_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__read_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AFULL;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AEMPTY;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AFT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__fifo_control_inst__DOT__AET;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__MEM_STYLE;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__write_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__read_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AFULL;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AEMPTY;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AFT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__fifo_control_inst__DOT__AET;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__CHANNEL_ID;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__NUM_CHANNELS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__CHAN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_SRC_ADDR_LO;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_SRC_ADDR_HI;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_DST_ADDR_LO;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_DST_ADDR_HI;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_LENGTH_LO;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_LENGTH_HI;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_NEXT_PTR_LO;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_NEXT_PTR_HI;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_VALID_BIT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_GEN_IRQ;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_scheduler__DOT__DESC_LAST;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__NUM_CHANNELS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__ID_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__SEG_COUNT_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__PIPELINE;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__AR_MAX_OUTSTANDING;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__STROBE_EVERY_BEAT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__NC;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__IW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__SCW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__CIW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__CW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__BYTES_PER_BEAT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__AXSIZE;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__MOW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__CLIENTS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__WAIT_GNT_ACK;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__N;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__u_priority_encoder__DOT__CLIENTS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_read_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__u_priority_encoder__DOT__N;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__NUM_CHANNELS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__ID_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__USER_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__SEG_COUNT_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__PIPELINE;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__AW_MAX_OUTSTANDING;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__W_PHASE_FIFO_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__B_PHASE_FIFO_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__NC;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__IW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__UW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__SCW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__CIW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__BYTES_PER_BEAT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__AXSIZE;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__MOW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__MEM_STYLE;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__write_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__write_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__read_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__read_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__AFULL;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__AEMPTY;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__AFT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__fifo_control_inst__DOT__AET;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__CLIENTS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__WAIT_GNT_ACK;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__N;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__u_priority_encoder__DOT__CLIENTS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_multi_channel__DOT__u_arbiter__DOT__u_priority_encoder__DOT__N;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__MEM_STYLE;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AFULL;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AEMPTY;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AFT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AET;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__MEM_STYLE;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AFULL;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AEMPTY;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AFT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AET;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__MEM_STYLE;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AFULL;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AEMPTY;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AFT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AET;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__MEM_STYLE;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AFULL;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AEMPTY;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AFT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AET;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__MEM_STYLE;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AFULL;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AEMPTY;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AFT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AET;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__MEM_STYLE;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AFULL;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AEMPTY;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AFT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AET;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__MEM_STYLE;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AFULL;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AEMPTY;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AFT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AET;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__MEM_STYLE;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__write_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__read_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AFULL;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AEMPTY;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AFT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__fifo_control_inst__DOT__AET;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__NUM_CHANNELS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__SRAM_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__SEG_COUNT_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__NC;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__SD;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__SCW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_sram_controller__DOT__CIW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__NUM_CHANNELS;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__CHANNEL_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__TIMESTAMP_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__FIFO_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__FIFO_ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__MEM_STYLE;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__write_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__write_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__read_pointer_inst__DOT__WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__read_pointer_inst__DOT__MAX;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__ALMOST_WR_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__ALMOST_RD_MARGIN;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__REGISTERED;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__D;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__AFULL;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__AEMPTY;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__AFT;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__fifo_control_inst__DOT__AET;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__SKID_DEPTH_AR;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__SKID_DEPTH_R;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__AXI_ID_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__AXI_ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__AXI_DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__AXI_USER_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__AXI_WSTRB_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__IW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__SW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__UW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__ARSize;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__RSize;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__ar_channel__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__ar_channel__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__ar_channel__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__ar_channel__DOT__BUF_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__ar_channel__DOT__BW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__BUF_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__BW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__SKID_DEPTH_AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__SKID_DEPTH_W;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__SKID_DEPTH_B;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__AXI_ID_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__AXI_ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__AXI_DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__AXI_USER_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__AXI_WSTRB_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__AW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__IW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__SW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__UW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__AWSize;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__WSize;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__BSize;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__aw_channel__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__aw_channel__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__aw_channel__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__aw_channel__DOT__BUF_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__aw_channel__DOT__BW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__BUF_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__BW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__b_channel__DOT__DATA_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__b_channel__DOT__DEPTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__b_channel__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__b_channel__DOT__BUF_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__b_channel__DOT__BW;
constexpr QData/*63:0*/ Vtop___024root::stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__cmd_skid_buffer_inst__DOT__INSTANCE_NAME;
constexpr QData/*63:0*/ Vtop___024root::stream_top_ch8__DOT__g_apb_passthrough__DOT__u_apb_slave__DOT__resp_skid_buffer_inst__DOT__INSTANCE_NAME;
constexpr QData/*55:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__INSTANCE_NAME;
constexpr QData/*47:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__INSTANCE_NAME;
constexpr QData/*55:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__ar_channel__DOT__INSTANCE_NAME;
constexpr QData/*47:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_rd_axi_skid__DOT__r_channel__DOT__INSTANCE_NAME;
constexpr QData/*55:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__aw_channel__DOT__INSTANCE_NAME;
constexpr QData/*47:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__w_channel__DOT__INSTANCE_NAME;
constexpr QData/*47:0*/ Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_wr_axi_skid__DOT__b_channel__DOT__INSTANCE_NAME;
const std::string Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__u_desc_axi_monitor__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__INSTANCE_NAME = "INTR_FIFO";
const std::string Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__INSTANCE_NAME = "DESC_ADDR_FIFO";
const std::string Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__0__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__INSTANCE_NAME = "DESC_FIFO";
const std::string Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__INSTANCE_NAME = "DESC_ADDR_FIFO";
const std::string Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__1__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__INSTANCE_NAME = "DESC_FIFO";
const std::string Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__INSTANCE_NAME = "DESC_ADDR_FIFO";
const std::string Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__2__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__INSTANCE_NAME = "DESC_FIFO";
const std::string Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__INSTANCE_NAME = "DESC_ADDR_FIFO";
const std::string Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__3__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__INSTANCE_NAME = "DESC_FIFO";
const std::string Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__INSTANCE_NAME = "DESC_ADDR_FIFO";
const std::string Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__4__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__INSTANCE_NAME = "DESC_FIFO";
const std::string Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__INSTANCE_NAME = "DESC_ADDR_FIFO";
const std::string Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__5__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__INSTANCE_NAME = "DESC_FIFO";
const std::string Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__INSTANCE_NAME = "DESC_ADDR_FIFO";
const std::string Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__6__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__INSTANCE_NAME = "DESC_FIFO";
const std::string Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_desc_addr_fifo__DOT__INSTANCE_NAME = "DESC_ADDR_FIFO";
const std::string Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_scheduler_group_array__DOT__gen_scheduler_groups__BRA__7__KET____DOT__u_scheduler_group__DOT__u_descriptor_engine__DOT__i_descriptor_fifo__DOT__INSTANCE_NAME = "DESC_FIFO";
const std::string Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__u_w_phase_txn_fifo__DOT__INSTANCE_NAME = "DEADF1F0";
const std::string Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__0__KET____DOT__u_b_phase_txn_fifo__DOT__INSTANCE_NAME = "DEADF1F0";
const std::string Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__1__KET____DOT__u_b_phase_txn_fifo__DOT__INSTANCE_NAME = "DEADF1F0";
const std::string Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__2__KET____DOT__u_b_phase_txn_fifo__DOT__INSTANCE_NAME = "DEADF1F0";
const std::string Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__3__KET____DOT__u_b_phase_txn_fifo__DOT__INSTANCE_NAME = "DEADF1F0";
const std::string Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__4__KET____DOT__u_b_phase_txn_fifo__DOT__INSTANCE_NAME = "DEADF1F0";
const std::string Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__5__KET____DOT__u_b_phase_txn_fifo__DOT__INSTANCE_NAME = "DEADF1F0";
const std::string Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__6__KET____DOT__u_b_phase_txn_fifo__DOT__INSTANCE_NAME = "DEADF1F0";
const std::string Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_axi_write_engine__DOT__gen_b_phase_txn_fifos__BRA__7__KET____DOT__u_b_phase_txn_fifo__DOT__INSTANCE_NAME = "DEADF1F0";
const std::string Vtop___024root::stream_top_ch8__DOT__g_stream_core__DOT__u_stream_core__DOT__u_perf_profiler__DOT__u_perf_fifo__DOT__INSTANCE_NAME = "DEADF1F0";


void Vtop___024root___ctor_var_reset(Vtop___024root* vlSelf);

Vtop___024root::Vtop___024root(Vtop__Syms* symsp, const char* v__name)
    : VerilatedModule{v__name}
    , vlSymsp{symsp}
 {
    // Reset structure values
    Vtop___024root___ctor_var_reset(this);
}

void Vtop___024root::__Vconfigure(bool first) {
    (void)first;  // Prevent unused variable warning
}

Vtop___024root::~Vtop___024root() {
}
