// Seed: 1542385374
module module_0;
  id_1(
      .id_0(1), .id_1(), .id_2(id_2), .id_3(~id_2), .id_4(1), .id_5(id_2), .id_6(1)
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri   id_0,
    input uwire id_1,
    input tri0  id_2
);
  assign id_4 = id_0 ? id_1 : 1;
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wor id_11 = 1;
  module_0 modCall_1 ();
  wire id_12;
endmodule
