INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/13_dec2bcd/13_dec2bcd.sim/sim_1/synth/func/xsim/dec2bcd_sim_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dec2bcd'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/13_dec2bcd/13_dec2bcd.srcs/sim_1/new/dec2bcd_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dec2bcd_sim'
