//
//Written by GowinSynthesis
//Product Version "GowinSynthesis V1.9.2.01Beta"
//Mon Nov 01 22:06:16 2021

//Source file index table:
//file0 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v"
//file1 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v"
//file2 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_part.v"
//file3 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v"
//file4 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_core.v"
//file5 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_noise_generator.v"
//file6 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_ram.v"
//file7 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v"
//file8 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_timer.v"
//file9 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_tone_generator.v"
//file10 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_virtual_rom_controller.v"
//file11 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v"
//file12 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v"
//file13 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_noise_generator_4ch.v"
//file14 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_selector.v"
//file15 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_tone_generator_5ch.v"
`timescale 100 ps/100 ps
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator  (o_27,o_25,o_23,o_21,o_19,o_17,o_15,n3_3,\ff_active[2] ,ch_e0_key_on,o_29,n3_3_14,\ff_counter_e[13] ,n3_53,\ff_counter_e[12] ,n3_55,\ff_counter_e[7] ,n3_65,n3_77,\ff_active[0] ,\ff_active[1] ,\ff_counter_e[1] ,\ff_counter_e[2] ,n3_75,\ff_counter_e[3] ,n3_73,\ff_counter_e[4] ,n3_71,\ff_counter_e[5] ,n3_69,\ff_counter_e[19] ,n3_41,\ff_counter_e[17] ,n3_45,\ff_counter_e[18] ,n3_43,\ff_counter_e[15] ,n3_49,\ff_counter_e[16] ,n3_47,\ff_counter_e[14] ,n3_51,\reg_ar_e0[6] ,\ff_counter_e[9] ,n3_61,\ff_counter_e[10] ,n3_59,\ff_counter_e[11] ,n3_57,o_609,\reg_ar_b0[5] ,\reg_ar_b0[4] ,\ff_counter_e[8] ,n3_63,\ff_counter_e[6] ,n3_67,ch_e0_key_off,n3_9,\ff_state_e[1] ,o,n3_7,\ff_state_e[2] ,n3_3_15,ch_e0_key_release,n3_79,\ff_counter_e[0] ,n3_17_16,\reg_rr_e0[7] ,n3_19_17,\reg_rr_e0[6] ,n3_21_18,\reg_rr_e0[5] ,n3_23_19,\reg_rr_e0[4] ,n3_25_20,\reg_sr_e0[3] ,n3_25_21,\reg_dr_e0[3] ,n3_27_22,\reg_rr_e0[2] ,o_603,\reg_ar_c0[7] ,\reg_ar_a0[7] ,o_611,\reg_ar_e0[7] ,\reg_ar_b0[7] ,\reg_ar_a0[5] ,\reg_ar_e0[5] ,\reg_ar_a0[4] ,\reg_ar_e0[4] ,n3_31,\reg_rr_e0[0] ,\reg_ar_c0[3] ,\reg_ar_b0[3] ,\reg_ar_a0[3] ,\reg_ar_e0[3] ,\reg_ar_b0[1] ,n3,n3_17,n3_19,n3_21,n3_23,n3_25,\ff_level_e[0] ,\ff_level_e[1] ,\ff_level_e[2] ,\ff_level_e[3] ,\ff_level_e[4] ,\ff_level_e[5] ,\ff_state_e[0] ,n3_11,n3_19_23,\reg_sl_e0[2] ,n3_23_24,\reg_sl_e0[0] ,n3_29,\reg_rr_e0[1] ,\reg_ar_c0[2] ,\reg_ar_b0[2] ,\reg_ar_a0[2] ,\reg_ar_e0[2] ,\reg_ar_e0[0] ,\reg_ar_b0[0] ,\reg_ar_c0[0] ,\reg_ar_a0[0] ,\reg_ar_a0[1] ,\reg_ar_e0[1] ,\ff_level_e[6] ,n3_13,n3_15_25,\reg_sl_e0[5] ,\reg_sl_e0[4] ,n3_17_26,n3_27,n3_21_27,\reg_sl_e0[3] ,\reg_sl_e0[1] ,n3_17_28,\reg_dr_e0[7] ,n3_17_29,\reg_sr_e0[7] ,n3_19_30,\reg_dr_e0[6] ,n3_19_31,\reg_sr_e0[6] ,n3_21_32,\reg_sr_e0[5] ,n3_21_33,\reg_dr_e0[5] ,n3_23_34,\reg_sr_e0[4] ,n3_23_35,\reg_dr_e0[4] ,n3_25_36,\reg_rr_e0[3] ,n3_27_37,\reg_dr_e0[2] ,n3_27_38,\reg_sr_e0[2] ,n3_31_39,\reg_dr_e0[0] ,n3_31_40,\reg_sr_e0[0] ,n3_29_41,\reg_dr_e0[1] ,n3_29_42,\reg_sr_e0[1] ,\reg_ar_b0[6] ,\reg_ar_a0[6] ,\reg_ar_c0[6] ,\reg_ar_c0[1] ,\reg_ar_c0[4] ,\reg_ar_c0[5] ,\counter_out[19] ,\counter_out[18] ,\counter_out[17] ,\counter_out[16] ,\counter_out[15] ,\counter_out[14] ,\counter_out[13] ,\counter_out[12] ,\counter_out[9] ,\counter_out[8] ,\counter_out[7] ,\counter_out[6] ,\level_out[0] ,\level_out[1] ,\level_out[2] ,\level_out[3] ,\level_out[4] ,\level_out[5] ,\level_out[6] ,\w_state_out[1] ,\counter_out[1] ,\counter_out[4] ,\w_state_out[0]_5 ,\counter_out[5] ,\counter_out[3] ,\counter_out[2] ,\counter_out[0] ,\counter_out[10] ,\counter_out[11] ,\w_state_out[2] );
input o_27;
input o_25;
input o_23;
input o_21;
input o_19;
input o_17;
input o_15;
input n3_3;
input \ff_active[2] ;
input ch_e0_key_on;
input o_29;
input n3_3_14;
input \ff_counter_e[13] ;
input n3_53;
input \ff_counter_e[12] ;
input n3_55;
input \ff_counter_e[7] ;
input n3_65;
input n3_77;
input \ff_active[0] ;
input \ff_active[1] ;
input \ff_counter_e[1] ;
input \ff_counter_e[2] ;
input n3_75;
input \ff_counter_e[3] ;
input n3_73;
input \ff_counter_e[4] ;
input n3_71;
input \ff_counter_e[5] ;
input n3_69;
input \ff_counter_e[19] ;
input n3_41;
input \ff_counter_e[17] ;
input n3_45;
input \ff_counter_e[18] ;
input n3_43;
input \ff_counter_e[15] ;
input n3_49;
input \ff_counter_e[16] ;
input n3_47;
input \ff_counter_e[14] ;
input n3_51;
input \reg_ar_e0[6] ;
input \ff_counter_e[9] ;
input n3_61;
input \ff_counter_e[10] ;
input n3_59;
input \ff_counter_e[11] ;
input n3_57;
input o_609;
input \reg_ar_b0[5] ;
input \reg_ar_b0[4] ;
input \ff_counter_e[8] ;
input n3_63;
input \ff_counter_e[6] ;
input n3_67;
input ch_e0_key_off;
input n3_9;
input \ff_state_e[1] ;
input o;
input n3_7;
input \ff_state_e[2] ;
input n3_3_15;
input ch_e0_key_release;
input n3_79;
input \ff_counter_e[0] ;
input n3_17_16;
input \reg_rr_e0[7] ;
input n3_19_17;
input \reg_rr_e0[6] ;
input n3_21_18;
input \reg_rr_e0[5] ;
input n3_23_19;
input \reg_rr_e0[4] ;
input n3_25_20;
input \reg_sr_e0[3] ;
input n3_25_21;
input \reg_dr_e0[3] ;
input n3_27_22;
input \reg_rr_e0[2] ;
input o_603;
input \reg_ar_c0[7] ;
input \reg_ar_a0[7] ;
input o_611;
input \reg_ar_e0[7] ;
input \reg_ar_b0[7] ;
input \reg_ar_a0[5] ;
input \reg_ar_e0[5] ;
input \reg_ar_a0[4] ;
input \reg_ar_e0[4] ;
input n3_31;
input \reg_rr_e0[0] ;
input \reg_ar_c0[3] ;
input \reg_ar_b0[3] ;
input \reg_ar_a0[3] ;
input \reg_ar_e0[3] ;
input \reg_ar_b0[1] ;
input n3;
input n3_17;
input n3_19;
input n3_21;
input n3_23;
input n3_25;
input \ff_level_e[0] ;
input \ff_level_e[1] ;
input \ff_level_e[2] ;
input \ff_level_e[3] ;
input \ff_level_e[4] ;
input \ff_level_e[5] ;
input \ff_state_e[0] ;
input n3_11;
input n3_19_23;
input \reg_sl_e0[2] ;
input n3_23_24;
input \reg_sl_e0[0] ;
input n3_29;
input \reg_rr_e0[1] ;
input \reg_ar_c0[2] ;
input \reg_ar_b0[2] ;
input \reg_ar_a0[2] ;
input \reg_ar_e0[2] ;
input \reg_ar_e0[0] ;
input \reg_ar_b0[0] ;
input \reg_ar_c0[0] ;
input \reg_ar_a0[0] ;
input \reg_ar_a0[1] ;
input \reg_ar_e0[1] ;
input \ff_level_e[6] ;
input n3_13;
input n3_15_25;
input \reg_sl_e0[5] ;
input \reg_sl_e0[4] ;
input n3_17_26;
input n3_27;
input n3_21_27;
input \reg_sl_e0[3] ;
input \reg_sl_e0[1] ;
input n3_17_28;
input \reg_dr_e0[7] ;
input n3_17_29;
input \reg_sr_e0[7] ;
input n3_19_30;
input \reg_dr_e0[6] ;
input n3_19_31;
input \reg_sr_e0[6] ;
input n3_21_32;
input \reg_sr_e0[5] ;
input n3_21_33;
input \reg_dr_e0[5] ;
input n3_23_34;
input \reg_sr_e0[4] ;
input n3_23_35;
input \reg_dr_e0[4] ;
input n3_25_36;
input \reg_rr_e0[3] ;
input n3_27_37;
input \reg_dr_e0[2] ;
input n3_27_38;
input \reg_sr_e0[2] ;
input n3_31_39;
input \reg_dr_e0[0] ;
input n3_31_40;
input \reg_sr_e0[0] ;
input n3_29_41;
input \reg_dr_e0[1] ;
input n3_29_42;
input \reg_sr_e0[1] ;
input \reg_ar_b0[6] ;
input \reg_ar_a0[6] ;
input \reg_ar_c0[6] ;
input \reg_ar_c0[1] ;
input \reg_ar_c0[4] ;
input \reg_ar_c0[5] ;
output \counter_out[19] ;
output \counter_out[18] ;
output \counter_out[17] ;
output \counter_out[16] ;
output \counter_out[15] ;
output \counter_out[14] ;
output \counter_out[13] ;
output \counter_out[12] ;
output \counter_out[9] ;
output \counter_out[8] ;
output \counter_out[7] ;
output \counter_out[6] ;
output \level_out[0] ;
output \level_out[1] ;
output \level_out[2] ;
output \level_out[3] ;
output \level_out[4] ;
output \level_out[5] ;
output \level_out[6] ;
output \w_state_out[1] ;
output \counter_out[1] ;
output \counter_out[4] ;
output \w_state_out[0]_5 ;
output \counter_out[5] ;
output \counter_out[3] ;
output \counter_out[2] ;
output \counter_out[0] ;
output \counter_out[10] ;
output \counter_out[11] ;
output \w_state_out[2] ;
wire \w_level_next[0] ;
wire \w_level_next[0]_1_COUT ;
wire \w_level_next[1] ;
wire \w_level_next[1]_1_COUT ;
wire \w_level_next[2] ;
wire \w_level_next[2]_1_COUT ;
wire \w_level_next[3] ;
wire \w_level_next[3]_1_COUT ;
wire \w_level_next[4] ;
wire \w_level_next[4]_1_COUT ;
wire \w_level_next[5] ;
wire \w_level_next[5]_1_COUT ;
wire \w_level_next[6] ;
wire \w_level_next[6]_1_COUT ;
wire n37;
wire \counter_out[19] ;
wire \counter_out[18] ;
wire \counter_out[17] ;
wire \counter_out[16] ;
wire \counter_out[15] ;
wire \counter_out[14] ;
wire \counter_out[13] ;
wire \counter_out[12] ;
wire \counter_out[9] ;
wire \counter_out[8] ;
wire \counter_out[7] ;
wire \counter_out[6] ;
wire \level_out[0] ;
wire \level_out[1] ;
wire \level_out[2] ;
wire \level_out[3] ;
wire \level_out[4] ;
wire \level_out[5] ;
wire \level_out[6] ;
wire \w_add_value_ext[1] ;
wire \w_state_out[1] ;
wire \counter_out[1] ;
wire \counter_out[4] ;
wire \w_state_out[0]_5 ;
wire n37_5;
wire n37_7;
wire \counter_out[19]_5 ;
wire \counter_out[19]_7 ;
wire \counter_out[19]_11 ;
wire \counter_out[18]_5 ;
wire \counter_out[18]_7 ;
wire \counter_out[17]_5 ;
wire \counter_out[17]_7 ;
wire \counter_out[16]_5 ;
wire \counter_out[16]_7 ;
wire \counter_out[15]_5 ;
wire \counter_out[15]_7 ;
wire \counter_out[14]_5 ;
wire \counter_out[14]_7 ;
wire \counter_out[13]_5 ;
wire \counter_out[13]_7 ;
wire \counter_out[13]_9 ;
wire \counter_out[13]_11 ;
wire \counter_out[12]_5 ;
wire \counter_out[12]_7 ;
wire \counter_out[12]_9 ;
wire \counter_out[11]_5 ;
wire \counter_out[11]_7 ;
wire \counter_out[10]_7 ;
wire \counter_out[8]_5 ;
wire \counter_out[7]_9 ;
wire \counter_out[6]_5 ;
wire \level_out[0]_7 ;
wire \level_out[6]_9 ;
wire \w_state_out[1]_7 ;
wire \w_state_out[1]_9 ;
wire \w_state_out[2]_7 ;
wire \w_state_out[2]_9 ;
wire \counter_out[1]_7 ;
wire \counter_out[1]_9 ;
wire \counter_out[2]_7 ;
wire \counter_out[2]_9 ;
wire \counter_out[3]_7 ;
wire \counter_out[3]_9 ;
wire \counter_out[4]_7 ;
wire \counter_out[5]_7 ;
wire \counter_out[5]_9 ;
wire \w_state_out[0]_7 ;
wire \w_state_out[0]_9 ;
wire n37_9;
wire \counter_out[19]_17 ;
wire \counter_out[19]_19 ;
wire \counter_out[19]_21 ;
wire \counter_out[19]_25 ;
wire \counter_out[19]_27 ;
wire \counter_out[18]_13 ;
wire \counter_out[18]_15 ;
wire \counter_out[18]_17 ;
wire \counter_out[18]_19 ;
wire \counter_out[17]_11 ;
wire \counter_out[16]_11 ;
wire \counter_out[16]_15 ;
wire \counter_out[16]_17 ;
wire \counter_out[16]_19 ;
wire \counter_out[15]_9 ;
wire \counter_out[15]_11 ;
wire \counter_out[15]_13 ;
wire \counter_out[15]_17 ;
wire \counter_out[14]_13 ;
wire \counter_out[14]_15 ;
wire \counter_out[13]_13 ;
wire \counter_out[13]_15 ;
wire \counter_out[13]_17 ;
wire \counter_out[12]_11 ;
wire \counter_out[12]_13 ;
wire \counter_out[12]_15 ;
wire \counter_out[12]_17 ;
wire \counter_out[12]_19 ;
wire \counter_out[11]_9 ;
wire \counter_out[10]_9 ;
wire \counter_out[8]_7 ;
wire \counter_out[7]_11 ;
wire \counter_out[6]_13 ;
wire \counter_out[6]_15 ;
wire \level_out[0]_13 ;
wire \level_out[0]_15 ;
wire \level_out[6]_11 ;
wire \level_out[6]_13 ;
wire \level_out[6]_15 ;
wire \w_state_out[1]_11 ;
wire \w_state_out[1]_13 ;
wire \w_state_out[1]_17 ;
wire \w_state_out[1]_19 ;
wire \w_state_out[2]_11 ;
wire \w_state_out[2]_13 ;
wire \w_state_out[2]_15 ;
wire \counter_out[0]_9 ;
wire \counter_out[0]_11 ;
wire \w_state_out[0]_11 ;
wire \w_state_out[0]_13 ;
wire \w_state_out[0]_15 ;
wire \w_state_out[0]_17 ;
wire n37_15;
wire n37_17;
wire \counter_out[19]_29 ;
wire \counter_out[19]_35 ;
wire \counter_out[19]_37 ;
wire \counter_out[18]_25 ;
wire \counter_out[17]_17 ;
wire \counter_out[16]_23 ;
wire \counter_out[15]_19 ;
wire \counter_out[15]_21 ;
wire \counter_out[14]_21 ;
wire \counter_out[14]_23 ;
wire \counter_out[13]_19 ;
wire \counter_out[13]_21 ;
wire \counter_out[11]_11 ;
wire \counter_out[10]_11 ;
wire \counter_out[6]_21 ;
wire \counter_out[6]_23 ;
wire \level_out[6]_17 ;
wire \level_out[6]_19 ;
wire \level_out[6]_21 ;
wire \level_out[6]_23 ;
wire \level_out[6]_25 ;
wire \w_state_out[1]_21 ;
wire \w_state_out[1]_23 ;
wire \w_state_out[1]_25 ;
wire \w_state_out[1]_27 ;
wire \w_state_out[1]_29 ;
wire \w_state_out[1]_31 ;
wire \w_state_out[2]_17 ;
wire \w_state_out[2]_19 ;
wire \w_state_out[0]_21 ;
wire \w_state_out[0]_23 ;
wire \w_state_out[0]_25 ;
wire \w_state_out[0]_27 ;
wire \w_state_out[0]_29 ;
wire n37_23;
wire \counter_out[14]_25 ;
wire \counter_out[14]_27 ;
wire \counter_out[6]_25 ;
wire \counter_out[6]_27 ;
wire \level_out[6]_27 ;
wire \w_state_out[0]_31 ;
wire \w_state_out[0]_33 ;
wire \w_state_out[0]_35 ;
wire \w_state_out[0]_37 ;
wire \w_state_out[0]_39 ;
wire \w_state_out[0]_41 ;
wire \counter_out[19]_41 ;
wire \counter_out[19]_43 ;
wire \counter_out[19]_45 ;
wire \counter_out[19]_47 ;
wire \counter_out[19]_49 ;
wire \counter_out[19]_51 ;
wire \counter_out[18]_27 ;
wire \counter_out[18]_29 ;
wire \counter_out[18]_31 ;
wire \counter_out[18]_33 ;
wire \counter_out[18]_35 ;
wire \counter_out[18]_37 ;
wire \counter_out[17]_21 ;
wire \counter_out[17]_23 ;
wire \counter_out[17]_25 ;
wire \counter_out[17]_27 ;
wire \counter_out[17]_29 ;
wire \counter_out[17]_31 ;
wire \counter_out[16]_27 ;
wire \counter_out[16]_29 ;
wire \counter_out[16]_31 ;
wire \counter_out[16]_33 ;
wire \counter_out[16]_35 ;
wire \counter_out[16]_37 ;
wire \counter_out[15]_25 ;
wire \counter_out[15]_27 ;
wire \counter_out[15]_29 ;
wire \counter_out[14]_29 ;
wire \counter_out[14]_31 ;
wire \counter_out[14]_33 ;
wire \counter_out[14]_35 ;
wire \counter_out[14]_37 ;
wire \counter_out[14]_39 ;
wire \counter_out[6]_29 ;
wire \counter_out[6]_31 ;
wire \counter_out[6]_33 ;
wire \counter_out[6]_35 ;
wire \counter_out[6]_37 ;
wire \counter_out[6]_39 ;
wire n37_25;
wire n37_27;
wire n37_29;
wire n37_31;
wire n37_33;
wire n37_35;
wire \counter_out[12]_25 ;
wire \counter_out[12]_27 ;
wire \counter_out[12]_29 ;
wire \level_out[6]_31 ;
wire \level_out[6]_33 ;
wire \counter_out[10]_15 ;
wire \counter_out[11]_15 ;
wire \counter_out[19]_53 ;
wire \counter_out[5] ;
wire \counter_out[3] ;
wire \counter_out[2] ;
wire \counter_out[0] ;
wire \counter_out[10] ;
wire \counter_out[11] ;
wire \counter_out[19]_55 ;
wire \w_state_out[2] ;
wire \level_out[0]_17 ;
wire \counter_out[9]_7 ;
wire \counter_out[10]_19 ;
wire \counter_out[6]_41 ;
wire \counter_out[7]_15 ;
wire \level_out[0]_19 ;
wire \counter_out[19]_57 ;
wire \counter_out[0]_15 ;
wire \w_state_out[0]_43 ;
wire \w_state_out[1]_33 ;
wire \counter_out[7]_17 ;
wire VCC;
wire GND;
ALU \w_level_next[0]_ins14403  (
.I0(o_27),
.I1(n37),
.I3(GND),
.CIN(GND),
.SUM(\w_level_next[0] ),
.COUT(\w_level_next[0]_1_COUT ) 
);
defparam \w_level_next[0]_ins14403 .ALU_MODE=0;
ALU \w_level_next[1]_ins14404  (
.I0(o_25),
.I1(\w_add_value_ext[1] ),
.I3(GND),
.CIN(\w_level_next[0]_1_COUT ),
.SUM(\w_level_next[1] ),
.COUT(\w_level_next[1]_1_COUT ) 
);
defparam \w_level_next[1]_ins14404 .ALU_MODE=0;
ALU \w_level_next[2]_ins14405  (
.I0(o_23),
.I1(\w_add_value_ext[1] ),
.I3(GND),
.CIN(\w_level_next[1]_1_COUT ),
.SUM(\w_level_next[2] ),
.COUT(\w_level_next[2]_1_COUT ) 
);
defparam \w_level_next[2]_ins14405 .ALU_MODE=0;
ALU \w_level_next[3]_ins14406  (
.I0(o_21),
.I1(\w_add_value_ext[1] ),
.I3(GND),
.CIN(\w_level_next[2]_1_COUT ),
.SUM(\w_level_next[3] ),
.COUT(\w_level_next[3]_1_COUT ) 
);
defparam \w_level_next[3]_ins14406 .ALU_MODE=0;
ALU \w_level_next[4]_ins14407  (
.I0(o_19),
.I1(\w_add_value_ext[1] ),
.I3(GND),
.CIN(\w_level_next[3]_1_COUT ),
.SUM(\w_level_next[4] ),
.COUT(\w_level_next[4]_1_COUT ) 
);
defparam \w_level_next[4]_ins14407 .ALU_MODE=0;
ALU \w_level_next[5]_ins14408  (
.I0(o_17),
.I1(\w_add_value_ext[1] ),
.I3(GND),
.CIN(\w_level_next[4]_1_COUT ),
.SUM(\w_level_next[5] ),
.COUT(\w_level_next[5]_1_COUT ) 
);
defparam \w_level_next[5]_ins14408 .ALU_MODE=0;
ALU \w_level_next[6]_ins14409  (
.I0(o_15),
.I1(\w_add_value_ext[1] ),
.I3(GND),
.CIN(\w_level_next[5]_1_COUT ),
.SUM(\w_level_next[6] ),
.COUT(\w_level_next[6]_1_COUT ) 
);
defparam \w_level_next[6]_ins14409 .ALU_MODE=0;
LUT2 n37_ins16200 (
.I0(n37_5),
.I1(n37_7),
.F(n37) 
);
defparam n37_ins16200.INIT=4'h7;
LUT4 \counter_out[19]_ins16201  (
.I0(\counter_out[19]_5 ),
.I1(\counter_out[19]_7 ),
.I2(\counter_out[19]_53 ),
.I3(\counter_out[19]_11 ),
.F(\counter_out[19] ) 
);
defparam \counter_out[19]_ins16201 .INIT=16'hFF01;
LUT4 \counter_out[18]_ins16202  (
.I0(\counter_out[18]_5 ),
.I1(\counter_out[19]_53 ),
.I2(\counter_out[18]_7 ),
.I3(\counter_out[19]_7 ),
.F(\counter_out[18] ) 
);
defparam \counter_out[18]_ins16202 .INIT=16'hF011;
LUT4 \counter_out[17]_ins16203  (
.I0(\counter_out[19]_53 ),
.I1(\counter_out[17]_5 ),
.I2(\counter_out[17]_7 ),
.I3(\counter_out[19]_7 ),
.F(\counter_out[17] ) 
);
defparam \counter_out[17]_ins16203 .INIT=16'hF011;
LUT4 \counter_out[16]_ins16204  (
.I0(\counter_out[19]_53 ),
.I1(\counter_out[16]_5 ),
.I2(\counter_out[16]_7 ),
.I3(\counter_out[19]_7 ),
.F(\counter_out[16] ) 
);
defparam \counter_out[16]_ins16204 .INIT=16'h0F11;
LUT4 \counter_out[15]_ins16205  (
.I0(\counter_out[15]_5 ),
.I1(\counter_out[19]_53 ),
.I2(\counter_out[15]_7 ),
.I3(\counter_out[19]_7 ),
.F(\counter_out[15] ) 
);
defparam \counter_out[15]_ins16205 .INIT=16'hF011;
LUT4 \counter_out[14]_ins16206  (
.I0(\counter_out[14]_5 ),
.I1(\counter_out[19]_53 ),
.I2(\counter_out[14]_7 ),
.I3(\counter_out[19]_7 ),
.F(\counter_out[14] ) 
);
defparam \counter_out[14]_ins16206 .INIT=16'hF011;
LUT4 \counter_out[13]_ins16207  (
.I0(\counter_out[13]_5 ),
.I1(\counter_out[13]_7 ),
.I2(\counter_out[13]_9 ),
.I3(\counter_out[13]_11 ),
.F(\counter_out[13] ) 
);
defparam \counter_out[13]_ins16207 .INIT=16'h00D7;
LUT4 \counter_out[12]_ins16208  (
.I0(\counter_out[12]_5 ),
.I1(\counter_out[12]_7 ),
.I2(\counter_out[12]_9 ),
.I3(\counter_out[19]_7 ),
.F(\counter_out[12] ) 
);
defparam \counter_out[12]_ins16208 .INIT=16'hC355;
LUT4 \counter_out[9]_ins16211  (
.I0(\counter_out[15]_5 ),
.I1(\counter_out[19]_53 ),
.I2(\counter_out[9]_7 ),
.I3(\counter_out[19]_7 ),
.F(\counter_out[9] ) 
);
defparam \counter_out[9]_ins16211 .INIT=16'h0F77;
LUT4 \counter_out[8]_ins16212  (
.I0(\counter_out[14]_5 ),
.I1(\counter_out[19]_53 ),
.I2(\counter_out[8]_5 ),
.I3(\counter_out[19]_7 ),
.F(\counter_out[8] ) 
);
defparam \counter_out[8]_ins16212 .INIT=16'h0F77;
LUT4 \counter_out[7]_ins16213  (
.I0(\counter_out[7]_17 ),
.I1(\counter_out[7]_15 ),
.I2(\counter_out[7]_9 ),
.I3(\counter_out[19]_7 ),
.F(\counter_out[7] ) 
);
defparam \counter_out[7]_ins16213 .INIT=16'hC355;
LUT4 \counter_out[6]_ins16214  (
.I0(\counter_out[6]_5 ),
.I1(\counter_out[19]_53 ),
.I2(\counter_out[6]_41 ),
.I3(\counter_out[19]_7 ),
.F(\counter_out[6] ) 
);
defparam \counter_out[6]_ins16214 .INIT=16'h0F77;
LUT4 \level_out[0]_ins16955  (
.I0(o_27),
.I1(\w_level_next[0] ),
.I2(\level_out[0]_7 ),
.I3(\level_out[0]_19 ),
.F(\level_out[0] ) 
);
defparam \level_out[0]_ins16955 .INIT=16'hCA00;
LUT4 \level_out[1]_ins16956  (
.I0(o_25),
.I1(\w_level_next[1] ),
.I2(\level_out[0]_7 ),
.I3(\level_out[0]_19 ),
.F(\level_out[1] ) 
);
defparam \level_out[1]_ins16956 .INIT=16'hCA00;
LUT4 \level_out[2]_ins16957  (
.I0(o_23),
.I1(\w_level_next[2] ),
.I2(\level_out[0]_7 ),
.I3(\level_out[0]_19 ),
.F(\level_out[2] ) 
);
defparam \level_out[2]_ins16957 .INIT=16'hCA00;
LUT4 \level_out[3]_ins16958  (
.I0(o_21),
.I1(\w_level_next[3] ),
.I2(\level_out[0]_7 ),
.I3(\level_out[0]_19 ),
.F(\level_out[3] ) 
);
defparam \level_out[3]_ins16958 .INIT=16'hCA00;
LUT4 \level_out[4]_ins16959  (
.I0(o_19),
.I1(\w_level_next[4] ),
.I2(\level_out[0]_7 ),
.I3(\level_out[0]_19 ),
.F(\level_out[4] ) 
);
defparam \level_out[4]_ins16959 .INIT=16'hCA00;
LUT4 \level_out[5]_ins16960  (
.I0(o_17),
.I1(\w_level_next[5] ),
.I2(\level_out[0]_7 ),
.I3(\level_out[0]_19 ),
.F(\level_out[5] ) 
);
defparam \level_out[5]_ins16960 .INIT=16'hCA00;
LUT4 \level_out[6]_ins16961  (
.I0(n3_3),
.I1(\ff_active[2] ),
.I2(\level_out[6]_31 ),
.I3(\level_out[6]_9 ),
.F(\level_out[6] ) 
);
defparam \level_out[6]_ins16961 .INIT=16'h000D;
LUT3 \w_add_value_ext[1]_ins16962  (
.I0(n37_7),
.I1(n37_5),
.I2(\counter_out[19]_53 ),
.F(\w_add_value_ext[1] ) 
);
defparam \w_add_value_ext[1]_ins16962 .INIT=8'h07;
LUT2 \w_state_out[1]_ins16963  (
.I0(\w_state_out[1]_7 ),
.I1(\w_state_out[1]_9 ),
.F(\w_state_out[1] ) 
);
defparam \w_state_out[1]_ins16963 .INIT=4'h4;
LUT4 \counter_out[1]_ins17020  (
.I0(\counter_out[1]_7 ),
.I1(\counter_out[1]_9 ),
.I2(\counter_out[0]_15 ),
.I3(\counter_out[19]_7 ),
.F(\counter_out[1] ) 
);
defparam \counter_out[1]_ins17020 .INIT=16'h1EFF;
LUT4 \counter_out[4]_ins17023  (
.I0(\counter_out[3]_7 ),
.I1(\counter_out[3]_9 ),
.I2(\counter_out[4]_7 ),
.I3(\counter_out[19]_7 ),
.F(\counter_out[4] ) 
);
defparam \counter_out[4]_ins17023 .INIT=16'h87FF;
LUT2 \w_state_out[0]_ins17025  (
.I0(\w_state_out[0]_7 ),
.I1(\w_state_out[0]_9 ),
.F(\w_state_out[0]_5 ) 
);
defparam \w_state_out[0]_ins17025 .INIT=4'h1;
LUT4 n37_ins17042 (
.I0(\counter_out[14]_5 ),
.I1(\counter_out[15]_5 ),
.I2(n37_9),
.I3(\counter_out[6]_5 ),
.F(n37_5) 
);
defparam n37_ins17042.INIT=16'h8000;
LUT4 n37_ins17043 (
.I0(\counter_out[17]_5 ),
.I1(\counter_out[16]_5 ),
.I2(\counter_out[18]_5 ),
.I3(\counter_out[19]_5 ),
.F(n37_7) 
);
defparam n37_ins17043.INIT=16'h8000;
LUT4 \counter_out[19]_ins17044  (
.I0(\counter_out[19]_45 ),
.I1(\counter_out[19]_51 ),
.I2(\counter_out[19]_17 ),
.I3(\counter_out[19]_19 ),
.F(\counter_out[19]_5 ) 
);
defparam \counter_out[19]_ins17044 .INIT=16'h0001;
LUT2 \counter_out[19]_ins17045  (
.I0(\level_out[0]_7 ),
.I1(\counter_out[13]_5 ),
.F(\counter_out[19]_7 ) 
);
defparam \counter_out[19]_ins17045 .INIT=4'h4;
LUT4 \counter_out[19]_ins17047  (
.I0(\counter_out[19]_55 ),
.I1(\counter_out[19]_25 ),
.I2(\counter_out[19]_27 ),
.I3(\counter_out[13]_5 ),
.F(\counter_out[19]_11 ) 
);
defparam \counter_out[19]_ins17047 .INIT=16'h0700;
LUT4 \counter_out[18]_ins17048  (
.I0(\counter_out[18]_31 ),
.I1(\counter_out[18]_37 ),
.I2(\counter_out[18]_13 ),
.I3(\counter_out[18]_15 ),
.F(\counter_out[18]_5 ) 
);
defparam \counter_out[18]_ins17048 .INIT=16'h0001;
LUT3 \counter_out[18]_ins17049  (
.I0(\counter_out[18]_17 ),
.I1(\counter_out[19]_55 ),
.I2(\counter_out[18]_19 ),
.F(\counter_out[18]_7 ) 
);
defparam \counter_out[18]_ins17049 .INIT=8'h87;
LUT4 \counter_out[17]_ins17050  (
.I0(\counter_out[11]_7 ),
.I1(\counter_out[17]_25 ),
.I2(\counter_out[17]_11 ),
.I3(\counter_out[17]_31 ),
.F(\counter_out[17]_5 ) 
);
defparam \counter_out[17]_ins17050 .INIT=16'h0001;
LUT2 \counter_out[17]_ins17051  (
.I0(\counter_out[18]_17 ),
.I1(\counter_out[19]_55 ),
.F(\counter_out[17]_7 ) 
);
defparam \counter_out[17]_ins17051 .INIT=4'h9;
LUT4 \counter_out[16]_ins17052  (
.I0(\counter_out[10]_7 ),
.I1(\counter_out[16]_31 ),
.I2(\counter_out[16]_11 ),
.I3(\counter_out[16]_37 ),
.F(\counter_out[16]_5 ) 
);
defparam \counter_out[16]_ins17052 .INIT=16'h0001;
LUT4 \counter_out[16]_ins17053  (
.I0(\counter_out[16]_15 ),
.I1(\counter_out[16]_17 ),
.I2(\counter_out[13]_9 ),
.I3(\counter_out[16]_19 ),
.F(\counter_out[16]_7 ) 
);
defparam \counter_out[16]_ins17053 .INIT=16'h7F80;
LUT4 \counter_out[15]_ins17054  (
.I0(\counter_out[15]_9 ),
.I1(\counter_out[15]_11 ),
.I2(\counter_out[15]_13 ),
.I3(\counter_out[15]_29 ),
.F(\counter_out[15]_5 ) 
);
defparam \counter_out[15]_ins17054 .INIT=16'h0007;
LUT4 \counter_out[15]_ins17055  (
.I0(\counter_out[15]_17 ),
.I1(\counter_out[13]_7 ),
.I2(\counter_out[13]_9 ),
.I3(\counter_out[16]_15 ),
.F(\counter_out[15]_7 ) 
);
defparam \counter_out[15]_ins17055 .INIT=16'h807F;
LUT4 \counter_out[14]_ins17056  (
.I0(\counter_out[14]_33 ),
.I1(\counter_out[14]_39 ),
.I2(\counter_out[14]_13 ),
.I3(\counter_out[14]_15 ),
.F(\counter_out[14]_5 ) 
);
defparam \counter_out[14]_ins17056 .INIT=16'h0001;
LUT3 \counter_out[14]_ins17057  (
.I0(\counter_out[13]_7 ),
.I1(\counter_out[13]_9 ),
.I2(\counter_out[15]_17 ),
.F(\counter_out[14]_7 ) 
);
defparam \counter_out[14]_ins17057 .INIT=8'h87;
LUT4 \counter_out[13]_ins17058  (
.I0(ch_e0_key_on),
.I1(o_29),
.I2(n3_3_14),
.I3(\ff_active[2] ),
.F(\counter_out[13]_5 ) 
);
defparam \counter_out[13]_ins17058 .INIT=16'h770F;
LUT4 \counter_out[13]_ins17059  (
.I0(\ff_counter_e[13] ),
.I1(o_29),
.I2(n3_53),
.I3(\ff_active[2] ),
.F(\counter_out[13]_7 ) 
);
defparam \counter_out[13]_ins17059 .INIT=16'h770F;
LUT3 \counter_out[13]_ins17060  (
.I0(\counter_out[13]_13 ),
.I1(\counter_out[5]_9 ),
.I2(\counter_out[13]_15 ),
.F(\counter_out[13]_9 ) 
);
defparam \counter_out[13]_ins17060 .INIT=8'h80;
LUT4 \counter_out[13]_ins17061  (
.I0(n37_9),
.I1(\counter_out[13]_17 ),
.I2(\counter_out[19]_7 ),
.I3(\counter_out[19]_53 ),
.F(\counter_out[13]_11 ) 
);
defparam \counter_out[13]_ins17061 .INIT=16'h0C0A;
LUT3 \counter_out[12]_ins17062  (
.I0(\counter_out[6]_5 ),
.I1(\counter_out[12]_11 ),
.I2(\counter_out[19]_53 ),
.F(\counter_out[12]_5 ) 
);
defparam \counter_out[12]_ins17062 .INIT=8'hCA;
LUT4 \counter_out[12]_ins17063  (
.I0(\counter_out[12]_13 ),
.I1(\counter_out[12]_15 ),
.I2(\counter_out[12]_17 ),
.I3(\counter_out[12]_19 ),
.F(\counter_out[12]_7 ) 
);
defparam \counter_out[12]_ins17063 .INIT=16'h8000;
LUT4 \counter_out[12]_ins17064  (
.I0(\ff_counter_e[12] ),
.I1(o_29),
.I2(n3_55),
.I3(\ff_active[2] ),
.F(\counter_out[12]_9 ) 
);
defparam \counter_out[12]_ins17064 .INIT=16'h770F;
LUT4 \counter_out[11]_ins17065  (
.I0(\counter_out[12]_13 ),
.I1(\counter_out[12]_15 ),
.I2(\counter_out[12]_19 ),
.I3(\counter_out[12]_17 ),
.F(\counter_out[11]_5 ) 
);
defparam \counter_out[11]_ins17065 .INIT=16'h807F;
LUT4 \counter_out[11]_ins17066  (
.I0(\counter_out[11]_9 ),
.I1(\w_state_out[0]_7 ),
.I2(\w_state_out[0]_9 ),
.I3(\counter_out[19]_21 ),
.F(\counter_out[11]_7 ) 
);
defparam \counter_out[11]_ins17066 .INIT=16'h0100;
LUT4 \counter_out[10]_ins17068  (
.I0(\w_state_out[0]_7 ),
.I1(\w_state_out[0]_9 ),
.I2(\counter_out[10]_9 ),
.I3(\counter_out[19]_21 ),
.F(\counter_out[10]_7 ) 
);
defparam \counter_out[10]_ins17068 .INIT=16'h0100;
LUT3 \counter_out[8]_ins17070  (
.I0(\counter_out[7]_9 ),
.I1(\counter_out[7]_15 ),
.I2(\counter_out[8]_7 ),
.F(\counter_out[8]_5 ) 
);
defparam \counter_out[8]_ins17070 .INIT=8'h78;
LUT4 \counter_out[7]_ins17073  (
.I0(\ff_counter_e[7] ),
.I1(o_29),
.I2(n3_65),
.I3(\ff_active[2] ),
.F(\counter_out[7]_9 ) 
);
defparam \counter_out[7]_ins17073 .INIT=16'h770F;
LUT4 \counter_out[6]_ins17074  (
.I0(\counter_out[6]_33 ),
.I1(\counter_out[6]_39 ),
.I2(\counter_out[6]_13 ),
.I3(\counter_out[6]_15 ),
.F(\counter_out[6]_5 ) 
);
defparam \counter_out[6]_ins17074 .INIT=16'h0001;
LUT4 \level_out[0]_ins17374  (
.I0(\counter_out[19]_27 ),
.I1(\counter_out[19]_25 ),
.I2(\level_out[0]_17 ),
.I3(\counter_out[13]_9 ),
.F(\level_out[0]_7 ) 
);
defparam \level_out[0]_ins17374 .INIT=16'h8000;
LUT4 \level_out[6]_ins17377  (
.I0(\level_out[6]_11 ),
.I1(\level_out[6]_13 ),
.I2(\level_out[6]_15 ),
.I3(\counter_out[13]_5 ),
.F(\level_out[6]_9 ) 
);
defparam \level_out[6]_ins17377 .INIT=16'h0F77;
LUT4 \w_state_out[1]_ins17378  (
.I0(\w_state_out[1]_11 ),
.I1(\w_state_out[1]_13 ),
.I2(\w_state_out[1]_33 ),
.I3(\w_state_out[1]_17 ),
.F(\w_state_out[1]_7 ) 
);
defparam \w_state_out[1]_ins17378 .INIT=16'h00EF;
LUT4 \w_state_out[1]_ins17379  (
.I0(\w_state_out[1]_13 ),
.I1(\w_state_out[1]_11 ),
.I2(o_15),
.I3(\w_state_out[1]_19 ),
.F(\w_state_out[1]_9 ) 
);
defparam \w_state_out[1]_ins17379 .INIT=16'hFE00;
LUT4 \w_state_out[2]_ins17380  (
.I0(o_15),
.I1(\w_state_out[1]_13 ),
.I2(\w_state_out[1]_11 ),
.I3(\w_state_out[2]_11 ),
.F(\w_state_out[2]_7 ) 
);
defparam \w_state_out[2]_ins17380 .INIT=16'h0001;
LUT3 \w_state_out[2]_ins17381  (
.I0(\w_state_out[2]_13 ),
.I1(\w_state_out[2]_15 ),
.I2(\level_out[0]_19 ),
.F(\w_state_out[2]_9 ) 
);
defparam \w_state_out[2]_ins17381 .INIT=8'hE0;
LUT2 \counter_out[1]_ins17404  (
.I0(\ff_active[2] ),
.I1(n3_77),
.F(\counter_out[1]_7 ) 
);
defparam \counter_out[1]_ins17404 .INIT=4'h4;
LUT4 \counter_out[1]_ins17405  (
.I0(\ff_active[0] ),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.I3(\ff_counter_e[1] ),
.F(\counter_out[1]_9 ) 
);
defparam \counter_out[1]_ins17405 .INIT=16'h1000;
LUT4 \counter_out[2]_ins17406  (
.I0(\counter_out[1]_7 ),
.I1(\counter_out[1]_9 ),
.I2(\counter_out[0]_9 ),
.I3(\counter_out[0]_11 ),
.F(\counter_out[2]_7 ) 
);
defparam \counter_out[2]_ins17406 .INIT=16'h0001;
LUT4 \counter_out[2]_ins17407  (
.I0(\ff_counter_e[2] ),
.I1(o_29),
.I2(n3_75),
.I3(\ff_active[2] ),
.F(\counter_out[2]_9 ) 
);
defparam \counter_out[2]_ins17407 .INIT=16'h770F;
LUT4 \counter_out[3]_ins17408  (
.I0(\ff_counter_e[3] ),
.I1(o_29),
.I2(n3_73),
.I3(\ff_active[2] ),
.F(\counter_out[3]_7 ) 
);
defparam \counter_out[3]_ins17408 .INIT=16'h770F;
LUT2 \counter_out[3]_ins17409  (
.I0(\counter_out[2]_7 ),
.I1(\counter_out[2]_9 ),
.F(\counter_out[3]_9 ) 
);
defparam \counter_out[3]_ins17409 .INIT=4'h8;
LUT4 \counter_out[4]_ins17410  (
.I0(\ff_counter_e[4] ),
.I1(o_29),
.I2(n3_71),
.I3(\ff_active[2] ),
.F(\counter_out[4]_7 ) 
);
defparam \counter_out[4]_ins17410 .INIT=16'h770F;
LUT4 \counter_out[5]_ins17411  (
.I0(\ff_counter_e[5] ),
.I1(o_29),
.I2(n3_69),
.I3(\ff_active[2] ),
.F(\counter_out[5]_7 ) 
);
defparam \counter_out[5]_ins17411 .INIT=16'h770F;
LUT4 \counter_out[5]_ins17412  (
.I0(\counter_out[2]_7 ),
.I1(\counter_out[4]_7 ),
.I2(\counter_out[3]_7 ),
.I3(\counter_out[2]_9 ),
.F(\counter_out[5]_9 ) 
);
defparam \counter_out[5]_ins17412 .INIT=16'h8000;
LUT4 \w_state_out[0]_ins17413  (
.I0(\level_out[6]_31 ),
.I1(\w_state_out[0]_11 ),
.I2(\w_state_out[0]_13 ),
.I3(\counter_out[13]_5 ),
.F(\w_state_out[0]_7 ) 
);
defparam \w_state_out[0]_ins17413 .INIT=16'hEF00;
LUT4 \w_state_out[0]_ins17414  (
.I0(\w_state_out[0]_15 ),
.I1(\w_state_out[0]_17 ),
.I2(\w_state_out[0]_43 ),
.I3(\counter_out[13]_5 ),
.F(\w_state_out[0]_9 ) 
);
defparam \w_state_out[0]_ins17414 .INIT=16'h7000;
LUT4 n37_ins17419 (
.I0(n37_29),
.I1(n37_35),
.I2(n37_15),
.I3(n37_17),
.F(n37_9) 
);
defparam n37_ins17419.INIT=16'h0001;
LUT4 \counter_out[19]_ins17422  (
.I0(\w_state_out[1] ),
.I1(\counter_out[19]_35 ),
.I2(\w_state_out[2]_9 ),
.I3(\counter_out[19]_37 ),
.F(\counter_out[19]_17 ) 
);
defparam \counter_out[19]_ins17422 .INIT=16'h1000;
LUT4 \counter_out[19]_ins17423  (
.I0(\w_state_out[0]_7 ),
.I1(\w_state_out[0]_9 ),
.I2(\counter_out[13]_17 ),
.I3(\counter_out[19]_21 ),
.F(\counter_out[19]_19 ) 
);
defparam \counter_out[19]_ins17423 .INIT=16'h0100;
LUT3 \counter_out[19]_ins17424  (
.I0(\w_state_out[1]_9 ),
.I1(\w_state_out[1]_7 ),
.I2(\w_state_out[2]_9 ),
.F(\counter_out[19]_21 ) 
);
defparam \counter_out[19]_ins17424 .INIT=8'h0D;
LUT2 \counter_out[19]_ins17426  (
.I0(\counter_out[18]_17 ),
.I1(\counter_out[18]_19 ),
.F(\counter_out[19]_25 ) 
);
defparam \counter_out[19]_ins17426 .INIT=4'h8;
LUT4 \counter_out[19]_ins17427  (
.I0(\ff_counter_e[19] ),
.I1(o_29),
.I2(n3_41),
.I3(\ff_active[2] ),
.F(\counter_out[19]_27 ) 
);
defparam \counter_out[19]_ins17427 .INIT=16'h770F;
LUT4 \counter_out[18]_ins17430  (
.I0(\w_state_out[1] ),
.I1(\counter_out[19]_35 ),
.I2(\w_state_out[2]_9 ),
.I3(\counter_out[18]_25 ),
.F(\counter_out[18]_13 ) 
);
defparam \counter_out[18]_ins17430 .INIT=16'h1000;
LUT4 \counter_out[18]_ins17431  (
.I0(\w_state_out[0]_7 ),
.I1(\w_state_out[0]_9 ),
.I2(\counter_out[19]_21 ),
.I3(\counter_out[12]_11 ),
.F(\counter_out[18]_15 ) 
);
defparam \counter_out[18]_ins17431 .INIT=16'h0010;
LUT4 \counter_out[18]_ins17432  (
.I0(\ff_counter_e[17] ),
.I1(o_29),
.I2(n3_45),
.I3(\ff_active[2] ),
.F(\counter_out[18]_17 ) 
);
defparam \counter_out[18]_ins17432 .INIT=16'h770F;
LUT4 \counter_out[18]_ins17433  (
.I0(\ff_counter_e[18] ),
.I1(o_29),
.I2(n3_43),
.I3(\ff_active[2] ),
.F(\counter_out[18]_19 ) 
);
defparam \counter_out[18]_ins17433 .INIT=16'h770F;
LUT4 \counter_out[17]_ins17435  (
.I0(\w_state_out[1] ),
.I1(\counter_out[19]_35 ),
.I2(\w_state_out[2]_9 ),
.I3(\counter_out[17]_17 ),
.F(\counter_out[17]_11 ) 
);
defparam \counter_out[17]_ins17435 .INIT=16'h1000;
LUT4 \counter_out[16]_ins17438  (
.I0(\w_state_out[1] ),
.I1(\counter_out[19]_35 ),
.I2(\w_state_out[2]_9 ),
.I3(\counter_out[16]_23 ),
.F(\counter_out[16]_11 ) 
);
defparam \counter_out[16]_ins17438 .INIT=16'h1000;
LUT4 \counter_out[16]_ins17440  (
.I0(\ff_counter_e[15] ),
.I1(o_29),
.I2(n3_49),
.I3(\ff_active[2] ),
.F(\counter_out[16]_15 ) 
);
defparam \counter_out[16]_ins17440 .INIT=16'h770F;
LUT2 \counter_out[16]_ins17441  (
.I0(\counter_out[15]_17 ),
.I1(\counter_out[13]_7 ),
.F(\counter_out[16]_17 ) 
);
defparam \counter_out[16]_ins17441 .INIT=4'h8;
LUT4 \counter_out[16]_ins17442  (
.I0(\ff_counter_e[16] ),
.I1(o_29),
.I2(n3_47),
.I3(\ff_active[2] ),
.F(\counter_out[16]_19 ) 
);
defparam \counter_out[16]_ins17442 .INIT=16'h770F;
LUT3 \counter_out[15]_ins17443  (
.I0(\counter_out[15]_19 ),
.I1(\counter_out[19]_29 ),
.I2(\counter_out[15]_21 ),
.F(\counter_out[15]_9 ) 
);
defparam \counter_out[15]_ins17443 .INIT=8'hB8;
LUT3 \counter_out[15]_ins17444  (
.I0(\w_state_out[2]_9 ),
.I1(\w_state_out[1]_7 ),
.I2(\w_state_out[1]_9 ),
.F(\counter_out[15]_11 ) 
);
defparam \counter_out[15]_ins17444 .INIT=8'h10;
LUT4 \counter_out[15]_ins17445  (
.I0(\w_state_out[0]_7 ),
.I1(\w_state_out[0]_9 ),
.I2(\level_out[6]_11 ),
.I3(\counter_out[19]_21 ),
.F(\counter_out[15]_13 ) 
);
defparam \counter_out[15]_ins17445 .INIT=16'h0100;
LUT4 \counter_out[15]_ins17447  (
.I0(\ff_counter_e[14] ),
.I1(o_29),
.I2(n3_51),
.I3(\ff_active[2] ),
.F(\counter_out[15]_17 ) 
);
defparam \counter_out[15]_ins17447 .INIT=16'h770F;
LUT4 \counter_out[14]_ins17450  (
.I0(\w_state_out[1] ),
.I1(\counter_out[19]_35 ),
.I2(\w_state_out[2]_9 ),
.I3(\counter_out[14]_21 ),
.F(\counter_out[14]_13 ) 
);
defparam \counter_out[14]_ins17450 .INIT=16'h1000;
LUT4 \counter_out[14]_ins17451  (
.I0(\w_state_out[0]_7 ),
.I1(\w_state_out[0]_9 ),
.I2(\counter_out[14]_23 ),
.I3(\counter_out[19]_21 ),
.F(\counter_out[14]_15 ) 
);
defparam \counter_out[14]_ins17451 .INIT=16'h0100;
LUT4 \counter_out[13]_ins17452  (
.I0(\counter_out[7]_11 ),
.I1(\counter_out[5]_7 ),
.I2(\counter_out[7]_9 ),
.I3(\counter_out[8]_7 ),
.F(\counter_out[13]_13 ) 
);
defparam \counter_out[13]_ins17452 .INIT=16'h8000;
LUT4 \counter_out[13]_ins17453  (
.I0(\counter_out[12]_9 ),
.I1(\counter_out[12]_13 ),
.I2(\counter_out[12]_15 ),
.I3(\counter_out[12]_17 ),
.F(\counter_out[13]_15 ) 
);
defparam \counter_out[13]_ins17453 .INIT=16'h8000;
LUT2 \counter_out[13]_ins17454  (
.I0(\counter_out[13]_19 ),
.I1(\counter_out[13]_21 ),
.F(\counter_out[13]_17 ) 
);
defparam \counter_out[13]_ins17454 .INIT=4'h8;
LUT3 \counter_out[12]_ins17455  (
.I0(\counter_out[12]_29 ),
.I1(\reg_ar_e0[6] ),
.I2(\ff_active[2] ),
.F(\counter_out[12]_11 ) 
);
defparam \counter_out[12]_ins17455 .INIT=8'h3A;
LUT4 \counter_out[12]_ins17456  (
.I0(\ff_counter_e[9] ),
.I1(o_29),
.I2(n3_61),
.I3(\ff_active[2] ),
.F(\counter_out[12]_13 ) 
);
defparam \counter_out[12]_ins17456 .INIT=16'h770F;
LUT4 \counter_out[12]_ins17457  (
.I0(\ff_counter_e[10] ),
.I1(o_29),
.I2(n3_59),
.I3(\ff_active[2] ),
.F(\counter_out[12]_15 ) 
);
defparam \counter_out[12]_ins17457 .INIT=16'h770F;
LUT4 \counter_out[12]_ins17458  (
.I0(\ff_counter_e[11] ),
.I1(o_29),
.I2(n3_57),
.I3(\ff_active[2] ),
.F(\counter_out[12]_17 ) 
);
defparam \counter_out[12]_ins17458 .INIT=16'h770F;
LUT2 \counter_out[12]_ins17459  (
.I0(\counter_out[13]_13 ),
.I1(\counter_out[5]_9 ),
.F(\counter_out[12]_19 ) 
);
defparam \counter_out[12]_ins17459 .INIT=4'h8;
LUT4 \counter_out[11]_ins17460  (
.I0(o_609),
.I1(\reg_ar_b0[5] ),
.I2(\counter_out[11]_11 ),
.I3(\counter_out[11]_15 ),
.F(\counter_out[11]_9 ) 
);
defparam \counter_out[11]_ins17460 .INIT=16'h0007;
LUT4 \counter_out[10]_ins17461  (
.I0(o_609),
.I1(\reg_ar_b0[4] ),
.I2(\counter_out[10]_11 ),
.I3(\counter_out[10]_15 ),
.F(\counter_out[10]_9 ) 
);
defparam \counter_out[10]_ins17461 .INIT=16'h0007;
LUT4 \counter_out[8]_ins17462  (
.I0(\ff_counter_e[8] ),
.I1(o_29),
.I2(n3_63),
.I3(\ff_active[2] ),
.F(\counter_out[8]_7 ) 
);
defparam \counter_out[8]_ins17462 .INIT=16'h770F;
LUT4 \counter_out[7]_ins17463  (
.I0(\ff_counter_e[6] ),
.I1(o_29),
.I2(n3_67),
.I3(\ff_active[2] ),
.F(\counter_out[7]_11 ) 
);
defparam \counter_out[7]_ins17463 .INIT=16'h770F;
LUT4 \counter_out[6]_ins17467  (
.I0(\w_state_out[1] ),
.I1(\counter_out[19]_35 ),
.I2(\w_state_out[2]_9 ),
.I3(\counter_out[6]_21 ),
.F(\counter_out[6]_13 ) 
);
defparam \counter_out[6]_ins17467 .INIT=16'h1000;
LUT4 \counter_out[6]_ins17468  (
.I0(\w_state_out[0]_7 ),
.I1(\w_state_out[0]_9 ),
.I2(\counter_out[6]_23 ),
.I3(\counter_out[19]_21 ),
.F(\counter_out[6]_15 ) 
);
defparam \counter_out[6]_ins17468 .INIT=16'h0100;
LUT2 \level_out[0]_ins17593  (
.I0(ch_e0_key_on),
.I1(ch_e0_key_off),
.F(\level_out[0]_13 ) 
);
defparam \level_out[0]_ins17593 .INIT=4'h1;
LUT3 \level_out[0]_ins17594  (
.I0(n3_3),
.I1(n3_3_14),
.I2(\ff_active[2] ),
.F(\level_out[0]_15 ) 
);
defparam \level_out[0]_ins17594 .INIT=8'h0E;
LUT4 \level_out[6]_ins17595  (
.I0(\level_out[6]_17 ),
.I1(\level_out[6]_19 ),
.I2(\level_out[6]_21 ),
.I3(o_29),
.F(\level_out[6]_11 ) 
);
defparam \level_out[6]_ins17595 .INIT=16'h0777;
LUT4 \level_out[6]_ins17596  (
.I0(\counter_out[12]_11 ),
.I1(\counter_out[13]_17 ),
.I2(\level_out[6]_23 ),
.I3(\level_out[6]_25 ),
.F(\level_out[6]_13 ) 
);
defparam \level_out[6]_ins17596 .INIT=16'h8000;
LUT3 \level_out[6]_ins17597  (
.I0(o_15),
.I1(\w_level_next[6] ),
.I2(\level_out[0]_7 ),
.F(\level_out[6]_15 ) 
);
defparam \level_out[6]_ins17597 .INIT=8'hCA;
LUT3 \w_state_out[1]_ins17598  (
.I0(\w_state_out[1]_21 ),
.I1(\w_state_out[1]_23 ),
.I2(\ff_active[2] ),
.F(\w_state_out[1]_11 ) 
);
defparam \w_state_out[1]_ins17598 .INIT=8'h07;
LUT4 \w_state_out[1]_ins17599  (
.I0(\w_state_out[1]_25 ),
.I1(\w_state_out[1]_27 ),
.I2(\ff_active[2] ),
.I3(o_29),
.F(\w_state_out[1]_13 ) 
);
defparam \w_state_out[1]_ins17599 .INIT=16'h7000;
LUT3 \w_state_out[1]_ins17601  (
.I0(n3_9),
.I1(\ff_state_e[1] ),
.I2(\ff_active[2] ),
.F(\w_state_out[1]_17 ) 
);
defparam \w_state_out[1]_ins17601 .INIT=8'hCA;
LUT4 \w_state_out[1]_ins17602  (
.I0(\level_out[0]_13 ),
.I1(o),
.I2(\level_out[0]_15 ),
.I3(\w_state_out[2]_15 ),
.F(\w_state_out[1]_19 ) 
);
defparam \w_state_out[1]_ins17602 .INIT=16'h000B;
LUT4 \w_state_out[2]_ins17603  (
.I0(\w_state_out[2]_17 ),
.I1(\w_state_out[2]_19 ),
.I2(\w_state_out[1]_31 ),
.I3(\w_state_out[1]_29 ),
.F(\w_state_out[2]_11 ) 
);
defparam \w_state_out[2]_ins17603 .INIT=16'hEEE0;
LUT3 \w_state_out[2]_ins17604  (
.I0(n3_7),
.I1(\ff_state_e[2] ),
.I2(\ff_active[2] ),
.F(\w_state_out[2]_13 ) 
);
defparam \w_state_out[2]_ins17604 .INIT=8'hCA;
LUT3 \w_state_out[2]_ins17605  (
.I0(n3_3_15),
.I1(ch_e0_key_release),
.I2(\ff_active[2] ),
.F(\w_state_out[2]_15 ) 
);
defparam \w_state_out[2]_ins17605 .INIT=8'hCA;
LUT2 \counter_out[0]_ins17638  (
.I0(\ff_active[2] ),
.I1(n3_79),
.F(\counter_out[0]_9 ) 
);
defparam \counter_out[0]_ins17638 .INIT=4'h4;
LUT4 \counter_out[0]_ins17639  (
.I0(\ff_active[0] ),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.I3(\ff_counter_e[0] ),
.F(\counter_out[0]_11 ) 
);
defparam \counter_out[0]_ins17639 .INIT=16'h1000;
LUT4 \w_state_out[0]_ins17640  (
.I0(\w_state_out[1]_13 ),
.I1(\w_state_out[1]_11 ),
.I2(o_15),
.I3(\w_state_out[2]_11 ),
.F(\w_state_out[0]_11 ) 
);
defparam \w_state_out[0]_ins17640 .INIT=16'h1001;
LUT3 \w_state_out[0]_ins17641  (
.I0(n3_3),
.I1(\ff_active[2] ),
.I2(\w_state_out[2]_15 ),
.F(\w_state_out[0]_13 ) 
);
defparam \w_state_out[0]_ins17641 .INIT=8'h0D;
LUT4 \w_state_out[0]_ins17642  (
.I0(\w_state_out[0]_21 ),
.I1(o_23),
.I2(\w_state_out[0]_23 ),
.I3(\w_state_out[0]_25 ),
.F(\w_state_out[0]_15 ) 
);
defparam \w_state_out[0]_ins17642 .INIT=16'h0041;
LUT3 \w_state_out[0]_ins17643  (
.I0(\w_state_out[0]_27 ),
.I1(o_27),
.I2(\w_state_out[0]_29 ),
.F(\w_state_out[0]_17 ) 
);
defparam \w_state_out[0]_ins17643 .INIT=8'h41;
LUT4 n37_ins17649 (
.I0(\w_state_out[1] ),
.I1(\counter_out[19]_35 ),
.I2(\w_state_out[2]_9 ),
.I3(n37_23),
.F(n37_15) 
);
defparam n37_ins17649.INIT=16'h1000;
LUT4 n37_ins17650 (
.I0(\w_state_out[0]_7 ),
.I1(\w_state_out[0]_9 ),
.I2(\level_out[6]_23 ),
.I3(\counter_out[19]_21 ),
.F(n37_17) 
);
defparam n37_ins17650.INIT=16'h0100;
LUT4 \counter_out[19]_ins17651  (
.I0(\w_state_out[0]_17 ),
.I1(\w_state_out[0]_15 ),
.I2(\w_state_out[0]_43 ),
.I3(\w_state_out[0]_11 ),
.F(\counter_out[19]_29 ) 
);
defparam \counter_out[19]_ins17651 .INIT=16'h008F;
LUT4 \counter_out[19]_ins17654  (
.I0(\w_state_out[0]_17 ),
.I1(\w_state_out[0]_15 ),
.I2(\w_state_out[0]_43 ),
.I3(\counter_out[19]_57 ),
.F(\counter_out[19]_35 ) 
);
defparam \counter_out[19]_ins17654 .INIT=16'h8F00;
LUT4 \counter_out[19]_ins17655  (
.I0(n3_17_16),
.I1(\reg_rr_e0[7] ),
.I2(\w_state_out[2]_7 ),
.I3(\ff_active[2] ),
.F(\counter_out[19]_37 ) 
);
defparam \counter_out[19]_ins17655 .INIT=16'h0C0A;
LUT4 \counter_out[18]_ins17658  (
.I0(n3_19_17),
.I1(\reg_rr_e0[6] ),
.I2(\w_state_out[2]_7 ),
.I3(\ff_active[2] ),
.F(\counter_out[18]_25 ) 
);
defparam \counter_out[18]_ins17658 .INIT=16'h0C0A;
LUT4 \counter_out[17]_ins17660  (
.I0(n3_21_18),
.I1(\reg_rr_e0[5] ),
.I2(\w_state_out[2]_7 ),
.I3(\ff_active[2] ),
.F(\counter_out[17]_17 ) 
);
defparam \counter_out[17]_ins17660 .INIT=16'h0C0A;
LUT4 \counter_out[16]_ins17663  (
.I0(n3_23_19),
.I1(\reg_rr_e0[4] ),
.I2(\w_state_out[2]_7 ),
.I3(\ff_active[2] ),
.F(\counter_out[16]_23 ) 
);
defparam \counter_out[16]_ins17663 .INIT=16'h0C0A;
LUT3 \counter_out[15]_ins17665  (
.I0(n3_25_20),
.I1(\reg_sr_e0[3] ),
.I2(\ff_active[2] ),
.F(\counter_out[15]_19 ) 
);
defparam \counter_out[15]_ins17665 .INIT=8'hCA;
LUT3 \counter_out[15]_ins17666  (
.I0(n3_25_21),
.I1(\reg_dr_e0[3] ),
.I2(\ff_active[2] ),
.F(\counter_out[15]_21 ) 
);
defparam \counter_out[15]_ins17666 .INIT=8'hCA;
LUT4 \counter_out[14]_ins17670  (
.I0(n3_27_22),
.I1(\reg_rr_e0[2] ),
.I2(\w_state_out[2]_7 ),
.I3(\ff_active[2] ),
.F(\counter_out[14]_21 ) 
);
defparam \counter_out[14]_ins17670 .INIT=16'h0C0A;
LUT4 \counter_out[14]_ins17671  (
.I0(\counter_out[14]_25 ),
.I1(\level_out[6]_19 ),
.I2(\counter_out[14]_27 ),
.I3(o_29),
.F(\counter_out[14]_23 ) 
);
defparam \counter_out[14]_ins17671 .INIT=16'h0777;
LUT4 \counter_out[13]_ins17672  (
.I0(o_603),
.I1(\reg_ar_c0[7] ),
.I2(\reg_ar_a0[7] ),
.I3(o_611),
.F(\counter_out[13]_19 ) 
);
defparam \counter_out[13]_ins17672 .INIT=16'h0777;
LUT4 \counter_out[13]_ins17673  (
.I0(o),
.I1(\reg_ar_e0[7] ),
.I2(\reg_ar_b0[7] ),
.I3(o_609),
.F(\counter_out[13]_21 ) 
);
defparam \counter_out[13]_ins17673 .INIT=16'h0777;
LUT4 \counter_out[11]_ins17675  (
.I0(\reg_ar_a0[5] ),
.I1(\reg_ar_e0[5] ),
.I2(\ff_active[2] ),
.I3(o_29),
.F(\counter_out[11]_11 ) 
);
defparam \counter_out[11]_ins17675 .INIT=16'hCA00;
LUT4 \counter_out[10]_ins17677  (
.I0(\reg_ar_a0[4] ),
.I1(\reg_ar_e0[4] ),
.I2(\ff_active[2] ),
.I3(o_29),
.F(\counter_out[10]_11 ) 
);
defparam \counter_out[10]_ins17677 .INIT=16'hCA00;
LUT4 \counter_out[6]_ins17681  (
.I0(n3_31),
.I1(\reg_rr_e0[0] ),
.I2(\w_state_out[2]_7 ),
.I3(\ff_active[2] ),
.F(\counter_out[6]_21 ) 
);
defparam \counter_out[6]_ins17681 .INIT=16'h0C0A;
LUT2 \counter_out[6]_ins17682  (
.I0(\counter_out[6]_25 ),
.I1(\counter_out[6]_27 ),
.F(\counter_out[6]_23 ) 
);
defparam \counter_out[6]_ins17682 .INIT=4'h8;
LUT3 \level_out[6]_ins17727  (
.I0(\reg_ar_c0[3] ),
.I1(\reg_ar_b0[3] ),
.I2(\ff_active[0] ),
.F(\level_out[6]_17 ) 
);
defparam \level_out[6]_ins17727 .INIT=8'hCA;
LUT3 \level_out[6]_ins17728  (
.I0(\ff_active[2] ),
.I1(\ff_active[0] ),
.I2(\ff_active[1] ),
.F(\level_out[6]_19 ) 
);
defparam \level_out[6]_ins17728 .INIT=8'h14;
LUT3 \level_out[6]_ins17729  (
.I0(\reg_ar_a0[3] ),
.I1(\reg_ar_e0[3] ),
.I2(\ff_active[2] ),
.F(\level_out[6]_21 ) 
);
defparam \level_out[6]_ins17729 .INIT=8'hCA;
LUT4 \level_out[6]_ins17730  (
.I0(o_609),
.I1(\reg_ar_b0[1] ),
.I2(\level_out[6]_27 ),
.I3(\level_out[6]_33 ),
.F(\level_out[6]_23 ) 
);
defparam \level_out[6]_ins17730 .INIT=16'h0007;
LUT4 \level_out[6]_ins17731  (
.I0(\counter_out[11]_9 ),
.I1(\counter_out[10]_9 ),
.I2(\counter_out[14]_23 ),
.I3(\counter_out[6]_23 ),
.F(\level_out[6]_25 ) 
);
defparam \level_out[6]_ins17731 .INIT=16'h8000;
LUT3 \w_state_out[1]_ins17732  (
.I0(n3),
.I1(n3_17),
.I2(n3_19),
.F(\w_state_out[1]_21 ) 
);
defparam \w_state_out[1]_ins17732 .INIT=8'h01;
LUT3 \w_state_out[1]_ins17733  (
.I0(n3_21),
.I1(n3_23),
.I2(n3_25),
.F(\w_state_out[1]_23 ) 
);
defparam \w_state_out[1]_ins17733 .INIT=8'h01;
LUT2 \w_state_out[1]_ins17734  (
.I0(\ff_level_e[0] ),
.I1(\ff_level_e[1] ),
.F(\w_state_out[1]_25 ) 
);
defparam \w_state_out[1]_ins17734 .INIT=4'h1;
LUT4 \w_state_out[1]_ins17735  (
.I0(\ff_level_e[2] ),
.I1(\ff_level_e[3] ),
.I2(\ff_level_e[4] ),
.I3(\ff_level_e[5] ),
.F(\w_state_out[1]_27 ) 
);
defparam \w_state_out[1]_ins17735 .INIT=16'h0001;
LUT4 \w_state_out[1]_ins17736  (
.I0(\ff_active[0] ),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.I3(\ff_state_e[0] ),
.F(\w_state_out[1]_29 ) 
);
defparam \w_state_out[1]_ins17736 .INIT=16'h1000;
LUT2 \w_state_out[1]_ins17737  (
.I0(\ff_active[2] ),
.I1(n3_11),
.F(\w_state_out[1]_31 ) 
);
defparam \w_state_out[1]_ins17737 .INIT=4'h4;
LUT3 \w_state_out[2]_ins17738  (
.I0(\ff_state_e[1] ),
.I1(\ff_state_e[2] ),
.I2(\ff_active[2] ),
.F(\w_state_out[2]_17 ) 
);
defparam \w_state_out[2]_ins17738 .INIT=8'h10;
LUT3 \w_state_out[2]_ins17739  (
.I0(\ff_active[2] ),
.I1(n3_7),
.I2(n3_9),
.F(\w_state_out[2]_19 ) 
);
defparam \w_state_out[2]_ins17739 .INIT=8'h01;
LUT4 \w_state_out[0]_ins17751  (
.I0(\ff_state_e[1] ),
.I1(\w_state_out[0]_31 ),
.I2(n3_9),
.I3(\ff_active[2] ),
.F(\w_state_out[0]_21 ) 
);
defparam \w_state_out[0]_ins17751 .INIT=16'h770F;
LUT3 \w_state_out[0]_ins17752  (
.I0(n3_19_23),
.I1(\reg_sl_e0[2] ),
.I2(\ff_active[2] ),
.F(\w_state_out[0]_23 ) 
);
defparam \w_state_out[0]_ins17752 .INIT=8'hCA;
LUT3 \w_state_out[0]_ins17753  (
.I0(\w_state_out[0]_33 ),
.I1(\w_state_out[0]_35 ),
.I2(\ff_active[2] ),
.F(\w_state_out[0]_25 ) 
);
defparam \w_state_out[0]_ins17753 .INIT=8'h35;
LUT4 \w_state_out[0]_ins17754  (
.I0(\w_state_out[0]_37 ),
.I1(\w_state_out[0]_39 ),
.I2(\w_state_out[0]_41 ),
.I3(\ff_active[2] ),
.F(\w_state_out[0]_27 ) 
);
defparam \w_state_out[0]_ins17754 .INIT=16'h0F77;
LUT3 \w_state_out[0]_ins17755  (
.I0(n3_23_24),
.I1(\reg_sl_e0[0] ),
.I2(\ff_active[2] ),
.F(\w_state_out[0]_29 ) 
);
defparam \w_state_out[0]_ins17755 .INIT=8'hCA;
LUT4 n37_ins17758 (
.I0(n3_29),
.I1(\reg_rr_e0[1] ),
.I2(\w_state_out[2]_7 ),
.I3(\ff_active[2] ),
.F(n37_23) 
);
defparam n37_ins17758.INIT=16'h0C0A;
LUT3 \counter_out[14]_ins17760  (
.I0(\reg_ar_c0[2] ),
.I1(\reg_ar_b0[2] ),
.I2(\ff_active[0] ),
.F(\counter_out[14]_25 ) 
);
defparam \counter_out[14]_ins17760 .INIT=8'hCA;
LUT3 \counter_out[14]_ins17761  (
.I0(\reg_ar_a0[2] ),
.I1(\reg_ar_e0[2] ),
.I2(\ff_active[2] ),
.F(\counter_out[14]_27 ) 
);
defparam \counter_out[14]_ins17761 .INIT=8'hCA;
LUT4 \counter_out[6]_ins17763  (
.I0(o),
.I1(\reg_ar_e0[0] ),
.I2(\reg_ar_b0[0] ),
.I3(o_609),
.F(\counter_out[6]_25 ) 
);
defparam \counter_out[6]_ins17763 .INIT=16'h0777;
LUT4 \counter_out[6]_ins17764  (
.I0(o_603),
.I1(\reg_ar_c0[0] ),
.I2(\reg_ar_a0[0] ),
.I3(o_611),
.F(\counter_out[6]_27 ) 
);
defparam \counter_out[6]_ins17764 .INIT=16'h0777;
LUT4 \level_out[6]_ins17801  (
.I0(\reg_ar_a0[1] ),
.I1(\reg_ar_e0[1] ),
.I2(\ff_active[2] ),
.I3(o_29),
.F(\level_out[6]_27 ) 
);
defparam \level_out[6]_ins17801 .INIT=16'hCA00;
LUT2 \w_state_out[0]_ins17809  (
.I0(\ff_level_e[6] ),
.I1(\ff_state_e[2] ),
.F(\w_state_out[0]_31 ) 
);
defparam \w_state_out[0]_ins17809 .INIT=4'h1;
LUT4 \w_state_out[0]_ins17810  (
.I0(n3_13),
.I1(n3),
.I2(n3_15_25),
.I3(n3_17),
.F(\w_state_out[0]_33 ) 
);
defparam \w_state_out[0]_ins17810 .INIT=16'h9009;
LUT4 \w_state_out[0]_ins17811  (
.I0(\reg_sl_e0[5] ),
.I1(\ff_level_e[5] ),
.I2(\ff_level_e[4] ),
.I3(\reg_sl_e0[4] ),
.F(\w_state_out[0]_35 ) 
);
defparam \w_state_out[0]_ins17811 .INIT=16'h9009;
LUT2 \w_state_out[0]_ins17812  (
.I0(n3_17_26),
.I1(n3_19),
.F(\w_state_out[0]_37 ) 
);
defparam \w_state_out[0]_ins17812 .INIT=4'h9;
LUT4 \w_state_out[0]_ins17813  (
.I0(n3_7),
.I1(n3_27),
.I2(n3_21_27),
.I3(n3_23),
.F(\w_state_out[0]_39 ) 
);
defparam \w_state_out[0]_ins17813 .INIT=16'h1001;
LUT4 \w_state_out[0]_ins17814  (
.I0(\reg_sl_e0[3] ),
.I1(\ff_level_e[3] ),
.I2(\ff_level_e[1] ),
.I3(\reg_sl_e0[1] ),
.F(\w_state_out[0]_41 ) 
);
defparam \w_state_out[0]_ins17814 .INIT=16'h9009;
LUT3 \counter_out[19]_ins17881  (
.I0(\counter_out[15]_11 ),
.I1(\counter_out[19]_29 ),
.I2(n3_17_28),
.F(\counter_out[19]_41 ) 
);
defparam \counter_out[19]_ins17881 .INIT=8'h20;
LUT3 \counter_out[19]_ins17882  (
.I0(\counter_out[15]_11 ),
.I1(\counter_out[19]_29 ),
.I2(\reg_dr_e0[7] ),
.F(\counter_out[19]_43 ) 
);
defparam \counter_out[19]_ins17882 .INIT=8'h20;
MUX2_LUT5 \counter_out[19]_ins17883  (
.I0(\counter_out[19]_41 ),
.I1(\counter_out[19]_43 ),
.S0(\ff_active[2] ),
.O(\counter_out[19]_45 ) 
);
LUT4 \counter_out[19]_ins17884  (
.I0(\w_state_out[1] ),
.I1(\counter_out[19]_35 ),
.I2(\w_state_out[2]_9 ),
.I3(n3_17_29),
.F(\counter_out[19]_47 ) 
);
defparam \counter_out[19]_ins17884 .INIT=16'h0800;
LUT4 \counter_out[19]_ins17885  (
.I0(\w_state_out[1] ),
.I1(\counter_out[19]_35 ),
.I2(\w_state_out[2]_9 ),
.I3(\reg_sr_e0[7] ),
.F(\counter_out[19]_49 ) 
);
defparam \counter_out[19]_ins17885 .INIT=16'h0800;
MUX2_LUT5 \counter_out[19]_ins17886  (
.I0(\counter_out[19]_47 ),
.I1(\counter_out[19]_49 ),
.S0(\ff_active[2] ),
.O(\counter_out[19]_51 ) 
);
LUT3 \counter_out[18]_ins17887  (
.I0(\counter_out[15]_11 ),
.I1(\counter_out[19]_29 ),
.I2(n3_19_30),
.F(\counter_out[18]_27 ) 
);
defparam \counter_out[18]_ins17887 .INIT=8'h20;
LUT3 \counter_out[18]_ins17888  (
.I0(\counter_out[15]_11 ),
.I1(\counter_out[19]_29 ),
.I2(\reg_dr_e0[6] ),
.F(\counter_out[18]_29 ) 
);
defparam \counter_out[18]_ins17888 .INIT=8'h20;
MUX2_LUT5 \counter_out[18]_ins17889  (
.I0(\counter_out[18]_27 ),
.I1(\counter_out[18]_29 ),
.S0(\ff_active[2] ),
.O(\counter_out[18]_31 ) 
);
LUT4 \counter_out[18]_ins17890  (
.I0(\w_state_out[1] ),
.I1(\counter_out[19]_35 ),
.I2(\w_state_out[2]_9 ),
.I3(n3_19_31),
.F(\counter_out[18]_33 ) 
);
defparam \counter_out[18]_ins17890 .INIT=16'h0800;
LUT4 \counter_out[18]_ins17891  (
.I0(\w_state_out[1] ),
.I1(\counter_out[19]_35 ),
.I2(\w_state_out[2]_9 ),
.I3(\reg_sr_e0[6] ),
.F(\counter_out[18]_35 ) 
);
defparam \counter_out[18]_ins17891 .INIT=16'h0800;
MUX2_LUT5 \counter_out[18]_ins17892  (
.I0(\counter_out[18]_33 ),
.I1(\counter_out[18]_35 ),
.S0(\ff_active[2] ),
.O(\counter_out[18]_37 ) 
);
LUT4 \counter_out[17]_ins17893  (
.I0(\counter_out[19]_35 ),
.I1(\w_state_out[1] ),
.I2(\w_state_out[2]_9 ),
.I3(n3_21_32),
.F(\counter_out[17]_21 ) 
);
defparam \counter_out[17]_ins17893 .INIT=16'h0800;
LUT4 \counter_out[17]_ins17894  (
.I0(\counter_out[19]_35 ),
.I1(\w_state_out[1] ),
.I2(\w_state_out[2]_9 ),
.I3(\reg_sr_e0[5] ),
.F(\counter_out[17]_23 ) 
);
defparam \counter_out[17]_ins17894 .INIT=16'h0800;
MUX2_LUT5 \counter_out[17]_ins17895  (
.I0(\counter_out[17]_21 ),
.I1(\counter_out[17]_23 ),
.S0(\ff_active[2] ),
.O(\counter_out[17]_25 ) 
);
LUT3 \counter_out[17]_ins17896  (
.I0(\counter_out[15]_11 ),
.I1(\counter_out[19]_29 ),
.I2(n3_21_33),
.F(\counter_out[17]_27 ) 
);
defparam \counter_out[17]_ins17896 .INIT=8'h20;
LUT3 \counter_out[17]_ins17897  (
.I0(\counter_out[15]_11 ),
.I1(\counter_out[19]_29 ),
.I2(\reg_dr_e0[5] ),
.F(\counter_out[17]_29 ) 
);
defparam \counter_out[17]_ins17897 .INIT=8'h20;
MUX2_LUT5 \counter_out[17]_ins17898  (
.I0(\counter_out[17]_27 ),
.I1(\counter_out[17]_29 ),
.S0(\ff_active[2] ),
.O(\counter_out[17]_31 ) 
);
LUT4 \counter_out[16]_ins17899  (
.I0(\w_state_out[1] ),
.I1(\counter_out[19]_35 ),
.I2(\w_state_out[2]_9 ),
.I3(n3_23_34),
.F(\counter_out[16]_27 ) 
);
defparam \counter_out[16]_ins17899 .INIT=16'h0800;
LUT4 \counter_out[16]_ins17900  (
.I0(\w_state_out[1] ),
.I1(\counter_out[19]_35 ),
.I2(\w_state_out[2]_9 ),
.I3(\reg_sr_e0[4] ),
.F(\counter_out[16]_29 ) 
);
defparam \counter_out[16]_ins17900 .INIT=16'h0800;
MUX2_LUT5 \counter_out[16]_ins17901  (
.I0(\counter_out[16]_27 ),
.I1(\counter_out[16]_29 ),
.S0(\ff_active[2] ),
.O(\counter_out[16]_31 ) 
);
LUT3 \counter_out[16]_ins17902  (
.I0(\counter_out[15]_11 ),
.I1(\counter_out[19]_29 ),
.I2(n3_23_35),
.F(\counter_out[16]_33 ) 
);
defparam \counter_out[16]_ins17902 .INIT=8'h20;
LUT3 \counter_out[16]_ins17903  (
.I0(\counter_out[15]_11 ),
.I1(\counter_out[19]_29 ),
.I2(\reg_dr_e0[4] ),
.F(\counter_out[16]_35 ) 
);
defparam \counter_out[16]_ins17903 .INIT=8'h20;
MUX2_LUT5 \counter_out[16]_ins17904  (
.I0(\counter_out[16]_33 ),
.I1(\counter_out[16]_35 ),
.S0(\ff_active[2] ),
.O(\counter_out[16]_37 ) 
);
LUT4 \counter_out[15]_ins17905  (
.I0(\w_state_out[2] ),
.I1(\counter_out[19]_35 ),
.I2(\w_state_out[1] ),
.I3(n3_25_36),
.F(\counter_out[15]_25 ) 
);
defparam \counter_out[15]_ins17905 .INIT=16'h0200;
LUT4 \counter_out[15]_ins17906  (
.I0(\w_state_out[2] ),
.I1(\counter_out[19]_35 ),
.I2(\w_state_out[1] ),
.I3(\reg_rr_e0[3] ),
.F(\counter_out[15]_27 ) 
);
defparam \counter_out[15]_ins17906 .INIT=16'h0200;
MUX2_LUT5 \counter_out[15]_ins17907  (
.I0(\counter_out[15]_25 ),
.I1(\counter_out[15]_27 ),
.S0(\ff_active[2] ),
.O(\counter_out[15]_29 ) 
);
LUT3 \counter_out[14]_ins17908  (
.I0(\counter_out[15]_11 ),
.I1(\counter_out[19]_29 ),
.I2(n3_27_37),
.F(\counter_out[14]_29 ) 
);
defparam \counter_out[14]_ins17908 .INIT=8'h20;
LUT3 \counter_out[14]_ins17909  (
.I0(\counter_out[15]_11 ),
.I1(\counter_out[19]_29 ),
.I2(\reg_dr_e0[2] ),
.F(\counter_out[14]_31 ) 
);
defparam \counter_out[14]_ins17909 .INIT=8'h20;
MUX2_LUT5 \counter_out[14]_ins17910  (
.I0(\counter_out[14]_29 ),
.I1(\counter_out[14]_31 ),
.S0(\ff_active[2] ),
.O(\counter_out[14]_33 ) 
);
LUT4 \counter_out[14]_ins17911  (
.I0(\w_state_out[1] ),
.I1(\counter_out[19]_35 ),
.I2(\w_state_out[2]_9 ),
.I3(n3_27_38),
.F(\counter_out[14]_35 ) 
);
defparam \counter_out[14]_ins17911 .INIT=16'h0800;
LUT4 \counter_out[14]_ins17912  (
.I0(\w_state_out[1] ),
.I1(\counter_out[19]_35 ),
.I2(\w_state_out[2]_9 ),
.I3(\reg_sr_e0[2] ),
.F(\counter_out[14]_37 ) 
);
defparam \counter_out[14]_ins17912 .INIT=16'h0800;
MUX2_LUT5 \counter_out[14]_ins17913  (
.I0(\counter_out[14]_35 ),
.I1(\counter_out[14]_37 ),
.S0(\ff_active[2] ),
.O(\counter_out[14]_39 ) 
);
LUT3 \counter_out[6]_ins17914  (
.I0(\counter_out[15]_11 ),
.I1(\counter_out[19]_29 ),
.I2(n3_31_39),
.F(\counter_out[6]_29 ) 
);
defparam \counter_out[6]_ins17914 .INIT=8'h20;
LUT3 \counter_out[6]_ins17915  (
.I0(\counter_out[15]_11 ),
.I1(\counter_out[19]_29 ),
.I2(\reg_dr_e0[0] ),
.F(\counter_out[6]_31 ) 
);
defparam \counter_out[6]_ins17915 .INIT=8'h20;
MUX2_LUT5 \counter_out[6]_ins17916  (
.I0(\counter_out[6]_29 ),
.I1(\counter_out[6]_31 ),
.S0(\ff_active[2] ),
.O(\counter_out[6]_33 ) 
);
LUT4 \counter_out[6]_ins17917  (
.I0(\w_state_out[1] ),
.I1(\counter_out[19]_35 ),
.I2(\w_state_out[2]_9 ),
.I3(n3_31_40),
.F(\counter_out[6]_35 ) 
);
defparam \counter_out[6]_ins17917 .INIT=16'h0800;
LUT4 \counter_out[6]_ins17918  (
.I0(\w_state_out[1] ),
.I1(\counter_out[19]_35 ),
.I2(\w_state_out[2]_9 ),
.I3(\reg_sr_e0[0] ),
.F(\counter_out[6]_37 ) 
);
defparam \counter_out[6]_ins17918 .INIT=16'h0800;
MUX2_LUT5 \counter_out[6]_ins17919  (
.I0(\counter_out[6]_35 ),
.I1(\counter_out[6]_37 ),
.S0(\ff_active[2] ),
.O(\counter_out[6]_39 ) 
);
LUT3 n37_ins17938 (
.I0(\counter_out[15]_11 ),
.I1(\counter_out[19]_29 ),
.I2(n3_29_41),
.F(n37_25) 
);
defparam n37_ins17938.INIT=8'h20;
LUT3 n37_ins17939 (
.I0(\counter_out[15]_11 ),
.I1(\counter_out[19]_29 ),
.I2(\reg_dr_e0[1] ),
.F(n37_27) 
);
defparam n37_ins17939.INIT=8'h20;
MUX2_LUT5 n37_ins17940 (
.I0(n37_25),
.I1(n37_27),
.S0(\ff_active[2] ),
.O(n37_29) 
);
LUT4 n37_ins17941 (
.I0(\w_state_out[1] ),
.I1(\counter_out[19]_35 ),
.I2(\w_state_out[2]_9 ),
.I3(n3_29_42),
.F(n37_31) 
);
defparam n37_ins17941.INIT=16'h0800;
LUT4 n37_ins17942 (
.I0(\w_state_out[1] ),
.I1(\counter_out[19]_35 ),
.I2(\w_state_out[2]_9 ),
.I3(\reg_sr_e0[1] ),
.F(n37_33) 
);
defparam n37_ins17942.INIT=16'h0800;
MUX2_LUT5 n37_ins17943 (
.I0(n37_31),
.I1(n37_33),
.S0(\ff_active[2] ),
.O(n37_35) 
);
LUT3 \counter_out[12]_ins17944  (
.I0(\ff_active[0] ),
.I1(\reg_ar_b0[6] ),
.I2(\reg_ar_a0[6] ),
.F(\counter_out[12]_25 ) 
);
defparam \counter_out[12]_ins17944 .INIT=8'h27;
LUT3 \counter_out[12]_ins17945  (
.I0(\ff_active[0] ),
.I1(\reg_ar_b0[6] ),
.I2(\reg_ar_c0[6] ),
.F(\counter_out[12]_27 ) 
);
defparam \counter_out[12]_ins17945 .INIT=8'hAF;
MUX2_LUT5 \counter_out[12]_ins17946  (
.I0(\counter_out[12]_25 ),
.I1(\counter_out[12]_27 ),
.S0(\ff_active[1] ),
.O(\counter_out[12]_29 ) 
);
LUT4 \level_out[6]_ins17951  (
.I0(ch_e0_key_off),
.I1(\ff_active[0] ),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(\level_out[6]_31 ) 
);
defparam \level_out[6]_ins17951 .INIT=16'h0200;
LUT4 \level_out[6]_ins17952  (
.I0(\reg_ar_c0[1] ),
.I1(\ff_active[0] ),
.I2(\ff_active[2] ),
.I3(\ff_active[1] ),
.F(\level_out[6]_33 ) 
);
defparam \level_out[6]_ins17952 .INIT=16'h0200;
LUT4 \counter_out[10]_ins17953  (
.I0(\reg_ar_c0[4] ),
.I1(\ff_active[0] ),
.I2(\ff_active[2] ),
.I3(\ff_active[1] ),
.F(\counter_out[10]_15 ) 
);
defparam \counter_out[10]_ins17953 .INIT=16'h0200;
LUT4 \counter_out[11]_ins17954  (
.I0(\reg_ar_c0[5] ),
.I1(\ff_active[0] ),
.I2(\ff_active[2] ),
.I3(\ff_active[1] ),
.F(\counter_out[11]_15 ) 
);
defparam \counter_out[11]_ins17954 .INIT=16'h0200;
LUT3 \counter_out[19]_ins17955  (
.I0(\counter_out[19]_21 ),
.I1(\w_state_out[0]_7 ),
.I2(\w_state_out[0]_9 ),
.F(\counter_out[19]_53 ) 
);
defparam \counter_out[19]_ins17955 .INIT=8'h02;
LUT4 \counter_out[5]_ins17960  (
.I0(\counter_out[5]_7 ),
.I1(\counter_out[5]_9 ),
.I2(\level_out[0]_7 ),
.I3(\counter_out[13]_5 ),
.F(\counter_out[5] ) 
);
defparam \counter_out[5]_ins17960 .INIT=16'hF9FF;
LUT4 \counter_out[3]_ins17961  (
.I0(\counter_out[3]_7 ),
.I1(\counter_out[3]_9 ),
.I2(\level_out[0]_7 ),
.I3(\counter_out[13]_5 ),
.F(\counter_out[3] ) 
);
defparam \counter_out[3]_ins17961 .INIT=16'hF9FF;
LUT4 \counter_out[2]_ins17962  (
.I0(\counter_out[2]_7 ),
.I1(\counter_out[2]_9 ),
.I2(\level_out[0]_7 ),
.I3(\counter_out[13]_5 ),
.F(\counter_out[2] ) 
);
defparam \counter_out[2]_ins17962 .INIT=16'hF9FF;
LUT3 \counter_out[0]_ins17963  (
.I0(\counter_out[0]_15 ),
.I1(\level_out[0]_7 ),
.I2(\counter_out[13]_5 ),
.F(\counter_out[0] ) 
);
defparam \counter_out[0]_ins17963 .INIT=8'hEF;
LUT4 \counter_out[10]_ins17964  (
.I0(\counter_out[10]_19 ),
.I1(\counter_out[10]_7 ),
.I2(\level_out[0]_7 ),
.I3(\counter_out[13]_5 ),
.F(\counter_out[10] ) 
);
defparam \counter_out[10]_ins17964 .INIT=16'hCACC;
LUT4 \counter_out[11]_ins17965  (
.I0(\counter_out[11]_5 ),
.I1(\counter_out[11]_7 ),
.I2(\level_out[0]_7 ),
.I3(\counter_out[13]_5 ),
.F(\counter_out[11] ) 
);
defparam \counter_out[11]_ins17965 .INIT=16'hCACC;
LUT4 \counter_out[19]_ins17966  (
.I0(\level_out[0]_17 ),
.I1(\counter_out[13]_13 ),
.I2(\counter_out[5]_9 ),
.I3(\counter_out[13]_15 ),
.F(\counter_out[19]_55 ) 
);
defparam \counter_out[19]_ins17966 .INIT=16'h8000;
LUT4 \w_state_out[2]_ins18048  (
.I0(\w_state_out[2]_7 ),
.I1(\w_state_out[2]_13 ),
.I2(\w_state_out[2]_15 ),
.I3(\level_out[0]_19 ),
.F(\w_state_out[2] ) 
);
defparam \w_state_out[2]_ins18048 .INIT=16'h5400;
LUT4 \level_out[0]_ins18077  (
.I0(\counter_out[16]_19 ),
.I1(\counter_out[16]_15 ),
.I2(\counter_out[15]_17 ),
.I3(\counter_out[13]_7 ),
.F(\level_out[0]_17 ) 
);
defparam \level_out[0]_ins18077 .INIT=16'h8000;
LUT3 \counter_out[9]_ins18078  (
.I0(\counter_out[12]_13 ),
.I1(\counter_out[13]_13 ),
.I2(\counter_out[5]_9 ),
.F(\counter_out[9]_7 ) 
);
defparam \counter_out[9]_ins18078 .INIT=8'h6A;
LUT4 \counter_out[10]_ins18079  (
.I0(\counter_out[12]_13 ),
.I1(\counter_out[13]_13 ),
.I2(\counter_out[5]_9 ),
.I3(\counter_out[12]_15 ),
.F(\counter_out[10]_19 ) 
);
defparam \counter_out[10]_ins18079 .INIT=16'h807F;
LUT3 \counter_out[6]_ins18080  (
.I0(\counter_out[7]_11 ),
.I1(\counter_out[5]_7 ),
.I2(\counter_out[5]_9 ),
.F(\counter_out[6]_41 ) 
);
defparam \counter_out[6]_ins18080 .INIT=8'h6A;
LUT3 \counter_out[7]_ins18081  (
.I0(\counter_out[7]_11 ),
.I1(\counter_out[5]_7 ),
.I2(\counter_out[5]_9 ),
.F(\counter_out[7]_15 ) 
);
defparam \counter_out[7]_ins18081 .INIT=8'h80;
LUT4 \level_out[0]_ins18129  (
.I0(ch_e0_key_on),
.I1(ch_e0_key_off),
.I2(o),
.I3(\level_out[0]_15 ),
.F(\level_out[0]_19 ) 
);
defparam \level_out[0]_ins18129 .INIT=16'h001F;
LUT4 \counter_out[19]_ins18130  (
.I0(\w_state_out[2]_11 ),
.I1(n3_3_15),
.I2(ch_e0_key_release),
.I3(\ff_active[2] ),
.F(\counter_out[19]_57 ) 
);
defparam \counter_out[19]_ins18130 .INIT=16'h0511;
LUT3 \counter_out[0]_ins18132  (
.I0(\ff_active[2] ),
.I1(n3_79),
.I2(\counter_out[0]_11 ),
.F(\counter_out[0]_15 ) 
);
defparam \counter_out[0]_ins18132 .INIT=8'h0B;
LUT3 \w_state_out[0]_ins18133  (
.I0(\ff_active[2] ),
.I1(n3_11),
.I2(\w_state_out[1]_29 ),
.F(\w_state_out[0]_43 ) 
);
defparam \w_state_out[0]_ins18133 .INIT=8'h0B;
LUT4 \w_state_out[1]_ins18134  (
.I0(\w_state_out[1]_29 ),
.I1(\ff_active[2] ),
.I2(n3_11),
.I3(\w_state_out[2]_13 ),
.F(\w_state_out[1]_33 ) 
);
defparam \w_state_out[1]_ins18134 .INIT=16'h00BA;
LUT4 \counter_out[7]_ins18137  (
.I0(\counter_out[19]_21 ),
.I1(\w_state_out[0]_7 ),
.I2(\w_state_out[0]_9 ),
.I3(n37_9),
.F(\counter_out[7]_17 ) 
);
defparam \counter_out[7]_ins18137 .INIT=16'h0200;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_dr_selector  (\ff_active[1] ,\reg_dr_a0[7] ,\reg_dr_b0[7] ,\ff_active[0] ,\reg_dr_c0[7] ,\reg_dr_d0[7] ,\reg_dr_a0[6] ,\reg_dr_b0[6] ,\reg_dr_c0[6] ,\reg_dr_d0[6] ,\reg_dr_a0[5] ,\reg_dr_b0[5] ,\reg_dr_c0[5] ,\reg_dr_d0[5] ,\reg_dr_a0[4] ,\reg_dr_b0[4] ,\reg_dr_c0[4] ,\reg_dr_d0[4] ,\reg_dr_a0[3] ,\reg_dr_b0[3] ,\reg_dr_c0[3] ,\reg_dr_d0[3] ,\reg_dr_a0[2] ,\reg_dr_b0[2] ,\reg_dr_c0[2] ,\reg_dr_d0[2] ,\reg_dr_a0[1] ,\reg_dr_b0[1] ,\reg_dr_c0[1] ,\reg_dr_d0[1] ,\reg_dr_a0[0] ,\reg_dr_b0[0] ,\reg_dr_c0[0] ,\reg_dr_d0[0] ,n3_17_28,n3_19_30,n3_21_33,n3_23_35,n3_25_21,n3_27_37,n3_29_41,n3_31_39);
input \ff_active[1] ;
input \reg_dr_a0[7] ;
input \reg_dr_b0[7] ;
input \ff_active[0] ;
input \reg_dr_c0[7] ;
input \reg_dr_d0[7] ;
input \reg_dr_a0[6] ;
input \reg_dr_b0[6] ;
input \reg_dr_c0[6] ;
input \reg_dr_d0[6] ;
input \reg_dr_a0[5] ;
input \reg_dr_b0[5] ;
input \reg_dr_c0[5] ;
input \reg_dr_d0[5] ;
input \reg_dr_a0[4] ;
input \reg_dr_b0[4] ;
input \reg_dr_c0[4] ;
input \reg_dr_d0[4] ;
input \reg_dr_a0[3] ;
input \reg_dr_b0[3] ;
input \reg_dr_c0[3] ;
input \reg_dr_d0[3] ;
input \reg_dr_a0[2] ;
input \reg_dr_b0[2] ;
input \reg_dr_c0[2] ;
input \reg_dr_d0[2] ;
input \reg_dr_a0[1] ;
input \reg_dr_b0[1] ;
input \reg_dr_c0[1] ;
input \reg_dr_d0[1] ;
input \reg_dr_a0[0] ;
input \reg_dr_b0[0] ;
input \reg_dr_c0[0] ;
input \reg_dr_d0[0] ;
output n3_17_28;
output n3_19_30;
output n3_21_33;
output n3_23_35;
output n3_25_21;
output n3_27_37;
output n3_29_41;
output n3_31_39;
wire n3_17_28;
wire n3_19_30;
wire n3_21_33;
wire n3_23_35;
wire n3_25_21;
wire n3_27_37;
wire n3_29_41;
wire n3_31_39;
wire n1_19;
wire n2_17;
wire n1_21;
wire n2_19;
wire n1_23;
wire n2_21;
wire n1_25;
wire n2_23;
wire n1_27;
wire n2_25;
wire n1_29;
wire n2_27;
wire n1_31;
wire n2_29;
wire n1_33;
wire n2_31;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins15621 (
.I0(n1_19),
.I1(n2_17),
.S0(\ff_active[1] ),
.O(n3_17_28) 
);
MUX2_LUT5 n3_ins15622 (
.I0(n1_21),
.I1(n2_19),
.S0(\ff_active[1] ),
.O(n3_19_30) 
);
MUX2_LUT5 n3_ins15623 (
.I0(n1_23),
.I1(n2_21),
.S0(\ff_active[1] ),
.O(n3_21_33) 
);
MUX2_LUT5 n3_ins15624 (
.I0(n1_25),
.I1(n2_23),
.S0(\ff_active[1] ),
.O(n3_23_35) 
);
MUX2_LUT5 n3_ins15625 (
.I0(n1_27),
.I1(n2_25),
.S0(\ff_active[1] ),
.O(n3_25_21) 
);
MUX2_LUT5 n3_ins15626 (
.I0(n1_29),
.I1(n2_27),
.S0(\ff_active[1] ),
.O(n3_27_37) 
);
MUX2_LUT5 n3_ins15627 (
.I0(n1_31),
.I1(n2_29),
.S0(\ff_active[1] ),
.O(n3_29_41) 
);
MUX2_LUT5 n3_ins15628 (
.I0(n1_33),
.I1(n2_31),
.S0(\ff_active[1] ),
.O(n3_31_39) 
);
LUT3 n1_ins16067 (
.I0(\reg_dr_a0[7] ),
.I1(\reg_dr_b0[7] ),
.I2(\ff_active[0] ),
.F(n1_19) 
);
defparam n1_ins16067.INIT=8'hCA;
LUT3 n2_ins16068 (
.I0(\reg_dr_c0[7] ),
.I1(\reg_dr_d0[7] ),
.I2(\ff_active[0] ),
.F(n2_17) 
);
defparam n2_ins16068.INIT=8'hCA;
LUT3 n1_ins16069 (
.I0(\reg_dr_a0[6] ),
.I1(\reg_dr_b0[6] ),
.I2(\ff_active[0] ),
.F(n1_21) 
);
defparam n1_ins16069.INIT=8'hCA;
LUT3 n2_ins16070 (
.I0(\reg_dr_c0[6] ),
.I1(\reg_dr_d0[6] ),
.I2(\ff_active[0] ),
.F(n2_19) 
);
defparam n2_ins16070.INIT=8'hCA;
LUT3 n1_ins16071 (
.I0(\reg_dr_a0[5] ),
.I1(\reg_dr_b0[5] ),
.I2(\ff_active[0] ),
.F(n1_23) 
);
defparam n1_ins16071.INIT=8'hCA;
LUT3 n2_ins16072 (
.I0(\reg_dr_c0[5] ),
.I1(\reg_dr_d0[5] ),
.I2(\ff_active[0] ),
.F(n2_21) 
);
defparam n2_ins16072.INIT=8'hCA;
LUT3 n1_ins16073 (
.I0(\reg_dr_a0[4] ),
.I1(\reg_dr_b0[4] ),
.I2(\ff_active[0] ),
.F(n1_25) 
);
defparam n1_ins16073.INIT=8'hCA;
LUT3 n2_ins16074 (
.I0(\reg_dr_c0[4] ),
.I1(\reg_dr_d0[4] ),
.I2(\ff_active[0] ),
.F(n2_23) 
);
defparam n2_ins16074.INIT=8'hCA;
LUT3 n1_ins16075 (
.I0(\reg_dr_a0[3] ),
.I1(\reg_dr_b0[3] ),
.I2(\ff_active[0] ),
.F(n1_27) 
);
defparam n1_ins16075.INIT=8'hCA;
LUT3 n2_ins16076 (
.I0(\reg_dr_c0[3] ),
.I1(\reg_dr_d0[3] ),
.I2(\ff_active[0] ),
.F(n2_25) 
);
defparam n2_ins16076.INIT=8'hCA;
LUT3 n1_ins16077 (
.I0(\reg_dr_a0[2] ),
.I1(\reg_dr_b0[2] ),
.I2(\ff_active[0] ),
.F(n1_29) 
);
defparam n1_ins16077.INIT=8'hCA;
LUT3 n2_ins16078 (
.I0(\reg_dr_c0[2] ),
.I1(\reg_dr_d0[2] ),
.I2(\ff_active[0] ),
.F(n2_27) 
);
defparam n2_ins16078.INIT=8'hCA;
LUT3 n1_ins16079 (
.I0(\reg_dr_a0[1] ),
.I1(\reg_dr_b0[1] ),
.I2(\ff_active[0] ),
.F(n1_31) 
);
defparam n1_ins16079.INIT=8'hCA;
LUT3 n2_ins16080 (
.I0(\reg_dr_c0[1] ),
.I1(\reg_dr_d0[1] ),
.I2(\ff_active[0] ),
.F(n2_29) 
);
defparam n2_ins16080.INIT=8'hCA;
LUT3 n1_ins16081 (
.I0(\reg_dr_a0[0] ),
.I1(\reg_dr_b0[0] ),
.I2(\ff_active[0] ),
.F(n1_33) 
);
defparam n1_ins16081.INIT=8'hCA;
LUT3 n2_ins16082 (
.I0(\reg_dr_c0[0] ),
.I1(\reg_dr_d0[0] ),
.I2(\ff_active[0] ),
.F(n2_31) 
);
defparam n2_ins16082.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_sr_selector  (\ff_active[1] ,\reg_sr_a0[7] ,\reg_sr_b0[7] ,\ff_active[0] ,\reg_sr_c0[7] ,\reg_sr_d0[7] ,\reg_sr_a0[6] ,\reg_sr_b0[6] ,\reg_sr_c0[6] ,\reg_sr_d0[6] ,\reg_sr_a0[5] ,\reg_sr_b0[5] ,\reg_sr_c0[5] ,\reg_sr_d0[5] ,\reg_sr_a0[4] ,\reg_sr_b0[4] ,\reg_sr_c0[4] ,\reg_sr_d0[4] ,\reg_sr_a0[3] ,\reg_sr_b0[3] ,\reg_sr_c0[3] ,\reg_sr_d0[3] ,\reg_sr_a0[2] ,\reg_sr_b0[2] ,\reg_sr_c0[2] ,\reg_sr_d0[2] ,\reg_sr_a0[1] ,\reg_sr_b0[1] ,\reg_sr_c0[1] ,\reg_sr_d0[1] ,\reg_sr_a0[0] ,\reg_sr_b0[0] ,\reg_sr_c0[0] ,\reg_sr_d0[0] ,n3_17_29,n3_19_31,n3_21_32,n3_23_34,n3_25_20,n3_27_38,n3_29_42,n3_31_40);
input \ff_active[1] ;
input \reg_sr_a0[7] ;
input \reg_sr_b0[7] ;
input \ff_active[0] ;
input \reg_sr_c0[7] ;
input \reg_sr_d0[7] ;
input \reg_sr_a0[6] ;
input \reg_sr_b0[6] ;
input \reg_sr_c0[6] ;
input \reg_sr_d0[6] ;
input \reg_sr_a0[5] ;
input \reg_sr_b0[5] ;
input \reg_sr_c0[5] ;
input \reg_sr_d0[5] ;
input \reg_sr_a0[4] ;
input \reg_sr_b0[4] ;
input \reg_sr_c0[4] ;
input \reg_sr_d0[4] ;
input \reg_sr_a0[3] ;
input \reg_sr_b0[3] ;
input \reg_sr_c0[3] ;
input \reg_sr_d0[3] ;
input \reg_sr_a0[2] ;
input \reg_sr_b0[2] ;
input \reg_sr_c0[2] ;
input \reg_sr_d0[2] ;
input \reg_sr_a0[1] ;
input \reg_sr_b0[1] ;
input \reg_sr_c0[1] ;
input \reg_sr_d0[1] ;
input \reg_sr_a0[0] ;
input \reg_sr_b0[0] ;
input \reg_sr_c0[0] ;
input \reg_sr_d0[0] ;
output n3_17_29;
output n3_19_31;
output n3_21_32;
output n3_23_34;
output n3_25_20;
output n3_27_38;
output n3_29_42;
output n3_31_40;
wire n3_17_29;
wire n3_19_31;
wire n3_21_32;
wire n3_23_34;
wire n3_25_20;
wire n3_27_38;
wire n3_29_42;
wire n3_31_40;
wire n1_19_43;
wire n2_17_44;
wire n1_21_45;
wire n2_19_46;
wire n1_23_47;
wire n2_21_48;
wire n1_25_49;
wire n2_23_50;
wire n1_27_51;
wire n2_25_52;
wire n1_29_53;
wire n2_27_54;
wire n1_31_55;
wire n2_29_56;
wire n1_33_57;
wire n2_31_58;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins15629 (
.I0(n1_19_43),
.I1(n2_17_44),
.S0(\ff_active[1] ),
.O(n3_17_29) 
);
MUX2_LUT5 n3_ins15630 (
.I0(n1_21_45),
.I1(n2_19_46),
.S0(\ff_active[1] ),
.O(n3_19_31) 
);
MUX2_LUT5 n3_ins15631 (
.I0(n1_23_47),
.I1(n2_21_48),
.S0(\ff_active[1] ),
.O(n3_21_32) 
);
MUX2_LUT5 n3_ins15632 (
.I0(n1_25_49),
.I1(n2_23_50),
.S0(\ff_active[1] ),
.O(n3_23_34) 
);
MUX2_LUT5 n3_ins15633 (
.I0(n1_27_51),
.I1(n2_25_52),
.S0(\ff_active[1] ),
.O(n3_25_20) 
);
MUX2_LUT5 n3_ins15634 (
.I0(n1_29_53),
.I1(n2_27_54),
.S0(\ff_active[1] ),
.O(n3_27_38) 
);
MUX2_LUT5 n3_ins15635 (
.I0(n1_31_55),
.I1(n2_29_56),
.S0(\ff_active[1] ),
.O(n3_29_42) 
);
MUX2_LUT5 n3_ins15636 (
.I0(n1_33_57),
.I1(n2_31_58),
.S0(\ff_active[1] ),
.O(n3_31_40) 
);
LUT3 n1_ins16083 (
.I0(\reg_sr_a0[7] ),
.I1(\reg_sr_b0[7] ),
.I2(\ff_active[0] ),
.F(n1_19_43) 
);
defparam n1_ins16083.INIT=8'hCA;
LUT3 n2_ins16084 (
.I0(\reg_sr_c0[7] ),
.I1(\reg_sr_d0[7] ),
.I2(\ff_active[0] ),
.F(n2_17_44) 
);
defparam n2_ins16084.INIT=8'hCA;
LUT3 n1_ins16085 (
.I0(\reg_sr_a0[6] ),
.I1(\reg_sr_b0[6] ),
.I2(\ff_active[0] ),
.F(n1_21_45) 
);
defparam n1_ins16085.INIT=8'hCA;
LUT3 n2_ins16086 (
.I0(\reg_sr_c0[6] ),
.I1(\reg_sr_d0[6] ),
.I2(\ff_active[0] ),
.F(n2_19_46) 
);
defparam n2_ins16086.INIT=8'hCA;
LUT3 n1_ins16087 (
.I0(\reg_sr_a0[5] ),
.I1(\reg_sr_b0[5] ),
.I2(\ff_active[0] ),
.F(n1_23_47) 
);
defparam n1_ins16087.INIT=8'hCA;
LUT3 n2_ins16088 (
.I0(\reg_sr_c0[5] ),
.I1(\reg_sr_d0[5] ),
.I2(\ff_active[0] ),
.F(n2_21_48) 
);
defparam n2_ins16088.INIT=8'hCA;
LUT3 n1_ins16089 (
.I0(\reg_sr_a0[4] ),
.I1(\reg_sr_b0[4] ),
.I2(\ff_active[0] ),
.F(n1_25_49) 
);
defparam n1_ins16089.INIT=8'hCA;
LUT3 n2_ins16090 (
.I0(\reg_sr_c0[4] ),
.I1(\reg_sr_d0[4] ),
.I2(\ff_active[0] ),
.F(n2_23_50) 
);
defparam n2_ins16090.INIT=8'hCA;
LUT3 n1_ins16091 (
.I0(\reg_sr_a0[3] ),
.I1(\reg_sr_b0[3] ),
.I2(\ff_active[0] ),
.F(n1_27_51) 
);
defparam n1_ins16091.INIT=8'hCA;
LUT3 n2_ins16092 (
.I0(\reg_sr_c0[3] ),
.I1(\reg_sr_d0[3] ),
.I2(\ff_active[0] ),
.F(n2_25_52) 
);
defparam n2_ins16092.INIT=8'hCA;
LUT3 n1_ins16093 (
.I0(\reg_sr_a0[2] ),
.I1(\reg_sr_b0[2] ),
.I2(\ff_active[0] ),
.F(n1_29_53) 
);
defparam n1_ins16093.INIT=8'hCA;
LUT3 n2_ins16094 (
.I0(\reg_sr_c0[2] ),
.I1(\reg_sr_d0[2] ),
.I2(\ff_active[0] ),
.F(n2_27_54) 
);
defparam n2_ins16094.INIT=8'hCA;
LUT3 n1_ins16095 (
.I0(\reg_sr_a0[1] ),
.I1(\reg_sr_b0[1] ),
.I2(\ff_active[0] ),
.F(n1_31_55) 
);
defparam n1_ins16095.INIT=8'hCA;
LUT3 n2_ins16096 (
.I0(\reg_sr_c0[1] ),
.I1(\reg_sr_d0[1] ),
.I2(\ff_active[0] ),
.F(n2_29_56) 
);
defparam n2_ins16096.INIT=8'hCA;
LUT3 n1_ins16097 (
.I0(\reg_sr_a0[0] ),
.I1(\reg_sr_b0[0] ),
.I2(\ff_active[0] ),
.F(n1_33_57) 
);
defparam n1_ins16097.INIT=8'hCA;
LUT3 n2_ins16098 (
.I0(\reg_sr_c0[0] ),
.I1(\reg_sr_d0[0] ),
.I2(\ff_active[0] ),
.F(n2_31_58) 
);
defparam n2_ins16098.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_rr_selector  (\ff_active[1] ,\reg_rr_a0[7] ,\reg_rr_b0[7] ,\ff_active[0] ,\reg_rr_c0[7] ,\reg_rr_d0[7] ,\reg_rr_a0[6] ,\reg_rr_b0[6] ,\reg_rr_c0[6] ,\reg_rr_d0[6] ,\reg_rr_a0[5] ,\reg_rr_b0[5] ,\reg_rr_c0[5] ,\reg_rr_d0[5] ,\reg_rr_a0[4] ,\reg_rr_b0[4] ,\reg_rr_c0[4] ,\reg_rr_d0[4] ,\reg_rr_a0[3] ,\reg_rr_b0[3] ,\reg_rr_c0[3] ,\reg_rr_d0[3] ,\reg_rr_a0[2] ,\reg_rr_b0[2] ,\reg_rr_c0[2] ,\reg_rr_d0[2] ,\reg_rr_a0[1] ,\reg_rr_b0[1] ,\reg_rr_c0[1] ,\reg_rr_d0[1] ,\reg_rr_a0[0] ,\reg_rr_b0[0] ,\reg_rr_c0[0] ,\reg_rr_d0[0] ,n3_17_16,n3_19_17,n3_21_18,n3_23_19,n3_25_36,n3_27_22,n3_29,n3_31);
input \ff_active[1] ;
input \reg_rr_a0[7] ;
input \reg_rr_b0[7] ;
input \ff_active[0] ;
input \reg_rr_c0[7] ;
input \reg_rr_d0[7] ;
input \reg_rr_a0[6] ;
input \reg_rr_b0[6] ;
input \reg_rr_c0[6] ;
input \reg_rr_d0[6] ;
input \reg_rr_a0[5] ;
input \reg_rr_b0[5] ;
input \reg_rr_c0[5] ;
input \reg_rr_d0[5] ;
input \reg_rr_a0[4] ;
input \reg_rr_b0[4] ;
input \reg_rr_c0[4] ;
input \reg_rr_d0[4] ;
input \reg_rr_a0[3] ;
input \reg_rr_b0[3] ;
input \reg_rr_c0[3] ;
input \reg_rr_d0[3] ;
input \reg_rr_a0[2] ;
input \reg_rr_b0[2] ;
input \reg_rr_c0[2] ;
input \reg_rr_d0[2] ;
input \reg_rr_a0[1] ;
input \reg_rr_b0[1] ;
input \reg_rr_c0[1] ;
input \reg_rr_d0[1] ;
input \reg_rr_a0[0] ;
input \reg_rr_b0[0] ;
input \reg_rr_c0[0] ;
input \reg_rr_d0[0] ;
output n3_17_16;
output n3_19_17;
output n3_21_18;
output n3_23_19;
output n3_25_36;
output n3_27_22;
output n3_29;
output n3_31;
wire n3_17_16;
wire n3_19_17;
wire n3_21_18;
wire n3_23_19;
wire n3_25_36;
wire n3_27_22;
wire n3_29;
wire n3_31;
wire n1_19_59;
wire n2_17_60;
wire n1_21_61;
wire n2_19_62;
wire n1_23_63;
wire n2_21_64;
wire n1_25_65;
wire n2_23_66;
wire n1_27_67;
wire n2_25_68;
wire n1_29_69;
wire n2_27_70;
wire n1_31_71;
wire n2_29_72;
wire n1_33_73;
wire n2_31_74;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins15637 (
.I0(n1_19_59),
.I1(n2_17_60),
.S0(\ff_active[1] ),
.O(n3_17_16) 
);
MUX2_LUT5 n3_ins15638 (
.I0(n1_21_61),
.I1(n2_19_62),
.S0(\ff_active[1] ),
.O(n3_19_17) 
);
MUX2_LUT5 n3_ins15639 (
.I0(n1_23_63),
.I1(n2_21_64),
.S0(\ff_active[1] ),
.O(n3_21_18) 
);
MUX2_LUT5 n3_ins15640 (
.I0(n1_25_65),
.I1(n2_23_66),
.S0(\ff_active[1] ),
.O(n3_23_19) 
);
MUX2_LUT5 n3_ins15641 (
.I0(n1_27_67),
.I1(n2_25_68),
.S0(\ff_active[1] ),
.O(n3_25_36) 
);
MUX2_LUT5 n3_ins15642 (
.I0(n1_29_69),
.I1(n2_27_70),
.S0(\ff_active[1] ),
.O(n3_27_22) 
);
MUX2_LUT5 n3_ins15643 (
.I0(n1_31_71),
.I1(n2_29_72),
.S0(\ff_active[1] ),
.O(n3_29) 
);
MUX2_LUT5 n3_ins15644 (
.I0(n1_33_73),
.I1(n2_31_74),
.S0(\ff_active[1] ),
.O(n3_31) 
);
LUT3 n1_ins16099 (
.I0(\reg_rr_a0[7] ),
.I1(\reg_rr_b0[7] ),
.I2(\ff_active[0] ),
.F(n1_19_59) 
);
defparam n1_ins16099.INIT=8'hCA;
LUT3 n2_ins16100 (
.I0(\reg_rr_c0[7] ),
.I1(\reg_rr_d0[7] ),
.I2(\ff_active[0] ),
.F(n2_17_60) 
);
defparam n2_ins16100.INIT=8'hCA;
LUT3 n1_ins16101 (
.I0(\reg_rr_a0[6] ),
.I1(\reg_rr_b0[6] ),
.I2(\ff_active[0] ),
.F(n1_21_61) 
);
defparam n1_ins16101.INIT=8'hCA;
LUT3 n2_ins16102 (
.I0(\reg_rr_c0[6] ),
.I1(\reg_rr_d0[6] ),
.I2(\ff_active[0] ),
.F(n2_19_62) 
);
defparam n2_ins16102.INIT=8'hCA;
LUT3 n1_ins16103 (
.I0(\reg_rr_a0[5] ),
.I1(\reg_rr_b0[5] ),
.I2(\ff_active[0] ),
.F(n1_23_63) 
);
defparam n1_ins16103.INIT=8'hCA;
LUT3 n2_ins16104 (
.I0(\reg_rr_c0[5] ),
.I1(\reg_rr_d0[5] ),
.I2(\ff_active[0] ),
.F(n2_21_64) 
);
defparam n2_ins16104.INIT=8'hCA;
LUT3 n1_ins16105 (
.I0(\reg_rr_a0[4] ),
.I1(\reg_rr_b0[4] ),
.I2(\ff_active[0] ),
.F(n1_25_65) 
);
defparam n1_ins16105.INIT=8'hCA;
LUT3 n2_ins16106 (
.I0(\reg_rr_c0[4] ),
.I1(\reg_rr_d0[4] ),
.I2(\ff_active[0] ),
.F(n2_23_66) 
);
defparam n2_ins16106.INIT=8'hCA;
LUT3 n1_ins16107 (
.I0(\reg_rr_a0[3] ),
.I1(\reg_rr_b0[3] ),
.I2(\ff_active[0] ),
.F(n1_27_67) 
);
defparam n1_ins16107.INIT=8'hCA;
LUT3 n2_ins16108 (
.I0(\reg_rr_c0[3] ),
.I1(\reg_rr_d0[3] ),
.I2(\ff_active[0] ),
.F(n2_25_68) 
);
defparam n2_ins16108.INIT=8'hCA;
LUT3 n1_ins16109 (
.I0(\reg_rr_a0[2] ),
.I1(\reg_rr_b0[2] ),
.I2(\ff_active[0] ),
.F(n1_29_69) 
);
defparam n1_ins16109.INIT=8'hCA;
LUT3 n2_ins16110 (
.I0(\reg_rr_c0[2] ),
.I1(\reg_rr_d0[2] ),
.I2(\ff_active[0] ),
.F(n2_27_70) 
);
defparam n2_ins16110.INIT=8'hCA;
LUT3 n1_ins16111 (
.I0(\reg_rr_a0[1] ),
.I1(\reg_rr_b0[1] ),
.I2(\ff_active[0] ),
.F(n1_31_71) 
);
defparam n1_ins16111.INIT=8'hCA;
LUT3 n2_ins16112 (
.I0(\reg_rr_c0[1] ),
.I1(\reg_rr_d0[1] ),
.I2(\ff_active[0] ),
.F(n2_29_72) 
);
defparam n2_ins16112.INIT=8'hCA;
LUT3 n1_ins16113 (
.I0(\reg_rr_a0[0] ),
.I1(\reg_rr_b0[0] ),
.I2(\ff_active[0] ),
.F(n1_33_73) 
);
defparam n1_ins16113.INIT=8'hCA;
LUT3 n2_ins16114 (
.I0(\reg_rr_c0[0] ),
.I1(\reg_rr_d0[0] ),
.I2(\ff_active[0] ),
.F(n2_31_74) 
);
defparam n2_ins16114.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_sl_selector  (\ff_active[1] ,\reg_sl_a0[5] ,\reg_sl_b0[5] ,\ff_active[0] ,\reg_sl_c0[5] ,\reg_sl_d0[5] ,\reg_sl_a0[4] ,\reg_sl_b0[4] ,\reg_sl_c0[4] ,\reg_sl_d0[4] ,\reg_sl_a0[3] ,\reg_sl_b0[3] ,\reg_sl_c0[3] ,\reg_sl_d0[3] ,\reg_sl_a0[2] ,\reg_sl_b0[2] ,\reg_sl_c0[2] ,\reg_sl_d0[2] ,\reg_sl_a0[1] ,\reg_sl_b0[1] ,\reg_sl_c0[1] ,\reg_sl_d0[1] ,\reg_sl_a0[0] ,\reg_sl_b0[0] ,\reg_sl_c0[0] ,\reg_sl_d0[0] ,n3_13,n3_15_25,n3_17_26,n3_19_23,n3_21_27,n3_23_24);
input \ff_active[1] ;
input \reg_sl_a0[5] ;
input \reg_sl_b0[5] ;
input \ff_active[0] ;
input \reg_sl_c0[5] ;
input \reg_sl_d0[5] ;
input \reg_sl_a0[4] ;
input \reg_sl_b0[4] ;
input \reg_sl_c0[4] ;
input \reg_sl_d0[4] ;
input \reg_sl_a0[3] ;
input \reg_sl_b0[3] ;
input \reg_sl_c0[3] ;
input \reg_sl_d0[3] ;
input \reg_sl_a0[2] ;
input \reg_sl_b0[2] ;
input \reg_sl_c0[2] ;
input \reg_sl_d0[2] ;
input \reg_sl_a0[1] ;
input \reg_sl_b0[1] ;
input \reg_sl_c0[1] ;
input \reg_sl_d0[1] ;
input \reg_sl_a0[0] ;
input \reg_sl_b0[0] ;
input \reg_sl_c0[0] ;
input \reg_sl_d0[0] ;
output n3_13;
output n3_15_25;
output n3_17_26;
output n3_19_23;
output n3_21_27;
output n3_23_24;
wire n3_13;
wire n3_15_25;
wire n3_17_26;
wire n3_19_23;
wire n3_21_27;
wire n3_23_24;
wire n1_15;
wire n2_13;
wire n1_17;
wire n2_15;
wire n1_19_75;
wire n2_17_76;
wire n1_21_77;
wire n2_19_78;
wire n1_23_79;
wire n2_21_80;
wire n1_25_81;
wire n2_23_82;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins15645 (
.I0(n1_15),
.I1(n2_13),
.S0(\ff_active[1] ),
.O(n3_13) 
);
MUX2_LUT5 n3_ins15646 (
.I0(n1_17),
.I1(n2_15),
.S0(\ff_active[1] ),
.O(n3_15_25) 
);
MUX2_LUT5 n3_ins15647 (
.I0(n1_19_75),
.I1(n2_17_76),
.S0(\ff_active[1] ),
.O(n3_17_26) 
);
MUX2_LUT5 n3_ins15648 (
.I0(n1_21_77),
.I1(n2_19_78),
.S0(\ff_active[1] ),
.O(n3_19_23) 
);
MUX2_LUT5 n3_ins15649 (
.I0(n1_23_79),
.I1(n2_21_80),
.S0(\ff_active[1] ),
.O(n3_21_27) 
);
MUX2_LUT5 n3_ins15650 (
.I0(n1_25_81),
.I1(n2_23_82),
.S0(\ff_active[1] ),
.O(n3_23_24) 
);
LUT3 n1_ins16115 (
.I0(\reg_sl_a0[5] ),
.I1(\reg_sl_b0[5] ),
.I2(\ff_active[0] ),
.F(n1_15) 
);
defparam n1_ins16115.INIT=8'hCA;
LUT3 n2_ins16116 (
.I0(\reg_sl_c0[5] ),
.I1(\reg_sl_d0[5] ),
.I2(\ff_active[0] ),
.F(n2_13) 
);
defparam n2_ins16116.INIT=8'hCA;
LUT3 n1_ins16117 (
.I0(\reg_sl_a0[4] ),
.I1(\reg_sl_b0[4] ),
.I2(\ff_active[0] ),
.F(n1_17) 
);
defparam n1_ins16117.INIT=8'hCA;
LUT3 n2_ins16118 (
.I0(\reg_sl_c0[4] ),
.I1(\reg_sl_d0[4] ),
.I2(\ff_active[0] ),
.F(n2_15) 
);
defparam n2_ins16118.INIT=8'hCA;
LUT3 n1_ins16119 (
.I0(\reg_sl_a0[3] ),
.I1(\reg_sl_b0[3] ),
.I2(\ff_active[0] ),
.F(n1_19_75) 
);
defparam n1_ins16119.INIT=8'hCA;
LUT3 n2_ins16120 (
.I0(\reg_sl_c0[3] ),
.I1(\reg_sl_d0[3] ),
.I2(\ff_active[0] ),
.F(n2_17_76) 
);
defparam n2_ins16120.INIT=8'hCA;
LUT3 n1_ins16121 (
.I0(\reg_sl_a0[2] ),
.I1(\reg_sl_b0[2] ),
.I2(\ff_active[0] ),
.F(n1_21_77) 
);
defparam n1_ins16121.INIT=8'hCA;
LUT3 n2_ins16122 (
.I0(\reg_sl_c0[2] ),
.I1(\reg_sl_d0[2] ),
.I2(\ff_active[0] ),
.F(n2_19_78) 
);
defparam n2_ins16122.INIT=8'hCA;
LUT3 n1_ins16123 (
.I0(\reg_sl_a0[1] ),
.I1(\reg_sl_b0[1] ),
.I2(\ff_active[0] ),
.F(n1_23_79) 
);
defparam n1_ins16123.INIT=8'hCA;
LUT3 n2_ins16124 (
.I0(\reg_sl_c0[1] ),
.I1(\reg_sl_d0[1] ),
.I2(\ff_active[0] ),
.F(n2_21_80) 
);
defparam n2_ins16124.INIT=8'hCA;
LUT3 n1_ins16125 (
.I0(\reg_sl_a0[0] ),
.I1(\reg_sl_b0[0] ),
.I2(\ff_active[0] ),
.F(n1_25_81) 
);
defparam n1_ins16125.INIT=8'hCA;
LUT3 n2_ins16126 (
.I0(\reg_sl_c0[0] ),
.I1(\reg_sl_d0[0] ),
.I2(\ff_active[0] ),
.F(n2_23_82) 
);
defparam n2_ins16126.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_key_release_selector  (\ff_active[1] ,ch_a0_key_release,ch_b0_key_release,\ff_active[0] ,ch_c0_key_release,ch_d0_key_release,n3_3_15);
input \ff_active[1] ;
input ch_a0_key_release;
input ch_b0_key_release;
input \ff_active[0] ;
input ch_c0_key_release;
input ch_d0_key_release;
output n3_3_15;
wire n3_3_15;
wire n1_5;
wire n2_3;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins15651 (
.I0(n1_5),
.I1(n2_3),
.S0(\ff_active[1] ),
.O(n3_3_15) 
);
LUT3 n1_ins16129 (
.I0(ch_a0_key_release),
.I1(ch_b0_key_release),
.I2(\ff_active[0] ),
.F(n1_5) 
);
defparam n1_ins16129.INIT=8'hCA;
LUT3 n2_ins16130 (
.I0(ch_c0_key_release),
.I1(ch_d0_key_release),
.I2(\ff_active[0] ),
.F(n2_3) 
);
defparam n2_ins16130.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_key_off_selector  (\ff_active[1] ,ch_a0_key_off,ch_b0_key_off,\ff_active[0] ,ch_c0_key_off,ch_d0_key_off,n3_3);
input \ff_active[1] ;
input ch_a0_key_off;
input ch_b0_key_off;
input \ff_active[0] ;
input ch_c0_key_off;
input ch_d0_key_off;
output n3_3;
wire n3_3;
wire n1_5_83;
wire n2_3_84;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins15652 (
.I0(n1_5_83),
.I1(n2_3_84),
.S0(\ff_active[1] ),
.O(n3_3) 
);
LUT3 n1_ins16131 (
.I0(ch_a0_key_off),
.I1(ch_b0_key_off),
.I2(\ff_active[0] ),
.F(n1_5_83) 
);
defparam n1_ins16131.INIT=8'hCA;
LUT3 n2_ins16132 (
.I0(ch_c0_key_off),
.I1(ch_d0_key_off),
.I2(\ff_active[0] ),
.F(n2_3_84) 
);
defparam n2_ins16132.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_state_selector  (\ff_active[1] ,\ff_state_a[2] ,\ff_state_b[2] ,\ff_active[0] ,\ff_state_c[2] ,\ff_state_d[2] ,\ff_state_a[1] ,\ff_state_b[1] ,\ff_state_c[1] ,\ff_state_d[1] ,\ff_state_a[0] ,\ff_state_b[0] ,\ff_state_c[0] ,\ff_state_d[0] ,n3_7,n3_9,n3_11);
input \ff_active[1] ;
input \ff_state_a[2] ;
input \ff_state_b[2] ;
input \ff_active[0] ;
input \ff_state_c[2] ;
input \ff_state_d[2] ;
input \ff_state_a[1] ;
input \ff_state_b[1] ;
input \ff_state_c[1] ;
input \ff_state_d[1] ;
input \ff_state_a[0] ;
input \ff_state_b[0] ;
input \ff_state_c[0] ;
input \ff_state_d[0] ;
output n3_7;
output n3_9;
output n3_11;
wire n3_7;
wire n3_9;
wire n3_11;
wire n1_9;
wire n2_7;
wire n1_11;
wire n2_9;
wire n1_13;
wire n2_11;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins15653 (
.I0(n1_9),
.I1(n2_7),
.S0(\ff_active[1] ),
.O(n3_7) 
);
MUX2_LUT5 n3_ins15654 (
.I0(n1_11),
.I1(n2_9),
.S0(\ff_active[1] ),
.O(n3_9) 
);
MUX2_LUT5 n3_ins15655 (
.I0(n1_13),
.I1(n2_11),
.S0(\ff_active[1] ),
.O(n3_11) 
);
LUT3 n1_ins16133 (
.I0(\ff_state_a[2] ),
.I1(\ff_state_b[2] ),
.I2(\ff_active[0] ),
.F(n1_9) 
);
defparam n1_ins16133.INIT=8'hCA;
LUT3 n2_ins16134 (
.I0(\ff_state_c[2] ),
.I1(\ff_state_d[2] ),
.I2(\ff_active[0] ),
.F(n2_7) 
);
defparam n2_ins16134.INIT=8'hCA;
LUT3 n1_ins16135 (
.I0(\ff_state_a[1] ),
.I1(\ff_state_b[1] ),
.I2(\ff_active[0] ),
.F(n1_11) 
);
defparam n1_ins16135.INIT=8'hCA;
LUT3 n2_ins16136 (
.I0(\ff_state_c[1] ),
.I1(\ff_state_d[1] ),
.I2(\ff_active[0] ),
.F(n2_9) 
);
defparam n2_ins16136.INIT=8'hCA;
LUT3 n1_ins16137 (
.I0(\ff_state_a[0] ),
.I1(\ff_state_b[0] ),
.I2(\ff_active[0] ),
.F(n1_13) 
);
defparam n1_ins16137.INIT=8'hCA;
LUT3 n2_ins16138 (
.I0(\ff_state_c[0] ),
.I1(\ff_state_d[0] ),
.I2(\ff_active[0] ),
.F(n2_11) 
);
defparam n2_ins16138.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_counter_selector  (\ff_active[1] ,\ff_counter_a[19] ,\ff_counter_b[19] ,\ff_active[0] ,\ff_counter_c[19] ,\ff_counter_d[19] ,\ff_counter_a[18] ,\ff_counter_b[18] ,\ff_counter_c[18] ,\ff_counter_d[18] ,\ff_counter_a[17] ,\ff_counter_b[17] ,\ff_counter_c[17] ,\ff_counter_d[17] ,\ff_counter_a[16] ,\ff_counter_b[16] ,\ff_counter_c[16] ,\ff_counter_d[16] ,\ff_counter_a[15] ,\ff_counter_b[15] ,\ff_counter_c[15] ,\ff_counter_d[15] ,\ff_counter_a[14] ,\ff_counter_b[14] ,\ff_counter_c[14] ,\ff_counter_d[14] ,\ff_counter_a[13] ,\ff_counter_b[13] ,\ff_counter_c[13] ,\ff_counter_d[13] ,\ff_counter_a[12] ,\ff_counter_b[12] ,\ff_counter_c[12] ,\ff_counter_d[12] ,\ff_counter_a[11] ,\ff_counter_b[11] ,\ff_counter_c[11] ,\ff_counter_d[11] ,\ff_counter_a[10] ,\ff_counter_b[10] ,\ff_counter_c[10] ,\ff_counter_d[10] ,\ff_counter_a[9] ,\ff_counter_b[9] ,\ff_counter_c[9] ,\ff_counter_d[9] ,\ff_counter_a[8] ,\ff_counter_b[8] ,\ff_counter_c[8] ,\ff_counter_d[8] ,\ff_counter_a[7] ,\ff_counter_b[7] ,\ff_counter_c[7] ,\ff_counter_d[7] ,\ff_counter_a[6] ,\ff_counter_b[6] ,\ff_counter_c[6] ,\ff_counter_d[6] ,\ff_counter_a[5] ,\ff_counter_b[5] ,\ff_counter_c[5] ,\ff_counter_d[5] ,\ff_counter_a[4] ,\ff_counter_b[4] ,\ff_counter_c[4] ,\ff_counter_d[4] ,\ff_counter_a[3] ,\ff_counter_b[3] ,\ff_counter_c[3] ,\ff_counter_d[3] ,\ff_counter_a[2] ,\ff_counter_b[2] ,\ff_counter_c[2] ,\ff_counter_d[2] ,\ff_counter_a[1] ,\ff_counter_b[1] ,\ff_counter_c[1] ,\ff_counter_d[1] ,\ff_counter_a[0] ,\ff_counter_b[0] ,\ff_counter_c[0] ,\ff_counter_d[0] ,n3_41,n3_43,n3_45,n3_47,n3_49,n3_51,n3_53,n3_55,n3_57,n3_59,n3_61,n3_63,n3_65,n3_67,n3_69,n3_71,n3_73,n3_75,n3_77,n3_79);
input \ff_active[1] ;
input \ff_counter_a[19] ;
input \ff_counter_b[19] ;
input \ff_active[0] ;
input \ff_counter_c[19] ;
input \ff_counter_d[19] ;
input \ff_counter_a[18] ;
input \ff_counter_b[18] ;
input \ff_counter_c[18] ;
input \ff_counter_d[18] ;
input \ff_counter_a[17] ;
input \ff_counter_b[17] ;
input \ff_counter_c[17] ;
input \ff_counter_d[17] ;
input \ff_counter_a[16] ;
input \ff_counter_b[16] ;
input \ff_counter_c[16] ;
input \ff_counter_d[16] ;
input \ff_counter_a[15] ;
input \ff_counter_b[15] ;
input \ff_counter_c[15] ;
input \ff_counter_d[15] ;
input \ff_counter_a[14] ;
input \ff_counter_b[14] ;
input \ff_counter_c[14] ;
input \ff_counter_d[14] ;
input \ff_counter_a[13] ;
input \ff_counter_b[13] ;
input \ff_counter_c[13] ;
input \ff_counter_d[13] ;
input \ff_counter_a[12] ;
input \ff_counter_b[12] ;
input \ff_counter_c[12] ;
input \ff_counter_d[12] ;
input \ff_counter_a[11] ;
input \ff_counter_b[11] ;
input \ff_counter_c[11] ;
input \ff_counter_d[11] ;
input \ff_counter_a[10] ;
input \ff_counter_b[10] ;
input \ff_counter_c[10] ;
input \ff_counter_d[10] ;
input \ff_counter_a[9] ;
input \ff_counter_b[9] ;
input \ff_counter_c[9] ;
input \ff_counter_d[9] ;
input \ff_counter_a[8] ;
input \ff_counter_b[8] ;
input \ff_counter_c[8] ;
input \ff_counter_d[8] ;
input \ff_counter_a[7] ;
input \ff_counter_b[7] ;
input \ff_counter_c[7] ;
input \ff_counter_d[7] ;
input \ff_counter_a[6] ;
input \ff_counter_b[6] ;
input \ff_counter_c[6] ;
input \ff_counter_d[6] ;
input \ff_counter_a[5] ;
input \ff_counter_b[5] ;
input \ff_counter_c[5] ;
input \ff_counter_d[5] ;
input \ff_counter_a[4] ;
input \ff_counter_b[4] ;
input \ff_counter_c[4] ;
input \ff_counter_d[4] ;
input \ff_counter_a[3] ;
input \ff_counter_b[3] ;
input \ff_counter_c[3] ;
input \ff_counter_d[3] ;
input \ff_counter_a[2] ;
input \ff_counter_b[2] ;
input \ff_counter_c[2] ;
input \ff_counter_d[2] ;
input \ff_counter_a[1] ;
input \ff_counter_b[1] ;
input \ff_counter_c[1] ;
input \ff_counter_d[1] ;
input \ff_counter_a[0] ;
input \ff_counter_b[0] ;
input \ff_counter_c[0] ;
input \ff_counter_d[0] ;
output n3_41;
output n3_43;
output n3_45;
output n3_47;
output n3_49;
output n3_51;
output n3_53;
output n3_55;
output n3_57;
output n3_59;
output n3_61;
output n3_63;
output n3_65;
output n3_67;
output n3_69;
output n3_71;
output n3_73;
output n3_75;
output n3_77;
output n3_79;
wire n3_41;
wire n3_43;
wire n3_45;
wire n3_47;
wire n3_49;
wire n3_51;
wire n3_53;
wire n3_55;
wire n3_57;
wire n3_59;
wire n3_61;
wire n3_63;
wire n3_65;
wire n3_67;
wire n3_69;
wire n3_71;
wire n3_73;
wire n3_75;
wire n3_77;
wire n3_79;
wire n1_43;
wire n2_41;
wire n1_45;
wire n2_43;
wire n1_47;
wire n2_45;
wire n1_49;
wire n2_47;
wire n1_51;
wire n2_49;
wire n1_53;
wire n2_51;
wire n1_55;
wire n2_53;
wire n1_57;
wire n2_55;
wire n1_59;
wire n2_57;
wire n1_61;
wire n2_59;
wire n1_63;
wire n2_61;
wire n1_65;
wire n2_63;
wire n1_67;
wire n2_65;
wire n1_69;
wire n2_67;
wire n1_71;
wire n2_69;
wire n1_73;
wire n2_71;
wire n1_75;
wire n2_73;
wire n1_77;
wire n2_75;
wire n1_79;
wire n2_77;
wire n1_81;
wire n2_79;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins15656 (
.I0(n1_43),
.I1(n2_41),
.S0(\ff_active[1] ),
.O(n3_41) 
);
MUX2_LUT5 n3_ins15657 (
.I0(n1_45),
.I1(n2_43),
.S0(\ff_active[1] ),
.O(n3_43) 
);
MUX2_LUT5 n3_ins15658 (
.I0(n1_47),
.I1(n2_45),
.S0(\ff_active[1] ),
.O(n3_45) 
);
MUX2_LUT5 n3_ins15659 (
.I0(n1_49),
.I1(n2_47),
.S0(\ff_active[1] ),
.O(n3_47) 
);
MUX2_LUT5 n3_ins15660 (
.I0(n1_51),
.I1(n2_49),
.S0(\ff_active[1] ),
.O(n3_49) 
);
MUX2_LUT5 n3_ins15661 (
.I0(n1_53),
.I1(n2_51),
.S0(\ff_active[1] ),
.O(n3_51) 
);
MUX2_LUT5 n3_ins15662 (
.I0(n1_55),
.I1(n2_53),
.S0(\ff_active[1] ),
.O(n3_53) 
);
MUX2_LUT5 n3_ins15663 (
.I0(n1_57),
.I1(n2_55),
.S0(\ff_active[1] ),
.O(n3_55) 
);
MUX2_LUT5 n3_ins15664 (
.I0(n1_59),
.I1(n2_57),
.S0(\ff_active[1] ),
.O(n3_57) 
);
MUX2_LUT5 n3_ins15665 (
.I0(n1_61),
.I1(n2_59),
.S0(\ff_active[1] ),
.O(n3_59) 
);
MUX2_LUT5 n3_ins15666 (
.I0(n1_63),
.I1(n2_61),
.S0(\ff_active[1] ),
.O(n3_61) 
);
MUX2_LUT5 n3_ins15667 (
.I0(n1_65),
.I1(n2_63),
.S0(\ff_active[1] ),
.O(n3_63) 
);
MUX2_LUT5 n3_ins15668 (
.I0(n1_67),
.I1(n2_65),
.S0(\ff_active[1] ),
.O(n3_65) 
);
MUX2_LUT5 n3_ins15669 (
.I0(n1_69),
.I1(n2_67),
.S0(\ff_active[1] ),
.O(n3_67) 
);
MUX2_LUT5 n3_ins15670 (
.I0(n1_71),
.I1(n2_69),
.S0(\ff_active[1] ),
.O(n3_69) 
);
MUX2_LUT5 n3_ins15671 (
.I0(n1_73),
.I1(n2_71),
.S0(\ff_active[1] ),
.O(n3_71) 
);
MUX2_LUT5 n3_ins15672 (
.I0(n1_75),
.I1(n2_73),
.S0(\ff_active[1] ),
.O(n3_73) 
);
MUX2_LUT5 n3_ins15673 (
.I0(n1_77),
.I1(n2_75),
.S0(\ff_active[1] ),
.O(n3_75) 
);
MUX2_LUT5 n3_ins15674 (
.I0(n1_79),
.I1(n2_77),
.S0(\ff_active[1] ),
.O(n3_77) 
);
MUX2_LUT5 n3_ins15675 (
.I0(n1_81),
.I1(n2_79),
.S0(\ff_active[1] ),
.O(n3_79) 
);
LUT3 n1_ins16139 (
.I0(\ff_counter_a[19] ),
.I1(\ff_counter_b[19] ),
.I2(\ff_active[0] ),
.F(n1_43) 
);
defparam n1_ins16139.INIT=8'hCA;
LUT3 n2_ins16140 (
.I0(\ff_counter_c[19] ),
.I1(\ff_counter_d[19] ),
.I2(\ff_active[0] ),
.F(n2_41) 
);
defparam n2_ins16140.INIT=8'hCA;
LUT3 n1_ins16141 (
.I0(\ff_counter_a[18] ),
.I1(\ff_counter_b[18] ),
.I2(\ff_active[0] ),
.F(n1_45) 
);
defparam n1_ins16141.INIT=8'hCA;
LUT3 n2_ins16142 (
.I0(\ff_counter_c[18] ),
.I1(\ff_counter_d[18] ),
.I2(\ff_active[0] ),
.F(n2_43) 
);
defparam n2_ins16142.INIT=8'hCA;
LUT3 n1_ins16143 (
.I0(\ff_counter_a[17] ),
.I1(\ff_counter_b[17] ),
.I2(\ff_active[0] ),
.F(n1_47) 
);
defparam n1_ins16143.INIT=8'hCA;
LUT3 n2_ins16144 (
.I0(\ff_counter_c[17] ),
.I1(\ff_counter_d[17] ),
.I2(\ff_active[0] ),
.F(n2_45) 
);
defparam n2_ins16144.INIT=8'hCA;
LUT3 n1_ins16145 (
.I0(\ff_counter_a[16] ),
.I1(\ff_counter_b[16] ),
.I2(\ff_active[0] ),
.F(n1_49) 
);
defparam n1_ins16145.INIT=8'hCA;
LUT3 n2_ins16146 (
.I0(\ff_counter_c[16] ),
.I1(\ff_counter_d[16] ),
.I2(\ff_active[0] ),
.F(n2_47) 
);
defparam n2_ins16146.INIT=8'hCA;
LUT3 n1_ins16147 (
.I0(\ff_counter_a[15] ),
.I1(\ff_counter_b[15] ),
.I2(\ff_active[0] ),
.F(n1_51) 
);
defparam n1_ins16147.INIT=8'hCA;
LUT3 n2_ins16148 (
.I0(\ff_counter_c[15] ),
.I1(\ff_counter_d[15] ),
.I2(\ff_active[0] ),
.F(n2_49) 
);
defparam n2_ins16148.INIT=8'hCA;
LUT3 n1_ins16149 (
.I0(\ff_counter_a[14] ),
.I1(\ff_counter_b[14] ),
.I2(\ff_active[0] ),
.F(n1_53) 
);
defparam n1_ins16149.INIT=8'hCA;
LUT3 n2_ins16150 (
.I0(\ff_counter_c[14] ),
.I1(\ff_counter_d[14] ),
.I2(\ff_active[0] ),
.F(n2_51) 
);
defparam n2_ins16150.INIT=8'hCA;
LUT3 n1_ins16151 (
.I0(\ff_counter_a[13] ),
.I1(\ff_counter_b[13] ),
.I2(\ff_active[0] ),
.F(n1_55) 
);
defparam n1_ins16151.INIT=8'hCA;
LUT3 n2_ins16152 (
.I0(\ff_counter_c[13] ),
.I1(\ff_counter_d[13] ),
.I2(\ff_active[0] ),
.F(n2_53) 
);
defparam n2_ins16152.INIT=8'hCA;
LUT3 n1_ins16153 (
.I0(\ff_counter_a[12] ),
.I1(\ff_counter_b[12] ),
.I2(\ff_active[0] ),
.F(n1_57) 
);
defparam n1_ins16153.INIT=8'hCA;
LUT3 n2_ins16154 (
.I0(\ff_counter_c[12] ),
.I1(\ff_counter_d[12] ),
.I2(\ff_active[0] ),
.F(n2_55) 
);
defparam n2_ins16154.INIT=8'hCA;
LUT3 n1_ins16155 (
.I0(\ff_counter_a[11] ),
.I1(\ff_counter_b[11] ),
.I2(\ff_active[0] ),
.F(n1_59) 
);
defparam n1_ins16155.INIT=8'hCA;
LUT3 n2_ins16156 (
.I0(\ff_counter_c[11] ),
.I1(\ff_counter_d[11] ),
.I2(\ff_active[0] ),
.F(n2_57) 
);
defparam n2_ins16156.INIT=8'hCA;
LUT3 n1_ins16157 (
.I0(\ff_counter_a[10] ),
.I1(\ff_counter_b[10] ),
.I2(\ff_active[0] ),
.F(n1_61) 
);
defparam n1_ins16157.INIT=8'hCA;
LUT3 n2_ins16158 (
.I0(\ff_counter_c[10] ),
.I1(\ff_counter_d[10] ),
.I2(\ff_active[0] ),
.F(n2_59) 
);
defparam n2_ins16158.INIT=8'hCA;
LUT3 n1_ins16159 (
.I0(\ff_counter_a[9] ),
.I1(\ff_counter_b[9] ),
.I2(\ff_active[0] ),
.F(n1_63) 
);
defparam n1_ins16159.INIT=8'hCA;
LUT3 n2_ins16160 (
.I0(\ff_counter_c[9] ),
.I1(\ff_counter_d[9] ),
.I2(\ff_active[0] ),
.F(n2_61) 
);
defparam n2_ins16160.INIT=8'hCA;
LUT3 n1_ins16161 (
.I0(\ff_counter_a[8] ),
.I1(\ff_counter_b[8] ),
.I2(\ff_active[0] ),
.F(n1_65) 
);
defparam n1_ins16161.INIT=8'hCA;
LUT3 n2_ins16162 (
.I0(\ff_counter_c[8] ),
.I1(\ff_counter_d[8] ),
.I2(\ff_active[0] ),
.F(n2_63) 
);
defparam n2_ins16162.INIT=8'hCA;
LUT3 n1_ins16163 (
.I0(\ff_counter_a[7] ),
.I1(\ff_counter_b[7] ),
.I2(\ff_active[0] ),
.F(n1_67) 
);
defparam n1_ins16163.INIT=8'hCA;
LUT3 n2_ins16164 (
.I0(\ff_counter_c[7] ),
.I1(\ff_counter_d[7] ),
.I2(\ff_active[0] ),
.F(n2_65) 
);
defparam n2_ins16164.INIT=8'hCA;
LUT3 n1_ins16165 (
.I0(\ff_counter_a[6] ),
.I1(\ff_counter_b[6] ),
.I2(\ff_active[0] ),
.F(n1_69) 
);
defparam n1_ins16165.INIT=8'hCA;
LUT3 n2_ins16166 (
.I0(\ff_counter_c[6] ),
.I1(\ff_counter_d[6] ),
.I2(\ff_active[0] ),
.F(n2_67) 
);
defparam n2_ins16166.INIT=8'hCA;
LUT3 n1_ins16167 (
.I0(\ff_counter_a[5] ),
.I1(\ff_counter_b[5] ),
.I2(\ff_active[0] ),
.F(n1_71) 
);
defparam n1_ins16167.INIT=8'hCA;
LUT3 n2_ins16168 (
.I0(\ff_counter_c[5] ),
.I1(\ff_counter_d[5] ),
.I2(\ff_active[0] ),
.F(n2_69) 
);
defparam n2_ins16168.INIT=8'hCA;
LUT3 n1_ins16169 (
.I0(\ff_counter_a[4] ),
.I1(\ff_counter_b[4] ),
.I2(\ff_active[0] ),
.F(n1_73) 
);
defparam n1_ins16169.INIT=8'hCA;
LUT3 n2_ins16170 (
.I0(\ff_counter_c[4] ),
.I1(\ff_counter_d[4] ),
.I2(\ff_active[0] ),
.F(n2_71) 
);
defparam n2_ins16170.INIT=8'hCA;
LUT3 n1_ins16171 (
.I0(\ff_counter_a[3] ),
.I1(\ff_counter_b[3] ),
.I2(\ff_active[0] ),
.F(n1_75) 
);
defparam n1_ins16171.INIT=8'hCA;
LUT3 n2_ins16172 (
.I0(\ff_counter_c[3] ),
.I1(\ff_counter_d[3] ),
.I2(\ff_active[0] ),
.F(n2_73) 
);
defparam n2_ins16172.INIT=8'hCA;
LUT3 n1_ins16173 (
.I0(\ff_counter_a[2] ),
.I1(\ff_counter_b[2] ),
.I2(\ff_active[0] ),
.F(n1_77) 
);
defparam n1_ins16173.INIT=8'hCA;
LUT3 n2_ins16174 (
.I0(\ff_counter_c[2] ),
.I1(\ff_counter_d[2] ),
.I2(\ff_active[0] ),
.F(n2_75) 
);
defparam n2_ins16174.INIT=8'hCA;
LUT3 n1_ins16175 (
.I0(\ff_counter_a[1] ),
.I1(\ff_counter_b[1] ),
.I2(\ff_active[0] ),
.F(n1_79) 
);
defparam n1_ins16175.INIT=8'hCA;
LUT3 n2_ins16176 (
.I0(\ff_counter_c[1] ),
.I1(\ff_counter_d[1] ),
.I2(\ff_active[0] ),
.F(n2_77) 
);
defparam n2_ins16176.INIT=8'hCA;
LUT3 n1_ins16177 (
.I0(\ff_counter_a[0] ),
.I1(\ff_counter_b[0] ),
.I2(\ff_active[0] ),
.F(n1_81) 
);
defparam n1_ins16177.INIT=8'hCA;
LUT3 n2_ins16178 (
.I0(\ff_counter_c[0] ),
.I1(\ff_counter_d[0] ),
.I2(\ff_active[0] ),
.F(n2_79) 
);
defparam n2_ins16178.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_key_on_selector  (\ff_active[1] ,ch_a0_key_on,ch_b0_key_on,\ff_active[0] ,ch_c0_key_on,ch_d0_key_on,n3_3_14);
input \ff_active[1] ;
input ch_a0_key_on;
input ch_b0_key_on;
input \ff_active[0] ;
input ch_c0_key_on;
input ch_d0_key_on;
output n3_3_14;
wire n3_3_14;
wire n1_5_85;
wire n2_3_86;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins15851 (
.I0(n1_5_85),
.I1(n2_3_86),
.S0(\ff_active[1] ),
.O(n3_3_14) 
);
LUT3 n1_ins16127 (
.I0(ch_a0_key_on),
.I1(ch_b0_key_on),
.I2(\ff_active[0] ),
.F(n1_5_85) 
);
defparam n1_ins16127.INIT=8'hCA;
LUT3 n2_ins16128 (
.I0(ch_c0_key_on),
.I1(ch_d0_key_on),
.I2(\ff_active[0] ),
.F(n2_3_86) 
);
defparam n2_ins16128.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector  (\ff_active[1] ,\ff_level_a[6] ,\ff_level_b[6] ,\ff_active[0] ,\ff_level_c[6] ,\ff_level_d[6] ,\ff_level_e[6] ,\ff_active[2] ,\ff_level_a[5] ,\ff_level_b[5] ,\ff_level_c[5] ,\ff_level_d[5] ,\ff_level_e[5] ,\ff_level_a[4] ,\ff_level_b[4] ,\ff_level_c[4] ,\ff_level_d[4] ,\ff_level_e[4] ,\ff_level_a[3] ,\ff_level_b[3] ,\ff_level_c[3] ,\ff_level_d[3] ,\ff_level_e[3] ,\ff_level_a[2] ,\ff_level_b[2] ,\ff_level_c[2] ,\ff_level_d[2] ,\ff_level_e[2] ,\ff_level_a[1] ,\ff_level_b[1] ,\ff_level_c[1] ,\ff_level_d[1] ,\ff_level_e[1] ,\ff_level_a[0] ,\ff_level_b[0] ,\ff_level_c[0] ,\ff_level_d[0] ,\ff_level_e[0] ,n3,n3_17,n3_19,n3_21,n3_23,n3_25,n3_27,o_15,o_17,o_19,o_21,o_23,o_25,o_27,o_29);
input \ff_active[1] ;
input \ff_level_a[6] ;
input \ff_level_b[6] ;
input \ff_active[0] ;
input \ff_level_c[6] ;
input \ff_level_d[6] ;
input \ff_level_e[6] ;
input \ff_active[2] ;
input \ff_level_a[5] ;
input \ff_level_b[5] ;
input \ff_level_c[5] ;
input \ff_level_d[5] ;
input \ff_level_e[5] ;
input \ff_level_a[4] ;
input \ff_level_b[4] ;
input \ff_level_c[4] ;
input \ff_level_d[4] ;
input \ff_level_e[4] ;
input \ff_level_a[3] ;
input \ff_level_b[3] ;
input \ff_level_c[3] ;
input \ff_level_d[3] ;
input \ff_level_e[3] ;
input \ff_level_a[2] ;
input \ff_level_b[2] ;
input \ff_level_c[2] ;
input \ff_level_d[2] ;
input \ff_level_e[2] ;
input \ff_level_a[1] ;
input \ff_level_b[1] ;
input \ff_level_c[1] ;
input \ff_level_d[1] ;
input \ff_level_e[1] ;
input \ff_level_a[0] ;
input \ff_level_b[0] ;
input \ff_level_c[0] ;
input \ff_level_d[0] ;
input \ff_level_e[0] ;
output n3;
output n3_17;
output n3_19;
output n3_21;
output n3_23;
output n3_25;
output n3_27;
output o_15;
output o_17;
output o_19;
output o_21;
output o_23;
output o_25;
output o_27;
output o_29;
wire n3;
wire n3_17;
wire n3_19;
wire n3_21;
wire n3_23;
wire n3_25;
wire n3_27;
wire n1_17_99;
wire n2_15_100;
wire o_15;
wire n1_19_87;
wire n2_17_88;
wire o_17;
wire n1_21_89;
wire n2_19_90;
wire o_19;
wire n1_23_91;
wire n2_21_92;
wire o_21;
wire n1_25_93;
wire n2_23_94;
wire o_23;
wire n1_27_95;
wire n2_25_96;
wire o_25;
wire n1_29_97;
wire n2_27_98;
wire o_27;
wire o_29;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins15852 (
.I0(n1_19_87),
.I1(n2_17_88),
.S0(\ff_active[1] ),
.O(n3) 
);
MUX2_LUT5 n3_ins15853 (
.I0(n1_21_89),
.I1(n2_19_90),
.S0(\ff_active[1] ),
.O(n3_17) 
);
MUX2_LUT5 n3_ins15854 (
.I0(n1_23_91),
.I1(n2_21_92),
.S0(\ff_active[1] ),
.O(n3_19) 
);
MUX2_LUT5 n3_ins15855 (
.I0(n1_25_93),
.I1(n2_23_94),
.S0(\ff_active[1] ),
.O(n3_21) 
);
MUX2_LUT5 n3_ins15856 (
.I0(n1_27_95),
.I1(n2_25_96),
.S0(\ff_active[1] ),
.O(n3_23) 
);
MUX2_LUT5 n3_ins15857 (
.I0(n1_29_97),
.I1(n2_27_98),
.S0(\ff_active[1] ),
.O(n3_25) 
);
MUX2_LUT5 n3_ins15933 (
.I0(n1_17_99),
.I1(n2_15_100),
.S0(\ff_active[1] ),
.O(n3_27) 
);
LUT3 n1_ins16179 (
.I0(\ff_level_a[6] ),
.I1(\ff_level_b[6] ),
.I2(\ff_active[0] ),
.F(n1_17_99) 
);
defparam n1_ins16179.INIT=8'hCA;
LUT3 n2_ins16180 (
.I0(\ff_level_c[6] ),
.I1(\ff_level_d[6] ),
.I2(\ff_active[0] ),
.F(n2_15_100) 
);
defparam n2_ins16180.INIT=8'hCA;
LUT4 o_ins16181 (
.I0(\ff_level_e[6] ),
.I1(o_29),
.I2(n3_27),
.I3(\ff_active[2] ),
.F(o_15) 
);
defparam o_ins16181.INIT=16'h88F0;
LUT3 n1_ins16182 (
.I0(\ff_level_a[5] ),
.I1(\ff_level_b[5] ),
.I2(\ff_active[0] ),
.F(n1_19_87) 
);
defparam n1_ins16182.INIT=8'hCA;
LUT3 n2_ins16183 (
.I0(\ff_level_c[5] ),
.I1(\ff_level_d[5] ),
.I2(\ff_active[0] ),
.F(n2_17_88) 
);
defparam n2_ins16183.INIT=8'hCA;
LUT4 o_ins16184 (
.I0(\ff_level_e[5] ),
.I1(o_29),
.I2(n3),
.I3(\ff_active[2] ),
.F(o_17) 
);
defparam o_ins16184.INIT=16'h88F0;
LUT3 n1_ins16185 (
.I0(\ff_level_a[4] ),
.I1(\ff_level_b[4] ),
.I2(\ff_active[0] ),
.F(n1_21_89) 
);
defparam n1_ins16185.INIT=8'hCA;
LUT3 n2_ins16186 (
.I0(\ff_level_c[4] ),
.I1(\ff_level_d[4] ),
.I2(\ff_active[0] ),
.F(n2_19_90) 
);
defparam n2_ins16186.INIT=8'hCA;
LUT4 o_ins16187 (
.I0(\ff_level_e[4] ),
.I1(o_29),
.I2(n3_17),
.I3(\ff_active[2] ),
.F(o_19) 
);
defparam o_ins16187.INIT=16'h88F0;
LUT3 n1_ins16188 (
.I0(\ff_level_a[3] ),
.I1(\ff_level_b[3] ),
.I2(\ff_active[0] ),
.F(n1_23_91) 
);
defparam n1_ins16188.INIT=8'hCA;
LUT3 n2_ins16189 (
.I0(\ff_level_c[3] ),
.I1(\ff_level_d[3] ),
.I2(\ff_active[0] ),
.F(n2_21_92) 
);
defparam n2_ins16189.INIT=8'hCA;
LUT4 o_ins16190 (
.I0(\ff_level_e[3] ),
.I1(o_29),
.I2(n3_19),
.I3(\ff_active[2] ),
.F(o_21) 
);
defparam o_ins16190.INIT=16'h88F0;
LUT3 n1_ins16191 (
.I0(\ff_level_a[2] ),
.I1(\ff_level_b[2] ),
.I2(\ff_active[0] ),
.F(n1_25_93) 
);
defparam n1_ins16191.INIT=8'hCA;
LUT3 n2_ins16192 (
.I0(\ff_level_c[2] ),
.I1(\ff_level_d[2] ),
.I2(\ff_active[0] ),
.F(n2_23_94) 
);
defparam n2_ins16192.INIT=8'hCA;
LUT4 o_ins16193 (
.I0(\ff_level_e[2] ),
.I1(o_29),
.I2(n3_21),
.I3(\ff_active[2] ),
.F(o_23) 
);
defparam o_ins16193.INIT=16'h88F0;
LUT3 n1_ins16194 (
.I0(\ff_level_a[1] ),
.I1(\ff_level_b[1] ),
.I2(\ff_active[0] ),
.F(n1_27_95) 
);
defparam n1_ins16194.INIT=8'hCA;
LUT3 n2_ins16195 (
.I0(\ff_level_c[1] ),
.I1(\ff_level_d[1] ),
.I2(\ff_active[0] ),
.F(n2_25_96) 
);
defparam n2_ins16195.INIT=8'hCA;
LUT4 o_ins16196 (
.I0(\ff_level_e[1] ),
.I1(o_29),
.I2(n3_23),
.I3(\ff_active[2] ),
.F(o_25) 
);
defparam o_ins16196.INIT=16'h88F0;
LUT3 n1_ins16197 (
.I0(\ff_level_a[0] ),
.I1(\ff_level_b[0] ),
.I2(\ff_active[0] ),
.F(n1_29_97) 
);
defparam n1_ins16197.INIT=8'hCA;
LUT3 n2_ins16198 (
.I0(\ff_level_c[0] ),
.I1(\ff_level_d[0] ),
.I2(\ff_active[0] ),
.F(n2_27_98) 
);
defparam n2_ins16198.INIT=8'hCA;
LUT4 o_ins16199 (
.I0(\ff_level_e[0] ),
.I1(o_29),
.I2(n3_25),
.I3(\ff_active[2] ),
.F(o_27) 
);
defparam o_ins16199.INIT=16'h88F0;
LUT2 o_ins17041 (
.I0(\ff_active[0] ),
.I1(\ff_active[1] ),
.F(o_29) 
);
defparam o_ins17041.INIT=4'h1;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0  (clk_3,n84,n319,\ff_active[0] ,\ff_active[1] ,\ff_active[2] ,ch_e0_key_on,\reg_ar_e0[6] ,\reg_ar_b0[5] ,\reg_ar_b0[4] ,ch_e0_key_off,ch_e0_key_release,\reg_rr_e0[7] ,\reg_rr_e0[6] ,\reg_rr_e0[5] ,\reg_rr_e0[4] ,\reg_sr_e0[3] ,\reg_dr_e0[3] ,\reg_rr_e0[2] ,\reg_ar_c0[7] ,\reg_ar_a0[7] ,\reg_ar_e0[7] ,\reg_ar_b0[7] ,\reg_ar_a0[5] ,\reg_ar_e0[5] ,\reg_ar_a0[4] ,\reg_ar_e0[4] ,\reg_rr_e0[0] ,\reg_ar_c0[3] ,\reg_ar_b0[3] ,\reg_ar_a0[3] ,\reg_ar_e0[3] ,\reg_ar_b0[1] ,\reg_sl_e0[2] ,\reg_sl_e0[0] ,\reg_rr_e0[1] ,\reg_ar_c0[2] ,\reg_ar_b0[2] ,\reg_ar_a0[2] ,\reg_ar_e0[2] ,\reg_ar_e0[0] ,\reg_ar_b0[0] ,\reg_ar_c0[0] ,\reg_ar_a0[0] ,\reg_ar_a0[1] ,\reg_ar_e0[1] ,\reg_sl_e0[5] ,\reg_sl_e0[4] ,\reg_sl_e0[3] ,\reg_sl_e0[1] ,\reg_dr_e0[7] ,\reg_sr_e0[7] ,\reg_dr_e0[6] ,\reg_sr_e0[6] ,\reg_sr_e0[5] ,\reg_dr_e0[5] ,\reg_sr_e0[4] ,\reg_dr_e0[4] ,\reg_rr_e0[3] ,\reg_dr_e0[2] ,\reg_sr_e0[2] ,\reg_dr_e0[0] ,\reg_sr_e0[0] ,\reg_dr_e0[1] ,\reg_sr_e0[1] ,\reg_ar_b0[6] ,\reg_ar_a0[6] ,\reg_ar_c0[6] ,\reg_ar_c0[1] ,\reg_ar_c0[4] ,\reg_ar_c0[5] ,\reg_dr_a0[7] ,\reg_dr_b0[7] ,\reg_dr_c0[7] ,\reg_dr_d0[7] ,\reg_dr_a0[6] ,\reg_dr_b0[6] ,\reg_dr_c0[6] ,\reg_dr_d0[6] ,\reg_dr_a0[5] ,\reg_dr_b0[5] ,\reg_dr_c0[5] ,\reg_dr_d0[5] ,\reg_dr_a0[4] ,\reg_dr_b0[4] ,\reg_dr_c0[4] ,\reg_dr_d0[4] ,\reg_dr_a0[3] ,\reg_dr_b0[3] ,\reg_dr_c0[3] ,\reg_dr_d0[3] ,\reg_dr_a0[2] ,\reg_dr_b0[2] ,\reg_dr_c0[2] ,\reg_dr_d0[2] ,\reg_dr_a0[1] ,\reg_dr_b0[1] ,\reg_dr_c0[1] ,\reg_dr_d0[1] ,\reg_dr_a0[0] ,\reg_dr_b0[0] ,\reg_dr_c0[0] ,\reg_dr_d0[0] ,\reg_sr_a0[7] ,\reg_sr_b0[7] ,\reg_sr_c0[7] ,\reg_sr_d0[7] ,\reg_sr_a0[6] ,\reg_sr_b0[6] ,\reg_sr_c0[6] ,\reg_sr_d0[6] ,\reg_sr_a0[5] ,\reg_sr_b0[5] ,\reg_sr_c0[5] ,\reg_sr_d0[5] ,\reg_sr_a0[4] ,\reg_sr_b0[4] ,\reg_sr_c0[4] ,\reg_sr_d0[4] ,\reg_sr_a0[3] ,\reg_sr_b0[3] ,\reg_sr_c0[3] ,\reg_sr_d0[3] ,\reg_sr_a0[2] ,\reg_sr_b0[2] ,\reg_sr_c0[2] ,\reg_sr_d0[2] ,\reg_sr_a0[1] ,\reg_sr_b0[1] ,\reg_sr_c0[1] ,\reg_sr_d0[1] ,\reg_sr_a0[0] ,\reg_sr_b0[0] ,\reg_sr_c0[0] ,\reg_sr_d0[0] ,\reg_rr_a0[7] ,\reg_rr_b0[7] ,\reg_rr_c0[7] ,\reg_rr_d0[7] ,\reg_rr_a0[6] ,\reg_rr_b0[6] ,\reg_rr_c0[6] ,\reg_rr_d0[6] ,\reg_rr_a0[5] ,\reg_rr_b0[5] ,\reg_rr_c0[5] ,\reg_rr_d0[5] ,\reg_rr_a0[4] ,\reg_rr_b0[4] ,\reg_rr_c0[4] ,\reg_rr_d0[4] ,\reg_rr_a0[3] ,\reg_rr_b0[3] ,\reg_rr_c0[3] ,\reg_rr_d0[3] ,\reg_rr_a0[2] ,\reg_rr_b0[2] ,\reg_rr_c0[2] ,\reg_rr_d0[2] ,\reg_rr_a0[1] ,\reg_rr_b0[1] ,\reg_rr_c0[1] ,\reg_rr_d0[1] ,\reg_rr_a0[0] ,\reg_rr_b0[0] ,\reg_rr_c0[0] ,\reg_rr_d0[0] ,\reg_sl_a0[5] ,\reg_sl_b0[5] ,\reg_sl_c0[5] ,\reg_sl_d0[5] ,\reg_sl_a0[4] ,\reg_sl_b0[4] ,\reg_sl_c0[4] ,\reg_sl_d0[4] ,\reg_sl_a0[3] ,\reg_sl_b0[3] ,\reg_sl_c0[3] ,\reg_sl_d0[3] ,\reg_sl_a0[2] ,\reg_sl_b0[2] ,\reg_sl_c0[2] ,\reg_sl_d0[2] ,\reg_sl_a0[1] ,\reg_sl_b0[1] ,\reg_sl_c0[1] ,\reg_sl_d0[1] ,\reg_sl_a0[0] ,\reg_sl_b0[0] ,\reg_sl_c0[0] ,\reg_sl_d0[0] ,ch_a0_key_release,ch_b0_key_release,ch_c0_key_release,ch_d0_key_release,ch_a0_key_off,ch_b0_key_off,ch_c0_key_off,ch_d0_key_off,ch_a0_key_on,ch_b0_key_on,ch_c0_key_on,ch_d0_key_on,o,o_603,o_609,o_611,\w_state_out[1] ,\w_state_out[2] ,n3,n3_17,n3_19,n3_21,n3_23,n3_25,n3_27,o_15,o_17,o_19,o_21,o_23,o_25,o_27,o_29);
input clk_3;
input n84;
input n319;
input \ff_active[0] ;
input \ff_active[1] ;
input \ff_active[2] ;
input ch_e0_key_on;
input \reg_ar_e0[6] ;
input \reg_ar_b0[5] ;
input \reg_ar_b0[4] ;
input ch_e0_key_off;
input ch_e0_key_release;
input \reg_rr_e0[7] ;
input \reg_rr_e0[6] ;
input \reg_rr_e0[5] ;
input \reg_rr_e0[4] ;
input \reg_sr_e0[3] ;
input \reg_dr_e0[3] ;
input \reg_rr_e0[2] ;
input \reg_ar_c0[7] ;
input \reg_ar_a0[7] ;
input \reg_ar_e0[7] ;
input \reg_ar_b0[7] ;
input \reg_ar_a0[5] ;
input \reg_ar_e0[5] ;
input \reg_ar_a0[4] ;
input \reg_ar_e0[4] ;
input \reg_rr_e0[0] ;
input \reg_ar_c0[3] ;
input \reg_ar_b0[3] ;
input \reg_ar_a0[3] ;
input \reg_ar_e0[3] ;
input \reg_ar_b0[1] ;
input \reg_sl_e0[2] ;
input \reg_sl_e0[0] ;
input \reg_rr_e0[1] ;
input \reg_ar_c0[2] ;
input \reg_ar_b0[2] ;
input \reg_ar_a0[2] ;
input \reg_ar_e0[2] ;
input \reg_ar_e0[0] ;
input \reg_ar_b0[0] ;
input \reg_ar_c0[0] ;
input \reg_ar_a0[0] ;
input \reg_ar_a0[1] ;
input \reg_ar_e0[1] ;
input \reg_sl_e0[5] ;
input \reg_sl_e0[4] ;
input \reg_sl_e0[3] ;
input \reg_sl_e0[1] ;
input \reg_dr_e0[7] ;
input \reg_sr_e0[7] ;
input \reg_dr_e0[6] ;
input \reg_sr_e0[6] ;
input \reg_sr_e0[5] ;
input \reg_dr_e0[5] ;
input \reg_sr_e0[4] ;
input \reg_dr_e0[4] ;
input \reg_rr_e0[3] ;
input \reg_dr_e0[2] ;
input \reg_sr_e0[2] ;
input \reg_dr_e0[0] ;
input \reg_sr_e0[0] ;
input \reg_dr_e0[1] ;
input \reg_sr_e0[1] ;
input \reg_ar_b0[6] ;
input \reg_ar_a0[6] ;
input \reg_ar_c0[6] ;
input \reg_ar_c0[1] ;
input \reg_ar_c0[4] ;
input \reg_ar_c0[5] ;
input \reg_dr_a0[7] ;
input \reg_dr_b0[7] ;
input \reg_dr_c0[7] ;
input \reg_dr_d0[7] ;
input \reg_dr_a0[6] ;
input \reg_dr_b0[6] ;
input \reg_dr_c0[6] ;
input \reg_dr_d0[6] ;
input \reg_dr_a0[5] ;
input \reg_dr_b0[5] ;
input \reg_dr_c0[5] ;
input \reg_dr_d0[5] ;
input \reg_dr_a0[4] ;
input \reg_dr_b0[4] ;
input \reg_dr_c0[4] ;
input \reg_dr_d0[4] ;
input \reg_dr_a0[3] ;
input \reg_dr_b0[3] ;
input \reg_dr_c0[3] ;
input \reg_dr_d0[3] ;
input \reg_dr_a0[2] ;
input \reg_dr_b0[2] ;
input \reg_dr_c0[2] ;
input \reg_dr_d0[2] ;
input \reg_dr_a0[1] ;
input \reg_dr_b0[1] ;
input \reg_dr_c0[1] ;
input \reg_dr_d0[1] ;
input \reg_dr_a0[0] ;
input \reg_dr_b0[0] ;
input \reg_dr_c0[0] ;
input \reg_dr_d0[0] ;
input \reg_sr_a0[7] ;
input \reg_sr_b0[7] ;
input \reg_sr_c0[7] ;
input \reg_sr_d0[7] ;
input \reg_sr_a0[6] ;
input \reg_sr_b0[6] ;
input \reg_sr_c0[6] ;
input \reg_sr_d0[6] ;
input \reg_sr_a0[5] ;
input \reg_sr_b0[5] ;
input \reg_sr_c0[5] ;
input \reg_sr_d0[5] ;
input \reg_sr_a0[4] ;
input \reg_sr_b0[4] ;
input \reg_sr_c0[4] ;
input \reg_sr_d0[4] ;
input \reg_sr_a0[3] ;
input \reg_sr_b0[3] ;
input \reg_sr_c0[3] ;
input \reg_sr_d0[3] ;
input \reg_sr_a0[2] ;
input \reg_sr_b0[2] ;
input \reg_sr_c0[2] ;
input \reg_sr_d0[2] ;
input \reg_sr_a0[1] ;
input \reg_sr_b0[1] ;
input \reg_sr_c0[1] ;
input \reg_sr_d0[1] ;
input \reg_sr_a0[0] ;
input \reg_sr_b0[0] ;
input \reg_sr_c0[0] ;
input \reg_sr_d0[0] ;
input \reg_rr_a0[7] ;
input \reg_rr_b0[7] ;
input \reg_rr_c0[7] ;
input \reg_rr_d0[7] ;
input \reg_rr_a0[6] ;
input \reg_rr_b0[6] ;
input \reg_rr_c0[6] ;
input \reg_rr_d0[6] ;
input \reg_rr_a0[5] ;
input \reg_rr_b0[5] ;
input \reg_rr_c0[5] ;
input \reg_rr_d0[5] ;
input \reg_rr_a0[4] ;
input \reg_rr_b0[4] ;
input \reg_rr_c0[4] ;
input \reg_rr_d0[4] ;
input \reg_rr_a0[3] ;
input \reg_rr_b0[3] ;
input \reg_rr_c0[3] ;
input \reg_rr_d0[3] ;
input \reg_rr_a0[2] ;
input \reg_rr_b0[2] ;
input \reg_rr_c0[2] ;
input \reg_rr_d0[2] ;
input \reg_rr_a0[1] ;
input \reg_rr_b0[1] ;
input \reg_rr_c0[1] ;
input \reg_rr_d0[1] ;
input \reg_rr_a0[0] ;
input \reg_rr_b0[0] ;
input \reg_rr_c0[0] ;
input \reg_rr_d0[0] ;
input \reg_sl_a0[5] ;
input \reg_sl_b0[5] ;
input \reg_sl_c0[5] ;
input \reg_sl_d0[5] ;
input \reg_sl_a0[4] ;
input \reg_sl_b0[4] ;
input \reg_sl_c0[4] ;
input \reg_sl_d0[4] ;
input \reg_sl_a0[3] ;
input \reg_sl_b0[3] ;
input \reg_sl_c0[3] ;
input \reg_sl_d0[3] ;
input \reg_sl_a0[2] ;
input \reg_sl_b0[2] ;
input \reg_sl_c0[2] ;
input \reg_sl_d0[2] ;
input \reg_sl_a0[1] ;
input \reg_sl_b0[1] ;
input \reg_sl_c0[1] ;
input \reg_sl_d0[1] ;
input \reg_sl_a0[0] ;
input \reg_sl_b0[0] ;
input \reg_sl_c0[0] ;
input \reg_sl_d0[0] ;
input ch_a0_key_release;
input ch_b0_key_release;
input ch_c0_key_release;
input ch_d0_key_release;
input ch_a0_key_off;
input ch_b0_key_off;
input ch_c0_key_off;
input ch_d0_key_off;
input ch_a0_key_on;
input ch_b0_key_on;
input ch_c0_key_on;
input ch_d0_key_on;
output o;
output o_603;
output o_609;
output o_611;
output \w_state_out[1] ;
output \w_state_out[2] ;
output n3;
output n3_17;
output n3_19;
output n3_21;
output n3_23;
output n3_25;
output n3_27;
output o_15;
output o_17;
output o_19;
output o_21;
output o_23;
output o_25;
output o_27;
output o_29;
wire \ff_state_a[1] ;
wire \ff_state_a[0] ;
wire \ff_counter_a[19] ;
wire \ff_counter_a[18] ;
wire \ff_counter_a[17] ;
wire \ff_counter_a[16] ;
wire \ff_counter_a[15] ;
wire \ff_counter_a[14] ;
wire \ff_counter_a[13] ;
wire \ff_counter_a[12] ;
wire \ff_counter_a[11] ;
wire \ff_counter_a[10] ;
wire \ff_counter_a[9] ;
wire \ff_counter_a[8] ;
wire \ff_counter_a[7] ;
wire \ff_counter_a[6] ;
wire \ff_counter_a[5] ;
wire \ff_counter_a[4] ;
wire \ff_counter_a[3] ;
wire \ff_counter_a[2] ;
wire \ff_counter_a[1] ;
wire \ff_counter_a[0] ;
wire \ff_level_a[6] ;
wire \ff_level_a[5] ;
wire \ff_level_a[4] ;
wire \ff_level_a[3] ;
wire \ff_level_a[2] ;
wire \ff_level_a[1] ;
wire \ff_level_a[0] ;
wire \ff_state_b[2] ;
wire \ff_state_b[1] ;
wire \ff_state_b[0] ;
wire \ff_counter_b[19] ;
wire \ff_counter_b[18] ;
wire \ff_counter_b[17] ;
wire \ff_counter_b[16] ;
wire \ff_counter_b[15] ;
wire \ff_counter_b[14] ;
wire \ff_counter_b[13] ;
wire \ff_counter_b[12] ;
wire \ff_counter_b[11] ;
wire \ff_counter_b[10] ;
wire \ff_counter_b[9] ;
wire \ff_counter_b[8] ;
wire \ff_counter_b[7] ;
wire \ff_counter_b[6] ;
wire \ff_counter_b[5] ;
wire \ff_counter_b[4] ;
wire \ff_counter_b[3] ;
wire \ff_counter_b[2] ;
wire \ff_counter_b[1] ;
wire \ff_counter_b[0] ;
wire \ff_level_b[6] ;
wire \ff_level_b[5] ;
wire \ff_level_b[4] ;
wire \ff_level_b[3] ;
wire \ff_level_b[2] ;
wire \ff_level_b[1] ;
wire \ff_level_b[0] ;
wire \ff_state_c[2] ;
wire \ff_state_c[1] ;
wire \ff_state_c[0] ;
wire \ff_counter_c[19] ;
wire \ff_counter_c[18] ;
wire \ff_counter_c[17] ;
wire \ff_counter_c[16] ;
wire \ff_counter_c[15] ;
wire \ff_counter_c[14] ;
wire \ff_counter_c[13] ;
wire \ff_counter_c[12] ;
wire \ff_counter_c[11] ;
wire \ff_counter_c[10] ;
wire \ff_counter_c[9] ;
wire \ff_counter_c[8] ;
wire \ff_counter_c[7] ;
wire \ff_counter_c[6] ;
wire \ff_counter_c[5] ;
wire \ff_counter_c[4] ;
wire \ff_counter_c[3] ;
wire \ff_counter_c[2] ;
wire \ff_counter_c[1] ;
wire \ff_counter_c[0] ;
wire \ff_level_c[6] ;
wire \ff_level_c[5] ;
wire \ff_level_c[4] ;
wire \ff_level_c[3] ;
wire \ff_level_c[2] ;
wire \ff_level_c[1] ;
wire \ff_level_c[0] ;
wire \ff_state_d[2] ;
wire \ff_state_d[1] ;
wire \ff_state_d[0] ;
wire \ff_counter_d[19] ;
wire \ff_counter_d[18] ;
wire \ff_counter_d[17] ;
wire \ff_counter_d[16] ;
wire \ff_counter_d[15] ;
wire \ff_counter_d[14] ;
wire \ff_counter_d[13] ;
wire \ff_counter_d[12] ;
wire \ff_counter_d[11] ;
wire \ff_counter_d[10] ;
wire \ff_counter_d[9] ;
wire \ff_counter_d[8] ;
wire \ff_counter_d[7] ;
wire \ff_counter_d[6] ;
wire \ff_counter_d[5] ;
wire \ff_counter_d[4] ;
wire \ff_counter_d[3] ;
wire \ff_counter_d[2] ;
wire \ff_counter_d[1] ;
wire \ff_counter_d[0] ;
wire \ff_level_d[6] ;
wire \ff_level_d[5] ;
wire \ff_level_d[4] ;
wire \ff_level_d[3] ;
wire \ff_level_d[2] ;
wire \ff_level_d[1] ;
wire \ff_level_d[0] ;
wire \ff_state_e[2] ;
wire \ff_state_e[1] ;
wire \ff_state_e[0] ;
wire \ff_counter_e[19] ;
wire \ff_counter_e[18] ;
wire \ff_counter_e[17] ;
wire \ff_counter_e[16] ;
wire \ff_counter_e[15] ;
wire \ff_counter_e[14] ;
wire \ff_counter_e[13] ;
wire \ff_counter_e[12] ;
wire \ff_counter_e[11] ;
wire \ff_counter_e[10] ;
wire \ff_counter_e[9] ;
wire \ff_counter_e[8] ;
wire \ff_counter_e[7] ;
wire \ff_counter_e[6] ;
wire \ff_counter_e[5] ;
wire \ff_counter_e[4] ;
wire \ff_counter_e[3] ;
wire \ff_counter_e[2] ;
wire \ff_counter_e[1] ;
wire \ff_counter_e[0] ;
wire \ff_level_e[6] ;
wire \ff_level_e[5] ;
wire \ff_level_e[4] ;
wire \ff_level_e[3] ;
wire \ff_level_e[2] ;
wire \ff_level_e[1] ;
wire \ff_level_e[0] ;
wire \ff_state_a[2] ;
wire o;
wire o_603;
wire o_609;
wire o_611;
wire \counter_out[19] ;
wire \counter_out[18] ;
wire \counter_out[17] ;
wire \counter_out[16] ;
wire \counter_out[15] ;
wire \counter_out[14] ;
wire \counter_out[13] ;
wire \counter_out[12] ;
wire \counter_out[9] ;
wire \counter_out[8] ;
wire \counter_out[7] ;
wire \counter_out[6] ;
wire \level_out[0] ;
wire \level_out[1] ;
wire \level_out[2] ;
wire \level_out[3] ;
wire \level_out[4] ;
wire \level_out[5] ;
wire \level_out[6] ;
wire \w_state_out[1] ;
wire \counter_out[1] ;
wire \counter_out[4] ;
wire \w_state_out[0]_5 ;
wire \counter_out[5] ;
wire \counter_out[3] ;
wire \counter_out[2] ;
wire \counter_out[0] ;
wire \counter_out[10] ;
wire \counter_out[11] ;
wire \w_state_out[2] ;
wire n3_17_28;
wire n3_19_30;
wire n3_21_33;
wire n3_23_35;
wire n3_25_21;
wire n3_27_37;
wire n3_29_41;
wire n3_31_39;
wire n3_17_29;
wire n3_19_31;
wire n3_21_32;
wire n3_23_34;
wire n3_25_20;
wire n3_27_38;
wire n3_29_42;
wire n3_31_40;
wire n3_17_16;
wire n3_19_17;
wire n3_21_18;
wire n3_23_19;
wire n3_25_36;
wire n3_27_22;
wire n3_29;
wire n3_31;
wire n3_13;
wire n3_15_25;
wire n3_17_26;
wire n3_19_23;
wire n3_21_27;
wire n3_23_24;
wire n3_3_15;
wire n3_3;
wire n3_7;
wire n3_9;
wire n3_11;
wire n3_41;
wire n3_43;
wire n3_45;
wire n3_47;
wire n3_49;
wire n3_51;
wire n3_53;
wire n3_55;
wire n3_57;
wire n3_59;
wire n3_61;
wire n3_63;
wire n3_65;
wire n3_67;
wire n3_69;
wire n3_71;
wire n3_73;
wire n3_75;
wire n3_77;
wire n3_79;
wire n3_3_14;
wire n3;
wire n3_17;
wire n3_19;
wire n3_21;
wire n3_23;
wire n3_25;
wire n3_27;
wire o_15;
wire o_17;
wire o_19;
wire o_21;
wire o_23;
wire o_25;
wire o_27;
wire o_29;
wire VCC;
wire GND;
DFFCE \ff_state_a[1]_ins11436  (
.D(\w_state_out[1] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_state_a[1] ) 
);
DFFCE \ff_state_a[0]_ins11437  (
.D(\w_state_out[0]_5 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_state_a[0] ) 
);
DFFCE \ff_counter_a[19]_ins11438  (
.D(\counter_out[19] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[19] ) 
);
DFFCE \ff_counter_a[18]_ins11439  (
.D(\counter_out[18] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[18] ) 
);
DFFCE \ff_counter_a[17]_ins11440  (
.D(\counter_out[17] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[17] ) 
);
DFFCE \ff_counter_a[16]_ins11441  (
.D(\counter_out[16] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[16] ) 
);
DFFCE \ff_counter_a[15]_ins11442  (
.D(\counter_out[15] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[15] ) 
);
DFFCE \ff_counter_a[14]_ins11443  (
.D(\counter_out[14] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[14] ) 
);
DFFCE \ff_counter_a[13]_ins11444  (
.D(\counter_out[13] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[13] ) 
);
DFFCE \ff_counter_a[12]_ins11445  (
.D(\counter_out[12] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[12] ) 
);
DFFCE \ff_counter_a[11]_ins11446  (
.D(\counter_out[11] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[11] ) 
);
DFFCE \ff_counter_a[10]_ins11447  (
.D(\counter_out[10] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[10] ) 
);
DFFCE \ff_counter_a[9]_ins11448  (
.D(\counter_out[9] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[9] ) 
);
DFFCE \ff_counter_a[8]_ins11449  (
.D(\counter_out[8] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[8] ) 
);
DFFCE \ff_counter_a[7]_ins11450  (
.D(\counter_out[7] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[7] ) 
);
DFFCE \ff_counter_a[6]_ins11451  (
.D(\counter_out[6] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[6] ) 
);
DFFCE \ff_counter_a[5]_ins11452  (
.D(\counter_out[5] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[5] ) 
);
DFFCE \ff_counter_a[4]_ins11453  (
.D(\counter_out[4] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[4] ) 
);
DFFCE \ff_counter_a[3]_ins11454  (
.D(\counter_out[3] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[3] ) 
);
DFFCE \ff_counter_a[2]_ins11455  (
.D(\counter_out[2] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[2] ) 
);
DFFCE \ff_counter_a[1]_ins11456  (
.D(\counter_out[1] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[1] ) 
);
DFFCE \ff_counter_a[0]_ins11457  (
.D(\counter_out[0] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[0] ) 
);
DFFCE \ff_level_a[6]_ins11458  (
.D(\level_out[6] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_level_a[6] ) 
);
DFFCE \ff_level_a[5]_ins11459  (
.D(\level_out[5] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_level_a[5] ) 
);
DFFCE \ff_level_a[4]_ins11460  (
.D(\level_out[4] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_level_a[4] ) 
);
DFFCE \ff_level_a[3]_ins11461  (
.D(\level_out[3] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_level_a[3] ) 
);
DFFCE \ff_level_a[2]_ins11462  (
.D(\level_out[2] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_level_a[2] ) 
);
DFFCE \ff_level_a[1]_ins11463  (
.D(\level_out[1] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_level_a[1] ) 
);
DFFCE \ff_level_a[0]_ins11464  (
.D(\level_out[0] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_level_a[0] ) 
);
DFFCE \ff_state_b[2]_ins11465  (
.D(\w_state_out[2] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_state_b[2] ) 
);
DFFCE \ff_state_b[1]_ins11466  (
.D(\w_state_out[1] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_state_b[1] ) 
);
DFFCE \ff_state_b[0]_ins11467  (
.D(\w_state_out[0]_5 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_state_b[0] ) 
);
DFFCE \ff_counter_b[19]_ins11468  (
.D(\counter_out[19] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[19] ) 
);
DFFCE \ff_counter_b[18]_ins11469  (
.D(\counter_out[18] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[18] ) 
);
DFFCE \ff_counter_b[17]_ins11470  (
.D(\counter_out[17] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[17] ) 
);
DFFCE \ff_counter_b[16]_ins11471  (
.D(\counter_out[16] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[16] ) 
);
DFFCE \ff_counter_b[15]_ins11472  (
.D(\counter_out[15] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[15] ) 
);
DFFCE \ff_counter_b[14]_ins11473  (
.D(\counter_out[14] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[14] ) 
);
DFFCE \ff_counter_b[13]_ins11474  (
.D(\counter_out[13] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[13] ) 
);
DFFCE \ff_counter_b[12]_ins11475  (
.D(\counter_out[12] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[12] ) 
);
DFFCE \ff_counter_b[11]_ins11476  (
.D(\counter_out[11] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[11] ) 
);
DFFCE \ff_counter_b[10]_ins11477  (
.D(\counter_out[10] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[10] ) 
);
DFFCE \ff_counter_b[9]_ins11478  (
.D(\counter_out[9] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[9] ) 
);
DFFCE \ff_counter_b[8]_ins11479  (
.D(\counter_out[8] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[8] ) 
);
DFFCE \ff_counter_b[7]_ins11480  (
.D(\counter_out[7] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[7] ) 
);
DFFCE \ff_counter_b[6]_ins11481  (
.D(\counter_out[6] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[6] ) 
);
DFFCE \ff_counter_b[5]_ins11482  (
.D(\counter_out[5] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[5] ) 
);
DFFCE \ff_counter_b[4]_ins11483  (
.D(\counter_out[4] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[4] ) 
);
DFFCE \ff_counter_b[3]_ins11484  (
.D(\counter_out[3] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[3] ) 
);
DFFCE \ff_counter_b[2]_ins11485  (
.D(\counter_out[2] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[2] ) 
);
DFFCE \ff_counter_b[1]_ins11486  (
.D(\counter_out[1] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[1] ) 
);
DFFCE \ff_counter_b[0]_ins11487  (
.D(\counter_out[0] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[0] ) 
);
DFFCE \ff_level_b[6]_ins11488  (
.D(\level_out[6] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_level_b[6] ) 
);
DFFCE \ff_level_b[5]_ins11489  (
.D(\level_out[5] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_level_b[5] ) 
);
DFFCE \ff_level_b[4]_ins11490  (
.D(\level_out[4] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_level_b[4] ) 
);
DFFCE \ff_level_b[3]_ins11491  (
.D(\level_out[3] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_level_b[3] ) 
);
DFFCE \ff_level_b[2]_ins11492  (
.D(\level_out[2] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_level_b[2] ) 
);
DFFCE \ff_level_b[1]_ins11493  (
.D(\level_out[1] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_level_b[1] ) 
);
DFFCE \ff_level_b[0]_ins11494  (
.D(\level_out[0] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_level_b[0] ) 
);
DFFCE \ff_state_c[2]_ins11495  (
.D(\w_state_out[2] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_state_c[2] ) 
);
DFFCE \ff_state_c[1]_ins11496  (
.D(\w_state_out[1] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_state_c[1] ) 
);
DFFCE \ff_state_c[0]_ins11497  (
.D(\w_state_out[0]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_state_c[0] ) 
);
DFFCE \ff_counter_c[19]_ins11498  (
.D(\counter_out[19] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[19] ) 
);
DFFCE \ff_counter_c[18]_ins11499  (
.D(\counter_out[18] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[18] ) 
);
DFFCE \ff_counter_c[17]_ins11500  (
.D(\counter_out[17] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[17] ) 
);
DFFCE \ff_counter_c[16]_ins11501  (
.D(\counter_out[16] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[16] ) 
);
DFFCE \ff_counter_c[15]_ins11502  (
.D(\counter_out[15] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[15] ) 
);
DFFCE \ff_counter_c[14]_ins11503  (
.D(\counter_out[14] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[14] ) 
);
DFFCE \ff_counter_c[13]_ins11504  (
.D(\counter_out[13] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[13] ) 
);
DFFCE \ff_counter_c[12]_ins11505  (
.D(\counter_out[12] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[12] ) 
);
DFFCE \ff_counter_c[11]_ins11506  (
.D(\counter_out[11] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[11] ) 
);
DFFCE \ff_counter_c[10]_ins11507  (
.D(\counter_out[10] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[10] ) 
);
DFFCE \ff_counter_c[9]_ins11508  (
.D(\counter_out[9] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[9] ) 
);
DFFCE \ff_counter_c[8]_ins11509  (
.D(\counter_out[8] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[8] ) 
);
DFFCE \ff_counter_c[7]_ins11510  (
.D(\counter_out[7] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[7] ) 
);
DFFCE \ff_counter_c[6]_ins11511  (
.D(\counter_out[6] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[6] ) 
);
DFFCE \ff_counter_c[5]_ins11512  (
.D(\counter_out[5] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[5] ) 
);
DFFCE \ff_counter_c[4]_ins11513  (
.D(\counter_out[4] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[4] ) 
);
DFFCE \ff_counter_c[3]_ins11514  (
.D(\counter_out[3] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[3] ) 
);
DFFCE \ff_counter_c[2]_ins11515  (
.D(\counter_out[2] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[2] ) 
);
DFFCE \ff_counter_c[1]_ins11516  (
.D(\counter_out[1] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[1] ) 
);
DFFCE \ff_counter_c[0]_ins11517  (
.D(\counter_out[0] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[0] ) 
);
DFFCE \ff_level_c[6]_ins11518  (
.D(\level_out[6] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[6] ) 
);
DFFCE \ff_level_c[5]_ins11519  (
.D(\level_out[5] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[5] ) 
);
DFFCE \ff_level_c[4]_ins11520  (
.D(\level_out[4] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[4] ) 
);
DFFCE \ff_level_c[3]_ins11521  (
.D(\level_out[3] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[3] ) 
);
DFFCE \ff_level_c[2]_ins11522  (
.D(\level_out[2] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[2] ) 
);
DFFCE \ff_level_c[1]_ins11523  (
.D(\level_out[1] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[1] ) 
);
DFFCE \ff_level_c[0]_ins11524  (
.D(\level_out[0] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[0] ) 
);
DFFCE \ff_state_d[2]_ins11525  (
.D(\w_state_out[2] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_state_d[2] ) 
);
DFFCE \ff_state_d[1]_ins11526  (
.D(\w_state_out[1] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_state_d[1] ) 
);
DFFCE \ff_state_d[0]_ins11527  (
.D(\w_state_out[0]_5 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_state_d[0] ) 
);
DFFCE \ff_counter_d[19]_ins11528  (
.D(\counter_out[19] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[19] ) 
);
DFFCE \ff_counter_d[18]_ins11529  (
.D(\counter_out[18] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[18] ) 
);
DFFCE \ff_counter_d[17]_ins11530  (
.D(\counter_out[17] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[17] ) 
);
DFFCE \ff_counter_d[16]_ins11531  (
.D(\counter_out[16] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[16] ) 
);
DFFCE \ff_counter_d[15]_ins11532  (
.D(\counter_out[15] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[15] ) 
);
DFFCE \ff_counter_d[14]_ins11533  (
.D(\counter_out[14] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[14] ) 
);
DFFCE \ff_counter_d[13]_ins11534  (
.D(\counter_out[13] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[13] ) 
);
DFFCE \ff_counter_d[12]_ins11535  (
.D(\counter_out[12] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[12] ) 
);
DFFCE \ff_counter_d[11]_ins11536  (
.D(\counter_out[11] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[11] ) 
);
DFFCE \ff_counter_d[10]_ins11537  (
.D(\counter_out[10] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[10] ) 
);
DFFCE \ff_counter_d[9]_ins11538  (
.D(\counter_out[9] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[9] ) 
);
DFFCE \ff_counter_d[8]_ins11539  (
.D(\counter_out[8] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[8] ) 
);
DFFCE \ff_counter_d[7]_ins11540  (
.D(\counter_out[7] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[7] ) 
);
DFFCE \ff_counter_d[6]_ins11541  (
.D(\counter_out[6] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[6] ) 
);
DFFCE \ff_counter_d[5]_ins11542  (
.D(\counter_out[5] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[5] ) 
);
DFFCE \ff_counter_d[4]_ins11543  (
.D(\counter_out[4] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[4] ) 
);
DFFCE \ff_counter_d[3]_ins11544  (
.D(\counter_out[3] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[3] ) 
);
DFFCE \ff_counter_d[2]_ins11545  (
.D(\counter_out[2] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[2] ) 
);
DFFCE \ff_counter_d[1]_ins11546  (
.D(\counter_out[1] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[1] ) 
);
DFFCE \ff_counter_d[0]_ins11547  (
.D(\counter_out[0] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[0] ) 
);
DFFCE \ff_level_d[6]_ins11548  (
.D(\level_out[6] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_level_d[6] ) 
);
DFFCE \ff_level_d[5]_ins11549  (
.D(\level_out[5] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_level_d[5] ) 
);
DFFCE \ff_level_d[4]_ins11550  (
.D(\level_out[4] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_level_d[4] ) 
);
DFFCE \ff_level_d[3]_ins11551  (
.D(\level_out[3] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_level_d[3] ) 
);
DFFCE \ff_level_d[2]_ins11552  (
.D(\level_out[2] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_level_d[2] ) 
);
DFFCE \ff_level_d[1]_ins11553  (
.D(\level_out[1] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_level_d[1] ) 
);
DFFCE \ff_level_d[0]_ins11554  (
.D(\level_out[0] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_level_d[0] ) 
);
DFFCE \ff_state_e[2]_ins11555  (
.D(\w_state_out[2] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_state_e[2] ) 
);
DFFCE \ff_state_e[1]_ins11556  (
.D(\w_state_out[1] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_state_e[1] ) 
);
DFFCE \ff_state_e[0]_ins11557  (
.D(\w_state_out[0]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_state_e[0] ) 
);
DFFCE \ff_counter_e[19]_ins11558  (
.D(\counter_out[19] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[19] ) 
);
DFFCE \ff_counter_e[18]_ins11559  (
.D(\counter_out[18] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[18] ) 
);
DFFCE \ff_counter_e[17]_ins11560  (
.D(\counter_out[17] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[17] ) 
);
DFFCE \ff_counter_e[16]_ins11561  (
.D(\counter_out[16] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[16] ) 
);
DFFCE \ff_counter_e[15]_ins11562  (
.D(\counter_out[15] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[15] ) 
);
DFFCE \ff_counter_e[14]_ins11563  (
.D(\counter_out[14] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[14] ) 
);
DFFCE \ff_counter_e[13]_ins11564  (
.D(\counter_out[13] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[13] ) 
);
DFFCE \ff_counter_e[12]_ins11565  (
.D(\counter_out[12] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[12] ) 
);
DFFCE \ff_counter_e[11]_ins11566  (
.D(\counter_out[11] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[11] ) 
);
DFFCE \ff_counter_e[10]_ins11567  (
.D(\counter_out[10] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[10] ) 
);
DFFCE \ff_counter_e[9]_ins11568  (
.D(\counter_out[9] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[9] ) 
);
DFFCE \ff_counter_e[8]_ins11569  (
.D(\counter_out[8] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[8] ) 
);
DFFCE \ff_counter_e[7]_ins11570  (
.D(\counter_out[7] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[7] ) 
);
DFFCE \ff_counter_e[6]_ins11571  (
.D(\counter_out[6] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[6] ) 
);
DFFCE \ff_counter_e[5]_ins11572  (
.D(\counter_out[5] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[5] ) 
);
DFFCE \ff_counter_e[4]_ins11573  (
.D(\counter_out[4] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[4] ) 
);
DFFCE \ff_counter_e[3]_ins11574  (
.D(\counter_out[3] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[3] ) 
);
DFFCE \ff_counter_e[2]_ins11575  (
.D(\counter_out[2] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[2] ) 
);
DFFCE \ff_counter_e[1]_ins11576  (
.D(\counter_out[1] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[1] ) 
);
DFFCE \ff_counter_e[0]_ins11577  (
.D(\counter_out[0] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[0] ) 
);
DFFCE \ff_level_e[6]_ins11578  (
.D(\level_out[6] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[6] ) 
);
DFFCE \ff_level_e[5]_ins11579  (
.D(\level_out[5] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[5] ) 
);
DFFCE \ff_level_e[4]_ins11580  (
.D(\level_out[4] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[4] ) 
);
DFFCE \ff_level_e[3]_ins11581  (
.D(\level_out[3] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[3] ) 
);
DFFCE \ff_level_e[2]_ins11582  (
.D(\level_out[2] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[2] ) 
);
DFFCE \ff_level_e[1]_ins11583  (
.D(\level_out[1] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[1] ) 
);
DFFCE \ff_level_e[0]_ins11584  (
.D(\level_out[0] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[0] ) 
);
DFFCE \ff_state_a[2]_ins11585  (
.D(\w_state_out[2] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_state_a[2] ) 
);
LUT3 o_ins16836 (
.I0(\ff_active[0] ),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.F(o) 
);
defparam o_ins16836.INIT=8'h10;
LUT3 o_ins16837 (
.I0(\ff_active[0] ),
.I1(\ff_active[2] ),
.I2(\ff_active[1] ),
.F(o_603) 
);
defparam o_ins16837.INIT=8'h10;
LUT3 o_ins17956 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.F(o_609) 
);
defparam o_ins17956.INIT=8'h10;
LUT3 o_ins17959 (
.I0(\ff_active[2] ),
.I1(\ff_active[0] ),
.I2(\ff_active[1] ),
.F(o_611) 
);
defparam o_ins17959.INIT=8'h01;
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator  u_adsr_envelope_generator (
.o_27(o_27),
.o_25(o_25),
.o_23(o_23),
.o_21(o_21),
.o_19(o_19),
.o_17(o_17),
.o_15(o_15),
.n3_3(n3_3),
.\ff_active[2] (\ff_active[2] ),
.ch_e0_key_on(ch_e0_key_on),
.o_29(o_29),
.n3_3_14(n3_3_14),
.\ff_counter_e[13] (\ff_counter_e[13] ),
.n3_53(n3_53),
.\ff_counter_e[12] (\ff_counter_e[12] ),
.n3_55(n3_55),
.\ff_counter_e[7] (\ff_counter_e[7] ),
.n3_65(n3_65),
.n3_77(n3_77),
.\ff_active[0] (\ff_active[0] ),
.\ff_active[1] (\ff_active[1] ),
.\ff_counter_e[1] (\ff_counter_e[1] ),
.\ff_counter_e[2] (\ff_counter_e[2] ),
.n3_75(n3_75),
.\ff_counter_e[3] (\ff_counter_e[3] ),
.n3_73(n3_73),
.\ff_counter_e[4] (\ff_counter_e[4] ),
.n3_71(n3_71),
.\ff_counter_e[5] (\ff_counter_e[5] ),
.n3_69(n3_69),
.\ff_counter_e[19] (\ff_counter_e[19] ),
.n3_41(n3_41),
.\ff_counter_e[17] (\ff_counter_e[17] ),
.n3_45(n3_45),
.\ff_counter_e[18] (\ff_counter_e[18] ),
.n3_43(n3_43),
.\ff_counter_e[15] (\ff_counter_e[15] ),
.n3_49(n3_49),
.\ff_counter_e[16] (\ff_counter_e[16] ),
.n3_47(n3_47),
.\ff_counter_e[14] (\ff_counter_e[14] ),
.n3_51(n3_51),
.\reg_ar_e0[6] (\reg_ar_e0[6] ),
.\ff_counter_e[9] (\ff_counter_e[9] ),
.n3_61(n3_61),
.\ff_counter_e[10] (\ff_counter_e[10] ),
.n3_59(n3_59),
.\ff_counter_e[11] (\ff_counter_e[11] ),
.n3_57(n3_57),
.o_609(o_609),
.\reg_ar_b0[5] (\reg_ar_b0[5] ),
.\reg_ar_b0[4] (\reg_ar_b0[4] ),
.\ff_counter_e[8] (\ff_counter_e[8] ),
.n3_63(n3_63),
.\ff_counter_e[6] (\ff_counter_e[6] ),
.n3_67(n3_67),
.ch_e0_key_off(ch_e0_key_off),
.n3_9(n3_9),
.\ff_state_e[1] (\ff_state_e[1] ),
.o(o),
.n3_7(n3_7),
.\ff_state_e[2] (\ff_state_e[2] ),
.n3_3_15(n3_3_15),
.ch_e0_key_release(ch_e0_key_release),
.n3_79(n3_79),
.\ff_counter_e[0] (\ff_counter_e[0] ),
.n3_17_16(n3_17_16),
.\reg_rr_e0[7] (\reg_rr_e0[7] ),
.n3_19_17(n3_19_17),
.\reg_rr_e0[6] (\reg_rr_e0[6] ),
.n3_21_18(n3_21_18),
.\reg_rr_e0[5] (\reg_rr_e0[5] ),
.n3_23_19(n3_23_19),
.\reg_rr_e0[4] (\reg_rr_e0[4] ),
.n3_25_20(n3_25_20),
.\reg_sr_e0[3] (\reg_sr_e0[3] ),
.n3_25_21(n3_25_21),
.\reg_dr_e0[3] (\reg_dr_e0[3] ),
.n3_27_22(n3_27_22),
.\reg_rr_e0[2] (\reg_rr_e0[2] ),
.o_603(o_603),
.\reg_ar_c0[7] (\reg_ar_c0[7] ),
.\reg_ar_a0[7] (\reg_ar_a0[7] ),
.o_611(o_611),
.\reg_ar_e0[7] (\reg_ar_e0[7] ),
.\reg_ar_b0[7] (\reg_ar_b0[7] ),
.\reg_ar_a0[5] (\reg_ar_a0[5] ),
.\reg_ar_e0[5] (\reg_ar_e0[5] ),
.\reg_ar_a0[4] (\reg_ar_a0[4] ),
.\reg_ar_e0[4] (\reg_ar_e0[4] ),
.n3_31(n3_31),
.\reg_rr_e0[0] (\reg_rr_e0[0] ),
.\reg_ar_c0[3] (\reg_ar_c0[3] ),
.\reg_ar_b0[3] (\reg_ar_b0[3] ),
.\reg_ar_a0[3] (\reg_ar_a0[3] ),
.\reg_ar_e0[3] (\reg_ar_e0[3] ),
.\reg_ar_b0[1] (\reg_ar_b0[1] ),
.n3(n3),
.n3_17(n3_17),
.n3_19(n3_19),
.n3_21(n3_21),
.n3_23(n3_23),
.n3_25(n3_25),
.\ff_level_e[0] (\ff_level_e[0] ),
.\ff_level_e[1] (\ff_level_e[1] ),
.\ff_level_e[2] (\ff_level_e[2] ),
.\ff_level_e[3] (\ff_level_e[3] ),
.\ff_level_e[4] (\ff_level_e[4] ),
.\ff_level_e[5] (\ff_level_e[5] ),
.\ff_state_e[0] (\ff_state_e[0] ),
.n3_11(n3_11),
.n3_19_23(n3_19_23),
.\reg_sl_e0[2] (\reg_sl_e0[2] ),
.n3_23_24(n3_23_24),
.\reg_sl_e0[0] (\reg_sl_e0[0] ),
.n3_29(n3_29),
.\reg_rr_e0[1] (\reg_rr_e0[1] ),
.\reg_ar_c0[2] (\reg_ar_c0[2] ),
.\reg_ar_b0[2] (\reg_ar_b0[2] ),
.\reg_ar_a0[2] (\reg_ar_a0[2] ),
.\reg_ar_e0[2] (\reg_ar_e0[2] ),
.\reg_ar_e0[0] (\reg_ar_e0[0] ),
.\reg_ar_b0[0] (\reg_ar_b0[0] ),
.\reg_ar_c0[0] (\reg_ar_c0[0] ),
.\reg_ar_a0[0] (\reg_ar_a0[0] ),
.\reg_ar_a0[1] (\reg_ar_a0[1] ),
.\reg_ar_e0[1] (\reg_ar_e0[1] ),
.\ff_level_e[6] (\ff_level_e[6] ),
.n3_13(n3_13),
.n3_15_25(n3_15_25),
.\reg_sl_e0[5] (\reg_sl_e0[5] ),
.\reg_sl_e0[4] (\reg_sl_e0[4] ),
.n3_17_26(n3_17_26),
.n3_27(n3_27),
.n3_21_27(n3_21_27),
.\reg_sl_e0[3] (\reg_sl_e0[3] ),
.\reg_sl_e0[1] (\reg_sl_e0[1] ),
.n3_17_28(n3_17_28),
.\reg_dr_e0[7] (\reg_dr_e0[7] ),
.n3_17_29(n3_17_29),
.\reg_sr_e0[7] (\reg_sr_e0[7] ),
.n3_19_30(n3_19_30),
.\reg_dr_e0[6] (\reg_dr_e0[6] ),
.n3_19_31(n3_19_31),
.\reg_sr_e0[6] (\reg_sr_e0[6] ),
.n3_21_32(n3_21_32),
.\reg_sr_e0[5] (\reg_sr_e0[5] ),
.n3_21_33(n3_21_33),
.\reg_dr_e0[5] (\reg_dr_e0[5] ),
.n3_23_34(n3_23_34),
.\reg_sr_e0[4] (\reg_sr_e0[4] ),
.n3_23_35(n3_23_35),
.\reg_dr_e0[4] (\reg_dr_e0[4] ),
.n3_25_36(n3_25_36),
.\reg_rr_e0[3] (\reg_rr_e0[3] ),
.n3_27_37(n3_27_37),
.\reg_dr_e0[2] (\reg_dr_e0[2] ),
.n3_27_38(n3_27_38),
.\reg_sr_e0[2] (\reg_sr_e0[2] ),
.n3_31_39(n3_31_39),
.\reg_dr_e0[0] (\reg_dr_e0[0] ),
.n3_31_40(n3_31_40),
.\reg_sr_e0[0] (\reg_sr_e0[0] ),
.n3_29_41(n3_29_41),
.\reg_dr_e0[1] (\reg_dr_e0[1] ),
.n3_29_42(n3_29_42),
.\reg_sr_e0[1] (\reg_sr_e0[1] ),
.\reg_ar_b0[6] (\reg_ar_b0[6] ),
.\reg_ar_a0[6] (\reg_ar_a0[6] ),
.\reg_ar_c0[6] (\reg_ar_c0[6] ),
.\reg_ar_c0[1] (\reg_ar_c0[1] ),
.\reg_ar_c0[4] (\reg_ar_c0[4] ),
.\reg_ar_c0[5] (\reg_ar_c0[5] ),
.\counter_out[19] (\counter_out[19] ),
.\counter_out[18] (\counter_out[18] ),
.\counter_out[17] (\counter_out[17] ),
.\counter_out[16] (\counter_out[16] ),
.\counter_out[15] (\counter_out[15] ),
.\counter_out[14] (\counter_out[14] ),
.\counter_out[13] (\counter_out[13] ),
.\counter_out[12] (\counter_out[12] ),
.\counter_out[9] (\counter_out[9] ),
.\counter_out[8] (\counter_out[8] ),
.\counter_out[7] (\counter_out[7] ),
.\counter_out[6] (\counter_out[6] ),
.\level_out[0] (\level_out[0] ),
.\level_out[1] (\level_out[1] ),
.\level_out[2] (\level_out[2] ),
.\level_out[3] (\level_out[3] ),
.\level_out[4] (\level_out[4] ),
.\level_out[5] (\level_out[5] ),
.\level_out[6] (\level_out[6] ),
.\w_state_out[1] (\w_state_out[1] ),
.\counter_out[1] (\counter_out[1] ),
.\counter_out[4] (\counter_out[4] ),
.\w_state_out[0]_5 (\w_state_out[0]_5 ),
.\counter_out[5] (\counter_out[5] ),
.\counter_out[3] (\counter_out[3] ),
.\counter_out[2] (\counter_out[2] ),
.\counter_out[0] (\counter_out[0] ),
.\counter_out[10] (\counter_out[10] ),
.\counter_out[11] (\counter_out[11] ),
.\w_state_out[2] (\w_state_out[2] ) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_dr_selector  u_dr_selector (
.\ff_active[1] (\ff_active[1] ),
.\reg_dr_a0[7] (\reg_dr_a0[7] ),
.\reg_dr_b0[7] (\reg_dr_b0[7] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_dr_c0[7] (\reg_dr_c0[7] ),
.\reg_dr_d0[7] (\reg_dr_d0[7] ),
.\reg_dr_a0[6] (\reg_dr_a0[6] ),
.\reg_dr_b0[6] (\reg_dr_b0[6] ),
.\reg_dr_c0[6] (\reg_dr_c0[6] ),
.\reg_dr_d0[6] (\reg_dr_d0[6] ),
.\reg_dr_a0[5] (\reg_dr_a0[5] ),
.\reg_dr_b0[5] (\reg_dr_b0[5] ),
.\reg_dr_c0[5] (\reg_dr_c0[5] ),
.\reg_dr_d0[5] (\reg_dr_d0[5] ),
.\reg_dr_a0[4] (\reg_dr_a0[4] ),
.\reg_dr_b0[4] (\reg_dr_b0[4] ),
.\reg_dr_c0[4] (\reg_dr_c0[4] ),
.\reg_dr_d0[4] (\reg_dr_d0[4] ),
.\reg_dr_a0[3] (\reg_dr_a0[3] ),
.\reg_dr_b0[3] (\reg_dr_b0[3] ),
.\reg_dr_c0[3] (\reg_dr_c0[3] ),
.\reg_dr_d0[3] (\reg_dr_d0[3] ),
.\reg_dr_a0[2] (\reg_dr_a0[2] ),
.\reg_dr_b0[2] (\reg_dr_b0[2] ),
.\reg_dr_c0[2] (\reg_dr_c0[2] ),
.\reg_dr_d0[2] (\reg_dr_d0[2] ),
.\reg_dr_a0[1] (\reg_dr_a0[1] ),
.\reg_dr_b0[1] (\reg_dr_b0[1] ),
.\reg_dr_c0[1] (\reg_dr_c0[1] ),
.\reg_dr_d0[1] (\reg_dr_d0[1] ),
.\reg_dr_a0[0] (\reg_dr_a0[0] ),
.\reg_dr_b0[0] (\reg_dr_b0[0] ),
.\reg_dr_c0[0] (\reg_dr_c0[0] ),
.\reg_dr_d0[0] (\reg_dr_d0[0] ),
.n3_17_28(n3_17_28),
.n3_19_30(n3_19_30),
.n3_21_33(n3_21_33),
.n3_23_35(n3_23_35),
.n3_25_21(n3_25_21),
.n3_27_37(n3_27_37),
.n3_29_41(n3_29_41),
.n3_31_39(n3_31_39) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_sr_selector  u_sr_selector (
.\ff_active[1] (\ff_active[1] ),
.\reg_sr_a0[7] (\reg_sr_a0[7] ),
.\reg_sr_b0[7] (\reg_sr_b0[7] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_sr_c0[7] (\reg_sr_c0[7] ),
.\reg_sr_d0[7] (\reg_sr_d0[7] ),
.\reg_sr_a0[6] (\reg_sr_a0[6] ),
.\reg_sr_b0[6] (\reg_sr_b0[6] ),
.\reg_sr_c0[6] (\reg_sr_c0[6] ),
.\reg_sr_d0[6] (\reg_sr_d0[6] ),
.\reg_sr_a0[5] (\reg_sr_a0[5] ),
.\reg_sr_b0[5] (\reg_sr_b0[5] ),
.\reg_sr_c0[5] (\reg_sr_c0[5] ),
.\reg_sr_d0[5] (\reg_sr_d0[5] ),
.\reg_sr_a0[4] (\reg_sr_a0[4] ),
.\reg_sr_b0[4] (\reg_sr_b0[4] ),
.\reg_sr_c0[4] (\reg_sr_c0[4] ),
.\reg_sr_d0[4] (\reg_sr_d0[4] ),
.\reg_sr_a0[3] (\reg_sr_a0[3] ),
.\reg_sr_b0[3] (\reg_sr_b0[3] ),
.\reg_sr_c0[3] (\reg_sr_c0[3] ),
.\reg_sr_d0[3] (\reg_sr_d0[3] ),
.\reg_sr_a0[2] (\reg_sr_a0[2] ),
.\reg_sr_b0[2] (\reg_sr_b0[2] ),
.\reg_sr_c0[2] (\reg_sr_c0[2] ),
.\reg_sr_d0[2] (\reg_sr_d0[2] ),
.\reg_sr_a0[1] (\reg_sr_a0[1] ),
.\reg_sr_b0[1] (\reg_sr_b0[1] ),
.\reg_sr_c0[1] (\reg_sr_c0[1] ),
.\reg_sr_d0[1] (\reg_sr_d0[1] ),
.\reg_sr_a0[0] (\reg_sr_a0[0] ),
.\reg_sr_b0[0] (\reg_sr_b0[0] ),
.\reg_sr_c0[0] (\reg_sr_c0[0] ),
.\reg_sr_d0[0] (\reg_sr_d0[0] ),
.n3_17_29(n3_17_29),
.n3_19_31(n3_19_31),
.n3_21_32(n3_21_32),
.n3_23_34(n3_23_34),
.n3_25_20(n3_25_20),
.n3_27_38(n3_27_38),
.n3_29_42(n3_29_42),
.n3_31_40(n3_31_40) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_rr_selector  u_rr_selector (
.\ff_active[1] (\ff_active[1] ),
.\reg_rr_a0[7] (\reg_rr_a0[7] ),
.\reg_rr_b0[7] (\reg_rr_b0[7] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_rr_c0[7] (\reg_rr_c0[7] ),
.\reg_rr_d0[7] (\reg_rr_d0[7] ),
.\reg_rr_a0[6] (\reg_rr_a0[6] ),
.\reg_rr_b0[6] (\reg_rr_b0[6] ),
.\reg_rr_c0[6] (\reg_rr_c0[6] ),
.\reg_rr_d0[6] (\reg_rr_d0[6] ),
.\reg_rr_a0[5] (\reg_rr_a0[5] ),
.\reg_rr_b0[5] (\reg_rr_b0[5] ),
.\reg_rr_c0[5] (\reg_rr_c0[5] ),
.\reg_rr_d0[5] (\reg_rr_d0[5] ),
.\reg_rr_a0[4] (\reg_rr_a0[4] ),
.\reg_rr_b0[4] (\reg_rr_b0[4] ),
.\reg_rr_c0[4] (\reg_rr_c0[4] ),
.\reg_rr_d0[4] (\reg_rr_d0[4] ),
.\reg_rr_a0[3] (\reg_rr_a0[3] ),
.\reg_rr_b0[3] (\reg_rr_b0[3] ),
.\reg_rr_c0[3] (\reg_rr_c0[3] ),
.\reg_rr_d0[3] (\reg_rr_d0[3] ),
.\reg_rr_a0[2] (\reg_rr_a0[2] ),
.\reg_rr_b0[2] (\reg_rr_b0[2] ),
.\reg_rr_c0[2] (\reg_rr_c0[2] ),
.\reg_rr_d0[2] (\reg_rr_d0[2] ),
.\reg_rr_a0[1] (\reg_rr_a0[1] ),
.\reg_rr_b0[1] (\reg_rr_b0[1] ),
.\reg_rr_c0[1] (\reg_rr_c0[1] ),
.\reg_rr_d0[1] (\reg_rr_d0[1] ),
.\reg_rr_a0[0] (\reg_rr_a0[0] ),
.\reg_rr_b0[0] (\reg_rr_b0[0] ),
.\reg_rr_c0[0] (\reg_rr_c0[0] ),
.\reg_rr_d0[0] (\reg_rr_d0[0] ),
.n3_17_16(n3_17_16),
.n3_19_17(n3_19_17),
.n3_21_18(n3_21_18),
.n3_23_19(n3_23_19),
.n3_25_36(n3_25_36),
.n3_27_22(n3_27_22),
.n3_29(n3_29),
.n3_31(n3_31) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_sl_selector  u_sl_selector (
.\ff_active[1] (\ff_active[1] ),
.\reg_sl_a0[5] (\reg_sl_a0[5] ),
.\reg_sl_b0[5] (\reg_sl_b0[5] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_sl_c0[5] (\reg_sl_c0[5] ),
.\reg_sl_d0[5] (\reg_sl_d0[5] ),
.\reg_sl_a0[4] (\reg_sl_a0[4] ),
.\reg_sl_b0[4] (\reg_sl_b0[4] ),
.\reg_sl_c0[4] (\reg_sl_c0[4] ),
.\reg_sl_d0[4] (\reg_sl_d0[4] ),
.\reg_sl_a0[3] (\reg_sl_a0[3] ),
.\reg_sl_b0[3] (\reg_sl_b0[3] ),
.\reg_sl_c0[3] (\reg_sl_c0[3] ),
.\reg_sl_d0[3] (\reg_sl_d0[3] ),
.\reg_sl_a0[2] (\reg_sl_a0[2] ),
.\reg_sl_b0[2] (\reg_sl_b0[2] ),
.\reg_sl_c0[2] (\reg_sl_c0[2] ),
.\reg_sl_d0[2] (\reg_sl_d0[2] ),
.\reg_sl_a0[1] (\reg_sl_a0[1] ),
.\reg_sl_b0[1] (\reg_sl_b0[1] ),
.\reg_sl_c0[1] (\reg_sl_c0[1] ),
.\reg_sl_d0[1] (\reg_sl_d0[1] ),
.\reg_sl_a0[0] (\reg_sl_a0[0] ),
.\reg_sl_b0[0] (\reg_sl_b0[0] ),
.\reg_sl_c0[0] (\reg_sl_c0[0] ),
.\reg_sl_d0[0] (\reg_sl_d0[0] ),
.n3_13(n3_13),
.n3_15_25(n3_15_25),
.n3_17_26(n3_17_26),
.n3_19_23(n3_19_23),
.n3_21_27(n3_21_27),
.n3_23_24(n3_23_24) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_key_release_selector  u_key_release_selector (
.\ff_active[1] (\ff_active[1] ),
.ch_a0_key_release(ch_a0_key_release),
.ch_b0_key_release(ch_b0_key_release),
.\ff_active[0] (\ff_active[0] ),
.ch_c0_key_release(ch_c0_key_release),
.ch_d0_key_release(ch_d0_key_release),
.n3_3_15(n3_3_15) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_key_off_selector  u_key_off_selector (
.\ff_active[1] (\ff_active[1] ),
.ch_a0_key_off(ch_a0_key_off),
.ch_b0_key_off(ch_b0_key_off),
.\ff_active[0] (\ff_active[0] ),
.ch_c0_key_off(ch_c0_key_off),
.ch_d0_key_off(ch_d0_key_off),
.n3_3(n3_3) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_state_selector  u_state_selector (
.\ff_active[1] (\ff_active[1] ),
.\ff_state_a[2] (\ff_state_a[2] ),
.\ff_state_b[2] (\ff_state_b[2] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_state_c[2] (\ff_state_c[2] ),
.\ff_state_d[2] (\ff_state_d[2] ),
.\ff_state_a[1] (\ff_state_a[1] ),
.\ff_state_b[1] (\ff_state_b[1] ),
.\ff_state_c[1] (\ff_state_c[1] ),
.\ff_state_d[1] (\ff_state_d[1] ),
.\ff_state_a[0] (\ff_state_a[0] ),
.\ff_state_b[0] (\ff_state_b[0] ),
.\ff_state_c[0] (\ff_state_c[0] ),
.\ff_state_d[0] (\ff_state_d[0] ),
.n3_7(n3_7),
.n3_9(n3_9),
.n3_11(n3_11) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_counter_selector  u_counter_selector (
.\ff_active[1] (\ff_active[1] ),
.\ff_counter_a[19] (\ff_counter_a[19] ),
.\ff_counter_b[19] (\ff_counter_b[19] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_counter_c[19] (\ff_counter_c[19] ),
.\ff_counter_d[19] (\ff_counter_d[19] ),
.\ff_counter_a[18] (\ff_counter_a[18] ),
.\ff_counter_b[18] (\ff_counter_b[18] ),
.\ff_counter_c[18] (\ff_counter_c[18] ),
.\ff_counter_d[18] (\ff_counter_d[18] ),
.\ff_counter_a[17] (\ff_counter_a[17] ),
.\ff_counter_b[17] (\ff_counter_b[17] ),
.\ff_counter_c[17] (\ff_counter_c[17] ),
.\ff_counter_d[17] (\ff_counter_d[17] ),
.\ff_counter_a[16] (\ff_counter_a[16] ),
.\ff_counter_b[16] (\ff_counter_b[16] ),
.\ff_counter_c[16] (\ff_counter_c[16] ),
.\ff_counter_d[16] (\ff_counter_d[16] ),
.\ff_counter_a[15] (\ff_counter_a[15] ),
.\ff_counter_b[15] (\ff_counter_b[15] ),
.\ff_counter_c[15] (\ff_counter_c[15] ),
.\ff_counter_d[15] (\ff_counter_d[15] ),
.\ff_counter_a[14] (\ff_counter_a[14] ),
.\ff_counter_b[14] (\ff_counter_b[14] ),
.\ff_counter_c[14] (\ff_counter_c[14] ),
.\ff_counter_d[14] (\ff_counter_d[14] ),
.\ff_counter_a[13] (\ff_counter_a[13] ),
.\ff_counter_b[13] (\ff_counter_b[13] ),
.\ff_counter_c[13] (\ff_counter_c[13] ),
.\ff_counter_d[13] (\ff_counter_d[13] ),
.\ff_counter_a[12] (\ff_counter_a[12] ),
.\ff_counter_b[12] (\ff_counter_b[12] ),
.\ff_counter_c[12] (\ff_counter_c[12] ),
.\ff_counter_d[12] (\ff_counter_d[12] ),
.\ff_counter_a[11] (\ff_counter_a[11] ),
.\ff_counter_b[11] (\ff_counter_b[11] ),
.\ff_counter_c[11] (\ff_counter_c[11] ),
.\ff_counter_d[11] (\ff_counter_d[11] ),
.\ff_counter_a[10] (\ff_counter_a[10] ),
.\ff_counter_b[10] (\ff_counter_b[10] ),
.\ff_counter_c[10] (\ff_counter_c[10] ),
.\ff_counter_d[10] (\ff_counter_d[10] ),
.\ff_counter_a[9] (\ff_counter_a[9] ),
.\ff_counter_b[9] (\ff_counter_b[9] ),
.\ff_counter_c[9] (\ff_counter_c[9] ),
.\ff_counter_d[9] (\ff_counter_d[9] ),
.\ff_counter_a[8] (\ff_counter_a[8] ),
.\ff_counter_b[8] (\ff_counter_b[8] ),
.\ff_counter_c[8] (\ff_counter_c[8] ),
.\ff_counter_d[8] (\ff_counter_d[8] ),
.\ff_counter_a[7] (\ff_counter_a[7] ),
.\ff_counter_b[7] (\ff_counter_b[7] ),
.\ff_counter_c[7] (\ff_counter_c[7] ),
.\ff_counter_d[7] (\ff_counter_d[7] ),
.\ff_counter_a[6] (\ff_counter_a[6] ),
.\ff_counter_b[6] (\ff_counter_b[6] ),
.\ff_counter_c[6] (\ff_counter_c[6] ),
.\ff_counter_d[6] (\ff_counter_d[6] ),
.\ff_counter_a[5] (\ff_counter_a[5] ),
.\ff_counter_b[5] (\ff_counter_b[5] ),
.\ff_counter_c[5] (\ff_counter_c[5] ),
.\ff_counter_d[5] (\ff_counter_d[5] ),
.\ff_counter_a[4] (\ff_counter_a[4] ),
.\ff_counter_b[4] (\ff_counter_b[4] ),
.\ff_counter_c[4] (\ff_counter_c[4] ),
.\ff_counter_d[4] (\ff_counter_d[4] ),
.\ff_counter_a[3] (\ff_counter_a[3] ),
.\ff_counter_b[3] (\ff_counter_b[3] ),
.\ff_counter_c[3] (\ff_counter_c[3] ),
.\ff_counter_d[3] (\ff_counter_d[3] ),
.\ff_counter_a[2] (\ff_counter_a[2] ),
.\ff_counter_b[2] (\ff_counter_b[2] ),
.\ff_counter_c[2] (\ff_counter_c[2] ),
.\ff_counter_d[2] (\ff_counter_d[2] ),
.\ff_counter_a[1] (\ff_counter_a[1] ),
.\ff_counter_b[1] (\ff_counter_b[1] ),
.\ff_counter_c[1] (\ff_counter_c[1] ),
.\ff_counter_d[1] (\ff_counter_d[1] ),
.\ff_counter_a[0] (\ff_counter_a[0] ),
.\ff_counter_b[0] (\ff_counter_b[0] ),
.\ff_counter_c[0] (\ff_counter_c[0] ),
.\ff_counter_d[0] (\ff_counter_d[0] ),
.n3_41(n3_41),
.n3_43(n3_43),
.n3_45(n3_45),
.n3_47(n3_47),
.n3_49(n3_49),
.n3_51(n3_51),
.n3_53(n3_53),
.n3_55(n3_55),
.n3_57(n3_57),
.n3_59(n3_59),
.n3_61(n3_61),
.n3_63(n3_63),
.n3_65(n3_65),
.n3_67(n3_67),
.n3_69(n3_69),
.n3_71(n3_71),
.n3_73(n3_73),
.n3_75(n3_75),
.n3_77(n3_77),
.n3_79(n3_79) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_key_on_selector  u_key_on_selector (
.\ff_active[1] (\ff_active[1] ),
.ch_a0_key_on(ch_a0_key_on),
.ch_b0_key_on(ch_b0_key_on),
.\ff_active[0] (\ff_active[0] ),
.ch_c0_key_on(ch_c0_key_on),
.ch_d0_key_on(ch_d0_key_on),
.n3_3_14(n3_3_14) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector  u_level_selector (
.\ff_active[1] (\ff_active[1] ),
.\ff_level_a[6] (\ff_level_a[6] ),
.\ff_level_b[6] (\ff_level_b[6] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_level_c[6] (\ff_level_c[6] ),
.\ff_level_d[6] (\ff_level_d[6] ),
.\ff_level_e[6] (\ff_level_e[6] ),
.\ff_active[2] (\ff_active[2] ),
.\ff_level_a[5] (\ff_level_a[5] ),
.\ff_level_b[5] (\ff_level_b[5] ),
.\ff_level_c[5] (\ff_level_c[5] ),
.\ff_level_d[5] (\ff_level_d[5] ),
.\ff_level_e[5] (\ff_level_e[5] ),
.\ff_level_a[4] (\ff_level_a[4] ),
.\ff_level_b[4] (\ff_level_b[4] ),
.\ff_level_c[4] (\ff_level_c[4] ),
.\ff_level_d[4] (\ff_level_d[4] ),
.\ff_level_e[4] (\ff_level_e[4] ),
.\ff_level_a[3] (\ff_level_a[3] ),
.\ff_level_b[3] (\ff_level_b[3] ),
.\ff_level_c[3] (\ff_level_c[3] ),
.\ff_level_d[3] (\ff_level_d[3] ),
.\ff_level_e[3] (\ff_level_e[3] ),
.\ff_level_a[2] (\ff_level_a[2] ),
.\ff_level_b[2] (\ff_level_b[2] ),
.\ff_level_c[2] (\ff_level_c[2] ),
.\ff_level_d[2] (\ff_level_d[2] ),
.\ff_level_e[2] (\ff_level_e[2] ),
.\ff_level_a[1] (\ff_level_a[1] ),
.\ff_level_b[1] (\ff_level_b[1] ),
.\ff_level_c[1] (\ff_level_c[1] ),
.\ff_level_d[1] (\ff_level_d[1] ),
.\ff_level_e[1] (\ff_level_e[1] ),
.\ff_level_a[0] (\ff_level_a[0] ),
.\ff_level_b[0] (\ff_level_b[0] ),
.\ff_level_c[0] (\ff_level_c[0] ),
.\ff_level_d[0] (\ff_level_d[0] ),
.\ff_level_e[0] (\ff_level_e[0] ),
.n3(n3),
.n3_17(n3_17),
.n3_19(n3_19),
.n3_21(n3_21),
.n3_23(n3_23),
.n3_25(n3_25),
.n3_27(n3_27),
.o_15(o_15),
.o_17(o_17),
.o_19(o_19),
.o_21(o_21),
.o_23(o_23),
.o_25(o_25),
.o_27(o_27),
.o_29(o_29) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator  (o_27_11,o_25_10,o_23_9,o_21_8,o_19_7,o_17_6,o_33,\ff_counter_e[13]_3 ,o_29,n3_53_101,\ff_active[2] ,n3_39,\ff_counter_e[7]_3 ,n3_65_102,\frequency_count_out[11] ,o,n3_3_103,n3_5,n3_9_104,\ff_state_e[1]_3 ,n3_5_105,n3_7_106,\ff_state_e[2]_3 ,\ff_counter_e[0]_3 ,n3_79_107,\ff_counter_e[1]_3 ,n3_77_108,\ff_counter_e[2]_3 ,n3_75_109,\ff_counter_e[3]_3 ,n3_73_110,\ff_counter_e[4]_3 ,n3_71_111,\ff_counter_e[5]_3 ,n3_69_112,\ff_counter_e[19]_3 ,n3_41_113,\ff_counter_e[18]_3 ,n3_43_114,\ff_counter_e[16]_3 ,n3_47_115,\ff_counter_e[17]_3 ,n3_45_116,\ff_counter_e[14]_3 ,n3_51_117,\ff_counter_e[15]_3 ,n3_49_118,\ff_counter_e[9]_3 ,n3_61_119,\ff_counter_e[12]_3 ,n3_55_120,\ff_counter_e[10]_3 ,n3_59_121,\ff_counter_e[11]_3 ,n3_57_122,\ff_reg_ar_e1[4] ,\reg_ar_e0[4] ,ff_reg_clone_adsr_e1,\ff_counter_e[8]_3 ,n3_63_123,\ff_counter_e[6]_3 ,n3_67_124,ff_ch_e1_key_off,ch_e0_key_off,ff_reg_clone_key_e1,o_29_125,o_31,ff_ch_e1_key_release,ch_e0_key_release,n3_31_126,n3_11_127,\ff_active[0] ,\ff_active[1] ,\ff_state_e[0]_3 ,n3_33,n3_33_128,n3_33_129,n3_33_130,n3_35,n3_35_131,n3_35_132,n3_35_133,n3_37,n3_37_134,n3_37_135,n3_37_136,n3_39_137,n3_39_138,n3_39_139,n3_41_140,n3_41_141,n3_41_142,n3_41_143,n3_43_144,n3_43_145,n3_43_146,n3_43_147,n3_47_148,n3_47_149,n3_47_150,n3_47_151,n3_45_152,n3_19_1,n3_21_2,n3_23_3,n3_15,n3_17_0,n3_25_4,\ff_level_e[2]_3 ,\ff_level_e[3]_3 ,\ff_level_e[4]_3 ,\ff_level_e[5]_3 ,\ff_level_e[0]_3 ,\ff_level_e[1]_3 ,\ff_reg_sl_e1[2] ,\reg_sl_e0[2] ,n3_27_153,n3_45_154,n3_45_155,n3_45_156,\reg_ar_e0[7] ,\ff_reg_ar_e1[7] ,\ff_reg_sr_e1[7] ,\reg_sr_e0[7] ,\ff_reg_dr_e1[7] ,\reg_dr_e0[7] ,\ff_reg_rr_e1[7] ,\reg_rr_e0[7] ,\ff_reg_ar_e1[6] ,\reg_ar_e0[6] ,\ff_reg_sr_e1[6] ,\reg_sr_e0[6] ,\ff_reg_rr_e1[6] ,\reg_rr_e0[6] ,\ff_reg_dr_e1[6] ,\reg_dr_e0[6] ,\ff_reg_ar_e1[5] ,\reg_ar_e0[5] ,\ff_reg_sr_e1[5] ,\reg_sr_e0[5] ,\ff_reg_rr_e1[5] ,\reg_rr_e0[5] ,\ff_reg_dr_e1[5] ,\reg_dr_e0[5] ,\ff_reg_sr_e1[4] ,\reg_sr_e0[4] ,\ff_reg_rr_e1[4] ,\reg_rr_e0[4] ,\ff_reg_dr_e1[4] ,\reg_dr_e0[4] ,\ff_reg_ar_e1[3] ,\reg_ar_e0[3] ,\ff_reg_sr_e1[3] ,\reg_sr_e0[3] ,\ff_reg_rr_e1[3] ,\reg_rr_e0[3] ,\ff_reg_dr_e1[3] ,\reg_dr_e0[3] ,\ff_reg_ar_e1[2] ,\reg_ar_e0[2] ,\ff_reg_sr_e1[2] ,\reg_sr_e0[2] ,\ff_reg_rr_e1[2] ,\reg_rr_e0[2] ,\ff_reg_dr_e1[2] ,\reg_dr_e0[2] ,\ff_reg_ar_e1[0] ,\reg_ar_e0[0] ,\ff_reg_sr_e1[0] ,\reg_sr_e0[0] ,\ff_reg_rr_e1[0] ,\reg_rr_e0[0] ,\ff_reg_dr_e1[0] ,\reg_dr_e0[0] ,\ff_reg_ar_e1[1] ,\reg_ar_e0[1] ,\ff_reg_sl_e1[3] ,\reg_sl_e0[3] ,\reg_sl_e0[0] ,\ff_reg_sl_e1[0] ,n3_35_157,\ff_reg_sl_e1[1] ,\reg_sl_e0[1] ,\ff_reg_sl_e1[4] ,\reg_sl_e0[4] ,\ff_reg_sl_e1[5] ,\reg_sl_e0[5] ,\ff_reg_sr_e1[1] ,\reg_sr_e0[1] ,\ff_reg_rr_e1[1] ,\reg_rr_e0[1] ,\ff_reg_dr_e1[1] ,\reg_dr_e0[1] ,n3_29_158,n3_33_159,n3_25_160,n3_27_5,\counter_out[19]_3 ,\counter_out[18]_3 ,\counter_out[17]_3 ,\counter_out[16]_3 ,\counter_out[15]_3 ,\counter_out[14]_3 ,\counter_out[13]_3 ,\counter_out[11]_3 ,\counter_out[10]_3 ,\counter_out[9]_3 ,\counter_out[8]_3 ,\counter_out[7]_3 ,\counter_out[6]_3 ,\level_out[0]_5 ,\level_out[1]_5 ,\level_out[2]_5 ,\level_out[3]_5 ,\level_out[4]_5 ,\level_out[5]_5 ,\level_out[6]_5 ,\w_state_out[1]_5 ,\w_state_out[2]_5 ,\counter_out[0]_5 ,\counter_out[1]_5 ,\counter_out[3]_5 ,\counter_out[4]_5 ,\counter_out[5]_5 ,\w_state_out[0] ,\counter_out[12]_19_161 ,\counter_out[2]_11 );
input o_27_11;
input o_25_10;
input o_23_9;
input o_21_8;
input o_19_7;
input o_17_6;
input o_33;
input \ff_counter_e[13]_3 ;
input o_29;
input n3_53_101;
input \ff_active[2] ;
input n3_39;
input \ff_counter_e[7]_3 ;
input n3_65_102;
input \frequency_count_out[11] ;
input o;
input n3_3_103;
input n3_5;
input n3_9_104;
input \ff_state_e[1]_3 ;
input n3_5_105;
input n3_7_106;
input \ff_state_e[2]_3 ;
input \ff_counter_e[0]_3 ;
input n3_79_107;
input \ff_counter_e[1]_3 ;
input n3_77_108;
input \ff_counter_e[2]_3 ;
input n3_75_109;
input \ff_counter_e[3]_3 ;
input n3_73_110;
input \ff_counter_e[4]_3 ;
input n3_71_111;
input \ff_counter_e[5]_3 ;
input n3_69_112;
input \ff_counter_e[19]_3 ;
input n3_41_113;
input \ff_counter_e[18]_3 ;
input n3_43_114;
input \ff_counter_e[16]_3 ;
input n3_47_115;
input \ff_counter_e[17]_3 ;
input n3_45_116;
input \ff_counter_e[14]_3 ;
input n3_51_117;
input \ff_counter_e[15]_3 ;
input n3_49_118;
input \ff_counter_e[9]_3 ;
input n3_61_119;
input \ff_counter_e[12]_3 ;
input n3_55_120;
input \ff_counter_e[10]_3 ;
input n3_59_121;
input \ff_counter_e[11]_3 ;
input n3_57_122;
input \ff_reg_ar_e1[4] ;
input \reg_ar_e0[4] ;
input ff_reg_clone_adsr_e1;
input \ff_counter_e[8]_3 ;
input n3_63_123;
input \ff_counter_e[6]_3 ;
input n3_67_124;
input ff_ch_e1_key_off;
input ch_e0_key_off;
input ff_reg_clone_key_e1;
input o_29_125;
input o_31;
input ff_ch_e1_key_release;
input ch_e0_key_release;
input n3_31_126;
input n3_11_127;
input \ff_active[0] ;
input \ff_active[1] ;
input \ff_state_e[0]_3 ;
input n3_33;
input n3_33_128;
input n3_33_129;
input n3_33_130;
input n3_35;
input n3_35_131;
input n3_35_132;
input n3_35_133;
input n3_37;
input n3_37_134;
input n3_37_135;
input n3_37_136;
input n3_39_137;
input n3_39_138;
input n3_39_139;
input n3_41_140;
input n3_41_141;
input n3_41_142;
input n3_41_143;
input n3_43_144;
input n3_43_145;
input n3_43_146;
input n3_43_147;
input n3_47_148;
input n3_47_149;
input n3_47_150;
input n3_47_151;
input n3_45_152;
input n3_19_1;
input n3_21_2;
input n3_23_3;
input n3_15;
input n3_17_0;
input n3_25_4;
input \ff_level_e[2]_3 ;
input \ff_level_e[3]_3 ;
input \ff_level_e[4]_3 ;
input \ff_level_e[5]_3 ;
input \ff_level_e[0]_3 ;
input \ff_level_e[1]_3 ;
input \ff_reg_sl_e1[2] ;
input \reg_sl_e0[2] ;
input n3_27_153;
input n3_45_154;
input n3_45_155;
input n3_45_156;
input \reg_ar_e0[7] ;
input \ff_reg_ar_e1[7] ;
input \ff_reg_sr_e1[7] ;
input \reg_sr_e0[7] ;
input \ff_reg_dr_e1[7] ;
input \reg_dr_e0[7] ;
input \ff_reg_rr_e1[7] ;
input \reg_rr_e0[7] ;
input \ff_reg_ar_e1[6] ;
input \reg_ar_e0[6] ;
input \ff_reg_sr_e1[6] ;
input \reg_sr_e0[6] ;
input \ff_reg_rr_e1[6] ;
input \reg_rr_e0[6] ;
input \ff_reg_dr_e1[6] ;
input \reg_dr_e0[6] ;
input \ff_reg_ar_e1[5] ;
input \reg_ar_e0[5] ;
input \ff_reg_sr_e1[5] ;
input \reg_sr_e0[5] ;
input \ff_reg_rr_e1[5] ;
input \reg_rr_e0[5] ;
input \ff_reg_dr_e1[5] ;
input \reg_dr_e0[5] ;
input \ff_reg_sr_e1[4] ;
input \reg_sr_e0[4] ;
input \ff_reg_rr_e1[4] ;
input \reg_rr_e0[4] ;
input \ff_reg_dr_e1[4] ;
input \reg_dr_e0[4] ;
input \ff_reg_ar_e1[3] ;
input \reg_ar_e0[3] ;
input \ff_reg_sr_e1[3] ;
input \reg_sr_e0[3] ;
input \ff_reg_rr_e1[3] ;
input \reg_rr_e0[3] ;
input \ff_reg_dr_e1[3] ;
input \reg_dr_e0[3] ;
input \ff_reg_ar_e1[2] ;
input \reg_ar_e0[2] ;
input \ff_reg_sr_e1[2] ;
input \reg_sr_e0[2] ;
input \ff_reg_rr_e1[2] ;
input \reg_rr_e0[2] ;
input \ff_reg_dr_e1[2] ;
input \reg_dr_e0[2] ;
input \ff_reg_ar_e1[0] ;
input \reg_ar_e0[0] ;
input \ff_reg_sr_e1[0] ;
input \reg_sr_e0[0] ;
input \ff_reg_rr_e1[0] ;
input \reg_rr_e0[0] ;
input \ff_reg_dr_e1[0] ;
input \reg_dr_e0[0] ;
input \ff_reg_ar_e1[1] ;
input \reg_ar_e0[1] ;
input \ff_reg_sl_e1[3] ;
input \reg_sl_e0[3] ;
input \reg_sl_e0[0] ;
input \ff_reg_sl_e1[0] ;
input n3_35_157;
input \ff_reg_sl_e1[1] ;
input \reg_sl_e0[1] ;
input \ff_reg_sl_e1[4] ;
input \reg_sl_e0[4] ;
input \ff_reg_sl_e1[5] ;
input \reg_sl_e0[5] ;
input \ff_reg_sr_e1[1] ;
input \reg_sr_e0[1] ;
input \ff_reg_rr_e1[1] ;
input \reg_rr_e0[1] ;
input \ff_reg_dr_e1[1] ;
input \reg_dr_e0[1] ;
input n3_29_158;
input n3_33_159;
input n3_25_160;
input n3_27_5;
output \counter_out[19]_3 ;
output \counter_out[18]_3 ;
output \counter_out[17]_3 ;
output \counter_out[16]_3 ;
output \counter_out[15]_3 ;
output \counter_out[14]_3 ;
output \counter_out[13]_3 ;
output \counter_out[11]_3 ;
output \counter_out[10]_3 ;
output \counter_out[9]_3 ;
output \counter_out[8]_3 ;
output \counter_out[7]_3 ;
output \counter_out[6]_3 ;
output \level_out[0]_5 ;
output \level_out[1]_5 ;
output \level_out[2]_5 ;
output \level_out[3]_5 ;
output \level_out[4]_5 ;
output \level_out[5]_5 ;
output \level_out[6]_5 ;
output \w_state_out[1]_5 ;
output \w_state_out[2]_5 ;
output \counter_out[0]_5 ;
output \counter_out[1]_5 ;
output \counter_out[3]_5 ;
output \counter_out[4]_5 ;
output \counter_out[5]_5 ;
output \w_state_out[0] ;
output \counter_out[12]_19_161 ;
output \counter_out[2]_11 ;
wire \w_level_next[0]_2 ;
wire \w_level_next[0]_1_COUT_0 ;
wire \w_level_next[1]_2 ;
wire \w_level_next[1]_1_COUT_0 ;
wire \w_level_next[2]_2 ;
wire \w_level_next[2]_1_COUT_0 ;
wire \w_level_next[3]_2 ;
wire \w_level_next[3]_1_COUT_0 ;
wire \w_level_next[4]_2 ;
wire \w_level_next[4]_1_COUT_0 ;
wire \w_level_next[5]_2 ;
wire \w_level_next[5]_1_COUT_0 ;
wire \w_level_next[6]_2 ;
wire \w_level_next[6]_1_COUT_0 ;
wire n37_3;
wire \counter_out[19]_3 ;
wire \counter_out[18]_3 ;
wire \counter_out[17]_3 ;
wire \counter_out[16]_3 ;
wire \counter_out[15]_3 ;
wire \counter_out[14]_3 ;
wire \counter_out[13]_3 ;
wire \counter_out[11]_3 ;
wire \counter_out[10]_3 ;
wire \counter_out[9]_3 ;
wire \counter_out[8]_3 ;
wire \counter_out[7]_3 ;
wire \counter_out[6]_3 ;
wire \level_out[0]_5 ;
wire \level_out[1]_5 ;
wire \level_out[2]_5 ;
wire \level_out[3]_5 ;
wire \level_out[4]_5 ;
wire \level_out[5]_5 ;
wire \level_out[6]_5 ;
wire \w_add_value_ext[1]_5 ;
wire \w_state_out[1]_5 ;
wire \w_state_out[2]_5 ;
wire \counter_out[0]_5 ;
wire \counter_out[1]_5 ;
wire \counter_out[3]_5 ;
wire \counter_out[4]_5 ;
wire \counter_out[5]_5 ;
wire \w_state_out[0] ;
wire n37_5_162;
wire n37_7_163;
wire \counter_out[19]_7_164 ;
wire \counter_out[19]_9 ;
wire \counter_out[19]_11_165 ;
wire \counter_out[18]_5_166 ;
wire \counter_out[17]_5_168 ;
wire \counter_out[17]_7_169 ;
wire \counter_out[16]_5_170 ;
wire \counter_out[16]_7_171 ;
wire \counter_out[15]_5_172 ;
wire \counter_out[15]_7_173 ;
wire \counter_out[14]_5_174 ;
wire \counter_out[14]_7_175 ;
wire \counter_out[13]_5_176 ;
wire \counter_out[13]_7_177 ;
wire \counter_out[13]_9_178 ;
wire \counter_out[11]_5_179 ;
wire \counter_out[10]_5 ;
wire \counter_out[8]_5_181 ;
wire \counter_out[7]_9_184 ;
wire \counter_out[6]_5_185 ;
wire \level_out[0]_7_187 ;
wire \level_out[0]_9 ;
wire \level_out[6]_7 ;
wire \level_out[6]_9_188 ;
wire \level_out[6]_11_189 ;
wire \level_out[6]_13_190 ;
wire \w_state_out[1]_7_191 ;
wire \w_state_out[1]_9_192 ;
wire \w_state_out[1]_11_193 ;
wire \w_state_out[2]_7_195 ;
wire \w_state_out[2]_9_196 ;
wire \counter_out[0]_7 ;
wire \counter_out[1]_7_197 ;
wire \counter_out[2]_7_226 ;
wire \counter_out[2]_9_227 ;
wire \counter_out[3]_7_198 ;
wire \counter_out[4]_7_199 ;
wire \counter_out[5]_7_200 ;
wire \counter_out[5]_9_201 ;
wire \w_state_out[0]_7_202 ;
wire n37_9_203;
wire \counter_out[19]_13 ;
wire \counter_out[19]_15 ;
wire \counter_out[19]_17_204 ;
wire \counter_out[19]_19_205 ;
wire \counter_out[19]_21_206 ;
wire \counter_out[18]_9 ;
wire \counter_out[18]_11 ;
wire \counter_out[18]_13_235 ;
wire \counter_out[18]_15_232 ;
wire \counter_out[17]_9 ;
wire \counter_out[17]_11_207 ;
wire \counter_out[17]_13 ;
wire \counter_out[17]_15 ;
wire \counter_out[16]_9 ;
wire \counter_out[16]_11_208 ;
wire \counter_out[15]_9_209 ;
wire \counter_out[15]_11_210 ;
wire \counter_out[15]_13_211 ;
wire \counter_out[15]_15 ;
wire \counter_out[14]_9 ;
wire \counter_out[14]_11 ;
wire \counter_out[13]_11_212 ;
wire \counter_out[12]_13_246 ;
wire \counter_out[11]_7_214 ;
wire \counter_out[11]_9_215 ;
wire \counter_out[10]_9_216 ;
wire \counter_out[8]_7_217 ;
wire \counter_out[7]_11_247 ;
wire \counter_out[6]_9 ;
wire \counter_out[6]_11 ;
wire \level_out[0]_11 ;
wire \level_out[0]_13_218 ;
wire \level_out[0]_15_219 ;
wire \level_out[6]_15_220 ;
wire \level_out[6]_17_221 ;
wire \w_state_out[1]_15 ;
wire \w_state_out[1]_17_222 ;
wire \w_state_out[1]_19_223 ;
wire \w_state_out[1]_21_224 ;
wire \w_state_out[2]_11_225 ;
wire \w_state_out[0]_13_228 ;
wire \w_state_out[0]_21_257 ;
wire \w_state_out[0]_23_256 ;
wire n37_11;
wire n37_13;
wire \counter_out[19]_23 ;
wire \counter_out[19]_25_229 ;
wire \counter_out[19]_27_230 ;
wire \counter_out[19]_29_231 ;
wire \counter_out[18]_17_233 ;
wire \counter_out[18]_19_234 ;
wire \counter_out[18]_21 ;
wire \counter_out[18]_23 ;
wire \counter_out[17]_17_236 ;
wire \counter_out[17]_19 ;
wire \counter_out[17]_21_237 ;
wire \counter_out[17]_23_238 ;
wire \counter_out[16]_13 ;
wire \counter_out[16]_15_239 ;
wire \counter_out[16]_17_240 ;
wire \counter_out[15]_17_241 ;
wire \counter_out[15]_19_242 ;
wire \counter_out[15]_21_243 ;
wire \counter_out[15]_23 ;
wire \counter_out[14]_13_244 ;
wire \counter_out[14]_15_245 ;
wire \counter_out[14]_17 ;
wire \counter_out[14]_19 ;
wire \counter_out[13]_15_280 ;
wire \counter_out[6]_13_248 ;
wire \counter_out[6]_15_249 ;
wire \counter_out[6]_17 ;
wire \counter_out[6]_19 ;
wire \level_out[0]_17_250 ;
wire \level_out[6]_19_251 ;
wire \w_state_out[1]_23_252 ;
wire \w_state_out[1]_25_253 ;
wire \w_state_out[1]_27_254 ;
wire \w_state_out[1]_29_255 ;
wire \w_state_out[0]_27_258 ;
wire \w_state_out[0]_31_287 ;
wire \w_state_out[0]_35_288 ;
wire n37_15_259;
wire n37_17_260;
wire n37_19;
wire \counter_out[19]_31 ;
wire \counter_out[19]_33 ;
wire \counter_out[19]_35_261 ;
wire \counter_out[19]_37_262 ;
wire \counter_out[18]_25_263 ;
wire \counter_out[18]_27_264 ;
wire \counter_out[18]_29_265 ;
wire \counter_out[18]_31_266 ;
wire \counter_out[17]_25_267 ;
wire \counter_out[17]_27_268 ;
wire \counter_out[17]_29_269 ;
wire \counter_out[17]_31_270 ;
wire \counter_out[16]_19_271 ;
wire \counter_out[16]_21 ;
wire \counter_out[16]_23_272 ;
wire \counter_out[15]_25_273 ;
wire \counter_out[15]_27_274 ;
wire \counter_out[15]_29_275 ;
wire \counter_out[15]_31 ;
wire \counter_out[14]_21_276 ;
wire \counter_out[14]_23_277 ;
wire \counter_out[14]_25_278 ;
wire \counter_out[14]_27_279 ;
wire \counter_out[6]_21_281 ;
wire \counter_out[6]_23_282 ;
wire \counter_out[6]_25_283 ;
wire \counter_out[6]_27_284 ;
wire \level_out[6]_21_285 ;
wire \w_state_out[0]_41_291 ;
wire \w_state_out[0]_43_286 ;
wire \w_state_out[0]_45 ;
wire \w_state_out[0]_47 ;
wire \w_state_out[0]_49 ;
wire \w_state_out[0]_51 ;
wire n37_21;
wire n37_23_289;
wire n37_25_290;
wire \counter_out[12]_15_292 ;
wire \counter_out[12]_19_161 ;
wire \w_state_out[0]_53 ;
wire \w_state_out[0]_55 ;
wire \w_state_out[0]_57 ;
wire \w_state_out[0]_59 ;
wire \w_state_out[0]_61 ;
wire \w_state_out[0]_63 ;
wire \w_state_out[0]_65 ;
wire \w_state_out[0]_67 ;
wire \w_state_out[0]_69 ;
wire \w_state_out[0]_71 ;
wire \w_state_out[0]_73 ;
wire \w_state_out[0]_75 ;
wire \w_state_out[0]_77 ;
wire \counter_out[7]_15_182 ;
wire \counter_out[19]_39 ;
wire \w_state_out[1]_31_194 ;
wire \counter_out[3]_11 ;
wire \counter_out[2]_11 ;
wire \counter_out[18]_33_167 ;
wire \counter_out[12]_21 ;
wire \counter_out[13]_17_213 ;
wire \counter_out[12]_23 ;
wire \counter_out[9]_9 ;
wire \counter_out[6]_29_186 ;
wire \counter_out[7]_17_183 ;
wire \w_state_out[0]_79 ;
wire \counter_out[10]_11_180 ;
wire VCC;
wire GND;
ALU \w_level_next[0]_ins14470  (
.I0(o_27_11),
.I1(n37_3),
.I3(GND),
.CIN(GND),
.SUM(\w_level_next[0]_2 ),
.COUT(\w_level_next[0]_1_COUT_0 ) 
);
defparam \w_level_next[0]_ins14470 .ALU_MODE=0;
ALU \w_level_next[1]_ins14471  (
.I0(o_25_10),
.I1(\w_add_value_ext[1]_5 ),
.I3(GND),
.CIN(\w_level_next[0]_1_COUT_0 ),
.SUM(\w_level_next[1]_2 ),
.COUT(\w_level_next[1]_1_COUT_0 ) 
);
defparam \w_level_next[1]_ins14471 .ALU_MODE=0;
ALU \w_level_next[2]_ins14472  (
.I0(o_23_9),
.I1(\w_add_value_ext[1]_5 ),
.I3(GND),
.CIN(\w_level_next[1]_1_COUT_0 ),
.SUM(\w_level_next[2]_2 ),
.COUT(\w_level_next[2]_1_COUT_0 ) 
);
defparam \w_level_next[2]_ins14472 .ALU_MODE=0;
ALU \w_level_next[3]_ins14473  (
.I0(o_21_8),
.I1(\w_add_value_ext[1]_5 ),
.I3(GND),
.CIN(\w_level_next[2]_1_COUT_0 ),
.SUM(\w_level_next[3]_2 ),
.COUT(\w_level_next[3]_1_COUT_0 ) 
);
defparam \w_level_next[3]_ins14473 .ALU_MODE=0;
ALU \w_level_next[4]_ins14474  (
.I0(o_19_7),
.I1(\w_add_value_ext[1]_5 ),
.I3(GND),
.CIN(\w_level_next[3]_1_COUT_0 ),
.SUM(\w_level_next[4]_2 ),
.COUT(\w_level_next[4]_1_COUT_0 ) 
);
defparam \w_level_next[4]_ins14474 .ALU_MODE=0;
ALU \w_level_next[5]_ins14475  (
.I0(o_17_6),
.I1(\w_add_value_ext[1]_5 ),
.I3(GND),
.CIN(\w_level_next[4]_1_COUT_0 ),
.SUM(\w_level_next[5]_2 ),
.COUT(\w_level_next[5]_1_COUT_0 ) 
);
defparam \w_level_next[5]_ins14475 .ALU_MODE=0;
ALU \w_level_next[6]_ins14476  (
.I0(o_33),
.I1(\w_add_value_ext[1]_5 ),
.I3(GND),
.CIN(\w_level_next[5]_1_COUT_0 ),
.SUM(\w_level_next[6]_2 ),
.COUT(\w_level_next[6]_1_COUT_0 ) 
);
defparam \w_level_next[6]_ins14476 .ALU_MODE=0;
LUT2 n37_ins16284 (
.I0(n37_5_162),
.I1(n37_7_163),
.F(n37_3) 
);
defparam n37_ins16284.INIT=4'h7;
LUT4 \counter_out[19]_ins16285  (
.I0(\counter_out[19]_39 ),
.I1(\counter_out[19]_7_164 ),
.I2(\counter_out[19]_9 ),
.I3(\counter_out[19]_11_165 ),
.F(\counter_out[19]_3 ) 
);
defparam \counter_out[19]_ins16285 .INIT=16'hFF01;
LUT4 \counter_out[18]_ins16286  (
.I0(\counter_out[19]_7_164 ),
.I1(\counter_out[18]_5_166 ),
.I2(\counter_out[18]_33_167 ),
.I3(\counter_out[19]_39 ),
.F(\counter_out[18]_3 ) 
);
defparam \counter_out[18]_ins16286 .INIT=16'hF011;
LUT4 \counter_out[17]_ins16287  (
.I0(\counter_out[19]_7_164 ),
.I1(\counter_out[17]_5_168 ),
.I2(\counter_out[17]_7_169 ),
.I3(\counter_out[19]_39 ),
.F(\counter_out[17]_3 ) 
);
defparam \counter_out[17]_ins16287 .INIT=16'hF011;
LUT4 \counter_out[16]_ins16288  (
.I0(\counter_out[19]_7_164 ),
.I1(\counter_out[16]_5_170 ),
.I2(\counter_out[16]_7_171 ),
.I3(\counter_out[19]_39 ),
.F(\counter_out[16]_3 ) 
);
defparam \counter_out[16]_ins16288 .INIT=16'hF011;
LUT4 \counter_out[15]_ins16289  (
.I0(\counter_out[19]_7_164 ),
.I1(\counter_out[15]_5_172 ),
.I2(\counter_out[15]_7_173 ),
.I3(\counter_out[19]_39 ),
.F(\counter_out[15]_3 ) 
);
defparam \counter_out[15]_ins16289 .INIT=16'hF011;
LUT4 \counter_out[14]_ins16290  (
.I0(\counter_out[19]_7_164 ),
.I1(\counter_out[14]_5_174 ),
.I2(\counter_out[14]_7_175 ),
.I3(\counter_out[19]_39 ),
.F(\counter_out[14]_3 ) 
);
defparam \counter_out[14]_ins16290 .INIT=16'hF011;
LUT4 \counter_out[13]_ins16291  (
.I0(\counter_out[13]_5_176 ),
.I1(\counter_out[13]_7_177 ),
.I2(\counter_out[13]_9_178 ),
.I3(\counter_out[19]_39 ),
.F(\counter_out[13]_3 ) 
);
defparam \counter_out[13]_ins16291 .INIT=16'hC355;
LUT4 \counter_out[11]_ins16293  (
.I0(\counter_out[17]_5_168 ),
.I1(\counter_out[19]_7_164 ),
.I2(\counter_out[11]_5_179 ),
.I3(\counter_out[19]_39 ),
.F(\counter_out[11]_3 ) 
);
defparam \counter_out[11]_ins16293 .INIT=16'hF044;
LUT4 \counter_out[10]_ins16294  (
.I0(\counter_out[10]_5 ),
.I1(\counter_out[19]_7_164 ),
.I2(\counter_out[10]_11_180 ),
.I3(\counter_out[19]_39 ),
.F(\counter_out[10]_3 ) 
);
defparam \counter_out[10]_ins16294 .INIT=16'hF044;
LUT4 \counter_out[9]_ins16295  (
.I0(\counter_out[19]_7_164 ),
.I1(\counter_out[15]_5_172 ),
.I2(\counter_out[9]_9 ),
.I3(\counter_out[19]_39 ),
.F(\counter_out[9]_3 ) 
);
defparam \counter_out[9]_ins16295 .INIT=16'h0F77;
LUT4 \counter_out[8]_ins16296  (
.I0(\counter_out[19]_7_164 ),
.I1(\counter_out[14]_5_174 ),
.I2(\counter_out[8]_5_181 ),
.I3(\counter_out[19]_39 ),
.F(\counter_out[8]_3 ) 
);
defparam \counter_out[8]_ins16296 .INIT=16'h0F77;
LUT4 \counter_out[7]_ins16297  (
.I0(\counter_out[7]_15_182 ),
.I1(\counter_out[7]_17_183 ),
.I2(\counter_out[7]_9_184 ),
.I3(\counter_out[19]_39 ),
.F(\counter_out[7]_3 ) 
);
defparam \counter_out[7]_ins16297 .INIT=16'hC355;
LUT4 \counter_out[6]_ins16298  (
.I0(\counter_out[19]_7_164 ),
.I1(\counter_out[6]_5_185 ),
.I2(\counter_out[6]_29_186 ),
.I3(\counter_out[19]_39 ),
.F(\counter_out[6]_3 ) 
);
defparam \counter_out[6]_ins16298 .INIT=16'h0F77;
LUT4 \level_out[0]_ins16945  (
.I0(o_27_11),
.I1(\w_level_next[0]_2 ),
.I2(\level_out[0]_7_187 ),
.I3(\level_out[0]_9 ),
.F(\level_out[0]_5 ) 
);
defparam \level_out[0]_ins16945 .INIT=16'hCA00;
LUT4 \level_out[1]_ins16946  (
.I0(o_25_10),
.I1(\w_level_next[1]_2 ),
.I2(\level_out[0]_7_187 ),
.I3(\level_out[0]_9 ),
.F(\level_out[1]_5 ) 
);
defparam \level_out[1]_ins16946 .INIT=16'hCA00;
LUT4 \level_out[2]_ins16947  (
.I0(o_23_9),
.I1(\w_level_next[2]_2 ),
.I2(\level_out[0]_7_187 ),
.I3(\level_out[0]_9 ),
.F(\level_out[2]_5 ) 
);
defparam \level_out[2]_ins16947 .INIT=16'hCA00;
LUT4 \level_out[3]_ins16948  (
.I0(o_21_8),
.I1(\w_level_next[3]_2 ),
.I2(\level_out[0]_7_187 ),
.I3(\level_out[0]_9 ),
.F(\level_out[3]_5 ) 
);
defparam \level_out[3]_ins16948 .INIT=16'hCA00;
LUT4 \level_out[4]_ins16949  (
.I0(o_19_7),
.I1(\w_level_next[4]_2 ),
.I2(\level_out[0]_7_187 ),
.I3(\level_out[0]_9 ),
.F(\level_out[4]_5 ) 
);
defparam \level_out[4]_ins16949 .INIT=16'hCA00;
LUT4 \level_out[5]_ins16950  (
.I0(o_17_6),
.I1(\w_level_next[5]_2 ),
.I2(\level_out[0]_7_187 ),
.I3(\level_out[0]_9 ),
.F(\level_out[5]_5 ) 
);
defparam \level_out[5]_ins16950 .INIT=16'hCA00;
LUT4 \level_out[6]_ins16951  (
.I0(\level_out[6]_7 ),
.I1(\level_out[6]_9_188 ),
.I2(\level_out[6]_11_189 ),
.I3(\level_out[6]_13_190 ),
.F(\level_out[6]_5 ) 
);
defparam \level_out[6]_ins16951 .INIT=16'hCA00;
LUT3 \w_add_value_ext[1]_ins16952  (
.I0(n37_7_163),
.I1(n37_5_162),
.I2(\counter_out[19]_7_164 ),
.F(\w_add_value_ext[1]_5 ) 
);
defparam \w_add_value_ext[1]_ins16952 .INIT=8'h07;
LUT4 \w_state_out[1]_ins16953  (
.I0(\w_state_out[1]_7_191 ),
.I1(\w_state_out[1]_9_192 ),
.I2(\w_state_out[1]_11_193 ),
.I3(\w_state_out[1]_31_194 ),
.F(\w_state_out[1]_5 ) 
);
defparam \w_state_out[1]_ins16953 .INIT=16'hF200;
LUT4 \w_state_out[2]_ins16954  (
.I0(\w_state_out[2]_7_195 ),
.I1(\w_state_out[2]_9_196 ),
.I2(\w_state_out[1]_9_192 ),
.I3(\level_out[0]_9 ),
.F(\w_state_out[2]_5 ) 
);
defparam \w_state_out[2]_ins16954 .INIT=16'h0E00;
LUT2 \counter_out[0]_ins17012  (
.I0(\counter_out[0]_7 ),
.I1(\counter_out[19]_39 ),
.F(\counter_out[0]_5 ) 
);
defparam \counter_out[0]_ins17012 .INIT=4'hB;
LUT3 \counter_out[1]_ins17013  (
.I0(\counter_out[1]_7_197 ),
.I1(\counter_out[0]_7 ),
.I2(\counter_out[19]_39 ),
.F(\counter_out[1]_5 ) 
);
defparam \counter_out[1]_ins17013 .INIT=8'h9F;
LUT3 \counter_out[3]_ins17015  (
.I0(\counter_out[3]_7_198 ),
.I1(\counter_out[3]_11 ),
.I2(\counter_out[19]_39 ),
.F(\counter_out[3]_5 ) 
);
defparam \counter_out[3]_ins17015 .INIT=8'h9F;
LUT4 \counter_out[4]_ins17016  (
.I0(\counter_out[3]_7_198 ),
.I1(\counter_out[3]_11 ),
.I2(\counter_out[4]_7_199 ),
.I3(\counter_out[19]_39 ),
.F(\counter_out[4]_5 ) 
);
defparam \counter_out[4]_ins17016 .INIT=16'h87FF;
LUT3 \counter_out[5]_ins17017  (
.I0(\counter_out[5]_7_200 ),
.I1(\counter_out[5]_9_201 ),
.I2(\counter_out[19]_39 ),
.F(\counter_out[5]_5 ) 
);
defparam \counter_out[5]_ins17017 .INIT=8'h9F;
LUT4 \w_state_out[0]_ins17018  (
.I0(\w_state_out[0]_7_202 ),
.I1(\w_state_out[0]_79 ),
.I2(\w_state_out[0]_57 ),
.I3(\level_out[6]_11_189 ),
.F(\w_state_out[0] ) 
);
defparam \w_state_out[0]_ins17018 .INIT=16'hB0FF;
LUT4 n37_ins17082 (
.I0(\counter_out[19]_9 ),
.I1(\counter_out[15]_5_172 ),
.I2(\counter_out[18]_5_166 ),
.I3(n37_9_203),
.F(n37_5_162) 
);
defparam n37_ins17082.INIT=16'h8000;
LUT4 n37_ins17083 (
.I0(\counter_out[6]_5_185 ),
.I1(\counter_out[14]_5_174 ),
.I2(\counter_out[16]_5_170 ),
.I3(\counter_out[17]_5_168 ),
.F(n37_7_163) 
);
defparam n37_ins17083.INIT=16'h8000;
LUT3 \counter_out[19]_ins17085  (
.I0(\w_state_out[1]_5 ),
.I1(\w_state_out[2]_5 ),
.I2(\w_state_out[0] ),
.F(\counter_out[19]_7_164 ) 
);
defparam \counter_out[19]_ins17085 .INIT=8'h10;
LUT4 \counter_out[19]_ins17086  (
.I0(\counter_out[19]_13 ),
.I1(\w_state_out[2]_5 ),
.I2(\counter_out[19]_15 ),
.I3(\w_state_out[0] ),
.F(\counter_out[19]_9 ) 
);
defparam \counter_out[19]_ins17086 .INIT=16'hDDF0;
LUT4 \counter_out[19]_ins17087  (
.I0(\counter_out[19]_17_204 ),
.I1(\counter_out[19]_19_205 ),
.I2(\counter_out[19]_21_206 ),
.I3(\level_out[6]_11_189 ),
.F(\counter_out[19]_11_165 ) 
);
defparam \counter_out[19]_ins17087 .INIT=16'h0700;
LUT4 \counter_out[18]_ins17088  (
.I0(\counter_out[18]_9 ),
.I1(\w_state_out[2]_5 ),
.I2(\counter_out[18]_11 ),
.I3(\w_state_out[0] ),
.F(\counter_out[18]_5_166 ) 
);
defparam \counter_out[18]_ins17088 .INIT=16'hDDF0;
LUT4 \counter_out[17]_ins17090  (
.I0(\w_state_out[2]_5 ),
.I1(\counter_out[17]_9 ),
.I2(\counter_out[17]_11_207 ),
.I3(\w_state_out[0] ),
.F(\counter_out[17]_5_168 ) 
);
defparam \counter_out[17]_ins17090 .INIT=16'hBBF0;
LUT3 \counter_out[17]_ins17091  (
.I0(\counter_out[17]_13 ),
.I1(\counter_out[19]_19_205 ),
.I2(\counter_out[17]_15 ),
.F(\counter_out[17]_7_169 ) 
);
defparam \counter_out[17]_ins17091 .INIT=8'h87;
LUT4 \counter_out[16]_ins17092  (
.I0(\w_state_out[2]_5 ),
.I1(\counter_out[16]_9 ),
.I2(\counter_out[16]_11_208 ),
.I3(\w_state_out[0] ),
.F(\counter_out[16]_5_170 ) 
);
defparam \counter_out[16]_ins17092 .INIT=16'hBBF0;
LUT2 \counter_out[16]_ins17093  (
.I0(\counter_out[17]_13 ),
.I1(\counter_out[19]_19_205 ),
.F(\counter_out[16]_7_171 ) 
);
defparam \counter_out[16]_ins17093 .INIT=4'h9;
LUT4 \counter_out[15]_ins17094  (
.I0(\counter_out[15]_9_209 ),
.I1(\w_state_out[2]_5 ),
.I2(\counter_out[15]_11_210 ),
.I3(\w_state_out[0] ),
.F(\counter_out[15]_5_172 ) 
);
defparam \counter_out[15]_ins17094 .INIT=16'hDDF0;
LUT4 \counter_out[15]_ins17095  (
.I0(\counter_out[13]_9_178 ),
.I1(\counter_out[15]_13_211 ),
.I2(\counter_out[13]_7_177 ),
.I3(\counter_out[15]_15 ),
.F(\counter_out[15]_7_173 ) 
);
defparam \counter_out[15]_ins17095 .INIT=16'h807F;
LUT4 \counter_out[14]_ins17096  (
.I0(\counter_out[14]_9 ),
.I1(\w_state_out[2]_5 ),
.I2(\counter_out[14]_11 ),
.I3(\w_state_out[0] ),
.F(\counter_out[14]_5_174 ) 
);
defparam \counter_out[14]_ins17096 .INIT=16'hDDF0;
LUT3 \counter_out[14]_ins17097  (
.I0(\counter_out[13]_9_178 ),
.I1(\counter_out[13]_7_177 ),
.I2(\counter_out[15]_13_211 ),
.F(\counter_out[14]_7_175 ) 
);
defparam \counter_out[14]_ins17097 .INIT=8'h87;
LUT3 \counter_out[13]_ins17098  (
.I0(n37_9_203),
.I1(\counter_out[19]_9 ),
.I2(\counter_out[19]_7_164 ),
.F(\counter_out[13]_5_176 ) 
);
defparam \counter_out[13]_ins17098 .INIT=8'hCA;
LUT3 \counter_out[13]_ins17099  (
.I0(\counter_out[5]_7_200 ),
.I1(\counter_out[13]_11_212 ),
.I2(\counter_out[13]_17_213 ),
.F(\counter_out[13]_7_177 ) 
);
defparam \counter_out[13]_ins17099 .INIT=8'h80;
LUT4 \counter_out[13]_ins17100  (
.I0(\ff_counter_e[13]_3 ),
.I1(o_29),
.I2(n3_53_101),
.I3(\ff_active[2] ),
.F(\counter_out[13]_9_178 ) 
);
defparam \counter_out[13]_ins17100 .INIT=16'h770F;
LUT3 \counter_out[11]_ins17103  (
.I0(\counter_out[11]_7_214 ),
.I1(\counter_out[12]_23 ),
.I2(\counter_out[11]_9_215 ),
.F(\counter_out[11]_5_179 ) 
);
defparam \counter_out[11]_ins17103 .INIT=8'h87;
LUT4 \counter_out[10]_ins17104  (
.I0(\counter_out[10]_9_216 ),
.I1(o_29),
.I2(n3_39),
.I3(\ff_active[2] ),
.F(\counter_out[10]_5 ) 
);
defparam \counter_out[10]_ins17104 .INIT=16'h770F;
LUT3 \counter_out[8]_ins17107  (
.I0(\counter_out[7]_9_184 ),
.I1(\counter_out[7]_17_183 ),
.I2(\counter_out[8]_7_217 ),
.F(\counter_out[8]_5_181 ) 
);
defparam \counter_out[8]_ins17107 .INIT=8'h78;
LUT4 \counter_out[7]_ins17110  (
.I0(\ff_counter_e[7]_3 ),
.I1(o_29),
.I2(n3_65_102),
.I3(\ff_active[2] ),
.F(\counter_out[7]_9_184 ) 
);
defparam \counter_out[7]_ins17110 .INIT=16'h770F;
LUT4 \counter_out[6]_ins17111  (
.I0(\counter_out[6]_9 ),
.I1(\w_state_out[2]_5 ),
.I2(\counter_out[6]_11 ),
.I3(\w_state_out[0] ),
.F(\counter_out[6]_5_185 ) 
);
defparam \counter_out[6]_ins17111 .INIT=16'hDDF0;
LUT3 \level_out[0]_ins17362  (
.I0(\counter_out[5]_7_200 ),
.I1(\level_out[0]_11 ),
.I2(\counter_out[13]_17_213 ),
.F(\level_out[0]_7_187 ) 
);
defparam \level_out[0]_ins17362 .INIT=8'h80;
LUT4 \level_out[0]_ins17363  (
.I0(\frequency_count_out[11] ),
.I1(\level_out[0]_13_218 ),
.I2(o),
.I3(\level_out[0]_15_219 ),
.F(\level_out[0]_9 ) 
);
defparam \level_out[0]_ins17363 .INIT=16'h001F;
LUT2 \level_out[6]_ins17364  (
.I0(\level_out[6]_15_220 ),
.I1(\level_out[6]_17_221 ),
.F(\level_out[6]_7 ) 
);
defparam \level_out[6]_ins17364 .INIT=4'h8;
LUT3 \level_out[6]_ins17365  (
.I0(o_33),
.I1(\w_level_next[6]_2 ),
.I2(\level_out[0]_7_187 ),
.F(\level_out[6]_9_188 ) 
);
defparam \level_out[6]_ins17365 .INIT=8'hCA;
LUT4 \level_out[6]_ins17366  (
.I0(\frequency_count_out[11] ),
.I1(o_29),
.I2(n3_3_103),
.I3(\ff_active[2] ),
.F(\level_out[6]_11_189 ) 
);
defparam \level_out[6]_ins17366 .INIT=16'h770F;
LUT4 \level_out[6]_ins17367  (
.I0(\level_out[0]_13_218 ),
.I1(o_29),
.I2(n3_5),
.I3(\ff_active[2] ),
.F(\level_out[6]_13_190 ) 
);
defparam \level_out[6]_ins17367 .INIT=16'h770F;
LUT3 \w_state_out[1]_ins17368  (
.I0(n3_9_104),
.I1(\ff_state_e[1]_3 ),
.I2(\ff_active[2] ),
.F(\w_state_out[1]_7_191 ) 
);
defparam \w_state_out[1]_ins17368 .INIT=8'hCA;
LUT4 \w_state_out[1]_ins17369  (
.I0(\w_state_out[1]_15 ),
.I1(\w_state_out[1]_17_222 ),
.I2(o_33),
.I3(\w_state_out[1]_19_223 ),
.F(\w_state_out[1]_9_192 ) 
);
defparam \w_state_out[1]_ins17369 .INIT=16'h000E;
LUT4 \w_state_out[1]_ins17370  (
.I0(\w_state_out[1]_15 ),
.I1(\w_state_out[1]_17_222 ),
.I2(\w_state_out[2]_9_196 ),
.I3(\w_state_out[1]_21_224 ),
.F(\w_state_out[1]_11_193 ) 
);
defparam \w_state_out[1]_ins17370 .INIT=16'h0E00;
LUT3 \w_state_out[2]_ins17372  (
.I0(\w_state_out[2]_11_225 ),
.I1(n3_5_105),
.I2(o),
.F(\w_state_out[2]_7_195 ) 
);
defparam \w_state_out[2]_ins17372 .INIT=8'hAC;
LUT3 \w_state_out[2]_ins17373  (
.I0(n3_7_106),
.I1(\ff_state_e[2]_3 ),
.I2(\ff_active[2] ),
.F(\w_state_out[2]_9_196 ) 
);
defparam \w_state_out[2]_ins17373 .INIT=8'hCA;
LUT4 \counter_out[0]_ins17391  (
.I0(\ff_counter_e[0]_3 ),
.I1(o_29),
.I2(n3_79_107),
.I3(\ff_active[2] ),
.F(\counter_out[0]_7 ) 
);
defparam \counter_out[0]_ins17391 .INIT=16'h770F;
LUT4 \counter_out[1]_ins17392  (
.I0(\ff_counter_e[1]_3 ),
.I1(o_29),
.I2(n3_77_108),
.I3(\ff_active[2] ),
.F(\counter_out[1]_7_197 ) 
);
defparam \counter_out[1]_ins17392 .INIT=16'h770F;
LUT2 \counter_out[2]_ins17393  (
.I0(\counter_out[1]_7_197 ),
.I1(\counter_out[0]_7 ),
.F(\counter_out[2]_7_226 ) 
);
defparam \counter_out[2]_ins17393 .INIT=4'h8;
LUT4 \counter_out[2]_ins17394  (
.I0(\ff_counter_e[2]_3 ),
.I1(o_29),
.I2(n3_75_109),
.I3(\ff_active[2] ),
.F(\counter_out[2]_9_227 ) 
);
defparam \counter_out[2]_ins17394 .INIT=16'h770F;
LUT4 \counter_out[3]_ins17395  (
.I0(\ff_counter_e[3]_3 ),
.I1(o_29),
.I2(n3_73_110),
.I3(\ff_active[2] ),
.F(\counter_out[3]_7_198 ) 
);
defparam \counter_out[3]_ins17395 .INIT=16'h770F;
LUT4 \counter_out[4]_ins17397  (
.I0(\ff_counter_e[4]_3 ),
.I1(o_29),
.I2(n3_71_111),
.I3(\ff_active[2] ),
.F(\counter_out[4]_7_199 ) 
);
defparam \counter_out[4]_ins17397 .INIT=16'h770F;
LUT4 \counter_out[5]_ins17398  (
.I0(\counter_out[4]_7_199 ),
.I1(\counter_out[3]_7_198 ),
.I2(\counter_out[2]_7_226 ),
.I3(\counter_out[2]_9_227 ),
.F(\counter_out[5]_7_200 ) 
);
defparam \counter_out[5]_ins17398 .INIT=16'h8000;
LUT4 \counter_out[5]_ins17399  (
.I0(\ff_counter_e[5]_3 ),
.I1(o_29),
.I2(n3_69_112),
.I3(\ff_active[2] ),
.F(\counter_out[5]_9_201 ) 
);
defparam \counter_out[5]_ins17399 .INIT=16'h770F;
LUT4 \w_state_out[0]_ins17400  (
.I0(\w_state_out[0]_13_228 ),
.I1(\w_state_out[0]_63 ),
.I2(\w_state_out[0]_69 ),
.I3(\w_state_out[0]_75 ),
.F(\w_state_out[0]_7_202 ) 
);
defparam \w_state_out[0]_ins17400 .INIT=16'h8000;
LUT4 n37_ins17469 (
.I0(n37_11),
.I1(\w_state_out[2]_5 ),
.I2(n37_13),
.I3(\w_state_out[0] ),
.F(n37_9_203) 
);
defparam n37_ins17469.INIT=16'hDDF0;
LUT3 \counter_out[19]_ins17470  (
.I0(\counter_out[19]_23 ),
.I1(\counter_out[19]_25_229 ),
.I2(\w_state_out[1]_5 ),
.F(\counter_out[19]_13 ) 
);
defparam \counter_out[19]_ins17470 .INIT=8'hC5;
LUT4 \counter_out[19]_ins17471  (
.I0(\counter_out[19]_27_230 ),
.I1(\counter_out[19]_29_231 ),
.I2(\w_state_out[2]_5 ),
.I3(\w_state_out[1]_5 ),
.F(\counter_out[19]_15 ) 
);
defparam \counter_out[19]_ins17471 .INIT=16'hF53F;
LUT3 \counter_out[19]_ins17472  (
.I0(\counter_out[18]_15_232 ),
.I1(\counter_out[17]_15 ),
.I2(\counter_out[17]_13 ),
.F(\counter_out[19]_17_204 ) 
);
defparam \counter_out[19]_ins17472 .INIT=8'h80;
LUT4 \counter_out[19]_ins17473  (
.I0(\counter_out[13]_9_178 ),
.I1(\counter_out[15]_13_211 ),
.I2(\counter_out[15]_15 ),
.I3(\counter_out[13]_7_177 ),
.F(\counter_out[19]_19_205 ) 
);
defparam \counter_out[19]_ins17473 .INIT=16'h8000;
LUT4 \counter_out[19]_ins17474  (
.I0(\ff_counter_e[19]_3 ),
.I1(o_29),
.I2(n3_41_113),
.I3(\ff_active[2] ),
.F(\counter_out[19]_21_206 ) 
);
defparam \counter_out[19]_ins17474 .INIT=16'h770F;
LUT3 \counter_out[18]_ins17475  (
.I0(\counter_out[18]_17_233 ),
.I1(\counter_out[18]_19_234 ),
.I2(\w_state_out[1]_5 ),
.F(\counter_out[18]_9 ) 
);
defparam \counter_out[18]_ins17475 .INIT=8'hC5;
LUT4 \counter_out[18]_ins17476  (
.I0(\counter_out[18]_21 ),
.I1(\counter_out[18]_23 ),
.I2(\w_state_out[1]_5 ),
.I3(\w_state_out[2]_5 ),
.F(\counter_out[18]_11 ) 
);
defparam \counter_out[18]_ins17476 .INIT=16'hF53F;
LUT2 \counter_out[18]_ins17477  (
.I0(\counter_out[17]_15 ),
.I1(\counter_out[17]_13 ),
.F(\counter_out[18]_13_235 ) 
);
defparam \counter_out[18]_ins17477 .INIT=4'h8;
LUT4 \counter_out[18]_ins17478  (
.I0(\ff_counter_e[18]_3 ),
.I1(o_29),
.I2(n3_43_114),
.I3(\ff_active[2] ),
.F(\counter_out[18]_15_232 ) 
);
defparam \counter_out[18]_ins17478 .INIT=16'h770F;
LUT3 \counter_out[17]_ins17479  (
.I0(\counter_out[17]_17_236 ),
.I1(\counter_out[17]_19 ),
.I2(\w_state_out[1]_5 ),
.F(\counter_out[17]_9 ) 
);
defparam \counter_out[17]_ins17479 .INIT=8'hC5;
LUT4 \counter_out[17]_ins17480  (
.I0(\counter_out[17]_21_237 ),
.I1(\counter_out[17]_23_238 ),
.I2(\w_state_out[1]_5 ),
.I3(\w_state_out[2]_5 ),
.F(\counter_out[17]_11_207 ) 
);
defparam \counter_out[17]_ins17480 .INIT=16'hF53F;
LUT4 \counter_out[17]_ins17481  (
.I0(\ff_counter_e[16]_3 ),
.I1(o_29),
.I2(n3_47_115),
.I3(\ff_active[2] ),
.F(\counter_out[17]_13 ) 
);
defparam \counter_out[17]_ins17481 .INIT=16'h770F;
LUT4 \counter_out[17]_ins17482  (
.I0(\ff_counter_e[17]_3 ),
.I1(o_29),
.I2(n3_45_116),
.I3(\ff_active[2] ),
.F(\counter_out[17]_15 ) 
);
defparam \counter_out[17]_ins17482 .INIT=16'h770F;
LUT3 \counter_out[16]_ins17483  (
.I0(\counter_out[10]_5 ),
.I1(\counter_out[16]_13 ),
.I2(\w_state_out[1]_5 ),
.F(\counter_out[16]_9 ) 
);
defparam \counter_out[16]_ins17483 .INIT=8'hC5;
LUT4 \counter_out[16]_ins17484  (
.I0(\counter_out[16]_15_239 ),
.I1(\counter_out[16]_17_240 ),
.I2(\w_state_out[1]_5 ),
.I3(\w_state_out[2]_5 ),
.F(\counter_out[16]_11_208 ) 
);
defparam \counter_out[16]_ins17484 .INIT=16'hF53F;
LUT3 \counter_out[15]_ins17485  (
.I0(\counter_out[15]_17_241 ),
.I1(\counter_out[15]_19_242 ),
.I2(\w_state_out[1]_5 ),
.F(\counter_out[15]_9_209 ) 
);
defparam \counter_out[15]_ins17485 .INIT=8'hC5;
LUT4 \counter_out[15]_ins17486  (
.I0(\counter_out[15]_21_243 ),
.I1(\counter_out[15]_23 ),
.I2(\w_state_out[1]_5 ),
.I3(\w_state_out[2]_5 ),
.F(\counter_out[15]_11_210 ) 
);
defparam \counter_out[15]_ins17486 .INIT=16'hF53F;
LUT4 \counter_out[15]_ins17487  (
.I0(\ff_counter_e[14]_3 ),
.I1(o_29),
.I2(n3_51_117),
.I3(\ff_active[2] ),
.F(\counter_out[15]_13_211 ) 
);
defparam \counter_out[15]_ins17487 .INIT=16'h770F;
LUT4 \counter_out[15]_ins17488  (
.I0(\ff_counter_e[15]_3 ),
.I1(o_29),
.I2(n3_49_118),
.I3(\ff_active[2] ),
.F(\counter_out[15]_15 ) 
);
defparam \counter_out[15]_ins17488 .INIT=16'h770F;
LUT3 \counter_out[14]_ins17489  (
.I0(\counter_out[14]_13_244 ),
.I1(\counter_out[14]_15_245 ),
.I2(\w_state_out[1]_5 ),
.F(\counter_out[14]_9 ) 
);
defparam \counter_out[14]_ins17489 .INIT=8'hC5;
LUT4 \counter_out[14]_ins17490  (
.I0(\counter_out[14]_17 ),
.I1(\counter_out[14]_19 ),
.I2(\w_state_out[1]_5 ),
.I3(\w_state_out[2]_5 ),
.F(\counter_out[14]_11 ) 
);
defparam \counter_out[14]_ins17490 .INIT=16'hF53F;
LUT4 \counter_out[13]_ins17491  (
.I0(\ff_counter_e[9]_3 ),
.I1(o_29),
.I2(n3_61_119),
.I3(\ff_active[2] ),
.F(\counter_out[13]_11_212 ) 
);
defparam \counter_out[13]_ins17491 .INIT=16'h770F;
LUT4 \counter_out[12]_ins17495  (
.I0(\ff_counter_e[12]_3 ),
.I1(o_29),
.I2(n3_55_120),
.I3(\ff_active[2] ),
.F(\counter_out[12]_13_246 ) 
);
defparam \counter_out[12]_ins17495 .INIT=16'h770F;
LUT4 \counter_out[11]_ins17496  (
.I0(\ff_counter_e[10]_3 ),
.I1(o_29),
.I2(n3_59_121),
.I3(\ff_active[2] ),
.F(\counter_out[11]_7_214 ) 
);
defparam \counter_out[11]_ins17496 .INIT=16'h770F;
LUT4 \counter_out[11]_ins17497  (
.I0(\ff_counter_e[11]_3 ),
.I1(o_29),
.I2(n3_57_122),
.I3(\ff_active[2] ),
.F(\counter_out[11]_9_215 ) 
);
defparam \counter_out[11]_ins17497 .INIT=16'h770F;
LUT3 \counter_out[10]_ins17498  (
.I0(\ff_reg_ar_e1[4] ),
.I1(\reg_ar_e0[4] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[10]_9_216 ) 
);
defparam \counter_out[10]_ins17498 .INIT=8'hCA;
LUT4 \counter_out[8]_ins17500  (
.I0(\ff_counter_e[8]_3 ),
.I1(o_29),
.I2(n3_63_123),
.I3(\ff_active[2] ),
.F(\counter_out[8]_7_217 ) 
);
defparam \counter_out[8]_ins17500 .INIT=16'h770F;
LUT4 \counter_out[7]_ins17501  (
.I0(\ff_counter_e[6]_3 ),
.I1(o_29),
.I2(n3_67_124),
.I3(\ff_active[2] ),
.F(\counter_out[7]_11_247 ) 
);
defparam \counter_out[7]_ins17501 .INIT=16'h770F;
LUT3 \counter_out[6]_ins17503  (
.I0(\counter_out[6]_13_248 ),
.I1(\counter_out[6]_15_249 ),
.I2(\w_state_out[1]_5 ),
.F(\counter_out[6]_9 ) 
);
defparam \counter_out[6]_ins17503 .INIT=8'hC5;
LUT4 \counter_out[6]_ins17504  (
.I0(\counter_out[6]_17 ),
.I1(\counter_out[6]_19 ),
.I2(\w_state_out[1]_5 ),
.I3(\w_state_out[2]_5 ),
.F(\counter_out[6]_11 ) 
);
defparam \counter_out[6]_ins17504 .INIT=16'hF53F;
LUT4 \level_out[0]_ins17582  (
.I0(\level_out[0]_17_250 ),
.I1(\counter_out[15]_13_211 ),
.I2(\counter_out[15]_15 ),
.I3(\counter_out[18]_13_235 ),
.F(\level_out[0]_11 ) 
);
defparam \level_out[0]_ins17582 .INIT=16'h8000;
LUT3 \level_out[0]_ins17583  (
.I0(ff_ch_e1_key_off),
.I1(ch_e0_key_off),
.I2(ff_reg_clone_key_e1),
.F(\level_out[0]_13_218 ) 
);
defparam \level_out[0]_ins17583 .INIT=8'hCA;
LUT3 \level_out[0]_ins17584  (
.I0(n3_5),
.I1(n3_3_103),
.I2(\ff_active[2] ),
.F(\level_out[0]_15_219 ) 
);
defparam \level_out[0]_ins17584 .INIT=8'h0E;
LUT4 \level_out[6]_ins17585  (
.I0(\counter_out[19]_23 ),
.I1(\counter_out[6]_13_248 ),
.I2(\counter_out[10]_5 ),
.I3(\counter_out[17]_17_236 ),
.F(\level_out[6]_15_220 ) 
);
defparam \level_out[6]_ins17585 .INIT=16'h8000;
LUT4 \level_out[6]_ins17586  (
.I0(\counter_out[15]_17_241 ),
.I1(\counter_out[18]_17_233 ),
.I2(\level_out[6]_19_251 ),
.I3(\counter_out[14]_13_244 ),
.F(\level_out[6]_17_221 ) 
);
defparam \level_out[6]_ins17586 .INIT=16'h8000;
LUT3 \w_state_out[1]_ins17587  (
.I0(\ff_active[2] ),
.I1(\w_state_out[1]_23_252 ),
.I2(\w_state_out[1]_25_253 ),
.F(\w_state_out[1]_15 ) 
);
defparam \w_state_out[1]_ins17587 .INIT=8'h40;
LUT4 \w_state_out[1]_ins17588  (
.I0(\w_state_out[1]_27_254 ),
.I1(\w_state_out[1]_29_255 ),
.I2(o_29),
.I3(\ff_active[2] ),
.F(\w_state_out[1]_17_222 ) 
);
defparam \w_state_out[1]_ins17588 .INIT=16'h8F00;
LUT4 \w_state_out[1]_ins17589  (
.I0(\w_state_out[0]_23_256 ),
.I1(\w_state_out[0]_21_257 ),
.I2(\w_state_out[2]_9_196 ),
.I3(\w_state_out[1]_7_191 ),
.F(\w_state_out[1]_19_223 ) 
);
defparam \w_state_out[1]_ins17589 .INIT=16'h000E;
LUT4 \w_state_out[1]_ins17590  (
.I0(\w_state_out[0]_21_257 ),
.I1(\w_state_out[0]_23_256 ),
.I2(o_29_125),
.I3(o_31),
.F(\w_state_out[1]_21_224 ) 
);
defparam \w_state_out[1]_ins17590 .INIT=16'hEEE0;
LUT3 \w_state_out[2]_ins17591  (
.I0(ff_ch_e1_key_release),
.I1(ch_e0_key_release),
.I2(ff_reg_clone_key_e1),
.F(\w_state_out[2]_11_225 ) 
);
defparam \w_state_out[2]_ins17591 .INIT=8'hCA;
LUT4 \w_state_out[0]_ins17631  (
.I0(n3_31_126),
.I1(\w_state_out[0]_27_258 ),
.I2(o_23_9),
.I3(o),
.F(\w_state_out[0]_13_228 ) 
);
defparam \w_state_out[0]_ins17631 .INIT=16'hC3A5;
LUT2 \w_state_out[0]_ins17635  (
.I0(\ff_active[2] ),
.I1(n3_11_127),
.F(\w_state_out[0]_21_257 ) 
);
defparam \w_state_out[0]_ins17635 .INIT=4'h4;
LUT4 \w_state_out[0]_ins17636  (
.I0(\ff_active[0] ),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.I3(\ff_state_e[0]_3 ),
.F(\w_state_out[0]_23_256 ) 
);
defparam \w_state_out[0]_ins17636 .INIT=16'h1000;
LUT3 n37_ins17683 (
.I0(\level_out[6]_19_251 ),
.I1(n37_15_259),
.I2(\w_state_out[1]_5 ),
.F(n37_11) 
);
defparam n37_ins17683.INIT=8'hC5;
LUT4 n37_ins17684 (
.I0(n37_17_260),
.I1(n37_19),
.I2(\w_state_out[1]_5 ),
.I3(\w_state_out[2]_5 ),
.F(n37_13) 
);
defparam n37_ins17684.INIT=16'hF53F;
LUT4 \counter_out[19]_ins17685  (
.I0(\counter_out[19]_31 ),
.I1(o_29),
.I2(n3_33),
.I3(\ff_active[2] ),
.F(\counter_out[19]_23 ) 
);
defparam \counter_out[19]_ins17685 .INIT=16'h770F;
LUT3 \counter_out[19]_ins17686  (
.I0(\counter_out[19]_33 ),
.I1(n3_33_128),
.I2(o),
.F(\counter_out[19]_25_229 ) 
);
defparam \counter_out[19]_ins17686 .INIT=8'hAC;
LUT3 \counter_out[19]_ins17687  (
.I0(\counter_out[19]_35_261 ),
.I1(n3_33_129),
.I2(o),
.F(\counter_out[19]_27_230 ) 
);
defparam \counter_out[19]_ins17687 .INIT=8'hAC;
LUT3 \counter_out[19]_ins17688  (
.I0(n3_33_130),
.I1(\counter_out[19]_37_262 ),
.I2(\ff_active[2] ),
.F(\counter_out[19]_29_231 ) 
);
defparam \counter_out[19]_ins17688 .INIT=8'hCA;
LUT4 \counter_out[18]_ins17689  (
.I0(\counter_out[18]_25_263 ),
.I1(o_29),
.I2(n3_35),
.I3(\ff_active[2] ),
.F(\counter_out[18]_17_233 ) 
);
defparam \counter_out[18]_ins17689 .INIT=16'h770F;
LUT3 \counter_out[18]_ins17690  (
.I0(\counter_out[18]_27_264 ),
.I1(n3_35_131),
.I2(o),
.F(\counter_out[18]_19_234 ) 
);
defparam \counter_out[18]_ins17690 .INIT=8'hAC;
LUT3 \counter_out[18]_ins17691  (
.I0(n3_35_132),
.I1(\counter_out[18]_29_265 ),
.I2(\ff_active[2] ),
.F(\counter_out[18]_21 ) 
);
defparam \counter_out[18]_ins17691 .INIT=8'hCA;
LUT3 \counter_out[18]_ins17692  (
.I0(\counter_out[18]_31_266 ),
.I1(n3_35_133),
.I2(o),
.F(\counter_out[18]_23 ) 
);
defparam \counter_out[18]_ins17692 .INIT=8'hAC;
LUT4 \counter_out[17]_ins17693  (
.I0(\counter_out[17]_25_267 ),
.I1(o_29),
.I2(n3_37),
.I3(\ff_active[2] ),
.F(\counter_out[17]_17_236 ) 
);
defparam \counter_out[17]_ins17693 .INIT=16'h770F;
LUT3 \counter_out[17]_ins17694  (
.I0(\counter_out[17]_27_268 ),
.I1(n3_37_134),
.I2(o),
.F(\counter_out[17]_19 ) 
);
defparam \counter_out[17]_ins17694 .INIT=8'hAC;
LUT3 \counter_out[17]_ins17695  (
.I0(\counter_out[17]_29_269 ),
.I1(n3_37_135),
.I2(o),
.F(\counter_out[17]_21_237 ) 
);
defparam \counter_out[17]_ins17695 .INIT=8'hAC;
LUT3 \counter_out[17]_ins17696  (
.I0(\counter_out[17]_31_270 ),
.I1(n3_37_136),
.I2(o),
.F(\counter_out[17]_23_238 ) 
);
defparam \counter_out[17]_ins17696 .INIT=8'hAC;
LUT3 \counter_out[16]_ins17697  (
.I0(\counter_out[16]_19_271 ),
.I1(n3_39_137),
.I2(o),
.F(\counter_out[16]_13 ) 
);
defparam \counter_out[16]_ins17697 .INIT=8'hAC;
LUT3 \counter_out[16]_ins17698  (
.I0(n3_39_138),
.I1(\counter_out[16]_21 ),
.I2(\ff_active[2] ),
.F(\counter_out[16]_15_239 ) 
);
defparam \counter_out[16]_ins17698 .INIT=8'hCA;
LUT3 \counter_out[16]_ins17699  (
.I0(\counter_out[16]_23_272 ),
.I1(n3_39_139),
.I2(o),
.F(\counter_out[16]_17_240 ) 
);
defparam \counter_out[16]_ins17699 .INIT=8'hAC;
LUT4 \counter_out[15]_ins17700  (
.I0(\counter_out[15]_25_273 ),
.I1(o_29),
.I2(n3_41_140),
.I3(\ff_active[2] ),
.F(\counter_out[15]_17_241 ) 
);
defparam \counter_out[15]_ins17700 .INIT=16'h770F;
LUT3 \counter_out[15]_ins17701  (
.I0(\counter_out[15]_27_274 ),
.I1(n3_41_141),
.I2(o),
.F(\counter_out[15]_19_242 ) 
);
defparam \counter_out[15]_ins17701 .INIT=8'hAC;
LUT3 \counter_out[15]_ins17702  (
.I0(n3_41_142),
.I1(\counter_out[15]_29_275 ),
.I2(\ff_active[2] ),
.F(\counter_out[15]_21_243 ) 
);
defparam \counter_out[15]_ins17702 .INIT=8'hCA;
LUT3 \counter_out[15]_ins17703  (
.I0(\counter_out[15]_31 ),
.I1(n3_41_143),
.I2(o),
.F(\counter_out[15]_23 ) 
);
defparam \counter_out[15]_ins17703 .INIT=8'hAC;
LUT4 \counter_out[14]_ins17704  (
.I0(\counter_out[14]_21_276 ),
.I1(o_29),
.I2(n3_43_144),
.I3(\ff_active[2] ),
.F(\counter_out[14]_13_244 ) 
);
defparam \counter_out[14]_ins17704 .INIT=16'h770F;
LUT3 \counter_out[14]_ins17705  (
.I0(\counter_out[14]_23_277 ),
.I1(n3_43_145),
.I2(o),
.F(\counter_out[14]_15_245 ) 
);
defparam \counter_out[14]_ins17705 .INIT=8'hAC;
LUT3 \counter_out[14]_ins17706  (
.I0(n3_43_146),
.I1(\counter_out[14]_25_278 ),
.I2(\ff_active[2] ),
.F(\counter_out[14]_17 ) 
);
defparam \counter_out[14]_ins17706 .INIT=8'hCA;
LUT3 \counter_out[14]_ins17707  (
.I0(\counter_out[14]_27_279 ),
.I1(n3_43_147),
.I2(o),
.F(\counter_out[14]_19 ) 
);
defparam \counter_out[14]_ins17707 .INIT=8'hAC;
LUT4 \counter_out[13]_ins17708  (
.I0(\counter_out[7]_9_184 ),
.I1(\counter_out[5]_9_201 ),
.I2(\counter_out[8]_7_217 ),
.I3(\counter_out[7]_11_247 ),
.F(\counter_out[13]_15_280 ) 
);
defparam \counter_out[13]_ins17708 .INIT=16'h8000;
LUT4 \counter_out[6]_ins17709  (
.I0(\counter_out[6]_21_281 ),
.I1(o_29),
.I2(n3_47_148),
.I3(\ff_active[2] ),
.F(\counter_out[6]_13_248 ) 
);
defparam \counter_out[6]_ins17709 .INIT=16'h770F;
LUT3 \counter_out[6]_ins17710  (
.I0(\counter_out[6]_23_282 ),
.I1(n3_47_149),
.I2(o),
.F(\counter_out[6]_15_249 ) 
);
defparam \counter_out[6]_ins17710 .INIT=8'hAC;
LUT3 \counter_out[6]_ins17711  (
.I0(n3_47_150),
.I1(\counter_out[6]_25_283 ),
.I2(\ff_active[2] ),
.F(\counter_out[6]_17 ) 
);
defparam \counter_out[6]_ins17711 .INIT=8'hCA;
LUT3 \counter_out[6]_ins17712  (
.I0(\counter_out[6]_27_284 ),
.I1(n3_47_151),
.I2(o),
.F(\counter_out[6]_19 ) 
);
defparam \counter_out[6]_ins17712 .INIT=8'hAC;
LUT4 \level_out[0]_ins17721  (
.I0(\counter_out[18]_15_232 ),
.I1(\counter_out[13]_11_212 ),
.I2(\counter_out[19]_21_206 ),
.I3(\counter_out[13]_9_178 ),
.F(\level_out[0]_17_250 ) 
);
defparam \level_out[0]_ins17721 .INIT=16'h8000;
LUT4 \level_out[6]_ins17722  (
.I0(\level_out[6]_21_285 ),
.I1(o_29),
.I2(n3_45_152),
.I3(\ff_active[2] ),
.F(\level_out[6]_19_251 ) 
);
defparam \level_out[6]_ins17722 .INIT=16'h770F;
LUT3 \w_state_out[1]_ins17723  (
.I0(n3_19_1),
.I1(n3_21_2),
.I2(n3_23_3),
.F(\w_state_out[1]_23_252 ) 
);
defparam \w_state_out[1]_ins17723 .INIT=8'h01;
LUT3 \w_state_out[1]_ins17724  (
.I0(n3_15),
.I1(n3_17_0),
.I2(n3_25_4),
.F(\w_state_out[1]_25_253 ) 
);
defparam \w_state_out[1]_ins17724 .INIT=8'h01;
LUT4 \w_state_out[1]_ins17725  (
.I0(\ff_level_e[2]_3 ),
.I1(\ff_level_e[3]_3 ),
.I2(\ff_level_e[4]_3 ),
.I3(\ff_level_e[5]_3 ),
.F(\w_state_out[1]_27_254 ) 
);
defparam \w_state_out[1]_ins17725 .INIT=16'h0001;
LUT2 \w_state_out[1]_ins17726  (
.I0(\ff_level_e[0]_3 ),
.I1(\ff_level_e[1]_3 ),
.F(\w_state_out[1]_29_255 ) 
);
defparam \w_state_out[1]_ins17726 .INIT=4'h1;
LUT3 \w_state_out[0]_ins17744  (
.I0(\ff_reg_sl_e1[2] ),
.I1(\reg_sl_e0[2] ),
.I2(ff_reg_clone_adsr_e1),
.F(\w_state_out[0]_27_258 ) 
);
defparam \w_state_out[0]_ins17744 .INIT=8'hCA;
LUT4 \w_state_out[0]_ins17746  (
.I0(\w_state_out[0]_43_286 ),
.I1(o),
.I2(\w_state_out[0]_45 ),
.I3(\w_state_out[2]_9_196 ),
.F(\w_state_out[0]_31_287 ) 
);
defparam \w_state_out[0]_ins17746 .INIT=16'h0007;
LUT3 \w_state_out[0]_ins17748  (
.I0(\w_state_out[0]_49 ),
.I1(n3_27_153),
.I2(o),
.F(\w_state_out[0]_35_288 ) 
);
defparam \w_state_out[0]_ins17748 .INIT=8'hAC;
LUT3 n37_ins17765 (
.I0(n37_21),
.I1(n3_45_154),
.I2(o),
.F(n37_15_259) 
);
defparam n37_ins17765.INIT=8'hAC;
LUT3 n37_ins17766 (
.I0(n3_45_155),
.I1(n37_23_289),
.I2(\ff_active[2] ),
.F(n37_17_260) 
);
defparam n37_ins17766.INIT=8'hCA;
LUT3 n37_ins17767 (
.I0(n37_25_290),
.I1(n3_45_156),
.I2(o),
.F(n37_19) 
);
defparam n37_ins17767.INIT=8'hAC;
LUT3 \counter_out[19]_ins17768  (
.I0(\reg_ar_e0[7] ),
.I1(\ff_reg_ar_e1[7] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[19]_31 ) 
);
defparam \counter_out[19]_ins17768 .INIT=8'hAC;
LUT3 \counter_out[19]_ins17769  (
.I0(\ff_reg_sr_e1[7] ),
.I1(\reg_sr_e0[7] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[19]_33 ) 
);
defparam \counter_out[19]_ins17769 .INIT=8'hCA;
LUT3 \counter_out[19]_ins17770  (
.I0(\ff_reg_dr_e1[7] ),
.I1(\reg_dr_e0[7] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[19]_35_261 ) 
);
defparam \counter_out[19]_ins17770 .INIT=8'hCA;
LUT3 \counter_out[19]_ins17771  (
.I0(\ff_reg_rr_e1[7] ),
.I1(\reg_rr_e0[7] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[19]_37_262 ) 
);
defparam \counter_out[19]_ins17771 .INIT=8'hCA;
LUT3 \counter_out[18]_ins17772  (
.I0(\ff_reg_ar_e1[6] ),
.I1(\reg_ar_e0[6] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[18]_25_263 ) 
);
defparam \counter_out[18]_ins17772 .INIT=8'hCA;
LUT3 \counter_out[18]_ins17773  (
.I0(\ff_reg_sr_e1[6] ),
.I1(\reg_sr_e0[6] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[18]_27_264 ) 
);
defparam \counter_out[18]_ins17773 .INIT=8'hCA;
LUT3 \counter_out[18]_ins17774  (
.I0(\ff_reg_rr_e1[6] ),
.I1(\reg_rr_e0[6] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[18]_29_265 ) 
);
defparam \counter_out[18]_ins17774 .INIT=8'hCA;
LUT3 \counter_out[18]_ins17775  (
.I0(\ff_reg_dr_e1[6] ),
.I1(\reg_dr_e0[6] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[18]_31_266 ) 
);
defparam \counter_out[18]_ins17775 .INIT=8'hCA;
LUT3 \counter_out[17]_ins17776  (
.I0(\ff_reg_ar_e1[5] ),
.I1(\reg_ar_e0[5] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[17]_25_267 ) 
);
defparam \counter_out[17]_ins17776 .INIT=8'hCA;
LUT3 \counter_out[17]_ins17777  (
.I0(\ff_reg_sr_e1[5] ),
.I1(\reg_sr_e0[5] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[17]_27_268 ) 
);
defparam \counter_out[17]_ins17777 .INIT=8'hCA;
LUT3 \counter_out[17]_ins17778  (
.I0(\ff_reg_rr_e1[5] ),
.I1(\reg_rr_e0[5] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[17]_29_269 ) 
);
defparam \counter_out[17]_ins17778 .INIT=8'hCA;
LUT3 \counter_out[17]_ins17779  (
.I0(\ff_reg_dr_e1[5] ),
.I1(\reg_dr_e0[5] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[17]_31_270 ) 
);
defparam \counter_out[17]_ins17779 .INIT=8'hCA;
LUT3 \counter_out[16]_ins17780  (
.I0(\ff_reg_sr_e1[4] ),
.I1(\reg_sr_e0[4] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[16]_19_271 ) 
);
defparam \counter_out[16]_ins17780 .INIT=8'hCA;
LUT3 \counter_out[16]_ins17781  (
.I0(\ff_reg_rr_e1[4] ),
.I1(\reg_rr_e0[4] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[16]_21 ) 
);
defparam \counter_out[16]_ins17781 .INIT=8'hCA;
LUT3 \counter_out[16]_ins17782  (
.I0(\ff_reg_dr_e1[4] ),
.I1(\reg_dr_e0[4] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[16]_23_272 ) 
);
defparam \counter_out[16]_ins17782 .INIT=8'hCA;
LUT3 \counter_out[15]_ins17783  (
.I0(\ff_reg_ar_e1[3] ),
.I1(\reg_ar_e0[3] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[15]_25_273 ) 
);
defparam \counter_out[15]_ins17783 .INIT=8'hCA;
LUT3 \counter_out[15]_ins17784  (
.I0(\ff_reg_sr_e1[3] ),
.I1(\reg_sr_e0[3] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[15]_27_274 ) 
);
defparam \counter_out[15]_ins17784 .INIT=8'hCA;
LUT3 \counter_out[15]_ins17785  (
.I0(\ff_reg_rr_e1[3] ),
.I1(\reg_rr_e0[3] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[15]_29_275 ) 
);
defparam \counter_out[15]_ins17785 .INIT=8'hCA;
LUT3 \counter_out[15]_ins17786  (
.I0(\ff_reg_dr_e1[3] ),
.I1(\reg_dr_e0[3] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[15]_31 ) 
);
defparam \counter_out[15]_ins17786 .INIT=8'hCA;
LUT3 \counter_out[14]_ins17787  (
.I0(\ff_reg_ar_e1[2] ),
.I1(\reg_ar_e0[2] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[14]_21_276 ) 
);
defparam \counter_out[14]_ins17787 .INIT=8'hCA;
LUT3 \counter_out[14]_ins17788  (
.I0(\ff_reg_sr_e1[2] ),
.I1(\reg_sr_e0[2] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[14]_23_277 ) 
);
defparam \counter_out[14]_ins17788 .INIT=8'hCA;
LUT3 \counter_out[14]_ins17789  (
.I0(\ff_reg_rr_e1[2] ),
.I1(\reg_rr_e0[2] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[14]_25_278 ) 
);
defparam \counter_out[14]_ins17789 .INIT=8'hCA;
LUT3 \counter_out[14]_ins17790  (
.I0(\ff_reg_dr_e1[2] ),
.I1(\reg_dr_e0[2] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[14]_27_279 ) 
);
defparam \counter_out[14]_ins17790 .INIT=8'hCA;
LUT3 \counter_out[6]_ins17791  (
.I0(\ff_reg_ar_e1[0] ),
.I1(\reg_ar_e0[0] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[6]_21_281 ) 
);
defparam \counter_out[6]_ins17791 .INIT=8'hCA;
LUT3 \counter_out[6]_ins17792  (
.I0(\ff_reg_sr_e1[0] ),
.I1(\reg_sr_e0[0] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[6]_23_282 ) 
);
defparam \counter_out[6]_ins17792 .INIT=8'hCA;
LUT3 \counter_out[6]_ins17793  (
.I0(\ff_reg_rr_e1[0] ),
.I1(\reg_rr_e0[0] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[6]_25_283 ) 
);
defparam \counter_out[6]_ins17793 .INIT=8'hCA;
LUT3 \counter_out[6]_ins17794  (
.I0(\ff_reg_dr_e1[0] ),
.I1(\reg_dr_e0[0] ),
.I2(ff_reg_clone_adsr_e1),
.F(\counter_out[6]_27_284 ) 
);
defparam \counter_out[6]_ins17794 .INIT=8'hCA;
LUT3 \level_out[6]_ins17800  (
.I0(\ff_reg_ar_e1[1] ),
.I1(\reg_ar_e0[1] ),
.I2(ff_reg_clone_adsr_e1),
.F(\level_out[6]_21_285 ) 
);
defparam \level_out[6]_ins17800 .INIT=8'hCA;
LUT3 \w_state_out[0]_ins17803  (
.I0(\ff_reg_sl_e1[3] ),
.I1(\reg_sl_e0[3] ),
.I2(ff_reg_clone_adsr_e1),
.F(\w_state_out[0]_41_291 ) 
);
defparam \w_state_out[0]_ins17803 .INIT=8'hCA;
LUT4 \w_state_out[0]_ins17804  (
.I0(\reg_sl_e0[0] ),
.I1(\ff_reg_sl_e1[0] ),
.I2(ff_reg_clone_adsr_e1),
.I3(\ff_level_e[0]_3 ),
.F(\w_state_out[0]_43_286 ) 
);
defparam \w_state_out[0]_ins17804 .INIT=16'h53AC;
LUT3 \w_state_out[0]_ins17805  (
.I0(\ff_active[2] ),
.I1(n3_35_157),
.I2(n3_25_4),
.F(\w_state_out[0]_45 ) 
);
defparam \w_state_out[0]_ins17805 .INIT=8'h14;
LUT3 \w_state_out[0]_ins17806  (
.I0(\ff_reg_sl_e1[1] ),
.I1(\reg_sl_e0[1] ),
.I2(ff_reg_clone_adsr_e1),
.F(\w_state_out[0]_47 ) 
);
defparam \w_state_out[0]_ins17806 .INIT=8'hCA;
LUT3 \w_state_out[0]_ins17807  (
.I0(\ff_reg_sl_e1[4] ),
.I1(\reg_sl_e0[4] ),
.I2(ff_reg_clone_adsr_e1),
.F(\w_state_out[0]_49 ) 
);
defparam \w_state_out[0]_ins17807 .INIT=8'hCA;
LUT3 \w_state_out[0]_ins17808  (
.I0(\ff_reg_sl_e1[5] ),
.I1(\reg_sl_e0[5] ),
.I2(ff_reg_clone_adsr_e1),
.F(\w_state_out[0]_51 ) 
);
defparam \w_state_out[0]_ins17808 .INIT=8'hCA;
LUT3 n37_ins17815 (
.I0(\ff_reg_sr_e1[1] ),
.I1(\reg_sr_e0[1] ),
.I2(ff_reg_clone_adsr_e1),
.F(n37_21) 
);
defparam n37_ins17815.INIT=8'hCA;
LUT3 n37_ins17816 (
.I0(\ff_reg_rr_e1[1] ),
.I1(\reg_rr_e0[1] ),
.I2(ff_reg_clone_adsr_e1),
.F(n37_23_289) 
);
defparam n37_ins17816.INIT=8'hCA;
LUT3 n37_ins17817 (
.I0(\ff_reg_dr_e1[1] ),
.I1(\reg_dr_e0[1] ),
.I2(ff_reg_clone_adsr_e1),
.F(n37_25_290) 
);
defparam n37_ins17817.INIT=8'hCA;
LUT3 \counter_out[12]_ins17818  (
.I0(\counter_out[19]_7_164 ),
.I1(\counter_out[18]_5_166 ),
.I2(\counter_out[6]_5_185 ),
.F(\counter_out[12]_15_292 ) 
);
defparam \counter_out[12]_ins17818 .INIT=8'h27;
MUX2_LUT5 \counter_out[12]_ins17820  (
.I0(\counter_out[12]_15_292 ),
.I1(\counter_out[12]_21 ),
.S0(\counter_out[19]_39 ),
.O(\counter_out[12]_19_161 ) 
);
LUT4 \w_state_out[0]_ins17878  (
.I0(\w_state_out[1]_9_192 ),
.I1(\w_state_out[1]_11_193 ),
.I2(\level_out[6]_13_190 ),
.I3(\w_state_out[2]_7_195 ),
.F(\w_state_out[0]_53 ) 
);
defparam \w_state_out[0]_ins17878 .INIT=16'h0010;
LUT4 \w_state_out[0]_ins17879  (
.I0(\w_state_out[1]_9_192 ),
.I1(\w_state_out[1]_11_193 ),
.I2(\level_out[6]_13_190 ),
.I3(\w_state_out[2]_7_195 ),
.F(\w_state_out[0]_55 ) 
);
defparam \w_state_out[0]_ins17879 .INIT=16'h0050;
MUX2_LUT5 \w_state_out[0]_ins17880  (
.I0(\w_state_out[0]_53 ),
.I1(\w_state_out[0]_55 ),
.S0(\w_state_out[1]_7_191 ),
.O(\w_state_out[0]_57 ) 
);
LUT3 \w_state_out[0]_ins17929  (
.I0(\w_state_out[0]_31_287 ),
.I1(o_21_8),
.I2(n3_29_158),
.F(\w_state_out[0]_59 ) 
);
defparam \w_state_out[0]_ins17929 .INIT=8'h82;
LUT3 \w_state_out[0]_ins17930  (
.I0(\w_state_out[0]_31_287 ),
.I1(o_21_8),
.I2(\w_state_out[0]_41_291 ),
.F(\w_state_out[0]_61 ) 
);
defparam \w_state_out[0]_ins17930 .INIT=8'h82;
MUX2_LUT5 \w_state_out[0]_ins17931  (
.I0(\w_state_out[0]_59 ),
.I1(\w_state_out[0]_61 ),
.S0(o),
.O(\w_state_out[0]_63 ) 
);
LUT4 \w_state_out[0]_ins17932  (
.I0(\w_state_out[0]_35_288 ),
.I1(o_25_10),
.I2(o_19_7),
.I3(n3_33_159),
.F(\w_state_out[0]_65 ) 
);
defparam \w_state_out[0]_ins17932 .INIT=16'h8421;
LUT4 \w_state_out[0]_ins17933  (
.I0(\w_state_out[0]_35_288 ),
.I1(o_25_10),
.I2(o_19_7),
.I3(\w_state_out[0]_47 ),
.F(\w_state_out[0]_67 ) 
);
defparam \w_state_out[0]_ins17933 .INIT=16'h8421;
MUX2_LUT5 \w_state_out[0]_ins17934  (
.I0(\w_state_out[0]_65 ),
.I1(\w_state_out[0]_67 ),
.S0(o),
.O(\w_state_out[0]_69 ) 
);
LUT4 \w_state_out[0]_ins17935  (
.I0(\w_state_out[0]_77 ),
.I1(o_17_6),
.I2(o_31),
.I3(n3_25_160),
.F(\w_state_out[0]_71 ) 
);
defparam \w_state_out[0]_ins17935 .INIT=16'h0802;
LUT4 \w_state_out[0]_ins17936  (
.I0(\w_state_out[0]_77 ),
.I1(o_17_6),
.I2(o_31),
.I3(\w_state_out[0]_51 ),
.F(\w_state_out[0]_73 ) 
);
defparam \w_state_out[0]_ins17936 .INIT=16'h0802;
MUX2_LUT5 \w_state_out[0]_ins17937  (
.I0(\w_state_out[0]_71 ),
.I1(\w_state_out[0]_73 ),
.S0(o),
.O(\w_state_out[0]_75 ) 
);
LUT3 \w_state_out[0]_ins17967  (
.I0(\ff_active[2] ),
.I1(n3_27_5),
.I2(\w_state_out[1]_7_191 ),
.F(\w_state_out[0]_77 ) 
);
defparam \w_state_out[0]_ins17967 .INIT=8'hB0;
LUT4 \counter_out[7]_ins17969  (
.I0(n37_9_203),
.I1(\w_state_out[1]_5 ),
.I2(\w_state_out[2]_5 ),
.I3(\w_state_out[0] ),
.F(\counter_out[7]_15_182 ) 
);
defparam \counter_out[7]_ins17969 .INIT=16'h0200;
LUT4 \counter_out[19]_ins18046  (
.I0(\counter_out[5]_7_200 ),
.I1(\level_out[0]_11 ),
.I2(\counter_out[13]_17_213 ),
.I3(\level_out[6]_11_189 ),
.F(\counter_out[19]_39 ) 
);
defparam \counter_out[19]_ins18046 .INIT=16'h7F00;
LUT4 \w_state_out[1]_ins18047  (
.I0(\w_state_out[2]_11_225 ),
.I1(n3_5_105),
.I2(o),
.I3(\level_out[0]_9 ),
.F(\w_state_out[1]_31_194 ) 
);
defparam \w_state_out[1]_ins18047 .INIT=16'h5300;
LUT3 \counter_out[3]_ins18073  (
.I0(\counter_out[1]_7_197 ),
.I1(\counter_out[0]_7 ),
.I2(\counter_out[2]_9_227 ),
.F(\counter_out[3]_11 ) 
);
defparam \counter_out[3]_ins18073 .INIT=8'h80;
LUT4 \counter_out[2]_ins18074  (
.I0(\counter_out[1]_7_197 ),
.I1(\counter_out[0]_7 ),
.I2(\counter_out[2]_9_227 ),
.I3(\level_out[6]_11_189 ),
.F(\counter_out[2]_11 ) 
);
defparam \counter_out[2]_ins18074 .INIT=16'h87FF;
LUT4 \counter_out[18]_ins18082  (
.I0(\counter_out[17]_15 ),
.I1(\counter_out[17]_13 ),
.I2(\counter_out[19]_19_205 ),
.I3(\counter_out[18]_15_232 ),
.F(\counter_out[18]_33_167 ) 
);
defparam \counter_out[18]_ins18082 .INIT=16'h807F;
LUT4 \counter_out[12]_ins18083  (
.I0(\counter_out[12]_13_246 ),
.I1(\counter_out[12]_23 ),
.I2(\counter_out[11]_9_215 ),
.I3(\counter_out[11]_7_214 ),
.F(\counter_out[12]_21 ) 
);
defparam \counter_out[12]_ins18083 .INIT=16'h9555;
LUT4 \counter_out[13]_ins18084  (
.I0(\counter_out[13]_15_280 ),
.I1(\counter_out[12]_13_246 ),
.I2(\counter_out[11]_9_215 ),
.I3(\counter_out[11]_7_214 ),
.F(\counter_out[13]_17_213 ) 
);
defparam \counter_out[13]_ins18084 .INIT=16'h8000;
LUT3 \counter_out[12]_ins18085  (
.I0(\counter_out[13]_11_212 ),
.I1(\counter_out[5]_7_200 ),
.I2(\counter_out[13]_15_280 ),
.F(\counter_out[12]_23 ) 
);
defparam \counter_out[12]_ins18085 .INIT=8'h80;
LUT3 \counter_out[9]_ins18086  (
.I0(\counter_out[13]_11_212 ),
.I1(\counter_out[5]_7_200 ),
.I2(\counter_out[13]_15_280 ),
.F(\counter_out[9]_9 ) 
);
defparam \counter_out[9]_ins18086 .INIT=8'h6A;
LUT3 \counter_out[6]_ins18087  (
.I0(\counter_out[7]_11_247 ),
.I1(\counter_out[5]_7_200 ),
.I2(\counter_out[5]_9_201 ),
.F(\counter_out[6]_29_186 ) 
);
defparam \counter_out[6]_ins18087 .INIT=8'h6A;
LUT3 \counter_out[7]_ins18088  (
.I0(\counter_out[7]_11_247 ),
.I1(\counter_out[5]_7_200 ),
.I2(\counter_out[5]_9_201 ),
.F(\counter_out[7]_17_183 ) 
);
defparam \counter_out[7]_ins18088 .INIT=8'h80;
LUT3 \w_state_out[0]_ins18131  (
.I0(\ff_active[2] ),
.I1(n3_11_127),
.I2(\w_state_out[0]_23_256 ),
.F(\w_state_out[0]_79 ) 
);
defparam \w_state_out[0]_ins18131 .INIT=8'h0B;
LUT4 \counter_out[10]_ins18206  (
.I0(\counter_out[11]_7_214 ),
.I1(\counter_out[13]_11_212 ),
.I2(\counter_out[5]_7_200 ),
.I3(\counter_out[13]_15_280 ),
.F(\counter_out[10]_11_180 ) 
);
defparam \counter_out[10]_ins18206 .INIT=16'h9555;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_ar_selector  (\reg_ar_a1[7] ,\reg_ar_b1[7] ,\ff_active[0] ,\reg_ar_c1[7] ,\reg_ar_d1[7] ,\reg_ar_a1[6] ,\reg_ar_b1[6] ,\reg_ar_c1[6] ,\reg_ar_d1[6] ,\reg_ar_a1[5] ,\reg_ar_b1[5] ,\reg_ar_c1[5] ,\reg_ar_d1[5] ,\reg_ar_a1[4] ,\reg_ar_b1[4] ,\reg_ar_c1[4] ,\reg_ar_d1[4] ,\reg_ar_a1[3] ,\reg_ar_b1[3] ,\reg_ar_c1[3] ,\reg_ar_d1[3] ,\reg_ar_a1[2] ,\reg_ar_b1[2] ,\reg_ar_c1[2] ,\reg_ar_d1[2] ,\reg_ar_a1[1] ,\reg_ar_b1[1] ,\reg_ar_c1[1] ,\reg_ar_d1[1] ,\reg_ar_a1[0] ,\reg_ar_b1[0] ,\reg_ar_c1[0] ,\reg_ar_d1[0] ,\ff_active[1] ,n3_33,n3_35,n3_37,n3_39,n3_41_140,n3_43_144,n3_45_152,n3_47_148);
input \reg_ar_a1[7] ;
input \reg_ar_b1[7] ;
input \ff_active[0] ;
input \reg_ar_c1[7] ;
input \reg_ar_d1[7] ;
input \reg_ar_a1[6] ;
input \reg_ar_b1[6] ;
input \reg_ar_c1[6] ;
input \reg_ar_d1[6] ;
input \reg_ar_a1[5] ;
input \reg_ar_b1[5] ;
input \reg_ar_c1[5] ;
input \reg_ar_d1[5] ;
input \reg_ar_a1[4] ;
input \reg_ar_b1[4] ;
input \reg_ar_c1[4] ;
input \reg_ar_d1[4] ;
input \reg_ar_a1[3] ;
input \reg_ar_b1[3] ;
input \reg_ar_c1[3] ;
input \reg_ar_d1[3] ;
input \reg_ar_a1[2] ;
input \reg_ar_b1[2] ;
input \reg_ar_c1[2] ;
input \reg_ar_d1[2] ;
input \reg_ar_a1[1] ;
input \reg_ar_b1[1] ;
input \reg_ar_c1[1] ;
input \reg_ar_d1[1] ;
input \reg_ar_a1[0] ;
input \reg_ar_b1[0] ;
input \reg_ar_c1[0] ;
input \reg_ar_d1[0] ;
input \ff_active[1] ;
output n3_33;
output n3_35;
output n3_37;
output n3_39;
output n3_41_140;
output n3_43_144;
output n3_45_152;
output n3_47_148;
wire n1_19_293;
wire n2_17_294;
wire n1_21_295;
wire n2_19_296;
wire n1_23_297;
wire n2_21_298;
wire n1_25_299;
wire n2_23_300;
wire n1_27_301;
wire n2_25_302;
wire n1_29_303;
wire n2_27_304;
wire n1_31_305;
wire n2_29_306;
wire n1_33_307;
wire n2_31_308;
wire n3_33;
wire n3_35;
wire n3_37;
wire n3_39;
wire n3_41_140;
wire n3_43_144;
wire n3_45_152;
wire n3_47_148;
wire VCC;
wire GND;
MUX2_LUT5 n1_ins15677 (
.I0(\reg_ar_a1[7] ),
.I1(\reg_ar_b1[7] ),
.S0(\ff_active[0] ),
.O(n1_19_293) 
);
MUX2_LUT5 n2_ins15678 (
.I0(\reg_ar_c1[7] ),
.I1(\reg_ar_d1[7] ),
.S0(\ff_active[0] ),
.O(n2_17_294) 
);
MUX2_LUT5 n1_ins15680 (
.I0(\reg_ar_a1[6] ),
.I1(\reg_ar_b1[6] ),
.S0(\ff_active[0] ),
.O(n1_21_295) 
);
MUX2_LUT5 n2_ins15681 (
.I0(\reg_ar_c1[6] ),
.I1(\reg_ar_d1[6] ),
.S0(\ff_active[0] ),
.O(n2_19_296) 
);
MUX2_LUT5 n1_ins15683 (
.I0(\reg_ar_a1[5] ),
.I1(\reg_ar_b1[5] ),
.S0(\ff_active[0] ),
.O(n1_23_297) 
);
MUX2_LUT5 n2_ins15684 (
.I0(\reg_ar_c1[5] ),
.I1(\reg_ar_d1[5] ),
.S0(\ff_active[0] ),
.O(n2_21_298) 
);
MUX2_LUT5 n1_ins15686 (
.I0(\reg_ar_a1[4] ),
.I1(\reg_ar_b1[4] ),
.S0(\ff_active[0] ),
.O(n1_25_299) 
);
MUX2_LUT5 n2_ins15687 (
.I0(\reg_ar_c1[4] ),
.I1(\reg_ar_d1[4] ),
.S0(\ff_active[0] ),
.O(n2_23_300) 
);
MUX2_LUT5 n1_ins15689 (
.I0(\reg_ar_a1[3] ),
.I1(\reg_ar_b1[3] ),
.S0(\ff_active[0] ),
.O(n1_27_301) 
);
MUX2_LUT5 n2_ins15690 (
.I0(\reg_ar_c1[3] ),
.I1(\reg_ar_d1[3] ),
.S0(\ff_active[0] ),
.O(n2_25_302) 
);
MUX2_LUT5 n1_ins15692 (
.I0(\reg_ar_a1[2] ),
.I1(\reg_ar_b1[2] ),
.S0(\ff_active[0] ),
.O(n1_29_303) 
);
MUX2_LUT5 n2_ins15693 (
.I0(\reg_ar_c1[2] ),
.I1(\reg_ar_d1[2] ),
.S0(\ff_active[0] ),
.O(n2_27_304) 
);
MUX2_LUT5 n1_ins15695 (
.I0(\reg_ar_a1[1] ),
.I1(\reg_ar_b1[1] ),
.S0(\ff_active[0] ),
.O(n1_31_305) 
);
MUX2_LUT5 n2_ins15696 (
.I0(\reg_ar_c1[1] ),
.I1(\reg_ar_d1[1] ),
.S0(\ff_active[0] ),
.O(n2_29_306) 
);
MUX2_LUT5 n1_ins15698 (
.I0(\reg_ar_a1[0] ),
.I1(\reg_ar_b1[0] ),
.S0(\ff_active[0] ),
.O(n1_33_307) 
);
MUX2_LUT5 n2_ins15699 (
.I0(\reg_ar_c1[0] ),
.I1(\reg_ar_d1[0] ),
.S0(\ff_active[0] ),
.O(n2_31_308) 
);
MUX2_LUT6 n3_ins15939 (
.I0(n1_19_293),
.I1(n2_17_294),
.S0(\ff_active[1] ),
.O(n3_33) 
);
MUX2_LUT6 n3_ins15940 (
.I0(n1_21_295),
.I1(n2_19_296),
.S0(\ff_active[1] ),
.O(n3_35) 
);
MUX2_LUT6 n3_ins15941 (
.I0(n1_23_297),
.I1(n2_21_298),
.S0(\ff_active[1] ),
.O(n3_37) 
);
MUX2_LUT6 n3_ins15942 (
.I0(n1_25_299),
.I1(n2_23_300),
.S0(\ff_active[1] ),
.O(n3_39) 
);
MUX2_LUT6 n3_ins15943 (
.I0(n1_27_301),
.I1(n2_25_302),
.S0(\ff_active[1] ),
.O(n3_41_140) 
);
MUX2_LUT6 n3_ins15944 (
.I0(n1_29_303),
.I1(n2_27_304),
.S0(\ff_active[1] ),
.O(n3_43_144) 
);
MUX2_LUT6 n3_ins15945 (
.I0(n1_31_305),
.I1(n2_29_306),
.S0(\ff_active[1] ),
.O(n3_45_152) 
);
MUX2_LUT6 n3_ins15946 (
.I0(n1_33_307),
.I1(n2_31_308),
.S0(\ff_active[1] ),
.O(n3_47_148) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_dr_selector  (\reg_dr_a1[7] ,\reg_dr_b1[7] ,\ff_active[0] ,\reg_dr_c1[7] ,\reg_dr_d1[7] ,\reg_dr_a1[6] ,\reg_dr_b1[6] ,\reg_dr_c1[6] ,\reg_dr_d1[6] ,\reg_dr_a1[5] ,\reg_dr_b1[5] ,\reg_dr_c1[5] ,\reg_dr_d1[5] ,\reg_dr_a1[4] ,\reg_dr_b1[4] ,\reg_dr_c1[4] ,\reg_dr_d1[4] ,\reg_dr_a1[3] ,\reg_dr_b1[3] ,\reg_dr_c1[3] ,\reg_dr_d1[3] ,\reg_dr_a1[2] ,\reg_dr_b1[2] ,\reg_dr_c1[2] ,\reg_dr_d1[2] ,\reg_dr_a1[1] ,\reg_dr_b1[1] ,\reg_dr_c1[1] ,\reg_dr_d1[1] ,\reg_dr_a1[0] ,\reg_dr_b1[0] ,\reg_dr_c1[0] ,\reg_dr_d1[0] ,\ff_active[1] ,n3_33_129,n3_35_133,n3_37_136,n3_39_139,n3_41_143,n3_43_147,n3_45_156,n3_47_151);
input \reg_dr_a1[7] ;
input \reg_dr_b1[7] ;
input \ff_active[0] ;
input \reg_dr_c1[7] ;
input \reg_dr_d1[7] ;
input \reg_dr_a1[6] ;
input \reg_dr_b1[6] ;
input \reg_dr_c1[6] ;
input \reg_dr_d1[6] ;
input \reg_dr_a1[5] ;
input \reg_dr_b1[5] ;
input \reg_dr_c1[5] ;
input \reg_dr_d1[5] ;
input \reg_dr_a1[4] ;
input \reg_dr_b1[4] ;
input \reg_dr_c1[4] ;
input \reg_dr_d1[4] ;
input \reg_dr_a1[3] ;
input \reg_dr_b1[3] ;
input \reg_dr_c1[3] ;
input \reg_dr_d1[3] ;
input \reg_dr_a1[2] ;
input \reg_dr_b1[2] ;
input \reg_dr_c1[2] ;
input \reg_dr_d1[2] ;
input \reg_dr_a1[1] ;
input \reg_dr_b1[1] ;
input \reg_dr_c1[1] ;
input \reg_dr_d1[1] ;
input \reg_dr_a1[0] ;
input \reg_dr_b1[0] ;
input \reg_dr_c1[0] ;
input \reg_dr_d1[0] ;
input \ff_active[1] ;
output n3_33_129;
output n3_35_133;
output n3_37_136;
output n3_39_139;
output n3_41_143;
output n3_43_147;
output n3_45_156;
output n3_47_151;
wire n1_19_309;
wire n2_17_310;
wire n1_21_311;
wire n2_19_312;
wire n1_23_313;
wire n2_21_314;
wire n1_25_315;
wire n2_23_316;
wire n1_27_317;
wire n2_25_318;
wire n1_29_319;
wire n2_27_320;
wire n1_31_321;
wire n2_29_322;
wire n1_33_323;
wire n2_31_324;
wire n3_33_129;
wire n3_35_133;
wire n3_37_136;
wire n3_39_139;
wire n3_41_143;
wire n3_43_147;
wire n3_45_156;
wire n3_47_151;
wire VCC;
wire GND;
MUX2_LUT5 n1_ins15701 (
.I0(\reg_dr_a1[7] ),
.I1(\reg_dr_b1[7] ),
.S0(\ff_active[0] ),
.O(n1_19_309) 
);
MUX2_LUT5 n2_ins15702 (
.I0(\reg_dr_c1[7] ),
.I1(\reg_dr_d1[7] ),
.S0(\ff_active[0] ),
.O(n2_17_310) 
);
MUX2_LUT5 n1_ins15704 (
.I0(\reg_dr_a1[6] ),
.I1(\reg_dr_b1[6] ),
.S0(\ff_active[0] ),
.O(n1_21_311) 
);
MUX2_LUT5 n2_ins15705 (
.I0(\reg_dr_c1[6] ),
.I1(\reg_dr_d1[6] ),
.S0(\ff_active[0] ),
.O(n2_19_312) 
);
MUX2_LUT5 n1_ins15707 (
.I0(\reg_dr_a1[5] ),
.I1(\reg_dr_b1[5] ),
.S0(\ff_active[0] ),
.O(n1_23_313) 
);
MUX2_LUT5 n2_ins15708 (
.I0(\reg_dr_c1[5] ),
.I1(\reg_dr_d1[5] ),
.S0(\ff_active[0] ),
.O(n2_21_314) 
);
MUX2_LUT5 n1_ins15710 (
.I0(\reg_dr_a1[4] ),
.I1(\reg_dr_b1[4] ),
.S0(\ff_active[0] ),
.O(n1_25_315) 
);
MUX2_LUT5 n2_ins15711 (
.I0(\reg_dr_c1[4] ),
.I1(\reg_dr_d1[4] ),
.S0(\ff_active[0] ),
.O(n2_23_316) 
);
MUX2_LUT5 n1_ins15713 (
.I0(\reg_dr_a1[3] ),
.I1(\reg_dr_b1[3] ),
.S0(\ff_active[0] ),
.O(n1_27_317) 
);
MUX2_LUT5 n2_ins15714 (
.I0(\reg_dr_c1[3] ),
.I1(\reg_dr_d1[3] ),
.S0(\ff_active[0] ),
.O(n2_25_318) 
);
MUX2_LUT5 n1_ins15716 (
.I0(\reg_dr_a1[2] ),
.I1(\reg_dr_b1[2] ),
.S0(\ff_active[0] ),
.O(n1_29_319) 
);
MUX2_LUT5 n2_ins15717 (
.I0(\reg_dr_c1[2] ),
.I1(\reg_dr_d1[2] ),
.S0(\ff_active[0] ),
.O(n2_27_320) 
);
MUX2_LUT5 n1_ins15719 (
.I0(\reg_dr_a1[1] ),
.I1(\reg_dr_b1[1] ),
.S0(\ff_active[0] ),
.O(n1_31_321) 
);
MUX2_LUT5 n2_ins15720 (
.I0(\reg_dr_c1[1] ),
.I1(\reg_dr_d1[1] ),
.S0(\ff_active[0] ),
.O(n2_29_322) 
);
MUX2_LUT5 n1_ins15722 (
.I0(\reg_dr_a1[0] ),
.I1(\reg_dr_b1[0] ),
.S0(\ff_active[0] ),
.O(n1_33_323) 
);
MUX2_LUT5 n2_ins15723 (
.I0(\reg_dr_c1[0] ),
.I1(\reg_dr_d1[0] ),
.S0(\ff_active[0] ),
.O(n2_31_324) 
);
MUX2_LUT6 n3_ins15947 (
.I0(n1_19_309),
.I1(n2_17_310),
.S0(\ff_active[1] ),
.O(n3_33_129) 
);
MUX2_LUT6 n3_ins15948 (
.I0(n1_21_311),
.I1(n2_19_312),
.S0(\ff_active[1] ),
.O(n3_35_133) 
);
MUX2_LUT6 n3_ins15949 (
.I0(n1_23_313),
.I1(n2_21_314),
.S0(\ff_active[1] ),
.O(n3_37_136) 
);
MUX2_LUT6 n3_ins15950 (
.I0(n1_25_315),
.I1(n2_23_316),
.S0(\ff_active[1] ),
.O(n3_39_139) 
);
MUX2_LUT6 n3_ins15951 (
.I0(n1_27_317),
.I1(n2_25_318),
.S0(\ff_active[1] ),
.O(n3_41_143) 
);
MUX2_LUT6 n3_ins15952 (
.I0(n1_29_319),
.I1(n2_27_320),
.S0(\ff_active[1] ),
.O(n3_43_147) 
);
MUX2_LUT6 n3_ins15953 (
.I0(n1_31_321),
.I1(n2_29_322),
.S0(\ff_active[1] ),
.O(n3_45_156) 
);
MUX2_LUT6 n3_ins15954 (
.I0(n1_33_323),
.I1(n2_31_324),
.S0(\ff_active[1] ),
.O(n3_47_151) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sr_selector  (\reg_sr_a1[7] ,\reg_sr_b1[7] ,\ff_active[0] ,\reg_sr_c1[7] ,\reg_sr_d1[7] ,\reg_sr_a1[6] ,\reg_sr_b1[6] ,\reg_sr_c1[6] ,\reg_sr_d1[6] ,\reg_sr_a1[5] ,\reg_sr_b1[5] ,\reg_sr_c1[5] ,\reg_sr_d1[5] ,\reg_sr_a1[4] ,\reg_sr_b1[4] ,\reg_sr_c1[4] ,\reg_sr_d1[4] ,\reg_sr_a1[3] ,\reg_sr_b1[3] ,\reg_sr_c1[3] ,\reg_sr_d1[3] ,\reg_sr_a1[2] ,\reg_sr_b1[2] ,\reg_sr_c1[2] ,\reg_sr_d1[2] ,\reg_sr_a1[1] ,\reg_sr_b1[1] ,\reg_sr_c1[1] ,\reg_sr_d1[1] ,\reg_sr_a1[0] ,\reg_sr_b1[0] ,\reg_sr_c1[0] ,\reg_sr_d1[0] ,\ff_active[1] ,n3_33_128,n3_35_131,n3_37_134,n3_39_137,n3_41_141,n3_43_145,n3_45_154,n3_47_149);
input \reg_sr_a1[7] ;
input \reg_sr_b1[7] ;
input \ff_active[0] ;
input \reg_sr_c1[7] ;
input \reg_sr_d1[7] ;
input \reg_sr_a1[6] ;
input \reg_sr_b1[6] ;
input \reg_sr_c1[6] ;
input \reg_sr_d1[6] ;
input \reg_sr_a1[5] ;
input \reg_sr_b1[5] ;
input \reg_sr_c1[5] ;
input \reg_sr_d1[5] ;
input \reg_sr_a1[4] ;
input \reg_sr_b1[4] ;
input \reg_sr_c1[4] ;
input \reg_sr_d1[4] ;
input \reg_sr_a1[3] ;
input \reg_sr_b1[3] ;
input \reg_sr_c1[3] ;
input \reg_sr_d1[3] ;
input \reg_sr_a1[2] ;
input \reg_sr_b1[2] ;
input \reg_sr_c1[2] ;
input \reg_sr_d1[2] ;
input \reg_sr_a1[1] ;
input \reg_sr_b1[1] ;
input \reg_sr_c1[1] ;
input \reg_sr_d1[1] ;
input \reg_sr_a1[0] ;
input \reg_sr_b1[0] ;
input \reg_sr_c1[0] ;
input \reg_sr_d1[0] ;
input \ff_active[1] ;
output n3_33_128;
output n3_35_131;
output n3_37_134;
output n3_39_137;
output n3_41_141;
output n3_43_145;
output n3_45_154;
output n3_47_149;
wire n1_19_325;
wire n2_17_326;
wire n1_21_327;
wire n2_19_328;
wire n1_23_329;
wire n2_21_330;
wire n1_25_331;
wire n2_23_332;
wire n1_27_333;
wire n2_25_334;
wire n1_29_335;
wire n2_27_336;
wire n1_31_337;
wire n2_29_338;
wire n1_33_339;
wire n2_31_340;
wire n3_33_128;
wire n3_35_131;
wire n3_37_134;
wire n3_39_137;
wire n3_41_141;
wire n3_43_145;
wire n3_45_154;
wire n3_47_149;
wire VCC;
wire GND;
MUX2_LUT5 n1_ins15725 (
.I0(\reg_sr_a1[7] ),
.I1(\reg_sr_b1[7] ),
.S0(\ff_active[0] ),
.O(n1_19_325) 
);
MUX2_LUT5 n2_ins15726 (
.I0(\reg_sr_c1[7] ),
.I1(\reg_sr_d1[7] ),
.S0(\ff_active[0] ),
.O(n2_17_326) 
);
MUX2_LUT5 n1_ins15728 (
.I0(\reg_sr_a1[6] ),
.I1(\reg_sr_b1[6] ),
.S0(\ff_active[0] ),
.O(n1_21_327) 
);
MUX2_LUT5 n2_ins15729 (
.I0(\reg_sr_c1[6] ),
.I1(\reg_sr_d1[6] ),
.S0(\ff_active[0] ),
.O(n2_19_328) 
);
MUX2_LUT5 n1_ins15731 (
.I0(\reg_sr_a1[5] ),
.I1(\reg_sr_b1[5] ),
.S0(\ff_active[0] ),
.O(n1_23_329) 
);
MUX2_LUT5 n2_ins15732 (
.I0(\reg_sr_c1[5] ),
.I1(\reg_sr_d1[5] ),
.S0(\ff_active[0] ),
.O(n2_21_330) 
);
MUX2_LUT5 n1_ins15734 (
.I0(\reg_sr_a1[4] ),
.I1(\reg_sr_b1[4] ),
.S0(\ff_active[0] ),
.O(n1_25_331) 
);
MUX2_LUT5 n2_ins15735 (
.I0(\reg_sr_c1[4] ),
.I1(\reg_sr_d1[4] ),
.S0(\ff_active[0] ),
.O(n2_23_332) 
);
MUX2_LUT5 n1_ins15737 (
.I0(\reg_sr_a1[3] ),
.I1(\reg_sr_b1[3] ),
.S0(\ff_active[0] ),
.O(n1_27_333) 
);
MUX2_LUT5 n2_ins15738 (
.I0(\reg_sr_c1[3] ),
.I1(\reg_sr_d1[3] ),
.S0(\ff_active[0] ),
.O(n2_25_334) 
);
MUX2_LUT5 n1_ins15740 (
.I0(\reg_sr_a1[2] ),
.I1(\reg_sr_b1[2] ),
.S0(\ff_active[0] ),
.O(n1_29_335) 
);
MUX2_LUT5 n2_ins15741 (
.I0(\reg_sr_c1[2] ),
.I1(\reg_sr_d1[2] ),
.S0(\ff_active[0] ),
.O(n2_27_336) 
);
MUX2_LUT5 n1_ins15743 (
.I0(\reg_sr_a1[1] ),
.I1(\reg_sr_b1[1] ),
.S0(\ff_active[0] ),
.O(n1_31_337) 
);
MUX2_LUT5 n2_ins15744 (
.I0(\reg_sr_c1[1] ),
.I1(\reg_sr_d1[1] ),
.S0(\ff_active[0] ),
.O(n2_29_338) 
);
MUX2_LUT5 n1_ins15746 (
.I0(\reg_sr_a1[0] ),
.I1(\reg_sr_b1[0] ),
.S0(\ff_active[0] ),
.O(n1_33_339) 
);
MUX2_LUT5 n2_ins15747 (
.I0(\reg_sr_c1[0] ),
.I1(\reg_sr_d1[0] ),
.S0(\ff_active[0] ),
.O(n2_31_340) 
);
MUX2_LUT6 n3_ins15955 (
.I0(n1_19_325),
.I1(n2_17_326),
.S0(\ff_active[1] ),
.O(n3_33_128) 
);
MUX2_LUT6 n3_ins15956 (
.I0(n1_21_327),
.I1(n2_19_328),
.S0(\ff_active[1] ),
.O(n3_35_131) 
);
MUX2_LUT6 n3_ins15957 (
.I0(n1_23_329),
.I1(n2_21_330),
.S0(\ff_active[1] ),
.O(n3_37_134) 
);
MUX2_LUT6 n3_ins15958 (
.I0(n1_25_331),
.I1(n2_23_332),
.S0(\ff_active[1] ),
.O(n3_39_137) 
);
MUX2_LUT6 n3_ins15959 (
.I0(n1_27_333),
.I1(n2_25_334),
.S0(\ff_active[1] ),
.O(n3_41_141) 
);
MUX2_LUT6 n3_ins15960 (
.I0(n1_29_335),
.I1(n2_27_336),
.S0(\ff_active[1] ),
.O(n3_43_145) 
);
MUX2_LUT6 n3_ins15961 (
.I0(n1_31_337),
.I1(n2_29_338),
.S0(\ff_active[1] ),
.O(n3_45_154) 
);
MUX2_LUT6 n3_ins15962 (
.I0(n1_33_339),
.I1(n2_31_340),
.S0(\ff_active[1] ),
.O(n3_47_149) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_rr_selector  (\reg_rr_a1[7] ,\reg_rr_b1[7] ,\ff_active[0] ,\reg_rr_c1[7] ,\reg_rr_d1[7] ,\reg_rr_a1[6] ,\reg_rr_b1[6] ,\reg_rr_c1[6] ,\reg_rr_d1[6] ,\reg_rr_a1[5] ,\reg_rr_b1[5] ,\reg_rr_c1[5] ,\reg_rr_d1[5] ,\reg_rr_a1[4] ,\reg_rr_b1[4] ,\reg_rr_c1[4] ,\reg_rr_d1[4] ,\reg_rr_a1[3] ,\reg_rr_b1[3] ,\reg_rr_c1[3] ,\reg_rr_d1[3] ,\reg_rr_a1[2] ,\reg_rr_b1[2] ,\reg_rr_c1[2] ,\reg_rr_d1[2] ,\reg_rr_a1[1] ,\reg_rr_b1[1] ,\reg_rr_c1[1] ,\reg_rr_d1[1] ,\reg_rr_a1[0] ,\reg_rr_b1[0] ,\reg_rr_c1[0] ,\reg_rr_d1[0] ,\ff_active[1] ,n3_33_130,n3_35_132,n3_37_135,n3_39_138,n3_41_142,n3_43_146,n3_45_155,n3_47_150);
input \reg_rr_a1[7] ;
input \reg_rr_b1[7] ;
input \ff_active[0] ;
input \reg_rr_c1[7] ;
input \reg_rr_d1[7] ;
input \reg_rr_a1[6] ;
input \reg_rr_b1[6] ;
input \reg_rr_c1[6] ;
input \reg_rr_d1[6] ;
input \reg_rr_a1[5] ;
input \reg_rr_b1[5] ;
input \reg_rr_c1[5] ;
input \reg_rr_d1[5] ;
input \reg_rr_a1[4] ;
input \reg_rr_b1[4] ;
input \reg_rr_c1[4] ;
input \reg_rr_d1[4] ;
input \reg_rr_a1[3] ;
input \reg_rr_b1[3] ;
input \reg_rr_c1[3] ;
input \reg_rr_d1[3] ;
input \reg_rr_a1[2] ;
input \reg_rr_b1[2] ;
input \reg_rr_c1[2] ;
input \reg_rr_d1[2] ;
input \reg_rr_a1[1] ;
input \reg_rr_b1[1] ;
input \reg_rr_c1[1] ;
input \reg_rr_d1[1] ;
input \reg_rr_a1[0] ;
input \reg_rr_b1[0] ;
input \reg_rr_c1[0] ;
input \reg_rr_d1[0] ;
input \ff_active[1] ;
output n3_33_130;
output n3_35_132;
output n3_37_135;
output n3_39_138;
output n3_41_142;
output n3_43_146;
output n3_45_155;
output n3_47_150;
wire n1_19_341;
wire n2_17_342;
wire n1_21_343;
wire n2_19_344;
wire n1_23_345;
wire n2_21_346;
wire n1_25_347;
wire n2_23_348;
wire n1_27_349;
wire n2_25_350;
wire n1_29_351;
wire n2_27_352;
wire n1_31_353;
wire n2_29_354;
wire n1_33_355;
wire n2_31_356;
wire n3_33_130;
wire n3_35_132;
wire n3_37_135;
wire n3_39_138;
wire n3_41_142;
wire n3_43_146;
wire n3_45_155;
wire n3_47_150;
wire VCC;
wire GND;
MUX2_LUT5 n1_ins15749 (
.I0(\reg_rr_a1[7] ),
.I1(\reg_rr_b1[7] ),
.S0(\ff_active[0] ),
.O(n1_19_341) 
);
MUX2_LUT5 n2_ins15750 (
.I0(\reg_rr_c1[7] ),
.I1(\reg_rr_d1[7] ),
.S0(\ff_active[0] ),
.O(n2_17_342) 
);
MUX2_LUT5 n1_ins15752 (
.I0(\reg_rr_a1[6] ),
.I1(\reg_rr_b1[6] ),
.S0(\ff_active[0] ),
.O(n1_21_343) 
);
MUX2_LUT5 n2_ins15753 (
.I0(\reg_rr_c1[6] ),
.I1(\reg_rr_d1[6] ),
.S0(\ff_active[0] ),
.O(n2_19_344) 
);
MUX2_LUT5 n1_ins15755 (
.I0(\reg_rr_a1[5] ),
.I1(\reg_rr_b1[5] ),
.S0(\ff_active[0] ),
.O(n1_23_345) 
);
MUX2_LUT5 n2_ins15756 (
.I0(\reg_rr_c1[5] ),
.I1(\reg_rr_d1[5] ),
.S0(\ff_active[0] ),
.O(n2_21_346) 
);
MUX2_LUT5 n1_ins15758 (
.I0(\reg_rr_a1[4] ),
.I1(\reg_rr_b1[4] ),
.S0(\ff_active[0] ),
.O(n1_25_347) 
);
MUX2_LUT5 n2_ins15759 (
.I0(\reg_rr_c1[4] ),
.I1(\reg_rr_d1[4] ),
.S0(\ff_active[0] ),
.O(n2_23_348) 
);
MUX2_LUT5 n1_ins15761 (
.I0(\reg_rr_a1[3] ),
.I1(\reg_rr_b1[3] ),
.S0(\ff_active[0] ),
.O(n1_27_349) 
);
MUX2_LUT5 n2_ins15762 (
.I0(\reg_rr_c1[3] ),
.I1(\reg_rr_d1[3] ),
.S0(\ff_active[0] ),
.O(n2_25_350) 
);
MUX2_LUT5 n1_ins15764 (
.I0(\reg_rr_a1[2] ),
.I1(\reg_rr_b1[2] ),
.S0(\ff_active[0] ),
.O(n1_29_351) 
);
MUX2_LUT5 n2_ins15765 (
.I0(\reg_rr_c1[2] ),
.I1(\reg_rr_d1[2] ),
.S0(\ff_active[0] ),
.O(n2_27_352) 
);
MUX2_LUT5 n1_ins15767 (
.I0(\reg_rr_a1[1] ),
.I1(\reg_rr_b1[1] ),
.S0(\ff_active[0] ),
.O(n1_31_353) 
);
MUX2_LUT5 n2_ins15768 (
.I0(\reg_rr_c1[1] ),
.I1(\reg_rr_d1[1] ),
.S0(\ff_active[0] ),
.O(n2_29_354) 
);
MUX2_LUT5 n1_ins15770 (
.I0(\reg_rr_a1[0] ),
.I1(\reg_rr_b1[0] ),
.S0(\ff_active[0] ),
.O(n1_33_355) 
);
MUX2_LUT5 n2_ins15771 (
.I0(\reg_rr_c1[0] ),
.I1(\reg_rr_d1[0] ),
.S0(\ff_active[0] ),
.O(n2_31_356) 
);
MUX2_LUT6 n3_ins15963 (
.I0(n1_19_341),
.I1(n2_17_342),
.S0(\ff_active[1] ),
.O(n3_33_130) 
);
MUX2_LUT6 n3_ins15964 (
.I0(n1_21_343),
.I1(n2_19_344),
.S0(\ff_active[1] ),
.O(n3_35_132) 
);
MUX2_LUT6 n3_ins15965 (
.I0(n1_23_345),
.I1(n2_21_346),
.S0(\ff_active[1] ),
.O(n3_37_135) 
);
MUX2_LUT6 n3_ins15966 (
.I0(n1_25_347),
.I1(n2_23_348),
.S0(\ff_active[1] ),
.O(n3_39_138) 
);
MUX2_LUT6 n3_ins15967 (
.I0(n1_27_349),
.I1(n2_25_350),
.S0(\ff_active[1] ),
.O(n3_41_142) 
);
MUX2_LUT6 n3_ins15968 (
.I0(n1_29_351),
.I1(n2_27_352),
.S0(\ff_active[1] ),
.O(n3_43_146) 
);
MUX2_LUT6 n3_ins15969 (
.I0(n1_31_353),
.I1(n2_29_354),
.S0(\ff_active[1] ),
.O(n3_45_155) 
);
MUX2_LUT6 n3_ins15970 (
.I0(n1_33_355),
.I1(n2_31_356),
.S0(\ff_active[1] ),
.O(n3_47_150) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector  (\reg_sl_a1[5] ,\reg_sl_b1[5] ,\ff_active[0] ,\reg_sl_c1[5] ,\reg_sl_d1[5] ,\reg_sl_a1[4] ,\reg_sl_b1[4] ,\reg_sl_c1[4] ,\reg_sl_d1[4] ,\reg_sl_a1[3] ,\reg_sl_b1[3] ,\reg_sl_c1[3] ,\reg_sl_d1[3] ,\reg_sl_a1[2] ,\reg_sl_b1[2] ,\reg_sl_c1[2] ,\reg_sl_d1[2] ,\reg_sl_a1[1] ,\reg_sl_b1[1] ,\reg_sl_c1[1] ,\reg_sl_d1[1] ,\reg_sl_a1[0] ,\reg_sl_b1[0] ,\reg_sl_c1[0] ,\reg_sl_d1[0] ,\ff_active[1] ,n3_25_160,n3_27_153,n3_29_158,n3_31_126,n3_33_159,n3_35_157);
input \reg_sl_a1[5] ;
input \reg_sl_b1[5] ;
input \ff_active[0] ;
input \reg_sl_c1[5] ;
input \reg_sl_d1[5] ;
input \reg_sl_a1[4] ;
input \reg_sl_b1[4] ;
input \reg_sl_c1[4] ;
input \reg_sl_d1[4] ;
input \reg_sl_a1[3] ;
input \reg_sl_b1[3] ;
input \reg_sl_c1[3] ;
input \reg_sl_d1[3] ;
input \reg_sl_a1[2] ;
input \reg_sl_b1[2] ;
input \reg_sl_c1[2] ;
input \reg_sl_d1[2] ;
input \reg_sl_a1[1] ;
input \reg_sl_b1[1] ;
input \reg_sl_c1[1] ;
input \reg_sl_d1[1] ;
input \reg_sl_a1[0] ;
input \reg_sl_b1[0] ;
input \reg_sl_c1[0] ;
input \reg_sl_d1[0] ;
input \ff_active[1] ;
output n3_25_160;
output n3_27_153;
output n3_29_158;
output n3_31_126;
output n3_33_159;
output n3_35_157;
wire n1_15_357;
wire n2_13_358;
wire n1_17_359;
wire n2_15_360;
wire n1_19_361;
wire n2_17_362;
wire n1_21_363;
wire n2_19_364;
wire n1_23_365;
wire n2_21_366;
wire n1_25_367;
wire n2_23_368;
wire n3_25_160;
wire n3_27_153;
wire n3_29_158;
wire n3_31_126;
wire n3_33_159;
wire n3_35_157;
wire VCC;
wire GND;
MUX2_LUT5 n1_ins15773 (
.I0(\reg_sl_a1[5] ),
.I1(\reg_sl_b1[5] ),
.S0(\ff_active[0] ),
.O(n1_15_357) 
);
MUX2_LUT5 n2_ins15774 (
.I0(\reg_sl_c1[5] ),
.I1(\reg_sl_d1[5] ),
.S0(\ff_active[0] ),
.O(n2_13_358) 
);
MUX2_LUT5 n1_ins15776 (
.I0(\reg_sl_a1[4] ),
.I1(\reg_sl_b1[4] ),
.S0(\ff_active[0] ),
.O(n1_17_359) 
);
MUX2_LUT5 n2_ins15777 (
.I0(\reg_sl_c1[4] ),
.I1(\reg_sl_d1[4] ),
.S0(\ff_active[0] ),
.O(n2_15_360) 
);
MUX2_LUT5 n1_ins15779 (
.I0(\reg_sl_a1[3] ),
.I1(\reg_sl_b1[3] ),
.S0(\ff_active[0] ),
.O(n1_19_361) 
);
MUX2_LUT5 n2_ins15780 (
.I0(\reg_sl_c1[3] ),
.I1(\reg_sl_d1[3] ),
.S0(\ff_active[0] ),
.O(n2_17_362) 
);
MUX2_LUT5 n1_ins15782 (
.I0(\reg_sl_a1[2] ),
.I1(\reg_sl_b1[2] ),
.S0(\ff_active[0] ),
.O(n1_21_363) 
);
MUX2_LUT5 n2_ins15783 (
.I0(\reg_sl_c1[2] ),
.I1(\reg_sl_d1[2] ),
.S0(\ff_active[0] ),
.O(n2_19_364) 
);
MUX2_LUT5 n1_ins15785 (
.I0(\reg_sl_a1[1] ),
.I1(\reg_sl_b1[1] ),
.S0(\ff_active[0] ),
.O(n1_23_365) 
);
MUX2_LUT5 n2_ins15786 (
.I0(\reg_sl_c1[1] ),
.I1(\reg_sl_d1[1] ),
.S0(\ff_active[0] ),
.O(n2_21_366) 
);
MUX2_LUT5 n1_ins15788 (
.I0(\reg_sl_a1[0] ),
.I1(\reg_sl_b1[0] ),
.S0(\ff_active[0] ),
.O(n1_25_367) 
);
MUX2_LUT5 n2_ins15789 (
.I0(\reg_sl_c1[0] ),
.I1(\reg_sl_d1[0] ),
.S0(\ff_active[0] ),
.O(n2_23_368) 
);
MUX2_LUT6 n3_ins15971 (
.I0(n1_15_357),
.I1(n2_13_358),
.S0(\ff_active[1] ),
.O(n3_25_160) 
);
MUX2_LUT6 n3_ins15972 (
.I0(n1_17_359),
.I1(n2_15_360),
.S0(\ff_active[1] ),
.O(n3_27_153) 
);
MUX2_LUT6 n3_ins15973 (
.I0(n1_19_361),
.I1(n2_17_362),
.S0(\ff_active[1] ),
.O(n3_29_158) 
);
MUX2_LUT6 n3_ins15974 (
.I0(n1_21_363),
.I1(n2_19_364),
.S0(\ff_active[1] ),
.O(n3_31_126) 
);
MUX2_LUT6 n3_ins15975 (
.I0(n1_23_365),
.I1(n2_21_366),
.S0(\ff_active[1] ),
.O(n3_33_159) 
);
MUX2_LUT6 n3_ins15976 (
.I0(n1_25_367),
.I1(n2_23_368),
.S0(\ff_active[1] ),
.O(n3_35_157) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_key_release_selector  (ch_a1_key_release,ch_b1_key_release,\ff_active[0] ,ch_c1_key_release,ch_d1_key_release,\ff_active[1] ,n3_5_105);
input ch_a1_key_release;
input ch_b1_key_release;
input \ff_active[0] ;
input ch_c1_key_release;
input ch_d1_key_release;
input \ff_active[1] ;
output n3_5_105;
wire n1_5_369;
wire n2_3_370;
wire n3_5_105;
wire VCC;
wire GND;
MUX2_LUT5 n1_ins15791 (
.I0(ch_a1_key_release),
.I1(ch_b1_key_release),
.S0(\ff_active[0] ),
.O(n1_5_369) 
);
MUX2_LUT5 n2_ins15792 (
.I0(ch_c1_key_release),
.I1(ch_d1_key_release),
.S0(\ff_active[0] ),
.O(n2_3_370) 
);
MUX2_LUT6 n3_ins15977 (
.I0(n1_5_369),
.I1(n2_3_370),
.S0(\ff_active[1] ),
.O(n3_5_105) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_key_off_selector  (ch_a1_key_off,ch_b1_key_off,\ff_active[0] ,ch_c1_key_off,ch_d1_key_off,\ff_active[1] ,n3_5);
input ch_a1_key_off;
input ch_b1_key_off;
input \ff_active[0] ;
input ch_c1_key_off;
input ch_d1_key_off;
input \ff_active[1] ;
output n3_5;
wire n1_5_371;
wire n2_3_372;
wire n3_5;
wire VCC;
wire GND;
MUX2_LUT5 n1_ins15794 (
.I0(ch_a1_key_off),
.I1(ch_b1_key_off),
.S0(\ff_active[0] ),
.O(n1_5_371) 
);
MUX2_LUT5 n2_ins15795 (
.I0(ch_c1_key_off),
.I1(ch_d1_key_off),
.S0(\ff_active[0] ),
.O(n2_3_372) 
);
MUX2_LUT6 n3_ins15978 (
.I0(n1_5_371),
.I1(n2_3_372),
.S0(\ff_active[1] ),
.O(n3_5) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_state_selector  (\ff_active[1] ,\ff_state_a[2]_3 ,\ff_state_b[2]_3 ,\ff_active[0] ,\ff_state_c[2]_3 ,\ff_state_d[2]_3 ,\ff_state_a[1]_3 ,\ff_state_b[1]_3 ,\ff_state_c[1]_3 ,\ff_state_d[1]_3 ,\ff_state_a[0]_3 ,\ff_state_b[0]_3 ,\ff_state_c[0]_3 ,\ff_state_d[0]_3 ,n3_7_106,n3_9_104,n3_11_127);
input \ff_active[1] ;
input \ff_state_a[2]_3 ;
input \ff_state_b[2]_3 ;
input \ff_active[0] ;
input \ff_state_c[2]_3 ;
input \ff_state_d[2]_3 ;
input \ff_state_a[1]_3 ;
input \ff_state_b[1]_3 ;
input \ff_state_c[1]_3 ;
input \ff_state_d[1]_3 ;
input \ff_state_a[0]_3 ;
input \ff_state_b[0]_3 ;
input \ff_state_c[0]_3 ;
input \ff_state_d[0]_3 ;
output n3_7_106;
output n3_9_104;
output n3_11_127;
wire n3_7_106;
wire n3_9_104;
wire n3_11_127;
wire n1_9_373;
wire n2_7_374;
wire n1_11_375;
wire n2_9_376;
wire n1_13_377;
wire n2_11_378;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins15796 (
.I0(n1_9_373),
.I1(n2_7_374),
.S0(\ff_active[1] ),
.O(n3_7_106) 
);
MUX2_LUT5 n3_ins15797 (
.I0(n1_11_375),
.I1(n2_9_376),
.S0(\ff_active[1] ),
.O(n3_9_104) 
);
MUX2_LUT5 n3_ins15798 (
.I0(n1_13_377),
.I1(n2_11_378),
.S0(\ff_active[1] ),
.O(n3_11_127) 
);
LUT3 n1_ins16217 (
.I0(\ff_state_a[2]_3 ),
.I1(\ff_state_b[2]_3 ),
.I2(\ff_active[0] ),
.F(n1_9_373) 
);
defparam n1_ins16217.INIT=8'hCA;
LUT3 n2_ins16218 (
.I0(\ff_state_c[2]_3 ),
.I1(\ff_state_d[2]_3 ),
.I2(\ff_active[0] ),
.F(n2_7_374) 
);
defparam n2_ins16218.INIT=8'hCA;
LUT3 n1_ins16219 (
.I0(\ff_state_a[1]_3 ),
.I1(\ff_state_b[1]_3 ),
.I2(\ff_active[0] ),
.F(n1_11_375) 
);
defparam n1_ins16219.INIT=8'hCA;
LUT3 n2_ins16220 (
.I0(\ff_state_c[1]_3 ),
.I1(\ff_state_d[1]_3 ),
.I2(\ff_active[0] ),
.F(n2_9_376) 
);
defparam n2_ins16220.INIT=8'hCA;
LUT3 n1_ins16221 (
.I0(\ff_state_a[0]_3 ),
.I1(\ff_state_b[0]_3 ),
.I2(\ff_active[0] ),
.F(n1_13_377) 
);
defparam n1_ins16221.INIT=8'hCA;
LUT3 n2_ins16222 (
.I0(\ff_state_c[0]_3 ),
.I1(\ff_state_d[0]_3 ),
.I2(\ff_active[0] ),
.F(n2_11_378) 
);
defparam n2_ins16222.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_counter_selector  (\ff_active[1] ,\ff_counter_a[19]_3 ,\ff_counter_b[19]_3 ,\ff_active[0] ,\ff_counter_c[19]_3 ,\ff_counter_d[19]_3 ,\ff_counter_a[18]_3 ,\ff_counter_b[18]_3 ,\ff_counter_c[18]_3 ,\ff_counter_d[18]_3 ,\ff_counter_a[17]_3 ,\ff_counter_b[17]_3 ,\ff_counter_c[17]_3 ,\ff_counter_d[17]_3 ,\ff_counter_a[16]_3 ,\ff_counter_b[16]_3 ,\ff_counter_c[16]_3 ,\ff_counter_d[16]_3 ,\ff_counter_a[15]_3 ,\ff_counter_b[15]_3 ,\ff_counter_c[15]_3 ,\ff_counter_d[15]_3 ,\ff_counter_a[14]_3 ,\ff_counter_b[14]_3 ,\ff_counter_c[14]_3 ,\ff_counter_d[14]_3 ,\ff_counter_a[13]_3 ,\ff_counter_b[13]_3 ,\ff_counter_c[13]_3 ,\ff_counter_d[13]_3 ,\ff_counter_a[12]_3 ,\ff_counter_b[12]_3 ,\ff_counter_c[12]_3 ,\ff_counter_d[12]_3 ,\ff_counter_a[11]_3 ,\ff_counter_b[11]_3 ,\ff_counter_c[11]_3 ,\ff_counter_d[11]_3 ,\ff_counter_a[10]_3 ,\ff_counter_b[10]_3 ,\ff_counter_c[10]_3 ,\ff_counter_d[10]_3 ,\ff_counter_a[9]_3 ,\ff_counter_b[9]_3 ,\ff_counter_c[9]_3 ,\ff_counter_d[9]_3 ,\ff_counter_a[8]_3 ,\ff_counter_b[8]_3 ,\ff_counter_c[8]_3 ,\ff_counter_d[8]_3 ,\ff_counter_a[7]_3 ,\ff_counter_b[7]_3 ,\ff_counter_c[7]_3 ,\ff_counter_d[7]_3 ,\ff_counter_a[6]_3 ,\ff_counter_b[6]_3 ,\ff_counter_c[6]_3 ,\ff_counter_d[6]_3 ,\ff_counter_a[5]_3 ,\ff_counter_b[5]_3 ,\ff_counter_c[5]_3 ,\ff_counter_d[5]_3 ,\ff_counter_a[4]_3 ,\ff_counter_b[4]_3 ,\ff_counter_c[4]_3 ,\ff_counter_d[4]_3 ,\ff_counter_a[3]_3 ,\ff_counter_b[3]_3 ,\ff_counter_c[3]_3 ,\ff_counter_d[3]_3 ,\ff_counter_a[2]_3 ,\ff_counter_b[2]_3 ,\ff_counter_c[2]_3 ,\ff_counter_d[2]_3 ,\ff_counter_a[1]_3 ,\ff_counter_b[1]_3 ,\ff_counter_c[1]_3 ,\ff_counter_d[1]_3 ,\ff_counter_a[0]_3 ,\ff_counter_b[0]_3 ,\ff_counter_c[0]_3 ,\ff_counter_d[0]_3 ,n3_41_113,n3_43_114,n3_45_116,n3_47_115,n3_49_118,n3_51_117,n3_53_101,n3_55_120,n3_57_122,n3_59_121,n3_61_119,n3_63_123,n3_65_102,n3_67_124,n3_69_112,n3_71_111,n3_73_110,n3_75_109,n3_77_108,n3_79_107);
input \ff_active[1] ;
input \ff_counter_a[19]_3 ;
input \ff_counter_b[19]_3 ;
input \ff_active[0] ;
input \ff_counter_c[19]_3 ;
input \ff_counter_d[19]_3 ;
input \ff_counter_a[18]_3 ;
input \ff_counter_b[18]_3 ;
input \ff_counter_c[18]_3 ;
input \ff_counter_d[18]_3 ;
input \ff_counter_a[17]_3 ;
input \ff_counter_b[17]_3 ;
input \ff_counter_c[17]_3 ;
input \ff_counter_d[17]_3 ;
input \ff_counter_a[16]_3 ;
input \ff_counter_b[16]_3 ;
input \ff_counter_c[16]_3 ;
input \ff_counter_d[16]_3 ;
input \ff_counter_a[15]_3 ;
input \ff_counter_b[15]_3 ;
input \ff_counter_c[15]_3 ;
input \ff_counter_d[15]_3 ;
input \ff_counter_a[14]_3 ;
input \ff_counter_b[14]_3 ;
input \ff_counter_c[14]_3 ;
input \ff_counter_d[14]_3 ;
input \ff_counter_a[13]_3 ;
input \ff_counter_b[13]_3 ;
input \ff_counter_c[13]_3 ;
input \ff_counter_d[13]_3 ;
input \ff_counter_a[12]_3 ;
input \ff_counter_b[12]_3 ;
input \ff_counter_c[12]_3 ;
input \ff_counter_d[12]_3 ;
input \ff_counter_a[11]_3 ;
input \ff_counter_b[11]_3 ;
input \ff_counter_c[11]_3 ;
input \ff_counter_d[11]_3 ;
input \ff_counter_a[10]_3 ;
input \ff_counter_b[10]_3 ;
input \ff_counter_c[10]_3 ;
input \ff_counter_d[10]_3 ;
input \ff_counter_a[9]_3 ;
input \ff_counter_b[9]_3 ;
input \ff_counter_c[9]_3 ;
input \ff_counter_d[9]_3 ;
input \ff_counter_a[8]_3 ;
input \ff_counter_b[8]_3 ;
input \ff_counter_c[8]_3 ;
input \ff_counter_d[8]_3 ;
input \ff_counter_a[7]_3 ;
input \ff_counter_b[7]_3 ;
input \ff_counter_c[7]_3 ;
input \ff_counter_d[7]_3 ;
input \ff_counter_a[6]_3 ;
input \ff_counter_b[6]_3 ;
input \ff_counter_c[6]_3 ;
input \ff_counter_d[6]_3 ;
input \ff_counter_a[5]_3 ;
input \ff_counter_b[5]_3 ;
input \ff_counter_c[5]_3 ;
input \ff_counter_d[5]_3 ;
input \ff_counter_a[4]_3 ;
input \ff_counter_b[4]_3 ;
input \ff_counter_c[4]_3 ;
input \ff_counter_d[4]_3 ;
input \ff_counter_a[3]_3 ;
input \ff_counter_b[3]_3 ;
input \ff_counter_c[3]_3 ;
input \ff_counter_d[3]_3 ;
input \ff_counter_a[2]_3 ;
input \ff_counter_b[2]_3 ;
input \ff_counter_c[2]_3 ;
input \ff_counter_d[2]_3 ;
input \ff_counter_a[1]_3 ;
input \ff_counter_b[1]_3 ;
input \ff_counter_c[1]_3 ;
input \ff_counter_d[1]_3 ;
input \ff_counter_a[0]_3 ;
input \ff_counter_b[0]_3 ;
input \ff_counter_c[0]_3 ;
input \ff_counter_d[0]_3 ;
output n3_41_113;
output n3_43_114;
output n3_45_116;
output n3_47_115;
output n3_49_118;
output n3_51_117;
output n3_53_101;
output n3_55_120;
output n3_57_122;
output n3_59_121;
output n3_61_119;
output n3_63_123;
output n3_65_102;
output n3_67_124;
output n3_69_112;
output n3_71_111;
output n3_73_110;
output n3_75_109;
output n3_77_108;
output n3_79_107;
wire n3_41_113;
wire n3_43_114;
wire n3_45_116;
wire n3_47_115;
wire n3_49_118;
wire n3_51_117;
wire n3_53_101;
wire n3_55_120;
wire n3_57_122;
wire n3_59_121;
wire n3_61_119;
wire n3_63_123;
wire n3_65_102;
wire n3_67_124;
wire n3_69_112;
wire n3_71_111;
wire n3_73_110;
wire n3_75_109;
wire n3_77_108;
wire n3_79_107;
wire n1_43_379;
wire n2_41_380;
wire n1_45_381;
wire n2_43_382;
wire n1_47_383;
wire n2_45_384;
wire n1_49_385;
wire n2_47_386;
wire n1_51_387;
wire n2_49_388;
wire n1_53_389;
wire n2_51_390;
wire n1_55_391;
wire n2_53_392;
wire n1_57_393;
wire n2_55_394;
wire n1_59_395;
wire n2_57_396;
wire n1_61_397;
wire n2_59_398;
wire n1_63_399;
wire n2_61_400;
wire n1_65_401;
wire n2_63_402;
wire n1_67_403;
wire n2_65_404;
wire n1_69_405;
wire n2_67_406;
wire n1_71_407;
wire n2_69_408;
wire n1_73_409;
wire n2_71_410;
wire n1_75_411;
wire n2_73_412;
wire n1_77_413;
wire n2_75_414;
wire n1_79_415;
wire n2_77_416;
wire n1_81_417;
wire n2_79_418;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins15799 (
.I0(n1_43_379),
.I1(n2_41_380),
.S0(\ff_active[1] ),
.O(n3_41_113) 
);
MUX2_LUT5 n3_ins15800 (
.I0(n1_45_381),
.I1(n2_43_382),
.S0(\ff_active[1] ),
.O(n3_43_114) 
);
MUX2_LUT5 n3_ins15801 (
.I0(n1_47_383),
.I1(n2_45_384),
.S0(\ff_active[1] ),
.O(n3_45_116) 
);
MUX2_LUT5 n3_ins15802 (
.I0(n1_49_385),
.I1(n2_47_386),
.S0(\ff_active[1] ),
.O(n3_47_115) 
);
MUX2_LUT5 n3_ins15803 (
.I0(n1_51_387),
.I1(n2_49_388),
.S0(\ff_active[1] ),
.O(n3_49_118) 
);
MUX2_LUT5 n3_ins15804 (
.I0(n1_53_389),
.I1(n2_51_390),
.S0(\ff_active[1] ),
.O(n3_51_117) 
);
MUX2_LUT5 n3_ins15805 (
.I0(n1_55_391),
.I1(n2_53_392),
.S0(\ff_active[1] ),
.O(n3_53_101) 
);
MUX2_LUT5 n3_ins15806 (
.I0(n1_57_393),
.I1(n2_55_394),
.S0(\ff_active[1] ),
.O(n3_55_120) 
);
MUX2_LUT5 n3_ins15807 (
.I0(n1_59_395),
.I1(n2_57_396),
.S0(\ff_active[1] ),
.O(n3_57_122) 
);
MUX2_LUT5 n3_ins15808 (
.I0(n1_61_397),
.I1(n2_59_398),
.S0(\ff_active[1] ),
.O(n3_59_121) 
);
MUX2_LUT5 n3_ins15809 (
.I0(n1_63_399),
.I1(n2_61_400),
.S0(\ff_active[1] ),
.O(n3_61_119) 
);
MUX2_LUT5 n3_ins15810 (
.I0(n1_65_401),
.I1(n2_63_402),
.S0(\ff_active[1] ),
.O(n3_63_123) 
);
MUX2_LUT5 n3_ins15811 (
.I0(n1_67_403),
.I1(n2_65_404),
.S0(\ff_active[1] ),
.O(n3_65_102) 
);
MUX2_LUT5 n3_ins15812 (
.I0(n1_69_405),
.I1(n2_67_406),
.S0(\ff_active[1] ),
.O(n3_67_124) 
);
MUX2_LUT5 n3_ins15813 (
.I0(n1_71_407),
.I1(n2_69_408),
.S0(\ff_active[1] ),
.O(n3_69_112) 
);
MUX2_LUT5 n3_ins15814 (
.I0(n1_73_409),
.I1(n2_71_410),
.S0(\ff_active[1] ),
.O(n3_71_111) 
);
MUX2_LUT5 n3_ins15815 (
.I0(n1_75_411),
.I1(n2_73_412),
.S0(\ff_active[1] ),
.O(n3_73_110) 
);
MUX2_LUT5 n3_ins15816 (
.I0(n1_77_413),
.I1(n2_75_414),
.S0(\ff_active[1] ),
.O(n3_75_109) 
);
MUX2_LUT5 n3_ins15817 (
.I0(n1_79_415),
.I1(n2_77_416),
.S0(\ff_active[1] ),
.O(n3_77_108) 
);
MUX2_LUT5 n3_ins15818 (
.I0(n1_81_417),
.I1(n2_79_418),
.S0(\ff_active[1] ),
.O(n3_79_107) 
);
LUT3 n1_ins16223 (
.I0(\ff_counter_a[19]_3 ),
.I1(\ff_counter_b[19]_3 ),
.I2(\ff_active[0] ),
.F(n1_43_379) 
);
defparam n1_ins16223.INIT=8'hCA;
LUT3 n2_ins16224 (
.I0(\ff_counter_c[19]_3 ),
.I1(\ff_counter_d[19]_3 ),
.I2(\ff_active[0] ),
.F(n2_41_380) 
);
defparam n2_ins16224.INIT=8'hCA;
LUT3 n1_ins16225 (
.I0(\ff_counter_a[18]_3 ),
.I1(\ff_counter_b[18]_3 ),
.I2(\ff_active[0] ),
.F(n1_45_381) 
);
defparam n1_ins16225.INIT=8'hCA;
LUT3 n2_ins16226 (
.I0(\ff_counter_c[18]_3 ),
.I1(\ff_counter_d[18]_3 ),
.I2(\ff_active[0] ),
.F(n2_43_382) 
);
defparam n2_ins16226.INIT=8'hCA;
LUT3 n1_ins16227 (
.I0(\ff_counter_a[17]_3 ),
.I1(\ff_counter_b[17]_3 ),
.I2(\ff_active[0] ),
.F(n1_47_383) 
);
defparam n1_ins16227.INIT=8'hCA;
LUT3 n2_ins16228 (
.I0(\ff_counter_c[17]_3 ),
.I1(\ff_counter_d[17]_3 ),
.I2(\ff_active[0] ),
.F(n2_45_384) 
);
defparam n2_ins16228.INIT=8'hCA;
LUT3 n1_ins16229 (
.I0(\ff_counter_a[16]_3 ),
.I1(\ff_counter_b[16]_3 ),
.I2(\ff_active[0] ),
.F(n1_49_385) 
);
defparam n1_ins16229.INIT=8'hCA;
LUT3 n2_ins16230 (
.I0(\ff_counter_c[16]_3 ),
.I1(\ff_counter_d[16]_3 ),
.I2(\ff_active[0] ),
.F(n2_47_386) 
);
defparam n2_ins16230.INIT=8'hCA;
LUT3 n1_ins16231 (
.I0(\ff_counter_a[15]_3 ),
.I1(\ff_counter_b[15]_3 ),
.I2(\ff_active[0] ),
.F(n1_51_387) 
);
defparam n1_ins16231.INIT=8'hCA;
LUT3 n2_ins16232 (
.I0(\ff_counter_c[15]_3 ),
.I1(\ff_counter_d[15]_3 ),
.I2(\ff_active[0] ),
.F(n2_49_388) 
);
defparam n2_ins16232.INIT=8'hCA;
LUT3 n1_ins16233 (
.I0(\ff_counter_a[14]_3 ),
.I1(\ff_counter_b[14]_3 ),
.I2(\ff_active[0] ),
.F(n1_53_389) 
);
defparam n1_ins16233.INIT=8'hCA;
LUT3 n2_ins16234 (
.I0(\ff_counter_c[14]_3 ),
.I1(\ff_counter_d[14]_3 ),
.I2(\ff_active[0] ),
.F(n2_51_390) 
);
defparam n2_ins16234.INIT=8'hCA;
LUT3 n1_ins16235 (
.I0(\ff_counter_a[13]_3 ),
.I1(\ff_counter_b[13]_3 ),
.I2(\ff_active[0] ),
.F(n1_55_391) 
);
defparam n1_ins16235.INIT=8'hCA;
LUT3 n2_ins16236 (
.I0(\ff_counter_c[13]_3 ),
.I1(\ff_counter_d[13]_3 ),
.I2(\ff_active[0] ),
.F(n2_53_392) 
);
defparam n2_ins16236.INIT=8'hCA;
LUT3 n1_ins16237 (
.I0(\ff_counter_a[12]_3 ),
.I1(\ff_counter_b[12]_3 ),
.I2(\ff_active[0] ),
.F(n1_57_393) 
);
defparam n1_ins16237.INIT=8'hCA;
LUT3 n2_ins16238 (
.I0(\ff_counter_c[12]_3 ),
.I1(\ff_counter_d[12]_3 ),
.I2(\ff_active[0] ),
.F(n2_55_394) 
);
defparam n2_ins16238.INIT=8'hCA;
LUT3 n1_ins16239 (
.I0(\ff_counter_a[11]_3 ),
.I1(\ff_counter_b[11]_3 ),
.I2(\ff_active[0] ),
.F(n1_59_395) 
);
defparam n1_ins16239.INIT=8'hCA;
LUT3 n2_ins16240 (
.I0(\ff_counter_c[11]_3 ),
.I1(\ff_counter_d[11]_3 ),
.I2(\ff_active[0] ),
.F(n2_57_396) 
);
defparam n2_ins16240.INIT=8'hCA;
LUT3 n1_ins16241 (
.I0(\ff_counter_a[10]_3 ),
.I1(\ff_counter_b[10]_3 ),
.I2(\ff_active[0] ),
.F(n1_61_397) 
);
defparam n1_ins16241.INIT=8'hCA;
LUT3 n2_ins16242 (
.I0(\ff_counter_c[10]_3 ),
.I1(\ff_counter_d[10]_3 ),
.I2(\ff_active[0] ),
.F(n2_59_398) 
);
defparam n2_ins16242.INIT=8'hCA;
LUT3 n1_ins16243 (
.I0(\ff_counter_a[9]_3 ),
.I1(\ff_counter_b[9]_3 ),
.I2(\ff_active[0] ),
.F(n1_63_399) 
);
defparam n1_ins16243.INIT=8'hCA;
LUT3 n2_ins16244 (
.I0(\ff_counter_c[9]_3 ),
.I1(\ff_counter_d[9]_3 ),
.I2(\ff_active[0] ),
.F(n2_61_400) 
);
defparam n2_ins16244.INIT=8'hCA;
LUT3 n1_ins16245 (
.I0(\ff_counter_a[8]_3 ),
.I1(\ff_counter_b[8]_3 ),
.I2(\ff_active[0] ),
.F(n1_65_401) 
);
defparam n1_ins16245.INIT=8'hCA;
LUT3 n2_ins16246 (
.I0(\ff_counter_c[8]_3 ),
.I1(\ff_counter_d[8]_3 ),
.I2(\ff_active[0] ),
.F(n2_63_402) 
);
defparam n2_ins16246.INIT=8'hCA;
LUT3 n1_ins16247 (
.I0(\ff_counter_a[7]_3 ),
.I1(\ff_counter_b[7]_3 ),
.I2(\ff_active[0] ),
.F(n1_67_403) 
);
defparam n1_ins16247.INIT=8'hCA;
LUT3 n2_ins16248 (
.I0(\ff_counter_c[7]_3 ),
.I1(\ff_counter_d[7]_3 ),
.I2(\ff_active[0] ),
.F(n2_65_404) 
);
defparam n2_ins16248.INIT=8'hCA;
LUT3 n1_ins16249 (
.I0(\ff_counter_a[6]_3 ),
.I1(\ff_counter_b[6]_3 ),
.I2(\ff_active[0] ),
.F(n1_69_405) 
);
defparam n1_ins16249.INIT=8'hCA;
LUT3 n2_ins16250 (
.I0(\ff_counter_c[6]_3 ),
.I1(\ff_counter_d[6]_3 ),
.I2(\ff_active[0] ),
.F(n2_67_406) 
);
defparam n2_ins16250.INIT=8'hCA;
LUT3 n1_ins16251 (
.I0(\ff_counter_a[5]_3 ),
.I1(\ff_counter_b[5]_3 ),
.I2(\ff_active[0] ),
.F(n1_71_407) 
);
defparam n1_ins16251.INIT=8'hCA;
LUT3 n2_ins16252 (
.I0(\ff_counter_c[5]_3 ),
.I1(\ff_counter_d[5]_3 ),
.I2(\ff_active[0] ),
.F(n2_69_408) 
);
defparam n2_ins16252.INIT=8'hCA;
LUT3 n1_ins16253 (
.I0(\ff_counter_a[4]_3 ),
.I1(\ff_counter_b[4]_3 ),
.I2(\ff_active[0] ),
.F(n1_73_409) 
);
defparam n1_ins16253.INIT=8'hCA;
LUT3 n2_ins16254 (
.I0(\ff_counter_c[4]_3 ),
.I1(\ff_counter_d[4]_3 ),
.I2(\ff_active[0] ),
.F(n2_71_410) 
);
defparam n2_ins16254.INIT=8'hCA;
LUT3 n1_ins16255 (
.I0(\ff_counter_a[3]_3 ),
.I1(\ff_counter_b[3]_3 ),
.I2(\ff_active[0] ),
.F(n1_75_411) 
);
defparam n1_ins16255.INIT=8'hCA;
LUT3 n2_ins16256 (
.I0(\ff_counter_c[3]_3 ),
.I1(\ff_counter_d[3]_3 ),
.I2(\ff_active[0] ),
.F(n2_73_412) 
);
defparam n2_ins16256.INIT=8'hCA;
LUT3 n1_ins16257 (
.I0(\ff_counter_a[2]_3 ),
.I1(\ff_counter_b[2]_3 ),
.I2(\ff_active[0] ),
.F(n1_77_413) 
);
defparam n1_ins16257.INIT=8'hCA;
LUT3 n2_ins16258 (
.I0(\ff_counter_c[2]_3 ),
.I1(\ff_counter_d[2]_3 ),
.I2(\ff_active[0] ),
.F(n2_75_414) 
);
defparam n2_ins16258.INIT=8'hCA;
LUT3 n1_ins16259 (
.I0(\ff_counter_a[1]_3 ),
.I1(\ff_counter_b[1]_3 ),
.I2(\ff_active[0] ),
.F(n1_79_415) 
);
defparam n1_ins16259.INIT=8'hCA;
LUT3 n2_ins16260 (
.I0(\ff_counter_c[1]_3 ),
.I1(\ff_counter_d[1]_3 ),
.I2(\ff_active[0] ),
.F(n2_77_416) 
);
defparam n2_ins16260.INIT=8'hCA;
LUT3 n1_ins16261 (
.I0(\ff_counter_a[0]_3 ),
.I1(\ff_counter_b[0]_3 ),
.I2(\ff_active[0] ),
.F(n1_81_417) 
);
defparam n1_ins16261.INIT=8'hCA;
LUT3 n2_ins16262 (
.I0(\ff_counter_c[0]_3 ),
.I1(\ff_counter_d[0]_3 ),
.I2(\ff_active[0] ),
.F(n2_79_418) 
);
defparam n2_ins16262.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_key_on_selector  (\ff_active[1] ,\ff_active[0] ,ff_ch_a1_key_on,ch_a0_key_on,ff_reg_clone_key_a1,ff_ch_b1_key_on,ch_b0_key_on,ff_reg_clone_key_b1,ff_ch_c1_key_on,ch_c0_key_on,ff_reg_clone_key_c1,ff_ch_d1_key_on,ch_d0_key_on,ff_reg_clone_key_d1,n3_3_103,n1,n2);
input \ff_active[1] ;
input \ff_active[0] ;
input ff_ch_a1_key_on;
input ch_a0_key_on;
input ff_reg_clone_key_a1;
input ff_ch_b1_key_on;
input ch_b0_key_on;
input ff_reg_clone_key_b1;
input ff_ch_c1_key_on;
input ch_c0_key_on;
input ff_reg_clone_key_c1;
input ff_ch_d1_key_on;
input ch_d0_key_on;
input ff_reg_clone_key_d1;
output n3_3_103;
output n1;
output n2;
wire n3_3_103;
wire n1;
wire n2;
wire n1_7;
wire n1_9_419;
wire n2_5;
wire n2_7_420;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins15858 (
.I0(n1),
.I1(n2),
.S0(\ff_active[1] ),
.O(n3_3_103) 
);
LUT3 n1_ins16215 (
.I0(n1_7),
.I1(n1_9_419),
.I2(\ff_active[0] ),
.F(n1) 
);
defparam n1_ins16215.INIT=8'hCA;
LUT3 n2_ins16216 (
.I0(n2_5),
.I1(n2_7_420),
.I2(\ff_active[0] ),
.F(n2) 
);
defparam n2_ins16216.INIT=8'hCA;
LUT3 n1_ins17076 (
.I0(ff_ch_a1_key_on),
.I1(ch_a0_key_on),
.I2(ff_reg_clone_key_a1),
.F(n1_7) 
);
defparam n1_ins17076.INIT=8'hCA;
LUT3 n1_ins17077 (
.I0(ff_ch_b1_key_on),
.I1(ch_b0_key_on),
.I2(ff_reg_clone_key_b1),
.F(n1_9_419) 
);
defparam n1_ins17077.INIT=8'hCA;
LUT3 n2_ins17078 (
.I0(ff_ch_c1_key_on),
.I1(ch_c0_key_on),
.I2(ff_reg_clone_key_c1),
.F(n2_5) 
);
defparam n2_ins17078.INIT=8'hCA;
LUT3 n2_ins17079 (
.I0(ff_ch_d1_key_on),
.I1(ch_d0_key_on),
.I2(ff_reg_clone_key_d1),
.F(n2_7_420) 
);
defparam n2_ins17079.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector  (\ff_active[1] ,\ff_level_a[6]_3 ,\ff_level_b[6]_3 ,\ff_active[0] ,\ff_level_c[6]_3 ,\ff_level_d[6]_3 ,\ff_level_a[5]_3 ,\ff_level_b[5]_3 ,\ff_level_c[5]_3 ,\ff_level_d[5]_3 ,\ff_level_e[5]_3 ,o_29,\ff_active[2] ,\ff_level_a[4]_3 ,\ff_level_b[4]_3 ,\ff_level_c[4]_3 ,\ff_level_d[4]_3 ,\ff_level_e[4]_3 ,\ff_level_a[3]_3 ,\ff_level_b[3]_3 ,\ff_level_c[3]_3 ,\ff_level_d[3]_3 ,\ff_level_e[3]_3 ,\ff_level_a[2]_3 ,\ff_level_b[2]_3 ,\ff_level_c[2]_3 ,\ff_level_d[2]_3 ,\ff_level_e[2]_3 ,\ff_level_a[1]_3 ,\ff_level_b[1]_3 ,\ff_level_c[1]_3 ,\ff_level_d[1]_3 ,\ff_level_e[1]_3 ,\ff_level_a[0]_3 ,\ff_level_b[0]_3 ,\ff_level_c[0]_3 ,\ff_level_d[0]_3 ,\ff_level_e[0]_3 ,\ff_level_e[6]_3 ,n3_15,n3_17_0,n3_19_1,n3_21_2,n3_23_3,n3_25_4,n3_27_5,o_17_6,o_19_7,o_21_8,o_23_9,o_25_10,o_27_11,o_29_125,o_31,o_33);
input \ff_active[1] ;
input \ff_level_a[6]_3 ;
input \ff_level_b[6]_3 ;
input \ff_active[0] ;
input \ff_level_c[6]_3 ;
input \ff_level_d[6]_3 ;
input \ff_level_a[5]_3 ;
input \ff_level_b[5]_3 ;
input \ff_level_c[5]_3 ;
input \ff_level_d[5]_3 ;
input \ff_level_e[5]_3 ;
input o_29;
input \ff_active[2] ;
input \ff_level_a[4]_3 ;
input \ff_level_b[4]_3 ;
input \ff_level_c[4]_3 ;
input \ff_level_d[4]_3 ;
input \ff_level_e[4]_3 ;
input \ff_level_a[3]_3 ;
input \ff_level_b[3]_3 ;
input \ff_level_c[3]_3 ;
input \ff_level_d[3]_3 ;
input \ff_level_e[3]_3 ;
input \ff_level_a[2]_3 ;
input \ff_level_b[2]_3 ;
input \ff_level_c[2]_3 ;
input \ff_level_d[2]_3 ;
input \ff_level_e[2]_3 ;
input \ff_level_a[1]_3 ;
input \ff_level_b[1]_3 ;
input \ff_level_c[1]_3 ;
input \ff_level_d[1]_3 ;
input \ff_level_e[1]_3 ;
input \ff_level_a[0]_3 ;
input \ff_level_b[0]_3 ;
input \ff_level_c[0]_3 ;
input \ff_level_d[0]_3 ;
input \ff_level_e[0]_3 ;
input \ff_level_e[6]_3 ;
output n3_15;
output n3_17_0;
output n3_19_1;
output n3_21_2;
output n3_23_3;
output n3_25_4;
output n3_27_5;
output o_17_6;
output o_19_7;
output o_21_8;
output o_23_9;
output o_25_10;
output o_27_11;
output o_29_125;
output o_31;
output o_33;
wire n3_15;
wire n3_17_0;
wire n3_19_1;
wire n3_21_2;
wire n3_23_3;
wire n3_25_4;
wire n3_27_5;
wire n1_17_433;
wire n2_15_434;
wire n1_19_421;
wire n2_17_422;
wire o_17_6;
wire n1_21_423;
wire n2_19_424;
wire o_19_7;
wire n1_23_425;
wire n2_21_426;
wire o_21_8;
wire n1_25_427;
wire n2_23_428;
wire o_23_9;
wire n1_27_429;
wire n2_25_430;
wire o_25_10;
wire n1_29_431;
wire n2_27_432;
wire o_27_11;
wire o_29_125;
wire o_31;
wire o_33;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins15859 (
.I0(n1_19_421),
.I1(n2_17_422),
.S0(\ff_active[1] ),
.O(n3_15) 
);
MUX2_LUT5 n3_ins15860 (
.I0(n1_21_423),
.I1(n2_19_424),
.S0(\ff_active[1] ),
.O(n3_17_0) 
);
MUX2_LUT5 n3_ins15861 (
.I0(n1_23_425),
.I1(n2_21_426),
.S0(\ff_active[1] ),
.O(n3_19_1) 
);
MUX2_LUT5 n3_ins15862 (
.I0(n1_25_427),
.I1(n2_23_428),
.S0(\ff_active[1] ),
.O(n3_21_2) 
);
MUX2_LUT5 n3_ins15863 (
.I0(n1_27_429),
.I1(n2_25_430),
.S0(\ff_active[1] ),
.O(n3_23_3) 
);
MUX2_LUT5 n3_ins15864 (
.I0(n1_29_431),
.I1(n2_27_432),
.S0(\ff_active[1] ),
.O(n3_25_4) 
);
MUX2_LUT5 n3_ins15934 (
.I0(n1_17_433),
.I1(n2_15_434),
.S0(\ff_active[1] ),
.O(n3_27_5) 
);
LUT3 n1_ins16263 (
.I0(\ff_level_a[6]_3 ),
.I1(\ff_level_b[6]_3 ),
.I2(\ff_active[0] ),
.F(n1_17_433) 
);
defparam n1_ins16263.INIT=8'hCA;
LUT3 n2_ins16264 (
.I0(\ff_level_c[6]_3 ),
.I1(\ff_level_d[6]_3 ),
.I2(\ff_active[0] ),
.F(n2_15_434) 
);
defparam n2_ins16264.INIT=8'hCA;
LUT3 n1_ins16266 (
.I0(\ff_level_a[5]_3 ),
.I1(\ff_level_b[5]_3 ),
.I2(\ff_active[0] ),
.F(n1_19_421) 
);
defparam n1_ins16266.INIT=8'hCA;
LUT3 n2_ins16267 (
.I0(\ff_level_c[5]_3 ),
.I1(\ff_level_d[5]_3 ),
.I2(\ff_active[0] ),
.F(n2_17_422) 
);
defparam n2_ins16267.INIT=8'hCA;
LUT4 o_ins16268 (
.I0(\ff_level_e[5]_3 ),
.I1(o_29),
.I2(n3_15),
.I3(\ff_active[2] ),
.F(o_17_6) 
);
defparam o_ins16268.INIT=16'h88F0;
LUT3 n1_ins16269 (
.I0(\ff_level_a[4]_3 ),
.I1(\ff_level_b[4]_3 ),
.I2(\ff_active[0] ),
.F(n1_21_423) 
);
defparam n1_ins16269.INIT=8'hCA;
LUT3 n2_ins16270 (
.I0(\ff_level_c[4]_3 ),
.I1(\ff_level_d[4]_3 ),
.I2(\ff_active[0] ),
.F(n2_19_424) 
);
defparam n2_ins16270.INIT=8'hCA;
LUT4 o_ins16271 (
.I0(\ff_level_e[4]_3 ),
.I1(o_29),
.I2(n3_17_0),
.I3(\ff_active[2] ),
.F(o_19_7) 
);
defparam o_ins16271.INIT=16'h88F0;
LUT3 n1_ins16272 (
.I0(\ff_level_a[3]_3 ),
.I1(\ff_level_b[3]_3 ),
.I2(\ff_active[0] ),
.F(n1_23_425) 
);
defparam n1_ins16272.INIT=8'hCA;
LUT3 n2_ins16273 (
.I0(\ff_level_c[3]_3 ),
.I1(\ff_level_d[3]_3 ),
.I2(\ff_active[0] ),
.F(n2_21_426) 
);
defparam n2_ins16273.INIT=8'hCA;
LUT4 o_ins16274 (
.I0(\ff_level_e[3]_3 ),
.I1(o_29),
.I2(n3_19_1),
.I3(\ff_active[2] ),
.F(o_21_8) 
);
defparam o_ins16274.INIT=16'h88F0;
LUT3 n1_ins16275 (
.I0(\ff_level_a[2]_3 ),
.I1(\ff_level_b[2]_3 ),
.I2(\ff_active[0] ),
.F(n1_25_427) 
);
defparam n1_ins16275.INIT=8'hCA;
LUT3 n2_ins16276 (
.I0(\ff_level_c[2]_3 ),
.I1(\ff_level_d[2]_3 ),
.I2(\ff_active[0] ),
.F(n2_23_428) 
);
defparam n2_ins16276.INIT=8'hCA;
LUT4 o_ins16277 (
.I0(\ff_level_e[2]_3 ),
.I1(o_29),
.I2(n3_21_2),
.I3(\ff_active[2] ),
.F(o_23_9) 
);
defparam o_ins16277.INIT=16'h88F0;
LUT3 n1_ins16278 (
.I0(\ff_level_a[1]_3 ),
.I1(\ff_level_b[1]_3 ),
.I2(\ff_active[0] ),
.F(n1_27_429) 
);
defparam n1_ins16278.INIT=8'hCA;
LUT3 n2_ins16279 (
.I0(\ff_level_c[1]_3 ),
.I1(\ff_level_d[1]_3 ),
.I2(\ff_active[0] ),
.F(n2_25_430) 
);
defparam n2_ins16279.INIT=8'hCA;
LUT4 o_ins16280 (
.I0(\ff_level_e[1]_3 ),
.I1(o_29),
.I2(n3_23_3),
.I3(\ff_active[2] ),
.F(o_25_10) 
);
defparam o_ins16280.INIT=16'h88F0;
LUT3 n1_ins16281 (
.I0(\ff_level_a[0]_3 ),
.I1(\ff_level_b[0]_3 ),
.I2(\ff_active[0] ),
.F(n1_29_431) 
);
defparam n1_ins16281.INIT=8'hCA;
LUT3 n2_ins16282 (
.I0(\ff_level_c[0]_3 ),
.I1(\ff_level_d[0]_3 ),
.I2(\ff_active[0] ),
.F(n2_27_432) 
);
defparam n2_ins16282.INIT=8'hCA;
LUT4 o_ins16283 (
.I0(\ff_level_e[0]_3 ),
.I1(o_29),
.I2(n3_25_4),
.I3(\ff_active[2] ),
.F(o_27_11) 
);
defparam o_ins16283.INIT=16'h88F0;
LUT2 o_ins17080 (
.I0(\ff_active[2] ),
.I1(n3_27_5),
.F(o_29_125) 
);
defparam o_ins17080.INIT=4'h4;
LUT4 o_ins17081 (
.I0(\ff_active[0] ),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.I3(\ff_level_e[6]_3 ),
.F(o_31) 
);
defparam o_ins17081.INIT=16'h1000;
LUT3 o_ins17968 (
.I0(\ff_active[2] ),
.I1(n3_27_5),
.I2(o_31),
.F(o_33) 
);
defparam o_ins17968.INIT=8'hF4;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1  (clk_3,o_611,n84,o_609,o_603,n319,o,o_29,\ff_active[2] ,\frequency_count_out[11] ,\ff_reg_ar_e1[4] ,\reg_ar_e0[4] ,ff_reg_clone_adsr_e1,ff_ch_e1_key_off,ch_e0_key_off,ff_reg_clone_key_e1,ff_ch_e1_key_release,ch_e0_key_release,\ff_active[0] ,\ff_active[1] ,\ff_reg_sl_e1[2] ,\reg_sl_e0[2] ,\reg_ar_e0[7] ,\ff_reg_ar_e1[7] ,\ff_reg_sr_e1[7] ,\reg_sr_e0[7] ,\ff_reg_dr_e1[7] ,\reg_dr_e0[7] ,\ff_reg_rr_e1[7] ,\reg_rr_e0[7] ,\ff_reg_ar_e1[6] ,\reg_ar_e0[6] ,\ff_reg_sr_e1[6] ,\reg_sr_e0[6] ,\ff_reg_rr_e1[6] ,\reg_rr_e0[6] ,\ff_reg_dr_e1[6] ,\reg_dr_e0[6] ,\ff_reg_ar_e1[5] ,\reg_ar_e0[5] ,\ff_reg_sr_e1[5] ,\reg_sr_e0[5] ,\ff_reg_rr_e1[5] ,\reg_rr_e0[5] ,\ff_reg_dr_e1[5] ,\reg_dr_e0[5] ,\ff_reg_sr_e1[4] ,\reg_sr_e0[4] ,\ff_reg_rr_e1[4] ,\reg_rr_e0[4] ,\ff_reg_dr_e1[4] ,\reg_dr_e0[4] ,\ff_reg_ar_e1[3] ,\reg_ar_e0[3] ,\ff_reg_sr_e1[3] ,\reg_sr_e0[3] ,\ff_reg_rr_e1[3] ,\reg_rr_e0[3] ,\ff_reg_dr_e1[3] ,\reg_dr_e0[3] ,\ff_reg_ar_e1[2] ,\reg_ar_e0[2] ,\ff_reg_sr_e1[2] ,\reg_sr_e0[2] ,\ff_reg_rr_e1[2] ,\reg_rr_e0[2] ,\ff_reg_dr_e1[2] ,\reg_dr_e0[2] ,\ff_reg_ar_e1[0] ,\reg_ar_e0[0] ,\ff_reg_sr_e1[0] ,\reg_sr_e0[0] ,\ff_reg_rr_e1[0] ,\reg_rr_e0[0] ,\ff_reg_dr_e1[0] ,\reg_dr_e0[0] ,\ff_reg_ar_e1[1] ,\reg_ar_e0[1] ,\ff_reg_sl_e1[3] ,\reg_sl_e0[3] ,\reg_sl_e0[0] ,\ff_reg_sl_e1[0] ,\ff_reg_sl_e1[1] ,\reg_sl_e0[1] ,\ff_reg_sl_e1[4] ,\reg_sl_e0[4] ,\ff_reg_sl_e1[5] ,\reg_sl_e0[5] ,\ff_reg_sr_e1[1] ,\reg_sr_e0[1] ,\ff_reg_rr_e1[1] ,\reg_rr_e0[1] ,\ff_reg_dr_e1[1] ,\reg_dr_e0[1] ,\reg_ar_a1[7] ,\reg_ar_b1[7] ,\reg_ar_c1[7] ,\reg_ar_d1[7] ,\reg_ar_a1[6] ,\reg_ar_b1[6] ,\reg_ar_c1[6] ,\reg_ar_d1[6] ,\reg_ar_a1[5] ,\reg_ar_b1[5] ,\reg_ar_c1[5] ,\reg_ar_d1[5] ,\reg_ar_a1[4] ,\reg_ar_b1[4] ,\reg_ar_c1[4] ,\reg_ar_d1[4] ,\reg_ar_a1[3] ,\reg_ar_b1[3] ,\reg_ar_c1[3] ,\reg_ar_d1[3] ,\reg_ar_a1[2] ,\reg_ar_b1[2] ,\reg_ar_c1[2] ,\reg_ar_d1[2] ,\reg_ar_a1[1] ,\reg_ar_b1[1] ,\reg_ar_c1[1] ,\reg_ar_d1[1] ,\reg_ar_a1[0] ,\reg_ar_b1[0] ,\reg_ar_c1[0] ,\reg_ar_d1[0] ,\reg_dr_a1[7] ,\reg_dr_b1[7] ,\reg_dr_c1[7] ,\reg_dr_d1[7] ,\reg_dr_a1[6] ,\reg_dr_b1[6] ,\reg_dr_c1[6] ,\reg_dr_d1[6] ,\reg_dr_a1[5] ,\reg_dr_b1[5] ,\reg_dr_c1[5] ,\reg_dr_d1[5] ,\reg_dr_a1[4] ,\reg_dr_b1[4] ,\reg_dr_c1[4] ,\reg_dr_d1[4] ,\reg_dr_a1[3] ,\reg_dr_b1[3] ,\reg_dr_c1[3] ,\reg_dr_d1[3] ,\reg_dr_a1[2] ,\reg_dr_b1[2] ,\reg_dr_c1[2] ,\reg_dr_d1[2] ,\reg_dr_a1[1] ,\reg_dr_b1[1] ,\reg_dr_c1[1] ,\reg_dr_d1[1] ,\reg_dr_a1[0] ,\reg_dr_b1[0] ,\reg_dr_c1[0] ,\reg_dr_d1[0] ,\reg_sr_a1[7] ,\reg_sr_b1[7] ,\reg_sr_c1[7] ,\reg_sr_d1[7] ,\reg_sr_a1[6] ,\reg_sr_b1[6] ,\reg_sr_c1[6] ,\reg_sr_d1[6] ,\reg_sr_a1[5] ,\reg_sr_b1[5] ,\reg_sr_c1[5] ,\reg_sr_d1[5] ,\reg_sr_a1[4] ,\reg_sr_b1[4] ,\reg_sr_c1[4] ,\reg_sr_d1[4] ,\reg_sr_a1[3] ,\reg_sr_b1[3] ,\reg_sr_c1[3] ,\reg_sr_d1[3] ,\reg_sr_a1[2] ,\reg_sr_b1[2] ,\reg_sr_c1[2] ,\reg_sr_d1[2] ,\reg_sr_a1[1] ,\reg_sr_b1[1] ,\reg_sr_c1[1] ,\reg_sr_d1[1] ,\reg_sr_a1[0] ,\reg_sr_b1[0] ,\reg_sr_c1[0] ,\reg_sr_d1[0] ,\reg_rr_a1[7] ,\reg_rr_b1[7] ,\reg_rr_c1[7] ,\reg_rr_d1[7] ,\reg_rr_a1[6] ,\reg_rr_b1[6] ,\reg_rr_c1[6] ,\reg_rr_d1[6] ,\reg_rr_a1[5] ,\reg_rr_b1[5] ,\reg_rr_c1[5] ,\reg_rr_d1[5] ,\reg_rr_a1[4] ,\reg_rr_b1[4] ,\reg_rr_c1[4] ,\reg_rr_d1[4] ,\reg_rr_a1[3] ,\reg_rr_b1[3] ,\reg_rr_c1[3] ,\reg_rr_d1[3] ,\reg_rr_a1[2] ,\reg_rr_b1[2] ,\reg_rr_c1[2] ,\reg_rr_d1[2] ,\reg_rr_a1[1] ,\reg_rr_b1[1] ,\reg_rr_c1[1] ,\reg_rr_d1[1] ,\reg_rr_a1[0] ,\reg_rr_b1[0] ,\reg_rr_c1[0] ,\reg_rr_d1[0] ,\reg_sl_a1[5] ,\reg_sl_b1[5] ,\reg_sl_c1[5] ,\reg_sl_d1[5] ,\reg_sl_a1[4] ,\reg_sl_b1[4] ,\reg_sl_c1[4] ,\reg_sl_d1[4] ,\reg_sl_a1[3] ,\reg_sl_b1[3] ,\reg_sl_c1[3] ,\reg_sl_d1[3] ,\reg_sl_a1[2] ,\reg_sl_b1[2] ,\reg_sl_c1[2] ,\reg_sl_d1[2] ,\reg_sl_a1[1] ,\reg_sl_b1[1] ,\reg_sl_c1[1] ,\reg_sl_d1[1] ,\reg_sl_a1[0] ,\reg_sl_b1[0] ,\reg_sl_c1[0] ,\reg_sl_d1[0] ,ch_a1_key_release,ch_b1_key_release,ch_c1_key_release,ch_d1_key_release,ch_a1_key_off,ch_b1_key_off,ch_c1_key_off,ch_d1_key_off,ff_ch_a1_key_on,ch_a0_key_on,ff_reg_clone_key_a1,ff_ch_b1_key_on,ch_b0_key_on,ff_reg_clone_key_b1,ff_ch_c1_key_on,ch_c0_key_on,ff_reg_clone_key_c1,ff_ch_d1_key_on,ch_d0_key_on,ff_reg_clone_key_d1,\w_state_out[1]_5 ,\w_state_out[2]_5 ,\w_state_out[0] ,n1,n2,n3_15,n3_17_0,n3_19_1,n3_21_2,n3_23_3,n3_25_4,n3_27_5,o_17_6,o_19_7,o_21_8,o_23_9,o_25_10,o_27_11,o_31);
input clk_3;
input o_611;
input n84;
input o_609;
input o_603;
input n319;
input o;
input o_29;
input \ff_active[2] ;
input \frequency_count_out[11] ;
input \ff_reg_ar_e1[4] ;
input \reg_ar_e0[4] ;
input ff_reg_clone_adsr_e1;
input ff_ch_e1_key_off;
input ch_e0_key_off;
input ff_reg_clone_key_e1;
input ff_ch_e1_key_release;
input ch_e0_key_release;
input \ff_active[0] ;
input \ff_active[1] ;
input \ff_reg_sl_e1[2] ;
input \reg_sl_e0[2] ;
input \reg_ar_e0[7] ;
input \ff_reg_ar_e1[7] ;
input \ff_reg_sr_e1[7] ;
input \reg_sr_e0[7] ;
input \ff_reg_dr_e1[7] ;
input \reg_dr_e0[7] ;
input \ff_reg_rr_e1[7] ;
input \reg_rr_e0[7] ;
input \ff_reg_ar_e1[6] ;
input \reg_ar_e0[6] ;
input \ff_reg_sr_e1[6] ;
input \reg_sr_e0[6] ;
input \ff_reg_rr_e1[6] ;
input \reg_rr_e0[6] ;
input \ff_reg_dr_e1[6] ;
input \reg_dr_e0[6] ;
input \ff_reg_ar_e1[5] ;
input \reg_ar_e0[5] ;
input \ff_reg_sr_e1[5] ;
input \reg_sr_e0[5] ;
input \ff_reg_rr_e1[5] ;
input \reg_rr_e0[5] ;
input \ff_reg_dr_e1[5] ;
input \reg_dr_e0[5] ;
input \ff_reg_sr_e1[4] ;
input \reg_sr_e0[4] ;
input \ff_reg_rr_e1[4] ;
input \reg_rr_e0[4] ;
input \ff_reg_dr_e1[4] ;
input \reg_dr_e0[4] ;
input \ff_reg_ar_e1[3] ;
input \reg_ar_e0[3] ;
input \ff_reg_sr_e1[3] ;
input \reg_sr_e0[3] ;
input \ff_reg_rr_e1[3] ;
input \reg_rr_e0[3] ;
input \ff_reg_dr_e1[3] ;
input \reg_dr_e0[3] ;
input \ff_reg_ar_e1[2] ;
input \reg_ar_e0[2] ;
input \ff_reg_sr_e1[2] ;
input \reg_sr_e0[2] ;
input \ff_reg_rr_e1[2] ;
input \reg_rr_e0[2] ;
input \ff_reg_dr_e1[2] ;
input \reg_dr_e0[2] ;
input \ff_reg_ar_e1[0] ;
input \reg_ar_e0[0] ;
input \ff_reg_sr_e1[0] ;
input \reg_sr_e0[0] ;
input \ff_reg_rr_e1[0] ;
input \reg_rr_e0[0] ;
input \ff_reg_dr_e1[0] ;
input \reg_dr_e0[0] ;
input \ff_reg_ar_e1[1] ;
input \reg_ar_e0[1] ;
input \ff_reg_sl_e1[3] ;
input \reg_sl_e0[3] ;
input \reg_sl_e0[0] ;
input \ff_reg_sl_e1[0] ;
input \ff_reg_sl_e1[1] ;
input \reg_sl_e0[1] ;
input \ff_reg_sl_e1[4] ;
input \reg_sl_e0[4] ;
input \ff_reg_sl_e1[5] ;
input \reg_sl_e0[5] ;
input \ff_reg_sr_e1[1] ;
input \reg_sr_e0[1] ;
input \ff_reg_rr_e1[1] ;
input \reg_rr_e0[1] ;
input \ff_reg_dr_e1[1] ;
input \reg_dr_e0[1] ;
input \reg_ar_a1[7] ;
input \reg_ar_b1[7] ;
input \reg_ar_c1[7] ;
input \reg_ar_d1[7] ;
input \reg_ar_a1[6] ;
input \reg_ar_b1[6] ;
input \reg_ar_c1[6] ;
input \reg_ar_d1[6] ;
input \reg_ar_a1[5] ;
input \reg_ar_b1[5] ;
input \reg_ar_c1[5] ;
input \reg_ar_d1[5] ;
input \reg_ar_a1[4] ;
input \reg_ar_b1[4] ;
input \reg_ar_c1[4] ;
input \reg_ar_d1[4] ;
input \reg_ar_a1[3] ;
input \reg_ar_b1[3] ;
input \reg_ar_c1[3] ;
input \reg_ar_d1[3] ;
input \reg_ar_a1[2] ;
input \reg_ar_b1[2] ;
input \reg_ar_c1[2] ;
input \reg_ar_d1[2] ;
input \reg_ar_a1[1] ;
input \reg_ar_b1[1] ;
input \reg_ar_c1[1] ;
input \reg_ar_d1[1] ;
input \reg_ar_a1[0] ;
input \reg_ar_b1[0] ;
input \reg_ar_c1[0] ;
input \reg_ar_d1[0] ;
input \reg_dr_a1[7] ;
input \reg_dr_b1[7] ;
input \reg_dr_c1[7] ;
input \reg_dr_d1[7] ;
input \reg_dr_a1[6] ;
input \reg_dr_b1[6] ;
input \reg_dr_c1[6] ;
input \reg_dr_d1[6] ;
input \reg_dr_a1[5] ;
input \reg_dr_b1[5] ;
input \reg_dr_c1[5] ;
input \reg_dr_d1[5] ;
input \reg_dr_a1[4] ;
input \reg_dr_b1[4] ;
input \reg_dr_c1[4] ;
input \reg_dr_d1[4] ;
input \reg_dr_a1[3] ;
input \reg_dr_b1[3] ;
input \reg_dr_c1[3] ;
input \reg_dr_d1[3] ;
input \reg_dr_a1[2] ;
input \reg_dr_b1[2] ;
input \reg_dr_c1[2] ;
input \reg_dr_d1[2] ;
input \reg_dr_a1[1] ;
input \reg_dr_b1[1] ;
input \reg_dr_c1[1] ;
input \reg_dr_d1[1] ;
input \reg_dr_a1[0] ;
input \reg_dr_b1[0] ;
input \reg_dr_c1[0] ;
input \reg_dr_d1[0] ;
input \reg_sr_a1[7] ;
input \reg_sr_b1[7] ;
input \reg_sr_c1[7] ;
input \reg_sr_d1[7] ;
input \reg_sr_a1[6] ;
input \reg_sr_b1[6] ;
input \reg_sr_c1[6] ;
input \reg_sr_d1[6] ;
input \reg_sr_a1[5] ;
input \reg_sr_b1[5] ;
input \reg_sr_c1[5] ;
input \reg_sr_d1[5] ;
input \reg_sr_a1[4] ;
input \reg_sr_b1[4] ;
input \reg_sr_c1[4] ;
input \reg_sr_d1[4] ;
input \reg_sr_a1[3] ;
input \reg_sr_b1[3] ;
input \reg_sr_c1[3] ;
input \reg_sr_d1[3] ;
input \reg_sr_a1[2] ;
input \reg_sr_b1[2] ;
input \reg_sr_c1[2] ;
input \reg_sr_d1[2] ;
input \reg_sr_a1[1] ;
input \reg_sr_b1[1] ;
input \reg_sr_c1[1] ;
input \reg_sr_d1[1] ;
input \reg_sr_a1[0] ;
input \reg_sr_b1[0] ;
input \reg_sr_c1[0] ;
input \reg_sr_d1[0] ;
input \reg_rr_a1[7] ;
input \reg_rr_b1[7] ;
input \reg_rr_c1[7] ;
input \reg_rr_d1[7] ;
input \reg_rr_a1[6] ;
input \reg_rr_b1[6] ;
input \reg_rr_c1[6] ;
input \reg_rr_d1[6] ;
input \reg_rr_a1[5] ;
input \reg_rr_b1[5] ;
input \reg_rr_c1[5] ;
input \reg_rr_d1[5] ;
input \reg_rr_a1[4] ;
input \reg_rr_b1[4] ;
input \reg_rr_c1[4] ;
input \reg_rr_d1[4] ;
input \reg_rr_a1[3] ;
input \reg_rr_b1[3] ;
input \reg_rr_c1[3] ;
input \reg_rr_d1[3] ;
input \reg_rr_a1[2] ;
input \reg_rr_b1[2] ;
input \reg_rr_c1[2] ;
input \reg_rr_d1[2] ;
input \reg_rr_a1[1] ;
input \reg_rr_b1[1] ;
input \reg_rr_c1[1] ;
input \reg_rr_d1[1] ;
input \reg_rr_a1[0] ;
input \reg_rr_b1[0] ;
input \reg_rr_c1[0] ;
input \reg_rr_d1[0] ;
input \reg_sl_a1[5] ;
input \reg_sl_b1[5] ;
input \reg_sl_c1[5] ;
input \reg_sl_d1[5] ;
input \reg_sl_a1[4] ;
input \reg_sl_b1[4] ;
input \reg_sl_c1[4] ;
input \reg_sl_d1[4] ;
input \reg_sl_a1[3] ;
input \reg_sl_b1[3] ;
input \reg_sl_c1[3] ;
input \reg_sl_d1[3] ;
input \reg_sl_a1[2] ;
input \reg_sl_b1[2] ;
input \reg_sl_c1[2] ;
input \reg_sl_d1[2] ;
input \reg_sl_a1[1] ;
input \reg_sl_b1[1] ;
input \reg_sl_c1[1] ;
input \reg_sl_d1[1] ;
input \reg_sl_a1[0] ;
input \reg_sl_b1[0] ;
input \reg_sl_c1[0] ;
input \reg_sl_d1[0] ;
input ch_a1_key_release;
input ch_b1_key_release;
input ch_c1_key_release;
input ch_d1_key_release;
input ch_a1_key_off;
input ch_b1_key_off;
input ch_c1_key_off;
input ch_d1_key_off;
input ff_ch_a1_key_on;
input ch_a0_key_on;
input ff_reg_clone_key_a1;
input ff_ch_b1_key_on;
input ch_b0_key_on;
input ff_reg_clone_key_b1;
input ff_ch_c1_key_on;
input ch_c0_key_on;
input ff_reg_clone_key_c1;
input ff_ch_d1_key_on;
input ch_d0_key_on;
input ff_reg_clone_key_d1;
output \w_state_out[1]_5 ;
output \w_state_out[2]_5 ;
output \w_state_out[0] ;
output n1;
output n2;
output n3_15;
output n3_17_0;
output n3_19_1;
output n3_21_2;
output n3_23_3;
output n3_25_4;
output n3_27_5;
output o_17_6;
output o_19_7;
output o_21_8;
output o_23_9;
output o_25_10;
output o_27_11;
output o_31;
wire \ff_state_a[1]_3 ;
wire \ff_state_a[0]_3 ;
wire \ff_counter_a[19]_3 ;
wire \ff_counter_a[18]_3 ;
wire \ff_counter_a[17]_3 ;
wire \ff_counter_a[16]_3 ;
wire \ff_counter_a[15]_3 ;
wire \ff_counter_a[14]_3 ;
wire \ff_counter_a[13]_3 ;
wire \ff_counter_a[12]_3 ;
wire \ff_counter_a[11]_3 ;
wire \ff_counter_a[10]_3 ;
wire \ff_counter_a[9]_3 ;
wire \ff_counter_a[8]_3 ;
wire \ff_counter_a[7]_3 ;
wire \ff_counter_a[6]_3 ;
wire \ff_counter_a[5]_3 ;
wire \ff_counter_a[4]_3 ;
wire \ff_counter_a[3]_3 ;
wire \ff_counter_a[2]_3 ;
wire \ff_counter_a[1]_3 ;
wire \ff_counter_a[0]_3 ;
wire \ff_level_a[6]_3 ;
wire \ff_level_a[5]_3 ;
wire \ff_level_a[4]_3 ;
wire \ff_level_a[3]_3 ;
wire \ff_level_a[2]_3 ;
wire \ff_level_a[1]_3 ;
wire \ff_level_a[0]_3 ;
wire \ff_state_b[2]_3 ;
wire \ff_state_b[1]_3 ;
wire \ff_state_b[0]_3 ;
wire \ff_counter_b[19]_3 ;
wire \ff_counter_b[18]_3 ;
wire \ff_counter_b[17]_3 ;
wire \ff_counter_b[16]_3 ;
wire \ff_counter_b[15]_3 ;
wire \ff_counter_b[14]_3 ;
wire \ff_counter_b[13]_3 ;
wire \ff_counter_b[12]_3 ;
wire \ff_counter_b[11]_3 ;
wire \ff_counter_b[10]_3 ;
wire \ff_counter_b[9]_3 ;
wire \ff_counter_b[8]_3 ;
wire \ff_counter_b[7]_3 ;
wire \ff_counter_b[6]_3 ;
wire \ff_counter_b[5]_3 ;
wire \ff_counter_b[4]_3 ;
wire \ff_counter_b[3]_3 ;
wire \ff_counter_b[2]_3 ;
wire \ff_counter_b[1]_3 ;
wire \ff_counter_b[0]_3 ;
wire \ff_level_b[6]_3 ;
wire \ff_level_b[5]_3 ;
wire \ff_level_b[4]_3 ;
wire \ff_level_b[3]_3 ;
wire \ff_level_b[2]_3 ;
wire \ff_level_b[1]_3 ;
wire \ff_level_b[0]_3 ;
wire \ff_state_c[2]_3 ;
wire \ff_state_c[1]_3 ;
wire \ff_state_c[0]_3 ;
wire \ff_counter_c[19]_3 ;
wire \ff_counter_c[18]_3 ;
wire \ff_counter_c[17]_3 ;
wire \ff_counter_c[16]_3 ;
wire \ff_counter_c[15]_3 ;
wire \ff_counter_c[14]_3 ;
wire \ff_counter_c[13]_3 ;
wire \ff_counter_c[12]_3 ;
wire \ff_counter_c[11]_3 ;
wire \ff_counter_c[10]_3 ;
wire \ff_counter_c[9]_3 ;
wire \ff_counter_c[8]_3 ;
wire \ff_counter_c[7]_3 ;
wire \ff_counter_c[6]_3 ;
wire \ff_counter_c[5]_3 ;
wire \ff_counter_c[4]_3 ;
wire \ff_counter_c[3]_3 ;
wire \ff_counter_c[2]_3 ;
wire \ff_counter_c[1]_3 ;
wire \ff_counter_c[0]_3 ;
wire \ff_level_c[6]_3 ;
wire \ff_level_c[5]_3 ;
wire \ff_level_c[4]_3 ;
wire \ff_level_c[3]_3 ;
wire \ff_level_c[2]_3 ;
wire \ff_level_c[1]_3 ;
wire \ff_level_c[0]_3 ;
wire \ff_state_d[2]_3 ;
wire \ff_state_d[1]_3 ;
wire \ff_state_d[0]_3 ;
wire \ff_counter_d[19]_3 ;
wire \ff_counter_d[18]_3 ;
wire \ff_counter_d[17]_3 ;
wire \ff_counter_d[16]_3 ;
wire \ff_counter_d[15]_3 ;
wire \ff_counter_d[14]_3 ;
wire \ff_counter_d[13]_3 ;
wire \ff_counter_d[12]_3 ;
wire \ff_counter_d[11]_3 ;
wire \ff_counter_d[10]_3 ;
wire \ff_counter_d[9]_3 ;
wire \ff_counter_d[8]_3 ;
wire \ff_counter_d[7]_3 ;
wire \ff_counter_d[6]_3 ;
wire \ff_counter_d[5]_3 ;
wire \ff_counter_d[4]_3 ;
wire \ff_counter_d[3]_3 ;
wire \ff_counter_d[2]_3 ;
wire \ff_counter_d[1]_3 ;
wire \ff_counter_d[0]_3 ;
wire \ff_level_d[6]_3 ;
wire \ff_level_d[5]_3 ;
wire \ff_level_d[4]_3 ;
wire \ff_level_d[3]_3 ;
wire \ff_level_d[2]_3 ;
wire \ff_level_d[1]_3 ;
wire \ff_level_d[0]_3 ;
wire \ff_state_e[2]_3 ;
wire \ff_state_e[1]_3 ;
wire \ff_state_e[0]_3 ;
wire \ff_counter_e[19]_3 ;
wire \ff_counter_e[18]_3 ;
wire \ff_counter_e[17]_3 ;
wire \ff_counter_e[16]_3 ;
wire \ff_counter_e[15]_3 ;
wire \ff_counter_e[14]_3 ;
wire \ff_counter_e[13]_3 ;
wire \ff_counter_e[12]_3 ;
wire \ff_counter_e[11]_3 ;
wire \ff_counter_e[10]_3 ;
wire \ff_counter_e[9]_3 ;
wire \ff_counter_e[8]_3 ;
wire \ff_counter_e[7]_3 ;
wire \ff_counter_e[6]_3 ;
wire \ff_counter_e[5]_3 ;
wire \ff_counter_e[4]_3 ;
wire \ff_counter_e[3]_3 ;
wire \ff_counter_e[2]_3 ;
wire \ff_counter_e[1]_3 ;
wire \ff_counter_e[0]_3 ;
wire \ff_level_e[6]_3 ;
wire \ff_level_e[5]_3 ;
wire \ff_level_e[4]_3 ;
wire \ff_level_e[3]_3 ;
wire \ff_level_e[2]_3 ;
wire \ff_level_e[1]_3 ;
wire \ff_level_e[0]_3 ;
wire \ff_state_a[2]_3 ;
wire \counter_out[19]_3 ;
wire \counter_out[18]_3 ;
wire \counter_out[17]_3 ;
wire \counter_out[16]_3 ;
wire \counter_out[15]_3 ;
wire \counter_out[14]_3 ;
wire \counter_out[13]_3 ;
wire \counter_out[11]_3 ;
wire \counter_out[10]_3 ;
wire \counter_out[9]_3 ;
wire \counter_out[8]_3 ;
wire \counter_out[7]_3 ;
wire \counter_out[6]_3 ;
wire \level_out[0]_5 ;
wire \level_out[1]_5 ;
wire \level_out[2]_5 ;
wire \level_out[3]_5 ;
wire \level_out[4]_5 ;
wire \level_out[5]_5 ;
wire \level_out[6]_5 ;
wire \w_state_out[1]_5 ;
wire \w_state_out[2]_5 ;
wire \counter_out[0]_5 ;
wire \counter_out[1]_5 ;
wire \counter_out[3]_5 ;
wire \counter_out[4]_5 ;
wire \counter_out[5]_5 ;
wire \w_state_out[0] ;
wire \counter_out[12]_19_161 ;
wire \counter_out[2]_11 ;
wire n3_33;
wire n3_35;
wire n3_37;
wire n3_39;
wire n3_41_140;
wire n3_43_144;
wire n3_45_152;
wire n3_47_148;
wire n3_33_129;
wire n3_35_133;
wire n3_37_136;
wire n3_39_139;
wire n3_41_143;
wire n3_43_147;
wire n3_45_156;
wire n3_47_151;
wire n3_33_128;
wire n3_35_131;
wire n3_37_134;
wire n3_39_137;
wire n3_41_141;
wire n3_43_145;
wire n3_45_154;
wire n3_47_149;
wire n3_33_130;
wire n3_35_132;
wire n3_37_135;
wire n3_39_138;
wire n3_41_142;
wire n3_43_146;
wire n3_45_155;
wire n3_47_150;
wire n3_25_160;
wire n3_27_153;
wire n3_29_158;
wire n3_31_126;
wire n3_33_159;
wire n3_35_157;
wire n3_5_105;
wire n3_5;
wire n3_7_106;
wire n3_9_104;
wire n3_11_127;
wire n3_41_113;
wire n3_43_114;
wire n3_45_116;
wire n3_47_115;
wire n3_49_118;
wire n3_51_117;
wire n3_53_101;
wire n3_55_120;
wire n3_57_122;
wire n3_59_121;
wire n3_61_119;
wire n3_63_123;
wire n3_65_102;
wire n3_67_124;
wire n3_69_112;
wire n3_71_111;
wire n3_73_110;
wire n3_75_109;
wire n3_77_108;
wire n3_79_107;
wire n3_3_103;
wire n1;
wire n2;
wire n3_15;
wire n3_17_0;
wire n3_19_1;
wire n3_21_2;
wire n3_23_3;
wire n3_25_4;
wire n3_27_5;
wire o_17_6;
wire o_19_7;
wire o_21_8;
wire o_23_9;
wire o_25_10;
wire o_27_11;
wire o_29_125;
wire o_31;
wire o_33;
wire VCC;
wire GND;
DFFCE \ff_state_a[1]_ins11586  (
.D(\w_state_out[1]_5 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_state_a[1]_3 ) 
);
DFFCE \ff_state_a[0]_ins11587  (
.D(\w_state_out[0] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_state_a[0]_3 ) 
);
DFFCE \ff_counter_a[19]_ins11588  (
.D(\counter_out[19]_3 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[19]_3 ) 
);
DFFCE \ff_counter_a[18]_ins11589  (
.D(\counter_out[18]_3 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[18]_3 ) 
);
DFFCE \ff_counter_a[17]_ins11590  (
.D(\counter_out[17]_3 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[17]_3 ) 
);
DFFCE \ff_counter_a[16]_ins11591  (
.D(\counter_out[16]_3 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[16]_3 ) 
);
DFFCE \ff_counter_a[15]_ins11592  (
.D(\counter_out[15]_3 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[15]_3 ) 
);
DFFCE \ff_counter_a[14]_ins11593  (
.D(\counter_out[14]_3 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[14]_3 ) 
);
DFFCE \ff_counter_a[13]_ins11594  (
.D(\counter_out[13]_3 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[13]_3 ) 
);
DFFCE \ff_counter_a[12]_ins11595  (
.D(\counter_out[12]_19_161 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[12]_3 ) 
);
DFFCE \ff_counter_a[11]_ins11596  (
.D(\counter_out[11]_3 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[11]_3 ) 
);
DFFCE \ff_counter_a[10]_ins11597  (
.D(\counter_out[10]_3 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[10]_3 ) 
);
DFFCE \ff_counter_a[9]_ins11598  (
.D(\counter_out[9]_3 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[9]_3 ) 
);
DFFCE \ff_counter_a[8]_ins11599  (
.D(\counter_out[8]_3 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[8]_3 ) 
);
DFFCE \ff_counter_a[7]_ins11600  (
.D(\counter_out[7]_3 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[7]_3 ) 
);
DFFCE \ff_counter_a[6]_ins11601  (
.D(\counter_out[6]_3 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[6]_3 ) 
);
DFFCE \ff_counter_a[5]_ins11602  (
.D(\counter_out[5]_5 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[5]_3 ) 
);
DFFCE \ff_counter_a[4]_ins11603  (
.D(\counter_out[4]_5 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[4]_3 ) 
);
DFFCE \ff_counter_a[3]_ins11604  (
.D(\counter_out[3]_5 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[3]_3 ) 
);
DFFCE \ff_counter_a[2]_ins11605  (
.D(\counter_out[2]_11 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[2]_3 ) 
);
DFFCE \ff_counter_a[1]_ins11606  (
.D(\counter_out[1]_5 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[1]_3 ) 
);
DFFCE \ff_counter_a[0]_ins11607  (
.D(\counter_out[0]_5 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_counter_a[0]_3 ) 
);
DFFCE \ff_level_a[6]_ins11608  (
.D(\level_out[6]_5 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_level_a[6]_3 ) 
);
DFFCE \ff_level_a[5]_ins11609  (
.D(\level_out[5]_5 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_level_a[5]_3 ) 
);
DFFCE \ff_level_a[4]_ins11610  (
.D(\level_out[4]_5 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_level_a[4]_3 ) 
);
DFFCE \ff_level_a[3]_ins11611  (
.D(\level_out[3]_5 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_level_a[3]_3 ) 
);
DFFCE \ff_level_a[2]_ins11612  (
.D(\level_out[2]_5 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_level_a[2]_3 ) 
);
DFFCE \ff_level_a[1]_ins11613  (
.D(\level_out[1]_5 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_level_a[1]_3 ) 
);
DFFCE \ff_level_a[0]_ins11614  (
.D(\level_out[0]_5 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_level_a[0]_3 ) 
);
DFFCE \ff_state_b[2]_ins11615  (
.D(\w_state_out[2]_5 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_state_b[2]_3 ) 
);
DFFCE \ff_state_b[1]_ins11616  (
.D(\w_state_out[1]_5 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_state_b[1]_3 ) 
);
DFFCE \ff_state_b[0]_ins11617  (
.D(\w_state_out[0] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_state_b[0]_3 ) 
);
DFFCE \ff_counter_b[19]_ins11618  (
.D(\counter_out[19]_3 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[19]_3 ) 
);
DFFCE \ff_counter_b[18]_ins11619  (
.D(\counter_out[18]_3 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[18]_3 ) 
);
DFFCE \ff_counter_b[17]_ins11620  (
.D(\counter_out[17]_3 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[17]_3 ) 
);
DFFCE \ff_counter_b[16]_ins11621  (
.D(\counter_out[16]_3 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[16]_3 ) 
);
DFFCE \ff_counter_b[15]_ins11622  (
.D(\counter_out[15]_3 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[15]_3 ) 
);
DFFCE \ff_counter_b[14]_ins11623  (
.D(\counter_out[14]_3 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[14]_3 ) 
);
DFFCE \ff_counter_b[13]_ins11624  (
.D(\counter_out[13]_3 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[13]_3 ) 
);
DFFCE \ff_counter_b[12]_ins11625  (
.D(\counter_out[12]_19_161 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[12]_3 ) 
);
DFFCE \ff_counter_b[11]_ins11626  (
.D(\counter_out[11]_3 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[11]_3 ) 
);
DFFCE \ff_counter_b[10]_ins11627  (
.D(\counter_out[10]_3 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[10]_3 ) 
);
DFFCE \ff_counter_b[9]_ins11628  (
.D(\counter_out[9]_3 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[9]_3 ) 
);
DFFCE \ff_counter_b[8]_ins11629  (
.D(\counter_out[8]_3 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[8]_3 ) 
);
DFFCE \ff_counter_b[7]_ins11630  (
.D(\counter_out[7]_3 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[7]_3 ) 
);
DFFCE \ff_counter_b[6]_ins11631  (
.D(\counter_out[6]_3 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[6]_3 ) 
);
DFFCE \ff_counter_b[5]_ins11632  (
.D(\counter_out[5]_5 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[5]_3 ) 
);
DFFCE \ff_counter_b[4]_ins11633  (
.D(\counter_out[4]_5 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[4]_3 ) 
);
DFFCE \ff_counter_b[3]_ins11634  (
.D(\counter_out[3]_5 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[3]_3 ) 
);
DFFCE \ff_counter_b[2]_ins11635  (
.D(\counter_out[2]_11 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[2]_3 ) 
);
DFFCE \ff_counter_b[1]_ins11636  (
.D(\counter_out[1]_5 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[1]_3 ) 
);
DFFCE \ff_counter_b[0]_ins11637  (
.D(\counter_out[0]_5 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_counter_b[0]_3 ) 
);
DFFCE \ff_level_b[6]_ins11638  (
.D(\level_out[6]_5 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_level_b[6]_3 ) 
);
DFFCE \ff_level_b[5]_ins11639  (
.D(\level_out[5]_5 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_level_b[5]_3 ) 
);
DFFCE \ff_level_b[4]_ins11640  (
.D(\level_out[4]_5 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_level_b[4]_3 ) 
);
DFFCE \ff_level_b[3]_ins11641  (
.D(\level_out[3]_5 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_level_b[3]_3 ) 
);
DFFCE \ff_level_b[2]_ins11642  (
.D(\level_out[2]_5 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_level_b[2]_3 ) 
);
DFFCE \ff_level_b[1]_ins11643  (
.D(\level_out[1]_5 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_level_b[1]_3 ) 
);
DFFCE \ff_level_b[0]_ins11644  (
.D(\level_out[0]_5 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_level_b[0]_3 ) 
);
DFFCE \ff_state_c[2]_ins11645  (
.D(\w_state_out[2]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_state_c[2]_3 ) 
);
DFFCE \ff_state_c[1]_ins11646  (
.D(\w_state_out[1]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_state_c[1]_3 ) 
);
DFFCE \ff_state_c[0]_ins11647  (
.D(\w_state_out[0] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_state_c[0]_3 ) 
);
DFFCE \ff_counter_c[19]_ins11648  (
.D(\counter_out[19]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[19]_3 ) 
);
DFFCE \ff_counter_c[18]_ins11649  (
.D(\counter_out[18]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[18]_3 ) 
);
DFFCE \ff_counter_c[17]_ins11650  (
.D(\counter_out[17]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[17]_3 ) 
);
DFFCE \ff_counter_c[16]_ins11651  (
.D(\counter_out[16]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[16]_3 ) 
);
DFFCE \ff_counter_c[15]_ins11652  (
.D(\counter_out[15]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[15]_3 ) 
);
DFFCE \ff_counter_c[14]_ins11653  (
.D(\counter_out[14]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[14]_3 ) 
);
DFFCE \ff_counter_c[13]_ins11654  (
.D(\counter_out[13]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[13]_3 ) 
);
DFFCE \ff_counter_c[12]_ins11655  (
.D(\counter_out[12]_19_161 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[12]_3 ) 
);
DFFCE \ff_counter_c[11]_ins11656  (
.D(\counter_out[11]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[11]_3 ) 
);
DFFCE \ff_counter_c[10]_ins11657  (
.D(\counter_out[10]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[10]_3 ) 
);
DFFCE \ff_counter_c[9]_ins11658  (
.D(\counter_out[9]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[9]_3 ) 
);
DFFCE \ff_counter_c[8]_ins11659  (
.D(\counter_out[8]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[8]_3 ) 
);
DFFCE \ff_counter_c[7]_ins11660  (
.D(\counter_out[7]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[7]_3 ) 
);
DFFCE \ff_counter_c[6]_ins11661  (
.D(\counter_out[6]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[6]_3 ) 
);
DFFCE \ff_counter_c[5]_ins11662  (
.D(\counter_out[5]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[5]_3 ) 
);
DFFCE \ff_counter_c[4]_ins11663  (
.D(\counter_out[4]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[4]_3 ) 
);
DFFCE \ff_counter_c[3]_ins11664  (
.D(\counter_out[3]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[3]_3 ) 
);
DFFCE \ff_counter_c[2]_ins11665  (
.D(\counter_out[2]_11 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[2]_3 ) 
);
DFFCE \ff_counter_c[1]_ins11666  (
.D(\counter_out[1]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[1]_3 ) 
);
DFFCE \ff_counter_c[0]_ins11667  (
.D(\counter_out[0]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[0]_3 ) 
);
DFFCE \ff_level_c[6]_ins11668  (
.D(\level_out[6]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[6]_3 ) 
);
DFFCE \ff_level_c[5]_ins11669  (
.D(\level_out[5]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[5]_3 ) 
);
DFFCE \ff_level_c[4]_ins11670  (
.D(\level_out[4]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[4]_3 ) 
);
DFFCE \ff_level_c[3]_ins11671  (
.D(\level_out[3]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[3]_3 ) 
);
DFFCE \ff_level_c[2]_ins11672  (
.D(\level_out[2]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[2]_3 ) 
);
DFFCE \ff_level_c[1]_ins11673  (
.D(\level_out[1]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[1]_3 ) 
);
DFFCE \ff_level_c[0]_ins11674  (
.D(\level_out[0]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[0]_3 ) 
);
DFFCE \ff_state_d[2]_ins11675  (
.D(\w_state_out[2]_5 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_state_d[2]_3 ) 
);
DFFCE \ff_state_d[1]_ins11676  (
.D(\w_state_out[1]_5 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_state_d[1]_3 ) 
);
DFFCE \ff_state_d[0]_ins11677  (
.D(\w_state_out[0] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_state_d[0]_3 ) 
);
DFFCE \ff_counter_d[19]_ins11678  (
.D(\counter_out[19]_3 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[19]_3 ) 
);
DFFCE \ff_counter_d[18]_ins11679  (
.D(\counter_out[18]_3 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[18]_3 ) 
);
DFFCE \ff_counter_d[17]_ins11680  (
.D(\counter_out[17]_3 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[17]_3 ) 
);
DFFCE \ff_counter_d[16]_ins11681  (
.D(\counter_out[16]_3 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[16]_3 ) 
);
DFFCE \ff_counter_d[15]_ins11682  (
.D(\counter_out[15]_3 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[15]_3 ) 
);
DFFCE \ff_counter_d[14]_ins11683  (
.D(\counter_out[14]_3 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[14]_3 ) 
);
DFFCE \ff_counter_d[13]_ins11684  (
.D(\counter_out[13]_3 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[13]_3 ) 
);
DFFCE \ff_counter_d[12]_ins11685  (
.D(\counter_out[12]_19_161 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[12]_3 ) 
);
DFFCE \ff_counter_d[11]_ins11686  (
.D(\counter_out[11]_3 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[11]_3 ) 
);
DFFCE \ff_counter_d[10]_ins11687  (
.D(\counter_out[10]_3 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[10]_3 ) 
);
DFFCE \ff_counter_d[9]_ins11688  (
.D(\counter_out[9]_3 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[9]_3 ) 
);
DFFCE \ff_counter_d[8]_ins11689  (
.D(\counter_out[8]_3 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[8]_3 ) 
);
DFFCE \ff_counter_d[7]_ins11690  (
.D(\counter_out[7]_3 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[7]_3 ) 
);
DFFCE \ff_counter_d[6]_ins11691  (
.D(\counter_out[6]_3 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[6]_3 ) 
);
DFFCE \ff_counter_d[5]_ins11692  (
.D(\counter_out[5]_5 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[5]_3 ) 
);
DFFCE \ff_counter_d[4]_ins11693  (
.D(\counter_out[4]_5 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[4]_3 ) 
);
DFFCE \ff_counter_d[3]_ins11694  (
.D(\counter_out[3]_5 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[3]_3 ) 
);
DFFCE \ff_counter_d[2]_ins11695  (
.D(\counter_out[2]_11 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[2]_3 ) 
);
DFFCE \ff_counter_d[1]_ins11696  (
.D(\counter_out[1]_5 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[1]_3 ) 
);
DFFCE \ff_counter_d[0]_ins11697  (
.D(\counter_out[0]_5 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_counter_d[0]_3 ) 
);
DFFCE \ff_level_d[6]_ins11698  (
.D(\level_out[6]_5 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_level_d[6]_3 ) 
);
DFFCE \ff_level_d[5]_ins11699  (
.D(\level_out[5]_5 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_level_d[5]_3 ) 
);
DFFCE \ff_level_d[4]_ins11700  (
.D(\level_out[4]_5 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_level_d[4]_3 ) 
);
DFFCE \ff_level_d[3]_ins11701  (
.D(\level_out[3]_5 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_level_d[3]_3 ) 
);
DFFCE \ff_level_d[2]_ins11702  (
.D(\level_out[2]_5 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_level_d[2]_3 ) 
);
DFFCE \ff_level_d[1]_ins11703  (
.D(\level_out[1]_5 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_level_d[1]_3 ) 
);
DFFCE \ff_level_d[0]_ins11704  (
.D(\level_out[0]_5 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_level_d[0]_3 ) 
);
DFFCE \ff_state_e[2]_ins11705  (
.D(\w_state_out[2]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_state_e[2]_3 ) 
);
DFFCE \ff_state_e[1]_ins11706  (
.D(\w_state_out[1]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_state_e[1]_3 ) 
);
DFFCE \ff_state_e[0]_ins11707  (
.D(\w_state_out[0] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_state_e[0]_3 ) 
);
DFFCE \ff_counter_e[19]_ins11708  (
.D(\counter_out[19]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[19]_3 ) 
);
DFFCE \ff_counter_e[18]_ins11709  (
.D(\counter_out[18]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[18]_3 ) 
);
DFFCE \ff_counter_e[17]_ins11710  (
.D(\counter_out[17]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[17]_3 ) 
);
DFFCE \ff_counter_e[16]_ins11711  (
.D(\counter_out[16]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[16]_3 ) 
);
DFFCE \ff_counter_e[15]_ins11712  (
.D(\counter_out[15]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[15]_3 ) 
);
DFFCE \ff_counter_e[14]_ins11713  (
.D(\counter_out[14]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[14]_3 ) 
);
DFFCE \ff_counter_e[13]_ins11714  (
.D(\counter_out[13]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[13]_3 ) 
);
DFFCE \ff_counter_e[12]_ins11715  (
.D(\counter_out[12]_19_161 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[12]_3 ) 
);
DFFCE \ff_counter_e[11]_ins11716  (
.D(\counter_out[11]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[11]_3 ) 
);
DFFCE \ff_counter_e[10]_ins11717  (
.D(\counter_out[10]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[10]_3 ) 
);
DFFCE \ff_counter_e[9]_ins11718  (
.D(\counter_out[9]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[9]_3 ) 
);
DFFCE \ff_counter_e[8]_ins11719  (
.D(\counter_out[8]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[8]_3 ) 
);
DFFCE \ff_counter_e[7]_ins11720  (
.D(\counter_out[7]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[7]_3 ) 
);
DFFCE \ff_counter_e[6]_ins11721  (
.D(\counter_out[6]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[6]_3 ) 
);
DFFCE \ff_counter_e[5]_ins11722  (
.D(\counter_out[5]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[5]_3 ) 
);
DFFCE \ff_counter_e[4]_ins11723  (
.D(\counter_out[4]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[4]_3 ) 
);
DFFCE \ff_counter_e[3]_ins11724  (
.D(\counter_out[3]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[3]_3 ) 
);
DFFCE \ff_counter_e[2]_ins11725  (
.D(\counter_out[2]_11 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[2]_3 ) 
);
DFFCE \ff_counter_e[1]_ins11726  (
.D(\counter_out[1]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[1]_3 ) 
);
DFFCE \ff_counter_e[0]_ins11727  (
.D(\counter_out[0]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[0]_3 ) 
);
DFFCE \ff_level_e[6]_ins11728  (
.D(\level_out[6]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[6]_3 ) 
);
DFFCE \ff_level_e[5]_ins11729  (
.D(\level_out[5]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[5]_3 ) 
);
DFFCE \ff_level_e[4]_ins11730  (
.D(\level_out[4]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[4]_3 ) 
);
DFFCE \ff_level_e[3]_ins11731  (
.D(\level_out[3]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[3]_3 ) 
);
DFFCE \ff_level_e[2]_ins11732  (
.D(\level_out[2]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[2]_3 ) 
);
DFFCE \ff_level_e[1]_ins11733  (
.D(\level_out[1]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[1]_3 ) 
);
DFFCE \ff_level_e[0]_ins11734  (
.D(\level_out[0]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[0]_3 ) 
);
DFFCE \ff_state_a[2]_ins11735  (
.D(\w_state_out[2]_5 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_state_a[2]_3 ) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator  u_adsr_envelope_generator (
.o_27_11(o_27_11),
.o_25_10(o_25_10),
.o_23_9(o_23_9),
.o_21_8(o_21_8),
.o_19_7(o_19_7),
.o_17_6(o_17_6),
.o_33(o_33),
.\ff_counter_e[13]_3 (\ff_counter_e[13]_3 ),
.o_29(o_29),
.n3_53_101(n3_53_101),
.\ff_active[2] (\ff_active[2] ),
.n3_39(n3_39),
.\ff_counter_e[7]_3 (\ff_counter_e[7]_3 ),
.n3_65_102(n3_65_102),
.\frequency_count_out[11] (\frequency_count_out[11] ),
.o(o),
.n3_3_103(n3_3_103),
.n3_5(n3_5),
.n3_9_104(n3_9_104),
.\ff_state_e[1]_3 (\ff_state_e[1]_3 ),
.n3_5_105(n3_5_105),
.n3_7_106(n3_7_106),
.\ff_state_e[2]_3 (\ff_state_e[2]_3 ),
.\ff_counter_e[0]_3 (\ff_counter_e[0]_3 ),
.n3_79_107(n3_79_107),
.\ff_counter_e[1]_3 (\ff_counter_e[1]_3 ),
.n3_77_108(n3_77_108),
.\ff_counter_e[2]_3 (\ff_counter_e[2]_3 ),
.n3_75_109(n3_75_109),
.\ff_counter_e[3]_3 (\ff_counter_e[3]_3 ),
.n3_73_110(n3_73_110),
.\ff_counter_e[4]_3 (\ff_counter_e[4]_3 ),
.n3_71_111(n3_71_111),
.\ff_counter_e[5]_3 (\ff_counter_e[5]_3 ),
.n3_69_112(n3_69_112),
.\ff_counter_e[19]_3 (\ff_counter_e[19]_3 ),
.n3_41_113(n3_41_113),
.\ff_counter_e[18]_3 (\ff_counter_e[18]_3 ),
.n3_43_114(n3_43_114),
.\ff_counter_e[16]_3 (\ff_counter_e[16]_3 ),
.n3_47_115(n3_47_115),
.\ff_counter_e[17]_3 (\ff_counter_e[17]_3 ),
.n3_45_116(n3_45_116),
.\ff_counter_e[14]_3 (\ff_counter_e[14]_3 ),
.n3_51_117(n3_51_117),
.\ff_counter_e[15]_3 (\ff_counter_e[15]_3 ),
.n3_49_118(n3_49_118),
.\ff_counter_e[9]_3 (\ff_counter_e[9]_3 ),
.n3_61_119(n3_61_119),
.\ff_counter_e[12]_3 (\ff_counter_e[12]_3 ),
.n3_55_120(n3_55_120),
.\ff_counter_e[10]_3 (\ff_counter_e[10]_3 ),
.n3_59_121(n3_59_121),
.\ff_counter_e[11]_3 (\ff_counter_e[11]_3 ),
.n3_57_122(n3_57_122),
.\ff_reg_ar_e1[4] (\ff_reg_ar_e1[4] ),
.\reg_ar_e0[4] (\reg_ar_e0[4] ),
.ff_reg_clone_adsr_e1(ff_reg_clone_adsr_e1),
.\ff_counter_e[8]_3 (\ff_counter_e[8]_3 ),
.n3_63_123(n3_63_123),
.\ff_counter_e[6]_3 (\ff_counter_e[6]_3 ),
.n3_67_124(n3_67_124),
.ff_ch_e1_key_off(ff_ch_e1_key_off),
.ch_e0_key_off(ch_e0_key_off),
.ff_reg_clone_key_e1(ff_reg_clone_key_e1),
.o_29_125(o_29_125),
.o_31(o_31),
.ff_ch_e1_key_release(ff_ch_e1_key_release),
.ch_e0_key_release(ch_e0_key_release),
.n3_31_126(n3_31_126),
.n3_11_127(n3_11_127),
.\ff_active[0] (\ff_active[0] ),
.\ff_active[1] (\ff_active[1] ),
.\ff_state_e[0]_3 (\ff_state_e[0]_3 ),
.n3_33(n3_33),
.n3_33_128(n3_33_128),
.n3_33_129(n3_33_129),
.n3_33_130(n3_33_130),
.n3_35(n3_35),
.n3_35_131(n3_35_131),
.n3_35_132(n3_35_132),
.n3_35_133(n3_35_133),
.n3_37(n3_37),
.n3_37_134(n3_37_134),
.n3_37_135(n3_37_135),
.n3_37_136(n3_37_136),
.n3_39_137(n3_39_137),
.n3_39_138(n3_39_138),
.n3_39_139(n3_39_139),
.n3_41_140(n3_41_140),
.n3_41_141(n3_41_141),
.n3_41_142(n3_41_142),
.n3_41_143(n3_41_143),
.n3_43_144(n3_43_144),
.n3_43_145(n3_43_145),
.n3_43_146(n3_43_146),
.n3_43_147(n3_43_147),
.n3_47_148(n3_47_148),
.n3_47_149(n3_47_149),
.n3_47_150(n3_47_150),
.n3_47_151(n3_47_151),
.n3_45_152(n3_45_152),
.n3_19_1(n3_19_1),
.n3_21_2(n3_21_2),
.n3_23_3(n3_23_3),
.n3_15(n3_15),
.n3_17_0(n3_17_0),
.n3_25_4(n3_25_4),
.\ff_level_e[2]_3 (\ff_level_e[2]_3 ),
.\ff_level_e[3]_3 (\ff_level_e[3]_3 ),
.\ff_level_e[4]_3 (\ff_level_e[4]_3 ),
.\ff_level_e[5]_3 (\ff_level_e[5]_3 ),
.\ff_level_e[0]_3 (\ff_level_e[0]_3 ),
.\ff_level_e[1]_3 (\ff_level_e[1]_3 ),
.\ff_reg_sl_e1[2] (\ff_reg_sl_e1[2] ),
.\reg_sl_e0[2] (\reg_sl_e0[2] ),
.n3_27_153(n3_27_153),
.n3_45_154(n3_45_154),
.n3_45_155(n3_45_155),
.n3_45_156(n3_45_156),
.\reg_ar_e0[7] (\reg_ar_e0[7] ),
.\ff_reg_ar_e1[7] (\ff_reg_ar_e1[7] ),
.\ff_reg_sr_e1[7] (\ff_reg_sr_e1[7] ),
.\reg_sr_e0[7] (\reg_sr_e0[7] ),
.\ff_reg_dr_e1[7] (\ff_reg_dr_e1[7] ),
.\reg_dr_e0[7] (\reg_dr_e0[7] ),
.\ff_reg_rr_e1[7] (\ff_reg_rr_e1[7] ),
.\reg_rr_e0[7] (\reg_rr_e0[7] ),
.\ff_reg_ar_e1[6] (\ff_reg_ar_e1[6] ),
.\reg_ar_e0[6] (\reg_ar_e0[6] ),
.\ff_reg_sr_e1[6] (\ff_reg_sr_e1[6] ),
.\reg_sr_e0[6] (\reg_sr_e0[6] ),
.\ff_reg_rr_e1[6] (\ff_reg_rr_e1[6] ),
.\reg_rr_e0[6] (\reg_rr_e0[6] ),
.\ff_reg_dr_e1[6] (\ff_reg_dr_e1[6] ),
.\reg_dr_e0[6] (\reg_dr_e0[6] ),
.\ff_reg_ar_e1[5] (\ff_reg_ar_e1[5] ),
.\reg_ar_e0[5] (\reg_ar_e0[5] ),
.\ff_reg_sr_e1[5] (\ff_reg_sr_e1[5] ),
.\reg_sr_e0[5] (\reg_sr_e0[5] ),
.\ff_reg_rr_e1[5] (\ff_reg_rr_e1[5] ),
.\reg_rr_e0[5] (\reg_rr_e0[5] ),
.\ff_reg_dr_e1[5] (\ff_reg_dr_e1[5] ),
.\reg_dr_e0[5] (\reg_dr_e0[5] ),
.\ff_reg_sr_e1[4] (\ff_reg_sr_e1[4] ),
.\reg_sr_e0[4] (\reg_sr_e0[4] ),
.\ff_reg_rr_e1[4] (\ff_reg_rr_e1[4] ),
.\reg_rr_e0[4] (\reg_rr_e0[4] ),
.\ff_reg_dr_e1[4] (\ff_reg_dr_e1[4] ),
.\reg_dr_e0[4] (\reg_dr_e0[4] ),
.\ff_reg_ar_e1[3] (\ff_reg_ar_e1[3] ),
.\reg_ar_e0[3] (\reg_ar_e0[3] ),
.\ff_reg_sr_e1[3] (\ff_reg_sr_e1[3] ),
.\reg_sr_e0[3] (\reg_sr_e0[3] ),
.\ff_reg_rr_e1[3] (\ff_reg_rr_e1[3] ),
.\reg_rr_e0[3] (\reg_rr_e0[3] ),
.\ff_reg_dr_e1[3] (\ff_reg_dr_e1[3] ),
.\reg_dr_e0[3] (\reg_dr_e0[3] ),
.\ff_reg_ar_e1[2] (\ff_reg_ar_e1[2] ),
.\reg_ar_e0[2] (\reg_ar_e0[2] ),
.\ff_reg_sr_e1[2] (\ff_reg_sr_e1[2] ),
.\reg_sr_e0[2] (\reg_sr_e0[2] ),
.\ff_reg_rr_e1[2] (\ff_reg_rr_e1[2] ),
.\reg_rr_e0[2] (\reg_rr_e0[2] ),
.\ff_reg_dr_e1[2] (\ff_reg_dr_e1[2] ),
.\reg_dr_e0[2] (\reg_dr_e0[2] ),
.\ff_reg_ar_e1[0] (\ff_reg_ar_e1[0] ),
.\reg_ar_e0[0] (\reg_ar_e0[0] ),
.\ff_reg_sr_e1[0] (\ff_reg_sr_e1[0] ),
.\reg_sr_e0[0] (\reg_sr_e0[0] ),
.\ff_reg_rr_e1[0] (\ff_reg_rr_e1[0] ),
.\reg_rr_e0[0] (\reg_rr_e0[0] ),
.\ff_reg_dr_e1[0] (\ff_reg_dr_e1[0] ),
.\reg_dr_e0[0] (\reg_dr_e0[0] ),
.\ff_reg_ar_e1[1] (\ff_reg_ar_e1[1] ),
.\reg_ar_e0[1] (\reg_ar_e0[1] ),
.\ff_reg_sl_e1[3] (\ff_reg_sl_e1[3] ),
.\reg_sl_e0[3] (\reg_sl_e0[3] ),
.\reg_sl_e0[0] (\reg_sl_e0[0] ),
.\ff_reg_sl_e1[0] (\ff_reg_sl_e1[0] ),
.n3_35_157(n3_35_157),
.\ff_reg_sl_e1[1] (\ff_reg_sl_e1[1] ),
.\reg_sl_e0[1] (\reg_sl_e0[1] ),
.\ff_reg_sl_e1[4] (\ff_reg_sl_e1[4] ),
.\reg_sl_e0[4] (\reg_sl_e0[4] ),
.\ff_reg_sl_e1[5] (\ff_reg_sl_e1[5] ),
.\reg_sl_e0[5] (\reg_sl_e0[5] ),
.\ff_reg_sr_e1[1] (\ff_reg_sr_e1[1] ),
.\reg_sr_e0[1] (\reg_sr_e0[1] ),
.\ff_reg_rr_e1[1] (\ff_reg_rr_e1[1] ),
.\reg_rr_e0[1] (\reg_rr_e0[1] ),
.\ff_reg_dr_e1[1] (\ff_reg_dr_e1[1] ),
.\reg_dr_e0[1] (\reg_dr_e0[1] ),
.n3_29_158(n3_29_158),
.n3_33_159(n3_33_159),
.n3_25_160(n3_25_160),
.n3_27_5(n3_27_5),
.\counter_out[19]_3 (\counter_out[19]_3 ),
.\counter_out[18]_3 (\counter_out[18]_3 ),
.\counter_out[17]_3 (\counter_out[17]_3 ),
.\counter_out[16]_3 (\counter_out[16]_3 ),
.\counter_out[15]_3 (\counter_out[15]_3 ),
.\counter_out[14]_3 (\counter_out[14]_3 ),
.\counter_out[13]_3 (\counter_out[13]_3 ),
.\counter_out[11]_3 (\counter_out[11]_3 ),
.\counter_out[10]_3 (\counter_out[10]_3 ),
.\counter_out[9]_3 (\counter_out[9]_3 ),
.\counter_out[8]_3 (\counter_out[8]_3 ),
.\counter_out[7]_3 (\counter_out[7]_3 ),
.\counter_out[6]_3 (\counter_out[6]_3 ),
.\level_out[0]_5 (\level_out[0]_5 ),
.\level_out[1]_5 (\level_out[1]_5 ),
.\level_out[2]_5 (\level_out[2]_5 ),
.\level_out[3]_5 (\level_out[3]_5 ),
.\level_out[4]_5 (\level_out[4]_5 ),
.\level_out[5]_5 (\level_out[5]_5 ),
.\level_out[6]_5 (\level_out[6]_5 ),
.\w_state_out[1]_5 (\w_state_out[1]_5 ),
.\w_state_out[2]_5 (\w_state_out[2]_5 ),
.\counter_out[0]_5 (\counter_out[0]_5 ),
.\counter_out[1]_5 (\counter_out[1]_5 ),
.\counter_out[3]_5 (\counter_out[3]_5 ),
.\counter_out[4]_5 (\counter_out[4]_5 ),
.\counter_out[5]_5 (\counter_out[5]_5 ),
.\w_state_out[0] (\w_state_out[0] ),
.\counter_out[12]_19_161 (\counter_out[12]_19_161 ),
.\counter_out[2]_11 (\counter_out[2]_11 ) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_ar_selector  u_ar_selector (
.\reg_ar_a1[7] (\reg_ar_a1[7] ),
.\reg_ar_b1[7] (\reg_ar_b1[7] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_ar_c1[7] (\reg_ar_c1[7] ),
.\reg_ar_d1[7] (\reg_ar_d1[7] ),
.\reg_ar_a1[6] (\reg_ar_a1[6] ),
.\reg_ar_b1[6] (\reg_ar_b1[6] ),
.\reg_ar_c1[6] (\reg_ar_c1[6] ),
.\reg_ar_d1[6] (\reg_ar_d1[6] ),
.\reg_ar_a1[5] (\reg_ar_a1[5] ),
.\reg_ar_b1[5] (\reg_ar_b1[5] ),
.\reg_ar_c1[5] (\reg_ar_c1[5] ),
.\reg_ar_d1[5] (\reg_ar_d1[5] ),
.\reg_ar_a1[4] (\reg_ar_a1[4] ),
.\reg_ar_b1[4] (\reg_ar_b1[4] ),
.\reg_ar_c1[4] (\reg_ar_c1[4] ),
.\reg_ar_d1[4] (\reg_ar_d1[4] ),
.\reg_ar_a1[3] (\reg_ar_a1[3] ),
.\reg_ar_b1[3] (\reg_ar_b1[3] ),
.\reg_ar_c1[3] (\reg_ar_c1[3] ),
.\reg_ar_d1[3] (\reg_ar_d1[3] ),
.\reg_ar_a1[2] (\reg_ar_a1[2] ),
.\reg_ar_b1[2] (\reg_ar_b1[2] ),
.\reg_ar_c1[2] (\reg_ar_c1[2] ),
.\reg_ar_d1[2] (\reg_ar_d1[2] ),
.\reg_ar_a1[1] (\reg_ar_a1[1] ),
.\reg_ar_b1[1] (\reg_ar_b1[1] ),
.\reg_ar_c1[1] (\reg_ar_c1[1] ),
.\reg_ar_d1[1] (\reg_ar_d1[1] ),
.\reg_ar_a1[0] (\reg_ar_a1[0] ),
.\reg_ar_b1[0] (\reg_ar_b1[0] ),
.\reg_ar_c1[0] (\reg_ar_c1[0] ),
.\reg_ar_d1[0] (\reg_ar_d1[0] ),
.\ff_active[1] (\ff_active[1] ),
.n3_33(n3_33),
.n3_35(n3_35),
.n3_37(n3_37),
.n3_39(n3_39),
.n3_41_140(n3_41_140),
.n3_43_144(n3_43_144),
.n3_45_152(n3_45_152),
.n3_47_148(n3_47_148) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_dr_selector  u_dr_selector (
.\reg_dr_a1[7] (\reg_dr_a1[7] ),
.\reg_dr_b1[7] (\reg_dr_b1[7] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_dr_c1[7] (\reg_dr_c1[7] ),
.\reg_dr_d1[7] (\reg_dr_d1[7] ),
.\reg_dr_a1[6] (\reg_dr_a1[6] ),
.\reg_dr_b1[6] (\reg_dr_b1[6] ),
.\reg_dr_c1[6] (\reg_dr_c1[6] ),
.\reg_dr_d1[6] (\reg_dr_d1[6] ),
.\reg_dr_a1[5] (\reg_dr_a1[5] ),
.\reg_dr_b1[5] (\reg_dr_b1[5] ),
.\reg_dr_c1[5] (\reg_dr_c1[5] ),
.\reg_dr_d1[5] (\reg_dr_d1[5] ),
.\reg_dr_a1[4] (\reg_dr_a1[4] ),
.\reg_dr_b1[4] (\reg_dr_b1[4] ),
.\reg_dr_c1[4] (\reg_dr_c1[4] ),
.\reg_dr_d1[4] (\reg_dr_d1[4] ),
.\reg_dr_a1[3] (\reg_dr_a1[3] ),
.\reg_dr_b1[3] (\reg_dr_b1[3] ),
.\reg_dr_c1[3] (\reg_dr_c1[3] ),
.\reg_dr_d1[3] (\reg_dr_d1[3] ),
.\reg_dr_a1[2] (\reg_dr_a1[2] ),
.\reg_dr_b1[2] (\reg_dr_b1[2] ),
.\reg_dr_c1[2] (\reg_dr_c1[2] ),
.\reg_dr_d1[2] (\reg_dr_d1[2] ),
.\reg_dr_a1[1] (\reg_dr_a1[1] ),
.\reg_dr_b1[1] (\reg_dr_b1[1] ),
.\reg_dr_c1[1] (\reg_dr_c1[1] ),
.\reg_dr_d1[1] (\reg_dr_d1[1] ),
.\reg_dr_a1[0] (\reg_dr_a1[0] ),
.\reg_dr_b1[0] (\reg_dr_b1[0] ),
.\reg_dr_c1[0] (\reg_dr_c1[0] ),
.\reg_dr_d1[0] (\reg_dr_d1[0] ),
.\ff_active[1] (\ff_active[1] ),
.n3_33_129(n3_33_129),
.n3_35_133(n3_35_133),
.n3_37_136(n3_37_136),
.n3_39_139(n3_39_139),
.n3_41_143(n3_41_143),
.n3_43_147(n3_43_147),
.n3_45_156(n3_45_156),
.n3_47_151(n3_47_151) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sr_selector  u_sr_selector (
.\reg_sr_a1[7] (\reg_sr_a1[7] ),
.\reg_sr_b1[7] (\reg_sr_b1[7] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_sr_c1[7] (\reg_sr_c1[7] ),
.\reg_sr_d1[7] (\reg_sr_d1[7] ),
.\reg_sr_a1[6] (\reg_sr_a1[6] ),
.\reg_sr_b1[6] (\reg_sr_b1[6] ),
.\reg_sr_c1[6] (\reg_sr_c1[6] ),
.\reg_sr_d1[6] (\reg_sr_d1[6] ),
.\reg_sr_a1[5] (\reg_sr_a1[5] ),
.\reg_sr_b1[5] (\reg_sr_b1[5] ),
.\reg_sr_c1[5] (\reg_sr_c1[5] ),
.\reg_sr_d1[5] (\reg_sr_d1[5] ),
.\reg_sr_a1[4] (\reg_sr_a1[4] ),
.\reg_sr_b1[4] (\reg_sr_b1[4] ),
.\reg_sr_c1[4] (\reg_sr_c1[4] ),
.\reg_sr_d1[4] (\reg_sr_d1[4] ),
.\reg_sr_a1[3] (\reg_sr_a1[3] ),
.\reg_sr_b1[3] (\reg_sr_b1[3] ),
.\reg_sr_c1[3] (\reg_sr_c1[3] ),
.\reg_sr_d1[3] (\reg_sr_d1[3] ),
.\reg_sr_a1[2] (\reg_sr_a1[2] ),
.\reg_sr_b1[2] (\reg_sr_b1[2] ),
.\reg_sr_c1[2] (\reg_sr_c1[2] ),
.\reg_sr_d1[2] (\reg_sr_d1[2] ),
.\reg_sr_a1[1] (\reg_sr_a1[1] ),
.\reg_sr_b1[1] (\reg_sr_b1[1] ),
.\reg_sr_c1[1] (\reg_sr_c1[1] ),
.\reg_sr_d1[1] (\reg_sr_d1[1] ),
.\reg_sr_a1[0] (\reg_sr_a1[0] ),
.\reg_sr_b1[0] (\reg_sr_b1[0] ),
.\reg_sr_c1[0] (\reg_sr_c1[0] ),
.\reg_sr_d1[0] (\reg_sr_d1[0] ),
.\ff_active[1] (\ff_active[1] ),
.n3_33_128(n3_33_128),
.n3_35_131(n3_35_131),
.n3_37_134(n3_37_134),
.n3_39_137(n3_39_137),
.n3_41_141(n3_41_141),
.n3_43_145(n3_43_145),
.n3_45_154(n3_45_154),
.n3_47_149(n3_47_149) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_rr_selector  u_rr_selector (
.\reg_rr_a1[7] (\reg_rr_a1[7] ),
.\reg_rr_b1[7] (\reg_rr_b1[7] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_rr_c1[7] (\reg_rr_c1[7] ),
.\reg_rr_d1[7] (\reg_rr_d1[7] ),
.\reg_rr_a1[6] (\reg_rr_a1[6] ),
.\reg_rr_b1[6] (\reg_rr_b1[6] ),
.\reg_rr_c1[6] (\reg_rr_c1[6] ),
.\reg_rr_d1[6] (\reg_rr_d1[6] ),
.\reg_rr_a1[5] (\reg_rr_a1[5] ),
.\reg_rr_b1[5] (\reg_rr_b1[5] ),
.\reg_rr_c1[5] (\reg_rr_c1[5] ),
.\reg_rr_d1[5] (\reg_rr_d1[5] ),
.\reg_rr_a1[4] (\reg_rr_a1[4] ),
.\reg_rr_b1[4] (\reg_rr_b1[4] ),
.\reg_rr_c1[4] (\reg_rr_c1[4] ),
.\reg_rr_d1[4] (\reg_rr_d1[4] ),
.\reg_rr_a1[3] (\reg_rr_a1[3] ),
.\reg_rr_b1[3] (\reg_rr_b1[3] ),
.\reg_rr_c1[3] (\reg_rr_c1[3] ),
.\reg_rr_d1[3] (\reg_rr_d1[3] ),
.\reg_rr_a1[2] (\reg_rr_a1[2] ),
.\reg_rr_b1[2] (\reg_rr_b1[2] ),
.\reg_rr_c1[2] (\reg_rr_c1[2] ),
.\reg_rr_d1[2] (\reg_rr_d1[2] ),
.\reg_rr_a1[1] (\reg_rr_a1[1] ),
.\reg_rr_b1[1] (\reg_rr_b1[1] ),
.\reg_rr_c1[1] (\reg_rr_c1[1] ),
.\reg_rr_d1[1] (\reg_rr_d1[1] ),
.\reg_rr_a1[0] (\reg_rr_a1[0] ),
.\reg_rr_b1[0] (\reg_rr_b1[0] ),
.\reg_rr_c1[0] (\reg_rr_c1[0] ),
.\reg_rr_d1[0] (\reg_rr_d1[0] ),
.\ff_active[1] (\ff_active[1] ),
.n3_33_130(n3_33_130),
.n3_35_132(n3_35_132),
.n3_37_135(n3_37_135),
.n3_39_138(n3_39_138),
.n3_41_142(n3_41_142),
.n3_43_146(n3_43_146),
.n3_45_155(n3_45_155),
.n3_47_150(n3_47_150) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector  u_sl_selector (
.\reg_sl_a1[5] (\reg_sl_a1[5] ),
.\reg_sl_b1[5] (\reg_sl_b1[5] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_sl_c1[5] (\reg_sl_c1[5] ),
.\reg_sl_d1[5] (\reg_sl_d1[5] ),
.\reg_sl_a1[4] (\reg_sl_a1[4] ),
.\reg_sl_b1[4] (\reg_sl_b1[4] ),
.\reg_sl_c1[4] (\reg_sl_c1[4] ),
.\reg_sl_d1[4] (\reg_sl_d1[4] ),
.\reg_sl_a1[3] (\reg_sl_a1[3] ),
.\reg_sl_b1[3] (\reg_sl_b1[3] ),
.\reg_sl_c1[3] (\reg_sl_c1[3] ),
.\reg_sl_d1[3] (\reg_sl_d1[3] ),
.\reg_sl_a1[2] (\reg_sl_a1[2] ),
.\reg_sl_b1[2] (\reg_sl_b1[2] ),
.\reg_sl_c1[2] (\reg_sl_c1[2] ),
.\reg_sl_d1[2] (\reg_sl_d1[2] ),
.\reg_sl_a1[1] (\reg_sl_a1[1] ),
.\reg_sl_b1[1] (\reg_sl_b1[1] ),
.\reg_sl_c1[1] (\reg_sl_c1[1] ),
.\reg_sl_d1[1] (\reg_sl_d1[1] ),
.\reg_sl_a1[0] (\reg_sl_a1[0] ),
.\reg_sl_b1[0] (\reg_sl_b1[0] ),
.\reg_sl_c1[0] (\reg_sl_c1[0] ),
.\reg_sl_d1[0] (\reg_sl_d1[0] ),
.\ff_active[1] (\ff_active[1] ),
.n3_25_160(n3_25_160),
.n3_27_153(n3_27_153),
.n3_29_158(n3_29_158),
.n3_31_126(n3_31_126),
.n3_33_159(n3_33_159),
.n3_35_157(n3_35_157) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_key_release_selector  u_key_release_selector (
.ch_a1_key_release(ch_a1_key_release),
.ch_b1_key_release(ch_b1_key_release),
.\ff_active[0] (\ff_active[0] ),
.ch_c1_key_release(ch_c1_key_release),
.ch_d1_key_release(ch_d1_key_release),
.\ff_active[1] (\ff_active[1] ),
.n3_5_105(n3_5_105) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_key_off_selector  u_key_off_selector (
.ch_a1_key_off(ch_a1_key_off),
.ch_b1_key_off(ch_b1_key_off),
.\ff_active[0] (\ff_active[0] ),
.ch_c1_key_off(ch_c1_key_off),
.ch_d1_key_off(ch_d1_key_off),
.\ff_active[1] (\ff_active[1] ),
.n3_5(n3_5) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_state_selector  u_state_selector (
.\ff_active[1] (\ff_active[1] ),
.\ff_state_a[2]_3 (\ff_state_a[2]_3 ),
.\ff_state_b[2]_3 (\ff_state_b[2]_3 ),
.\ff_active[0] (\ff_active[0] ),
.\ff_state_c[2]_3 (\ff_state_c[2]_3 ),
.\ff_state_d[2]_3 (\ff_state_d[2]_3 ),
.\ff_state_a[1]_3 (\ff_state_a[1]_3 ),
.\ff_state_b[1]_3 (\ff_state_b[1]_3 ),
.\ff_state_c[1]_3 (\ff_state_c[1]_3 ),
.\ff_state_d[1]_3 (\ff_state_d[1]_3 ),
.\ff_state_a[0]_3 (\ff_state_a[0]_3 ),
.\ff_state_b[0]_3 (\ff_state_b[0]_3 ),
.\ff_state_c[0]_3 (\ff_state_c[0]_3 ),
.\ff_state_d[0]_3 (\ff_state_d[0]_3 ),
.n3_7_106(n3_7_106),
.n3_9_104(n3_9_104),
.n3_11_127(n3_11_127) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_counter_selector  u_counter_selector (
.\ff_active[1] (\ff_active[1] ),
.\ff_counter_a[19]_3 (\ff_counter_a[19]_3 ),
.\ff_counter_b[19]_3 (\ff_counter_b[19]_3 ),
.\ff_active[0] (\ff_active[0] ),
.\ff_counter_c[19]_3 (\ff_counter_c[19]_3 ),
.\ff_counter_d[19]_3 (\ff_counter_d[19]_3 ),
.\ff_counter_a[18]_3 (\ff_counter_a[18]_3 ),
.\ff_counter_b[18]_3 (\ff_counter_b[18]_3 ),
.\ff_counter_c[18]_3 (\ff_counter_c[18]_3 ),
.\ff_counter_d[18]_3 (\ff_counter_d[18]_3 ),
.\ff_counter_a[17]_3 (\ff_counter_a[17]_3 ),
.\ff_counter_b[17]_3 (\ff_counter_b[17]_3 ),
.\ff_counter_c[17]_3 (\ff_counter_c[17]_3 ),
.\ff_counter_d[17]_3 (\ff_counter_d[17]_3 ),
.\ff_counter_a[16]_3 (\ff_counter_a[16]_3 ),
.\ff_counter_b[16]_3 (\ff_counter_b[16]_3 ),
.\ff_counter_c[16]_3 (\ff_counter_c[16]_3 ),
.\ff_counter_d[16]_3 (\ff_counter_d[16]_3 ),
.\ff_counter_a[15]_3 (\ff_counter_a[15]_3 ),
.\ff_counter_b[15]_3 (\ff_counter_b[15]_3 ),
.\ff_counter_c[15]_3 (\ff_counter_c[15]_3 ),
.\ff_counter_d[15]_3 (\ff_counter_d[15]_3 ),
.\ff_counter_a[14]_3 (\ff_counter_a[14]_3 ),
.\ff_counter_b[14]_3 (\ff_counter_b[14]_3 ),
.\ff_counter_c[14]_3 (\ff_counter_c[14]_3 ),
.\ff_counter_d[14]_3 (\ff_counter_d[14]_3 ),
.\ff_counter_a[13]_3 (\ff_counter_a[13]_3 ),
.\ff_counter_b[13]_3 (\ff_counter_b[13]_3 ),
.\ff_counter_c[13]_3 (\ff_counter_c[13]_3 ),
.\ff_counter_d[13]_3 (\ff_counter_d[13]_3 ),
.\ff_counter_a[12]_3 (\ff_counter_a[12]_3 ),
.\ff_counter_b[12]_3 (\ff_counter_b[12]_3 ),
.\ff_counter_c[12]_3 (\ff_counter_c[12]_3 ),
.\ff_counter_d[12]_3 (\ff_counter_d[12]_3 ),
.\ff_counter_a[11]_3 (\ff_counter_a[11]_3 ),
.\ff_counter_b[11]_3 (\ff_counter_b[11]_3 ),
.\ff_counter_c[11]_3 (\ff_counter_c[11]_3 ),
.\ff_counter_d[11]_3 (\ff_counter_d[11]_3 ),
.\ff_counter_a[10]_3 (\ff_counter_a[10]_3 ),
.\ff_counter_b[10]_3 (\ff_counter_b[10]_3 ),
.\ff_counter_c[10]_3 (\ff_counter_c[10]_3 ),
.\ff_counter_d[10]_3 (\ff_counter_d[10]_3 ),
.\ff_counter_a[9]_3 (\ff_counter_a[9]_3 ),
.\ff_counter_b[9]_3 (\ff_counter_b[9]_3 ),
.\ff_counter_c[9]_3 (\ff_counter_c[9]_3 ),
.\ff_counter_d[9]_3 (\ff_counter_d[9]_3 ),
.\ff_counter_a[8]_3 (\ff_counter_a[8]_3 ),
.\ff_counter_b[8]_3 (\ff_counter_b[8]_3 ),
.\ff_counter_c[8]_3 (\ff_counter_c[8]_3 ),
.\ff_counter_d[8]_3 (\ff_counter_d[8]_3 ),
.\ff_counter_a[7]_3 (\ff_counter_a[7]_3 ),
.\ff_counter_b[7]_3 (\ff_counter_b[7]_3 ),
.\ff_counter_c[7]_3 (\ff_counter_c[7]_3 ),
.\ff_counter_d[7]_3 (\ff_counter_d[7]_3 ),
.\ff_counter_a[6]_3 (\ff_counter_a[6]_3 ),
.\ff_counter_b[6]_3 (\ff_counter_b[6]_3 ),
.\ff_counter_c[6]_3 (\ff_counter_c[6]_3 ),
.\ff_counter_d[6]_3 (\ff_counter_d[6]_3 ),
.\ff_counter_a[5]_3 (\ff_counter_a[5]_3 ),
.\ff_counter_b[5]_3 (\ff_counter_b[5]_3 ),
.\ff_counter_c[5]_3 (\ff_counter_c[5]_3 ),
.\ff_counter_d[5]_3 (\ff_counter_d[5]_3 ),
.\ff_counter_a[4]_3 (\ff_counter_a[4]_3 ),
.\ff_counter_b[4]_3 (\ff_counter_b[4]_3 ),
.\ff_counter_c[4]_3 (\ff_counter_c[4]_3 ),
.\ff_counter_d[4]_3 (\ff_counter_d[4]_3 ),
.\ff_counter_a[3]_3 (\ff_counter_a[3]_3 ),
.\ff_counter_b[3]_3 (\ff_counter_b[3]_3 ),
.\ff_counter_c[3]_3 (\ff_counter_c[3]_3 ),
.\ff_counter_d[3]_3 (\ff_counter_d[3]_3 ),
.\ff_counter_a[2]_3 (\ff_counter_a[2]_3 ),
.\ff_counter_b[2]_3 (\ff_counter_b[2]_3 ),
.\ff_counter_c[2]_3 (\ff_counter_c[2]_3 ),
.\ff_counter_d[2]_3 (\ff_counter_d[2]_3 ),
.\ff_counter_a[1]_3 (\ff_counter_a[1]_3 ),
.\ff_counter_b[1]_3 (\ff_counter_b[1]_3 ),
.\ff_counter_c[1]_3 (\ff_counter_c[1]_3 ),
.\ff_counter_d[1]_3 (\ff_counter_d[1]_3 ),
.\ff_counter_a[0]_3 (\ff_counter_a[0]_3 ),
.\ff_counter_b[0]_3 (\ff_counter_b[0]_3 ),
.\ff_counter_c[0]_3 (\ff_counter_c[0]_3 ),
.\ff_counter_d[0]_3 (\ff_counter_d[0]_3 ),
.n3_41_113(n3_41_113),
.n3_43_114(n3_43_114),
.n3_45_116(n3_45_116),
.n3_47_115(n3_47_115),
.n3_49_118(n3_49_118),
.n3_51_117(n3_51_117),
.n3_53_101(n3_53_101),
.n3_55_120(n3_55_120),
.n3_57_122(n3_57_122),
.n3_59_121(n3_59_121),
.n3_61_119(n3_61_119),
.n3_63_123(n3_63_123),
.n3_65_102(n3_65_102),
.n3_67_124(n3_67_124),
.n3_69_112(n3_69_112),
.n3_71_111(n3_71_111),
.n3_73_110(n3_73_110),
.n3_75_109(n3_75_109),
.n3_77_108(n3_77_108),
.n3_79_107(n3_79_107) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_key_on_selector  u_key_on_selector (
.\ff_active[1] (\ff_active[1] ),
.\ff_active[0] (\ff_active[0] ),
.ff_ch_a1_key_on(ff_ch_a1_key_on),
.ch_a0_key_on(ch_a0_key_on),
.ff_reg_clone_key_a1(ff_reg_clone_key_a1),
.ff_ch_b1_key_on(ff_ch_b1_key_on),
.ch_b0_key_on(ch_b0_key_on),
.ff_reg_clone_key_b1(ff_reg_clone_key_b1),
.ff_ch_c1_key_on(ff_ch_c1_key_on),
.ch_c0_key_on(ch_c0_key_on),
.ff_reg_clone_key_c1(ff_reg_clone_key_c1),
.ff_ch_d1_key_on(ff_ch_d1_key_on),
.ch_d0_key_on(ch_d0_key_on),
.ff_reg_clone_key_d1(ff_reg_clone_key_d1),
.n3_3_103(n3_3_103),
.n1(n1),
.n2(n2) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector  u_level_selector (
.\ff_active[1] (\ff_active[1] ),
.\ff_level_a[6]_3 (\ff_level_a[6]_3 ),
.\ff_level_b[6]_3 (\ff_level_b[6]_3 ),
.\ff_active[0] (\ff_active[0] ),
.\ff_level_c[6]_3 (\ff_level_c[6]_3 ),
.\ff_level_d[6]_3 (\ff_level_d[6]_3 ),
.\ff_level_a[5]_3 (\ff_level_a[5]_3 ),
.\ff_level_b[5]_3 (\ff_level_b[5]_3 ),
.\ff_level_c[5]_3 (\ff_level_c[5]_3 ),
.\ff_level_d[5]_3 (\ff_level_d[5]_3 ),
.\ff_level_e[5]_3 (\ff_level_e[5]_3 ),
.o_29(o_29),
.\ff_active[2] (\ff_active[2] ),
.\ff_level_a[4]_3 (\ff_level_a[4]_3 ),
.\ff_level_b[4]_3 (\ff_level_b[4]_3 ),
.\ff_level_c[4]_3 (\ff_level_c[4]_3 ),
.\ff_level_d[4]_3 (\ff_level_d[4]_3 ),
.\ff_level_e[4]_3 (\ff_level_e[4]_3 ),
.\ff_level_a[3]_3 (\ff_level_a[3]_3 ),
.\ff_level_b[3]_3 (\ff_level_b[3]_3 ),
.\ff_level_c[3]_3 (\ff_level_c[3]_3 ),
.\ff_level_d[3]_3 (\ff_level_d[3]_3 ),
.\ff_level_e[3]_3 (\ff_level_e[3]_3 ),
.\ff_level_a[2]_3 (\ff_level_a[2]_3 ),
.\ff_level_b[2]_3 (\ff_level_b[2]_3 ),
.\ff_level_c[2]_3 (\ff_level_c[2]_3 ),
.\ff_level_d[2]_3 (\ff_level_d[2]_3 ),
.\ff_level_e[2]_3 (\ff_level_e[2]_3 ),
.\ff_level_a[1]_3 (\ff_level_a[1]_3 ),
.\ff_level_b[1]_3 (\ff_level_b[1]_3 ),
.\ff_level_c[1]_3 (\ff_level_c[1]_3 ),
.\ff_level_d[1]_3 (\ff_level_d[1]_3 ),
.\ff_level_e[1]_3 (\ff_level_e[1]_3 ),
.\ff_level_a[0]_3 (\ff_level_a[0]_3 ),
.\ff_level_b[0]_3 (\ff_level_b[0]_3 ),
.\ff_level_c[0]_3 (\ff_level_c[0]_3 ),
.\ff_level_d[0]_3 (\ff_level_d[0]_3 ),
.\ff_level_e[0]_3 (\ff_level_e[0]_3 ),
.\ff_level_e[6]_3 (\ff_level_e[6]_3 ),
.n3_15(n3_15),
.n3_17_0(n3_17_0),
.n3_19_1(n3_19_1),
.n3_21_2(n3_21_2),
.n3_23_3(n3_23_3),
.n3_25_4(n3_25_4),
.n3_27_5(n3_27_5),
.o_17_6(o_17_6),
.o_19_7(o_19_7),
.o_21_8(o_21_8),
.o_23_9(o_23_9),
.o_25_10(o_25_10),
.o_27_11(o_27_11),
.o_29_125(o_29_125),
.o_31(o_31),
.o_33(o_33) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_wave_length_selector  (\ff_active[1] ,\reg_wave_length_a0[1] ,\reg_wave_length_b0[1] ,\ff_active[0] ,\reg_wave_length_c0[1] ,\reg_wave_length_d0[1] ,\reg_wave_length_a0[0] ,\reg_wave_length_b0[0] ,\reg_wave_length_c0[0] ,\reg_wave_length_d0[0] ,n3_5_435,n3_7_436);
input \ff_active[1] ;
input \reg_wave_length_a0[1] ;
input \reg_wave_length_b0[1] ;
input \ff_active[0] ;
input \reg_wave_length_c0[1] ;
input \reg_wave_length_d0[1] ;
input \reg_wave_length_a0[0] ;
input \reg_wave_length_b0[0] ;
input \reg_wave_length_c0[0] ;
input \reg_wave_length_d0[0] ;
output n3_5_435;
output n3_7_436;
wire n3_5_435;
wire n3_7_436;
wire n1_7_442;
wire n2_5_443;
wire n1_9_444;
wire n2_7_445;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins15821 (
.I0(n1_7_442),
.I1(n2_5_443),
.S0(\ff_active[1] ),
.O(n3_5_435) 
);
MUX2_LUT5 n3_ins15822 (
.I0(n1_9_444),
.I1(n2_7_445),
.S0(\ff_active[1] ),
.O(n3_7_436) 
);
LUT3 n1_ins16317 (
.I0(\reg_wave_length_a0[1] ),
.I1(\reg_wave_length_b0[1] ),
.I2(\ff_active[0] ),
.F(n1_7_442) 
);
defparam n1_ins16317.INIT=8'hCA;
LUT3 n2_ins16318 (
.I0(\reg_wave_length_c0[1] ),
.I1(\reg_wave_length_d0[1] ),
.I2(\ff_active[0] ),
.F(n2_5_443) 
);
defparam n2_ins16318.INIT=8'hCA;
LUT3 n1_ins16319 (
.I0(\reg_wave_length_a0[0] ),
.I1(\reg_wave_length_b0[0] ),
.I2(\ff_active[0] ),
.F(n1_9_444) 
);
defparam n1_ins16319.INIT=8'hCA;
LUT3 n2_ins16320 (
.I0(\reg_wave_length_c0[0] ),
.I1(\reg_wave_length_d0[0] ),
.I2(\ff_active[0] ),
.F(n2_7_445) 
);
defparam n2_ins16320.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_wave_frequency_counter_selector  (\ff_active[1] ,\ff_frequency_count_a[11] ,\ff_frequency_count_b[11] ,\ff_active[0] ,\ff_frequency_count_c[11] ,\ff_frequency_count_d[11] ,\ff_frequency_count_a[10] ,\ff_frequency_count_b[10] ,\ff_frequency_count_c[10] ,\ff_frequency_count_d[10] ,\ff_frequency_count_a[9] ,\ff_frequency_count_b[9] ,\ff_frequency_count_c[9] ,\ff_frequency_count_d[9] ,\ff_frequency_count_a[8] ,\ff_frequency_count_b[8] ,\ff_frequency_count_c[8] ,\ff_frequency_count_d[8] ,\ff_frequency_count_a[7] ,\ff_frequency_count_b[7] ,\ff_frequency_count_c[7] ,\ff_frequency_count_d[7] ,\ff_frequency_count_a[6] ,\ff_frequency_count_b[6] ,\ff_frequency_count_c[6] ,\ff_frequency_count_d[6] ,\ff_frequency_count_a[5] ,\ff_frequency_count_b[5] ,\ff_frequency_count_c[5] ,\ff_frequency_count_d[5] ,\ff_frequency_count_a[4] ,\ff_frequency_count_b[4] ,\ff_frequency_count_c[4] ,\ff_frequency_count_d[4] ,\ff_frequency_count_a[3] ,\ff_frequency_count_b[3] ,\ff_frequency_count_c[3] ,\ff_frequency_count_d[3] ,\ff_frequency_count_a[2] ,\ff_frequency_count_b[2] ,\ff_frequency_count_c[2] ,\ff_frequency_count_d[2] ,\ff_frequency_count_a[1] ,\ff_frequency_count_b[1] ,\ff_frequency_count_c[1] ,\ff_frequency_count_d[1] ,\ff_frequency_count_a[0] ,\ff_frequency_count_b[0] ,\ff_frequency_count_c[0] ,\ff_frequency_count_d[0] ,n3_25_446,n3_27_447,n3_29_448,n3_31_449,n3_33_450,n3_35_451,n3_37_452,n3_39_453,n3_41_454,n3_43_455,n3_45_456,n3_47_457);
input \ff_active[1] ;
input \ff_frequency_count_a[11] ;
input \ff_frequency_count_b[11] ;
input \ff_active[0] ;
input \ff_frequency_count_c[11] ;
input \ff_frequency_count_d[11] ;
input \ff_frequency_count_a[10] ;
input \ff_frequency_count_b[10] ;
input \ff_frequency_count_c[10] ;
input \ff_frequency_count_d[10] ;
input \ff_frequency_count_a[9] ;
input \ff_frequency_count_b[9] ;
input \ff_frequency_count_c[9] ;
input \ff_frequency_count_d[9] ;
input \ff_frequency_count_a[8] ;
input \ff_frequency_count_b[8] ;
input \ff_frequency_count_c[8] ;
input \ff_frequency_count_d[8] ;
input \ff_frequency_count_a[7] ;
input \ff_frequency_count_b[7] ;
input \ff_frequency_count_c[7] ;
input \ff_frequency_count_d[7] ;
input \ff_frequency_count_a[6] ;
input \ff_frequency_count_b[6] ;
input \ff_frequency_count_c[6] ;
input \ff_frequency_count_d[6] ;
input \ff_frequency_count_a[5] ;
input \ff_frequency_count_b[5] ;
input \ff_frequency_count_c[5] ;
input \ff_frequency_count_d[5] ;
input \ff_frequency_count_a[4] ;
input \ff_frequency_count_b[4] ;
input \ff_frequency_count_c[4] ;
input \ff_frequency_count_d[4] ;
input \ff_frequency_count_a[3] ;
input \ff_frequency_count_b[3] ;
input \ff_frequency_count_c[3] ;
input \ff_frequency_count_d[3] ;
input \ff_frequency_count_a[2] ;
input \ff_frequency_count_b[2] ;
input \ff_frequency_count_c[2] ;
input \ff_frequency_count_d[2] ;
input \ff_frequency_count_a[1] ;
input \ff_frequency_count_b[1] ;
input \ff_frequency_count_c[1] ;
input \ff_frequency_count_d[1] ;
input \ff_frequency_count_a[0] ;
input \ff_frequency_count_b[0] ;
input \ff_frequency_count_c[0] ;
input \ff_frequency_count_d[0] ;
output n3_25_446;
output n3_27_447;
output n3_29_448;
output n3_31_449;
output n3_33_450;
output n3_35_451;
output n3_37_452;
output n3_39_453;
output n3_41_454;
output n3_43_455;
output n3_45_456;
output n3_47_457;
wire n3_25_446;
wire n3_27_447;
wire n3_29_448;
wire n3_31_449;
wire n3_33_450;
wire n3_35_451;
wire n3_37_452;
wire n3_39_453;
wire n3_41_454;
wire n3_43_455;
wire n3_45_456;
wire n3_47_457;
wire n1_27_458;
wire n2_25_459;
wire n1_29_460;
wire n2_27_461;
wire n1_31_462;
wire n2_29_463;
wire n1_33_464;
wire n2_31_465;
wire n1_35;
wire n2_33;
wire n1_37;
wire n2_35;
wire n1_39;
wire n2_37;
wire n1_41;
wire n2_39;
wire n1_43_466;
wire n2_41_467;
wire n1_45_468;
wire n2_43_469;
wire n1_47_470;
wire n2_45_471;
wire n1_49_472;
wire n2_47_473;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins15823 (
.I0(n1_27_458),
.I1(n2_25_459),
.S0(\ff_active[1] ),
.O(n3_25_446) 
);
MUX2_LUT5 n3_ins15824 (
.I0(n1_29_460),
.I1(n2_27_461),
.S0(\ff_active[1] ),
.O(n3_27_447) 
);
MUX2_LUT5 n3_ins15825 (
.I0(n1_31_462),
.I1(n2_29_463),
.S0(\ff_active[1] ),
.O(n3_29_448) 
);
MUX2_LUT5 n3_ins15826 (
.I0(n1_33_464),
.I1(n2_31_465),
.S0(\ff_active[1] ),
.O(n3_31_449) 
);
MUX2_LUT5 n3_ins15827 (
.I0(n1_35),
.I1(n2_33),
.S0(\ff_active[1] ),
.O(n3_33_450) 
);
MUX2_LUT5 n3_ins15828 (
.I0(n1_37),
.I1(n2_35),
.S0(\ff_active[1] ),
.O(n3_35_451) 
);
MUX2_LUT5 n3_ins15829 (
.I0(n1_39),
.I1(n2_37),
.S0(\ff_active[1] ),
.O(n3_37_452) 
);
MUX2_LUT5 n3_ins15830 (
.I0(n1_41),
.I1(n2_39),
.S0(\ff_active[1] ),
.O(n3_39_453) 
);
MUX2_LUT5 n3_ins15831 (
.I0(n1_43_466),
.I1(n2_41_467),
.S0(\ff_active[1] ),
.O(n3_41_454) 
);
MUX2_LUT5 n3_ins15832 (
.I0(n1_45_468),
.I1(n2_43_469),
.S0(\ff_active[1] ),
.O(n3_43_455) 
);
MUX2_LUT5 n3_ins15833 (
.I0(n1_47_470),
.I1(n2_45_471),
.S0(\ff_active[1] ),
.O(n3_45_456) 
);
MUX2_LUT5 n3_ins15888 (
.I0(n1_49_472),
.I1(n2_47_473),
.S0(\ff_active[1] ),
.O(n3_47_457) 
);
LUT3 n1_ins16359 (
.I0(\ff_frequency_count_a[11] ),
.I1(\ff_frequency_count_b[11] ),
.I2(\ff_active[0] ),
.F(n1_27_458) 
);
defparam n1_ins16359.INIT=8'hCA;
LUT3 n2_ins16360 (
.I0(\ff_frequency_count_c[11] ),
.I1(\ff_frequency_count_d[11] ),
.I2(\ff_active[0] ),
.F(n2_25_459) 
);
defparam n2_ins16360.INIT=8'hCA;
LUT3 n1_ins16361 (
.I0(\ff_frequency_count_a[10] ),
.I1(\ff_frequency_count_b[10] ),
.I2(\ff_active[0] ),
.F(n1_29_460) 
);
defparam n1_ins16361.INIT=8'hCA;
LUT3 n2_ins16362 (
.I0(\ff_frequency_count_c[10] ),
.I1(\ff_frequency_count_d[10] ),
.I2(\ff_active[0] ),
.F(n2_27_461) 
);
defparam n2_ins16362.INIT=8'hCA;
LUT3 n1_ins16363 (
.I0(\ff_frequency_count_a[9] ),
.I1(\ff_frequency_count_b[9] ),
.I2(\ff_active[0] ),
.F(n1_31_462) 
);
defparam n1_ins16363.INIT=8'hCA;
LUT3 n2_ins16364 (
.I0(\ff_frequency_count_c[9] ),
.I1(\ff_frequency_count_d[9] ),
.I2(\ff_active[0] ),
.F(n2_29_463) 
);
defparam n2_ins16364.INIT=8'hCA;
LUT3 n1_ins16365 (
.I0(\ff_frequency_count_a[8] ),
.I1(\ff_frequency_count_b[8] ),
.I2(\ff_active[0] ),
.F(n1_33_464) 
);
defparam n1_ins16365.INIT=8'hCA;
LUT3 n2_ins16366 (
.I0(\ff_frequency_count_c[8] ),
.I1(\ff_frequency_count_d[8] ),
.I2(\ff_active[0] ),
.F(n2_31_465) 
);
defparam n2_ins16366.INIT=8'hCA;
LUT3 n1_ins16367 (
.I0(\ff_frequency_count_a[7] ),
.I1(\ff_frequency_count_b[7] ),
.I2(\ff_active[0] ),
.F(n1_35) 
);
defparam n1_ins16367.INIT=8'hCA;
LUT3 n2_ins16368 (
.I0(\ff_frequency_count_c[7] ),
.I1(\ff_frequency_count_d[7] ),
.I2(\ff_active[0] ),
.F(n2_33) 
);
defparam n2_ins16368.INIT=8'hCA;
LUT3 n1_ins16369 (
.I0(\ff_frequency_count_a[6] ),
.I1(\ff_frequency_count_b[6] ),
.I2(\ff_active[0] ),
.F(n1_37) 
);
defparam n1_ins16369.INIT=8'hCA;
LUT3 n2_ins16370 (
.I0(\ff_frequency_count_c[6] ),
.I1(\ff_frequency_count_d[6] ),
.I2(\ff_active[0] ),
.F(n2_35) 
);
defparam n2_ins16370.INIT=8'hCA;
LUT3 n1_ins16371 (
.I0(\ff_frequency_count_a[5] ),
.I1(\ff_frequency_count_b[5] ),
.I2(\ff_active[0] ),
.F(n1_39) 
);
defparam n1_ins16371.INIT=8'hCA;
LUT3 n2_ins16372 (
.I0(\ff_frequency_count_c[5] ),
.I1(\ff_frequency_count_d[5] ),
.I2(\ff_active[0] ),
.F(n2_37) 
);
defparam n2_ins16372.INIT=8'hCA;
LUT3 n1_ins16373 (
.I0(\ff_frequency_count_a[4] ),
.I1(\ff_frequency_count_b[4] ),
.I2(\ff_active[0] ),
.F(n1_41) 
);
defparam n1_ins16373.INIT=8'hCA;
LUT3 n2_ins16374 (
.I0(\ff_frequency_count_c[4] ),
.I1(\ff_frequency_count_d[4] ),
.I2(\ff_active[0] ),
.F(n2_39) 
);
defparam n2_ins16374.INIT=8'hCA;
LUT3 n1_ins16375 (
.I0(\ff_frequency_count_a[3] ),
.I1(\ff_frequency_count_b[3] ),
.I2(\ff_active[0] ),
.F(n1_43_466) 
);
defparam n1_ins16375.INIT=8'hCA;
LUT3 n2_ins16376 (
.I0(\ff_frequency_count_c[3] ),
.I1(\ff_frequency_count_d[3] ),
.I2(\ff_active[0] ),
.F(n2_41_467) 
);
defparam n2_ins16376.INIT=8'hCA;
LUT3 n1_ins16377 (
.I0(\ff_frequency_count_a[2] ),
.I1(\ff_frequency_count_b[2] ),
.I2(\ff_active[0] ),
.F(n1_45_468) 
);
defparam n1_ins16377.INIT=8'hCA;
LUT3 n2_ins16378 (
.I0(\ff_frequency_count_c[2] ),
.I1(\ff_frequency_count_d[2] ),
.I2(\ff_active[0] ),
.F(n2_43_469) 
);
defparam n2_ins16378.INIT=8'hCA;
LUT3 n1_ins16379 (
.I0(\ff_frequency_count_a[1] ),
.I1(\ff_frequency_count_b[1] ),
.I2(\ff_active[0] ),
.F(n1_47_470) 
);
defparam n1_ins16379.INIT=8'hCA;
LUT3 n2_ins16380 (
.I0(\ff_frequency_count_c[1] ),
.I1(\ff_frequency_count_d[1] ),
.I2(\ff_active[0] ),
.F(n2_45_471) 
);
defparam n2_ins16380.INIT=8'hCA;
LUT3 n1_ins16381 (
.I0(\ff_frequency_count_a[0] ),
.I1(\ff_frequency_count_b[0] ),
.I2(\ff_active[0] ),
.F(n1_49_472) 
);
defparam n1_ins16381.INIT=8'hCA;
LUT3 n2_ins16382 (
.I0(\ff_frequency_count_c[0] ),
.I1(\ff_frequency_count_d[0] ),
.I2(\ff_active[0] ),
.F(n2_47_473) 
);
defparam n2_ins16382.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_wave_address_selector  (\ff_active[1] ,\ff_wave_address_a[6] ,\ff_wave_address_b[6] ,\ff_active[0] ,\ff_wave_address_c[6] ,\ff_wave_address_d[6] ,\ff_wave_address_a[5] ,\ff_wave_address_b[5] ,\ff_wave_address_c[5] ,\ff_wave_address_d[5] ,\ff_wave_address_a[4] ,\ff_wave_address_b[4] ,\ff_wave_address_c[4] ,\ff_wave_address_d[4] ,\ff_wave_address_a[3] ,\ff_wave_address_b[3] ,\ff_wave_address_c[3] ,\ff_wave_address_d[3] ,\ff_wave_address_a[2] ,\ff_wave_address_b[2] ,\ff_wave_address_c[2] ,\ff_wave_address_d[2] ,\ff_wave_address_a[1] ,\ff_wave_address_b[1] ,\ff_wave_address_c[1] ,\ff_wave_address_d[1] ,\ff_wave_address_a[0] ,\ff_wave_address_b[0] ,\ff_wave_address_c[0] ,\ff_wave_address_d[0] ,n3_15_474,n3_17_475,n3_19_437,n3_21_438,n3_23_439,n3_25_440,n3_27_441);
input \ff_active[1] ;
input \ff_wave_address_a[6] ;
input \ff_wave_address_b[6] ;
input \ff_active[0] ;
input \ff_wave_address_c[6] ;
input \ff_wave_address_d[6] ;
input \ff_wave_address_a[5] ;
input \ff_wave_address_b[5] ;
input \ff_wave_address_c[5] ;
input \ff_wave_address_d[5] ;
input \ff_wave_address_a[4] ;
input \ff_wave_address_b[4] ;
input \ff_wave_address_c[4] ;
input \ff_wave_address_d[4] ;
input \ff_wave_address_a[3] ;
input \ff_wave_address_b[3] ;
input \ff_wave_address_c[3] ;
input \ff_wave_address_d[3] ;
input \ff_wave_address_a[2] ;
input \ff_wave_address_b[2] ;
input \ff_wave_address_c[2] ;
input \ff_wave_address_d[2] ;
input \ff_wave_address_a[1] ;
input \ff_wave_address_b[1] ;
input \ff_wave_address_c[1] ;
input \ff_wave_address_d[1] ;
input \ff_wave_address_a[0] ;
input \ff_wave_address_b[0] ;
input \ff_wave_address_c[0] ;
input \ff_wave_address_d[0] ;
output n3_15_474;
output n3_17_475;
output n3_19_437;
output n3_21_438;
output n3_23_439;
output n3_25_440;
output n3_27_441;
wire n3_15_474;
wire n3_17_475;
wire n3_19_437;
wire n3_21_438;
wire n3_23_439;
wire n3_25_440;
wire n3_27_441;
wire n1_17_476;
wire n2_15_477;
wire n1_19_478;
wire n2_17_479;
wire n1_21_480;
wire n2_19_481;
wire n1_23_482;
wire n2_21_483;
wire n1_25_484;
wire n2_23_485;
wire n1_27_486;
wire n2_25_487;
wire n1_29_488;
wire n2_27_489;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins15869 (
.I0(n1_17_476),
.I1(n2_15_477),
.S0(\ff_active[1] ),
.O(n3_15_474) 
);
MUX2_LUT5 n3_ins15870 (
.I0(n1_19_478),
.I1(n2_17_479),
.S0(\ff_active[1] ),
.O(n3_17_475) 
);
MUX2_LUT5 n3_ins15871 (
.I0(n1_21_480),
.I1(n2_19_481),
.S0(\ff_active[1] ),
.O(n3_19_437) 
);
MUX2_LUT5 n3_ins15872 (
.I0(n1_23_482),
.I1(n2_21_483),
.S0(\ff_active[1] ),
.O(n3_21_438) 
);
MUX2_LUT5 n3_ins15873 (
.I0(n1_25_484),
.I1(n2_23_485),
.S0(\ff_active[1] ),
.O(n3_23_439) 
);
MUX2_LUT5 n3_ins15874 (
.I0(n1_27_486),
.I1(n2_25_487),
.S0(\ff_active[1] ),
.O(n3_25_440) 
);
MUX2_LUT5 n3_ins15875 (
.I0(n1_29_488),
.I1(n2_27_489),
.S0(\ff_active[1] ),
.O(n3_27_441) 
);
LUT3 n1_ins16321 (
.I0(\ff_wave_address_a[6] ),
.I1(\ff_wave_address_b[6] ),
.I2(\ff_active[0] ),
.F(n1_17_476) 
);
defparam n1_ins16321.INIT=8'hCA;
LUT3 n2_ins16322 (
.I0(\ff_wave_address_c[6] ),
.I1(\ff_wave_address_d[6] ),
.I2(\ff_active[0] ),
.F(n2_15_477) 
);
defparam n2_ins16322.INIT=8'hCA;
LUT3 n1_ins16323 (
.I0(\ff_wave_address_a[5] ),
.I1(\ff_wave_address_b[5] ),
.I2(\ff_active[0] ),
.F(n1_19_478) 
);
defparam n1_ins16323.INIT=8'hCA;
LUT3 n2_ins16324 (
.I0(\ff_wave_address_c[5] ),
.I1(\ff_wave_address_d[5] ),
.I2(\ff_active[0] ),
.F(n2_17_479) 
);
defparam n2_ins16324.INIT=8'hCA;
LUT3 n1_ins16325 (
.I0(\ff_wave_address_a[4] ),
.I1(\ff_wave_address_b[4] ),
.I2(\ff_active[0] ),
.F(n1_21_480) 
);
defparam n1_ins16325.INIT=8'hCA;
LUT3 n2_ins16326 (
.I0(\ff_wave_address_c[4] ),
.I1(\ff_wave_address_d[4] ),
.I2(\ff_active[0] ),
.F(n2_19_481) 
);
defparam n2_ins16326.INIT=8'hCA;
LUT3 n1_ins16327 (
.I0(\ff_wave_address_a[3] ),
.I1(\ff_wave_address_b[3] ),
.I2(\ff_active[0] ),
.F(n1_23_482) 
);
defparam n1_ins16327.INIT=8'hCA;
LUT3 n2_ins16328 (
.I0(\ff_wave_address_c[3] ),
.I1(\ff_wave_address_d[3] ),
.I2(\ff_active[0] ),
.F(n2_21_483) 
);
defparam n2_ins16328.INIT=8'hCA;
LUT3 n1_ins16329 (
.I0(\ff_wave_address_a[2] ),
.I1(\ff_wave_address_b[2] ),
.I2(\ff_active[0] ),
.F(n1_25_484) 
);
defparam n1_ins16329.INIT=8'hCA;
LUT3 n2_ins16330 (
.I0(\ff_wave_address_c[2] ),
.I1(\ff_wave_address_d[2] ),
.I2(\ff_active[0] ),
.F(n2_23_485) 
);
defparam n2_ins16330.INIT=8'hCA;
LUT3 n1_ins16331 (
.I0(\ff_wave_address_a[1] ),
.I1(\ff_wave_address_b[1] ),
.I2(\ff_active[0] ),
.F(n1_27_486) 
);
defparam n1_ins16331.INIT=8'hCA;
LUT3 n2_ins16332 (
.I0(\ff_wave_address_c[1] ),
.I1(\ff_wave_address_d[1] ),
.I2(\ff_active[0] ),
.F(n2_25_487) 
);
defparam n2_ins16332.INIT=8'hCA;
LUT3 n1_ins16333 (
.I0(\ff_wave_address_a[0] ),
.I1(\ff_wave_address_b[0] ),
.I2(\ff_active[0] ),
.F(n1_29_488) 
);
defparam n1_ins16333.INIT=8'hCA;
LUT3 n2_ins16334 (
.I0(\ff_wave_address_c[0] ),
.I1(\ff_wave_address_d[0] ),
.I2(\ff_active[0] ),
.F(n2_27_489) 
);
defparam n2_ins16334.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_wave_frequency_count_selector  (\ff_active[1] ,\reg_frequency_count_a0[11] ,\reg_frequency_count_b0[11] ,\ff_active[0] ,\reg_frequency_count_c0[11] ,\reg_frequency_count_d0[11] ,\reg_frequency_count_a0[10] ,\reg_frequency_count_b0[10] ,\reg_frequency_count_c0[10] ,\reg_frequency_count_d0[10] ,\reg_frequency_count_a0[9] ,\reg_frequency_count_b0[9] ,\reg_frequency_count_c0[9] ,\reg_frequency_count_d0[9] ,\reg_frequency_count_a0[8] ,\reg_frequency_count_b0[8] ,\reg_frequency_count_c0[8] ,\reg_frequency_count_d0[8] ,\reg_frequency_count_a0[7] ,\reg_frequency_count_b0[7] ,\reg_frequency_count_c0[7] ,\reg_frequency_count_d0[7] ,\reg_frequency_count_a0[6] ,\reg_frequency_count_b0[6] ,\reg_frequency_count_c0[6] ,\reg_frequency_count_d0[6] ,\reg_frequency_count_a0[5] ,\reg_frequency_count_b0[5] ,\reg_frequency_count_c0[5] ,\reg_frequency_count_d0[5] ,\reg_frequency_count_a0[4] ,\reg_frequency_count_b0[4] ,\reg_frequency_count_c0[4] ,\reg_frequency_count_d0[4] ,\reg_frequency_count_a0[3] ,\reg_frequency_count_b0[3] ,\reg_frequency_count_c0[3] ,\reg_frequency_count_d0[3] ,\reg_frequency_count_a0[2] ,\reg_frequency_count_b0[2] ,\reg_frequency_count_c0[2] ,\reg_frequency_count_d0[2] ,\reg_frequency_count_a0[1] ,\reg_frequency_count_b0[1] ,\reg_frequency_count_c0[1] ,\reg_frequency_count_d0[1] ,\reg_frequency_count_a0[0] ,\reg_frequency_count_b0[0] ,\reg_frequency_count_c0[0] ,\reg_frequency_count_d0[0] ,n3_25_490,n3_27_491,n3_29_492,n3_31_493,n3_33_494,n3_35_495,n3_37_496,n3_39_497,n3_41_498,n3_43_499,n3_45_500,n3_47_501);
input \ff_active[1] ;
input \reg_frequency_count_a0[11] ;
input \reg_frequency_count_b0[11] ;
input \ff_active[0] ;
input \reg_frequency_count_c0[11] ;
input \reg_frequency_count_d0[11] ;
input \reg_frequency_count_a0[10] ;
input \reg_frequency_count_b0[10] ;
input \reg_frequency_count_c0[10] ;
input \reg_frequency_count_d0[10] ;
input \reg_frequency_count_a0[9] ;
input \reg_frequency_count_b0[9] ;
input \reg_frequency_count_c0[9] ;
input \reg_frequency_count_d0[9] ;
input \reg_frequency_count_a0[8] ;
input \reg_frequency_count_b0[8] ;
input \reg_frequency_count_c0[8] ;
input \reg_frequency_count_d0[8] ;
input \reg_frequency_count_a0[7] ;
input \reg_frequency_count_b0[7] ;
input \reg_frequency_count_c0[7] ;
input \reg_frequency_count_d0[7] ;
input \reg_frequency_count_a0[6] ;
input \reg_frequency_count_b0[6] ;
input \reg_frequency_count_c0[6] ;
input \reg_frequency_count_d0[6] ;
input \reg_frequency_count_a0[5] ;
input \reg_frequency_count_b0[5] ;
input \reg_frequency_count_c0[5] ;
input \reg_frequency_count_d0[5] ;
input \reg_frequency_count_a0[4] ;
input \reg_frequency_count_b0[4] ;
input \reg_frequency_count_c0[4] ;
input \reg_frequency_count_d0[4] ;
input \reg_frequency_count_a0[3] ;
input \reg_frequency_count_b0[3] ;
input \reg_frequency_count_c0[3] ;
input \reg_frequency_count_d0[3] ;
input \reg_frequency_count_a0[2] ;
input \reg_frequency_count_b0[2] ;
input \reg_frequency_count_c0[2] ;
input \reg_frequency_count_d0[2] ;
input \reg_frequency_count_a0[1] ;
input \reg_frequency_count_b0[1] ;
input \reg_frequency_count_c0[1] ;
input \reg_frequency_count_d0[1] ;
input \reg_frequency_count_a0[0] ;
input \reg_frequency_count_b0[0] ;
input \reg_frequency_count_c0[0] ;
input \reg_frequency_count_d0[0] ;
output n3_25_490;
output n3_27_491;
output n3_29_492;
output n3_31_493;
output n3_33_494;
output n3_35_495;
output n3_37_496;
output n3_39_497;
output n3_41_498;
output n3_43_499;
output n3_45_500;
output n3_47_501;
wire n3_25_490;
wire n3_27_491;
wire n3_29_492;
wire n3_31_493;
wire n3_33_494;
wire n3_35_495;
wire n3_37_496;
wire n3_39_497;
wire n3_41_498;
wire n3_43_499;
wire n3_45_500;
wire n3_47_501;
wire n1_27_502;
wire n2_25_503;
wire n1_29_504;
wire n2_27_505;
wire n1_31_506;
wire n2_29_507;
wire n1_33_508;
wire n2_31_509;
wire n1_35_510;
wire n2_33_511;
wire n1_37_512;
wire n2_35_513;
wire n1_39_514;
wire n2_37_515;
wire n1_41_516;
wire n2_39_517;
wire n1_43_518;
wire n2_41_519;
wire n1_45_520;
wire n2_43_521;
wire n1_47_522;
wire n2_45_523;
wire n1_49_524;
wire n2_47_525;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins15876 (
.I0(n1_27_502),
.I1(n2_25_503),
.S0(\ff_active[1] ),
.O(n3_25_490) 
);
MUX2_LUT5 n3_ins15877 (
.I0(n1_29_504),
.I1(n2_27_505),
.S0(\ff_active[1] ),
.O(n3_27_491) 
);
MUX2_LUT5 n3_ins15878 (
.I0(n1_31_506),
.I1(n2_29_507),
.S0(\ff_active[1] ),
.O(n3_29_492) 
);
MUX2_LUT5 n3_ins15879 (
.I0(n1_33_508),
.I1(n2_31_509),
.S0(\ff_active[1] ),
.O(n3_31_493) 
);
MUX2_LUT5 n3_ins15880 (
.I0(n1_35_510),
.I1(n2_33_511),
.S0(\ff_active[1] ),
.O(n3_33_494) 
);
MUX2_LUT5 n3_ins15881 (
.I0(n1_37_512),
.I1(n2_35_513),
.S0(\ff_active[1] ),
.O(n3_35_495) 
);
MUX2_LUT5 n3_ins15882 (
.I0(n1_39_514),
.I1(n2_37_515),
.S0(\ff_active[1] ),
.O(n3_37_496) 
);
MUX2_LUT5 n3_ins15883 (
.I0(n1_41_516),
.I1(n2_39_517),
.S0(\ff_active[1] ),
.O(n3_39_497) 
);
MUX2_LUT5 n3_ins15884 (
.I0(n1_43_518),
.I1(n2_41_519),
.S0(\ff_active[1] ),
.O(n3_41_498) 
);
MUX2_LUT5 n3_ins15885 (
.I0(n1_45_520),
.I1(n2_43_521),
.S0(\ff_active[1] ),
.O(n3_43_499) 
);
MUX2_LUT5 n3_ins15886 (
.I0(n1_47_522),
.I1(n2_45_523),
.S0(\ff_active[1] ),
.O(n3_45_500) 
);
MUX2_LUT5 n3_ins15887 (
.I0(n1_49_524),
.I1(n2_47_525),
.S0(\ff_active[1] ),
.O(n3_47_501) 
);
LUT3 n1_ins16335 (
.I0(\reg_frequency_count_a0[11] ),
.I1(\reg_frequency_count_b0[11] ),
.I2(\ff_active[0] ),
.F(n1_27_502) 
);
defparam n1_ins16335.INIT=8'hCA;
LUT3 n2_ins16336 (
.I0(\reg_frequency_count_c0[11] ),
.I1(\reg_frequency_count_d0[11] ),
.I2(\ff_active[0] ),
.F(n2_25_503) 
);
defparam n2_ins16336.INIT=8'hCA;
LUT3 n1_ins16337 (
.I0(\reg_frequency_count_a0[10] ),
.I1(\reg_frequency_count_b0[10] ),
.I2(\ff_active[0] ),
.F(n1_29_504) 
);
defparam n1_ins16337.INIT=8'hCA;
LUT3 n2_ins16338 (
.I0(\reg_frequency_count_c0[10] ),
.I1(\reg_frequency_count_d0[10] ),
.I2(\ff_active[0] ),
.F(n2_27_505) 
);
defparam n2_ins16338.INIT=8'hCA;
LUT3 n1_ins16339 (
.I0(\reg_frequency_count_a0[9] ),
.I1(\reg_frequency_count_b0[9] ),
.I2(\ff_active[0] ),
.F(n1_31_506) 
);
defparam n1_ins16339.INIT=8'hCA;
LUT3 n2_ins16340 (
.I0(\reg_frequency_count_c0[9] ),
.I1(\reg_frequency_count_d0[9] ),
.I2(\ff_active[0] ),
.F(n2_29_507) 
);
defparam n2_ins16340.INIT=8'hCA;
LUT3 n1_ins16341 (
.I0(\reg_frequency_count_a0[8] ),
.I1(\reg_frequency_count_b0[8] ),
.I2(\ff_active[0] ),
.F(n1_33_508) 
);
defparam n1_ins16341.INIT=8'hCA;
LUT3 n2_ins16342 (
.I0(\reg_frequency_count_c0[8] ),
.I1(\reg_frequency_count_d0[8] ),
.I2(\ff_active[0] ),
.F(n2_31_509) 
);
defparam n2_ins16342.INIT=8'hCA;
LUT3 n1_ins16343 (
.I0(\reg_frequency_count_a0[7] ),
.I1(\reg_frequency_count_b0[7] ),
.I2(\ff_active[0] ),
.F(n1_35_510) 
);
defparam n1_ins16343.INIT=8'hCA;
LUT3 n2_ins16344 (
.I0(\reg_frequency_count_c0[7] ),
.I1(\reg_frequency_count_d0[7] ),
.I2(\ff_active[0] ),
.F(n2_33_511) 
);
defparam n2_ins16344.INIT=8'hCA;
LUT3 n1_ins16345 (
.I0(\reg_frequency_count_a0[6] ),
.I1(\reg_frequency_count_b0[6] ),
.I2(\ff_active[0] ),
.F(n1_37_512) 
);
defparam n1_ins16345.INIT=8'hCA;
LUT3 n2_ins16346 (
.I0(\reg_frequency_count_c0[6] ),
.I1(\reg_frequency_count_d0[6] ),
.I2(\ff_active[0] ),
.F(n2_35_513) 
);
defparam n2_ins16346.INIT=8'hCA;
LUT3 n1_ins16347 (
.I0(\reg_frequency_count_a0[5] ),
.I1(\reg_frequency_count_b0[5] ),
.I2(\ff_active[0] ),
.F(n1_39_514) 
);
defparam n1_ins16347.INIT=8'hCA;
LUT3 n2_ins16348 (
.I0(\reg_frequency_count_c0[5] ),
.I1(\reg_frequency_count_d0[5] ),
.I2(\ff_active[0] ),
.F(n2_37_515) 
);
defparam n2_ins16348.INIT=8'hCA;
LUT3 n1_ins16349 (
.I0(\reg_frequency_count_a0[4] ),
.I1(\reg_frequency_count_b0[4] ),
.I2(\ff_active[0] ),
.F(n1_41_516) 
);
defparam n1_ins16349.INIT=8'hCA;
LUT3 n2_ins16350 (
.I0(\reg_frequency_count_c0[4] ),
.I1(\reg_frequency_count_d0[4] ),
.I2(\ff_active[0] ),
.F(n2_39_517) 
);
defparam n2_ins16350.INIT=8'hCA;
LUT3 n1_ins16351 (
.I0(\reg_frequency_count_a0[3] ),
.I1(\reg_frequency_count_b0[3] ),
.I2(\ff_active[0] ),
.F(n1_43_518) 
);
defparam n1_ins16351.INIT=8'hCA;
LUT3 n2_ins16352 (
.I0(\reg_frequency_count_c0[3] ),
.I1(\reg_frequency_count_d0[3] ),
.I2(\ff_active[0] ),
.F(n2_41_519) 
);
defparam n2_ins16352.INIT=8'hCA;
LUT3 n1_ins16353 (
.I0(\reg_frequency_count_a0[2] ),
.I1(\reg_frequency_count_b0[2] ),
.I2(\ff_active[0] ),
.F(n1_45_520) 
);
defparam n1_ins16353.INIT=8'hCA;
LUT3 n2_ins16354 (
.I0(\reg_frequency_count_c0[2] ),
.I1(\reg_frequency_count_d0[2] ),
.I2(\ff_active[0] ),
.F(n2_43_521) 
);
defparam n2_ins16354.INIT=8'hCA;
LUT3 n1_ins16355 (
.I0(\reg_frequency_count_a0[1] ),
.I1(\reg_frequency_count_b0[1] ),
.I2(\ff_active[0] ),
.F(n1_47_522) 
);
defparam n1_ins16355.INIT=8'hCA;
LUT3 n2_ins16356 (
.I0(\reg_frequency_count_c0[1] ),
.I1(\reg_frequency_count_d0[1] ),
.I2(\ff_active[0] ),
.F(n2_45_523) 
);
defparam n2_ins16356.INIT=8'hCA;
LUT3 n1_ins16357 (
.I0(\reg_frequency_count_a0[0] ),
.I1(\reg_frequency_count_b0[0] ),
.I2(\ff_active[0] ),
.F(n1_49_524) 
);
defparam n1_ins16357.INIT=8'hCA;
LUT3 n2_ins16358 (
.I0(\reg_frequency_count_c0[0] ),
.I1(\reg_frequency_count_d0[0] ),
.I2(\ff_active[0] ),
.F(n2_47_525) 
);
defparam n2_ins16358.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_tone_generator  (\w_sram_a0[0] ,\w_sram_a0[1] ,\w_sram_a0[2] ,\w_sram_a0[3] ,\w_sram_a0[4] ,\reg_frequency_count_e0[10] ,o_29,n3_27_491,\ff_active[2] ,\ff_frequency_count_e[10] ,n3_27_447,\reg_frequency_count_e0[9] ,n3_29_492,\ff_frequency_count_e[9] ,n3_29_448,\reg_frequency_count_e0[7] ,n3_33_494,\ff_frequency_count_e[7] ,n3_33_450,\reg_frequency_count_e0[6] ,n3_35_495,\ff_frequency_count_e[6] ,n3_35_451,\reg_frequency_count_e0[5] ,n3_37_496,\reg_frequency_count_e0[4] ,n3_39_497,\ff_frequency_count_e[4] ,n3_39_453,\reg_frequency_count_e0[3] ,n3_41_498,\ff_frequency_count_e[3] ,n3_41_454,\reg_frequency_count_e0[2] ,n3_43_499,n3_45_456,n3_47_457,\ff_frequency_count_e[2] ,n3_43_455,\reg_frequency_count_e0[1] ,n3_45_500,\ff_frequency_count_e[0] ,\ff_frequency_count_e[1] ,\reg_frequency_count_e0[0] ,n3_47_501,ch_a0_key_on,o_611,\ff_wave_address_e[5] ,n3_17_475,\ff_wave_address_e[6] ,n3_15_474,\ff_frequency_count_e[11] ,n3_25_446,\ff_frequency_count_e[8] ,n3_31_449,n3_37_452,\ff_active[0] ,\ff_active[1] ,ch_b0_key_on,o_609,\ff_frequency_count_e[5] ,ch_c0_key_on,o_603,ch_d0_key_on,ch_e0_key_on,n319,n3_25_490,\reg_frequency_count_e0[11] ,n3_31_493,\reg_frequency_count_e0[8] ,\frequency_count_out[10] ,\frequency_count_out[9] ,\frequency_count_out[7] ,\frequency_count_out[6]_3 ,\frequency_count_out[5] ,\frequency_count_out[4] ,\frequency_count_out[3] ,\frequency_count_out[2] ,\frequency_count_out[1] ,\frequency_count_out[0] ,\wave_address_out[0]_5 ,\wave_address_out[1] ,\wave_address_out[2] ,\wave_address_out[3] ,\wave_address_out[4]_5 ,\wave_address_out[6]_5 ,\wave_address_out[5] ,\wave_address_out[6] ,\frequency_count_out[11]_17 ,\frequency_count_out[8] ,\wave_address_out[4] ,\wave_address_out[5]_11 );
input \w_sram_a0[0] ;
input \w_sram_a0[1] ;
input \w_sram_a0[2] ;
input \w_sram_a0[3] ;
input \w_sram_a0[4] ;
input \reg_frequency_count_e0[10] ;
input o_29;
input n3_27_491;
input \ff_active[2] ;
input \ff_frequency_count_e[10] ;
input n3_27_447;
input \reg_frequency_count_e0[9] ;
input n3_29_492;
input \ff_frequency_count_e[9] ;
input n3_29_448;
input \reg_frequency_count_e0[7] ;
input n3_33_494;
input \ff_frequency_count_e[7] ;
input n3_33_450;
input \reg_frequency_count_e0[6] ;
input n3_35_495;
input \ff_frequency_count_e[6] ;
input n3_35_451;
input \reg_frequency_count_e0[5] ;
input n3_37_496;
input \reg_frequency_count_e0[4] ;
input n3_39_497;
input \ff_frequency_count_e[4] ;
input n3_39_453;
input \reg_frequency_count_e0[3] ;
input n3_41_498;
input \ff_frequency_count_e[3] ;
input n3_41_454;
input \reg_frequency_count_e0[2] ;
input n3_43_499;
input n3_45_456;
input n3_47_457;
input \ff_frequency_count_e[2] ;
input n3_43_455;
input \reg_frequency_count_e0[1] ;
input n3_45_500;
input \ff_frequency_count_e[0] ;
input \ff_frequency_count_e[1] ;
input \reg_frequency_count_e0[0] ;
input n3_47_501;
input ch_a0_key_on;
input o_611;
input \ff_wave_address_e[5] ;
input n3_17_475;
input \ff_wave_address_e[6] ;
input n3_15_474;
input \ff_frequency_count_e[11] ;
input n3_25_446;
input \ff_frequency_count_e[8] ;
input n3_31_449;
input n3_37_452;
input \ff_active[0] ;
input \ff_active[1] ;
input ch_b0_key_on;
input o_609;
input \ff_frequency_count_e[5] ;
input ch_c0_key_on;
input o_603;
input ch_d0_key_on;
input ch_e0_key_on;
input n319;
input n3_25_490;
input \reg_frequency_count_e0[11] ;
input n3_31_493;
input \reg_frequency_count_e0[8] ;
output \frequency_count_out[10] ;
output \frequency_count_out[9] ;
output \frequency_count_out[7] ;
output \frequency_count_out[6]_3 ;
output \frequency_count_out[5] ;
output \frequency_count_out[4] ;
output \frequency_count_out[3] ;
output \frequency_count_out[2] ;
output \frequency_count_out[1] ;
output \frequency_count_out[0] ;
output \wave_address_out[0]_5 ;
output \wave_address_out[1] ;
output \wave_address_out[2] ;
output \wave_address_out[3] ;
output \wave_address_out[4]_5 ;
output \wave_address_out[6]_5 ;
output \wave_address_out[5] ;
output \wave_address_out[6] ;
output \frequency_count_out[11]_17 ;
output \frequency_count_out[8] ;
output \wave_address_out[4] ;
output \wave_address_out[5]_11 ;
wire \frequency_count_out[10] ;
wire \frequency_count_out[9] ;
wire \frequency_count_out[7] ;
wire \frequency_count_out[6]_3 ;
wire \frequency_count_out[5] ;
wire \frequency_count_out[4] ;
wire \frequency_count_out[3] ;
wire \frequency_count_out[2] ;
wire \frequency_count_out[1] ;
wire \frequency_count_out[0] ;
wire \wave_address_out[0]_5 ;
wire \wave_address_out[1] ;
wire \wave_address_out[2] ;
wire \wave_address_out[3] ;
wire \wave_address_out[4]_5 ;
wire \wave_address_out[6]_5 ;
wire \frequency_count_out[10]_5 ;
wire \frequency_count_out[10]_7 ;
wire \frequency_count_out[10]_9 ;
wire \frequency_count_out[9]_5 ;
wire \frequency_count_out[9]_9 ;
wire \frequency_count_out[7]_5 ;
wire \frequency_count_out[7]_7 ;
wire \frequency_count_out[7]_9 ;
wire \frequency_count_out[6]_5 ;
wire \frequency_count_out[6]_7 ;
wire \frequency_count_out[6]_9 ;
wire \frequency_count_out[5]_5 ;
wire \frequency_count_out[4]_5 ;
wire \frequency_count_out[4]_7 ;
wire \frequency_count_out[3]_5 ;
wire \frequency_count_out[3]_7 ;
wire \frequency_count_out[3]_9 ;
wire \frequency_count_out[2]_5 ;
wire \frequency_count_out[2]_7 ;
wire \frequency_count_out[2]_9 ;
wire \frequency_count_out[1]_5 ;
wire \frequency_count_out[1]_7 ;
wire \frequency_count_out[1]_9 ;
wire \frequency_count_out[0]_5 ;
wire \wave_address_out[0]_9 ;
wire \wave_address_out[1]_7 ;
wire \wave_address_out[3]_7 ;
wire \wave_address_out[5] ;
wire \wave_address_out[5]_9 ;
wire \wave_address_out[6] ;
wire \frequency_count_out[11]_11 ;
wire \frequency_count_out[9]_11 ;
wire \frequency_count_out[8]_9 ;
wire \frequency_count_out[6]_11 ;
wire \frequency_count_out[2]_11 ;
wire \wave_address_out[0]_11 ;
wire \wave_address_out[0]_13 ;
wire \frequency_count_out[6]_13 ;
wire \wave_address_out[0]_15 ;
wire \wave_address_out[0]_17 ;
wire \frequency_count_out[11]_13 ;
wire \frequency_count_out[11]_17 ;
wire \frequency_count_out[8]_11 ;
wire \frequency_count_out[8] ;
wire \frequency_count_out[5]_11 ;
wire \frequency_count_out[5]_13 ;
wire \frequency_count_out[5]_15 ;
wire \frequency_count_out[8]_17 ;
wire \frequency_count_out[4]_11 ;
wire \frequency_count_out[11]_19 ;
wire \wave_address_out[4] ;
wire \wave_address_out[5]_11 ;
wire \frequency_count_out[9]_13 ;
wire \wave_address_out[0]_19 ;
wire \frequency_count_out[11]_21 ;
wire VCC;
wire GND;
LUT4 \frequency_count_out[10]_ins16384  (
.I0(\frequency_count_out[10]_5 ),
.I1(\frequency_count_out[10]_7 ),
.I2(\frequency_count_out[10]_9 ),
.I3(\frequency_count_out[11]_19 ),
.F(\frequency_count_out[10] ) 
);
defparam \frequency_count_out[10]_ins16384 .INIT=16'hC355;
LUT4 \frequency_count_out[9]_ins16385  (
.I0(\frequency_count_out[9]_5 ),
.I1(\frequency_count_out[9]_13 ),
.I2(\frequency_count_out[9]_9 ),
.I3(\frequency_count_out[11]_19 ),
.F(\frequency_count_out[9] ) 
);
defparam \frequency_count_out[9]_ins16385 .INIT=16'hC355;
LUT4 \frequency_count_out[7]_ins16387  (
.I0(\frequency_count_out[7]_5 ),
.I1(\frequency_count_out[7]_7 ),
.I2(\frequency_count_out[7]_9 ),
.I3(\frequency_count_out[11]_19 ),
.F(\frequency_count_out[7] ) 
);
defparam \frequency_count_out[7]_ins16387 .INIT=16'hC355;
LUT4 \frequency_count_out[6]_ins16388  (
.I0(\frequency_count_out[6]_5 ),
.I1(\frequency_count_out[6]_7 ),
.I2(\frequency_count_out[6]_9 ),
.I3(\frequency_count_out[11]_19 ),
.F(\frequency_count_out[6]_3 ) 
);
defparam \frequency_count_out[6]_ins16388 .INIT=16'hC355;
LUT3 \frequency_count_out[5]_ins16389  (
.I0(\frequency_count_out[5]_5 ),
.I1(\frequency_count_out[5]_15 ),
.I2(\frequency_count_out[11]_19 ),
.F(\frequency_count_out[5] ) 
);
defparam \frequency_count_out[5]_ins16389 .INIT=8'h35;
LUT4 \frequency_count_out[4]_ins16390  (
.I0(\frequency_count_out[4]_5 ),
.I1(\frequency_count_out[4]_7 ),
.I2(\frequency_count_out[4]_11 ),
.I3(\frequency_count_out[11]_19 ),
.F(\frequency_count_out[4] ) 
);
defparam \frequency_count_out[4]_ins16390 .INIT=16'hC355;
LUT4 \frequency_count_out[3]_ins16391  (
.I0(\frequency_count_out[3]_5 ),
.I1(\frequency_count_out[3]_7 ),
.I2(\frequency_count_out[3]_9 ),
.I3(\frequency_count_out[11]_19 ),
.F(\frequency_count_out[3] ) 
);
defparam \frequency_count_out[3]_ins16391 .INIT=16'hC355;
LUT4 \frequency_count_out[2]_ins16392  (
.I0(\frequency_count_out[2]_5 ),
.I1(\frequency_count_out[2]_7 ),
.I2(\frequency_count_out[2]_9 ),
.I3(\frequency_count_out[11]_19 ),
.F(\frequency_count_out[2] ) 
);
defparam \frequency_count_out[2]_ins16392 .INIT=16'h3C55;
LUT4 \frequency_count_out[1]_ins16393  (
.I0(\frequency_count_out[1]_5 ),
.I1(\frequency_count_out[1]_7 ),
.I2(\frequency_count_out[1]_9 ),
.I3(\frequency_count_out[11]_19 ),
.F(\frequency_count_out[1] ) 
);
defparam \frequency_count_out[1]_ins16393 .INIT=16'hC355;
LUT3 \frequency_count_out[0]_ins16394  (
.I0(\frequency_count_out[0]_5 ),
.I1(\frequency_count_out[1]_7 ),
.I2(\frequency_count_out[11]_19 ),
.F(\frequency_count_out[0] ) 
);
defparam \frequency_count_out[0]_ins16394 .INIT=8'hC5;
LUT3 \wave_address_out[0]_ins16938  (
.I0(\w_sram_a0[0] ),
.I1(\wave_address_out[0]_19 ),
.I2(\wave_address_out[0]_9 ),
.F(\wave_address_out[0]_5 ) 
);
defparam \wave_address_out[0]_ins16938 .INIT=8'h09;
LUT3 \wave_address_out[1]_ins16939  (
.I0(\w_sram_a0[1] ),
.I1(\wave_address_out[1]_7 ),
.I2(\wave_address_out[0]_9 ),
.F(\wave_address_out[1] ) 
);
defparam \wave_address_out[1]_ins16939 .INIT=8'h09;
LUT4 \wave_address_out[2]_ins16940  (
.I0(\w_sram_a0[1] ),
.I1(\wave_address_out[1]_7 ),
.I2(\w_sram_a0[2] ),
.I3(\wave_address_out[0]_9 ),
.F(\wave_address_out[2] ) 
);
defparam \wave_address_out[2]_ins16940 .INIT=16'h004B;
LUT4 \wave_address_out[3]_ins16941  (
.I0(\wave_address_out[1]_7 ),
.I1(\wave_address_out[3]_7 ),
.I2(\w_sram_a0[3] ),
.I3(\wave_address_out[0]_9 ),
.F(\wave_address_out[3] ) 
);
defparam \wave_address_out[3]_ins16941 .INIT=16'h0087;
LUT3 \wave_address_out[4]_ins16942  (
.I0(\w_sram_a0[4] ),
.I1(\wave_address_out[4] ),
.I2(\wave_address_out[0]_9 ),
.F(\wave_address_out[4]_5 ) 
);
defparam \wave_address_out[4]_ins16942 .INIT=8'h09;
LUT4 \wave_address_out[6]_ins16944  (
.I0(\wave_address_out[5] ),
.I1(\wave_address_out[5]_9 ),
.I2(\wave_address_out[6] ),
.I3(\wave_address_out[0]_9 ),
.F(\wave_address_out[6]_5 ) 
);
defparam \wave_address_out[6]_ins16944 .INIT=16'h004B;
LUT4 \frequency_count_out[10]_ins17123  (
.I0(\reg_frequency_count_e0[10] ),
.I1(o_29),
.I2(n3_27_491),
.I3(\ff_active[2] ),
.F(\frequency_count_out[10]_5 ) 
);
defparam \frequency_count_out[10]_ins17123 .INIT=16'h770F;
LUT4 \frequency_count_out[10]_ins17124  (
.I0(\ff_frequency_count_e[10] ),
.I1(o_29),
.I2(n3_27_447),
.I3(\ff_active[2] ),
.F(\frequency_count_out[10]_7 ) 
);
defparam \frequency_count_out[10]_ins17124 .INIT=16'h770F;
LUT2 \frequency_count_out[10]_ins17125  (
.I0(\frequency_count_out[9]_9 ),
.I1(\frequency_count_out[9]_13 ),
.F(\frequency_count_out[10]_9 ) 
);
defparam \frequency_count_out[10]_ins17125 .INIT=4'h8;
LUT4 \frequency_count_out[9]_ins17126  (
.I0(\reg_frequency_count_e0[9] ),
.I1(o_29),
.I2(n3_29_492),
.I3(\ff_active[2] ),
.F(\frequency_count_out[9]_5 ) 
);
defparam \frequency_count_out[9]_ins17126 .INIT=16'h770F;
LUT4 \frequency_count_out[9]_ins17128  (
.I0(\ff_frequency_count_e[9] ),
.I1(o_29),
.I2(n3_29_448),
.I3(\ff_active[2] ),
.F(\frequency_count_out[9]_9 ) 
);
defparam \frequency_count_out[9]_ins17128 .INIT=16'h770F;
LUT4 \frequency_count_out[7]_ins17131  (
.I0(\reg_frequency_count_e0[7] ),
.I1(o_29),
.I2(n3_33_494),
.I3(\ff_active[2] ),
.F(\frequency_count_out[7]_5 ) 
);
defparam \frequency_count_out[7]_ins17131 .INIT=16'h770F;
LUT2 \frequency_count_out[7]_ins17132  (
.I0(\frequency_count_out[6]_9 ),
.I1(\frequency_count_out[6]_7 ),
.F(\frequency_count_out[7]_7 ) 
);
defparam \frequency_count_out[7]_ins17132 .INIT=4'h8;
LUT4 \frequency_count_out[7]_ins17133  (
.I0(\ff_frequency_count_e[7] ),
.I1(o_29),
.I2(n3_33_450),
.I3(\ff_active[2] ),
.F(\frequency_count_out[7]_9 ) 
);
defparam \frequency_count_out[7]_ins17133 .INIT=16'h770F;
LUT4 \frequency_count_out[6]_ins17134  (
.I0(\reg_frequency_count_e0[6] ),
.I1(o_29),
.I2(n3_35_495),
.I3(\ff_active[2] ),
.F(\frequency_count_out[6]_5 ) 
);
defparam \frequency_count_out[6]_ins17134 .INIT=16'h770F;
LUT4 \frequency_count_out[6]_ins17135  (
.I0(\ff_frequency_count_e[6] ),
.I1(o_29),
.I2(n3_35_451),
.I3(\ff_active[2] ),
.F(\frequency_count_out[6]_7 ) 
);
defparam \frequency_count_out[6]_ins17135 .INIT=16'h770F;
LUT4 \frequency_count_out[6]_ins17136  (
.I0(\frequency_count_out[6]_11 ),
.I1(\frequency_count_out[2]_7 ),
.I2(\frequency_count_out[3]_9 ),
.I3(\frequency_count_out[2]_9 ),
.F(\frequency_count_out[6]_9 ) 
);
defparam \frequency_count_out[6]_ins17136 .INIT=16'h1000;
LUT4 \frequency_count_out[5]_ins17137  (
.I0(\reg_frequency_count_e0[5] ),
.I1(o_29),
.I2(n3_37_496),
.I3(\ff_active[2] ),
.F(\frequency_count_out[5]_5 ) 
);
defparam \frequency_count_out[5]_ins17137 .INIT=16'h770F;
LUT4 \frequency_count_out[4]_ins17139  (
.I0(\reg_frequency_count_e0[4] ),
.I1(o_29),
.I2(n3_39_497),
.I3(\ff_active[2] ),
.F(\frequency_count_out[4]_5 ) 
);
defparam \frequency_count_out[4]_ins17139 .INIT=16'h770F;
LUT4 \frequency_count_out[4]_ins17140  (
.I0(\ff_frequency_count_e[4] ),
.I1(o_29),
.I2(n3_39_453),
.I3(\ff_active[2] ),
.F(\frequency_count_out[4]_7 ) 
);
defparam \frequency_count_out[4]_ins17140 .INIT=16'h770F;
LUT4 \frequency_count_out[3]_ins17142  (
.I0(\reg_frequency_count_e0[3] ),
.I1(o_29),
.I2(n3_41_498),
.I3(\ff_active[2] ),
.F(\frequency_count_out[3]_5 ) 
);
defparam \frequency_count_out[3]_ins17142 .INIT=16'h770F;
LUT2 \frequency_count_out[3]_ins17143  (
.I0(\frequency_count_out[2]_7 ),
.I1(\frequency_count_out[2]_9 ),
.F(\frequency_count_out[3]_7 ) 
);
defparam \frequency_count_out[3]_ins17143 .INIT=4'h4;
LUT4 \frequency_count_out[3]_ins17144  (
.I0(\ff_frequency_count_e[3] ),
.I1(o_29),
.I2(n3_41_454),
.I3(\ff_active[2] ),
.F(\frequency_count_out[3]_9 ) 
);
defparam \frequency_count_out[3]_ins17144 .INIT=16'h770F;
LUT4 \frequency_count_out[2]_ins17145  (
.I0(\reg_frequency_count_e0[2] ),
.I1(o_29),
.I2(n3_43_499),
.I3(\ff_active[2] ),
.F(\frequency_count_out[2]_5 ) 
);
defparam \frequency_count_out[2]_ins17145 .INIT=16'h770F;
LUT4 \frequency_count_out[2]_ins17146  (
.I0(n3_45_456),
.I1(n3_47_457),
.I2(\frequency_count_out[2]_11 ),
.I3(\ff_active[2] ),
.F(\frequency_count_out[2]_7 ) 
);
defparam \frequency_count_out[2]_ins17146 .INIT=16'hF0EE;
LUT4 \frequency_count_out[2]_ins17147  (
.I0(\ff_frequency_count_e[2] ),
.I1(o_29),
.I2(n3_43_455),
.I3(\ff_active[2] ),
.F(\frequency_count_out[2]_9 ) 
);
defparam \frequency_count_out[2]_ins17147 .INIT=16'h770F;
LUT4 \frequency_count_out[1]_ins17148  (
.I0(\reg_frequency_count_e0[1] ),
.I1(o_29),
.I2(n3_45_500),
.I3(\ff_active[2] ),
.F(\frequency_count_out[1]_5 ) 
);
defparam \frequency_count_out[1]_ins17148 .INIT=16'h770F;
LUT4 \frequency_count_out[1]_ins17149  (
.I0(\ff_frequency_count_e[0] ),
.I1(o_29),
.I2(n3_47_457),
.I3(\ff_active[2] ),
.F(\frequency_count_out[1]_7 ) 
);
defparam \frequency_count_out[1]_ins17149 .INIT=16'h770F;
LUT4 \frequency_count_out[1]_ins17150  (
.I0(\ff_frequency_count_e[1] ),
.I1(o_29),
.I2(n3_45_456),
.I3(\ff_active[2] ),
.F(\frequency_count_out[1]_9 ) 
);
defparam \frequency_count_out[1]_ins17150 .INIT=16'h770F;
LUT4 \frequency_count_out[0]_ins17151  (
.I0(\reg_frequency_count_e0[0] ),
.I1(o_29),
.I2(n3_47_501),
.I3(\ff_active[2] ),
.F(\frequency_count_out[0]_5 ) 
);
defparam \frequency_count_out[0]_ins17151 .INIT=16'h770F;
LUT3 \wave_address_out[0]_ins17355  (
.I0(\wave_address_out[0]_13 ),
.I1(ch_a0_key_on),
.I2(o_611),
.F(\wave_address_out[0]_9 ) 
);
defparam \wave_address_out[0]_ins17355 .INIT=8'hCA;
LUT4 \wave_address_out[1]_ins17356  (
.I0(\w_sram_a0[0] ),
.I1(\frequency_count_out[6]_9 ),
.I2(\frequency_count_out[9]_11 ),
.I3(\wave_address_out[0]_11 ),
.F(\wave_address_out[1]_7 ) 
);
defparam \wave_address_out[1]_ins17356 .INIT=16'h4000;
LUT2 \wave_address_out[3]_ins17357  (
.I0(\w_sram_a0[2] ),
.I1(\w_sram_a0[1] ),
.F(\wave_address_out[3]_7 ) 
);
defparam \wave_address_out[3]_ins17357 .INIT=4'h1;
LUT4 \wave_address_out[5]_ins17359  (
.I0(\ff_wave_address_e[5] ),
.I1(o_29),
.I2(n3_17_475),
.I3(\ff_active[2] ),
.F(\wave_address_out[5] ) 
);
defparam \wave_address_out[5]_ins17359 .INIT=16'h770F;
LUT2 \wave_address_out[5]_ins17360  (
.I0(\w_sram_a0[4] ),
.I1(\wave_address_out[4] ),
.F(\wave_address_out[5]_9 ) 
);
defparam \wave_address_out[5]_ins17360 .INIT=4'h4;
LUT4 \wave_address_out[6]_ins17361  (
.I0(\ff_wave_address_e[6] ),
.I1(o_29),
.I2(n3_15_474),
.I3(\ff_active[2] ),
.F(\wave_address_out[6] ) 
);
defparam \wave_address_out[6]_ins17361 .INIT=16'h770F;
LUT4 \frequency_count_out[11]_ins17506  (
.I0(\ff_frequency_count_e[11] ),
.I1(o_29),
.I2(n3_25_446),
.I3(\ff_active[2] ),
.F(\frequency_count_out[11]_11 ) 
);
defparam \frequency_count_out[11]_ins17506 .INIT=16'h770F;
LUT3 \frequency_count_out[9]_ins17507  (
.I0(\frequency_count_out[6]_7 ),
.I1(\frequency_count_out[8]_9 ),
.I2(\frequency_count_out[7]_9 ),
.F(\frequency_count_out[9]_11 ) 
);
defparam \frequency_count_out[9]_ins17507 .INIT=8'h80;
LUT4 \frequency_count_out[8]_ins17508  (
.I0(\ff_frequency_count_e[8] ),
.I1(o_29),
.I2(n3_31_449),
.I3(\ff_active[2] ),
.F(\frequency_count_out[8]_9 ) 
);
defparam \frequency_count_out[8]_ins17508 .INIT=16'h770F;
LUT4 \frequency_count_out[6]_ins17509  (
.I0(n3_37_452),
.I1(n3_39_453),
.I2(\frequency_count_out[6]_13 ),
.I3(\ff_active[2] ),
.F(\frequency_count_out[6]_11 ) 
);
defparam \frequency_count_out[6]_ins17509 .INIT=16'hF0EE;
LUT4 \frequency_count_out[2]_ins17511  (
.I0(\ff_frequency_count_e[1] ),
.I1(\ff_frequency_count_e[0] ),
.I2(\ff_active[0] ),
.I3(\ff_active[1] ),
.F(\frequency_count_out[2]_11 ) 
);
defparam \frequency_count_out[2]_ins17511 .INIT=16'h000E;
LUT3 \wave_address_out[0]_ins17580  (
.I0(\frequency_count_out[9]_9 ),
.I1(\frequency_count_out[10]_7 ),
.I2(\frequency_count_out[11]_11 ),
.F(\wave_address_out[0]_11 ) 
);
defparam \wave_address_out[0]_ins17580 .INIT=8'h80;
LUT3 \wave_address_out[0]_ins17581  (
.I0(\wave_address_out[0]_15 ),
.I1(ch_b0_key_on),
.I2(o_609),
.F(\wave_address_out[0]_13 ) 
);
defparam \wave_address_out[0]_ins17581 .INIT=8'hCA;
LUT4 \frequency_count_out[6]_ins17713  (
.I0(\ff_frequency_count_e[5] ),
.I1(\ff_frequency_count_e[4] ),
.I2(\ff_active[0] ),
.I3(\ff_active[1] ),
.F(\frequency_count_out[6]_13 ) 
);
defparam \frequency_count_out[6]_ins17713 .INIT=16'h000E;
LUT3 \wave_address_out[0]_ins17720  (
.I0(\wave_address_out[0]_17 ),
.I1(ch_c0_key_on),
.I2(o_603),
.F(\wave_address_out[0]_15 ) 
);
defparam \wave_address_out[0]_ins17720 .INIT=8'hCA;
LUT3 \wave_address_out[0]_ins17799  (
.I0(ch_d0_key_on),
.I1(ch_e0_key_on),
.I2(n319),
.F(\wave_address_out[0]_17 ) 
);
defparam \wave_address_out[0]_ins17799 .INIT=8'hAC;
LUT4 \frequency_count_out[11]_ins17821  (
.I0(\ff_active[2] ),
.I1(n3_25_490),
.I2(o_29),
.I3(\reg_frequency_count_e0[11] ),
.F(\frequency_count_out[11]_13 ) 
);
defparam \frequency_count_out[11]_ins17821 .INIT=16'hE444;
MUX2_LUT5 \frequency_count_out[11]_ins17823  (
.I0(\frequency_count_out[11]_13 ),
.I1(\frequency_count_out[11]_21 ),
.S0(\frequency_count_out[11]_19 ),
.O(\frequency_count_out[11]_17 ) 
);
LUT4 \frequency_count_out[8]_ins17824  (
.I0(\ff_active[2] ),
.I1(n3_31_493),
.I2(o_29),
.I3(\reg_frequency_count_e0[8] ),
.F(\frequency_count_out[8]_11 ) 
);
defparam \frequency_count_out[8]_ins17824 .INIT=16'hE444;
MUX2_LUT5 \frequency_count_out[8]_ins17826  (
.I0(\frequency_count_out[8]_11 ),
.I1(\frequency_count_out[8]_17 ),
.S0(\frequency_count_out[11]_19 ),
.O(\frequency_count_out[8] ) 
);
LUT3 \frequency_count_out[5]_ins17872  (
.I0(\frequency_count_out[4]_11 ),
.I1(\frequency_count_out[4]_7 ),
.I2(n3_37_452),
.F(\frequency_count_out[5]_11 ) 
);
defparam \frequency_count_out[5]_ins17872 .INIT=8'h87;
LUT4 \frequency_count_out[5]_ins17873  (
.I0(\frequency_count_out[4]_11 ),
.I1(\frequency_count_out[4]_7 ),
.I2(o_29),
.I3(\ff_frequency_count_e[5] ),
.F(\frequency_count_out[5]_13 ) 
);
defparam \frequency_count_out[5]_ins17873 .INIT=16'h8777;
MUX2_LUT5 \frequency_count_out[5]_ins17874  (
.I0(\frequency_count_out[5]_11 ),
.I1(\frequency_count_out[5]_13 ),
.S0(\ff_active[2] ),
.O(\frequency_count_out[5]_15 ) 
);
LUT4 \frequency_count_out[8]_ins17978  (
.I0(\frequency_count_out[8]_9 ),
.I1(\frequency_count_out[6]_9 ),
.I2(\frequency_count_out[6]_7 ),
.I3(\frequency_count_out[7]_9 ),
.F(\frequency_count_out[8]_17 ) 
);
defparam \frequency_count_out[8]_ins17978 .INIT=16'h9555;
LUT3 \frequency_count_out[4]_ins17979  (
.I0(\frequency_count_out[3]_9 ),
.I1(\frequency_count_out[2]_7 ),
.I2(\frequency_count_out[2]_9 ),
.F(\frequency_count_out[4]_11 ) 
);
defparam \frequency_count_out[4]_ins17979 .INIT=8'h20;
LUT4 \frequency_count_out[11]_ins18043  (
.I0(\wave_address_out[0]_19 ),
.I1(\wave_address_out[0]_13 ),
.I2(ch_a0_key_on),
.I3(o_611),
.F(\frequency_count_out[11]_19 ) 
);
defparam \frequency_count_out[11]_ins18043 .INIT=16'h0511;
LUT4 \wave_address_out[4]_ins18044  (
.I0(\w_sram_a0[3] ),
.I1(\wave_address_out[1]_7 ),
.I2(\w_sram_a0[2] ),
.I3(\w_sram_a0[1] ),
.F(\wave_address_out[4] ) 
);
defparam \wave_address_out[4]_ins18044 .INIT=16'h0004;
LUT4 \wave_address_out[5]_ins18045  (
.I0(\wave_address_out[5] ),
.I1(\w_sram_a0[4] ),
.I2(\wave_address_out[4] ),
.I3(\wave_address_out[0]_9 ),
.F(\wave_address_out[5]_11 ) 
);
defparam \wave_address_out[5]_ins18045 .INIT=16'h0065;
LUT4 \frequency_count_out[9]_ins18089  (
.I0(\frequency_count_out[6]_9 ),
.I1(\frequency_count_out[6]_7 ),
.I2(\frequency_count_out[8]_9 ),
.I3(\frequency_count_out[7]_9 ),
.F(\frequency_count_out[9]_13 ) 
);
defparam \frequency_count_out[9]_ins18089 .INIT=16'h8000;
LUT4 \wave_address_out[0]_ins18128  (
.I0(\frequency_count_out[9]_13 ),
.I1(\frequency_count_out[9]_9 ),
.I2(\frequency_count_out[10]_7 ),
.I3(\frequency_count_out[11]_11 ),
.F(\wave_address_out[0]_19 ) 
);
defparam \wave_address_out[0]_ins18128 .INIT=16'h8000;
LUT4 \frequency_count_out[11]_ins18237  (
.I0(\frequency_count_out[11]_11 ),
.I1(\frequency_count_out[9]_9 ),
.I2(\frequency_count_out[9]_13 ),
.I3(\frequency_count_out[10]_7 ),
.F(\frequency_count_out[11]_21 ) 
);
defparam \frequency_count_out[11]_ins18237 .INIT=16'h1555;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0  (clk_3,o_611,n84,o_609,o_603,n319,o,\ff_active[1] ,\reg_wave_length_a0[1] ,\reg_wave_length_b0[1] ,\ff_active[0] ,\reg_wave_length_c0[1] ,\reg_wave_length_d0[1] ,\reg_wave_length_a0[0] ,\reg_wave_length_b0[0] ,\reg_wave_length_c0[0] ,\reg_wave_length_d0[0] ,\reg_frequency_count_a0[11] ,\reg_frequency_count_b0[11] ,\reg_frequency_count_c0[11] ,\reg_frequency_count_d0[11] ,\reg_frequency_count_a0[10] ,\reg_frequency_count_b0[10] ,\reg_frequency_count_c0[10] ,\reg_frequency_count_d0[10] ,\reg_frequency_count_a0[9] ,\reg_frequency_count_b0[9] ,\reg_frequency_count_c0[9] ,\reg_frequency_count_d0[9] ,\reg_frequency_count_a0[8] ,\reg_frequency_count_b0[8] ,\reg_frequency_count_c0[8] ,\reg_frequency_count_d0[8] ,\reg_frequency_count_a0[7] ,\reg_frequency_count_b0[7] ,\reg_frequency_count_c0[7] ,\reg_frequency_count_d0[7] ,\reg_frequency_count_a0[6] ,\reg_frequency_count_b0[6] ,\reg_frequency_count_c0[6] ,\reg_frequency_count_d0[6] ,\reg_frequency_count_a0[5] ,\reg_frequency_count_b0[5] ,\reg_frequency_count_c0[5] ,\reg_frequency_count_d0[5] ,\reg_frequency_count_a0[4] ,\reg_frequency_count_b0[4] ,\reg_frequency_count_c0[4] ,\reg_frequency_count_d0[4] ,\reg_frequency_count_a0[3] ,\reg_frequency_count_b0[3] ,\reg_frequency_count_c0[3] ,\reg_frequency_count_d0[3] ,\reg_frequency_count_a0[2] ,\reg_frequency_count_b0[2] ,\reg_frequency_count_c0[2] ,\reg_frequency_count_d0[2] ,\reg_frequency_count_a0[1] ,\reg_frequency_count_b0[1] ,\reg_frequency_count_c0[1] ,\reg_frequency_count_d0[1] ,\reg_frequency_count_a0[0] ,\reg_frequency_count_b0[0] ,\reg_frequency_count_c0[0] ,\reg_frequency_count_d0[0] ,\w_sram_a0[0] ,\w_sram_a0[1] ,\w_sram_a0[2] ,\w_sram_a0[3] ,\w_sram_a0[4] ,\reg_frequency_count_e0[10] ,o_29,\ff_active[2] ,\reg_frequency_count_e0[9] ,\reg_frequency_count_e0[7] ,\reg_frequency_count_e0[6] ,\reg_frequency_count_e0[5] ,\reg_frequency_count_e0[4] ,\reg_frequency_count_e0[3] ,\reg_frequency_count_e0[2] ,\reg_frequency_count_e0[1] ,\reg_frequency_count_e0[0] ,ch_a0_key_on,ch_b0_key_on,ch_c0_key_on,ch_d0_key_on,ch_e0_key_on,\reg_frequency_count_e0[11] ,\reg_frequency_count_e0[8] ,\ff_wave_address_e[4] ,\ff_wave_address_e[3] ,\ff_wave_address_e[2] ,\ff_wave_address_e[1] ,\ff_wave_address_e[0] ,n3_5_435,n3_7_436,n3_19_437,n3_21_438,n3_23_439,n3_25_440,n3_27_441,\wave_address_out[5] ,\wave_address_out[6] ,\wave_address_out[4] );
input clk_3;
input o_611;
input n84;
input o_609;
input o_603;
input n319;
input o;
input \ff_active[1] ;
input \reg_wave_length_a0[1] ;
input \reg_wave_length_b0[1] ;
input \ff_active[0] ;
input \reg_wave_length_c0[1] ;
input \reg_wave_length_d0[1] ;
input \reg_wave_length_a0[0] ;
input \reg_wave_length_b0[0] ;
input \reg_wave_length_c0[0] ;
input \reg_wave_length_d0[0] ;
input \reg_frequency_count_a0[11] ;
input \reg_frequency_count_b0[11] ;
input \reg_frequency_count_c0[11] ;
input \reg_frequency_count_d0[11] ;
input \reg_frequency_count_a0[10] ;
input \reg_frequency_count_b0[10] ;
input \reg_frequency_count_c0[10] ;
input \reg_frequency_count_d0[10] ;
input \reg_frequency_count_a0[9] ;
input \reg_frequency_count_b0[9] ;
input \reg_frequency_count_c0[9] ;
input \reg_frequency_count_d0[9] ;
input \reg_frequency_count_a0[8] ;
input \reg_frequency_count_b0[8] ;
input \reg_frequency_count_c0[8] ;
input \reg_frequency_count_d0[8] ;
input \reg_frequency_count_a0[7] ;
input \reg_frequency_count_b0[7] ;
input \reg_frequency_count_c0[7] ;
input \reg_frequency_count_d0[7] ;
input \reg_frequency_count_a0[6] ;
input \reg_frequency_count_b0[6] ;
input \reg_frequency_count_c0[6] ;
input \reg_frequency_count_d0[6] ;
input \reg_frequency_count_a0[5] ;
input \reg_frequency_count_b0[5] ;
input \reg_frequency_count_c0[5] ;
input \reg_frequency_count_d0[5] ;
input \reg_frequency_count_a0[4] ;
input \reg_frequency_count_b0[4] ;
input \reg_frequency_count_c0[4] ;
input \reg_frequency_count_d0[4] ;
input \reg_frequency_count_a0[3] ;
input \reg_frequency_count_b0[3] ;
input \reg_frequency_count_c0[3] ;
input \reg_frequency_count_d0[3] ;
input \reg_frequency_count_a0[2] ;
input \reg_frequency_count_b0[2] ;
input \reg_frequency_count_c0[2] ;
input \reg_frequency_count_d0[2] ;
input \reg_frequency_count_a0[1] ;
input \reg_frequency_count_b0[1] ;
input \reg_frequency_count_c0[1] ;
input \reg_frequency_count_d0[1] ;
input \reg_frequency_count_a0[0] ;
input \reg_frequency_count_b0[0] ;
input \reg_frequency_count_c0[0] ;
input \reg_frequency_count_d0[0] ;
input \w_sram_a0[0] ;
input \w_sram_a0[1] ;
input \w_sram_a0[2] ;
input \w_sram_a0[3] ;
input \w_sram_a0[4] ;
input \reg_frequency_count_e0[10] ;
input o_29;
input \ff_active[2] ;
input \reg_frequency_count_e0[9] ;
input \reg_frequency_count_e0[7] ;
input \reg_frequency_count_e0[6] ;
input \reg_frequency_count_e0[5] ;
input \reg_frequency_count_e0[4] ;
input \reg_frequency_count_e0[3] ;
input \reg_frequency_count_e0[2] ;
input \reg_frequency_count_e0[1] ;
input \reg_frequency_count_e0[0] ;
input ch_a0_key_on;
input ch_b0_key_on;
input ch_c0_key_on;
input ch_d0_key_on;
input ch_e0_key_on;
input \reg_frequency_count_e0[11] ;
input \reg_frequency_count_e0[8] ;
output \ff_wave_address_e[4] ;
output \ff_wave_address_e[3] ;
output \ff_wave_address_e[2] ;
output \ff_wave_address_e[1] ;
output \ff_wave_address_e[0] ;
output n3_5_435;
output n3_7_436;
output n3_19_437;
output n3_21_438;
output n3_23_439;
output n3_25_440;
output n3_27_441;
output \wave_address_out[5] ;
output \wave_address_out[6] ;
output \wave_address_out[4] ;
wire \ff_wave_address_a[5] ;
wire \ff_wave_address_a[4] ;
wire \ff_wave_address_a[3] ;
wire \ff_wave_address_a[2] ;
wire \ff_wave_address_a[1] ;
wire \ff_wave_address_a[0] ;
wire \ff_wave_address_b[6] ;
wire \ff_wave_address_b[5] ;
wire \ff_wave_address_b[4] ;
wire \ff_wave_address_b[3] ;
wire \ff_wave_address_b[2] ;
wire \ff_wave_address_b[1] ;
wire \ff_wave_address_b[0] ;
wire \ff_wave_address_c[6] ;
wire \ff_wave_address_c[5] ;
wire \ff_wave_address_c[4] ;
wire \ff_wave_address_c[3] ;
wire \ff_wave_address_c[2] ;
wire \ff_wave_address_c[1] ;
wire \ff_wave_address_c[0] ;
wire \ff_wave_address_d[6] ;
wire \ff_wave_address_d[5] ;
wire \ff_wave_address_d[4] ;
wire \ff_wave_address_d[3] ;
wire \ff_wave_address_d[2] ;
wire \ff_wave_address_d[1] ;
wire \ff_wave_address_d[0] ;
wire \ff_wave_address_e[6] ;
wire \ff_wave_address_e[5] ;
wire \ff_wave_address_e[4] ;
wire \ff_wave_address_e[3] ;
wire \ff_wave_address_e[2] ;
wire \ff_wave_address_e[1] ;
wire \ff_wave_address_e[0] ;
wire \ff_frequency_count_a[11] ;
wire \ff_frequency_count_a[10] ;
wire \ff_frequency_count_a[9] ;
wire \ff_frequency_count_a[8] ;
wire \ff_frequency_count_a[7] ;
wire \ff_frequency_count_a[6] ;
wire \ff_frequency_count_a[5] ;
wire \ff_frequency_count_a[4] ;
wire \ff_frequency_count_a[3] ;
wire \ff_frequency_count_a[2] ;
wire \ff_frequency_count_a[1] ;
wire \ff_frequency_count_a[0] ;
wire \ff_frequency_count_b[11] ;
wire \ff_frequency_count_b[10] ;
wire \ff_frequency_count_b[9] ;
wire \ff_frequency_count_b[8] ;
wire \ff_frequency_count_b[7] ;
wire \ff_frequency_count_b[6] ;
wire \ff_frequency_count_b[5] ;
wire \ff_frequency_count_b[4] ;
wire \ff_frequency_count_b[3] ;
wire \ff_frequency_count_b[2] ;
wire \ff_frequency_count_b[1] ;
wire \ff_frequency_count_b[0] ;
wire \ff_frequency_count_c[11] ;
wire \ff_frequency_count_c[10] ;
wire \ff_frequency_count_c[9] ;
wire \ff_frequency_count_c[8] ;
wire \ff_frequency_count_c[7] ;
wire \ff_frequency_count_c[6] ;
wire \ff_frequency_count_c[5] ;
wire \ff_frequency_count_c[4] ;
wire \ff_frequency_count_c[3] ;
wire \ff_frequency_count_c[2] ;
wire \ff_frequency_count_c[1] ;
wire \ff_frequency_count_c[0] ;
wire \ff_frequency_count_d[11] ;
wire \ff_frequency_count_d[10] ;
wire \ff_frequency_count_d[9] ;
wire \ff_frequency_count_d[8] ;
wire \ff_frequency_count_d[7] ;
wire \ff_frequency_count_d[6] ;
wire \ff_frequency_count_d[5] ;
wire \ff_frequency_count_d[4] ;
wire \ff_frequency_count_d[3] ;
wire \ff_frequency_count_d[2] ;
wire \ff_frequency_count_d[1] ;
wire \ff_frequency_count_d[0] ;
wire \ff_frequency_count_e[11] ;
wire \ff_frequency_count_e[10] ;
wire \ff_frequency_count_e[9] ;
wire \ff_frequency_count_e[8] ;
wire \ff_frequency_count_e[7] ;
wire \ff_frequency_count_e[6] ;
wire \ff_frequency_count_e[5] ;
wire \ff_frequency_count_e[4] ;
wire \ff_frequency_count_e[3] ;
wire \ff_frequency_count_e[2] ;
wire \ff_frequency_count_e[1] ;
wire \ff_frequency_count_e[0] ;
wire \ff_wave_address_a[6] ;
wire n3_5_435;
wire n3_7_436;
wire n3_25_446;
wire n3_27_447;
wire n3_29_448;
wire n3_31_449;
wire n3_33_450;
wire n3_35_451;
wire n3_37_452;
wire n3_39_453;
wire n3_41_454;
wire n3_43_455;
wire n3_45_456;
wire n3_47_457;
wire n3_15_474;
wire n3_17_475;
wire n3_19_437;
wire n3_21_438;
wire n3_23_439;
wire n3_25_440;
wire n3_27_441;
wire n3_25_490;
wire n3_27_491;
wire n3_29_492;
wire n3_31_493;
wire n3_33_494;
wire n3_35_495;
wire n3_37_496;
wire n3_39_497;
wire n3_41_498;
wire n3_43_499;
wire n3_45_500;
wire n3_47_501;
wire \frequency_count_out[10] ;
wire \frequency_count_out[9] ;
wire \frequency_count_out[7] ;
wire \frequency_count_out[6]_3 ;
wire \frequency_count_out[5] ;
wire \frequency_count_out[4] ;
wire \frequency_count_out[3] ;
wire \frequency_count_out[2] ;
wire \frequency_count_out[1] ;
wire \frequency_count_out[0] ;
wire \wave_address_out[0]_5 ;
wire \wave_address_out[1] ;
wire \wave_address_out[2] ;
wire \wave_address_out[3] ;
wire \wave_address_out[4]_5 ;
wire \wave_address_out[6]_5 ;
wire \wave_address_out[5] ;
wire \wave_address_out[6] ;
wire \frequency_count_out[11]_17 ;
wire \frequency_count_out[8] ;
wire \wave_address_out[4] ;
wire \wave_address_out[5]_11 ;
wire VCC;
wire GND;
DFFCE \ff_wave_address_a[5]_ins11828  (
.D(\wave_address_out[5]_11 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_wave_address_a[5] ) 
);
DFFCE \ff_wave_address_a[4]_ins11829  (
.D(\wave_address_out[4]_5 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_wave_address_a[4] ) 
);
DFFCE \ff_wave_address_a[3]_ins11830  (
.D(\wave_address_out[3] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_wave_address_a[3] ) 
);
DFFCE \ff_wave_address_a[2]_ins11831  (
.D(\wave_address_out[2] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_wave_address_a[2] ) 
);
DFFCE \ff_wave_address_a[1]_ins11832  (
.D(\wave_address_out[1] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_wave_address_a[1] ) 
);
DFFCE \ff_wave_address_a[0]_ins11833  (
.D(\wave_address_out[0]_5 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_wave_address_a[0] ) 
);
DFFCE \ff_wave_address_b[6]_ins11834  (
.D(\wave_address_out[6]_5 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_wave_address_b[6] ) 
);
DFFCE \ff_wave_address_b[5]_ins11835  (
.D(\wave_address_out[5]_11 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_wave_address_b[5] ) 
);
DFFCE \ff_wave_address_b[4]_ins11836  (
.D(\wave_address_out[4]_5 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_wave_address_b[4] ) 
);
DFFCE \ff_wave_address_b[3]_ins11837  (
.D(\wave_address_out[3] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_wave_address_b[3] ) 
);
DFFCE \ff_wave_address_b[2]_ins11838  (
.D(\wave_address_out[2] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_wave_address_b[2] ) 
);
DFFCE \ff_wave_address_b[1]_ins11839  (
.D(\wave_address_out[1] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_wave_address_b[1] ) 
);
DFFCE \ff_wave_address_b[0]_ins11840  (
.D(\wave_address_out[0]_5 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_wave_address_b[0] ) 
);
DFFCE \ff_wave_address_c[6]_ins11841  (
.D(\wave_address_out[6]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[6] ) 
);
DFFCE \ff_wave_address_c[5]_ins11842  (
.D(\wave_address_out[5]_11 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[5] ) 
);
DFFCE \ff_wave_address_c[4]_ins11843  (
.D(\wave_address_out[4]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[4] ) 
);
DFFCE \ff_wave_address_c[3]_ins11844  (
.D(\wave_address_out[3] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[3] ) 
);
DFFCE \ff_wave_address_c[2]_ins11845  (
.D(\wave_address_out[2] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[2] ) 
);
DFFCE \ff_wave_address_c[1]_ins11846  (
.D(\wave_address_out[1] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[1] ) 
);
DFFCE \ff_wave_address_c[0]_ins11847  (
.D(\wave_address_out[0]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[0] ) 
);
DFFCE \ff_wave_address_d[6]_ins11848  (
.D(\wave_address_out[6]_5 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_wave_address_d[6] ) 
);
DFFCE \ff_wave_address_d[5]_ins11849  (
.D(\wave_address_out[5]_11 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_wave_address_d[5] ) 
);
DFFCE \ff_wave_address_d[4]_ins11850  (
.D(\wave_address_out[4]_5 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_wave_address_d[4] ) 
);
DFFCE \ff_wave_address_d[3]_ins11851  (
.D(\wave_address_out[3] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_wave_address_d[3] ) 
);
DFFCE \ff_wave_address_d[2]_ins11852  (
.D(\wave_address_out[2] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_wave_address_d[2] ) 
);
DFFCE \ff_wave_address_d[1]_ins11853  (
.D(\wave_address_out[1] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_wave_address_d[1] ) 
);
DFFCE \ff_wave_address_d[0]_ins11854  (
.D(\wave_address_out[0]_5 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_wave_address_d[0] ) 
);
DFFCE \ff_wave_address_e[6]_ins11855  (
.D(\wave_address_out[6]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[6] ) 
);
DFFCE \ff_wave_address_e[5]_ins11856  (
.D(\wave_address_out[5]_11 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[5] ) 
);
DFFCE \ff_wave_address_e[4]_ins11857  (
.D(\wave_address_out[4]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[4] ) 
);
DFFCE \ff_wave_address_e[3]_ins11858  (
.D(\wave_address_out[3] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[3] ) 
);
DFFCE \ff_wave_address_e[2]_ins11859  (
.D(\wave_address_out[2] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[2] ) 
);
DFFCE \ff_wave_address_e[1]_ins11860  (
.D(\wave_address_out[1] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[1] ) 
);
DFFCE \ff_wave_address_e[0]_ins11861  (
.D(\wave_address_out[0]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[0] ) 
);
DFFCE \ff_frequency_count_a[11]_ins11862  (
.D(\frequency_count_out[11]_17 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_frequency_count_a[11] ) 
);
DFFCE \ff_frequency_count_a[10]_ins11863  (
.D(\frequency_count_out[10] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_frequency_count_a[10] ) 
);
DFFCE \ff_frequency_count_a[9]_ins11864  (
.D(\frequency_count_out[9] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_frequency_count_a[9] ) 
);
DFFCE \ff_frequency_count_a[8]_ins11865  (
.D(\frequency_count_out[8] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_frequency_count_a[8] ) 
);
DFFCE \ff_frequency_count_a[7]_ins11866  (
.D(\frequency_count_out[7] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_frequency_count_a[7] ) 
);
DFFCE \ff_frequency_count_a[6]_ins11867  (
.D(\frequency_count_out[6]_3 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_frequency_count_a[6] ) 
);
DFFCE \ff_frequency_count_a[5]_ins11868  (
.D(\frequency_count_out[5] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_frequency_count_a[5] ) 
);
DFFCE \ff_frequency_count_a[4]_ins11869  (
.D(\frequency_count_out[4] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_frequency_count_a[4] ) 
);
DFFCE \ff_frequency_count_a[3]_ins11870  (
.D(\frequency_count_out[3] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_frequency_count_a[3] ) 
);
DFFCE \ff_frequency_count_a[2]_ins11871  (
.D(\frequency_count_out[2] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_frequency_count_a[2] ) 
);
DFFCE \ff_frequency_count_a[1]_ins11872  (
.D(\frequency_count_out[1] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_frequency_count_a[1] ) 
);
DFFCE \ff_frequency_count_a[0]_ins11873  (
.D(\frequency_count_out[0] ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_frequency_count_a[0] ) 
);
DFFCE \ff_frequency_count_b[11]_ins11874  (
.D(\frequency_count_out[11]_17 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_frequency_count_b[11] ) 
);
DFFCE \ff_frequency_count_b[10]_ins11875  (
.D(\frequency_count_out[10] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_frequency_count_b[10] ) 
);
DFFCE \ff_frequency_count_b[9]_ins11876  (
.D(\frequency_count_out[9] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_frequency_count_b[9] ) 
);
DFFCE \ff_frequency_count_b[8]_ins11877  (
.D(\frequency_count_out[8] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_frequency_count_b[8] ) 
);
DFFCE \ff_frequency_count_b[7]_ins11878  (
.D(\frequency_count_out[7] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_frequency_count_b[7] ) 
);
DFFCE \ff_frequency_count_b[6]_ins11879  (
.D(\frequency_count_out[6]_3 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_frequency_count_b[6] ) 
);
DFFCE \ff_frequency_count_b[5]_ins11880  (
.D(\frequency_count_out[5] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_frequency_count_b[5] ) 
);
DFFCE \ff_frequency_count_b[4]_ins11881  (
.D(\frequency_count_out[4] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_frequency_count_b[4] ) 
);
DFFCE \ff_frequency_count_b[3]_ins11882  (
.D(\frequency_count_out[3] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_frequency_count_b[3] ) 
);
DFFCE \ff_frequency_count_b[2]_ins11883  (
.D(\frequency_count_out[2] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_frequency_count_b[2] ) 
);
DFFCE \ff_frequency_count_b[1]_ins11884  (
.D(\frequency_count_out[1] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_frequency_count_b[1] ) 
);
DFFCE \ff_frequency_count_b[0]_ins11885  (
.D(\frequency_count_out[0] ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_frequency_count_b[0] ) 
);
DFFCE \ff_frequency_count_c[11]_ins11886  (
.D(\frequency_count_out[11]_17 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[11] ) 
);
DFFCE \ff_frequency_count_c[10]_ins11887  (
.D(\frequency_count_out[10] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[10] ) 
);
DFFCE \ff_frequency_count_c[9]_ins11888  (
.D(\frequency_count_out[9] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[9] ) 
);
DFFCE \ff_frequency_count_c[8]_ins11889  (
.D(\frequency_count_out[8] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[8] ) 
);
DFFCE \ff_frequency_count_c[7]_ins11890  (
.D(\frequency_count_out[7] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[7] ) 
);
DFFCE \ff_frequency_count_c[6]_ins11891  (
.D(\frequency_count_out[6]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[6] ) 
);
DFFCE \ff_frequency_count_c[5]_ins11892  (
.D(\frequency_count_out[5] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[5] ) 
);
DFFCE \ff_frequency_count_c[4]_ins11893  (
.D(\frequency_count_out[4] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[4] ) 
);
DFFCE \ff_frequency_count_c[3]_ins11894  (
.D(\frequency_count_out[3] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[3] ) 
);
DFFCE \ff_frequency_count_c[2]_ins11895  (
.D(\frequency_count_out[2] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[2] ) 
);
DFFCE \ff_frequency_count_c[1]_ins11896  (
.D(\frequency_count_out[1] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[1] ) 
);
DFFCE \ff_frequency_count_c[0]_ins11897  (
.D(\frequency_count_out[0] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[0] ) 
);
DFFCE \ff_frequency_count_d[11]_ins11898  (
.D(\frequency_count_out[11]_17 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_frequency_count_d[11] ) 
);
DFFCE \ff_frequency_count_d[10]_ins11899  (
.D(\frequency_count_out[10] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_frequency_count_d[10] ) 
);
DFFCE \ff_frequency_count_d[9]_ins11900  (
.D(\frequency_count_out[9] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_frequency_count_d[9] ) 
);
DFFCE \ff_frequency_count_d[8]_ins11901  (
.D(\frequency_count_out[8] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_frequency_count_d[8] ) 
);
DFFCE \ff_frequency_count_d[7]_ins11902  (
.D(\frequency_count_out[7] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_frequency_count_d[7] ) 
);
DFFCE \ff_frequency_count_d[6]_ins11903  (
.D(\frequency_count_out[6]_3 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_frequency_count_d[6] ) 
);
DFFCE \ff_frequency_count_d[5]_ins11904  (
.D(\frequency_count_out[5] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_frequency_count_d[5] ) 
);
DFFCE \ff_frequency_count_d[4]_ins11905  (
.D(\frequency_count_out[4] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_frequency_count_d[4] ) 
);
DFFCE \ff_frequency_count_d[3]_ins11906  (
.D(\frequency_count_out[3] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_frequency_count_d[3] ) 
);
DFFCE \ff_frequency_count_d[2]_ins11907  (
.D(\frequency_count_out[2] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_frequency_count_d[2] ) 
);
DFFCE \ff_frequency_count_d[1]_ins11908  (
.D(\frequency_count_out[1] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_frequency_count_d[1] ) 
);
DFFCE \ff_frequency_count_d[0]_ins11909  (
.D(\frequency_count_out[0] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_frequency_count_d[0] ) 
);
DFFCE \ff_frequency_count_e[11]_ins11910  (
.D(\frequency_count_out[11]_17 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[11] ) 
);
DFFCE \ff_frequency_count_e[10]_ins11911  (
.D(\frequency_count_out[10] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[10] ) 
);
DFFCE \ff_frequency_count_e[9]_ins11912  (
.D(\frequency_count_out[9] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[9] ) 
);
DFFCE \ff_frequency_count_e[8]_ins11913  (
.D(\frequency_count_out[8] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[8] ) 
);
DFFCE \ff_frequency_count_e[7]_ins11914  (
.D(\frequency_count_out[7] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[7] ) 
);
DFFCE \ff_frequency_count_e[6]_ins11915  (
.D(\frequency_count_out[6]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[6] ) 
);
DFFCE \ff_frequency_count_e[5]_ins11916  (
.D(\frequency_count_out[5] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[5] ) 
);
DFFCE \ff_frequency_count_e[4]_ins11917  (
.D(\frequency_count_out[4] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[4] ) 
);
DFFCE \ff_frequency_count_e[3]_ins11918  (
.D(\frequency_count_out[3] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[3] ) 
);
DFFCE \ff_frequency_count_e[2]_ins11919  (
.D(\frequency_count_out[2] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[2] ) 
);
DFFCE \ff_frequency_count_e[1]_ins11920  (
.D(\frequency_count_out[1] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[1] ) 
);
DFFCE \ff_frequency_count_e[0]_ins11921  (
.D(\frequency_count_out[0] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[0] ) 
);
DFFCE \ff_wave_address_a[6]_ins11922  (
.D(\wave_address_out[6]_5 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_wave_address_a[6] ) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_wave_length_selector  u_wave_length_selector (
.\ff_active[1] (\ff_active[1] ),
.\reg_wave_length_a0[1] (\reg_wave_length_a0[1] ),
.\reg_wave_length_b0[1] (\reg_wave_length_b0[1] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_wave_length_c0[1] (\reg_wave_length_c0[1] ),
.\reg_wave_length_d0[1] (\reg_wave_length_d0[1] ),
.\reg_wave_length_a0[0] (\reg_wave_length_a0[0] ),
.\reg_wave_length_b0[0] (\reg_wave_length_b0[0] ),
.\reg_wave_length_c0[0] (\reg_wave_length_c0[0] ),
.\reg_wave_length_d0[0] (\reg_wave_length_d0[0] ),
.n3_5_435(n3_5_435),
.n3_7_436(n3_7_436) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_wave_frequency_counter_selector  u_wave_frequency_counter_selector (
.\ff_active[1] (\ff_active[1] ),
.\ff_frequency_count_a[11] (\ff_frequency_count_a[11] ),
.\ff_frequency_count_b[11] (\ff_frequency_count_b[11] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_frequency_count_c[11] (\ff_frequency_count_c[11] ),
.\ff_frequency_count_d[11] (\ff_frequency_count_d[11] ),
.\ff_frequency_count_a[10] (\ff_frequency_count_a[10] ),
.\ff_frequency_count_b[10] (\ff_frequency_count_b[10] ),
.\ff_frequency_count_c[10] (\ff_frequency_count_c[10] ),
.\ff_frequency_count_d[10] (\ff_frequency_count_d[10] ),
.\ff_frequency_count_a[9] (\ff_frequency_count_a[9] ),
.\ff_frequency_count_b[9] (\ff_frequency_count_b[9] ),
.\ff_frequency_count_c[9] (\ff_frequency_count_c[9] ),
.\ff_frequency_count_d[9] (\ff_frequency_count_d[9] ),
.\ff_frequency_count_a[8] (\ff_frequency_count_a[8] ),
.\ff_frequency_count_b[8] (\ff_frequency_count_b[8] ),
.\ff_frequency_count_c[8] (\ff_frequency_count_c[8] ),
.\ff_frequency_count_d[8] (\ff_frequency_count_d[8] ),
.\ff_frequency_count_a[7] (\ff_frequency_count_a[7] ),
.\ff_frequency_count_b[7] (\ff_frequency_count_b[7] ),
.\ff_frequency_count_c[7] (\ff_frequency_count_c[7] ),
.\ff_frequency_count_d[7] (\ff_frequency_count_d[7] ),
.\ff_frequency_count_a[6] (\ff_frequency_count_a[6] ),
.\ff_frequency_count_b[6] (\ff_frequency_count_b[6] ),
.\ff_frequency_count_c[6] (\ff_frequency_count_c[6] ),
.\ff_frequency_count_d[6] (\ff_frequency_count_d[6] ),
.\ff_frequency_count_a[5] (\ff_frequency_count_a[5] ),
.\ff_frequency_count_b[5] (\ff_frequency_count_b[5] ),
.\ff_frequency_count_c[5] (\ff_frequency_count_c[5] ),
.\ff_frequency_count_d[5] (\ff_frequency_count_d[5] ),
.\ff_frequency_count_a[4] (\ff_frequency_count_a[4] ),
.\ff_frequency_count_b[4] (\ff_frequency_count_b[4] ),
.\ff_frequency_count_c[4] (\ff_frequency_count_c[4] ),
.\ff_frequency_count_d[4] (\ff_frequency_count_d[4] ),
.\ff_frequency_count_a[3] (\ff_frequency_count_a[3] ),
.\ff_frequency_count_b[3] (\ff_frequency_count_b[3] ),
.\ff_frequency_count_c[3] (\ff_frequency_count_c[3] ),
.\ff_frequency_count_d[3] (\ff_frequency_count_d[3] ),
.\ff_frequency_count_a[2] (\ff_frequency_count_a[2] ),
.\ff_frequency_count_b[2] (\ff_frequency_count_b[2] ),
.\ff_frequency_count_c[2] (\ff_frequency_count_c[2] ),
.\ff_frequency_count_d[2] (\ff_frequency_count_d[2] ),
.\ff_frequency_count_a[1] (\ff_frequency_count_a[1] ),
.\ff_frequency_count_b[1] (\ff_frequency_count_b[1] ),
.\ff_frequency_count_c[1] (\ff_frequency_count_c[1] ),
.\ff_frequency_count_d[1] (\ff_frequency_count_d[1] ),
.\ff_frequency_count_a[0] (\ff_frequency_count_a[0] ),
.\ff_frequency_count_b[0] (\ff_frequency_count_b[0] ),
.\ff_frequency_count_c[0] (\ff_frequency_count_c[0] ),
.\ff_frequency_count_d[0] (\ff_frequency_count_d[0] ),
.n3_25_446(n3_25_446),
.n3_27_447(n3_27_447),
.n3_29_448(n3_29_448),
.n3_31_449(n3_31_449),
.n3_33_450(n3_33_450),
.n3_35_451(n3_35_451),
.n3_37_452(n3_37_452),
.n3_39_453(n3_39_453),
.n3_41_454(n3_41_454),
.n3_43_455(n3_43_455),
.n3_45_456(n3_45_456),
.n3_47_457(n3_47_457) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_wave_address_selector  u_wave_address_selector (
.\ff_active[1] (\ff_active[1] ),
.\ff_wave_address_a[6] (\ff_wave_address_a[6] ),
.\ff_wave_address_b[6] (\ff_wave_address_b[6] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_wave_address_c[6] (\ff_wave_address_c[6] ),
.\ff_wave_address_d[6] (\ff_wave_address_d[6] ),
.\ff_wave_address_a[5] (\ff_wave_address_a[5] ),
.\ff_wave_address_b[5] (\ff_wave_address_b[5] ),
.\ff_wave_address_c[5] (\ff_wave_address_c[5] ),
.\ff_wave_address_d[5] (\ff_wave_address_d[5] ),
.\ff_wave_address_a[4] (\ff_wave_address_a[4] ),
.\ff_wave_address_b[4] (\ff_wave_address_b[4] ),
.\ff_wave_address_c[4] (\ff_wave_address_c[4] ),
.\ff_wave_address_d[4] (\ff_wave_address_d[4] ),
.\ff_wave_address_a[3] (\ff_wave_address_a[3] ),
.\ff_wave_address_b[3] (\ff_wave_address_b[3] ),
.\ff_wave_address_c[3] (\ff_wave_address_c[3] ),
.\ff_wave_address_d[3] (\ff_wave_address_d[3] ),
.\ff_wave_address_a[2] (\ff_wave_address_a[2] ),
.\ff_wave_address_b[2] (\ff_wave_address_b[2] ),
.\ff_wave_address_c[2] (\ff_wave_address_c[2] ),
.\ff_wave_address_d[2] (\ff_wave_address_d[2] ),
.\ff_wave_address_a[1] (\ff_wave_address_a[1] ),
.\ff_wave_address_b[1] (\ff_wave_address_b[1] ),
.\ff_wave_address_c[1] (\ff_wave_address_c[1] ),
.\ff_wave_address_d[1] (\ff_wave_address_d[1] ),
.\ff_wave_address_a[0] (\ff_wave_address_a[0] ),
.\ff_wave_address_b[0] (\ff_wave_address_b[0] ),
.\ff_wave_address_c[0] (\ff_wave_address_c[0] ),
.\ff_wave_address_d[0] (\ff_wave_address_d[0] ),
.n3_15_474(n3_15_474),
.n3_17_475(n3_17_475),
.n3_19_437(n3_19_437),
.n3_21_438(n3_21_438),
.n3_23_439(n3_23_439),
.n3_25_440(n3_25_440),
.n3_27_441(n3_27_441) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_wave_frequency_count_selector  u_wave_frequency_count_selector (
.\ff_active[1] (\ff_active[1] ),
.\reg_frequency_count_a0[11] (\reg_frequency_count_a0[11] ),
.\reg_frequency_count_b0[11] (\reg_frequency_count_b0[11] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_frequency_count_c0[11] (\reg_frequency_count_c0[11] ),
.\reg_frequency_count_d0[11] (\reg_frequency_count_d0[11] ),
.\reg_frequency_count_a0[10] (\reg_frequency_count_a0[10] ),
.\reg_frequency_count_b0[10] (\reg_frequency_count_b0[10] ),
.\reg_frequency_count_c0[10] (\reg_frequency_count_c0[10] ),
.\reg_frequency_count_d0[10] (\reg_frequency_count_d0[10] ),
.\reg_frequency_count_a0[9] (\reg_frequency_count_a0[9] ),
.\reg_frequency_count_b0[9] (\reg_frequency_count_b0[9] ),
.\reg_frequency_count_c0[9] (\reg_frequency_count_c0[9] ),
.\reg_frequency_count_d0[9] (\reg_frequency_count_d0[9] ),
.\reg_frequency_count_a0[8] (\reg_frequency_count_a0[8] ),
.\reg_frequency_count_b0[8] (\reg_frequency_count_b0[8] ),
.\reg_frequency_count_c0[8] (\reg_frequency_count_c0[8] ),
.\reg_frequency_count_d0[8] (\reg_frequency_count_d0[8] ),
.\reg_frequency_count_a0[7] (\reg_frequency_count_a0[7] ),
.\reg_frequency_count_b0[7] (\reg_frequency_count_b0[7] ),
.\reg_frequency_count_c0[7] (\reg_frequency_count_c0[7] ),
.\reg_frequency_count_d0[7] (\reg_frequency_count_d0[7] ),
.\reg_frequency_count_a0[6] (\reg_frequency_count_a0[6] ),
.\reg_frequency_count_b0[6] (\reg_frequency_count_b0[6] ),
.\reg_frequency_count_c0[6] (\reg_frequency_count_c0[6] ),
.\reg_frequency_count_d0[6] (\reg_frequency_count_d0[6] ),
.\reg_frequency_count_a0[5] (\reg_frequency_count_a0[5] ),
.\reg_frequency_count_b0[5] (\reg_frequency_count_b0[5] ),
.\reg_frequency_count_c0[5] (\reg_frequency_count_c0[5] ),
.\reg_frequency_count_d0[5] (\reg_frequency_count_d0[5] ),
.\reg_frequency_count_a0[4] (\reg_frequency_count_a0[4] ),
.\reg_frequency_count_b0[4] (\reg_frequency_count_b0[4] ),
.\reg_frequency_count_c0[4] (\reg_frequency_count_c0[4] ),
.\reg_frequency_count_d0[4] (\reg_frequency_count_d0[4] ),
.\reg_frequency_count_a0[3] (\reg_frequency_count_a0[3] ),
.\reg_frequency_count_b0[3] (\reg_frequency_count_b0[3] ),
.\reg_frequency_count_c0[3] (\reg_frequency_count_c0[3] ),
.\reg_frequency_count_d0[3] (\reg_frequency_count_d0[3] ),
.\reg_frequency_count_a0[2] (\reg_frequency_count_a0[2] ),
.\reg_frequency_count_b0[2] (\reg_frequency_count_b0[2] ),
.\reg_frequency_count_c0[2] (\reg_frequency_count_c0[2] ),
.\reg_frequency_count_d0[2] (\reg_frequency_count_d0[2] ),
.\reg_frequency_count_a0[1] (\reg_frequency_count_a0[1] ),
.\reg_frequency_count_b0[1] (\reg_frequency_count_b0[1] ),
.\reg_frequency_count_c0[1] (\reg_frequency_count_c0[1] ),
.\reg_frequency_count_d0[1] (\reg_frequency_count_d0[1] ),
.\reg_frequency_count_a0[0] (\reg_frequency_count_a0[0] ),
.\reg_frequency_count_b0[0] (\reg_frequency_count_b0[0] ),
.\reg_frequency_count_c0[0] (\reg_frequency_count_c0[0] ),
.\reg_frequency_count_d0[0] (\reg_frequency_count_d0[0] ),
.n3_25_490(n3_25_490),
.n3_27_491(n3_27_491),
.n3_29_492(n3_29_492),
.n3_31_493(n3_31_493),
.n3_33_494(n3_33_494),
.n3_35_495(n3_35_495),
.n3_37_496(n3_37_496),
.n3_39_497(n3_39_497),
.n3_41_498(n3_41_498),
.n3_43_499(n3_43_499),
.n3_45_500(n3_45_500),
.n3_47_501(n3_47_501) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_tone_generator  u_tone_generator (
.\w_sram_a0[0] (\w_sram_a0[0] ),
.\w_sram_a0[1] (\w_sram_a0[1] ),
.\w_sram_a0[2] (\w_sram_a0[2] ),
.\w_sram_a0[3] (\w_sram_a0[3] ),
.\w_sram_a0[4] (\w_sram_a0[4] ),
.\reg_frequency_count_e0[10] (\reg_frequency_count_e0[10] ),
.o_29(o_29),
.n3_27_491(n3_27_491),
.\ff_active[2] (\ff_active[2] ),
.\ff_frequency_count_e[10] (\ff_frequency_count_e[10] ),
.n3_27_447(n3_27_447),
.\reg_frequency_count_e0[9] (\reg_frequency_count_e0[9] ),
.n3_29_492(n3_29_492),
.\ff_frequency_count_e[9] (\ff_frequency_count_e[9] ),
.n3_29_448(n3_29_448),
.\reg_frequency_count_e0[7] (\reg_frequency_count_e0[7] ),
.n3_33_494(n3_33_494),
.\ff_frequency_count_e[7] (\ff_frequency_count_e[7] ),
.n3_33_450(n3_33_450),
.\reg_frequency_count_e0[6] (\reg_frequency_count_e0[6] ),
.n3_35_495(n3_35_495),
.\ff_frequency_count_e[6] (\ff_frequency_count_e[6] ),
.n3_35_451(n3_35_451),
.\reg_frequency_count_e0[5] (\reg_frequency_count_e0[5] ),
.n3_37_496(n3_37_496),
.\reg_frequency_count_e0[4] (\reg_frequency_count_e0[4] ),
.n3_39_497(n3_39_497),
.\ff_frequency_count_e[4] (\ff_frequency_count_e[4] ),
.n3_39_453(n3_39_453),
.\reg_frequency_count_e0[3] (\reg_frequency_count_e0[3] ),
.n3_41_498(n3_41_498),
.\ff_frequency_count_e[3] (\ff_frequency_count_e[3] ),
.n3_41_454(n3_41_454),
.\reg_frequency_count_e0[2] (\reg_frequency_count_e0[2] ),
.n3_43_499(n3_43_499),
.n3_45_456(n3_45_456),
.n3_47_457(n3_47_457),
.\ff_frequency_count_e[2] (\ff_frequency_count_e[2] ),
.n3_43_455(n3_43_455),
.\reg_frequency_count_e0[1] (\reg_frequency_count_e0[1] ),
.n3_45_500(n3_45_500),
.\ff_frequency_count_e[0] (\ff_frequency_count_e[0] ),
.\ff_frequency_count_e[1] (\ff_frequency_count_e[1] ),
.\reg_frequency_count_e0[0] (\reg_frequency_count_e0[0] ),
.n3_47_501(n3_47_501),
.ch_a0_key_on(ch_a0_key_on),
.o_611(o_611),
.\ff_wave_address_e[5] (\ff_wave_address_e[5] ),
.n3_17_475(n3_17_475),
.\ff_wave_address_e[6] (\ff_wave_address_e[6] ),
.n3_15_474(n3_15_474),
.\ff_frequency_count_e[11] (\ff_frequency_count_e[11] ),
.n3_25_446(n3_25_446),
.\ff_frequency_count_e[8] (\ff_frequency_count_e[8] ),
.n3_31_449(n3_31_449),
.n3_37_452(n3_37_452),
.\ff_active[0] (\ff_active[0] ),
.\ff_active[1] (\ff_active[1] ),
.ch_b0_key_on(ch_b0_key_on),
.o_609(o_609),
.\ff_frequency_count_e[5] (\ff_frequency_count_e[5] ),
.ch_c0_key_on(ch_c0_key_on),
.o_603(o_603),
.ch_d0_key_on(ch_d0_key_on),
.ch_e0_key_on(ch_e0_key_on),
.n319(n319),
.n3_25_490(n3_25_490),
.\reg_frequency_count_e0[11] (\reg_frequency_count_e0[11] ),
.n3_31_493(n3_31_493),
.\reg_frequency_count_e0[8] (\reg_frequency_count_e0[8] ),
.\frequency_count_out[10] (\frequency_count_out[10] ),
.\frequency_count_out[9] (\frequency_count_out[9] ),
.\frequency_count_out[7] (\frequency_count_out[7] ),
.\frequency_count_out[6]_3 (\frequency_count_out[6]_3 ),
.\frequency_count_out[5] (\frequency_count_out[5] ),
.\frequency_count_out[4] (\frequency_count_out[4] ),
.\frequency_count_out[3] (\frequency_count_out[3] ),
.\frequency_count_out[2] (\frequency_count_out[2] ),
.\frequency_count_out[1] (\frequency_count_out[1] ),
.\frequency_count_out[0] (\frequency_count_out[0] ),
.\wave_address_out[0]_5 (\wave_address_out[0]_5 ),
.\wave_address_out[1] (\wave_address_out[1] ),
.\wave_address_out[2] (\wave_address_out[2] ),
.\wave_address_out[3] (\wave_address_out[3] ),
.\wave_address_out[4]_5 (\wave_address_out[4]_5 ),
.\wave_address_out[6]_5 (\wave_address_out[6]_5 ),
.\wave_address_out[5] (\wave_address_out[5] ),
.\wave_address_out[6] (\wave_address_out[6] ),
.\frequency_count_out[11]_17 (\frequency_count_out[11]_17 ),
.\frequency_count_out[8] (\frequency_count_out[8] ),
.\wave_address_out[4] (\wave_address_out[4] ),
.\wave_address_out[5]_11 (\wave_address_out[5]_11 ) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_length_selector  (\reg_wave_length_a1[1] ,\reg_wave_length_b1[1] ,\ff_active[0] ,\reg_wave_length_c1[1] ,\reg_wave_length_d1[1] ,\reg_wave_length_a1[0] ,\reg_wave_length_b1[0] ,\reg_wave_length_c1[0] ,\reg_wave_length_d1[0] ,\ff_active[1] ,n3_9_526,n3_11_527);
input \reg_wave_length_a1[1] ;
input \reg_wave_length_b1[1] ;
input \ff_active[0] ;
input \reg_wave_length_c1[1] ;
input \reg_wave_length_d1[1] ;
input \reg_wave_length_a1[0] ;
input \reg_wave_length_b1[0] ;
input \reg_wave_length_c1[0] ;
input \reg_wave_length_d1[0] ;
input \ff_active[1] ;
output n3_9_526;
output n3_11_527;
wire n1_7_533;
wire n2_5_534;
wire n1_9_535;
wire n2_7_536;
wire n3_9_526;
wire n3_11_527;
wire VCC;
wire GND;
MUX2_LUT5 n1_ins15835 (
.I0(\reg_wave_length_a1[1] ),
.I1(\reg_wave_length_b1[1] ),
.S0(\ff_active[0] ),
.O(n1_7_533) 
);
MUX2_LUT5 n2_ins15836 (
.I0(\reg_wave_length_c1[1] ),
.I1(\reg_wave_length_d1[1] ),
.S0(\ff_active[0] ),
.O(n2_5_534) 
);
MUX2_LUT5 n1_ins15838 (
.I0(\reg_wave_length_a1[0] ),
.I1(\reg_wave_length_b1[0] ),
.S0(\ff_active[0] ),
.O(n1_9_535) 
);
MUX2_LUT5 n2_ins15839 (
.I0(\reg_wave_length_c1[0] ),
.I1(\reg_wave_length_d1[0] ),
.S0(\ff_active[0] ),
.O(n2_7_536) 
);
MUX2_LUT6 n3_ins15979 (
.I0(n1_7_533),
.I1(n2_5_534),
.S0(\ff_active[1] ),
.O(n3_9_526) 
);
MUX2_LUT6 n3_ins15980 (
.I0(n1_9_535),
.I1(n2_7_536),
.S0(\ff_active[1] ),
.O(n3_11_527) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector  (\ff_active[1] ,\ff_frequency_count_a[11]_3 ,\ff_frequency_count_b[11]_3 ,\ff_active[0] ,\ff_frequency_count_c[11]_3 ,\ff_frequency_count_d[11]_3 ,\ff_frequency_count_a[10]_3 ,\ff_frequency_count_b[10]_3 ,\ff_frequency_count_c[10]_3 ,\ff_frequency_count_d[10]_3 ,\ff_frequency_count_a[9]_3 ,\ff_frequency_count_b[9]_3 ,\ff_frequency_count_c[9]_3 ,\ff_frequency_count_d[9]_3 ,\ff_frequency_count_a[8]_3 ,\ff_frequency_count_b[8]_3 ,\ff_frequency_count_c[8]_3 ,\ff_frequency_count_d[8]_3 ,\ff_frequency_count_a[7]_3 ,\ff_frequency_count_b[7]_3 ,\ff_frequency_count_c[7]_3 ,\ff_frequency_count_d[7]_3 ,\ff_frequency_count_a[6]_3 ,\ff_frequency_count_b[6]_3 ,\ff_frequency_count_c[6]_3 ,\ff_frequency_count_d[6]_3 ,\ff_frequency_count_a[5]_3 ,\ff_frequency_count_b[5]_3 ,\ff_frequency_count_c[5]_3 ,\ff_frequency_count_d[5]_3 ,\ff_frequency_count_a[4]_3 ,\ff_frequency_count_b[4]_3 ,\ff_frequency_count_c[4]_3 ,\ff_frequency_count_d[4]_3 ,\ff_frequency_count_a[3]_3 ,\ff_frequency_count_b[3]_3 ,\ff_frequency_count_c[3]_3 ,\ff_frequency_count_d[3]_3 ,\ff_frequency_count_a[2]_3 ,\ff_frequency_count_b[2]_3 ,\ff_frequency_count_c[2]_3 ,\ff_frequency_count_d[2]_3 ,\ff_frequency_count_a[1]_3 ,\ff_frequency_count_b[1]_3 ,\ff_frequency_count_c[1]_3 ,\ff_frequency_count_d[1]_3 ,\ff_frequency_count_a[0]_3 ,\ff_frequency_count_b[0]_3 ,\ff_frequency_count_c[0]_3 ,\ff_frequency_count_d[0]_3 ,n3_25_537,n3_27_538,n3_29_539,n3_31_540,n3_33_541,n3_35_542,n3_37_543,n3_39_544,n3_41_545,n3_43_546,n3_45_547,n3_47_548);
input \ff_active[1] ;
input \ff_frequency_count_a[11]_3 ;
input \ff_frequency_count_b[11]_3 ;
input \ff_active[0] ;
input \ff_frequency_count_c[11]_3 ;
input \ff_frequency_count_d[11]_3 ;
input \ff_frequency_count_a[10]_3 ;
input \ff_frequency_count_b[10]_3 ;
input \ff_frequency_count_c[10]_3 ;
input \ff_frequency_count_d[10]_3 ;
input \ff_frequency_count_a[9]_3 ;
input \ff_frequency_count_b[9]_3 ;
input \ff_frequency_count_c[9]_3 ;
input \ff_frequency_count_d[9]_3 ;
input \ff_frequency_count_a[8]_3 ;
input \ff_frequency_count_b[8]_3 ;
input \ff_frequency_count_c[8]_3 ;
input \ff_frequency_count_d[8]_3 ;
input \ff_frequency_count_a[7]_3 ;
input \ff_frequency_count_b[7]_3 ;
input \ff_frequency_count_c[7]_3 ;
input \ff_frequency_count_d[7]_3 ;
input \ff_frequency_count_a[6]_3 ;
input \ff_frequency_count_b[6]_3 ;
input \ff_frequency_count_c[6]_3 ;
input \ff_frequency_count_d[6]_3 ;
input \ff_frequency_count_a[5]_3 ;
input \ff_frequency_count_b[5]_3 ;
input \ff_frequency_count_c[5]_3 ;
input \ff_frequency_count_d[5]_3 ;
input \ff_frequency_count_a[4]_3 ;
input \ff_frequency_count_b[4]_3 ;
input \ff_frequency_count_c[4]_3 ;
input \ff_frequency_count_d[4]_3 ;
input \ff_frequency_count_a[3]_3 ;
input \ff_frequency_count_b[3]_3 ;
input \ff_frequency_count_c[3]_3 ;
input \ff_frequency_count_d[3]_3 ;
input \ff_frequency_count_a[2]_3 ;
input \ff_frequency_count_b[2]_3 ;
input \ff_frequency_count_c[2]_3 ;
input \ff_frequency_count_d[2]_3 ;
input \ff_frequency_count_a[1]_3 ;
input \ff_frequency_count_b[1]_3 ;
input \ff_frequency_count_c[1]_3 ;
input \ff_frequency_count_d[1]_3 ;
input \ff_frequency_count_a[0]_3 ;
input \ff_frequency_count_b[0]_3 ;
input \ff_frequency_count_c[0]_3 ;
input \ff_frequency_count_d[0]_3 ;
output n3_25_537;
output n3_27_538;
output n3_29_539;
output n3_31_540;
output n3_33_541;
output n3_35_542;
output n3_37_543;
output n3_39_544;
output n3_41_545;
output n3_43_546;
output n3_45_547;
output n3_47_548;
wire n3_25_537;
wire n3_27_538;
wire n3_29_539;
wire n3_31_540;
wire n3_33_541;
wire n3_35_542;
wire n3_37_543;
wire n3_39_544;
wire n3_41_545;
wire n3_43_546;
wire n3_45_547;
wire n3_47_548;
wire n1_27_549;
wire n2_25_550;
wire n1_29_551;
wire n2_27_552;
wire n1_31_553;
wire n2_29_554;
wire n1_33_555;
wire n2_31_556;
wire n1_35_557;
wire n2_33_558;
wire n1_37_559;
wire n2_35_560;
wire n1_39_561;
wire n2_37_562;
wire n1_41_563;
wire n2_39_564;
wire n1_43_565;
wire n2_41_566;
wire n1_45_567;
wire n2_43_568;
wire n1_47_569;
wire n2_45_570;
wire n1_49_571;
wire n2_47_572;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins15840 (
.I0(n1_27_549),
.I1(n2_25_550),
.S0(\ff_active[1] ),
.O(n3_25_537) 
);
MUX2_LUT5 n3_ins15841 (
.I0(n1_29_551),
.I1(n2_27_552),
.S0(\ff_active[1] ),
.O(n3_27_538) 
);
MUX2_LUT5 n3_ins15842 (
.I0(n1_31_553),
.I1(n2_29_554),
.S0(\ff_active[1] ),
.O(n3_29_539) 
);
MUX2_LUT5 n3_ins15843 (
.I0(n1_33_555),
.I1(n2_31_556),
.S0(\ff_active[1] ),
.O(n3_31_540) 
);
MUX2_LUT5 n3_ins15844 (
.I0(n1_35_557),
.I1(n2_33_558),
.S0(\ff_active[1] ),
.O(n3_33_541) 
);
MUX2_LUT5 n3_ins15845 (
.I0(n1_37_559),
.I1(n2_35_560),
.S0(\ff_active[1] ),
.O(n3_35_542) 
);
MUX2_LUT5 n3_ins15846 (
.I0(n1_39_561),
.I1(n2_37_562),
.S0(\ff_active[1] ),
.O(n3_37_543) 
);
MUX2_LUT5 n3_ins15847 (
.I0(n1_41_563),
.I1(n2_39_564),
.S0(\ff_active[1] ),
.O(n3_39_544) 
);
MUX2_LUT5 n3_ins15848 (
.I0(n1_43_565),
.I1(n2_41_566),
.S0(\ff_active[1] ),
.O(n3_41_545) 
);
MUX2_LUT5 n3_ins15849 (
.I0(n1_45_567),
.I1(n2_43_568),
.S0(\ff_active[1] ),
.O(n3_43_546) 
);
MUX2_LUT5 n3_ins15850 (
.I0(n1_47_569),
.I1(n2_45_570),
.S0(\ff_active[1] ),
.O(n3_45_547) 
);
MUX2_LUT5 n3_ins15932 (
.I0(n1_49_571),
.I1(n2_47_572),
.S0(\ff_active[1] ),
.O(n3_47_548) 
);
LUT3 n1_ins16409 (
.I0(\ff_frequency_count_a[11]_3 ),
.I1(\ff_frequency_count_b[11]_3 ),
.I2(\ff_active[0] ),
.F(n1_27_549) 
);
defparam n1_ins16409.INIT=8'hCA;
LUT3 n2_ins16410 (
.I0(\ff_frequency_count_c[11]_3 ),
.I1(\ff_frequency_count_d[11]_3 ),
.I2(\ff_active[0] ),
.F(n2_25_550) 
);
defparam n2_ins16410.INIT=8'hCA;
LUT3 n1_ins16411 (
.I0(\ff_frequency_count_a[10]_3 ),
.I1(\ff_frequency_count_b[10]_3 ),
.I2(\ff_active[0] ),
.F(n1_29_551) 
);
defparam n1_ins16411.INIT=8'hCA;
LUT3 n2_ins16412 (
.I0(\ff_frequency_count_c[10]_3 ),
.I1(\ff_frequency_count_d[10]_3 ),
.I2(\ff_active[0] ),
.F(n2_27_552) 
);
defparam n2_ins16412.INIT=8'hCA;
LUT3 n1_ins16413 (
.I0(\ff_frequency_count_a[9]_3 ),
.I1(\ff_frequency_count_b[9]_3 ),
.I2(\ff_active[0] ),
.F(n1_31_553) 
);
defparam n1_ins16413.INIT=8'hCA;
LUT3 n2_ins16414 (
.I0(\ff_frequency_count_c[9]_3 ),
.I1(\ff_frequency_count_d[9]_3 ),
.I2(\ff_active[0] ),
.F(n2_29_554) 
);
defparam n2_ins16414.INIT=8'hCA;
LUT3 n1_ins16415 (
.I0(\ff_frequency_count_a[8]_3 ),
.I1(\ff_frequency_count_b[8]_3 ),
.I2(\ff_active[0] ),
.F(n1_33_555) 
);
defparam n1_ins16415.INIT=8'hCA;
LUT3 n2_ins16416 (
.I0(\ff_frequency_count_c[8]_3 ),
.I1(\ff_frequency_count_d[8]_3 ),
.I2(\ff_active[0] ),
.F(n2_31_556) 
);
defparam n2_ins16416.INIT=8'hCA;
LUT3 n1_ins16417 (
.I0(\ff_frequency_count_a[7]_3 ),
.I1(\ff_frequency_count_b[7]_3 ),
.I2(\ff_active[0] ),
.F(n1_35_557) 
);
defparam n1_ins16417.INIT=8'hCA;
LUT3 n2_ins16418 (
.I0(\ff_frequency_count_c[7]_3 ),
.I1(\ff_frequency_count_d[7]_3 ),
.I2(\ff_active[0] ),
.F(n2_33_558) 
);
defparam n2_ins16418.INIT=8'hCA;
LUT3 n1_ins16419 (
.I0(\ff_frequency_count_a[6]_3 ),
.I1(\ff_frequency_count_b[6]_3 ),
.I2(\ff_active[0] ),
.F(n1_37_559) 
);
defparam n1_ins16419.INIT=8'hCA;
LUT3 n2_ins16420 (
.I0(\ff_frequency_count_c[6]_3 ),
.I1(\ff_frequency_count_d[6]_3 ),
.I2(\ff_active[0] ),
.F(n2_35_560) 
);
defparam n2_ins16420.INIT=8'hCA;
LUT3 n1_ins16421 (
.I0(\ff_frequency_count_a[5]_3 ),
.I1(\ff_frequency_count_b[5]_3 ),
.I2(\ff_active[0] ),
.F(n1_39_561) 
);
defparam n1_ins16421.INIT=8'hCA;
LUT3 n2_ins16422 (
.I0(\ff_frequency_count_c[5]_3 ),
.I1(\ff_frequency_count_d[5]_3 ),
.I2(\ff_active[0] ),
.F(n2_37_562) 
);
defparam n2_ins16422.INIT=8'hCA;
LUT3 n1_ins16423 (
.I0(\ff_frequency_count_a[4]_3 ),
.I1(\ff_frequency_count_b[4]_3 ),
.I2(\ff_active[0] ),
.F(n1_41_563) 
);
defparam n1_ins16423.INIT=8'hCA;
LUT3 n2_ins16424 (
.I0(\ff_frequency_count_c[4]_3 ),
.I1(\ff_frequency_count_d[4]_3 ),
.I2(\ff_active[0] ),
.F(n2_39_564) 
);
defparam n2_ins16424.INIT=8'hCA;
LUT3 n1_ins16425 (
.I0(\ff_frequency_count_a[3]_3 ),
.I1(\ff_frequency_count_b[3]_3 ),
.I2(\ff_active[0] ),
.F(n1_43_565) 
);
defparam n1_ins16425.INIT=8'hCA;
LUT3 n2_ins16426 (
.I0(\ff_frequency_count_c[3]_3 ),
.I1(\ff_frequency_count_d[3]_3 ),
.I2(\ff_active[0] ),
.F(n2_41_566) 
);
defparam n2_ins16426.INIT=8'hCA;
LUT3 n1_ins16427 (
.I0(\ff_frequency_count_a[2]_3 ),
.I1(\ff_frequency_count_b[2]_3 ),
.I2(\ff_active[0] ),
.F(n1_45_567) 
);
defparam n1_ins16427.INIT=8'hCA;
LUT3 n2_ins16428 (
.I0(\ff_frequency_count_c[2]_3 ),
.I1(\ff_frequency_count_d[2]_3 ),
.I2(\ff_active[0] ),
.F(n2_43_568) 
);
defparam n2_ins16428.INIT=8'hCA;
LUT3 n1_ins16429 (
.I0(\ff_frequency_count_a[1]_3 ),
.I1(\ff_frequency_count_b[1]_3 ),
.I2(\ff_active[0] ),
.F(n1_47_569) 
);
defparam n1_ins16429.INIT=8'hCA;
LUT3 n2_ins16430 (
.I0(\ff_frequency_count_c[1]_3 ),
.I1(\ff_frequency_count_d[1]_3 ),
.I2(\ff_active[0] ),
.F(n2_45_570) 
);
defparam n2_ins16430.INIT=8'hCA;
LUT3 n1_ins16431 (
.I0(\ff_frequency_count_a[0]_3 ),
.I1(\ff_frequency_count_b[0]_3 ),
.I2(\ff_active[0] ),
.F(n1_49_571) 
);
defparam n1_ins16431.INIT=8'hCA;
LUT3 n2_ins16432 (
.I0(\ff_frequency_count_c[0]_3 ),
.I1(\ff_frequency_count_d[0]_3 ),
.I2(\ff_active[0] ),
.F(n2_47_572) 
);
defparam n2_ins16432.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_address_selector  (\ff_active[1] ,\ff_wave_address_a[6]_3 ,\ff_wave_address_b[6]_3 ,\ff_active[0] ,\ff_wave_address_c[6]_3 ,\ff_wave_address_d[6]_3 ,\ff_wave_address_a[5]_3 ,\ff_wave_address_b[5]_3 ,\ff_wave_address_c[5]_3 ,\ff_wave_address_d[5]_3 ,\ff_wave_address_a[4]_3 ,\ff_wave_address_b[4]_3 ,\ff_wave_address_c[4]_3 ,\ff_wave_address_d[4]_3 ,\ff_wave_address_a[3]_3 ,\ff_wave_address_b[3]_3 ,\ff_wave_address_c[3]_3 ,\ff_wave_address_d[3]_3 ,\ff_wave_address_a[2]_3 ,\ff_wave_address_b[2]_3 ,\ff_wave_address_c[2]_3 ,\ff_wave_address_d[2]_3 ,\ff_wave_address_a[1]_3 ,\ff_wave_address_b[1]_3 ,\ff_wave_address_c[1]_3 ,\ff_wave_address_d[1]_3 ,\ff_wave_address_a[0]_3 ,\ff_wave_address_b[0]_3 ,\ff_wave_address_c[0]_3 ,\ff_wave_address_d[0]_3 ,n3_15_573,n3_17_574,n3_19_528,n3_21_529,n3_23_530,n3_25_531,n3_27_532);
input \ff_active[1] ;
input \ff_wave_address_a[6]_3 ;
input \ff_wave_address_b[6]_3 ;
input \ff_active[0] ;
input \ff_wave_address_c[6]_3 ;
input \ff_wave_address_d[6]_3 ;
input \ff_wave_address_a[5]_3 ;
input \ff_wave_address_b[5]_3 ;
input \ff_wave_address_c[5]_3 ;
input \ff_wave_address_d[5]_3 ;
input \ff_wave_address_a[4]_3 ;
input \ff_wave_address_b[4]_3 ;
input \ff_wave_address_c[4]_3 ;
input \ff_wave_address_d[4]_3 ;
input \ff_wave_address_a[3]_3 ;
input \ff_wave_address_b[3]_3 ;
input \ff_wave_address_c[3]_3 ;
input \ff_wave_address_d[3]_3 ;
input \ff_wave_address_a[2]_3 ;
input \ff_wave_address_b[2]_3 ;
input \ff_wave_address_c[2]_3 ;
input \ff_wave_address_d[2]_3 ;
input \ff_wave_address_a[1]_3 ;
input \ff_wave_address_b[1]_3 ;
input \ff_wave_address_c[1]_3 ;
input \ff_wave_address_d[1]_3 ;
input \ff_wave_address_a[0]_3 ;
input \ff_wave_address_b[0]_3 ;
input \ff_wave_address_c[0]_3 ;
input \ff_wave_address_d[0]_3 ;
output n3_15_573;
output n3_17_574;
output n3_19_528;
output n3_21_529;
output n3_23_530;
output n3_25_531;
output n3_27_532;
wire n3_15_573;
wire n3_17_574;
wire n3_19_528;
wire n3_21_529;
wire n3_23_530;
wire n3_25_531;
wire n3_27_532;
wire n1_17_575;
wire n2_15_576;
wire n1_19_577;
wire n2_17_578;
wire n1_21_579;
wire n2_19_580;
wire n1_23_581;
wire n2_21_582;
wire n1_25_583;
wire n2_23_584;
wire n1_27_585;
wire n2_25_586;
wire n1_29_587;
wire n2_27_588;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins15889 (
.I0(n1_17_575),
.I1(n2_15_576),
.S0(\ff_active[1] ),
.O(n3_15_573) 
);
MUX2_LUT5 n3_ins15890 (
.I0(n1_19_577),
.I1(n2_17_578),
.S0(\ff_active[1] ),
.O(n3_17_574) 
);
MUX2_LUT5 n3_ins15891 (
.I0(n1_21_579),
.I1(n2_19_580),
.S0(\ff_active[1] ),
.O(n3_19_528) 
);
MUX2_LUT5 n3_ins15892 (
.I0(n1_23_581),
.I1(n2_21_582),
.S0(\ff_active[1] ),
.O(n3_21_529) 
);
MUX2_LUT5 n3_ins15893 (
.I0(n1_25_583),
.I1(n2_23_584),
.S0(\ff_active[1] ),
.O(n3_23_530) 
);
MUX2_LUT5 n3_ins15894 (
.I0(n1_27_585),
.I1(n2_25_586),
.S0(\ff_active[1] ),
.O(n3_25_531) 
);
MUX2_LUT5 n3_ins15895 (
.I0(n1_29_587),
.I1(n2_27_588),
.S0(\ff_active[1] ),
.O(n3_27_532) 
);
LUT3 n1_ins16395 (
.I0(\ff_wave_address_a[6]_3 ),
.I1(\ff_wave_address_b[6]_3 ),
.I2(\ff_active[0] ),
.F(n1_17_575) 
);
defparam n1_ins16395.INIT=8'hCA;
LUT3 n2_ins16396 (
.I0(\ff_wave_address_c[6]_3 ),
.I1(\ff_wave_address_d[6]_3 ),
.I2(\ff_active[0] ),
.F(n2_15_576) 
);
defparam n2_ins16396.INIT=8'hCA;
LUT3 n1_ins16397 (
.I0(\ff_wave_address_a[5]_3 ),
.I1(\ff_wave_address_b[5]_3 ),
.I2(\ff_active[0] ),
.F(n1_19_577) 
);
defparam n1_ins16397.INIT=8'hCA;
LUT3 n2_ins16398 (
.I0(\ff_wave_address_c[5]_3 ),
.I1(\ff_wave_address_d[5]_3 ),
.I2(\ff_active[0] ),
.F(n2_17_578) 
);
defparam n2_ins16398.INIT=8'hCA;
LUT3 n1_ins16399 (
.I0(\ff_wave_address_a[4]_3 ),
.I1(\ff_wave_address_b[4]_3 ),
.I2(\ff_active[0] ),
.F(n1_21_579) 
);
defparam n1_ins16399.INIT=8'hCA;
LUT3 n2_ins16400 (
.I0(\ff_wave_address_c[4]_3 ),
.I1(\ff_wave_address_d[4]_3 ),
.I2(\ff_active[0] ),
.F(n2_19_580) 
);
defparam n2_ins16400.INIT=8'hCA;
LUT3 n1_ins16401 (
.I0(\ff_wave_address_a[3]_3 ),
.I1(\ff_wave_address_b[3]_3 ),
.I2(\ff_active[0] ),
.F(n1_23_581) 
);
defparam n1_ins16401.INIT=8'hCA;
LUT3 n2_ins16402 (
.I0(\ff_wave_address_c[3]_3 ),
.I1(\ff_wave_address_d[3]_3 ),
.I2(\ff_active[0] ),
.F(n2_21_582) 
);
defparam n2_ins16402.INIT=8'hCA;
LUT3 n1_ins16403 (
.I0(\ff_wave_address_a[2]_3 ),
.I1(\ff_wave_address_b[2]_3 ),
.I2(\ff_active[0] ),
.F(n1_25_583) 
);
defparam n1_ins16403.INIT=8'hCA;
LUT3 n2_ins16404 (
.I0(\ff_wave_address_c[2]_3 ),
.I1(\ff_wave_address_d[2]_3 ),
.I2(\ff_active[0] ),
.F(n2_23_584) 
);
defparam n2_ins16404.INIT=8'hCA;
LUT3 n1_ins16405 (
.I0(\ff_wave_address_a[1]_3 ),
.I1(\ff_wave_address_b[1]_3 ),
.I2(\ff_active[0] ),
.F(n1_27_585) 
);
defparam n1_ins16405.INIT=8'hCA;
LUT3 n2_ins16406 (
.I0(\ff_wave_address_c[1]_3 ),
.I1(\ff_wave_address_d[1]_3 ),
.I2(\ff_active[0] ),
.F(n2_25_586) 
);
defparam n2_ins16406.INIT=8'hCA;
LUT3 n1_ins16407 (
.I0(\ff_wave_address_a[0]_3 ),
.I1(\ff_wave_address_b[0]_3 ),
.I2(\ff_active[0] ),
.F(n1_29_587) 
);
defparam n1_ins16407.INIT=8'hCA;
LUT3 n2_ins16408 (
.I0(\ff_wave_address_c[0]_3 ),
.I1(\ff_wave_address_d[0]_3 ),
.I2(\ff_active[0] ),
.F(n2_27_588) 
);
defparam n2_ins16408.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_count_selector  (\reg_frequency_count_a1[11] ,\reg_frequency_count_b1[11] ,\ff_active[0] ,\reg_frequency_count_c1[11] ,\reg_frequency_count_d1[11] ,\reg_frequency_count_a1[10] ,\reg_frequency_count_b1[10] ,\reg_frequency_count_c1[10] ,\reg_frequency_count_d1[10] ,\reg_frequency_count_a1[9] ,\reg_frequency_count_b1[9] ,\reg_frequency_count_c1[9] ,\reg_frequency_count_d1[9] ,\reg_frequency_count_a1[8] ,\reg_frequency_count_b1[8] ,\reg_frequency_count_c1[8] ,\reg_frequency_count_d1[8] ,\reg_frequency_count_a1[7] ,\reg_frequency_count_b1[7] ,\reg_frequency_count_c1[7] ,\reg_frequency_count_d1[7] ,\reg_frequency_count_a1[6] ,\reg_frequency_count_b1[6] ,\reg_frequency_count_c1[6] ,\reg_frequency_count_d1[6] ,\reg_frequency_count_a1[5] ,\reg_frequency_count_b1[5] ,\reg_frequency_count_c1[5] ,\reg_frequency_count_d1[5] ,\reg_frequency_count_a1[4] ,\reg_frequency_count_b1[4] ,\reg_frequency_count_c1[4] ,\reg_frequency_count_d1[4] ,\reg_frequency_count_a1[3] ,\reg_frequency_count_b1[3] ,\reg_frequency_count_c1[3] ,\reg_frequency_count_d1[3] ,\reg_frequency_count_a1[2] ,\reg_frequency_count_b1[2] ,\reg_frequency_count_c1[2] ,\reg_frequency_count_d1[2] ,\reg_frequency_count_a1[1] ,\reg_frequency_count_b1[1] ,\reg_frequency_count_c1[1] ,\reg_frequency_count_d1[1] ,\reg_frequency_count_a1[0] ,\reg_frequency_count_b1[0] ,\reg_frequency_count_c1[0] ,\reg_frequency_count_d1[0] ,\ff_active[1] ,n3_49_589,n3_51_590,n3_53_591,n3_55_592,n3_57_593,n3_59_594,n3_61_595,n3_63_596,n3_65_597,n3_67_598,n3_69_599,n3_71_600);
input \reg_frequency_count_a1[11] ;
input \reg_frequency_count_b1[11] ;
input \ff_active[0] ;
input \reg_frequency_count_c1[11] ;
input \reg_frequency_count_d1[11] ;
input \reg_frequency_count_a1[10] ;
input \reg_frequency_count_b1[10] ;
input \reg_frequency_count_c1[10] ;
input \reg_frequency_count_d1[10] ;
input \reg_frequency_count_a1[9] ;
input \reg_frequency_count_b1[9] ;
input \reg_frequency_count_c1[9] ;
input \reg_frequency_count_d1[9] ;
input \reg_frequency_count_a1[8] ;
input \reg_frequency_count_b1[8] ;
input \reg_frequency_count_c1[8] ;
input \reg_frequency_count_d1[8] ;
input \reg_frequency_count_a1[7] ;
input \reg_frequency_count_b1[7] ;
input \reg_frequency_count_c1[7] ;
input \reg_frequency_count_d1[7] ;
input \reg_frequency_count_a1[6] ;
input \reg_frequency_count_b1[6] ;
input \reg_frequency_count_c1[6] ;
input \reg_frequency_count_d1[6] ;
input \reg_frequency_count_a1[5] ;
input \reg_frequency_count_b1[5] ;
input \reg_frequency_count_c1[5] ;
input \reg_frequency_count_d1[5] ;
input \reg_frequency_count_a1[4] ;
input \reg_frequency_count_b1[4] ;
input \reg_frequency_count_c1[4] ;
input \reg_frequency_count_d1[4] ;
input \reg_frequency_count_a1[3] ;
input \reg_frequency_count_b1[3] ;
input \reg_frequency_count_c1[3] ;
input \reg_frequency_count_d1[3] ;
input \reg_frequency_count_a1[2] ;
input \reg_frequency_count_b1[2] ;
input \reg_frequency_count_c1[2] ;
input \reg_frequency_count_d1[2] ;
input \reg_frequency_count_a1[1] ;
input \reg_frequency_count_b1[1] ;
input \reg_frequency_count_c1[1] ;
input \reg_frequency_count_d1[1] ;
input \reg_frequency_count_a1[0] ;
input \reg_frequency_count_b1[0] ;
input \reg_frequency_count_c1[0] ;
input \reg_frequency_count_d1[0] ;
input \ff_active[1] ;
output n3_49_589;
output n3_51_590;
output n3_53_591;
output n3_55_592;
output n3_57_593;
output n3_59_594;
output n3_61_595;
output n3_63_596;
output n3_65_597;
output n3_67_598;
output n3_69_599;
output n3_71_600;
wire n1_27_601;
wire n2_25_602;
wire n1_29_603;
wire n2_27_604;
wire n1_31_605;
wire n2_29_606;
wire n1_33_607;
wire n2_31_608;
wire n1_35_609;
wire n2_33_610;
wire n1_37_611;
wire n2_35_612;
wire n1_39_613;
wire n2_37_614;
wire n1_41_615;
wire n2_39_616;
wire n1_43_617;
wire n2_41_618;
wire n1_45_619;
wire n2_43_620;
wire n1_47_621;
wire n2_45_622;
wire n1_49_623;
wire n2_47_624;
wire n3_49_589;
wire n3_51_590;
wire n3_53_591;
wire n3_55_592;
wire n3_57_593;
wire n3_59_594;
wire n3_61_595;
wire n3_63_596;
wire n3_65_597;
wire n3_67_598;
wire n3_69_599;
wire n3_71_600;
wire VCC;
wire GND;
MUX2_LUT5 n1_ins15897 (
.I0(\reg_frequency_count_a1[11] ),
.I1(\reg_frequency_count_b1[11] ),
.S0(\ff_active[0] ),
.O(n1_27_601) 
);
MUX2_LUT5 n2_ins15898 (
.I0(\reg_frequency_count_c1[11] ),
.I1(\reg_frequency_count_d1[11] ),
.S0(\ff_active[0] ),
.O(n2_25_602) 
);
MUX2_LUT5 n1_ins15900 (
.I0(\reg_frequency_count_a1[10] ),
.I1(\reg_frequency_count_b1[10] ),
.S0(\ff_active[0] ),
.O(n1_29_603) 
);
MUX2_LUT5 n2_ins15901 (
.I0(\reg_frequency_count_c1[10] ),
.I1(\reg_frequency_count_d1[10] ),
.S0(\ff_active[0] ),
.O(n2_27_604) 
);
MUX2_LUT5 n1_ins15903 (
.I0(\reg_frequency_count_a1[9] ),
.I1(\reg_frequency_count_b1[9] ),
.S0(\ff_active[0] ),
.O(n1_31_605) 
);
MUX2_LUT5 n2_ins15904 (
.I0(\reg_frequency_count_c1[9] ),
.I1(\reg_frequency_count_d1[9] ),
.S0(\ff_active[0] ),
.O(n2_29_606) 
);
MUX2_LUT5 n1_ins15906 (
.I0(\reg_frequency_count_a1[8] ),
.I1(\reg_frequency_count_b1[8] ),
.S0(\ff_active[0] ),
.O(n1_33_607) 
);
MUX2_LUT5 n2_ins15907 (
.I0(\reg_frequency_count_c1[8] ),
.I1(\reg_frequency_count_d1[8] ),
.S0(\ff_active[0] ),
.O(n2_31_608) 
);
MUX2_LUT5 n1_ins15909 (
.I0(\reg_frequency_count_a1[7] ),
.I1(\reg_frequency_count_b1[7] ),
.S0(\ff_active[0] ),
.O(n1_35_609) 
);
MUX2_LUT5 n2_ins15910 (
.I0(\reg_frequency_count_c1[7] ),
.I1(\reg_frequency_count_d1[7] ),
.S0(\ff_active[0] ),
.O(n2_33_610) 
);
MUX2_LUT5 n1_ins15912 (
.I0(\reg_frequency_count_a1[6] ),
.I1(\reg_frequency_count_b1[6] ),
.S0(\ff_active[0] ),
.O(n1_37_611) 
);
MUX2_LUT5 n2_ins15913 (
.I0(\reg_frequency_count_c1[6] ),
.I1(\reg_frequency_count_d1[6] ),
.S0(\ff_active[0] ),
.O(n2_35_612) 
);
MUX2_LUT5 n1_ins15915 (
.I0(\reg_frequency_count_a1[5] ),
.I1(\reg_frequency_count_b1[5] ),
.S0(\ff_active[0] ),
.O(n1_39_613) 
);
MUX2_LUT5 n2_ins15916 (
.I0(\reg_frequency_count_c1[5] ),
.I1(\reg_frequency_count_d1[5] ),
.S0(\ff_active[0] ),
.O(n2_37_614) 
);
MUX2_LUT5 n1_ins15918 (
.I0(\reg_frequency_count_a1[4] ),
.I1(\reg_frequency_count_b1[4] ),
.S0(\ff_active[0] ),
.O(n1_41_615) 
);
MUX2_LUT5 n2_ins15919 (
.I0(\reg_frequency_count_c1[4] ),
.I1(\reg_frequency_count_d1[4] ),
.S0(\ff_active[0] ),
.O(n2_39_616) 
);
MUX2_LUT5 n1_ins15921 (
.I0(\reg_frequency_count_a1[3] ),
.I1(\reg_frequency_count_b1[3] ),
.S0(\ff_active[0] ),
.O(n1_43_617) 
);
MUX2_LUT5 n2_ins15922 (
.I0(\reg_frequency_count_c1[3] ),
.I1(\reg_frequency_count_d1[3] ),
.S0(\ff_active[0] ),
.O(n2_41_618) 
);
MUX2_LUT5 n1_ins15924 (
.I0(\reg_frequency_count_a1[2] ),
.I1(\reg_frequency_count_b1[2] ),
.S0(\ff_active[0] ),
.O(n1_45_619) 
);
MUX2_LUT5 n2_ins15925 (
.I0(\reg_frequency_count_c1[2] ),
.I1(\reg_frequency_count_d1[2] ),
.S0(\ff_active[0] ),
.O(n2_43_620) 
);
MUX2_LUT5 n1_ins15927 (
.I0(\reg_frequency_count_a1[1] ),
.I1(\reg_frequency_count_b1[1] ),
.S0(\ff_active[0] ),
.O(n1_47_621) 
);
MUX2_LUT5 n2_ins15928 (
.I0(\reg_frequency_count_c1[1] ),
.I1(\reg_frequency_count_d1[1] ),
.S0(\ff_active[0] ),
.O(n2_45_622) 
);
MUX2_LUT5 n1_ins15930 (
.I0(\reg_frequency_count_a1[0] ),
.I1(\reg_frequency_count_b1[0] ),
.S0(\ff_active[0] ),
.O(n1_49_623) 
);
MUX2_LUT5 n2_ins15931 (
.I0(\reg_frequency_count_c1[0] ),
.I1(\reg_frequency_count_d1[0] ),
.S0(\ff_active[0] ),
.O(n2_47_624) 
);
MUX2_LUT6 n3_ins15982 (
.I0(n1_27_601),
.I1(n2_25_602),
.S0(\ff_active[1] ),
.O(n3_49_589) 
);
MUX2_LUT6 n3_ins15983 (
.I0(n1_29_603),
.I1(n2_27_604),
.S0(\ff_active[1] ),
.O(n3_51_590) 
);
MUX2_LUT6 n3_ins15984 (
.I0(n1_31_605),
.I1(n2_29_606),
.S0(\ff_active[1] ),
.O(n3_53_591) 
);
MUX2_LUT6 n3_ins15985 (
.I0(n1_33_607),
.I1(n2_31_608),
.S0(\ff_active[1] ),
.O(n3_55_592) 
);
MUX2_LUT6 n3_ins15986 (
.I0(n1_35_609),
.I1(n2_33_610),
.S0(\ff_active[1] ),
.O(n3_57_593) 
);
MUX2_LUT6 n3_ins15987 (
.I0(n1_37_611),
.I1(n2_35_612),
.S0(\ff_active[1] ),
.O(n3_59_594) 
);
MUX2_LUT6 n3_ins15988 (
.I0(n1_39_613),
.I1(n2_37_614),
.S0(\ff_active[1] ),
.O(n3_61_595) 
);
MUX2_LUT6 n3_ins15989 (
.I0(n1_41_615),
.I1(n2_39_616),
.S0(\ff_active[1] ),
.O(n3_63_596) 
);
MUX2_LUT6 n3_ins15990 (
.I0(n1_43_617),
.I1(n2_41_618),
.S0(\ff_active[1] ),
.O(n3_65_597) 
);
MUX2_LUT6 n3_ins15991 (
.I0(n1_45_619),
.I1(n2_43_620),
.S0(\ff_active[1] ),
.O(n3_67_598) 
);
MUX2_LUT6 n3_ins15992 (
.I0(n1_47_621),
.I1(n2_45_622),
.S0(\ff_active[1] ),
.O(n3_69_599) 
);
MUX2_LUT6 n3_ins15993 (
.I0(n1_49_623),
.I1(n2_47_624),
.S0(\ff_active[1] ),
.O(n3_71_600) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator  (\w_sram_a1[1] ,\w_sram_a1[2] ,\w_sram_a1[3] ,\w_sram_a1[4] ,o_29,n3_49_589,\ff_active[2] ,\ff_frequency_count_e[11]_3 ,n3_25_537,n3_51_590,\ff_frequency_count_e[10]_3 ,n3_27_538,n3_53_591,\ff_frequency_count_e[9]_3 ,n3_29_539,n3_55_592,n3_57_593,\ff_frequency_count_e[7]_3 ,n3_33_541,n3_59_594,\ff_frequency_count_e[6]_3 ,n3_35_542,n3_61_595,n3_63_596,\ff_frequency_count_e[4]_3 ,n3_39_544,n3_65_597,\ff_frequency_count_e[3]_3 ,n3_41_545,n3_67_598,\ff_frequency_count_e[2]_3 ,n3_43_546,n3_69_599,\ff_frequency_count_e[0]_3 ,n3_47_548,\ff_frequency_count_e[1]_3 ,n3_45_547,n3_71_600,\w_sram_a1[0] ,\ff_wave_address_e[5]_3 ,n3_17_574,\ff_wave_address_e[6]_3 ,n3_15_573,\reg_frequency_count_e0[11] ,\ff_reg_frequency_count_e1[11] ,ff_reg_clone_frequency_e1,n1,n2,\ff_active[1] ,ff_ch_e1_key_on,ch_e0_key_on,ff_reg_clone_key_e1,\ff_reg_frequency_count_e1[10] ,\reg_frequency_count_e0[10] ,\ff_reg_frequency_count_e1[9] ,\reg_frequency_count_e0[9] ,\ff_reg_frequency_count_e1[8] ,\reg_frequency_count_e0[8] ,\ff_frequency_count_e[8]_3 ,n3_31_540,\ff_reg_frequency_count_e1[7] ,\reg_frequency_count_e0[7] ,\ff_reg_frequency_count_e1[6] ,\reg_frequency_count_e0[6] ,\ff_reg_frequency_count_e1[5] ,\reg_frequency_count_e0[5] ,\ff_frequency_count_e[5]_3 ,n3_37_543,\ff_reg_frequency_count_e1[4] ,\reg_frequency_count_e0[4] ,\ff_reg_frequency_count_e1[3] ,\reg_frequency_count_e0[3] ,\ff_reg_frequency_count_e1[2] ,\reg_frequency_count_e0[2] ,\ff_reg_frequency_count_e1[1] ,\reg_frequency_count_e0[1] ,\ff_reg_frequency_count_e1[0] ,\reg_frequency_count_e0[0] ,n55,\frequency_count_out[11]_3 ,\frequency_count_out[10]_3 ,\frequency_count_out[9]_3 ,\frequency_count_out[8]_3 ,\frequency_count_out[7]_3 ,\frequency_count_out[6]_3_625 ,\frequency_count_out[5]_3 ,\frequency_count_out[4]_3 ,\frequency_count_out[3]_3 ,\frequency_count_out[2]_3 ,\frequency_count_out[1]_3 ,\frequency_count_out[0]_3 ,\wave_address_out[1]_5 ,\wave_address_out[2]_5 ,\wave_address_out[3]_5 ,\wave_address_out[4]_5_626 ,\wave_address_out[5]_5 ,\wave_address_out[6]_5_627 ,\frequency_count_out[6] ,\wave_address_out[5]_7 ,\wave_address_out[6]_7 ,\frequency_count_out[11] ,\wave_address_out[0] ,\wave_address_out[0]_11_628 );
input \w_sram_a1[1] ;
input \w_sram_a1[2] ;
input \w_sram_a1[3] ;
input \w_sram_a1[4] ;
input o_29;
input n3_49_589;
input \ff_active[2] ;
input \ff_frequency_count_e[11]_3 ;
input n3_25_537;
input n3_51_590;
input \ff_frequency_count_e[10]_3 ;
input n3_27_538;
input n3_53_591;
input \ff_frequency_count_e[9]_3 ;
input n3_29_539;
input n3_55_592;
input n3_57_593;
input \ff_frequency_count_e[7]_3 ;
input n3_33_541;
input n3_59_594;
input \ff_frequency_count_e[6]_3 ;
input n3_35_542;
input n3_61_595;
input n3_63_596;
input \ff_frequency_count_e[4]_3 ;
input n3_39_544;
input n3_65_597;
input \ff_frequency_count_e[3]_3 ;
input n3_41_545;
input n3_67_598;
input \ff_frequency_count_e[2]_3 ;
input n3_43_546;
input n3_69_599;
input \ff_frequency_count_e[0]_3 ;
input n3_47_548;
input \ff_frequency_count_e[1]_3 ;
input n3_45_547;
input n3_71_600;
input \w_sram_a1[0] ;
input \ff_wave_address_e[5]_3 ;
input n3_17_574;
input \ff_wave_address_e[6]_3 ;
input n3_15_573;
input \reg_frequency_count_e0[11] ;
input \ff_reg_frequency_count_e1[11] ;
input ff_reg_clone_frequency_e1;
input n1;
input n2;
input \ff_active[1] ;
input ff_ch_e1_key_on;
input ch_e0_key_on;
input ff_reg_clone_key_e1;
input \ff_reg_frequency_count_e1[10] ;
input \reg_frequency_count_e0[10] ;
input \ff_reg_frequency_count_e1[9] ;
input \reg_frequency_count_e0[9] ;
input \ff_reg_frequency_count_e1[8] ;
input \reg_frequency_count_e0[8] ;
input \ff_frequency_count_e[8]_3 ;
input n3_31_540;
input \ff_reg_frequency_count_e1[7] ;
input \reg_frequency_count_e0[7] ;
input \ff_reg_frequency_count_e1[6] ;
input \reg_frequency_count_e0[6] ;
input \ff_reg_frequency_count_e1[5] ;
input \reg_frequency_count_e0[5] ;
input \ff_frequency_count_e[5]_3 ;
input n3_37_543;
input \ff_reg_frequency_count_e1[4] ;
input \reg_frequency_count_e0[4] ;
input \ff_reg_frequency_count_e1[3] ;
input \reg_frequency_count_e0[3] ;
input \ff_reg_frequency_count_e1[2] ;
input \reg_frequency_count_e0[2] ;
input \ff_reg_frequency_count_e1[1] ;
input \reg_frequency_count_e0[1] ;
input \ff_reg_frequency_count_e1[0] ;
input \reg_frequency_count_e0[0] ;
input n55;
output \frequency_count_out[11]_3 ;
output \frequency_count_out[10]_3 ;
output \frequency_count_out[9]_3 ;
output \frequency_count_out[8]_3 ;
output \frequency_count_out[7]_3 ;
output \frequency_count_out[6]_3_625 ;
output \frequency_count_out[5]_3 ;
output \frequency_count_out[4]_3 ;
output \frequency_count_out[3]_3 ;
output \frequency_count_out[2]_3 ;
output \frequency_count_out[1]_3 ;
output \frequency_count_out[0]_3 ;
output \wave_address_out[1]_5 ;
output \wave_address_out[2]_5 ;
output \wave_address_out[3]_5 ;
output \wave_address_out[4]_5_626 ;
output \wave_address_out[5]_5 ;
output \wave_address_out[6]_5_627 ;
output \frequency_count_out[6] ;
output \wave_address_out[5]_7 ;
output \wave_address_out[6]_7 ;
output \frequency_count_out[11] ;
output \wave_address_out[0] ;
output \wave_address_out[0]_11_628 ;
wire \frequency_count_out[11]_3 ;
wire \frequency_count_out[10]_3 ;
wire \frequency_count_out[9]_3 ;
wire \frequency_count_out[8]_3 ;
wire \frequency_count_out[7]_3 ;
wire \frequency_count_out[6]_3_625 ;
wire \frequency_count_out[5]_3 ;
wire \frequency_count_out[4]_3 ;
wire \frequency_count_out[3]_3 ;
wire \frequency_count_out[2]_3 ;
wire \frequency_count_out[1]_3 ;
wire \frequency_count_out[0]_3 ;
wire \wave_address_out[1]_5 ;
wire \wave_address_out[2]_5 ;
wire \wave_address_out[3]_5 ;
wire \wave_address_out[4]_5_626 ;
wire \wave_address_out[5]_5 ;
wire \wave_address_out[6]_5_627 ;
wire \frequency_count_out[11]_5 ;
wire \frequency_count_out[11]_9 ;
wire \frequency_count_out[11]_11_630 ;
wire \frequency_count_out[10]_5_631 ;
wire \frequency_count_out[10]_7_632 ;
wire \frequency_count_out[10]_9_633 ;
wire \frequency_count_out[9]_5_634 ;
wire \frequency_count_out[9]_9_635 ;
wire \frequency_count_out[8]_5 ;
wire \frequency_count_out[7]_5_636 ;
wire \frequency_count_out[7]_7_637 ;
wire \frequency_count_out[7]_9_638 ;
wire \frequency_count_out[6]_5_639 ;
wire \frequency_count_out[6]_7_640 ;
wire \frequency_count_out[6] ;
wire \frequency_count_out[5]_5_641 ;
wire \frequency_count_out[5]_7 ;
wire \frequency_count_out[4]_5_642 ;
wire \frequency_count_out[4]_9 ;
wire \frequency_count_out[3]_5_643 ;
wire \frequency_count_out[3]_9_644 ;
wire \frequency_count_out[2]_5_645 ;
wire \frequency_count_out[2]_7_646 ;
wire \frequency_count_out[2]_9_647 ;
wire \frequency_count_out[1]_5_648 ;
wire \frequency_count_out[1]_7_649 ;
wire \frequency_count_out[1]_9_650 ;
wire \frequency_count_out[0]_5_651 ;
wire \wave_address_out[0]_7 ;
wire \wave_address_out[3]_7_652 ;
wire \wave_address_out[5]_7 ;
wire \wave_address_out[6]_7 ;
wire \frequency_count_out[11]_13_654 ;
wire \frequency_count_out[11]_15 ;
wire \frequency_count_out[11] ;
wire \frequency_count_out[10]_13 ;
wire \frequency_count_out[9]_11_655 ;
wire \frequency_count_out[9]_13_663 ;
wire \frequency_count_out[8]_9_656 ;
wire \frequency_count_out[8]_11_662 ;
wire \frequency_count_out[7]_11 ;
wire \frequency_count_out[6]_11_657 ;
wire \frequency_count_out[6]_13_658 ;
wire \frequency_count_out[5]_9 ;
wire \frequency_count_out[5]_11_659 ;
wire \frequency_count_out[4]_11_660 ;
wire \frequency_count_out[3]_11 ;
wire \frequency_count_out[2]_11_661 ;
wire \frequency_count_out[1]_11 ;
wire \frequency_count_out[0]_7 ;
wire \wave_address_out[0] ;
wire \frequency_count_out[10]_15 ;
wire \frequency_count_out[8]_13 ;
wire \frequency_count_out[3]_13 ;
wire \wave_address_out[4]_9 ;
wire \wave_address_out[1]_9 ;
wire \wave_address_out[0]_11_628 ;
wire \frequency_count_out[9]_15 ;
wire \frequency_count_out[11]_19_629 ;
wire \frequency_count_out[4]_13 ;
wire \wave_address_out[5]_11_653 ;
wire VCC;
wire GND;
LUT4 \frequency_count_out[11]_ins16433  (
.I0(\frequency_count_out[11]_5 ),
.I1(\frequency_count_out[11]_19_629 ),
.I2(\frequency_count_out[11]_9 ),
.I3(\frequency_count_out[11]_11_630 ),
.F(\frequency_count_out[11]_3 ) 
);
defparam \frequency_count_out[11]_ins16433 .INIT=16'h5543;
LUT4 \frequency_count_out[10]_ins16434  (
.I0(\frequency_count_out[10]_5_631 ),
.I1(\frequency_count_out[10]_7_632 ),
.I2(\frequency_count_out[10]_9_633 ),
.I3(\frequency_count_out[10]_15 ),
.F(\frequency_count_out[10]_3 ) 
);
defparam \frequency_count_out[10]_ins16434 .INIT=16'hC355;
LUT4 \frequency_count_out[9]_ins16435  (
.I0(\frequency_count_out[9]_5_634 ),
.I1(\frequency_count_out[9]_15 ),
.I2(\frequency_count_out[9]_9_635 ),
.I3(\frequency_count_out[10]_15 ),
.F(\frequency_count_out[9]_3 ) 
);
defparam \frequency_count_out[9]_ins16435 .INIT=16'hC355;
LUT3 \frequency_count_out[8]_ins16436  (
.I0(\frequency_count_out[8]_5 ),
.I1(\frequency_count_out[8]_13 ),
.I2(\frequency_count_out[10]_15 ),
.F(\frequency_count_out[8]_3 ) 
);
defparam \frequency_count_out[8]_ins16436 .INIT=8'h35;
LUT4 \frequency_count_out[7]_ins16437  (
.I0(\frequency_count_out[7]_5_636 ),
.I1(\frequency_count_out[7]_7_637 ),
.I2(\frequency_count_out[7]_9_638 ),
.I3(\frequency_count_out[10]_15 ),
.F(\frequency_count_out[7]_3 ) 
);
defparam \frequency_count_out[7]_ins16437 .INIT=16'hC355;
LUT4 \frequency_count_out[6]_ins16438  (
.I0(\frequency_count_out[6]_5_639 ),
.I1(\frequency_count_out[6]_7_640 ),
.I2(\frequency_count_out[6] ),
.I3(\frequency_count_out[10]_15 ),
.F(\frequency_count_out[6]_3_625 ) 
);
defparam \frequency_count_out[6]_ins16438 .INIT=16'hC355;
LUT3 \frequency_count_out[5]_ins16439  (
.I0(\frequency_count_out[5]_5_641 ),
.I1(\frequency_count_out[5]_7 ),
.I2(\frequency_count_out[10]_15 ),
.F(\frequency_count_out[5]_3 ) 
);
defparam \frequency_count_out[5]_ins16439 .INIT=8'h35;
LUT4 \frequency_count_out[4]_ins16440  (
.I0(\frequency_count_out[4]_5_642 ),
.I1(\frequency_count_out[4]_13 ),
.I2(\frequency_count_out[4]_9 ),
.I3(\frequency_count_out[10]_15 ),
.F(\frequency_count_out[4]_3 ) 
);
defparam \frequency_count_out[4]_ins16440 .INIT=16'hC355;
LUT4 \frequency_count_out[3]_ins16441  (
.I0(\frequency_count_out[3]_5_643 ),
.I1(\frequency_count_out[3]_13 ),
.I2(\frequency_count_out[3]_9_644 ),
.I3(\frequency_count_out[10]_15 ),
.F(\frequency_count_out[3]_3 ) 
);
defparam \frequency_count_out[3]_ins16441 .INIT=16'hC355;
LUT4 \frequency_count_out[2]_ins16442  (
.I0(\frequency_count_out[2]_5_645 ),
.I1(\frequency_count_out[2]_7_646 ),
.I2(\frequency_count_out[2]_9_647 ),
.I3(\frequency_count_out[10]_15 ),
.F(\frequency_count_out[2]_3 ) 
);
defparam \frequency_count_out[2]_ins16442 .INIT=16'hC355;
LUT4 \frequency_count_out[1]_ins16443  (
.I0(\frequency_count_out[1]_5_648 ),
.I1(\frequency_count_out[1]_7_649 ),
.I2(\frequency_count_out[1]_9_650 ),
.I3(\frequency_count_out[10]_15 ),
.F(\frequency_count_out[1]_3 ) 
);
defparam \frequency_count_out[1]_ins16443 .INIT=16'hC355;
LUT3 \frequency_count_out[0]_ins16444  (
.I0(\frequency_count_out[0]_5_651 ),
.I1(\frequency_count_out[1]_7_649 ),
.I2(\frequency_count_out[10]_15 ),
.F(\frequency_count_out[0]_3 ) 
);
defparam \frequency_count_out[0]_ins16444 .INIT=8'hC5;
LUT3 \wave_address_out[1]_ins16932  (
.I0(\w_sram_a1[1] ),
.I1(\wave_address_out[1]_9 ),
.I2(\frequency_count_out[11]_11_630 ),
.F(\wave_address_out[1]_5 ) 
);
defparam \wave_address_out[1]_ins16932 .INIT=8'h09;
LUT4 \wave_address_out[2]_ins16933  (
.I0(\w_sram_a1[1] ),
.I1(\wave_address_out[1]_9 ),
.I2(\w_sram_a1[2] ),
.I3(\frequency_count_out[11]_11_630 ),
.F(\wave_address_out[2]_5 ) 
);
defparam \wave_address_out[2]_ins16933 .INIT=16'h004B;
LUT4 \wave_address_out[3]_ins16934  (
.I0(\wave_address_out[0]_7 ),
.I1(\wave_address_out[3]_7_652 ),
.I2(\w_sram_a1[3] ),
.I3(\frequency_count_out[11]_11_630 ),
.F(\wave_address_out[3]_5 ) 
);
defparam \wave_address_out[3]_ins16934 .INIT=16'h0087;
LUT3 \wave_address_out[4]_ins16935  (
.I0(\w_sram_a1[4] ),
.I1(\wave_address_out[4]_9 ),
.I2(\frequency_count_out[11]_11_630 ),
.F(\wave_address_out[4]_5_626 ) 
);
defparam \wave_address_out[4]_ins16935 .INIT=8'h09;
LUT3 \wave_address_out[5]_ins16936  (
.I0(\wave_address_out[5]_7 ),
.I1(\wave_address_out[5]_11_653 ),
.I2(\frequency_count_out[11]_11_630 ),
.F(\wave_address_out[5]_5 ) 
);
defparam \wave_address_out[5]_ins16936 .INIT=8'h09;
LUT4 \wave_address_out[6]_ins16937  (
.I0(\wave_address_out[5]_7 ),
.I1(\wave_address_out[5]_11_653 ),
.I2(\wave_address_out[6]_7 ),
.I3(\frequency_count_out[11]_11_630 ),
.F(\wave_address_out[6]_5_627 ) 
);
defparam \wave_address_out[6]_ins16937 .INIT=16'h004B;
LUT4 \frequency_count_out[11]_ins17152  (
.I0(\frequency_count_out[11]_13_654 ),
.I1(o_29),
.I2(n3_49_589),
.I3(\ff_active[2] ),
.F(\frequency_count_out[11]_5 ) 
);
defparam \frequency_count_out[11]_ins17152 .INIT=16'h770F;
LUT4 \frequency_count_out[11]_ins17154  (
.I0(\ff_frequency_count_e[11]_3 ),
.I1(o_29),
.I2(n3_25_537),
.I3(\ff_active[2] ),
.F(\frequency_count_out[11]_9 ) 
);
defparam \frequency_count_out[11]_ins17154 .INIT=16'h770F;
LUT3 \frequency_count_out[11]_ins17155  (
.I0(\frequency_count_out[11]_15 ),
.I1(\frequency_count_out[11] ),
.I2(\ff_active[2] ),
.F(\frequency_count_out[11]_11_630 ) 
);
defparam \frequency_count_out[11]_ins17155 .INIT=8'hCA;
LUT4 \frequency_count_out[10]_ins17156  (
.I0(\frequency_count_out[10]_13 ),
.I1(o_29),
.I2(n3_51_590),
.I3(\ff_active[2] ),
.F(\frequency_count_out[10]_5_631 ) 
);
defparam \frequency_count_out[10]_ins17156 .INIT=16'h770F;
LUT2 \frequency_count_out[10]_ins17157  (
.I0(\frequency_count_out[9]_9_635 ),
.I1(\frequency_count_out[9]_15 ),
.F(\frequency_count_out[10]_7_632 ) 
);
defparam \frequency_count_out[10]_ins17157 .INIT=4'h8;
LUT4 \frequency_count_out[10]_ins17158  (
.I0(\ff_frequency_count_e[10]_3 ),
.I1(o_29),
.I2(n3_27_538),
.I3(\ff_active[2] ),
.F(\frequency_count_out[10]_9_633 ) 
);
defparam \frequency_count_out[10]_ins17158 .INIT=16'h770F;
LUT4 \frequency_count_out[9]_ins17160  (
.I0(\frequency_count_out[9]_11_655 ),
.I1(o_29),
.I2(n3_53_591),
.I3(\ff_active[2] ),
.F(\frequency_count_out[9]_5_634 ) 
);
defparam \frequency_count_out[9]_ins17160 .INIT=16'h770F;
LUT4 \frequency_count_out[9]_ins17162  (
.I0(\ff_frequency_count_e[9]_3 ),
.I1(o_29),
.I2(n3_29_539),
.I3(\ff_active[2] ),
.F(\frequency_count_out[9]_9_635 ) 
);
defparam \frequency_count_out[9]_ins17162 .INIT=16'h770F;
LUT4 \frequency_count_out[8]_ins17163  (
.I0(\frequency_count_out[8]_9_656 ),
.I1(o_29),
.I2(n3_55_592),
.I3(\ff_active[2] ),
.F(\frequency_count_out[8]_5 ) 
);
defparam \frequency_count_out[8]_ins17163 .INIT=16'h770F;
LUT4 \frequency_count_out[7]_ins17165  (
.I0(\frequency_count_out[7]_11 ),
.I1(o_29),
.I2(n3_57_593),
.I3(\ff_active[2] ),
.F(\frequency_count_out[7]_5_636 ) 
);
defparam \frequency_count_out[7]_ins17165 .INIT=16'h770F;
LUT2 \frequency_count_out[7]_ins17166  (
.I0(\frequency_count_out[6] ),
.I1(\frequency_count_out[6]_7_640 ),
.F(\frequency_count_out[7]_7_637 ) 
);
defparam \frequency_count_out[7]_ins17166 .INIT=4'h8;
LUT4 \frequency_count_out[7]_ins17167  (
.I0(\ff_frequency_count_e[7]_3 ),
.I1(o_29),
.I2(n3_33_541),
.I3(\ff_active[2] ),
.F(\frequency_count_out[7]_9_638 ) 
);
defparam \frequency_count_out[7]_ins17167 .INIT=16'h770F;
LUT4 \frequency_count_out[6]_ins17168  (
.I0(\frequency_count_out[6]_11_657 ),
.I1(o_29),
.I2(n3_59_594),
.I3(\ff_active[2] ),
.F(\frequency_count_out[6]_5_639 ) 
);
defparam \frequency_count_out[6]_ins17168 .INIT=16'h770F;
LUT4 \frequency_count_out[6]_ins17169  (
.I0(\ff_frequency_count_e[6]_3 ),
.I1(o_29),
.I2(n3_35_542),
.I3(\ff_active[2] ),
.F(\frequency_count_out[6]_7_640 ) 
);
defparam \frequency_count_out[6]_ins17169 .INIT=16'h770F;
LUT4 \frequency_count_out[6]_ins17170  (
.I0(\frequency_count_out[2]_9_647 ),
.I1(\frequency_count_out[3]_9_644 ),
.I2(\frequency_count_out[2]_7_646 ),
.I3(\frequency_count_out[6]_13_658 ),
.F(\frequency_count_out[6] ) 
);
defparam \frequency_count_out[6]_ins17170 .INIT=16'h8000;
LUT4 \frequency_count_out[5]_ins17171  (
.I0(\frequency_count_out[5]_9 ),
.I1(o_29),
.I2(n3_61_595),
.I3(\ff_active[2] ),
.F(\frequency_count_out[5]_5_641 ) 
);
defparam \frequency_count_out[5]_ins17171 .INIT=16'h770F;
LUT3 \frequency_count_out[5]_ins17172  (
.I0(\frequency_count_out[4]_9 ),
.I1(\frequency_count_out[4]_13 ),
.I2(\frequency_count_out[5]_11_659 ),
.F(\frequency_count_out[5]_7 ) 
);
defparam \frequency_count_out[5]_ins17172 .INIT=8'h78;
LUT4 \frequency_count_out[4]_ins17173  (
.I0(\frequency_count_out[4]_11_660 ),
.I1(o_29),
.I2(n3_63_596),
.I3(\ff_active[2] ),
.F(\frequency_count_out[4]_5_642 ) 
);
defparam \frequency_count_out[4]_ins17173 .INIT=16'h770F;
LUT4 \frequency_count_out[4]_ins17175  (
.I0(\ff_frequency_count_e[4]_3 ),
.I1(o_29),
.I2(n3_39_544),
.I3(\ff_active[2] ),
.F(\frequency_count_out[4]_9 ) 
);
defparam \frequency_count_out[4]_ins17175 .INIT=16'h770F;
LUT4 \frequency_count_out[3]_ins17176  (
.I0(\frequency_count_out[3]_11 ),
.I1(o_29),
.I2(n3_65_597),
.I3(\ff_active[2] ),
.F(\frequency_count_out[3]_5_643 ) 
);
defparam \frequency_count_out[3]_ins17176 .INIT=16'h770F;
LUT4 \frequency_count_out[3]_ins17178  (
.I0(\ff_frequency_count_e[3]_3 ),
.I1(o_29),
.I2(n3_41_545),
.I3(\ff_active[2] ),
.F(\frequency_count_out[3]_9_644 ) 
);
defparam \frequency_count_out[3]_ins17178 .INIT=16'h770F;
LUT4 \frequency_count_out[2]_ins17179  (
.I0(\frequency_count_out[2]_11_661 ),
.I1(o_29),
.I2(n3_67_598),
.I3(\ff_active[2] ),
.F(\frequency_count_out[2]_5_645 ) 
);
defparam \frequency_count_out[2]_ins17179 .INIT=16'h770F;
LUT4 \frequency_count_out[2]_ins17180  (
.I0(\ff_frequency_count_e[2]_3 ),
.I1(o_29),
.I2(n3_43_546),
.I3(\ff_active[2] ),
.F(\frequency_count_out[2]_7_646 ) 
);
defparam \frequency_count_out[2]_ins17180 .INIT=16'h770F;
LUT2 \frequency_count_out[2]_ins17181  (
.I0(\frequency_count_out[1]_9_650 ),
.I1(\frequency_count_out[1]_7_649 ),
.F(\frequency_count_out[2]_9_647 ) 
);
defparam \frequency_count_out[2]_ins17181 .INIT=4'h8;
LUT4 \frequency_count_out[1]_ins17182  (
.I0(\frequency_count_out[1]_11 ),
.I1(o_29),
.I2(n3_69_599),
.I3(\ff_active[2] ),
.F(\frequency_count_out[1]_5_648 ) 
);
defparam \frequency_count_out[1]_ins17182 .INIT=16'h770F;
LUT4 \frequency_count_out[1]_ins17183  (
.I0(\ff_frequency_count_e[0]_3 ),
.I1(o_29),
.I2(n3_47_548),
.I3(\ff_active[2] ),
.F(\frequency_count_out[1]_7_649 ) 
);
defparam \frequency_count_out[1]_ins17183 .INIT=16'h770F;
LUT4 \frequency_count_out[1]_ins17184  (
.I0(\ff_frequency_count_e[1]_3 ),
.I1(o_29),
.I2(n3_45_547),
.I3(\ff_active[2] ),
.F(\frequency_count_out[1]_9_650 ) 
);
defparam \frequency_count_out[1]_ins17184 .INIT=16'h770F;
LUT4 \frequency_count_out[0]_ins17185  (
.I0(\frequency_count_out[0]_7 ),
.I1(o_29),
.I2(n3_71_600),
.I3(\ff_active[2] ),
.F(\frequency_count_out[0]_5_651 ) 
);
defparam \frequency_count_out[0]_ins17185 .INIT=16'h770F;
LUT2 \wave_address_out[0]_ins17347  (
.I0(\frequency_count_out[6] ),
.I1(\wave_address_out[0] ),
.F(\wave_address_out[0]_7 ) 
);
defparam \wave_address_out[0]_ins17347 .INIT=4'h8;
LUT3 \wave_address_out[3]_ins17349  (
.I0(\w_sram_a1[2] ),
.I1(\w_sram_a1[1] ),
.I2(\w_sram_a1[0] ),
.F(\wave_address_out[3]_7_652 ) 
);
defparam \wave_address_out[3]_ins17349 .INIT=8'h01;
LUT4 \wave_address_out[5]_ins17351  (
.I0(\ff_wave_address_e[5]_3 ),
.I1(o_29),
.I2(n3_17_574),
.I3(\ff_active[2] ),
.F(\wave_address_out[5]_7 ) 
);
defparam \wave_address_out[5]_ins17351 .INIT=16'h770F;
LUT4 \wave_address_out[6]_ins17353  (
.I0(\ff_wave_address_e[6]_3 ),
.I1(o_29),
.I2(n3_15_573),
.I3(\ff_active[2] ),
.F(\wave_address_out[6]_7 ) 
);
defparam \wave_address_out[6]_ins17353 .INIT=16'h770F;
LUT3 \frequency_count_out[11]_ins17512  (
.I0(\reg_frequency_count_e0[11] ),
.I1(\ff_reg_frequency_count_e1[11] ),
.I2(ff_reg_clone_frequency_e1),
.F(\frequency_count_out[11]_13_654 ) 
);
defparam \frequency_count_out[11]_ins17512 .INIT=8'hAC;
LUT3 \frequency_count_out[11]_ins17513  (
.I0(n1),
.I1(n2),
.I2(\ff_active[1] ),
.F(\frequency_count_out[11]_15 ) 
);
defparam \frequency_count_out[11]_ins17513 .INIT=8'hCA;
LUT3 \frequency_count_out[11]_ins17514  (
.I0(ff_ch_e1_key_on),
.I1(ch_e0_key_on),
.I2(ff_reg_clone_key_e1),
.F(\frequency_count_out[11] ) 
);
defparam \frequency_count_out[11]_ins17514 .INIT=8'hCA;
LUT3 \frequency_count_out[10]_ins17515  (
.I0(\ff_reg_frequency_count_e1[10] ),
.I1(\reg_frequency_count_e0[10] ),
.I2(ff_reg_clone_frequency_e1),
.F(\frequency_count_out[10]_13 ) 
);
defparam \frequency_count_out[10]_ins17515 .INIT=8'hCA;
LUT3 \frequency_count_out[9]_ins17516  (
.I0(\ff_reg_frequency_count_e1[9] ),
.I1(\reg_frequency_count_e0[9] ),
.I2(ff_reg_clone_frequency_e1),
.F(\frequency_count_out[9]_11_655 ) 
);
defparam \frequency_count_out[9]_ins17516 .INIT=8'hCA;
LUT3 \frequency_count_out[9]_ins17517  (
.I0(\frequency_count_out[6]_7_640 ),
.I1(\frequency_count_out[8]_11_662 ),
.I2(\frequency_count_out[7]_9_638 ),
.F(\frequency_count_out[9]_13_663 ) 
);
defparam \frequency_count_out[9]_ins17517 .INIT=8'h80;
LUT3 \frequency_count_out[8]_ins17518  (
.I0(\ff_reg_frequency_count_e1[8] ),
.I1(\reg_frequency_count_e0[8] ),
.I2(ff_reg_clone_frequency_e1),
.F(\frequency_count_out[8]_9_656 ) 
);
defparam \frequency_count_out[8]_ins17518 .INIT=8'hCA;
LUT4 \frequency_count_out[8]_ins17519  (
.I0(\ff_frequency_count_e[8]_3 ),
.I1(o_29),
.I2(n3_31_540),
.I3(\ff_active[2] ),
.F(\frequency_count_out[8]_11_662 ) 
);
defparam \frequency_count_out[8]_ins17519 .INIT=16'h770F;
LUT3 \frequency_count_out[7]_ins17520  (
.I0(\ff_reg_frequency_count_e1[7] ),
.I1(\reg_frequency_count_e0[7] ),
.I2(ff_reg_clone_frequency_e1),
.F(\frequency_count_out[7]_11 ) 
);
defparam \frequency_count_out[7]_ins17520 .INIT=8'hCA;
LUT3 \frequency_count_out[6]_ins17521  (
.I0(\ff_reg_frequency_count_e1[6] ),
.I1(\reg_frequency_count_e0[6] ),
.I2(ff_reg_clone_frequency_e1),
.F(\frequency_count_out[6]_11_657 ) 
);
defparam \frequency_count_out[6]_ins17521 .INIT=8'hCA;
LUT2 \frequency_count_out[6]_ins17522  (
.I0(\frequency_count_out[5]_11_659 ),
.I1(\frequency_count_out[4]_9 ),
.F(\frequency_count_out[6]_13_658 ) 
);
defparam \frequency_count_out[6]_ins17522 .INIT=4'h8;
LUT3 \frequency_count_out[5]_ins17523  (
.I0(\ff_reg_frequency_count_e1[5] ),
.I1(\reg_frequency_count_e0[5] ),
.I2(ff_reg_clone_frequency_e1),
.F(\frequency_count_out[5]_9 ) 
);
defparam \frequency_count_out[5]_ins17523 .INIT=8'hCA;
LUT4 \frequency_count_out[5]_ins17524  (
.I0(\ff_frequency_count_e[5]_3 ),
.I1(o_29),
.I2(n3_37_543),
.I3(\ff_active[2] ),
.F(\frequency_count_out[5]_11_659 ) 
);
defparam \frequency_count_out[5]_ins17524 .INIT=16'h770F;
LUT3 \frequency_count_out[4]_ins17525  (
.I0(\ff_reg_frequency_count_e1[4] ),
.I1(\reg_frequency_count_e0[4] ),
.I2(ff_reg_clone_frequency_e1),
.F(\frequency_count_out[4]_11_660 ) 
);
defparam \frequency_count_out[4]_ins17525 .INIT=8'hCA;
LUT3 \frequency_count_out[3]_ins17526  (
.I0(\ff_reg_frequency_count_e1[3] ),
.I1(\reg_frequency_count_e0[3] ),
.I2(ff_reg_clone_frequency_e1),
.F(\frequency_count_out[3]_11 ) 
);
defparam \frequency_count_out[3]_ins17526 .INIT=8'hCA;
LUT3 \frequency_count_out[2]_ins17527  (
.I0(\ff_reg_frequency_count_e1[2] ),
.I1(\reg_frequency_count_e0[2] ),
.I2(ff_reg_clone_frequency_e1),
.F(\frequency_count_out[2]_11_661 ) 
);
defparam \frequency_count_out[2]_ins17527 .INIT=8'hCA;
LUT3 \frequency_count_out[1]_ins17528  (
.I0(\ff_reg_frequency_count_e1[1] ),
.I1(\reg_frequency_count_e0[1] ),
.I2(ff_reg_clone_frequency_e1),
.F(\frequency_count_out[1]_11 ) 
);
defparam \frequency_count_out[1]_ins17528 .INIT=8'hCA;
LUT3 \frequency_count_out[0]_ins17529  (
.I0(\ff_reg_frequency_count_e1[0] ),
.I1(\reg_frequency_count_e0[0] ),
.I2(ff_reg_clone_frequency_e1),
.F(\frequency_count_out[0]_7 ) 
);
defparam \frequency_count_out[0]_ins17529 .INIT=8'hCA;
LUT4 \wave_address_out[0]_ins17579  (
.I0(\frequency_count_out[10]_9_633 ),
.I1(\frequency_count_out[9]_9_635 ),
.I2(\frequency_count_out[9]_13_663 ),
.I3(\frequency_count_out[11]_9 ),
.F(\wave_address_out[0] ) 
);
defparam \wave_address_out[0]_ins17579 .INIT=16'h8000;
LUT4 \frequency_count_out[10]_ins17980  (
.I0(\wave_address_out[0]_7 ),
.I1(\frequency_count_out[11]_15 ),
.I2(\frequency_count_out[11] ),
.I3(\ff_active[2] ),
.F(\frequency_count_out[10]_15 ) 
);
defparam \frequency_count_out[10]_ins17980 .INIT=16'h0511;
LUT4 \frequency_count_out[8]_ins17981  (
.I0(\frequency_count_out[7]_9_638 ),
.I1(\frequency_count_out[6] ),
.I2(\frequency_count_out[6]_7_640 ),
.I3(\frequency_count_out[8]_11_662 ),
.F(\frequency_count_out[8]_13 ) 
);
defparam \frequency_count_out[8]_ins17981 .INIT=16'h7F80;
LUT3 \frequency_count_out[3]_ins17982  (
.I0(\frequency_count_out[1]_9_650 ),
.I1(\frequency_count_out[1]_7_649 ),
.I2(\frequency_count_out[2]_7_646 ),
.F(\frequency_count_out[3]_13 ) 
);
defparam \frequency_count_out[3]_ins17982 .INIT=8'h80;
LUT3 \wave_address_out[4]_ins18038  (
.I0(\frequency_count_out[6] ),
.I1(\wave_address_out[0] ),
.I2(n55),
.F(\wave_address_out[4]_9 ) 
);
defparam \wave_address_out[4]_ins18038 .INIT=8'h80;
LUT3 \wave_address_out[1]_ins18039  (
.I0(\w_sram_a1[0] ),
.I1(\frequency_count_out[6] ),
.I2(\wave_address_out[0] ),
.F(\wave_address_out[1]_9 ) 
);
defparam \wave_address_out[1]_ins18039 .INIT=8'h40;
LUT4 \wave_address_out[0]_ins18041  (
.I0(\w_sram_a1[0] ),
.I1(\frequency_count_out[6] ),
.I2(\wave_address_out[0] ),
.I3(\frequency_count_out[11]_11_630 ),
.F(\wave_address_out[0]_11_628 ) 
);
defparam \wave_address_out[0]_ins18041 .INIT=16'h0095;
LUT4 \frequency_count_out[9]_ins18090  (
.I0(\frequency_count_out[6] ),
.I1(\frequency_count_out[6]_7_640 ),
.I2(\frequency_count_out[8]_11_662 ),
.I3(\frequency_count_out[7]_9_638 ),
.F(\frequency_count_out[9]_15 ) 
);
defparam \frequency_count_out[9]_ins18090 .INIT=16'h8000;
LUT3 \frequency_count_out[11]_ins18142  (
.I0(\frequency_count_out[10]_9_633 ),
.I1(\frequency_count_out[9]_9_635 ),
.I2(\frequency_count_out[9]_15 ),
.F(\frequency_count_out[11]_19_629 ) 
);
defparam \frequency_count_out[11]_ins18142 .INIT=8'h80;
LUT4 \frequency_count_out[4]_ins18143  (
.I0(\frequency_count_out[3]_9_644 ),
.I1(\frequency_count_out[1]_9_650 ),
.I2(\frequency_count_out[1]_7_649 ),
.I3(\frequency_count_out[2]_7_646 ),
.F(\frequency_count_out[4]_13 ) 
);
defparam \frequency_count_out[4]_ins18143 .INIT=16'h8000;
LUT4 \wave_address_out[5]_ins18205  (
.I0(\w_sram_a1[4] ),
.I1(\frequency_count_out[6] ),
.I2(\wave_address_out[0] ),
.I3(n55),
.F(\wave_address_out[5]_11_653 ) 
);
defparam \wave_address_out[5]_ins18205 .INIT=16'h4000;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1  (clk_3,o_611,n84,o_609,o_603,n319,o,\reg_wave_length_a1[1] ,\reg_wave_length_b1[1] ,\ff_active[0] ,\reg_wave_length_c1[1] ,\reg_wave_length_d1[1] ,\reg_wave_length_a1[0] ,\reg_wave_length_b1[0] ,\reg_wave_length_c1[0] ,\reg_wave_length_d1[0] ,\ff_active[1] ,\reg_frequency_count_a1[11] ,\reg_frequency_count_b1[11] ,\reg_frequency_count_c1[11] ,\reg_frequency_count_d1[11] ,\reg_frequency_count_a1[10] ,\reg_frequency_count_b1[10] ,\reg_frequency_count_c1[10] ,\reg_frequency_count_d1[10] ,\reg_frequency_count_a1[9] ,\reg_frequency_count_b1[9] ,\reg_frequency_count_c1[9] ,\reg_frequency_count_d1[9] ,\reg_frequency_count_a1[8] ,\reg_frequency_count_b1[8] ,\reg_frequency_count_c1[8] ,\reg_frequency_count_d1[8] ,\reg_frequency_count_a1[7] ,\reg_frequency_count_b1[7] ,\reg_frequency_count_c1[7] ,\reg_frequency_count_d1[7] ,\reg_frequency_count_a1[6] ,\reg_frequency_count_b1[6] ,\reg_frequency_count_c1[6] ,\reg_frequency_count_d1[6] ,\reg_frequency_count_a1[5] ,\reg_frequency_count_b1[5] ,\reg_frequency_count_c1[5] ,\reg_frequency_count_d1[5] ,\reg_frequency_count_a1[4] ,\reg_frequency_count_b1[4] ,\reg_frequency_count_c1[4] ,\reg_frequency_count_d1[4] ,\reg_frequency_count_a1[3] ,\reg_frequency_count_b1[3] ,\reg_frequency_count_c1[3] ,\reg_frequency_count_d1[3] ,\reg_frequency_count_a1[2] ,\reg_frequency_count_b1[2] ,\reg_frequency_count_c1[2] ,\reg_frequency_count_d1[2] ,\reg_frequency_count_a1[1] ,\reg_frequency_count_b1[1] ,\reg_frequency_count_c1[1] ,\reg_frequency_count_d1[1] ,\reg_frequency_count_a1[0] ,\reg_frequency_count_b1[0] ,\reg_frequency_count_c1[0] ,\reg_frequency_count_d1[0] ,\w_sram_a1[1] ,\w_sram_a1[2] ,\w_sram_a1[3] ,\w_sram_a1[4] ,o_29,\ff_active[2] ,\w_sram_a1[0] ,\reg_frequency_count_e0[11] ,\ff_reg_frequency_count_e1[11] ,ff_reg_clone_frequency_e1,n1,n2,ff_ch_e1_key_on,ch_e0_key_on,ff_reg_clone_key_e1,\ff_reg_frequency_count_e1[10] ,\reg_frequency_count_e0[10] ,\ff_reg_frequency_count_e1[9] ,\reg_frequency_count_e0[9] ,\ff_reg_frequency_count_e1[8] ,\reg_frequency_count_e0[8] ,\ff_reg_frequency_count_e1[7] ,\reg_frequency_count_e0[7] ,\ff_reg_frequency_count_e1[6] ,\reg_frequency_count_e0[6] ,\ff_reg_frequency_count_e1[5] ,\reg_frequency_count_e0[5] ,\ff_reg_frequency_count_e1[4] ,\reg_frequency_count_e0[4] ,\ff_reg_frequency_count_e1[3] ,\reg_frequency_count_e0[3] ,\ff_reg_frequency_count_e1[2] ,\reg_frequency_count_e0[2] ,\ff_reg_frequency_count_e1[1] ,\reg_frequency_count_e0[1] ,\ff_reg_frequency_count_e1[0] ,\reg_frequency_count_e0[0] ,n55,\ff_wave_address_e[4]_3 ,\ff_wave_address_e[3]_3 ,\ff_wave_address_e[2]_3 ,\ff_wave_address_e[1]_3 ,\ff_wave_address_e[0]_3 ,n3_9_526,n3_11_527,n3_19_528,n3_21_529,n3_23_530,n3_25_531,n3_27_532,\frequency_count_out[6] ,\wave_address_out[5]_7 ,\wave_address_out[6]_7 ,\frequency_count_out[11] ,\wave_address_out[0] );
input clk_3;
input o_611;
input n84;
input o_609;
input o_603;
input n319;
input o;
input \reg_wave_length_a1[1] ;
input \reg_wave_length_b1[1] ;
input \ff_active[0] ;
input \reg_wave_length_c1[1] ;
input \reg_wave_length_d1[1] ;
input \reg_wave_length_a1[0] ;
input \reg_wave_length_b1[0] ;
input \reg_wave_length_c1[0] ;
input \reg_wave_length_d1[0] ;
input \ff_active[1] ;
input \reg_frequency_count_a1[11] ;
input \reg_frequency_count_b1[11] ;
input \reg_frequency_count_c1[11] ;
input \reg_frequency_count_d1[11] ;
input \reg_frequency_count_a1[10] ;
input \reg_frequency_count_b1[10] ;
input \reg_frequency_count_c1[10] ;
input \reg_frequency_count_d1[10] ;
input \reg_frequency_count_a1[9] ;
input \reg_frequency_count_b1[9] ;
input \reg_frequency_count_c1[9] ;
input \reg_frequency_count_d1[9] ;
input \reg_frequency_count_a1[8] ;
input \reg_frequency_count_b1[8] ;
input \reg_frequency_count_c1[8] ;
input \reg_frequency_count_d1[8] ;
input \reg_frequency_count_a1[7] ;
input \reg_frequency_count_b1[7] ;
input \reg_frequency_count_c1[7] ;
input \reg_frequency_count_d1[7] ;
input \reg_frequency_count_a1[6] ;
input \reg_frequency_count_b1[6] ;
input \reg_frequency_count_c1[6] ;
input \reg_frequency_count_d1[6] ;
input \reg_frequency_count_a1[5] ;
input \reg_frequency_count_b1[5] ;
input \reg_frequency_count_c1[5] ;
input \reg_frequency_count_d1[5] ;
input \reg_frequency_count_a1[4] ;
input \reg_frequency_count_b1[4] ;
input \reg_frequency_count_c1[4] ;
input \reg_frequency_count_d1[4] ;
input \reg_frequency_count_a1[3] ;
input \reg_frequency_count_b1[3] ;
input \reg_frequency_count_c1[3] ;
input \reg_frequency_count_d1[3] ;
input \reg_frequency_count_a1[2] ;
input \reg_frequency_count_b1[2] ;
input \reg_frequency_count_c1[2] ;
input \reg_frequency_count_d1[2] ;
input \reg_frequency_count_a1[1] ;
input \reg_frequency_count_b1[1] ;
input \reg_frequency_count_c1[1] ;
input \reg_frequency_count_d1[1] ;
input \reg_frequency_count_a1[0] ;
input \reg_frequency_count_b1[0] ;
input \reg_frequency_count_c1[0] ;
input \reg_frequency_count_d1[0] ;
input \w_sram_a1[1] ;
input \w_sram_a1[2] ;
input \w_sram_a1[3] ;
input \w_sram_a1[4] ;
input o_29;
input \ff_active[2] ;
input \w_sram_a1[0] ;
input \reg_frequency_count_e0[11] ;
input \ff_reg_frequency_count_e1[11] ;
input ff_reg_clone_frequency_e1;
input n1;
input n2;
input ff_ch_e1_key_on;
input ch_e0_key_on;
input ff_reg_clone_key_e1;
input \ff_reg_frequency_count_e1[10] ;
input \reg_frequency_count_e0[10] ;
input \ff_reg_frequency_count_e1[9] ;
input \reg_frequency_count_e0[9] ;
input \ff_reg_frequency_count_e1[8] ;
input \reg_frequency_count_e0[8] ;
input \ff_reg_frequency_count_e1[7] ;
input \reg_frequency_count_e0[7] ;
input \ff_reg_frequency_count_e1[6] ;
input \reg_frequency_count_e0[6] ;
input \ff_reg_frequency_count_e1[5] ;
input \reg_frequency_count_e0[5] ;
input \ff_reg_frequency_count_e1[4] ;
input \reg_frequency_count_e0[4] ;
input \ff_reg_frequency_count_e1[3] ;
input \reg_frequency_count_e0[3] ;
input \ff_reg_frequency_count_e1[2] ;
input \reg_frequency_count_e0[2] ;
input \ff_reg_frequency_count_e1[1] ;
input \reg_frequency_count_e0[1] ;
input \ff_reg_frequency_count_e1[0] ;
input \reg_frequency_count_e0[0] ;
input n55;
output \ff_wave_address_e[4]_3 ;
output \ff_wave_address_e[3]_3 ;
output \ff_wave_address_e[2]_3 ;
output \ff_wave_address_e[1]_3 ;
output \ff_wave_address_e[0]_3 ;
output n3_9_526;
output n3_11_527;
output n3_19_528;
output n3_21_529;
output n3_23_530;
output n3_25_531;
output n3_27_532;
output \frequency_count_out[6] ;
output \wave_address_out[5]_7 ;
output \wave_address_out[6]_7 ;
output \frequency_count_out[11] ;
output \wave_address_out[0] ;
wire \ff_wave_address_a[5]_3 ;
wire \ff_wave_address_a[4]_3 ;
wire \ff_wave_address_a[3]_3 ;
wire \ff_wave_address_a[2]_3 ;
wire \ff_wave_address_a[1]_3 ;
wire \ff_wave_address_a[0]_3 ;
wire \ff_wave_address_b[6]_3 ;
wire \ff_wave_address_b[5]_3 ;
wire \ff_wave_address_b[4]_3 ;
wire \ff_wave_address_b[3]_3 ;
wire \ff_wave_address_b[2]_3 ;
wire \ff_wave_address_b[1]_3 ;
wire \ff_wave_address_b[0]_3 ;
wire \ff_wave_address_c[6]_3 ;
wire \ff_wave_address_c[5]_3 ;
wire \ff_wave_address_c[4]_3 ;
wire \ff_wave_address_c[3]_3 ;
wire \ff_wave_address_c[2]_3 ;
wire \ff_wave_address_c[1]_3 ;
wire \ff_wave_address_c[0]_3 ;
wire \ff_wave_address_d[6]_3 ;
wire \ff_wave_address_d[5]_3 ;
wire \ff_wave_address_d[4]_3 ;
wire \ff_wave_address_d[3]_3 ;
wire \ff_wave_address_d[2]_3 ;
wire \ff_wave_address_d[1]_3 ;
wire \ff_wave_address_d[0]_3 ;
wire \ff_wave_address_e[6]_3 ;
wire \ff_wave_address_e[5]_3 ;
wire \ff_wave_address_e[4]_3 ;
wire \ff_wave_address_e[3]_3 ;
wire \ff_wave_address_e[2]_3 ;
wire \ff_wave_address_e[1]_3 ;
wire \ff_wave_address_e[0]_3 ;
wire \ff_frequency_count_a[11]_3 ;
wire \ff_frequency_count_a[10]_3 ;
wire \ff_frequency_count_a[9]_3 ;
wire \ff_frequency_count_a[8]_3 ;
wire \ff_frequency_count_a[7]_3 ;
wire \ff_frequency_count_a[6]_3 ;
wire \ff_frequency_count_a[5]_3 ;
wire \ff_frequency_count_a[4]_3 ;
wire \ff_frequency_count_a[3]_3 ;
wire \ff_frequency_count_a[2]_3 ;
wire \ff_frequency_count_a[1]_3 ;
wire \ff_frequency_count_a[0]_3 ;
wire \ff_frequency_count_b[11]_3 ;
wire \ff_frequency_count_b[10]_3 ;
wire \ff_frequency_count_b[9]_3 ;
wire \ff_frequency_count_b[8]_3 ;
wire \ff_frequency_count_b[7]_3 ;
wire \ff_frequency_count_b[6]_3 ;
wire \ff_frequency_count_b[5]_3 ;
wire \ff_frequency_count_b[4]_3 ;
wire \ff_frequency_count_b[3]_3 ;
wire \ff_frequency_count_b[2]_3 ;
wire \ff_frequency_count_b[1]_3 ;
wire \ff_frequency_count_b[0]_3 ;
wire \ff_frequency_count_c[11]_3 ;
wire \ff_frequency_count_c[10]_3 ;
wire \ff_frequency_count_c[9]_3 ;
wire \ff_frequency_count_c[8]_3 ;
wire \ff_frequency_count_c[7]_3 ;
wire \ff_frequency_count_c[6]_3 ;
wire \ff_frequency_count_c[5]_3 ;
wire \ff_frequency_count_c[4]_3 ;
wire \ff_frequency_count_c[3]_3 ;
wire \ff_frequency_count_c[2]_3 ;
wire \ff_frequency_count_c[1]_3 ;
wire \ff_frequency_count_c[0]_3 ;
wire \ff_frequency_count_d[11]_3 ;
wire \ff_frequency_count_d[10]_3 ;
wire \ff_frequency_count_d[9]_3 ;
wire \ff_frequency_count_d[8]_3 ;
wire \ff_frequency_count_d[7]_3 ;
wire \ff_frequency_count_d[6]_3 ;
wire \ff_frequency_count_d[5]_3 ;
wire \ff_frequency_count_d[4]_3 ;
wire \ff_frequency_count_d[3]_3 ;
wire \ff_frequency_count_d[2]_3 ;
wire \ff_frequency_count_d[1]_3 ;
wire \ff_frequency_count_d[0]_3 ;
wire \ff_frequency_count_e[11]_3 ;
wire \ff_frequency_count_e[10]_3 ;
wire \ff_frequency_count_e[9]_3 ;
wire \ff_frequency_count_e[8]_3 ;
wire \ff_frequency_count_e[7]_3 ;
wire \ff_frequency_count_e[6]_3 ;
wire \ff_frequency_count_e[5]_3 ;
wire \ff_frequency_count_e[4]_3 ;
wire \ff_frequency_count_e[3]_3 ;
wire \ff_frequency_count_e[2]_3 ;
wire \ff_frequency_count_e[1]_3 ;
wire \ff_frequency_count_e[0]_3 ;
wire \ff_wave_address_a[6]_3 ;
wire n3_9_526;
wire n3_11_527;
wire n3_25_537;
wire n3_27_538;
wire n3_29_539;
wire n3_31_540;
wire n3_33_541;
wire n3_35_542;
wire n3_37_543;
wire n3_39_544;
wire n3_41_545;
wire n3_43_546;
wire n3_45_547;
wire n3_47_548;
wire n3_15_573;
wire n3_17_574;
wire n3_19_528;
wire n3_21_529;
wire n3_23_530;
wire n3_25_531;
wire n3_27_532;
wire n3_49_589;
wire n3_51_590;
wire n3_53_591;
wire n3_55_592;
wire n3_57_593;
wire n3_59_594;
wire n3_61_595;
wire n3_63_596;
wire n3_65_597;
wire n3_67_598;
wire n3_69_599;
wire n3_71_600;
wire \frequency_count_out[11]_3 ;
wire \frequency_count_out[10]_3 ;
wire \frequency_count_out[9]_3 ;
wire \frequency_count_out[8]_3 ;
wire \frequency_count_out[7]_3 ;
wire \frequency_count_out[6]_3_625 ;
wire \frequency_count_out[5]_3 ;
wire \frequency_count_out[4]_3 ;
wire \frequency_count_out[3]_3 ;
wire \frequency_count_out[2]_3 ;
wire \frequency_count_out[1]_3 ;
wire \frequency_count_out[0]_3 ;
wire \wave_address_out[1]_5 ;
wire \wave_address_out[2]_5 ;
wire \wave_address_out[3]_5 ;
wire \wave_address_out[4]_5_626 ;
wire \wave_address_out[5]_5 ;
wire \wave_address_out[6]_5_627 ;
wire \frequency_count_out[6] ;
wire \wave_address_out[5]_7 ;
wire \wave_address_out[6]_7 ;
wire \frequency_count_out[11] ;
wire \wave_address_out[0] ;
wire \wave_address_out[0]_11_628 ;
wire VCC;
wire GND;
DFFCE \ff_wave_address_a[5]_ins11923  (
.D(\wave_address_out[5]_5 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_wave_address_a[5]_3 ) 
);
DFFCE \ff_wave_address_a[4]_ins11924  (
.D(\wave_address_out[4]_5_626 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_wave_address_a[4]_3 ) 
);
DFFCE \ff_wave_address_a[3]_ins11925  (
.D(\wave_address_out[3]_5 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_wave_address_a[3]_3 ) 
);
DFFCE \ff_wave_address_a[2]_ins11926  (
.D(\wave_address_out[2]_5 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_wave_address_a[2]_3 ) 
);
DFFCE \ff_wave_address_a[1]_ins11927  (
.D(\wave_address_out[1]_5 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_wave_address_a[1]_3 ) 
);
DFFCE \ff_wave_address_a[0]_ins11928  (
.D(\wave_address_out[0]_11_628 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_wave_address_a[0]_3 ) 
);
DFFCE \ff_wave_address_b[6]_ins11929  (
.D(\wave_address_out[6]_5_627 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_wave_address_b[6]_3 ) 
);
DFFCE \ff_wave_address_b[5]_ins11930  (
.D(\wave_address_out[5]_5 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_wave_address_b[5]_3 ) 
);
DFFCE \ff_wave_address_b[4]_ins11931  (
.D(\wave_address_out[4]_5_626 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_wave_address_b[4]_3 ) 
);
DFFCE \ff_wave_address_b[3]_ins11932  (
.D(\wave_address_out[3]_5 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_wave_address_b[3]_3 ) 
);
DFFCE \ff_wave_address_b[2]_ins11933  (
.D(\wave_address_out[2]_5 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_wave_address_b[2]_3 ) 
);
DFFCE \ff_wave_address_b[1]_ins11934  (
.D(\wave_address_out[1]_5 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_wave_address_b[1]_3 ) 
);
DFFCE \ff_wave_address_b[0]_ins11935  (
.D(\wave_address_out[0]_11_628 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_wave_address_b[0]_3 ) 
);
DFFCE \ff_wave_address_c[6]_ins11936  (
.D(\wave_address_out[6]_5_627 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[6]_3 ) 
);
DFFCE \ff_wave_address_c[5]_ins11937  (
.D(\wave_address_out[5]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[5]_3 ) 
);
DFFCE \ff_wave_address_c[4]_ins11938  (
.D(\wave_address_out[4]_5_626 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[4]_3 ) 
);
DFFCE \ff_wave_address_c[3]_ins11939  (
.D(\wave_address_out[3]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[3]_3 ) 
);
DFFCE \ff_wave_address_c[2]_ins11940  (
.D(\wave_address_out[2]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[2]_3 ) 
);
DFFCE \ff_wave_address_c[1]_ins11941  (
.D(\wave_address_out[1]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[1]_3 ) 
);
DFFCE \ff_wave_address_c[0]_ins11942  (
.D(\wave_address_out[0]_11_628 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[0]_3 ) 
);
DFFCE \ff_wave_address_d[6]_ins11943  (
.D(\wave_address_out[6]_5_627 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_wave_address_d[6]_3 ) 
);
DFFCE \ff_wave_address_d[5]_ins11944  (
.D(\wave_address_out[5]_5 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_wave_address_d[5]_3 ) 
);
DFFCE \ff_wave_address_d[4]_ins11945  (
.D(\wave_address_out[4]_5_626 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_wave_address_d[4]_3 ) 
);
DFFCE \ff_wave_address_d[3]_ins11946  (
.D(\wave_address_out[3]_5 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_wave_address_d[3]_3 ) 
);
DFFCE \ff_wave_address_d[2]_ins11947  (
.D(\wave_address_out[2]_5 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_wave_address_d[2]_3 ) 
);
DFFCE \ff_wave_address_d[1]_ins11948  (
.D(\wave_address_out[1]_5 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_wave_address_d[1]_3 ) 
);
DFFCE \ff_wave_address_d[0]_ins11949  (
.D(\wave_address_out[0]_11_628 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_wave_address_d[0]_3 ) 
);
DFFCE \ff_wave_address_e[6]_ins11950  (
.D(\wave_address_out[6]_5_627 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[6]_3 ) 
);
DFFCE \ff_wave_address_e[5]_ins11951  (
.D(\wave_address_out[5]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[5]_3 ) 
);
DFFCE \ff_wave_address_e[4]_ins11952  (
.D(\wave_address_out[4]_5_626 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[4]_3 ) 
);
DFFCE \ff_wave_address_e[3]_ins11953  (
.D(\wave_address_out[3]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[3]_3 ) 
);
DFFCE \ff_wave_address_e[2]_ins11954  (
.D(\wave_address_out[2]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[2]_3 ) 
);
DFFCE \ff_wave_address_e[1]_ins11955  (
.D(\wave_address_out[1]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[1]_3 ) 
);
DFFCE \ff_wave_address_e[0]_ins11956  (
.D(\wave_address_out[0]_11_628 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[0]_3 ) 
);
DFFCE \ff_frequency_count_a[11]_ins11957  (
.D(\frequency_count_out[11]_3 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_frequency_count_a[11]_3 ) 
);
DFFCE \ff_frequency_count_a[10]_ins11958  (
.D(\frequency_count_out[10]_3 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_frequency_count_a[10]_3 ) 
);
DFFCE \ff_frequency_count_a[9]_ins11959  (
.D(\frequency_count_out[9]_3 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_frequency_count_a[9]_3 ) 
);
DFFCE \ff_frequency_count_a[8]_ins11960  (
.D(\frequency_count_out[8]_3 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_frequency_count_a[8]_3 ) 
);
DFFCE \ff_frequency_count_a[7]_ins11961  (
.D(\frequency_count_out[7]_3 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_frequency_count_a[7]_3 ) 
);
DFFCE \ff_frequency_count_a[6]_ins11962  (
.D(\frequency_count_out[6]_3_625 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_frequency_count_a[6]_3 ) 
);
DFFCE \ff_frequency_count_a[5]_ins11963  (
.D(\frequency_count_out[5]_3 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_frequency_count_a[5]_3 ) 
);
DFFCE \ff_frequency_count_a[4]_ins11964  (
.D(\frequency_count_out[4]_3 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_frequency_count_a[4]_3 ) 
);
DFFCE \ff_frequency_count_a[3]_ins11965  (
.D(\frequency_count_out[3]_3 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_frequency_count_a[3]_3 ) 
);
DFFCE \ff_frequency_count_a[2]_ins11966  (
.D(\frequency_count_out[2]_3 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_frequency_count_a[2]_3 ) 
);
DFFCE \ff_frequency_count_a[1]_ins11967  (
.D(\frequency_count_out[1]_3 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_frequency_count_a[1]_3 ) 
);
DFFCE \ff_frequency_count_a[0]_ins11968  (
.D(\frequency_count_out[0]_3 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_frequency_count_a[0]_3 ) 
);
DFFCE \ff_frequency_count_b[11]_ins11969  (
.D(\frequency_count_out[11]_3 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_frequency_count_b[11]_3 ) 
);
DFFCE \ff_frequency_count_b[10]_ins11970  (
.D(\frequency_count_out[10]_3 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_frequency_count_b[10]_3 ) 
);
DFFCE \ff_frequency_count_b[9]_ins11971  (
.D(\frequency_count_out[9]_3 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_frequency_count_b[9]_3 ) 
);
DFFCE \ff_frequency_count_b[8]_ins11972  (
.D(\frequency_count_out[8]_3 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_frequency_count_b[8]_3 ) 
);
DFFCE \ff_frequency_count_b[7]_ins11973  (
.D(\frequency_count_out[7]_3 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_frequency_count_b[7]_3 ) 
);
DFFCE \ff_frequency_count_b[6]_ins11974  (
.D(\frequency_count_out[6]_3_625 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_frequency_count_b[6]_3 ) 
);
DFFCE \ff_frequency_count_b[5]_ins11975  (
.D(\frequency_count_out[5]_3 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_frequency_count_b[5]_3 ) 
);
DFFCE \ff_frequency_count_b[4]_ins11976  (
.D(\frequency_count_out[4]_3 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_frequency_count_b[4]_3 ) 
);
DFFCE \ff_frequency_count_b[3]_ins11977  (
.D(\frequency_count_out[3]_3 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_frequency_count_b[3]_3 ) 
);
DFFCE \ff_frequency_count_b[2]_ins11978  (
.D(\frequency_count_out[2]_3 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_frequency_count_b[2]_3 ) 
);
DFFCE \ff_frequency_count_b[1]_ins11979  (
.D(\frequency_count_out[1]_3 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_frequency_count_b[1]_3 ) 
);
DFFCE \ff_frequency_count_b[0]_ins11980  (
.D(\frequency_count_out[0]_3 ),
.CLK(clk_3),
.CE(o_609),
.CLEAR(n84),
.Q(\ff_frequency_count_b[0]_3 ) 
);
DFFCE \ff_frequency_count_c[11]_ins11981  (
.D(\frequency_count_out[11]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[11]_3 ) 
);
DFFCE \ff_frequency_count_c[10]_ins11982  (
.D(\frequency_count_out[10]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[10]_3 ) 
);
DFFCE \ff_frequency_count_c[9]_ins11983  (
.D(\frequency_count_out[9]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[9]_3 ) 
);
DFFCE \ff_frequency_count_c[8]_ins11984  (
.D(\frequency_count_out[8]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[8]_3 ) 
);
DFFCE \ff_frequency_count_c[7]_ins11985  (
.D(\frequency_count_out[7]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[7]_3 ) 
);
DFFCE \ff_frequency_count_c[6]_ins11986  (
.D(\frequency_count_out[6]_3_625 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[6]_3 ) 
);
DFFCE \ff_frequency_count_c[5]_ins11987  (
.D(\frequency_count_out[5]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[5]_3 ) 
);
DFFCE \ff_frequency_count_c[4]_ins11988  (
.D(\frequency_count_out[4]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[4]_3 ) 
);
DFFCE \ff_frequency_count_c[3]_ins11989  (
.D(\frequency_count_out[3]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[3]_3 ) 
);
DFFCE \ff_frequency_count_c[2]_ins11990  (
.D(\frequency_count_out[2]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[2]_3 ) 
);
DFFCE \ff_frequency_count_c[1]_ins11991  (
.D(\frequency_count_out[1]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[1]_3 ) 
);
DFFCE \ff_frequency_count_c[0]_ins11992  (
.D(\frequency_count_out[0]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[0]_3 ) 
);
DFFCE \ff_frequency_count_d[11]_ins11993  (
.D(\frequency_count_out[11]_3 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_frequency_count_d[11]_3 ) 
);
DFFCE \ff_frequency_count_d[10]_ins11994  (
.D(\frequency_count_out[10]_3 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_frequency_count_d[10]_3 ) 
);
DFFCE \ff_frequency_count_d[9]_ins11995  (
.D(\frequency_count_out[9]_3 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_frequency_count_d[9]_3 ) 
);
DFFCE \ff_frequency_count_d[8]_ins11996  (
.D(\frequency_count_out[8]_3 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_frequency_count_d[8]_3 ) 
);
DFFCE \ff_frequency_count_d[7]_ins11997  (
.D(\frequency_count_out[7]_3 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_frequency_count_d[7]_3 ) 
);
DFFCE \ff_frequency_count_d[6]_ins11998  (
.D(\frequency_count_out[6]_3_625 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_frequency_count_d[6]_3 ) 
);
DFFCE \ff_frequency_count_d[5]_ins11999  (
.D(\frequency_count_out[5]_3 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_frequency_count_d[5]_3 ) 
);
DFFCE \ff_frequency_count_d[4]_ins12000  (
.D(\frequency_count_out[4]_3 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_frequency_count_d[4]_3 ) 
);
DFFCE \ff_frequency_count_d[3]_ins12001  (
.D(\frequency_count_out[3]_3 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_frequency_count_d[3]_3 ) 
);
DFFCE \ff_frequency_count_d[2]_ins12002  (
.D(\frequency_count_out[2]_3 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_frequency_count_d[2]_3 ) 
);
DFFCE \ff_frequency_count_d[1]_ins12003  (
.D(\frequency_count_out[1]_3 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_frequency_count_d[1]_3 ) 
);
DFFCE \ff_frequency_count_d[0]_ins12004  (
.D(\frequency_count_out[0]_3 ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_frequency_count_d[0]_3 ) 
);
DFFCE \ff_frequency_count_e[11]_ins12005  (
.D(\frequency_count_out[11]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[11]_3 ) 
);
DFFCE \ff_frequency_count_e[10]_ins12006  (
.D(\frequency_count_out[10]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[10]_3 ) 
);
DFFCE \ff_frequency_count_e[9]_ins12007  (
.D(\frequency_count_out[9]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[9]_3 ) 
);
DFFCE \ff_frequency_count_e[8]_ins12008  (
.D(\frequency_count_out[8]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[8]_3 ) 
);
DFFCE \ff_frequency_count_e[7]_ins12009  (
.D(\frequency_count_out[7]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[7]_3 ) 
);
DFFCE \ff_frequency_count_e[6]_ins12010  (
.D(\frequency_count_out[6]_3_625 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[6]_3 ) 
);
DFFCE \ff_frequency_count_e[5]_ins12011  (
.D(\frequency_count_out[5]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[5]_3 ) 
);
DFFCE \ff_frequency_count_e[4]_ins12012  (
.D(\frequency_count_out[4]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[4]_3 ) 
);
DFFCE \ff_frequency_count_e[3]_ins12013  (
.D(\frequency_count_out[3]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[3]_3 ) 
);
DFFCE \ff_frequency_count_e[2]_ins12014  (
.D(\frequency_count_out[2]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[2]_3 ) 
);
DFFCE \ff_frequency_count_e[1]_ins12015  (
.D(\frequency_count_out[1]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[1]_3 ) 
);
DFFCE \ff_frequency_count_e[0]_ins12016  (
.D(\frequency_count_out[0]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[0]_3 ) 
);
DFFCE \ff_wave_address_a[6]_ins12017  (
.D(\wave_address_out[6]_5_627 ),
.CLK(clk_3),
.CE(o_611),
.CLEAR(n84),
.Q(\ff_wave_address_a[6]_3 ) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_length_selector  u_wave_length_selector (
.\reg_wave_length_a1[1] (\reg_wave_length_a1[1] ),
.\reg_wave_length_b1[1] (\reg_wave_length_b1[1] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_wave_length_c1[1] (\reg_wave_length_c1[1] ),
.\reg_wave_length_d1[1] (\reg_wave_length_d1[1] ),
.\reg_wave_length_a1[0] (\reg_wave_length_a1[0] ),
.\reg_wave_length_b1[0] (\reg_wave_length_b1[0] ),
.\reg_wave_length_c1[0] (\reg_wave_length_c1[0] ),
.\reg_wave_length_d1[0] (\reg_wave_length_d1[0] ),
.\ff_active[1] (\ff_active[1] ),
.n3_9_526(n3_9_526),
.n3_11_527(n3_11_527) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector  u_wave_frequency_counter_selector (
.\ff_active[1] (\ff_active[1] ),
.\ff_frequency_count_a[11]_3 (\ff_frequency_count_a[11]_3 ),
.\ff_frequency_count_b[11]_3 (\ff_frequency_count_b[11]_3 ),
.\ff_active[0] (\ff_active[0] ),
.\ff_frequency_count_c[11]_3 (\ff_frequency_count_c[11]_3 ),
.\ff_frequency_count_d[11]_3 (\ff_frequency_count_d[11]_3 ),
.\ff_frequency_count_a[10]_3 (\ff_frequency_count_a[10]_3 ),
.\ff_frequency_count_b[10]_3 (\ff_frequency_count_b[10]_3 ),
.\ff_frequency_count_c[10]_3 (\ff_frequency_count_c[10]_3 ),
.\ff_frequency_count_d[10]_3 (\ff_frequency_count_d[10]_3 ),
.\ff_frequency_count_a[9]_3 (\ff_frequency_count_a[9]_3 ),
.\ff_frequency_count_b[9]_3 (\ff_frequency_count_b[9]_3 ),
.\ff_frequency_count_c[9]_3 (\ff_frequency_count_c[9]_3 ),
.\ff_frequency_count_d[9]_3 (\ff_frequency_count_d[9]_3 ),
.\ff_frequency_count_a[8]_3 (\ff_frequency_count_a[8]_3 ),
.\ff_frequency_count_b[8]_3 (\ff_frequency_count_b[8]_3 ),
.\ff_frequency_count_c[8]_3 (\ff_frequency_count_c[8]_3 ),
.\ff_frequency_count_d[8]_3 (\ff_frequency_count_d[8]_3 ),
.\ff_frequency_count_a[7]_3 (\ff_frequency_count_a[7]_3 ),
.\ff_frequency_count_b[7]_3 (\ff_frequency_count_b[7]_3 ),
.\ff_frequency_count_c[7]_3 (\ff_frequency_count_c[7]_3 ),
.\ff_frequency_count_d[7]_3 (\ff_frequency_count_d[7]_3 ),
.\ff_frequency_count_a[6]_3 (\ff_frequency_count_a[6]_3 ),
.\ff_frequency_count_b[6]_3 (\ff_frequency_count_b[6]_3 ),
.\ff_frequency_count_c[6]_3 (\ff_frequency_count_c[6]_3 ),
.\ff_frequency_count_d[6]_3 (\ff_frequency_count_d[6]_3 ),
.\ff_frequency_count_a[5]_3 (\ff_frequency_count_a[5]_3 ),
.\ff_frequency_count_b[5]_3 (\ff_frequency_count_b[5]_3 ),
.\ff_frequency_count_c[5]_3 (\ff_frequency_count_c[5]_3 ),
.\ff_frequency_count_d[5]_3 (\ff_frequency_count_d[5]_3 ),
.\ff_frequency_count_a[4]_3 (\ff_frequency_count_a[4]_3 ),
.\ff_frequency_count_b[4]_3 (\ff_frequency_count_b[4]_3 ),
.\ff_frequency_count_c[4]_3 (\ff_frequency_count_c[4]_3 ),
.\ff_frequency_count_d[4]_3 (\ff_frequency_count_d[4]_3 ),
.\ff_frequency_count_a[3]_3 (\ff_frequency_count_a[3]_3 ),
.\ff_frequency_count_b[3]_3 (\ff_frequency_count_b[3]_3 ),
.\ff_frequency_count_c[3]_3 (\ff_frequency_count_c[3]_3 ),
.\ff_frequency_count_d[3]_3 (\ff_frequency_count_d[3]_3 ),
.\ff_frequency_count_a[2]_3 (\ff_frequency_count_a[2]_3 ),
.\ff_frequency_count_b[2]_3 (\ff_frequency_count_b[2]_3 ),
.\ff_frequency_count_c[2]_3 (\ff_frequency_count_c[2]_3 ),
.\ff_frequency_count_d[2]_3 (\ff_frequency_count_d[2]_3 ),
.\ff_frequency_count_a[1]_3 (\ff_frequency_count_a[1]_3 ),
.\ff_frequency_count_b[1]_3 (\ff_frequency_count_b[1]_3 ),
.\ff_frequency_count_c[1]_3 (\ff_frequency_count_c[1]_3 ),
.\ff_frequency_count_d[1]_3 (\ff_frequency_count_d[1]_3 ),
.\ff_frequency_count_a[0]_3 (\ff_frequency_count_a[0]_3 ),
.\ff_frequency_count_b[0]_3 (\ff_frequency_count_b[0]_3 ),
.\ff_frequency_count_c[0]_3 (\ff_frequency_count_c[0]_3 ),
.\ff_frequency_count_d[0]_3 (\ff_frequency_count_d[0]_3 ),
.n3_25_537(n3_25_537),
.n3_27_538(n3_27_538),
.n3_29_539(n3_29_539),
.n3_31_540(n3_31_540),
.n3_33_541(n3_33_541),
.n3_35_542(n3_35_542),
.n3_37_543(n3_37_543),
.n3_39_544(n3_39_544),
.n3_41_545(n3_41_545),
.n3_43_546(n3_43_546),
.n3_45_547(n3_45_547),
.n3_47_548(n3_47_548) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_address_selector  u_wave_address_selector (
.\ff_active[1] (\ff_active[1] ),
.\ff_wave_address_a[6]_3 (\ff_wave_address_a[6]_3 ),
.\ff_wave_address_b[6]_3 (\ff_wave_address_b[6]_3 ),
.\ff_active[0] (\ff_active[0] ),
.\ff_wave_address_c[6]_3 (\ff_wave_address_c[6]_3 ),
.\ff_wave_address_d[6]_3 (\ff_wave_address_d[6]_3 ),
.\ff_wave_address_a[5]_3 (\ff_wave_address_a[5]_3 ),
.\ff_wave_address_b[5]_3 (\ff_wave_address_b[5]_3 ),
.\ff_wave_address_c[5]_3 (\ff_wave_address_c[5]_3 ),
.\ff_wave_address_d[5]_3 (\ff_wave_address_d[5]_3 ),
.\ff_wave_address_a[4]_3 (\ff_wave_address_a[4]_3 ),
.\ff_wave_address_b[4]_3 (\ff_wave_address_b[4]_3 ),
.\ff_wave_address_c[4]_3 (\ff_wave_address_c[4]_3 ),
.\ff_wave_address_d[4]_3 (\ff_wave_address_d[4]_3 ),
.\ff_wave_address_a[3]_3 (\ff_wave_address_a[3]_3 ),
.\ff_wave_address_b[3]_3 (\ff_wave_address_b[3]_3 ),
.\ff_wave_address_c[3]_3 (\ff_wave_address_c[3]_3 ),
.\ff_wave_address_d[3]_3 (\ff_wave_address_d[3]_3 ),
.\ff_wave_address_a[2]_3 (\ff_wave_address_a[2]_3 ),
.\ff_wave_address_b[2]_3 (\ff_wave_address_b[2]_3 ),
.\ff_wave_address_c[2]_3 (\ff_wave_address_c[2]_3 ),
.\ff_wave_address_d[2]_3 (\ff_wave_address_d[2]_3 ),
.\ff_wave_address_a[1]_3 (\ff_wave_address_a[1]_3 ),
.\ff_wave_address_b[1]_3 (\ff_wave_address_b[1]_3 ),
.\ff_wave_address_c[1]_3 (\ff_wave_address_c[1]_3 ),
.\ff_wave_address_d[1]_3 (\ff_wave_address_d[1]_3 ),
.\ff_wave_address_a[0]_3 (\ff_wave_address_a[0]_3 ),
.\ff_wave_address_b[0]_3 (\ff_wave_address_b[0]_3 ),
.\ff_wave_address_c[0]_3 (\ff_wave_address_c[0]_3 ),
.\ff_wave_address_d[0]_3 (\ff_wave_address_d[0]_3 ),
.n3_15_573(n3_15_573),
.n3_17_574(n3_17_574),
.n3_19_528(n3_19_528),
.n3_21_529(n3_21_529),
.n3_23_530(n3_23_530),
.n3_25_531(n3_25_531),
.n3_27_532(n3_27_532) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_count_selector  u_wave_frequency_count_selector (
.\reg_frequency_count_a1[11] (\reg_frequency_count_a1[11] ),
.\reg_frequency_count_b1[11] (\reg_frequency_count_b1[11] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_frequency_count_c1[11] (\reg_frequency_count_c1[11] ),
.\reg_frequency_count_d1[11] (\reg_frequency_count_d1[11] ),
.\reg_frequency_count_a1[10] (\reg_frequency_count_a1[10] ),
.\reg_frequency_count_b1[10] (\reg_frequency_count_b1[10] ),
.\reg_frequency_count_c1[10] (\reg_frequency_count_c1[10] ),
.\reg_frequency_count_d1[10] (\reg_frequency_count_d1[10] ),
.\reg_frequency_count_a1[9] (\reg_frequency_count_a1[9] ),
.\reg_frequency_count_b1[9] (\reg_frequency_count_b1[9] ),
.\reg_frequency_count_c1[9] (\reg_frequency_count_c1[9] ),
.\reg_frequency_count_d1[9] (\reg_frequency_count_d1[9] ),
.\reg_frequency_count_a1[8] (\reg_frequency_count_a1[8] ),
.\reg_frequency_count_b1[8] (\reg_frequency_count_b1[8] ),
.\reg_frequency_count_c1[8] (\reg_frequency_count_c1[8] ),
.\reg_frequency_count_d1[8] (\reg_frequency_count_d1[8] ),
.\reg_frequency_count_a1[7] (\reg_frequency_count_a1[7] ),
.\reg_frequency_count_b1[7] (\reg_frequency_count_b1[7] ),
.\reg_frequency_count_c1[7] (\reg_frequency_count_c1[7] ),
.\reg_frequency_count_d1[7] (\reg_frequency_count_d1[7] ),
.\reg_frequency_count_a1[6] (\reg_frequency_count_a1[6] ),
.\reg_frequency_count_b1[6] (\reg_frequency_count_b1[6] ),
.\reg_frequency_count_c1[6] (\reg_frequency_count_c1[6] ),
.\reg_frequency_count_d1[6] (\reg_frequency_count_d1[6] ),
.\reg_frequency_count_a1[5] (\reg_frequency_count_a1[5] ),
.\reg_frequency_count_b1[5] (\reg_frequency_count_b1[5] ),
.\reg_frequency_count_c1[5] (\reg_frequency_count_c1[5] ),
.\reg_frequency_count_d1[5] (\reg_frequency_count_d1[5] ),
.\reg_frequency_count_a1[4] (\reg_frequency_count_a1[4] ),
.\reg_frequency_count_b1[4] (\reg_frequency_count_b1[4] ),
.\reg_frequency_count_c1[4] (\reg_frequency_count_c1[4] ),
.\reg_frequency_count_d1[4] (\reg_frequency_count_d1[4] ),
.\reg_frequency_count_a1[3] (\reg_frequency_count_a1[3] ),
.\reg_frequency_count_b1[3] (\reg_frequency_count_b1[3] ),
.\reg_frequency_count_c1[3] (\reg_frequency_count_c1[3] ),
.\reg_frequency_count_d1[3] (\reg_frequency_count_d1[3] ),
.\reg_frequency_count_a1[2] (\reg_frequency_count_a1[2] ),
.\reg_frequency_count_b1[2] (\reg_frequency_count_b1[2] ),
.\reg_frequency_count_c1[2] (\reg_frequency_count_c1[2] ),
.\reg_frequency_count_d1[2] (\reg_frequency_count_d1[2] ),
.\reg_frequency_count_a1[1] (\reg_frequency_count_a1[1] ),
.\reg_frequency_count_b1[1] (\reg_frequency_count_b1[1] ),
.\reg_frequency_count_c1[1] (\reg_frequency_count_c1[1] ),
.\reg_frequency_count_d1[1] (\reg_frequency_count_d1[1] ),
.\reg_frequency_count_a1[0] (\reg_frequency_count_a1[0] ),
.\reg_frequency_count_b1[0] (\reg_frequency_count_b1[0] ),
.\reg_frequency_count_c1[0] (\reg_frequency_count_c1[0] ),
.\reg_frequency_count_d1[0] (\reg_frequency_count_d1[0] ),
.\ff_active[1] (\ff_active[1] ),
.n3_49_589(n3_49_589),
.n3_51_590(n3_51_590),
.n3_53_591(n3_53_591),
.n3_55_592(n3_55_592),
.n3_57_593(n3_57_593),
.n3_59_594(n3_59_594),
.n3_61_595(n3_61_595),
.n3_63_596(n3_63_596),
.n3_65_597(n3_65_597),
.n3_67_598(n3_67_598),
.n3_69_599(n3_69_599),
.n3_71_600(n3_71_600) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator  u_tone_generator (
.\w_sram_a1[1] (\w_sram_a1[1] ),
.\w_sram_a1[2] (\w_sram_a1[2] ),
.\w_sram_a1[3] (\w_sram_a1[3] ),
.\w_sram_a1[4] (\w_sram_a1[4] ),
.o_29(o_29),
.n3_49_589(n3_49_589),
.\ff_active[2] (\ff_active[2] ),
.\ff_frequency_count_e[11]_3 (\ff_frequency_count_e[11]_3 ),
.n3_25_537(n3_25_537),
.n3_51_590(n3_51_590),
.\ff_frequency_count_e[10]_3 (\ff_frequency_count_e[10]_3 ),
.n3_27_538(n3_27_538),
.n3_53_591(n3_53_591),
.\ff_frequency_count_e[9]_3 (\ff_frequency_count_e[9]_3 ),
.n3_29_539(n3_29_539),
.n3_55_592(n3_55_592),
.n3_57_593(n3_57_593),
.\ff_frequency_count_e[7]_3 (\ff_frequency_count_e[7]_3 ),
.n3_33_541(n3_33_541),
.n3_59_594(n3_59_594),
.\ff_frequency_count_e[6]_3 (\ff_frequency_count_e[6]_3 ),
.n3_35_542(n3_35_542),
.n3_61_595(n3_61_595),
.n3_63_596(n3_63_596),
.\ff_frequency_count_e[4]_3 (\ff_frequency_count_e[4]_3 ),
.n3_39_544(n3_39_544),
.n3_65_597(n3_65_597),
.\ff_frequency_count_e[3]_3 (\ff_frequency_count_e[3]_3 ),
.n3_41_545(n3_41_545),
.n3_67_598(n3_67_598),
.\ff_frequency_count_e[2]_3 (\ff_frequency_count_e[2]_3 ),
.n3_43_546(n3_43_546),
.n3_69_599(n3_69_599),
.\ff_frequency_count_e[0]_3 (\ff_frequency_count_e[0]_3 ),
.n3_47_548(n3_47_548),
.\ff_frequency_count_e[1]_3 (\ff_frequency_count_e[1]_3 ),
.n3_45_547(n3_45_547),
.n3_71_600(n3_71_600),
.\w_sram_a1[0] (\w_sram_a1[0] ),
.\ff_wave_address_e[5]_3 (\ff_wave_address_e[5]_3 ),
.n3_17_574(n3_17_574),
.\ff_wave_address_e[6]_3 (\ff_wave_address_e[6]_3 ),
.n3_15_573(n3_15_573),
.\reg_frequency_count_e0[11] (\reg_frequency_count_e0[11] ),
.\ff_reg_frequency_count_e1[11] (\ff_reg_frequency_count_e1[11] ),
.ff_reg_clone_frequency_e1(ff_reg_clone_frequency_e1),
.n1(n1),
.n2(n2),
.\ff_active[1] (\ff_active[1] ),
.ff_ch_e1_key_on(ff_ch_e1_key_on),
.ch_e0_key_on(ch_e0_key_on),
.ff_reg_clone_key_e1(ff_reg_clone_key_e1),
.\ff_reg_frequency_count_e1[10] (\ff_reg_frequency_count_e1[10] ),
.\reg_frequency_count_e0[10] (\reg_frequency_count_e0[10] ),
.\ff_reg_frequency_count_e1[9] (\ff_reg_frequency_count_e1[9] ),
.\reg_frequency_count_e0[9] (\reg_frequency_count_e0[9] ),
.\ff_reg_frequency_count_e1[8] (\ff_reg_frequency_count_e1[8] ),
.\reg_frequency_count_e0[8] (\reg_frequency_count_e0[8] ),
.\ff_frequency_count_e[8]_3 (\ff_frequency_count_e[8]_3 ),
.n3_31_540(n3_31_540),
.\ff_reg_frequency_count_e1[7] (\ff_reg_frequency_count_e1[7] ),
.\reg_frequency_count_e0[7] (\reg_frequency_count_e0[7] ),
.\ff_reg_frequency_count_e1[6] (\ff_reg_frequency_count_e1[6] ),
.\reg_frequency_count_e0[6] (\reg_frequency_count_e0[6] ),
.\ff_reg_frequency_count_e1[5] (\ff_reg_frequency_count_e1[5] ),
.\reg_frequency_count_e0[5] (\reg_frequency_count_e0[5] ),
.\ff_frequency_count_e[5]_3 (\ff_frequency_count_e[5]_3 ),
.n3_37_543(n3_37_543),
.\ff_reg_frequency_count_e1[4] (\ff_reg_frequency_count_e1[4] ),
.\reg_frequency_count_e0[4] (\reg_frequency_count_e0[4] ),
.\ff_reg_frequency_count_e1[3] (\ff_reg_frequency_count_e1[3] ),
.\reg_frequency_count_e0[3] (\reg_frequency_count_e0[3] ),
.\ff_reg_frequency_count_e1[2] (\ff_reg_frequency_count_e1[2] ),
.\reg_frequency_count_e0[2] (\reg_frequency_count_e0[2] ),
.\ff_reg_frequency_count_e1[1] (\ff_reg_frequency_count_e1[1] ),
.\reg_frequency_count_e0[1] (\reg_frequency_count_e0[1] ),
.\ff_reg_frequency_count_e1[0] (\ff_reg_frequency_count_e1[0] ),
.\reg_frequency_count_e0[0] (\reg_frequency_count_e0[0] ),
.n55(n55),
.\frequency_count_out[11]_3 (\frequency_count_out[11]_3 ),
.\frequency_count_out[10]_3 (\frequency_count_out[10]_3 ),
.\frequency_count_out[9]_3 (\frequency_count_out[9]_3 ),
.\frequency_count_out[8]_3 (\frequency_count_out[8]_3 ),
.\frequency_count_out[7]_3 (\frequency_count_out[7]_3 ),
.\frequency_count_out[6]_3_625 (\frequency_count_out[6]_3_625 ),
.\frequency_count_out[5]_3 (\frequency_count_out[5]_3 ),
.\frequency_count_out[4]_3 (\frequency_count_out[4]_3 ),
.\frequency_count_out[3]_3 (\frequency_count_out[3]_3 ),
.\frequency_count_out[2]_3 (\frequency_count_out[2]_3 ),
.\frequency_count_out[1]_3 (\frequency_count_out[1]_3 ),
.\frequency_count_out[0]_3 (\frequency_count_out[0]_3 ),
.\wave_address_out[1]_5 (\wave_address_out[1]_5 ),
.\wave_address_out[2]_5 (\wave_address_out[2]_5 ),
.\wave_address_out[3]_5 (\wave_address_out[3]_5 ),
.\wave_address_out[4]_5_626 (\wave_address_out[4]_5_626 ),
.\wave_address_out[5]_5 (\wave_address_out[5]_5 ),
.\wave_address_out[6]_5_627 (\wave_address_out[6]_5_627 ),
.\frequency_count_out[6] (\frequency_count_out[6] ),
.\wave_address_out[5]_7 (\wave_address_out[5]_7 ),
.\wave_address_out[6]_7 (\wave_address_out[6]_7 ),
.\frequency_count_out[11] (\frequency_count_out[11] ),
.\wave_address_out[0] (\wave_address_out[0] ),
.\wave_address_out[0]_11_628 (\wave_address_out[0]_11_628 ) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_channel_volume0  (ram_array_4_DO6,clk_3,n84,ram_array_4_DO5,ram_array_4_DO4,ram_array_4_DO3,ram_array_4_DO2,ram_array_4_DO1,ram_array,ram_array_4_DO7,o_47,o_13,o_11,o_41,o_27,o_25,o_23,o_21,o_19,o_17,o_15,reg_noise_enable_e0,n3_3_664,o_5,o,\ff_channel[7] ,\ff_channel[6] ,\ff_channel[5] ,\ff_channel[4] ,\ff_channel[3] ,\ff_channel[2] ,\ff_channel[1] ,\ff_channel[0] );
input ram_array_4_DO6;
input clk_3;
input n84;
input ram_array_4_DO5;
input ram_array_4_DO4;
input ram_array_4_DO3;
input ram_array_4_DO2;
input ram_array_4_DO1;
input ram_array;
input ram_array_4_DO7;
input o_47;
input o_13;
input o_11;
input o_41;
input o_27;
input o_25;
input o_23;
input o_21;
input o_19;
input o_17;
input o_15;
input reg_noise_enable_e0;
input n3_3_664;
input o_5;
input o;
output \ff_channel[7] ;
output \ff_channel[6] ;
output \ff_channel[5] ;
output \ff_channel[4] ;
output \ff_channel[3] ;
output \ff_channel[2] ;
output \ff_channel[1] ;
output \ff_channel[0] ;
wire \ff_wave[6] ;
wire \ff_wave[5] ;
wire \ff_wave[4] ;
wire \ff_wave[3] ;
wire \ff_wave[2] ;
wire \ff_wave[1] ;
wire \ff_wave[0] ;
wire \ff_envelope[6] ;
wire \ff_channel[7] ;
wire \ff_channel[6] ;
wire \ff_channel[5] ;
wire \ff_channel[4] ;
wire \ff_channel[3] ;
wire \ff_channel[2] ;
wire \ff_channel[1] ;
wire \ff_channel[0] ;
wire \ff_wave[7] ;
wire \w_wave_mul[0]_6_DOUT17 ;
wire \w_wave_mul[0]_6_DOUT16 ;
wire \w_wave_mul[0]_6_DOUT15 ;
wire \w_wave_mul[0]_6_DOUT14 ;
wire \w_wave_mul[0]_6_DOUT13 ;
wire \w_wave_mul[0]_6_DOUT12 ;
wire \w_wave_mul[0]_6_DOUT11 ;
wire \w_wave_mul[0]_6_DOUT10 ;
wire \w_wave_mul[0]_6_DOUT9 ;
wire \w_wave_mul[0]_6_DOUT8 ;
wire \w_wave_mul[0]_6_DOUT7 ;
wire \w_wave_mul[0]_6_DOUT6 ;
wire \w_wave_mul[0]_6_DOUT5 ;
wire \w_wave_mul[0]_6_DOUT4 ;
wire \w_wave_mul[0]_6_DOUT3 ;
wire \w_wave_mul[0]_6_DOUT2 ;
wire \w_wave_mul[0]_6_DOUT1 ;
wire \w_wave_mul[0] ;
wire \w_wave_mul[0]_6_SOA8 ;
wire \w_wave_mul[0]_6_SOA7 ;
wire \w_wave_mul[0]_6_SOA6 ;
wire \w_wave_mul[0]_6_SOA5 ;
wire \w_wave_mul[0]_6_SOA4 ;
wire \w_wave_mul[0]_6_SOA3 ;
wire \w_wave_mul[0]_6_SOA2 ;
wire \w_wave_mul[0]_6_SOA1 ;
wire \w_wave_mul[0]_6_SOA0 ;
wire \w_wave_mul[0]_6_SOB8 ;
wire \w_wave_mul[0]_6_SOB7 ;
wire \w_wave_mul[0]_6_SOB6 ;
wire \w_wave_mul[0]_6_SOB5 ;
wire \w_wave_mul[0]_6_SOB4 ;
wire \w_wave_mul[0]_6_SOB3 ;
wire \w_wave_mul[0]_6_SOB2 ;
wire \w_wave_mul[0]_6_SOB1 ;
wire \w_wave_mul[0]_6_SOB0 ;
wire \w_channel_mul[0]_6_DOUT17 ;
wire \w_channel_mul[0]_6_DOUT16 ;
wire \w_channel_mul[0]_6_DOUT15 ;
wire \w_channel_mul[0]_6_DOUT14 ;
wire \w_channel_mul[0]_6_DOUT13 ;
wire \w_channel_mul[0]_6_DOUT12 ;
wire \w_channel_mul[0]_6_DOUT11 ;
wire \w_channel_mul[0]_6_DOUT10 ;
wire \w_channel_mul[0]_6_DOUT9 ;
wire \w_channel_mul[0]_6_DOUT8 ;
wire \w_channel_mul[0]_6_DOUT7 ;
wire \w_channel_mul[0]_6_DOUT6 ;
wire \w_channel_mul[0]_6_DOUT5 ;
wire \w_channel_mul[0]_6_DOUT4 ;
wire \w_channel_mul[0]_6_DOUT3 ;
wire \w_channel_mul[0]_6_DOUT2 ;
wire \w_channel_mul[0]_6_DOUT1 ;
wire \w_channel_mul[0] ;
wire \w_channel_mul[0]_6_SOA8 ;
wire \w_channel_mul[0]_6_SOA7 ;
wire \w_channel_mul[0]_6_SOA6 ;
wire \w_channel_mul[0]_6_SOA5 ;
wire \w_channel_mul[0]_6_SOA4 ;
wire \w_channel_mul[0]_6_SOA3 ;
wire \w_channel_mul[0]_6_SOA2 ;
wire \w_channel_mul[0]_6_SOA1 ;
wire \w_channel_mul[0]_6_SOA0 ;
wire \w_channel_mul[0]_6_SOB8 ;
wire \w_channel_mul[0]_6_SOB7 ;
wire \w_channel_mul[0]_6_SOB6 ;
wire \w_channel_mul[0]_6_SOB5 ;
wire \w_channel_mul[0]_6_SOB4 ;
wire \w_channel_mul[0]_6_SOB3 ;
wire \w_channel_mul[0]_6_SOB2 ;
wire \w_channel_mul[0]_6_SOB1 ;
wire \w_channel_mul[0]_6_SOB0 ;
wire \w_channel_round[7] ;
wire \w_channel_round[6] ;
wire \w_channel_round[5] ;
wire \w_channel_round[4] ;
wire \w_channel_round[3] ;
wire \w_channel_round[2] ;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84_3;
wire n85;
wire n86;
wire n87;
wire n79;
wire n78;
wire n77;
wire n76;
wire n75;
wire n74;
wire n73;
wire \w_channel_round[7]_5 ;
wire \w_channel_round[5]_5 ;
wire n80_5;
wire n81_5;
wire n82_5;
wire n83_5;
wire n86_5;
wire n87_5;
wire n79_7;
wire \w_channel_round[0]_7 ;
wire n87_7;
wire \w_channel_round[0] ;
wire n85_7;
wire \w_channel_round[1] ;
wire \w_channel_round[2]_7 ;
wire n84_7;
wire VCC;
wire GND;
DFFC \ff_wave[6]_ins12050  (
.D(ram_array_4_DO6),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[6] ) 
);
DFFC \ff_wave[5]_ins12051  (
.D(ram_array_4_DO5),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[5] ) 
);
DFFC \ff_wave[4]_ins12052  (
.D(ram_array_4_DO4),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[4] ) 
);
DFFC \ff_wave[3]_ins12053  (
.D(ram_array_4_DO3),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[3] ) 
);
DFFC \ff_wave[2]_ins12054  (
.D(ram_array_4_DO2),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[2] ) 
);
DFFC \ff_wave[1]_ins12055  (
.D(ram_array_4_DO1),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[1] ) 
);
DFFC \ff_wave[0]_ins12056  (
.D(ram_array),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[0] ) 
);
DFFC \ff_envelope[6]_ins12057  (
.D(n73),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_envelope[6] ) 
);
DFFC \ff_channel[7]_ins12072  (
.D(\w_channel_round[7] ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[7] ) 
);
DFFC \ff_channel[6]_ins12073  (
.D(\w_channel_round[6] ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[6] ) 
);
DFFC \ff_channel[5]_ins12074  (
.D(\w_channel_round[5] ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[5] ) 
);
DFFC \ff_channel[4]_ins12075  (
.D(\w_channel_round[4] ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[4] ) 
);
DFFC \ff_channel[3]_ins12076  (
.D(\w_channel_round[3] ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[3] ) 
);
DFFC \ff_channel[2]_ins12077  (
.D(\w_channel_round[2] ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[2] ) 
);
DFFC \ff_channel[1]_ins12078  (
.D(\w_channel_round[1] ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[1] ) 
);
DFFC \ff_channel[0]_ins12079  (
.D(\w_channel_round[0] ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[0] ) 
);
DFFC \ff_wave[7]_ins12080  (
.D(ram_array_4_DO7),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[7] ) 
);
MULT9X9 \w_wave_mul[0]_ins14036  (
.A({GND,GND,GND,n74,n75,n76,n77,n78,n79}),
.B({ram_array_4_DO7,ram_array_4_DO7,ram_array_4_DO6,ram_array_4_DO5,ram_array_4_DO4,ram_array_4_DO3,ram_array_4_DO2,ram_array_4_DO1,ram_array}),
.SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
.SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
.ASEL(GND),
.BSEL(GND),
.ASIGN(VCC),
.BSIGN(VCC),
.CLK(clk_3),
.CE(VCC),
.RESET(n84),
.DOUT({\w_wave_mul[0]_6_DOUT17 ,\w_wave_mul[0]_6_DOUT16 ,\w_wave_mul[0]_6_DOUT15 ,\w_wave_mul[0]_6_DOUT14 ,\w_wave_mul[0]_6_DOUT13 ,\w_wave_mul[0]_6_DOUT12 ,\w_wave_mul[0]_6_DOUT11 ,\w_wave_mul[0]_6_DOUT10 ,\w_wave_mul[0]_6_DOUT9 ,\w_wave_mul[0]_6_DOUT8 ,\w_wave_mul[0]_6_DOUT7 ,\w_wave_mul[0]_6_DOUT6 ,\w_wave_mul[0]_6_DOUT5 ,\w_wave_mul[0]_6_DOUT4 ,\w_wave_mul[0]_6_DOUT3 ,\w_wave_mul[0]_6_DOUT2 ,\w_wave_mul[0]_6_DOUT1 ,\w_wave_mul[0] }),
.SOA({\w_wave_mul[0]_6_SOA8 ,\w_wave_mul[0]_6_SOA7 ,\w_wave_mul[0]_6_SOA6 ,\w_wave_mul[0]_6_SOA5 ,\w_wave_mul[0]_6_SOA4 ,\w_wave_mul[0]_6_SOA3 ,\w_wave_mul[0]_6_SOA2 ,\w_wave_mul[0]_6_SOA1 ,\w_wave_mul[0]_6_SOA0 }),
.SOB({\w_wave_mul[0]_6_SOB8 ,\w_wave_mul[0]_6_SOB7 ,\w_wave_mul[0]_6_SOB6 ,\w_wave_mul[0]_6_SOB5 ,\w_wave_mul[0]_6_SOB4 ,\w_wave_mul[0]_6_SOB3 ,\w_wave_mul[0]_6_SOB2 ,\w_wave_mul[0]_6_SOB1 ,\w_wave_mul[0]_6_SOB0 }) 
);
defparam \w_wave_mul[0]_ins14036 .AREG=1'b1;
defparam \w_wave_mul[0]_ins14036 .ASIGN_REG=1'b0;
defparam \w_wave_mul[0]_ins14036 .BREG=1'b1;
defparam \w_wave_mul[0]_ins14036 .BSIGN_REG=1'b0;
defparam \w_wave_mul[0]_ins14036 .MULT_RESET_MODE="ASYNC";
defparam \w_wave_mul[0]_ins14036 .OUT_REG=1'b0;
defparam \w_wave_mul[0]_ins14036 .PIPE_REG=1'b0;
defparam \w_wave_mul[0]_ins14036 .SOA_REG=1'b0;
MULT9X9 \w_channel_mul[0]_ins14037  (
.A({GND,GND,GND,GND,GND,o_41,o_11,o_13,o_47}),
.B({n80,n80,n81,n82,n83,n84_3,n85,n86,n87}),
.SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
.SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
.ASEL(GND),
.BSEL(GND),
.ASIGN(VCC),
.BSIGN(VCC),
.CLK(clk_3),
.CE(VCC),
.RESET(n84),
.DOUT({\w_channel_mul[0]_6_DOUT17 ,\w_channel_mul[0]_6_DOUT16 ,\w_channel_mul[0]_6_DOUT15 ,\w_channel_mul[0]_6_DOUT14 ,\w_channel_mul[0]_6_DOUT13 ,\w_channel_mul[0]_6_DOUT12 ,\w_channel_mul[0]_6_DOUT11 ,\w_channel_mul[0]_6_DOUT10 ,\w_channel_mul[0]_6_DOUT9 ,\w_channel_mul[0]_6_DOUT8 ,\w_channel_mul[0]_6_DOUT7 ,\w_channel_mul[0]_6_DOUT6 ,\w_channel_mul[0]_6_DOUT5 ,\w_channel_mul[0]_6_DOUT4 ,\w_channel_mul[0]_6_DOUT3 ,\w_channel_mul[0]_6_DOUT2 ,\w_channel_mul[0]_6_DOUT1 ,\w_channel_mul[0] }),
.SOA({\w_channel_mul[0]_6_SOA8 ,\w_channel_mul[0]_6_SOA7 ,\w_channel_mul[0]_6_SOA6 ,\w_channel_mul[0]_6_SOA5 ,\w_channel_mul[0]_6_SOA4 ,\w_channel_mul[0]_6_SOA3 ,\w_channel_mul[0]_6_SOA2 ,\w_channel_mul[0]_6_SOA1 ,\w_channel_mul[0]_6_SOA0 }),
.SOB({\w_channel_mul[0]_6_SOB8 ,\w_channel_mul[0]_6_SOB7 ,\w_channel_mul[0]_6_SOB6 ,\w_channel_mul[0]_6_SOB5 ,\w_channel_mul[0]_6_SOB4 ,\w_channel_mul[0]_6_SOB3 ,\w_channel_mul[0]_6_SOB2 ,\w_channel_mul[0]_6_SOB1 ,\w_channel_mul[0]_6_SOB0 }) 
);
defparam \w_channel_mul[0]_ins14037 .AREG=1'b0;
defparam \w_channel_mul[0]_ins14037 .ASIGN_REG=1'b0;
defparam \w_channel_mul[0]_ins14037 .BREG=1'b1;
defparam \w_channel_mul[0]_ins14037 .BSIGN_REG=1'b0;
defparam \w_channel_mul[0]_ins14037 .MULT_RESET_MODE="ASYNC";
defparam \w_channel_mul[0]_ins14037 .OUT_REG=1'b0;
defparam \w_channel_mul[0]_ins14037 .PIPE_REG=1'b0;
defparam \w_channel_mul[0]_ins14037 .SOA_REG=1'b0;
LUT3 \w_channel_round[7]_ins16453  (
.I0(\w_channel_round[7]_5 ),
.I1(\w_channel_mul[0]_6_DOUT10 ),
.I2(\w_channel_mul[0]_6_DOUT11 ),
.F(\w_channel_round[7] ) 
);
defparam \w_channel_round[7]_ins16453 .INIT=8'h70;
LUT2 \w_channel_round[6]_ins16454  (
.I0(\w_channel_mul[0]_6_DOUT10 ),
.I1(\w_channel_round[7]_5 ),
.F(\w_channel_round[6] ) 
);
defparam \w_channel_round[6]_ins16454 .INIT=4'h6;
LUT4 \w_channel_round[5]_ins16455  (
.I0(\w_channel_mul[0]_6_DOUT8 ),
.I1(\w_channel_mul[0]_6_DOUT7 ),
.I2(\w_channel_round[5]_5 ),
.I3(\w_channel_mul[0]_6_DOUT9 ),
.F(\w_channel_round[5] ) 
);
defparam \w_channel_round[5]_ins16455 .INIT=16'h7F80;
LUT3 \w_channel_round[4]_ins16456  (
.I0(\w_channel_mul[0]_6_DOUT7 ),
.I1(\w_channel_round[5]_5 ),
.I2(\w_channel_mul[0]_6_DOUT8 ),
.F(\w_channel_round[4] ) 
);
defparam \w_channel_round[4]_ins16456 .INIT=8'h78;
LUT2 \w_channel_round[3]_ins16457  (
.I0(\w_channel_mul[0]_6_DOUT7 ),
.I1(\w_channel_round[5]_5 ),
.F(\w_channel_round[3] ) 
);
defparam \w_channel_round[3]_ins16457 .INIT=4'h6;
LUT2 \w_channel_round[2]_ins16458  (
.I0(\w_channel_mul[0]_6_DOUT6 ),
.I1(\w_channel_round[2]_7 ),
.F(\w_channel_round[2] ) 
);
defparam \w_channel_round[2]_ins16458 .INIT=4'h6;
LUT4 n80_ins16461 (
.I0(n80_5),
.I1(\w_wave_mul[0]_6_DOUT13 ),
.I2(\ff_wave[7] ),
.I3(\ff_envelope[6] ),
.F(n80) 
);
defparam n80_ins16461.INIT=16'hF044;
LUT3 n81_ins16462 (
.I0(n81_5),
.I1(\ff_wave[6] ),
.I2(\ff_envelope[6] ),
.F(n81) 
);
defparam n81_ins16462.INIT=8'hCA;
LUT3 n82_ins16463 (
.I0(n82_5),
.I1(\ff_wave[5] ),
.I2(\ff_envelope[6] ),
.F(n82) 
);
defparam n82_ins16463.INIT=8'hCA;
LUT4 n83_ins16464 (
.I0(\ff_wave[4] ),
.I1(\w_wave_mul[0]_6_DOUT10 ),
.I2(n83_5),
.I3(\ff_envelope[6] ),
.F(n83) 
);
defparam n83_ins16464.INIT=16'hAA3C;
LUT4 n84_ins16465 (
.I0(\ff_wave[3] ),
.I1(\w_wave_mul[0]_6_DOUT9 ),
.I2(n84_7),
.I3(\ff_envelope[6] ),
.F(n84_3) 
);
defparam n84_ins16465.INIT=16'hAA3C;
LUT4 n85_ins16466 (
.I0(\ff_wave[2] ),
.I1(\w_wave_mul[0]_6_DOUT8 ),
.I2(n85_7),
.I3(\ff_envelope[6] ),
.F(n85) 
);
defparam n85_ins16466.INIT=16'hAA3C;
LUT4 n86_ins16467 (
.I0(\ff_wave[1] ),
.I1(\w_wave_mul[0]_6_DOUT7 ),
.I2(n86_5),
.I3(\ff_envelope[6] ),
.F(n86) 
);
defparam n86_ins16467.INIT=16'hAA3C;
LUT4 n87_ins16468 (
.I0(\ff_wave[0] ),
.I1(\w_wave_mul[0]_6_DOUT6 ),
.I2(n87_5),
.I3(\ff_envelope[6] ),
.F(n87) 
);
defparam n87_ins16468.INIT=16'hAA3C;
LUT2 n79_ins16924 (
.I0(n79_7),
.I1(o_27),
.F(n79) 
);
defparam n79_ins16924.INIT=4'h4;
LUT2 n78_ins16925 (
.I0(n79_7),
.I1(o_25),
.F(n78) 
);
defparam n78_ins16925.INIT=4'h4;
LUT2 n77_ins16926 (
.I0(n79_7),
.I1(o_23),
.F(n77) 
);
defparam n77_ins16926.INIT=4'h4;
LUT2 n76_ins16927 (
.I0(n79_7),
.I1(o_21),
.F(n76) 
);
defparam n76_ins16927.INIT=4'h4;
LUT2 n75_ins16928 (
.I0(n79_7),
.I1(o_19),
.F(n75) 
);
defparam n75_ins16928.INIT=4'h4;
LUT2 n74_ins16929 (
.I0(n79_7),
.I1(o_17),
.F(n74) 
);
defparam n74_ins16929.INIT=4'h4;
LUT2 n73_ins16930 (
.I0(n79_7),
.I1(o_15),
.F(n73) 
);
defparam n73_ins16930.INIT=4'h4;
LUT4 \w_channel_round[7]_ins17202  (
.I0(\w_channel_mul[0]_6_DOUT9 ),
.I1(\w_channel_mul[0]_6_DOUT8 ),
.I2(\w_channel_mul[0]_6_DOUT7 ),
.I3(\w_channel_round[5]_5 ),
.F(\w_channel_round[7]_5 ) 
);
defparam \w_channel_round[7]_ins17202 .INIT=16'h8000;
LUT2 \w_channel_round[5]_ins17203  (
.I0(\w_channel_mul[0]_6_DOUT6 ),
.I1(\w_channel_round[2]_7 ),
.F(\w_channel_round[5]_5 ) 
);
defparam \w_channel_round[5]_ins17203 .INIT=4'h8;
LUT4 n80_ins17207 (
.I0(\w_wave_mul[0]_6_DOUT12 ),
.I1(\w_wave_mul[0]_6_DOUT11 ),
.I2(\w_wave_mul[0]_6_DOUT10 ),
.I3(n83_5),
.F(n80_5) 
);
defparam n80_ins17207.INIT=16'h8000;
LUT4 n81_ins17208 (
.I0(\w_wave_mul[0]_6_DOUT11 ),
.I1(\w_wave_mul[0]_6_DOUT10 ),
.I2(n83_5),
.I3(\w_wave_mul[0]_6_DOUT12 ),
.F(n81_5) 
);
defparam n81_ins17208.INIT=16'h7F80;
LUT3 n82_ins17209 (
.I0(\w_wave_mul[0]_6_DOUT10 ),
.I1(n83_5),
.I2(\w_wave_mul[0]_6_DOUT11 ),
.F(n82_5) 
);
defparam n82_ins17209.INIT=8'h78;
LUT2 n83_ins17210 (
.I0(\w_wave_mul[0]_6_DOUT9 ),
.I1(n84_7),
.F(n83_5) 
);
defparam n83_ins17210.INIT=4'h8;
LUT2 n86_ins17213 (
.I0(\w_wave_mul[0]_6_DOUT6 ),
.I1(n87_5),
.F(n86_5) 
);
defparam n86_ins17213.INIT=4'h8;
LUT4 n87_ins17214 (
.I0(\w_wave_mul[0]_6_DOUT1 ),
.I1(\w_wave_mul[0] ),
.I2(n87_7),
.I3(\w_wave_mul[0]_6_DOUT13 ),
.F(n87_5) 
);
defparam n87_ins17214.INIT=16'hEF00;
LUT4 n79_ins17346 (
.I0(reg_noise_enable_e0),
.I1(n3_3_664),
.I2(o_5),
.I3(o),
.F(n79_7) 
);
defparam n79_ins17346.INIT=16'h0A0C;
LUT4 \w_channel_round[0]_ins17535  (
.I0(\w_channel_mul[0] ),
.I1(\w_channel_mul[0]_6_DOUT1 ),
.I2(\w_channel_mul[0]_6_DOUT2 ),
.I3(\w_channel_mul[0]_6_DOUT3 ),
.F(\w_channel_round[0]_7 ) 
);
defparam \w_channel_round[0]_ins17535 .INIT=16'h0001;
LUT4 n87_ins17536 (
.I0(\w_wave_mul[0]_6_DOUT2 ),
.I1(\w_wave_mul[0]_6_DOUT3 ),
.I2(\w_wave_mul[0]_6_DOUT4 ),
.I3(\w_wave_mul[0]_6_DOUT5 ),
.F(n87_7) 
);
defparam n87_ins17536.INIT=16'h0001;
LUT3 \w_channel_round[0]_ins17984  (
.I0(\w_channel_mul[0]_6_DOUT4 ),
.I1(\w_channel_round[0]_7 ),
.I2(\w_channel_mul[0]_6_DOUT11 ),
.F(\w_channel_round[0] ) 
);
defparam \w_channel_round[0]_ins17984 .INIT=8'h9A;
LUT3 n85_ins17985 (
.I0(\w_wave_mul[0]_6_DOUT7 ),
.I1(\w_wave_mul[0]_6_DOUT6 ),
.I2(n87_5),
.F(n85_7) 
);
defparam n85_ins17985.INIT=8'h80;
LUT4 \w_channel_round[1]_ins18144  (
.I0(\w_channel_mul[0]_6_DOUT5 ),
.I1(\w_channel_mul[0]_6_DOUT4 ),
.I2(\w_channel_round[0]_7 ),
.I3(\w_channel_mul[0]_6_DOUT11 ),
.F(\w_channel_round[1] ) 
);
defparam \w_channel_round[1]_ins18144 .INIT=16'hA6AA;
LUT4 \w_channel_round[2]_ins18145  (
.I0(\w_channel_mul[0]_6_DOUT5 ),
.I1(\w_channel_mul[0]_6_DOUT4 ),
.I2(\w_channel_round[0]_7 ),
.I3(\w_channel_mul[0]_6_DOUT11 ),
.F(\w_channel_round[2]_7 ) 
);
defparam \w_channel_round[2]_ins18145 .INIT=16'h0800;
LUT4 n84_ins18146 (
.I0(\w_wave_mul[0]_6_DOUT8 ),
.I1(\w_wave_mul[0]_6_DOUT7 ),
.I2(\w_wave_mul[0]_6_DOUT6 ),
.I3(n87_5),
.F(n84_7) 
);
defparam n84_ins18146.INIT=16'h8000;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_channel_volume1  (ram_array_4_DO6_0,clk_3,n84,ram_array_4_DO5_0,ram_array_4_DO4_0,ram_array_4_DO3_0,ram_array_4_DO2_0,ram_array_4_DO1_0,ram_array_5,ram_array_4_DO7_0,o_55,o_49,o_11_665,o_43,o_27_11,o_25_10,o_23_9,o_21_8,o_19_7,o_17_6,ff_reg_noise_enable_e1,n3_3_666,o_7,o,\ff_active[2] ,n3_27_5,o_31,\ff_channel[7]_3 ,\ff_channel[6]_3 ,\ff_channel[5]_3 ,\ff_channel[4]_3 ,\ff_channel[3]_3 ,\ff_channel[2]_3 ,\ff_channel[1]_3 ,\ff_channel[0]_3 );
input ram_array_4_DO6_0;
input clk_3;
input n84;
input ram_array_4_DO5_0;
input ram_array_4_DO4_0;
input ram_array_4_DO3_0;
input ram_array_4_DO2_0;
input ram_array_4_DO1_0;
input ram_array_5;
input ram_array_4_DO7_0;
input o_55;
input o_49;
input o_11_665;
input o_43;
input o_27_11;
input o_25_10;
input o_23_9;
input o_21_8;
input o_19_7;
input o_17_6;
input ff_reg_noise_enable_e1;
input n3_3_666;
input o_7;
input o;
input \ff_active[2] ;
input n3_27_5;
input o_31;
output \ff_channel[7]_3 ;
output \ff_channel[6]_3 ;
output \ff_channel[5]_3 ;
output \ff_channel[4]_3 ;
output \ff_channel[3]_3 ;
output \ff_channel[2]_3 ;
output \ff_channel[1]_3 ;
output \ff_channel[0]_3 ;
wire \ff_wave[6]_3 ;
wire \ff_wave[5]_3 ;
wire \ff_wave[4]_3 ;
wire \ff_wave[3]_3 ;
wire \ff_wave[2]_3 ;
wire \ff_wave[1]_3 ;
wire \ff_wave[0]_3 ;
wire \ff_envelope[6]_3 ;
wire \ff_channel[7]_3 ;
wire \ff_channel[6]_3 ;
wire \ff_channel[5]_3 ;
wire \ff_channel[4]_3 ;
wire \ff_channel[3]_3 ;
wire \ff_channel[2]_3 ;
wire \ff_channel[1]_3 ;
wire \ff_channel[0]_3 ;
wire \ff_wave[7]_3 ;
wire \w_wave_mul[0]_6_DOUT17_0 ;
wire \w_wave_mul[0]_6_DOUT16_0 ;
wire \w_wave_mul[0]_6_DOUT15_0 ;
wire \w_wave_mul[0]_6_DOUT14_0 ;
wire \w_wave_mul[0]_6_DOUT13_0 ;
wire \w_wave_mul[0]_6_DOUT12_0 ;
wire \w_wave_mul[0]_6_DOUT11_0 ;
wire \w_wave_mul[0]_6_DOUT10_0 ;
wire \w_wave_mul[0]_6_DOUT9_0 ;
wire \w_wave_mul[0]_6_DOUT8_0 ;
wire \w_wave_mul[0]_6_DOUT7_0 ;
wire \w_wave_mul[0]_6_DOUT6_0 ;
wire \w_wave_mul[0]_6_DOUT5_0 ;
wire \w_wave_mul[0]_6_DOUT4_0 ;
wire \w_wave_mul[0]_6_DOUT3_0 ;
wire \w_wave_mul[0]_6_DOUT2_0 ;
wire \w_wave_mul[0]_6_DOUT1_0 ;
wire \w_wave_mul[0]_7 ;
wire \w_wave_mul[0]_6_SOA8_0 ;
wire \w_wave_mul[0]_6_SOA7_0 ;
wire \w_wave_mul[0]_6_SOA6_0 ;
wire \w_wave_mul[0]_6_SOA5_0 ;
wire \w_wave_mul[0]_6_SOA4_0 ;
wire \w_wave_mul[0]_6_SOA3_0 ;
wire \w_wave_mul[0]_6_SOA2_0 ;
wire \w_wave_mul[0]_6_SOA1_0 ;
wire \w_wave_mul[0]_6_SOA0_0 ;
wire \w_wave_mul[0]_6_SOB8_0 ;
wire \w_wave_mul[0]_6_SOB7_0 ;
wire \w_wave_mul[0]_6_SOB6_0 ;
wire \w_wave_mul[0]_6_SOB5_0 ;
wire \w_wave_mul[0]_6_SOB4_0 ;
wire \w_wave_mul[0]_6_SOB3_0 ;
wire \w_wave_mul[0]_6_SOB2_0 ;
wire \w_wave_mul[0]_6_SOB1_0 ;
wire \w_wave_mul[0]_6_SOB0_0 ;
wire \w_channel_mul[0]_6_DOUT17_0 ;
wire \w_channel_mul[0]_6_DOUT16_0 ;
wire \w_channel_mul[0]_6_DOUT15_0 ;
wire \w_channel_mul[0]_6_DOUT14_0 ;
wire \w_channel_mul[0]_6_DOUT13_0 ;
wire \w_channel_mul[0]_6_DOUT12_0 ;
wire \w_channel_mul[0]_6_DOUT11_0 ;
wire \w_channel_mul[0]_6_DOUT10_0 ;
wire \w_channel_mul[0]_6_DOUT9_0 ;
wire \w_channel_mul[0]_6_DOUT8_0 ;
wire \w_channel_mul[0]_6_DOUT7_0 ;
wire \w_channel_mul[0]_6_DOUT6_0 ;
wire \w_channel_mul[0]_6_DOUT5_0 ;
wire \w_channel_mul[0]_6_DOUT4_0 ;
wire \w_channel_mul[0]_6_DOUT3_0 ;
wire \w_channel_mul[0]_6_DOUT2_0 ;
wire \w_channel_mul[0]_6_DOUT1_0 ;
wire \w_channel_mul[0]_7 ;
wire \w_channel_mul[0]_6_SOA8_0 ;
wire \w_channel_mul[0]_6_SOA7_0 ;
wire \w_channel_mul[0]_6_SOA6_0 ;
wire \w_channel_mul[0]_6_SOA5_0 ;
wire \w_channel_mul[0]_6_SOA4_0 ;
wire \w_channel_mul[0]_6_SOA3_0 ;
wire \w_channel_mul[0]_6_SOA2_0 ;
wire \w_channel_mul[0]_6_SOA1_0 ;
wire \w_channel_mul[0]_6_SOA0_0 ;
wire \w_channel_mul[0]_6_SOB8_0 ;
wire \w_channel_mul[0]_6_SOB7_0 ;
wire \w_channel_mul[0]_6_SOB6_0 ;
wire \w_channel_mul[0]_6_SOB5_0 ;
wire \w_channel_mul[0]_6_SOB4_0 ;
wire \w_channel_mul[0]_6_SOB3_0 ;
wire \w_channel_mul[0]_6_SOB2_0 ;
wire \w_channel_mul[0]_6_SOB1_0 ;
wire \w_channel_mul[0]_6_SOB0_0 ;
wire \w_channel_round[7]_3 ;
wire \w_channel_round[6]_3 ;
wire \w_channel_round[5]_3 ;
wire \w_channel_round[4]_3 ;
wire \w_channel_round[3]_3 ;
wire \w_channel_round[2]_3 ;
wire n80_3;
wire n81_3;
wire n82_3;
wire n83_3;
wire n84_3_667;
wire n85_3;
wire n86_3;
wire n87_3;
wire n79_5;
wire n78_5;
wire n77_5;
wire n76_5;
wire n75_5;
wire n74_5;
wire \w_channel_round[7]_5_668 ;
wire \w_channel_round[5]_5_669 ;
wire n80_5_671;
wire n81_5_672;
wire n82_5_673;
wire n83_5_674;
wire n86_5_677;
wire n87_5_678;
wire n79_7_679;
wire \w_channel_round[0]_7_681 ;
wire n87_7_680;
wire \w_channel_round[0]_9 ;
wire n85_7_676;
wire n73_7;
wire \w_channel_round[1]_9 ;
wire \w_channel_round[2]_7_670 ;
wire n84_7_675;
wire VCC;
wire GND;
DFFC \ff_wave[6]_ins12081  (
.D(ram_array_4_DO6_0),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[6]_3 ) 
);
DFFC \ff_wave[5]_ins12082  (
.D(ram_array_4_DO5_0),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[5]_3 ) 
);
DFFC \ff_wave[4]_ins12083  (
.D(ram_array_4_DO4_0),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[4]_3 ) 
);
DFFC \ff_wave[3]_ins12084  (
.D(ram_array_4_DO3_0),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[3]_3 ) 
);
DFFC \ff_wave[2]_ins12085  (
.D(ram_array_4_DO2_0),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[2]_3 ) 
);
DFFC \ff_wave[1]_ins12086  (
.D(ram_array_4_DO1_0),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[1]_3 ) 
);
DFFC \ff_wave[0]_ins12087  (
.D(ram_array_5),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[0]_3 ) 
);
DFFC \ff_envelope[6]_ins12088  (
.D(n73_7),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_envelope[6]_3 ) 
);
DFFC \ff_channel[7]_ins12103  (
.D(\w_channel_round[7]_3 ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[7]_3 ) 
);
DFFC \ff_channel[6]_ins12104  (
.D(\w_channel_round[6]_3 ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[6]_3 ) 
);
DFFC \ff_channel[5]_ins12105  (
.D(\w_channel_round[5]_3 ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[5]_3 ) 
);
DFFC \ff_channel[4]_ins12106  (
.D(\w_channel_round[4]_3 ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[4]_3 ) 
);
DFFC \ff_channel[3]_ins12107  (
.D(\w_channel_round[3]_3 ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[3]_3 ) 
);
DFFC \ff_channel[2]_ins12108  (
.D(\w_channel_round[2]_3 ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[2]_3 ) 
);
DFFC \ff_channel[1]_ins12109  (
.D(\w_channel_round[1]_9 ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[1]_3 ) 
);
DFFC \ff_channel[0]_ins12110  (
.D(\w_channel_round[0]_9 ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[0]_3 ) 
);
DFFC \ff_wave[7]_ins12111  (
.D(ram_array_4_DO7_0),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[7]_3 ) 
);
MULT9X9 \w_wave_mul[0]_ins14038  (
.A({GND,GND,GND,n74_5,n75_5,n76_5,n77_5,n78_5,n79_5}),
.B({ram_array_4_DO7_0,ram_array_4_DO7_0,ram_array_4_DO6_0,ram_array_4_DO5_0,ram_array_4_DO4_0,ram_array_4_DO3_0,ram_array_4_DO2_0,ram_array_4_DO1_0,ram_array_5}),
.SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
.SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
.ASEL(GND),
.BSEL(GND),
.ASIGN(VCC),
.BSIGN(VCC),
.CLK(clk_3),
.CE(VCC),
.RESET(n84),
.DOUT({\w_wave_mul[0]_6_DOUT17_0 ,\w_wave_mul[0]_6_DOUT16_0 ,\w_wave_mul[0]_6_DOUT15_0 ,\w_wave_mul[0]_6_DOUT14_0 ,\w_wave_mul[0]_6_DOUT13_0 ,\w_wave_mul[0]_6_DOUT12_0 ,\w_wave_mul[0]_6_DOUT11_0 ,\w_wave_mul[0]_6_DOUT10_0 ,\w_wave_mul[0]_6_DOUT9_0 ,\w_wave_mul[0]_6_DOUT8_0 ,\w_wave_mul[0]_6_DOUT7_0 ,\w_wave_mul[0]_6_DOUT6_0 ,\w_wave_mul[0]_6_DOUT5_0 ,\w_wave_mul[0]_6_DOUT4_0 ,\w_wave_mul[0]_6_DOUT3_0 ,\w_wave_mul[0]_6_DOUT2_0 ,\w_wave_mul[0]_6_DOUT1_0 ,\w_wave_mul[0]_7 }),
.SOA({\w_wave_mul[0]_6_SOA8_0 ,\w_wave_mul[0]_6_SOA7_0 ,\w_wave_mul[0]_6_SOA6_0 ,\w_wave_mul[0]_6_SOA5_0 ,\w_wave_mul[0]_6_SOA4_0 ,\w_wave_mul[0]_6_SOA3_0 ,\w_wave_mul[0]_6_SOA2_0 ,\w_wave_mul[0]_6_SOA1_0 ,\w_wave_mul[0]_6_SOA0_0 }),
.SOB({\w_wave_mul[0]_6_SOB8_0 ,\w_wave_mul[0]_6_SOB7_0 ,\w_wave_mul[0]_6_SOB6_0 ,\w_wave_mul[0]_6_SOB5_0 ,\w_wave_mul[0]_6_SOB4_0 ,\w_wave_mul[0]_6_SOB3_0 ,\w_wave_mul[0]_6_SOB2_0 ,\w_wave_mul[0]_6_SOB1_0 ,\w_wave_mul[0]_6_SOB0_0 }) 
);
defparam \w_wave_mul[0]_ins14038 .AREG=1'b1;
defparam \w_wave_mul[0]_ins14038 .ASIGN_REG=1'b0;
defparam \w_wave_mul[0]_ins14038 .BREG=1'b1;
defparam \w_wave_mul[0]_ins14038 .BSIGN_REG=1'b0;
defparam \w_wave_mul[0]_ins14038 .MULT_RESET_MODE="ASYNC";
defparam \w_wave_mul[0]_ins14038 .OUT_REG=1'b0;
defparam \w_wave_mul[0]_ins14038 .PIPE_REG=1'b0;
defparam \w_wave_mul[0]_ins14038 .SOA_REG=1'b0;
MULT9X9 \w_channel_mul[0]_ins14039  (
.A({GND,GND,GND,GND,GND,o_43,o_11_665,o_49,o_55}),
.B({n80_3,n80_3,n81_3,n82_3,n83_3,n84_3_667,n85_3,n86_3,n87_3}),
.SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
.SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
.ASEL(GND),
.BSEL(GND),
.ASIGN(VCC),
.BSIGN(VCC),
.CLK(clk_3),
.CE(VCC),
.RESET(n84),
.DOUT({\w_channel_mul[0]_6_DOUT17_0 ,\w_channel_mul[0]_6_DOUT16_0 ,\w_channel_mul[0]_6_DOUT15_0 ,\w_channel_mul[0]_6_DOUT14_0 ,\w_channel_mul[0]_6_DOUT13_0 ,\w_channel_mul[0]_6_DOUT12_0 ,\w_channel_mul[0]_6_DOUT11_0 ,\w_channel_mul[0]_6_DOUT10_0 ,\w_channel_mul[0]_6_DOUT9_0 ,\w_channel_mul[0]_6_DOUT8_0 ,\w_channel_mul[0]_6_DOUT7_0 ,\w_channel_mul[0]_6_DOUT6_0 ,\w_channel_mul[0]_6_DOUT5_0 ,\w_channel_mul[0]_6_DOUT4_0 ,\w_channel_mul[0]_6_DOUT3_0 ,\w_channel_mul[0]_6_DOUT2_0 ,\w_channel_mul[0]_6_DOUT1_0 ,\w_channel_mul[0]_7 }),
.SOA({\w_channel_mul[0]_6_SOA8_0 ,\w_channel_mul[0]_6_SOA7_0 ,\w_channel_mul[0]_6_SOA6_0 ,\w_channel_mul[0]_6_SOA5_0 ,\w_channel_mul[0]_6_SOA4_0 ,\w_channel_mul[0]_6_SOA3_0 ,\w_channel_mul[0]_6_SOA2_0 ,\w_channel_mul[0]_6_SOA1_0 ,\w_channel_mul[0]_6_SOA0_0 }),
.SOB({\w_channel_mul[0]_6_SOB8_0 ,\w_channel_mul[0]_6_SOB7_0 ,\w_channel_mul[0]_6_SOB6_0 ,\w_channel_mul[0]_6_SOB5_0 ,\w_channel_mul[0]_6_SOB4_0 ,\w_channel_mul[0]_6_SOB3_0 ,\w_channel_mul[0]_6_SOB2_0 ,\w_channel_mul[0]_6_SOB1_0 ,\w_channel_mul[0]_6_SOB0_0 }) 
);
defparam \w_channel_mul[0]_ins14039 .AREG=1'b0;
defparam \w_channel_mul[0]_ins14039 .ASIGN_REG=1'b0;
defparam \w_channel_mul[0]_ins14039 .BREG=1'b1;
defparam \w_channel_mul[0]_ins14039 .BSIGN_REG=1'b0;
defparam \w_channel_mul[0]_ins14039 .MULT_RESET_MODE="ASYNC";
defparam \w_channel_mul[0]_ins14039 .OUT_REG=1'b0;
defparam \w_channel_mul[0]_ins14039 .PIPE_REG=1'b0;
defparam \w_channel_mul[0]_ins14039 .SOA_REG=1'b0;
LUT3 \w_channel_round[7]_ins16469  (
.I0(\w_channel_round[7]_5_668 ),
.I1(\w_channel_mul[0]_6_DOUT10_0 ),
.I2(\w_channel_mul[0]_6_DOUT11_0 ),
.F(\w_channel_round[7]_3 ) 
);
defparam \w_channel_round[7]_ins16469 .INIT=8'h70;
LUT2 \w_channel_round[6]_ins16470  (
.I0(\w_channel_mul[0]_6_DOUT10_0 ),
.I1(\w_channel_round[7]_5_668 ),
.F(\w_channel_round[6]_3 ) 
);
defparam \w_channel_round[6]_ins16470 .INIT=4'h6;
LUT4 \w_channel_round[5]_ins16471  (
.I0(\w_channel_mul[0]_6_DOUT8_0 ),
.I1(\w_channel_mul[0]_6_DOUT7_0 ),
.I2(\w_channel_round[5]_5_669 ),
.I3(\w_channel_mul[0]_6_DOUT9_0 ),
.F(\w_channel_round[5]_3 ) 
);
defparam \w_channel_round[5]_ins16471 .INIT=16'h7F80;
LUT3 \w_channel_round[4]_ins16472  (
.I0(\w_channel_mul[0]_6_DOUT7_0 ),
.I1(\w_channel_round[5]_5_669 ),
.I2(\w_channel_mul[0]_6_DOUT8_0 ),
.F(\w_channel_round[4]_3 ) 
);
defparam \w_channel_round[4]_ins16472 .INIT=8'h78;
LUT2 \w_channel_round[3]_ins16473  (
.I0(\w_channel_mul[0]_6_DOUT7_0 ),
.I1(\w_channel_round[5]_5_669 ),
.F(\w_channel_round[3]_3 ) 
);
defparam \w_channel_round[3]_ins16473 .INIT=4'h6;
LUT2 \w_channel_round[2]_ins16474  (
.I0(\w_channel_mul[0]_6_DOUT6_0 ),
.I1(\w_channel_round[2]_7_670 ),
.F(\w_channel_round[2]_3 ) 
);
defparam \w_channel_round[2]_ins16474 .INIT=4'h6;
LUT4 n80_ins16477 (
.I0(n80_5_671),
.I1(\w_wave_mul[0]_6_DOUT13_0 ),
.I2(\ff_wave[7]_3 ),
.I3(\ff_envelope[6]_3 ),
.F(n80_3) 
);
defparam n80_ins16477.INIT=16'hF044;
LUT3 n81_ins16478 (
.I0(n81_5_672),
.I1(\ff_wave[6]_3 ),
.I2(\ff_envelope[6]_3 ),
.F(n81_3) 
);
defparam n81_ins16478.INIT=8'hCA;
LUT3 n82_ins16479 (
.I0(n82_5_673),
.I1(\ff_wave[5]_3 ),
.I2(\ff_envelope[6]_3 ),
.F(n82_3) 
);
defparam n82_ins16479.INIT=8'hCA;
LUT4 n83_ins16480 (
.I0(\ff_wave[4]_3 ),
.I1(\w_wave_mul[0]_6_DOUT10_0 ),
.I2(n83_5_674),
.I3(\ff_envelope[6]_3 ),
.F(n83_3) 
);
defparam n83_ins16480.INIT=16'hAA3C;
LUT4 n84_ins16481 (
.I0(\ff_wave[3]_3 ),
.I1(\w_wave_mul[0]_6_DOUT9_0 ),
.I2(n84_7_675),
.I3(\ff_envelope[6]_3 ),
.F(n84_3_667) 
);
defparam n84_ins16481.INIT=16'hAA3C;
LUT4 n85_ins16482 (
.I0(\ff_wave[2]_3 ),
.I1(\w_wave_mul[0]_6_DOUT8_0 ),
.I2(n85_7_676),
.I3(\ff_envelope[6]_3 ),
.F(n85_3) 
);
defparam n85_ins16482.INIT=16'hAA3C;
LUT4 n86_ins16483 (
.I0(\ff_wave[1]_3 ),
.I1(\w_wave_mul[0]_6_DOUT7_0 ),
.I2(n86_5_677),
.I3(\ff_envelope[6]_3 ),
.F(n86_3) 
);
defparam n86_ins16483.INIT=16'hAA3C;
LUT4 n87_ins16484 (
.I0(\ff_wave[0]_3 ),
.I1(\w_wave_mul[0]_6_DOUT6_0 ),
.I2(n87_5_678),
.I3(\ff_envelope[6]_3 ),
.F(n87_3) 
);
defparam n87_ins16484.INIT=16'hAA3C;
LUT2 n79_ins16917 (
.I0(n79_7_679),
.I1(o_27_11),
.F(n79_5) 
);
defparam n79_ins16917.INIT=4'h4;
LUT2 n78_ins16918 (
.I0(n79_7_679),
.I1(o_25_10),
.F(n78_5) 
);
defparam n78_ins16918.INIT=4'h4;
LUT2 n77_ins16919 (
.I0(n79_7_679),
.I1(o_23_9),
.F(n77_5) 
);
defparam n77_ins16919.INIT=4'h4;
LUT2 n76_ins16920 (
.I0(n79_7_679),
.I1(o_21_8),
.F(n76_5) 
);
defparam n76_ins16920.INIT=4'h4;
LUT2 n75_ins16921 (
.I0(n79_7_679),
.I1(o_19_7),
.F(n75_5) 
);
defparam n75_ins16921.INIT=4'h4;
LUT2 n74_ins16922 (
.I0(n79_7_679),
.I1(o_17_6),
.F(n74_5) 
);
defparam n74_ins16922.INIT=4'h4;
LUT4 \w_channel_round[7]_ins17215  (
.I0(\w_channel_mul[0]_6_DOUT9_0 ),
.I1(\w_channel_mul[0]_6_DOUT8_0 ),
.I2(\w_channel_mul[0]_6_DOUT7_0 ),
.I3(\w_channel_round[5]_5_669 ),
.F(\w_channel_round[7]_5_668 ) 
);
defparam \w_channel_round[7]_ins17215 .INIT=16'h8000;
LUT2 \w_channel_round[5]_ins17216  (
.I0(\w_channel_mul[0]_6_DOUT6_0 ),
.I1(\w_channel_round[2]_7_670 ),
.F(\w_channel_round[5]_5_669 ) 
);
defparam \w_channel_round[5]_ins17216 .INIT=4'h8;
LUT4 n80_ins17220 (
.I0(\w_wave_mul[0]_6_DOUT12_0 ),
.I1(\w_wave_mul[0]_6_DOUT11_0 ),
.I2(\w_wave_mul[0]_6_DOUT10_0 ),
.I3(n83_5_674),
.F(n80_5_671) 
);
defparam n80_ins17220.INIT=16'h8000;
LUT4 n81_ins17221 (
.I0(\w_wave_mul[0]_6_DOUT11_0 ),
.I1(\w_wave_mul[0]_6_DOUT10_0 ),
.I2(n83_5_674),
.I3(\w_wave_mul[0]_6_DOUT12_0 ),
.F(n81_5_672) 
);
defparam n81_ins17221.INIT=16'h7F80;
LUT3 n82_ins17222 (
.I0(\w_wave_mul[0]_6_DOUT10_0 ),
.I1(n83_5_674),
.I2(\w_wave_mul[0]_6_DOUT11_0 ),
.F(n82_5_673) 
);
defparam n82_ins17222.INIT=8'h78;
LUT2 n83_ins17223 (
.I0(\w_wave_mul[0]_6_DOUT9_0 ),
.I1(n84_7_675),
.F(n83_5_674) 
);
defparam n83_ins17223.INIT=4'h8;
LUT2 n86_ins17226 (
.I0(\w_wave_mul[0]_6_DOUT6_0 ),
.I1(n87_5_678),
.F(n86_5_677) 
);
defparam n86_ins17226.INIT=4'h8;
LUT4 n87_ins17227 (
.I0(\w_wave_mul[0]_6_DOUT1_0 ),
.I1(\w_wave_mul[0]_7 ),
.I2(n87_7_680),
.I3(\w_wave_mul[0]_6_DOUT13_0 ),
.F(n87_5_678) 
);
defparam n87_ins17227.INIT=16'hEF00;
LUT4 n79_ins17345 (
.I0(ff_reg_noise_enable_e1),
.I1(n3_3_666),
.I2(o_7),
.I3(o),
.F(n79_7_679) 
);
defparam n79_ins17345.INIT=16'h0A0C;
LUT4 \w_channel_round[0]_ins17537  (
.I0(\w_channel_mul[0]_7 ),
.I1(\w_channel_mul[0]_6_DOUT1_0 ),
.I2(\w_channel_mul[0]_6_DOUT2_0 ),
.I3(\w_channel_mul[0]_6_DOUT3_0 ),
.F(\w_channel_round[0]_7_681 ) 
);
defparam \w_channel_round[0]_ins17537 .INIT=16'h0001;
LUT4 n87_ins17538 (
.I0(\w_wave_mul[0]_6_DOUT2_0 ),
.I1(\w_wave_mul[0]_6_DOUT3_0 ),
.I2(\w_wave_mul[0]_6_DOUT4_0 ),
.I3(\w_wave_mul[0]_6_DOUT5_0 ),
.F(n87_7_680) 
);
defparam n87_ins17538.INIT=16'h0001;
LUT3 \w_channel_round[0]_ins17987  (
.I0(\w_channel_mul[0]_6_DOUT4_0 ),
.I1(\w_channel_round[0]_7_681 ),
.I2(\w_channel_mul[0]_6_DOUT11_0 ),
.F(\w_channel_round[0]_9 ) 
);
defparam \w_channel_round[0]_ins17987 .INIT=8'h9A;
LUT3 n85_ins17988 (
.I0(\w_wave_mul[0]_6_DOUT7_0 ),
.I1(\w_wave_mul[0]_6_DOUT6_0 ),
.I2(n87_5_678),
.F(n85_7_676) 
);
defparam n85_ins17988.INIT=8'h80;
LUT4 n73_ins18141 (
.I0(n79_7_679),
.I1(\ff_active[2] ),
.I2(n3_27_5),
.I3(o_31),
.F(n73_7) 
);
defparam n73_ins18141.INIT=16'h5510;
LUT4 \w_channel_round[1]_ins18147  (
.I0(\w_channel_mul[0]_6_DOUT5_0 ),
.I1(\w_channel_mul[0]_6_DOUT4_0 ),
.I2(\w_channel_round[0]_7_681 ),
.I3(\w_channel_mul[0]_6_DOUT11_0 ),
.F(\w_channel_round[1]_9 ) 
);
defparam \w_channel_round[1]_ins18147 .INIT=16'hA6AA;
LUT4 \w_channel_round[2]_ins18148  (
.I0(\w_channel_mul[0]_6_DOUT5_0 ),
.I1(\w_channel_mul[0]_6_DOUT4_0 ),
.I2(\w_channel_round[0]_7_681 ),
.I3(\w_channel_mul[0]_6_DOUT11_0 ),
.F(\w_channel_round[2]_7_670 ) 
);
defparam \w_channel_round[2]_ins18148 .INIT=16'h0800;
LUT4 n84_ins18149 (
.I0(\w_wave_mul[0]_6_DOUT8_0 ),
.I1(\w_wave_mul[0]_6_DOUT7_0 ),
.I2(\w_wave_mul[0]_6_DOUT6_0 ),
.I3(n87_5_678),
.F(n84_7_675) 
);
defparam n84_ins18149.INIT=16'h8000;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_ram00  (\ff_sram_d[0] ,\ff_sram_d[1] ,\ff_sram_d[2] ,\ff_sram_d[3] ,\ff_sram_d[4] ,\ff_sram_d[5] ,\ff_sram_d[6] ,\ff_sram_d[7] ,\w_sram_a0[0]_3 ,\w_sram_a0[1]_3 ,\w_sram_a0[2]_3 ,\w_sram_a0[3]_3 ,\w_sram_a0[4]_3 ,\w_sram_a0[5] ,\w_sram_a0[6] ,\w_sram_a0[7] ,\w_sram_a0[8] ,\w_sram_a0[9] ,w_sram_we0,clk_3,ram_array,ram_array_4_DO1,ram_array_4_DO2,ram_array_4_DO3,ram_array_4_DO4,ram_array_4_DO5,ram_array_4_DO6,ram_array_4_DO7);
input \ff_sram_d[0] ;
input \ff_sram_d[1] ;
input \ff_sram_d[2] ;
input \ff_sram_d[3] ;
input \ff_sram_d[4] ;
input \ff_sram_d[5] ;
input \ff_sram_d[6] ;
input \ff_sram_d[7] ;
input \w_sram_a0[0]_3 ;
input \w_sram_a0[1]_3 ;
input \w_sram_a0[2]_3 ;
input \w_sram_a0[3]_3 ;
input \w_sram_a0[4]_3 ;
input \w_sram_a0[5] ;
input \w_sram_a0[6] ;
input \w_sram_a0[7] ;
input \w_sram_a0[8] ;
input \w_sram_a0[9] ;
input w_sram_we0;
input clk_3;
output ram_array;
output ram_array_4_DO1;
output ram_array_4_DO2;
output ram_array_4_DO3;
output ram_array_4_DO4;
output ram_array_4_DO5;
output ram_array_4_DO6;
output ram_array_4_DO7;
wire ram_array_4_DO31;
wire ram_array_4_DO30;
wire ram_array_4_DO29;
wire ram_array_4_DO28;
wire ram_array_4_DO27;
wire ram_array_4_DO26;
wire ram_array_4_DO25;
wire ram_array_4_DO24;
wire ram_array_4_DO23;
wire ram_array_4_DO22;
wire ram_array_4_DO21;
wire ram_array_4_DO20;
wire ram_array_4_DO19;
wire ram_array_4_DO18;
wire ram_array_4_DO17;
wire ram_array_4_DO16;
wire ram_array_4_DO15;
wire ram_array_4_DO14;
wire ram_array_4_DO13;
wire ram_array_4_DO12;
wire ram_array_4_DO11;
wire ram_array_4_DO10;
wire ram_array_4_DO9;
wire ram_array_4_DO8;
wire ram_array_4_DO7;
wire ram_array_4_DO6;
wire ram_array_4_DO5;
wire ram_array_4_DO4;
wire ram_array_4_DO3;
wire ram_array_4_DO2;
wire ram_array_4_DO1;
wire ram_array;
wire VCC;
wire GND;
SP ram_array_ins14287 (
.DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\ff_sram_d[7] ,\ff_sram_d[6] ,\ff_sram_d[5] ,\ff_sram_d[4] ,\ff_sram_d[3] ,\ff_sram_d[2] ,\ff_sram_d[1] ,\ff_sram_d[0] }),
.BLKSEL({GND,GND,GND}),
.AD({GND,\w_sram_a0[9] ,\w_sram_a0[8] ,\w_sram_a0[7] ,\w_sram_a0[6] ,\w_sram_a0[5] ,\w_sram_a0[4]_3 ,\w_sram_a0[3]_3 ,\w_sram_a0[2]_3 ,\w_sram_a0[1]_3 ,\w_sram_a0[0]_3 ,GND,GND,GND}),
.WRE(w_sram_we0),
.CLK(clk_3),
.CE(VCC),
.OCE(GND),
.RESET(GND),
.DO({ram_array_4_DO31,ram_array_4_DO30,ram_array_4_DO29,ram_array_4_DO28,ram_array_4_DO27,ram_array_4_DO26,ram_array_4_DO25,ram_array_4_DO24,ram_array_4_DO23,ram_array_4_DO22,ram_array_4_DO21,ram_array_4_DO20,ram_array_4_DO19,ram_array_4_DO18,ram_array_4_DO17,ram_array_4_DO16,ram_array_4_DO15,ram_array_4_DO14,ram_array_4_DO13,ram_array_4_DO12,ram_array_4_DO11,ram_array_4_DO10,ram_array_4_DO9,ram_array_4_DO8,ram_array_4_DO7,ram_array_4_DO6,ram_array_4_DO5,ram_array_4_DO4,ram_array_4_DO3,ram_array_4_DO2,ram_array_4_DO1,ram_array}) 
);
defparam ram_array_ins14287.BIT_WIDTH=8;
defparam ram_array_ins14287.INIT_RAM_00=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_array_ins14287.READ_MODE=1'b0;
defparam ram_array_ins14287.RESET_MODE="SYNC";
defparam ram_array_ins14287.WRITE_MODE=2'b00;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_ram10  (\ff_sram_d[0] ,\ff_sram_d[1] ,\ff_sram_d[2] ,\ff_sram_d[3] ,\ff_sram_d[4] ,\ff_sram_d[5] ,\ff_sram_d[6] ,\ff_sram_d[7] ,\w_sram_a1[0]_3 ,\w_sram_a1[1]_3 ,\w_sram_a1[2]_3 ,\w_sram_a1[3]_3 ,\w_sram_a1[4]_3 ,\w_sram_a1[5] ,\w_sram_a1[6] ,\w_sram_a0[7] ,\w_sram_a0[8] ,\w_sram_a0[9] ,w_sram_we1,clk_3,ram_array_5,ram_array_4_DO1_0,ram_array_4_DO2_0,ram_array_4_DO3_0,ram_array_4_DO4_0,ram_array_4_DO5_0,ram_array_4_DO6_0,ram_array_4_DO7_0);
input \ff_sram_d[0] ;
input \ff_sram_d[1] ;
input \ff_sram_d[2] ;
input \ff_sram_d[3] ;
input \ff_sram_d[4] ;
input \ff_sram_d[5] ;
input \ff_sram_d[6] ;
input \ff_sram_d[7] ;
input \w_sram_a1[0]_3 ;
input \w_sram_a1[1]_3 ;
input \w_sram_a1[2]_3 ;
input \w_sram_a1[3]_3 ;
input \w_sram_a1[4]_3 ;
input \w_sram_a1[5] ;
input \w_sram_a1[6] ;
input \w_sram_a0[7] ;
input \w_sram_a0[8] ;
input \w_sram_a0[9] ;
input w_sram_we1;
input clk_3;
output ram_array_5;
output ram_array_4_DO1_0;
output ram_array_4_DO2_0;
output ram_array_4_DO3_0;
output ram_array_4_DO4_0;
output ram_array_4_DO5_0;
output ram_array_4_DO6_0;
output ram_array_4_DO7_0;
wire ram_array_4_DO31_0;
wire ram_array_4_DO30_0;
wire ram_array_4_DO29_0;
wire ram_array_4_DO28_0;
wire ram_array_4_DO27_0;
wire ram_array_4_DO26_0;
wire ram_array_4_DO25_0;
wire ram_array_4_DO24_0;
wire ram_array_4_DO23_0;
wire ram_array_4_DO22_0;
wire ram_array_4_DO21_0;
wire ram_array_4_DO20_0;
wire ram_array_4_DO19_0;
wire ram_array_4_DO18_0;
wire ram_array_4_DO17_0;
wire ram_array_4_DO16_0;
wire ram_array_4_DO15_0;
wire ram_array_4_DO14_0;
wire ram_array_4_DO13_0;
wire ram_array_4_DO12_0;
wire ram_array_4_DO11_0;
wire ram_array_4_DO10_0;
wire ram_array_4_DO9_0;
wire ram_array_4_DO8_0;
wire ram_array_4_DO7_0;
wire ram_array_4_DO6_0;
wire ram_array_4_DO5_0;
wire ram_array_4_DO4_0;
wire ram_array_4_DO3_0;
wire ram_array_4_DO2_0;
wire ram_array_4_DO1_0;
wire ram_array_5;
wire VCC;
wire GND;
SP ram_array_ins14291 (
.DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\ff_sram_d[7] ,\ff_sram_d[6] ,\ff_sram_d[5] ,\ff_sram_d[4] ,\ff_sram_d[3] ,\ff_sram_d[2] ,\ff_sram_d[1] ,\ff_sram_d[0] }),
.BLKSEL({GND,GND,GND}),
.AD({GND,\w_sram_a0[9] ,\w_sram_a0[8] ,\w_sram_a0[7] ,\w_sram_a1[6] ,\w_sram_a1[5] ,\w_sram_a1[4]_3 ,\w_sram_a1[3]_3 ,\w_sram_a1[2]_3 ,\w_sram_a1[1]_3 ,\w_sram_a1[0]_3 ,GND,GND,GND}),
.WRE(w_sram_we1),
.CLK(clk_3),
.CE(VCC),
.OCE(GND),
.RESET(GND),
.DO({ram_array_4_DO31_0,ram_array_4_DO30_0,ram_array_4_DO29_0,ram_array_4_DO28_0,ram_array_4_DO27_0,ram_array_4_DO26_0,ram_array_4_DO25_0,ram_array_4_DO24_0,ram_array_4_DO23_0,ram_array_4_DO22_0,ram_array_4_DO21_0,ram_array_4_DO20_0,ram_array_4_DO19_0,ram_array_4_DO18_0,ram_array_4_DO17_0,ram_array_4_DO16_0,ram_array_4_DO15_0,ram_array_4_DO14_0,ram_array_4_DO13_0,ram_array_4_DO12_0,ram_array_4_DO11_0,ram_array_4_DO10_0,ram_array_4_DO9_0,ram_array_4_DO8_0,ram_array_4_DO7_0,ram_array_4_DO6_0,ram_array_4_DO5_0,ram_array_4_DO4_0,ram_array_4_DO3_0,ram_array_4_DO2_0,ram_array_4_DO1_0,ram_array_5}) 
);
defparam ram_array_ins14291.BIT_WIDTH=8;
defparam ram_array_ins14291.INIT_RAM_00=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_array_ins14291.READ_MODE=1'b0;
defparam ram_array_ins14291.RESET_MODE="SYNC";
defparam ram_array_ins14291.WRITE_MODE=2'b00;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0  (clk_3,n192,n84,\reg_noise_frequency0[1] ,\reg_noise_frequency0[2] ,\reg_noise_frequency0[3] ,\reg_noise_frequency0[4] ,\reg_noise_frequency0[0] ,\ff_noise[17] );
input clk_3;
input n192;
input n84;
input \reg_noise_frequency0[1] ;
input \reg_noise_frequency0[2] ;
input \reg_noise_frequency0[3] ;
input \reg_noise_frequency0[4] ;
input \reg_noise_frequency0[0] ;
output \ff_noise[17] ;
wire \ff_counter[3] ;
wire \ff_counter[2] ;
wire \ff_counter[1] ;
wire \ff_counter[0] ;
wire \ff_noise[16] ;
wire \ff_noise[15] ;
wire \ff_noise[14] ;
wire \ff_noise[13] ;
wire \ff_noise[12] ;
wire \ff_noise[11] ;
wire \ff_noise[10] ;
wire \ff_noise[9] ;
wire \ff_noise[8] ;
wire \ff_noise[7] ;
wire \ff_noise[6] ;
wire \ff_noise[5] ;
wire \ff_noise[4] ;
wire \ff_noise[3] ;
wire \ff_noise[2] ;
wire \ff_noise[1] ;
wire \ff_noise[0] ;
wire \ff_counter[4] ;
wire \ff_noise[17] ;
wire \w_count_next[0]_1 ;
wire \w_count_next[1]_1 ;
wire \w_count_next[2]_1 ;
wire \w_count_next[3]_1 ;
wire w_noise_0;
wire n33_5;
wire \w_count_next[1]_1_11 ;
wire \w_count_next[2]_1_11 ;
wire \w_count_next[3]_1_9 ;
wire \w_count_next[3]_1_11 ;
wire w_noise_0_7;
wire w_noise_0_9;
wire w_noise_0_11;
wire w_noise_0_13;
wire w_noise_0_15;
wire add_21_2_O0;
wire n33;
wire VCC;
wire GND;
DFFCE \ff_counter[3]_ins11736  (
.D(\w_count_next[2]_1 ),
.CLK(clk_3),
.CE(n192),
.CLEAR(n84),
.Q(\ff_counter[3] ) 
);
DFFCE \ff_counter[2]_ins11737  (
.D(\w_count_next[1]_1 ),
.CLK(clk_3),
.CE(n192),
.CLEAR(n84),
.Q(\ff_counter[2] ) 
);
DFFCE \ff_counter[1]_ins11738  (
.D(\w_count_next[0]_1 ),
.CLK(clk_3),
.CE(n192),
.CLEAR(n84),
.Q(\ff_counter[1] ) 
);
DFFCE \ff_counter[0]_ins11739  (
.D(add_21_2_O0),
.CLK(clk_3),
.CE(n192),
.CLEAR(n84),
.Q(\ff_counter[0] ) 
);
DFFPE \ff_noise[16]_ins11740  (
.D(\ff_noise[15] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[16] ) 
);
DFFPE \ff_noise[15]_ins11741  (
.D(\ff_noise[14] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[15] ) 
);
DFFPE \ff_noise[14]_ins11742  (
.D(\ff_noise[13] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[14] ) 
);
DFFPE \ff_noise[13]_ins11743  (
.D(\ff_noise[12] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[13] ) 
);
DFFPE \ff_noise[12]_ins11744  (
.D(\ff_noise[11] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[12] ) 
);
DFFPE \ff_noise[11]_ins11745  (
.D(\ff_noise[10] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[11] ) 
);
DFFPE \ff_noise[10]_ins11746  (
.D(\ff_noise[9] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[10] ) 
);
DFFPE \ff_noise[9]_ins11747  (
.D(\ff_noise[8] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[9] ) 
);
DFFPE \ff_noise[8]_ins11748  (
.D(\ff_noise[7] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[8] ) 
);
DFFPE \ff_noise[7]_ins11749  (
.D(\ff_noise[6] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[7] ) 
);
DFFPE \ff_noise[6]_ins11750  (
.D(\ff_noise[5] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[6] ) 
);
DFFPE \ff_noise[5]_ins11751  (
.D(\ff_noise[4] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[5] ) 
);
DFFPE \ff_noise[4]_ins11752  (
.D(\ff_noise[3] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[4] ) 
);
DFFPE \ff_noise[3]_ins11753  (
.D(\ff_noise[2] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[3] ) 
);
DFFPE \ff_noise[2]_ins11754  (
.D(\ff_noise[1] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[2] ) 
);
DFFPE \ff_noise[1]_ins11755  (
.D(\ff_noise[0] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[1] ) 
);
DFFPE \ff_noise[0]_ins11756  (
.D(w_noise_0),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[0] ) 
);
DFFCE \ff_counter[4]_ins11757  (
.D(\w_count_next[3]_1 ),
.CLK(clk_3),
.CE(n192),
.CLEAR(n84),
.Q(\ff_counter[4] ) 
);
DFFPE \ff_noise[17]_ins11758  (
.D(\ff_noise[16] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[17] ) 
);
LUT4 \w_count_next[0]_1_ins16884  (
.I0(\reg_noise_frequency0[1] ),
.I1(n33_5),
.I2(\ff_counter[1] ),
.I3(add_21_2_O0),
.F(\w_count_next[0]_1 ) 
);
defparam \w_count_next[0]_1_ins16884 .INIT=16'h07F8;
LUT4 \w_count_next[1]_1_ins16885  (
.I0(\reg_noise_frequency0[2] ),
.I1(n33_5),
.I2(\ff_counter[2] ),
.I3(\w_count_next[1]_1_11 ),
.F(\w_count_next[1]_1 ) 
);
defparam \w_count_next[1]_1_ins16885 .INIT=16'h07F8;
LUT4 \w_count_next[2]_1_ins16886  (
.I0(\reg_noise_frequency0[3] ),
.I1(n33_5),
.I2(\ff_counter[3] ),
.I3(\w_count_next[2]_1_11 ),
.F(\w_count_next[2]_1 ) 
);
defparam \w_count_next[2]_1_ins16886 .INIT=16'h07F8;
LUT4 \w_count_next[3]_1_ins16887  (
.I0(\reg_noise_frequency0[4] ),
.I1(\w_count_next[3]_1_9 ),
.I2(\ff_counter[4] ),
.I3(\w_count_next[3]_1_11 ),
.F(\w_count_next[3]_1 ) 
);
defparam \w_count_next[3]_1_ins16887 .INIT=16'h07F8;
LUT3 w_noise_0_ins17011 (
.I0(w_noise_0_7),
.I1(\ff_noise[17] ),
.I2(\ff_noise[14] ),
.F(w_noise_0) 
);
defparam w_noise_0_ins17011.INIT=8'h3E;
LUT2 n33_ins17114 (
.I0(\ff_counter[4] ),
.I1(\w_count_next[3]_1_9 ),
.F(n33_5) 
);
defparam n33_ins17114.INIT=4'h4;
LUT4 \w_count_next[1]_1_ins17327  (
.I0(n33_5),
.I1(\reg_noise_frequency0[1] ),
.I2(\ff_counter[1] ),
.I3(add_21_2_O0),
.F(\w_count_next[1]_1_11 ) 
);
defparam \w_count_next[1]_1_ins17327 .INIT=16'h0700;
LUT4 \w_count_next[2]_1_ins17328  (
.I0(n33_5),
.I1(\reg_noise_frequency0[2] ),
.I2(\ff_counter[2] ),
.I3(\w_count_next[1]_1_11 ),
.F(\w_count_next[2]_1_11 ) 
);
defparam \w_count_next[2]_1_ins17328 .INIT=16'h0700;
LUT4 \w_count_next[3]_1_ins17329  (
.I0(\ff_counter[3] ),
.I1(\ff_counter[2] ),
.I2(\ff_counter[1] ),
.I3(\ff_counter[0] ),
.F(\w_count_next[3]_1_9 ) 
);
defparam \w_count_next[3]_1_ins17329 .INIT=16'h0001;
LUT4 \w_count_next[3]_1_ins17330  (
.I0(n33_5),
.I1(\reg_noise_frequency0[3] ),
.I2(\ff_counter[3] ),
.I3(\w_count_next[2]_1_11 ),
.F(\w_count_next[3]_1_11 ) 
);
defparam \w_count_next[3]_1_ins17330 .INIT=16'h0700;
LUT4 w_noise_0_ins17390 (
.I0(w_noise_0_9),
.I1(w_noise_0_11),
.I2(w_noise_0_13),
.I3(w_noise_0_15),
.F(w_noise_0_7) 
);
defparam w_noise_0_ins17390.INIT=16'h8000;
LUT4 w_noise_0_ins17627 (
.I0(\ff_noise[0] ),
.I1(\ff_noise[1] ),
.I2(\ff_noise[2] ),
.I3(\ff_noise[3] ),
.F(w_noise_0_9) 
);
defparam w_noise_0_ins17627.INIT=16'h0001;
LUT4 w_noise_0_ins17628 (
.I0(\ff_noise[8] ),
.I1(\ff_noise[9] ),
.I2(\ff_noise[10] ),
.I3(\ff_noise[11] ),
.F(w_noise_0_11) 
);
defparam w_noise_0_ins17628.INIT=16'h0001;
LUT4 w_noise_0_ins17629 (
.I0(\ff_noise[12] ),
.I1(\ff_noise[13] ),
.I2(\ff_noise[15] ),
.I3(\ff_noise[16] ),
.F(w_noise_0_13) 
);
defparam w_noise_0_ins17629.INIT=16'h0001;
LUT4 w_noise_0_ins17630 (
.I0(\ff_noise[4] ),
.I1(\ff_noise[5] ),
.I2(\ff_noise[6] ),
.I3(\ff_noise[7] ),
.F(w_noise_0_15) 
);
defparam w_noise_0_ins17630.INIT=16'h0001;
LUT4 add_21_2_O0_ins17970 (
.I0(\ff_counter[4] ),
.I1(\w_count_next[3]_1_9 ),
.I2(\reg_noise_frequency0[0] ),
.I3(\ff_counter[0] ),
.F(add_21_2_O0) 
);
defparam add_21_2_O0_ins17970.INIT=16'h00BF;
LUT3 n33_ins17971 (
.I0(n192),
.I1(\ff_counter[4] ),
.I2(\w_count_next[3]_1_9 ),
.F(n33) 
);
defparam n33_ins17971.INIT=8'h20;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1  (clk_3,n192,n84,\reg_noise_frequency1[1] ,\reg_noise_frequency1[2] ,\reg_noise_frequency1[3] ,\reg_noise_frequency1[4] ,\reg_noise_frequency1[0] ,\ff_noise[17]_3 );
input clk_3;
input n192;
input n84;
input \reg_noise_frequency1[1] ;
input \reg_noise_frequency1[2] ;
input \reg_noise_frequency1[3] ;
input \reg_noise_frequency1[4] ;
input \reg_noise_frequency1[0] ;
output \ff_noise[17]_3 ;
wire \ff_counter[3]_3 ;
wire \ff_counter[2]_3 ;
wire \ff_counter[1]_3 ;
wire \ff_counter[0]_3 ;
wire \ff_noise[16]_3 ;
wire \ff_noise[15]_3 ;
wire \ff_noise[14]_3 ;
wire \ff_noise[13]_3 ;
wire \ff_noise[12]_3 ;
wire \ff_noise[11]_3 ;
wire \ff_noise[10]_3 ;
wire \ff_noise[9]_3 ;
wire \ff_noise[8]_3 ;
wire \ff_noise[7]_3 ;
wire \ff_noise[6]_3 ;
wire \ff_noise[5]_3 ;
wire \ff_noise[4]_3 ;
wire \ff_noise[3]_3 ;
wire \ff_noise[2]_3 ;
wire \ff_noise[1]_3 ;
wire \ff_noise[0]_3 ;
wire \ff_counter[4]_3 ;
wire \ff_noise[17]_3 ;
wire \w_count_next[0]_1_9 ;
wire \w_count_next[1]_1_9 ;
wire \w_count_next[2]_1_9 ;
wire \w_count_next[3]_1_7 ;
wire w_noise_0_5;
wire n33_5_682;
wire \w_count_next[1]_1_11_683 ;
wire \w_count_next[2]_1_11_684 ;
wire \w_count_next[3]_1_9_685 ;
wire \w_count_next[3]_1_11_686 ;
wire w_noise_0_7_687;
wire w_noise_0_9_688;
wire w_noise_0_11_689;
wire w_noise_0_13_690;
wire w_noise_0_15_691;
wire add_21_2_O0_13;
wire n33_7;
wire VCC;
wire GND;
DFFCE \ff_counter[3]_ins11759  (
.D(\w_count_next[2]_1_9 ),
.CLK(clk_3),
.CE(n192),
.CLEAR(n84),
.Q(\ff_counter[3]_3 ) 
);
DFFCE \ff_counter[2]_ins11760  (
.D(\w_count_next[1]_1_9 ),
.CLK(clk_3),
.CE(n192),
.CLEAR(n84),
.Q(\ff_counter[2]_3 ) 
);
DFFCE \ff_counter[1]_ins11761  (
.D(\w_count_next[0]_1_9 ),
.CLK(clk_3),
.CE(n192),
.CLEAR(n84),
.Q(\ff_counter[1]_3 ) 
);
DFFCE \ff_counter[0]_ins11762  (
.D(add_21_2_O0_13),
.CLK(clk_3),
.CE(n192),
.CLEAR(n84),
.Q(\ff_counter[0]_3 ) 
);
DFFPE \ff_noise[16]_ins11763  (
.D(\ff_noise[15]_3 ),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[16]_3 ) 
);
DFFPE \ff_noise[15]_ins11764  (
.D(\ff_noise[14]_3 ),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[15]_3 ) 
);
DFFPE \ff_noise[14]_ins11765  (
.D(\ff_noise[13]_3 ),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[14]_3 ) 
);
DFFPE \ff_noise[13]_ins11766  (
.D(\ff_noise[12]_3 ),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[13]_3 ) 
);
DFFPE \ff_noise[12]_ins11767  (
.D(\ff_noise[11]_3 ),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[12]_3 ) 
);
DFFPE \ff_noise[11]_ins11768  (
.D(\ff_noise[10]_3 ),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[11]_3 ) 
);
DFFPE \ff_noise[10]_ins11769  (
.D(\ff_noise[9]_3 ),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[10]_3 ) 
);
DFFPE \ff_noise[9]_ins11770  (
.D(\ff_noise[8]_3 ),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[9]_3 ) 
);
DFFPE \ff_noise[8]_ins11771  (
.D(\ff_noise[7]_3 ),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[8]_3 ) 
);
DFFPE \ff_noise[7]_ins11772  (
.D(\ff_noise[6]_3 ),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[7]_3 ) 
);
DFFPE \ff_noise[6]_ins11773  (
.D(\ff_noise[5]_3 ),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[6]_3 ) 
);
DFFPE \ff_noise[5]_ins11774  (
.D(\ff_noise[4]_3 ),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[5]_3 ) 
);
DFFPE \ff_noise[4]_ins11775  (
.D(\ff_noise[3]_3 ),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[4]_3 ) 
);
DFFPE \ff_noise[3]_ins11776  (
.D(\ff_noise[2]_3 ),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[3]_3 ) 
);
DFFPE \ff_noise[2]_ins11777  (
.D(\ff_noise[1]_3 ),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[2]_3 ) 
);
DFFPE \ff_noise[1]_ins11778  (
.D(\ff_noise[0]_3 ),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[1]_3 ) 
);
DFFPE \ff_noise[0]_ins11779  (
.D(w_noise_0_5),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[0]_3 ) 
);
DFFCE \ff_counter[4]_ins11780  (
.D(\w_count_next[3]_1_7 ),
.CLK(clk_3),
.CE(n192),
.CLEAR(n84),
.Q(\ff_counter[4]_3 ) 
);
DFFPE \ff_noise[17]_ins11781  (
.D(\ff_noise[16]_3 ),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[17]_3 ) 
);
LUT4 \w_count_next[0]_1_ins16888  (
.I0(\reg_noise_frequency1[1] ),
.I1(n33_5_682),
.I2(\ff_counter[1]_3 ),
.I3(add_21_2_O0_13),
.F(\w_count_next[0]_1_9 ) 
);
defparam \w_count_next[0]_1_ins16888 .INIT=16'h07F8;
LUT4 \w_count_next[1]_1_ins16889  (
.I0(\reg_noise_frequency1[2] ),
.I1(n33_5_682),
.I2(\ff_counter[2]_3 ),
.I3(\w_count_next[1]_1_11_683 ),
.F(\w_count_next[1]_1_9 ) 
);
defparam \w_count_next[1]_1_ins16889 .INIT=16'h07F8;
LUT4 \w_count_next[2]_1_ins16890  (
.I0(\reg_noise_frequency1[3] ),
.I1(n33_5_682),
.I2(\ff_counter[3]_3 ),
.I3(\w_count_next[2]_1_11_684 ),
.F(\w_count_next[2]_1_9 ) 
);
defparam \w_count_next[2]_1_ins16890 .INIT=16'h07F8;
LUT4 \w_count_next[3]_1_ins16891  (
.I0(\reg_noise_frequency1[4] ),
.I1(\w_count_next[3]_1_9_685 ),
.I2(\ff_counter[4]_3 ),
.I3(\w_count_next[3]_1_11_686 ),
.F(\w_count_next[3]_1_7 ) 
);
defparam \w_count_next[3]_1_ins16891 .INIT=16'h07F8;
LUT3 w_noise_0_ins17010 (
.I0(w_noise_0_7_687),
.I1(\ff_noise[17]_3 ),
.I2(\ff_noise[14]_3 ),
.F(w_noise_0_5) 
);
defparam w_noise_0_ins17010.INIT=8'h3E;
LUT2 n33_ins17115 (
.I0(\ff_counter[4]_3 ),
.I1(\w_count_next[3]_1_9_685 ),
.F(n33_5_682) 
);
defparam n33_ins17115.INIT=4'h4;
LUT4 \w_count_next[1]_1_ins17331  (
.I0(n33_5_682),
.I1(\reg_noise_frequency1[1] ),
.I2(\ff_counter[1]_3 ),
.I3(add_21_2_O0_13),
.F(\w_count_next[1]_1_11_683 ) 
);
defparam \w_count_next[1]_1_ins17331 .INIT=16'h0700;
LUT4 \w_count_next[2]_1_ins17332  (
.I0(n33_5_682),
.I1(\reg_noise_frequency1[2] ),
.I2(\ff_counter[2]_3 ),
.I3(\w_count_next[1]_1_11_683 ),
.F(\w_count_next[2]_1_11_684 ) 
);
defparam \w_count_next[2]_1_ins17332 .INIT=16'h0700;
LUT4 \w_count_next[3]_1_ins17333  (
.I0(\ff_counter[3]_3 ),
.I1(\ff_counter[2]_3 ),
.I2(\ff_counter[1]_3 ),
.I3(\ff_counter[0]_3 ),
.F(\w_count_next[3]_1_9_685 ) 
);
defparam \w_count_next[3]_1_ins17333 .INIT=16'h0001;
LUT4 \w_count_next[3]_1_ins17334  (
.I0(n33_5_682),
.I1(\reg_noise_frequency1[3] ),
.I2(\ff_counter[3]_3 ),
.I3(\w_count_next[2]_1_11_684 ),
.F(\w_count_next[3]_1_11_686 ) 
);
defparam \w_count_next[3]_1_ins17334 .INIT=16'h0700;
LUT4 w_noise_0_ins17389 (
.I0(w_noise_0_9_688),
.I1(w_noise_0_11_689),
.I2(w_noise_0_13_690),
.I3(w_noise_0_15_691),
.F(w_noise_0_7_687) 
);
defparam w_noise_0_ins17389.INIT=16'h8000;
LUT4 w_noise_0_ins17623 (
.I0(\ff_noise[0]_3 ),
.I1(\ff_noise[1]_3 ),
.I2(\ff_noise[2]_3 ),
.I3(\ff_noise[3]_3 ),
.F(w_noise_0_9_688) 
);
defparam w_noise_0_ins17623.INIT=16'h0001;
LUT4 w_noise_0_ins17624 (
.I0(\ff_noise[8]_3 ),
.I1(\ff_noise[9]_3 ),
.I2(\ff_noise[10]_3 ),
.I3(\ff_noise[11]_3 ),
.F(w_noise_0_11_689) 
);
defparam w_noise_0_ins17624.INIT=16'h0001;
LUT4 w_noise_0_ins17625 (
.I0(\ff_noise[12]_3 ),
.I1(\ff_noise[13]_3 ),
.I2(\ff_noise[15]_3 ),
.I3(\ff_noise[16]_3 ),
.F(w_noise_0_13_690) 
);
defparam w_noise_0_ins17625.INIT=16'h0001;
LUT4 w_noise_0_ins17626 (
.I0(\ff_noise[4]_3 ),
.I1(\ff_noise[5]_3 ),
.I2(\ff_noise[6]_3 ),
.I3(\ff_noise[7]_3 ),
.F(w_noise_0_15_691) 
);
defparam w_noise_0_ins17626.INIT=16'h0001;
LUT4 add_21_2_O0_ins17972 (
.I0(\ff_counter[4]_3 ),
.I1(\w_count_next[3]_1_9_685 ),
.I2(\reg_noise_frequency1[0] ),
.I3(\ff_counter[0]_3 ),
.F(add_21_2_O0_13) 
);
defparam add_21_2_O0_ins17972.INIT=16'h00BF;
LUT3 n33_ins17973 (
.I0(n192),
.I1(\ff_counter[4]_3 ),
.I2(\w_count_next[3]_1_9_685 ),
.F(n33_7) 
);
defparam n33_ins17973.INIT=8'h20;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2  (clk_3,n192,n84,\reg_noise_frequency2[1] ,\reg_noise_frequency2[2] ,\reg_noise_frequency2[3] ,\reg_noise_frequency2[4] ,\reg_noise_frequency2[0] ,\ff_noise[17]_3_12 );
input clk_3;
input n192;
input n84;
input \reg_noise_frequency2[1] ;
input \reg_noise_frequency2[2] ;
input \reg_noise_frequency2[3] ;
input \reg_noise_frequency2[4] ;
input \reg_noise_frequency2[0] ;
output \ff_noise[17]_3_12 ;
wire \ff_counter[3]_3_693 ;
wire \ff_counter[2]_3_695 ;
wire \ff_counter[1]_3_697 ;
wire \ff_counter[0]_3_699 ;
wire \ff_noise[16]_3_702 ;
wire \ff_noise[15]_3_700 ;
wire \ff_noise[14]_3_703 ;
wire \ff_noise[13]_3_704 ;
wire \ff_noise[12]_3_705 ;
wire \ff_noise[11]_3_706 ;
wire \ff_noise[10]_3_707 ;
wire \ff_noise[9]_3_708 ;
wire \ff_noise[8]_3_709 ;
wire \ff_noise[7]_3_710 ;
wire \ff_noise[6]_3_711 ;
wire \ff_noise[5]_3_712 ;
wire \ff_noise[4]_3_713 ;
wire \ff_noise[3]_3_714 ;
wire \ff_noise[2]_3_715 ;
wire \ff_noise[1]_3_716 ;
wire \ff_noise[0]_3_717 ;
wire \ff_counter[4]_3_720 ;
wire \ff_noise[17]_3_12 ;
wire \w_count_next[0]_1_9_696 ;
wire \w_count_next[1]_1_9_694 ;
wire \w_count_next[2]_1_9_692 ;
wire \w_count_next[3]_1_7_719 ;
wire w_noise_0_5_718;
wire n33_5_721;
wire \w_count_next[1]_1_11_722 ;
wire \w_count_next[2]_1_11_723 ;
wire \w_count_next[3]_1_9_724 ;
wire \w_count_next[3]_1_11_725 ;
wire w_noise_0_7_726;
wire w_noise_0_9_727;
wire w_noise_0_11_728;
wire w_noise_0_13_729;
wire w_noise_0_15_730;
wire add_21_2_O0_13_698;
wire n33_7_701;
wire VCC;
wire GND;
DFFCE \ff_counter[3]_ins11782  (
.D(\w_count_next[2]_1_9_692 ),
.CLK(clk_3),
.CE(n192),
.CLEAR(n84),
.Q(\ff_counter[3]_3_693 ) 
);
DFFCE \ff_counter[2]_ins11783  (
.D(\w_count_next[1]_1_9_694 ),
.CLK(clk_3),
.CE(n192),
.CLEAR(n84),
.Q(\ff_counter[2]_3_695 ) 
);
DFFCE \ff_counter[1]_ins11784  (
.D(\w_count_next[0]_1_9_696 ),
.CLK(clk_3),
.CE(n192),
.CLEAR(n84),
.Q(\ff_counter[1]_3_697 ) 
);
DFFCE \ff_counter[0]_ins11785  (
.D(add_21_2_O0_13_698),
.CLK(clk_3),
.CE(n192),
.CLEAR(n84),
.Q(\ff_counter[0]_3_699 ) 
);
DFFPE \ff_noise[16]_ins11786  (
.D(\ff_noise[15]_3_700 ),
.CLK(clk_3),
.CE(n33_7_701),
.PRESET(n84),
.Q(\ff_noise[16]_3_702 ) 
);
DFFPE \ff_noise[15]_ins11787  (
.D(\ff_noise[14]_3_703 ),
.CLK(clk_3),
.CE(n33_7_701),
.PRESET(n84),
.Q(\ff_noise[15]_3_700 ) 
);
DFFPE \ff_noise[14]_ins11788  (
.D(\ff_noise[13]_3_704 ),
.CLK(clk_3),
.CE(n33_7_701),
.PRESET(n84),
.Q(\ff_noise[14]_3_703 ) 
);
DFFPE \ff_noise[13]_ins11789  (
.D(\ff_noise[12]_3_705 ),
.CLK(clk_3),
.CE(n33_7_701),
.PRESET(n84),
.Q(\ff_noise[13]_3_704 ) 
);
DFFPE \ff_noise[12]_ins11790  (
.D(\ff_noise[11]_3_706 ),
.CLK(clk_3),
.CE(n33_7_701),
.PRESET(n84),
.Q(\ff_noise[12]_3_705 ) 
);
DFFPE \ff_noise[11]_ins11791  (
.D(\ff_noise[10]_3_707 ),
.CLK(clk_3),
.CE(n33_7_701),
.PRESET(n84),
.Q(\ff_noise[11]_3_706 ) 
);
DFFPE \ff_noise[10]_ins11792  (
.D(\ff_noise[9]_3_708 ),
.CLK(clk_3),
.CE(n33_7_701),
.PRESET(n84),
.Q(\ff_noise[10]_3_707 ) 
);
DFFPE \ff_noise[9]_ins11793  (
.D(\ff_noise[8]_3_709 ),
.CLK(clk_3),
.CE(n33_7_701),
.PRESET(n84),
.Q(\ff_noise[9]_3_708 ) 
);
DFFPE \ff_noise[8]_ins11794  (
.D(\ff_noise[7]_3_710 ),
.CLK(clk_3),
.CE(n33_7_701),
.PRESET(n84),
.Q(\ff_noise[8]_3_709 ) 
);
DFFPE \ff_noise[7]_ins11795  (
.D(\ff_noise[6]_3_711 ),
.CLK(clk_3),
.CE(n33_7_701),
.PRESET(n84),
.Q(\ff_noise[7]_3_710 ) 
);
DFFPE \ff_noise[6]_ins11796  (
.D(\ff_noise[5]_3_712 ),
.CLK(clk_3),
.CE(n33_7_701),
.PRESET(n84),
.Q(\ff_noise[6]_3_711 ) 
);
DFFPE \ff_noise[5]_ins11797  (
.D(\ff_noise[4]_3_713 ),
.CLK(clk_3),
.CE(n33_7_701),
.PRESET(n84),
.Q(\ff_noise[5]_3_712 ) 
);
DFFPE \ff_noise[4]_ins11798  (
.D(\ff_noise[3]_3_714 ),
.CLK(clk_3),
.CE(n33_7_701),
.PRESET(n84),
.Q(\ff_noise[4]_3_713 ) 
);
DFFPE \ff_noise[3]_ins11799  (
.D(\ff_noise[2]_3_715 ),
.CLK(clk_3),
.CE(n33_7_701),
.PRESET(n84),
.Q(\ff_noise[3]_3_714 ) 
);
DFFPE \ff_noise[2]_ins11800  (
.D(\ff_noise[1]_3_716 ),
.CLK(clk_3),
.CE(n33_7_701),
.PRESET(n84),
.Q(\ff_noise[2]_3_715 ) 
);
DFFPE \ff_noise[1]_ins11801  (
.D(\ff_noise[0]_3_717 ),
.CLK(clk_3),
.CE(n33_7_701),
.PRESET(n84),
.Q(\ff_noise[1]_3_716 ) 
);
DFFPE \ff_noise[0]_ins11802  (
.D(w_noise_0_5_718),
.CLK(clk_3),
.CE(n33_7_701),
.PRESET(n84),
.Q(\ff_noise[0]_3_717 ) 
);
DFFCE \ff_counter[4]_ins11803  (
.D(\w_count_next[3]_1_7_719 ),
.CLK(clk_3),
.CE(n192),
.CLEAR(n84),
.Q(\ff_counter[4]_3_720 ) 
);
DFFPE \ff_noise[17]_ins11804  (
.D(\ff_noise[16]_3_702 ),
.CLK(clk_3),
.CE(n33_7_701),
.PRESET(n84),
.Q(\ff_noise[17]_3_12 ) 
);
LUT4 \w_count_next[0]_1_ins16892  (
.I0(\reg_noise_frequency2[1] ),
.I1(n33_5_721),
.I2(\ff_counter[1]_3_697 ),
.I3(add_21_2_O0_13_698),
.F(\w_count_next[0]_1_9_696 ) 
);
defparam \w_count_next[0]_1_ins16892 .INIT=16'h07F8;
LUT4 \w_count_next[1]_1_ins16893  (
.I0(\reg_noise_frequency2[2] ),
.I1(n33_5_721),
.I2(\ff_counter[2]_3_695 ),
.I3(\w_count_next[1]_1_11_722 ),
.F(\w_count_next[1]_1_9_694 ) 
);
defparam \w_count_next[1]_1_ins16893 .INIT=16'h07F8;
LUT4 \w_count_next[2]_1_ins16894  (
.I0(\reg_noise_frequency2[3] ),
.I1(n33_5_721),
.I2(\ff_counter[3]_3_693 ),
.I3(\w_count_next[2]_1_11_723 ),
.F(\w_count_next[2]_1_9_692 ) 
);
defparam \w_count_next[2]_1_ins16894 .INIT=16'h07F8;
LUT4 \w_count_next[3]_1_ins16895  (
.I0(\reg_noise_frequency2[4] ),
.I1(\w_count_next[3]_1_9_724 ),
.I2(\ff_counter[4]_3_720 ),
.I3(\w_count_next[3]_1_11_725 ),
.F(\w_count_next[3]_1_7_719 ) 
);
defparam \w_count_next[3]_1_ins16895 .INIT=16'h07F8;
LUT3 w_noise_0_ins17009 (
.I0(w_noise_0_7_726),
.I1(\ff_noise[17]_3_12 ),
.I2(\ff_noise[14]_3_703 ),
.F(w_noise_0_5_718) 
);
defparam w_noise_0_ins17009.INIT=8'h3E;
LUT2 n33_ins17116 (
.I0(\ff_counter[4]_3_720 ),
.I1(\w_count_next[3]_1_9_724 ),
.F(n33_5_721) 
);
defparam n33_ins17116.INIT=4'h4;
LUT4 \w_count_next[1]_1_ins17335  (
.I0(n33_5_721),
.I1(\reg_noise_frequency2[1] ),
.I2(\ff_counter[1]_3_697 ),
.I3(add_21_2_O0_13_698),
.F(\w_count_next[1]_1_11_722 ) 
);
defparam \w_count_next[1]_1_ins17335 .INIT=16'h0700;
LUT4 \w_count_next[2]_1_ins17336  (
.I0(n33_5_721),
.I1(\reg_noise_frequency2[2] ),
.I2(\ff_counter[2]_3_695 ),
.I3(\w_count_next[1]_1_11_722 ),
.F(\w_count_next[2]_1_11_723 ) 
);
defparam \w_count_next[2]_1_ins17336 .INIT=16'h0700;
LUT4 \w_count_next[3]_1_ins17337  (
.I0(\ff_counter[3]_3_693 ),
.I1(\ff_counter[2]_3_695 ),
.I2(\ff_counter[1]_3_697 ),
.I3(\ff_counter[0]_3_699 ),
.F(\w_count_next[3]_1_9_724 ) 
);
defparam \w_count_next[3]_1_ins17337 .INIT=16'h0001;
LUT4 \w_count_next[3]_1_ins17338  (
.I0(n33_5_721),
.I1(\reg_noise_frequency2[3] ),
.I2(\ff_counter[3]_3_693 ),
.I3(\w_count_next[2]_1_11_723 ),
.F(\w_count_next[3]_1_11_725 ) 
);
defparam \w_count_next[3]_1_ins17338 .INIT=16'h0700;
LUT4 w_noise_0_ins17388 (
.I0(w_noise_0_9_727),
.I1(w_noise_0_11_728),
.I2(w_noise_0_13_729),
.I3(w_noise_0_15_730),
.F(w_noise_0_7_726) 
);
defparam w_noise_0_ins17388.INIT=16'h8000;
LUT4 w_noise_0_ins17619 (
.I0(\ff_noise[0]_3_717 ),
.I1(\ff_noise[1]_3_716 ),
.I2(\ff_noise[2]_3_715 ),
.I3(\ff_noise[3]_3_714 ),
.F(w_noise_0_9_727) 
);
defparam w_noise_0_ins17619.INIT=16'h0001;
LUT4 w_noise_0_ins17620 (
.I0(\ff_noise[8]_3_709 ),
.I1(\ff_noise[9]_3_708 ),
.I2(\ff_noise[10]_3_707 ),
.I3(\ff_noise[11]_3_706 ),
.F(w_noise_0_11_728) 
);
defparam w_noise_0_ins17620.INIT=16'h0001;
LUT4 w_noise_0_ins17621 (
.I0(\ff_noise[12]_3_705 ),
.I1(\ff_noise[13]_3_704 ),
.I2(\ff_noise[15]_3_700 ),
.I3(\ff_noise[16]_3_702 ),
.F(w_noise_0_13_729) 
);
defparam w_noise_0_ins17621.INIT=16'h0001;
LUT4 w_noise_0_ins17622 (
.I0(\ff_noise[4]_3_713 ),
.I1(\ff_noise[5]_3_712 ),
.I2(\ff_noise[6]_3_711 ),
.I3(\ff_noise[7]_3_710 ),
.F(w_noise_0_15_730) 
);
defparam w_noise_0_ins17622.INIT=16'h0001;
LUT4 add_21_2_O0_ins17974 (
.I0(\ff_counter[4]_3_720 ),
.I1(\w_count_next[3]_1_9_724 ),
.I2(\reg_noise_frequency2[0] ),
.I3(\ff_counter[0]_3_699 ),
.F(add_21_2_O0_13_698) 
);
defparam add_21_2_O0_ins17974.INIT=16'h00BF;
LUT3 n33_ins17975 (
.I0(n192),
.I1(\ff_counter[4]_3_720 ),
.I2(\w_count_next[3]_1_9_724 ),
.F(n33_7_701) 
);
defparam n33_ins17975.INIT=8'h20;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3  (clk_3,n192,n84,\reg_noise_frequency3[1] ,\reg_noise_frequency3[2] ,\reg_noise_frequency3[3] ,\reg_noise_frequency3[4] ,\reg_noise_frequency3[0] ,\ff_noise[17]_3_13 );
input clk_3;
input n192;
input n84;
input \reg_noise_frequency3[1] ;
input \reg_noise_frequency3[2] ;
input \reg_noise_frequency3[3] ;
input \reg_noise_frequency3[4] ;
input \reg_noise_frequency3[0] ;
output \ff_noise[17]_3_13 ;
wire \ff_counter[3]_3_732 ;
wire \ff_counter[2]_3_734 ;
wire \ff_counter[1]_3_736 ;
wire \ff_counter[0]_3_738 ;
wire \ff_noise[16]_3_741 ;
wire \ff_noise[15]_3_739 ;
wire \ff_noise[14]_3_742 ;
wire \ff_noise[13]_3_743 ;
wire \ff_noise[12]_3_744 ;
wire \ff_noise[11]_3_745 ;
wire \ff_noise[10]_3_746 ;
wire \ff_noise[9]_3_747 ;
wire \ff_noise[8]_3_748 ;
wire \ff_noise[7]_3_749 ;
wire \ff_noise[6]_3_750 ;
wire \ff_noise[5]_3_751 ;
wire \ff_noise[4]_3_752 ;
wire \ff_noise[3]_3_753 ;
wire \ff_noise[2]_3_754 ;
wire \ff_noise[1]_3_755 ;
wire \ff_noise[0]_3_756 ;
wire \ff_counter[4]_3_759 ;
wire \ff_noise[17]_3_13 ;
wire \w_count_next[0]_1_9_735 ;
wire \w_count_next[1]_1_9_733 ;
wire \w_count_next[2]_1_9_731 ;
wire \w_count_next[3]_1_7_758 ;
wire w_noise_0_5_757;
wire n33_5_760;
wire \w_count_next[1]_1_11_761 ;
wire \w_count_next[2]_1_11_762 ;
wire \w_count_next[3]_1_9_763 ;
wire \w_count_next[3]_1_11_764 ;
wire w_noise_0_7_765;
wire w_noise_0_9_766;
wire w_noise_0_11_767;
wire w_noise_0_13_768;
wire w_noise_0_15_769;
wire add_21_2_O0_13_737;
wire n33_7_740;
wire VCC;
wire GND;
DFFCE \ff_counter[3]_ins11805  (
.D(\w_count_next[2]_1_9_731 ),
.CLK(clk_3),
.CE(n192),
.CLEAR(n84),
.Q(\ff_counter[3]_3_732 ) 
);
DFFCE \ff_counter[2]_ins11806  (
.D(\w_count_next[1]_1_9_733 ),
.CLK(clk_3),
.CE(n192),
.CLEAR(n84),
.Q(\ff_counter[2]_3_734 ) 
);
DFFCE \ff_counter[1]_ins11807  (
.D(\w_count_next[0]_1_9_735 ),
.CLK(clk_3),
.CE(n192),
.CLEAR(n84),
.Q(\ff_counter[1]_3_736 ) 
);
DFFCE \ff_counter[0]_ins11808  (
.D(add_21_2_O0_13_737),
.CLK(clk_3),
.CE(n192),
.CLEAR(n84),
.Q(\ff_counter[0]_3_738 ) 
);
DFFPE \ff_noise[16]_ins11809  (
.D(\ff_noise[15]_3_739 ),
.CLK(clk_3),
.CE(n33_7_740),
.PRESET(n84),
.Q(\ff_noise[16]_3_741 ) 
);
DFFPE \ff_noise[15]_ins11810  (
.D(\ff_noise[14]_3_742 ),
.CLK(clk_3),
.CE(n33_7_740),
.PRESET(n84),
.Q(\ff_noise[15]_3_739 ) 
);
DFFPE \ff_noise[14]_ins11811  (
.D(\ff_noise[13]_3_743 ),
.CLK(clk_3),
.CE(n33_7_740),
.PRESET(n84),
.Q(\ff_noise[14]_3_742 ) 
);
DFFPE \ff_noise[13]_ins11812  (
.D(\ff_noise[12]_3_744 ),
.CLK(clk_3),
.CE(n33_7_740),
.PRESET(n84),
.Q(\ff_noise[13]_3_743 ) 
);
DFFPE \ff_noise[12]_ins11813  (
.D(\ff_noise[11]_3_745 ),
.CLK(clk_3),
.CE(n33_7_740),
.PRESET(n84),
.Q(\ff_noise[12]_3_744 ) 
);
DFFPE \ff_noise[11]_ins11814  (
.D(\ff_noise[10]_3_746 ),
.CLK(clk_3),
.CE(n33_7_740),
.PRESET(n84),
.Q(\ff_noise[11]_3_745 ) 
);
DFFPE \ff_noise[10]_ins11815  (
.D(\ff_noise[9]_3_747 ),
.CLK(clk_3),
.CE(n33_7_740),
.PRESET(n84),
.Q(\ff_noise[10]_3_746 ) 
);
DFFPE \ff_noise[9]_ins11816  (
.D(\ff_noise[8]_3_748 ),
.CLK(clk_3),
.CE(n33_7_740),
.PRESET(n84),
.Q(\ff_noise[9]_3_747 ) 
);
DFFPE \ff_noise[8]_ins11817  (
.D(\ff_noise[7]_3_749 ),
.CLK(clk_3),
.CE(n33_7_740),
.PRESET(n84),
.Q(\ff_noise[8]_3_748 ) 
);
DFFPE \ff_noise[7]_ins11818  (
.D(\ff_noise[6]_3_750 ),
.CLK(clk_3),
.CE(n33_7_740),
.PRESET(n84),
.Q(\ff_noise[7]_3_749 ) 
);
DFFPE \ff_noise[6]_ins11819  (
.D(\ff_noise[5]_3_751 ),
.CLK(clk_3),
.CE(n33_7_740),
.PRESET(n84),
.Q(\ff_noise[6]_3_750 ) 
);
DFFPE \ff_noise[5]_ins11820  (
.D(\ff_noise[4]_3_752 ),
.CLK(clk_3),
.CE(n33_7_740),
.PRESET(n84),
.Q(\ff_noise[5]_3_751 ) 
);
DFFPE \ff_noise[4]_ins11821  (
.D(\ff_noise[3]_3_753 ),
.CLK(clk_3),
.CE(n33_7_740),
.PRESET(n84),
.Q(\ff_noise[4]_3_752 ) 
);
DFFPE \ff_noise[3]_ins11822  (
.D(\ff_noise[2]_3_754 ),
.CLK(clk_3),
.CE(n33_7_740),
.PRESET(n84),
.Q(\ff_noise[3]_3_753 ) 
);
DFFPE \ff_noise[2]_ins11823  (
.D(\ff_noise[1]_3_755 ),
.CLK(clk_3),
.CE(n33_7_740),
.PRESET(n84),
.Q(\ff_noise[2]_3_754 ) 
);
DFFPE \ff_noise[1]_ins11824  (
.D(\ff_noise[0]_3_756 ),
.CLK(clk_3),
.CE(n33_7_740),
.PRESET(n84),
.Q(\ff_noise[1]_3_755 ) 
);
DFFPE \ff_noise[0]_ins11825  (
.D(w_noise_0_5_757),
.CLK(clk_3),
.CE(n33_7_740),
.PRESET(n84),
.Q(\ff_noise[0]_3_756 ) 
);
DFFCE \ff_counter[4]_ins11826  (
.D(\w_count_next[3]_1_7_758 ),
.CLK(clk_3),
.CE(n192),
.CLEAR(n84),
.Q(\ff_counter[4]_3_759 ) 
);
DFFPE \ff_noise[17]_ins11827  (
.D(\ff_noise[16]_3_741 ),
.CLK(clk_3),
.CE(n33_7_740),
.PRESET(n84),
.Q(\ff_noise[17]_3_13 ) 
);
LUT4 \w_count_next[0]_1_ins16896  (
.I0(\reg_noise_frequency3[1] ),
.I1(n33_5_760),
.I2(\ff_counter[1]_3_736 ),
.I3(add_21_2_O0_13_737),
.F(\w_count_next[0]_1_9_735 ) 
);
defparam \w_count_next[0]_1_ins16896 .INIT=16'h07F8;
LUT4 \w_count_next[1]_1_ins16897  (
.I0(\reg_noise_frequency3[2] ),
.I1(n33_5_760),
.I2(\ff_counter[2]_3_734 ),
.I3(\w_count_next[1]_1_11_761 ),
.F(\w_count_next[1]_1_9_733 ) 
);
defparam \w_count_next[1]_1_ins16897 .INIT=16'h07F8;
LUT4 \w_count_next[2]_1_ins16898  (
.I0(\reg_noise_frequency3[3] ),
.I1(n33_5_760),
.I2(\ff_counter[3]_3_732 ),
.I3(\w_count_next[2]_1_11_762 ),
.F(\w_count_next[2]_1_9_731 ) 
);
defparam \w_count_next[2]_1_ins16898 .INIT=16'h07F8;
LUT4 \w_count_next[3]_1_ins16899  (
.I0(\reg_noise_frequency3[4] ),
.I1(\w_count_next[3]_1_9_763 ),
.I2(\ff_counter[4]_3_759 ),
.I3(\w_count_next[3]_1_11_764 ),
.F(\w_count_next[3]_1_7_758 ) 
);
defparam \w_count_next[3]_1_ins16899 .INIT=16'h07F8;
LUT3 w_noise_0_ins17008 (
.I0(w_noise_0_7_765),
.I1(\ff_noise[17]_3_13 ),
.I2(\ff_noise[14]_3_742 ),
.F(w_noise_0_5_757) 
);
defparam w_noise_0_ins17008.INIT=8'h3E;
LUT2 n33_ins17117 (
.I0(\ff_counter[4]_3_759 ),
.I1(\w_count_next[3]_1_9_763 ),
.F(n33_5_760) 
);
defparam n33_ins17117.INIT=4'h4;
LUT4 \w_count_next[1]_1_ins17339  (
.I0(n33_5_760),
.I1(\reg_noise_frequency3[1] ),
.I2(\ff_counter[1]_3_736 ),
.I3(add_21_2_O0_13_737),
.F(\w_count_next[1]_1_11_761 ) 
);
defparam \w_count_next[1]_1_ins17339 .INIT=16'h0700;
LUT4 \w_count_next[2]_1_ins17340  (
.I0(n33_5_760),
.I1(\reg_noise_frequency3[2] ),
.I2(\ff_counter[2]_3_734 ),
.I3(\w_count_next[1]_1_11_761 ),
.F(\w_count_next[2]_1_11_762 ) 
);
defparam \w_count_next[2]_1_ins17340 .INIT=16'h0700;
LUT4 \w_count_next[3]_1_ins17341  (
.I0(\ff_counter[3]_3_732 ),
.I1(\ff_counter[2]_3_734 ),
.I2(\ff_counter[1]_3_736 ),
.I3(\ff_counter[0]_3_738 ),
.F(\w_count_next[3]_1_9_763 ) 
);
defparam \w_count_next[3]_1_ins17341 .INIT=16'h0001;
LUT4 \w_count_next[3]_1_ins17342  (
.I0(n33_5_760),
.I1(\reg_noise_frequency3[3] ),
.I2(\ff_counter[3]_3_732 ),
.I3(\w_count_next[2]_1_11_762 ),
.F(\w_count_next[3]_1_11_764 ) 
);
defparam \w_count_next[3]_1_ins17342 .INIT=16'h0700;
LUT4 w_noise_0_ins17387 (
.I0(w_noise_0_9_766),
.I1(w_noise_0_11_767),
.I2(w_noise_0_13_768),
.I3(w_noise_0_15_769),
.F(w_noise_0_7_765) 
);
defparam w_noise_0_ins17387.INIT=16'h8000;
LUT4 w_noise_0_ins17615 (
.I0(\ff_noise[0]_3_756 ),
.I1(\ff_noise[1]_3_755 ),
.I2(\ff_noise[2]_3_754 ),
.I3(\ff_noise[3]_3_753 ),
.F(w_noise_0_9_766) 
);
defparam w_noise_0_ins17615.INIT=16'h0001;
LUT4 w_noise_0_ins17616 (
.I0(\ff_noise[8]_3_748 ),
.I1(\ff_noise[9]_3_747 ),
.I2(\ff_noise[10]_3_746 ),
.I3(\ff_noise[11]_3_745 ),
.F(w_noise_0_11_767) 
);
defparam w_noise_0_ins17616.INIT=16'h0001;
LUT4 w_noise_0_ins17617 (
.I0(\ff_noise[12]_3_744 ),
.I1(\ff_noise[13]_3_743 ),
.I2(\ff_noise[15]_3_739 ),
.I3(\ff_noise[16]_3_741 ),
.F(w_noise_0_13_768) 
);
defparam w_noise_0_ins17617.INIT=16'h0001;
LUT4 w_noise_0_ins17618 (
.I0(\ff_noise[4]_3_752 ),
.I1(\ff_noise[5]_3_751 ),
.I2(\ff_noise[6]_3_750 ),
.I3(\ff_noise[7]_3_749 ),
.F(w_noise_0_15_769) 
);
defparam w_noise_0_ins17618.INIT=16'h0001;
LUT4 add_21_2_O0_ins17976 (
.I0(\ff_counter[4]_3_759 ),
.I1(\w_count_next[3]_1_9_763 ),
.I2(\reg_noise_frequency3[0] ),
.I3(\ff_counter[0]_3_738 ),
.F(add_21_2_O0_13_737) 
);
defparam add_21_2_O0_ins17976.INIT=16'h00BF;
LUT3 n33_ins17977 (
.I0(n192),
.I1(\ff_counter[4]_3_759 ),
.I2(\w_count_next[3]_1_9_763 ),
.F(n33_7_740) 
);
defparam n33_ins17977.INIT=8'h20;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_enable_selector0  (\ff_active[1] ,reg_noise_enable_a0,reg_noise_enable_b0,\ff_active[0] ,reg_noise_enable_c0,reg_noise_enable_d0,n3_3_664);
input \ff_active[1] ;
input reg_noise_enable_a0;
input reg_noise_enable_b0;
input \ff_active[0] ;
input reg_noise_enable_c0;
input reg_noise_enable_d0;
output n3_3_664;
wire n3_3_664;
wire n1_5_770;
wire n2_3_771;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins15819 (
.I0(n1_5_770),
.I1(n2_3_771),
.S0(\ff_active[1] ),
.O(n3_3_664) 
);
LUT3 n1_ins16299 (
.I0(reg_noise_enable_a0),
.I1(reg_noise_enable_b0),
.I2(\ff_active[0] ),
.F(n1_5_770) 
);
defparam n1_ins16299.INIT=8'hCA;
LUT3 n2_ins16300 (
.I0(reg_noise_enable_c0),
.I1(reg_noise_enable_d0),
.I2(\ff_active[0] ),
.F(n2_3_771) 
);
defparam n2_ins16300.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_enable_selector1  (\ff_active[1] ,ff_reg_noise_enable_a1,ff_reg_noise_enable_b1,\ff_active[0] ,ff_reg_noise_enable_c1,ff_reg_noise_enable_d1,n3_3_666);
input \ff_active[1] ;
input ff_reg_noise_enable_a1;
input ff_reg_noise_enable_b1;
input \ff_active[0] ;
input ff_reg_noise_enable_c1;
input ff_reg_noise_enable_d1;
output n3_3_666;
wire n3_3_666;
wire n1_5_772;
wire n2_3_773;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins15820 (
.I0(n1_5_772),
.I1(n2_3_773),
.S0(\ff_active[1] ),
.O(n3_3_666) 
);
LUT3 n1_ins16301 (
.I0(ff_reg_noise_enable_a1),
.I1(ff_reg_noise_enable_b1),
.I2(\ff_active[0] ),
.F(n1_5_772) 
);
defparam n1_ins16301.INIT=8'hCA;
LUT3 n2_ins16302 (
.I0(ff_reg_noise_enable_c1),
.I1(ff_reg_noise_enable_d1),
.I2(\ff_active[0] ),
.F(n2_3_773) 
);
defparam n2_ins16302.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_channel_selector0  (\ff_active[1] ,\reg_noise_sel_a0[1] ,\reg_noise_sel_b0[1] ,\ff_active[0] ,\reg_noise_sel_c0[1] ,\reg_noise_sel_d0[1] ,\reg_noise_sel_e0[1] ,o_29,\ff_active[2] ,\reg_noise_sel_a0[0] ,\reg_noise_sel_b0[0] ,\reg_noise_sel_c0[0] ,\reg_noise_sel_d0[0] ,n3_7_774,o_5_775);
input \ff_active[1] ;
input \reg_noise_sel_a0[1] ;
input \reg_noise_sel_b0[1] ;
input \ff_active[0] ;
input \reg_noise_sel_c0[1] ;
input \reg_noise_sel_d0[1] ;
input \reg_noise_sel_e0[1] ;
input o_29;
input \ff_active[2] ;
input \reg_noise_sel_a0[0] ;
input \reg_noise_sel_b0[0] ;
input \reg_noise_sel_c0[0] ;
input \reg_noise_sel_d0[0] ;
output n3_7_774;
output o_5_775;
wire n3_5_778;
wire n3_7_774;
wire n1_7_776;
wire n2_5_777;
wire o_5_775;
wire n1_9_779;
wire n2_7_780;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins15865 (
.I0(n1_7_776),
.I1(n2_5_777),
.S0(\ff_active[1] ),
.O(n3_5_778) 
);
MUX2_LUT5 n3_ins15935 (
.I0(n1_9_779),
.I1(n2_7_780),
.S0(\ff_active[1] ),
.O(n3_7_774) 
);
LUT3 n1_ins16303 (
.I0(\reg_noise_sel_a0[1] ),
.I1(\reg_noise_sel_b0[1] ),
.I2(\ff_active[0] ),
.F(n1_7_776) 
);
defparam n1_ins16303.INIT=8'hCA;
LUT3 n2_ins16304 (
.I0(\reg_noise_sel_c0[1] ),
.I1(\reg_noise_sel_d0[1] ),
.I2(\ff_active[0] ),
.F(n2_5_777) 
);
defparam n2_ins16304.INIT=8'hCA;
LUT4 o_ins16305 (
.I0(\reg_noise_sel_e0[1] ),
.I1(o_29),
.I2(n3_5_778),
.I3(\ff_active[2] ),
.F(o_5_775) 
);
defparam o_ins16305.INIT=16'h88F0;
LUT3 n1_ins16306 (
.I0(\reg_noise_sel_a0[0] ),
.I1(\reg_noise_sel_b0[0] ),
.I2(\ff_active[0] ),
.F(n1_9_779) 
);
defparam n1_ins16306.INIT=8'hCA;
LUT3 n2_ins16307 (
.I0(\reg_noise_sel_c0[0] ),
.I1(\reg_noise_sel_d0[0] ),
.I2(\ff_active[0] ),
.F(n2_7_780) 
);
defparam n2_ins16307.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_channel_selector1  (\reg_noise_sel_a1[1] ,\reg_noise_sel_b1[1] ,\ff_active[0] ,\reg_noise_sel_c1[1] ,\reg_noise_sel_d1[1] ,\reg_noise_sel_a1[0] ,\reg_noise_sel_b1[0] ,\reg_noise_sel_c1[0] ,\reg_noise_sel_d1[0] ,\ff_active[1] ,o_29,\ff_active[2] ,\reg_noise_sel_e0[1] ,\ff_reg_noise_sel_e1[1] ,ff_reg_clone_noise_e1,n3_11_781,o_5_782);
input \reg_noise_sel_a1[1] ;
input \reg_noise_sel_b1[1] ;
input \ff_active[0] ;
input \reg_noise_sel_c1[1] ;
input \reg_noise_sel_d1[1] ;
input \reg_noise_sel_a1[0] ;
input \reg_noise_sel_b1[0] ;
input \reg_noise_sel_c1[0] ;
input \reg_noise_sel_d1[0] ;
input \ff_active[1] ;
input o_29;
input \ff_active[2] ;
input \reg_noise_sel_e0[1] ;
input \ff_reg_noise_sel_e1[1] ;
input ff_reg_clone_noise_e1;
output n3_11_781;
output o_5_782;
wire n1_7_783;
wire n2_5_784;
wire n1_9_785;
wire n2_7_786;
wire n3_9_787;
wire n3_11_781;
wire o_5_782;
wire o_7_788;
wire VCC;
wire GND;
MUX2_LUT5 n1_ins15867 (
.I0(\reg_noise_sel_a1[1] ),
.I1(\reg_noise_sel_b1[1] ),
.S0(\ff_active[0] ),
.O(n1_7_783) 
);
MUX2_LUT5 n2_ins15868 (
.I0(\reg_noise_sel_c1[1] ),
.I1(\reg_noise_sel_d1[1] ),
.S0(\ff_active[0] ),
.O(n2_5_784) 
);
MUX2_LUT5 n1_ins15937 (
.I0(\reg_noise_sel_a1[0] ),
.I1(\reg_noise_sel_b1[0] ),
.S0(\ff_active[0] ),
.O(n1_9_785) 
);
MUX2_LUT5 n2_ins15938 (
.I0(\reg_noise_sel_c1[0] ),
.I1(\reg_noise_sel_d1[0] ),
.S0(\ff_active[0] ),
.O(n2_7_786) 
);
MUX2_LUT6 n3_ins15981 (
.I0(n1_7_783),
.I1(n2_5_784),
.S0(\ff_active[1] ),
.O(n3_9_787) 
);
MUX2_LUT6 n3_ins15994 (
.I0(n1_9_785),
.I1(n2_7_786),
.S0(\ff_active[1] ),
.O(n3_11_781) 
);
LUT4 o_ins16308 (
.I0(o_7_788),
.I1(o_29),
.I2(n3_9_787),
.I3(\ff_active[2] ),
.F(o_5_782) 
);
defparam o_ins16308.INIT=16'h88F0;
LUT3 o_ins17113 (
.I0(\reg_noise_sel_e0[1] ),
.I1(\ff_reg_noise_sel_e1[1] ),
.I2(ff_reg_clone_noise_e1),
.F(o_7_788) 
);
defparam o_ins17113.INIT=8'hAC;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch  (\reg_noise_sel_e0[0] ,o_29,\ff_active[2] ,\ff_reg_noise_sel_e1[0] ,ff_reg_clone_noise_e1,clk_3,n192,n84,\reg_noise_frequency0[1] ,\reg_noise_frequency0[2] ,\reg_noise_frequency0[3] ,\reg_noise_frequency0[4] ,\reg_noise_frequency0[0] ,\reg_noise_frequency1[1] ,\reg_noise_frequency1[2] ,\reg_noise_frequency1[3] ,\reg_noise_frequency1[4] ,\reg_noise_frequency1[0] ,\reg_noise_frequency2[1] ,\reg_noise_frequency2[2] ,\reg_noise_frequency2[3] ,\reg_noise_frequency2[4] ,\reg_noise_frequency2[0] ,\reg_noise_frequency3[1] ,\reg_noise_frequency3[2] ,\reg_noise_frequency3[3] ,\reg_noise_frequency3[4] ,\reg_noise_frequency3[0] ,\ff_active[1] ,reg_noise_enable_a0,reg_noise_enable_b0,\ff_active[0] ,reg_noise_enable_c0,reg_noise_enable_d0,ff_reg_noise_enable_a1,ff_reg_noise_enable_b1,ff_reg_noise_enable_c1,ff_reg_noise_enable_d1,\reg_noise_sel_a0[1] ,\reg_noise_sel_b0[1] ,\reg_noise_sel_c0[1] ,\reg_noise_sel_d0[1] ,\reg_noise_sel_e0[1] ,\reg_noise_sel_a0[0] ,\reg_noise_sel_b0[0] ,\reg_noise_sel_c0[0] ,\reg_noise_sel_d0[0] ,\reg_noise_sel_a1[1] ,\reg_noise_sel_b1[1] ,\reg_noise_sel_c1[1] ,\reg_noise_sel_d1[1] ,\reg_noise_sel_a1[0] ,\reg_noise_sel_b1[0] ,\reg_noise_sel_c1[0] ,\reg_noise_sel_d1[0] ,\ff_reg_noise_sel_e1[1] ,o_5,o_7,\ff_noise[17] ,\ff_noise[17]_3 ,\ff_noise[17]_3_12 ,\ff_noise[17]_3_13 ,n3_3_664,n3_3_666);
input \reg_noise_sel_e0[0] ;
input o_29;
input \ff_active[2] ;
input \ff_reg_noise_sel_e1[0] ;
input ff_reg_clone_noise_e1;
input clk_3;
input n192;
input n84;
input \reg_noise_frequency0[1] ;
input \reg_noise_frequency0[2] ;
input \reg_noise_frequency0[3] ;
input \reg_noise_frequency0[4] ;
input \reg_noise_frequency0[0] ;
input \reg_noise_frequency1[1] ;
input \reg_noise_frequency1[2] ;
input \reg_noise_frequency1[3] ;
input \reg_noise_frequency1[4] ;
input \reg_noise_frequency1[0] ;
input \reg_noise_frequency2[1] ;
input \reg_noise_frequency2[2] ;
input \reg_noise_frequency2[3] ;
input \reg_noise_frequency2[4] ;
input \reg_noise_frequency2[0] ;
input \reg_noise_frequency3[1] ;
input \reg_noise_frequency3[2] ;
input \reg_noise_frequency3[3] ;
input \reg_noise_frequency3[4] ;
input \reg_noise_frequency3[0] ;
input \ff_active[1] ;
input reg_noise_enable_a0;
input reg_noise_enable_b0;
input \ff_active[0] ;
input reg_noise_enable_c0;
input reg_noise_enable_d0;
input ff_reg_noise_enable_a1;
input ff_reg_noise_enable_b1;
input ff_reg_noise_enable_c1;
input ff_reg_noise_enable_d1;
input \reg_noise_sel_a0[1] ;
input \reg_noise_sel_b0[1] ;
input \reg_noise_sel_c0[1] ;
input \reg_noise_sel_d0[1] ;
input \reg_noise_sel_e0[1] ;
input \reg_noise_sel_a0[0] ;
input \reg_noise_sel_b0[0] ;
input \reg_noise_sel_c0[0] ;
input \reg_noise_sel_d0[0] ;
input \reg_noise_sel_a1[1] ;
input \reg_noise_sel_b1[1] ;
input \reg_noise_sel_c1[1] ;
input \reg_noise_sel_d1[1] ;
input \reg_noise_sel_a1[0] ;
input \reg_noise_sel_b1[0] ;
input \reg_noise_sel_c1[0] ;
input \reg_noise_sel_d1[0] ;
input \ff_reg_noise_sel_e1[1] ;
output o_5;
output o_7;
output \ff_noise[17] ;
output \ff_noise[17]_3 ;
output \ff_noise[17]_3_12 ;
output \ff_noise[17]_3_13 ;
output n3_3_664;
output n3_3_666;
wire o_5;
wire o_7;
wire n1_7_789;
wire n2_7_790;
wire n1_9_791;
wire n2_9_792;
wire n1_11_793;
wire n1_13_794;
wire n1_15_795;
wire \ff_noise[17] ;
wire \ff_noise[17]_3 ;
wire \ff_noise[17]_3_12 ;
wire \ff_noise[17]_3_13 ;
wire n3_3_664;
wire n3_3_666;
wire n3_7_774;
wire o_5_775;
wire n3_11_781;
wire o_5_782;
wire VCC;
wire GND;
MUX2_LUT5 o_ins15619 (
.I0(n1_7_789),
.I1(n2_7_790),
.S0(o_5_775),
.O(o_5) 
);
MUX2_LUT5 o_ins15620 (
.I0(n1_9_791),
.I1(n2_9_792),
.S0(o_5_782),
.O(o_7) 
);
LUT3 n1_ins16313 (
.I0(\ff_noise[17]_3 ),
.I1(\ff_noise[17] ),
.I2(n1_11_793),
.F(n1_7_789) 
);
defparam n1_ins16313.INIT=8'hCA;
LUT3 n2_ins16314 (
.I0(\ff_noise[17]_3_13 ),
.I1(\ff_noise[17]_3_12 ),
.I2(n1_11_793),
.F(n2_7_790) 
);
defparam n2_ins16314.INIT=8'hCA;
LUT3 n1_ins16315 (
.I0(\ff_noise[17]_3 ),
.I1(\ff_noise[17] ),
.I2(n1_13_794),
.F(n1_9_791) 
);
defparam n1_ins16315.INIT=8'hCA;
LUT3 n2_ins16316 (
.I0(\ff_noise[17]_3_13 ),
.I1(\ff_noise[17]_3_12 ),
.I2(n1_13_794),
.F(n2_9_792) 
);
defparam n2_ins16316.INIT=8'hCA;
LUT4 n1_ins17118 (
.I0(\reg_noise_sel_e0[0] ),
.I1(o_29),
.I2(n3_7_774),
.I3(\ff_active[2] ),
.F(n1_11_793) 
);
defparam n1_ins17118.INIT=16'h770F;
LUT4 n1_ins17119 (
.I0(n1_15_795),
.I1(o_29),
.I2(n3_11_781),
.I3(\ff_active[2] ),
.F(n1_13_794) 
);
defparam n1_ins17119.INIT=16'h770F;
LUT3 n1_ins17505 (
.I0(\ff_reg_noise_sel_e1[0] ),
.I1(\reg_noise_sel_e0[0] ),
.I2(ff_reg_clone_noise_e1),
.F(n1_15_795) 
);
defparam n1_ins17505.INIT=8'hCA;
\u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0  u_noise_generator0 (
.clk_3(clk_3),
.n192(n192),
.n84(n84),
.\reg_noise_frequency0[1] (\reg_noise_frequency0[1] ),
.\reg_noise_frequency0[2] (\reg_noise_frequency0[2] ),
.\reg_noise_frequency0[3] (\reg_noise_frequency0[3] ),
.\reg_noise_frequency0[4] (\reg_noise_frequency0[4] ),
.\reg_noise_frequency0[0] (\reg_noise_frequency0[0] ),
.\ff_noise[17] (\ff_noise[17] ) 
);
\u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1  u_noise_generator1 (
.clk_3(clk_3),
.n192(n192),
.n84(n84),
.\reg_noise_frequency1[1] (\reg_noise_frequency1[1] ),
.\reg_noise_frequency1[2] (\reg_noise_frequency1[2] ),
.\reg_noise_frequency1[3] (\reg_noise_frequency1[3] ),
.\reg_noise_frequency1[4] (\reg_noise_frequency1[4] ),
.\reg_noise_frequency1[0] (\reg_noise_frequency1[0] ),
.\ff_noise[17]_3 (\ff_noise[17]_3 ) 
);
\u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2  u_noise_generator2 (
.clk_3(clk_3),
.n192(n192),
.n84(n84),
.\reg_noise_frequency2[1] (\reg_noise_frequency2[1] ),
.\reg_noise_frequency2[2] (\reg_noise_frequency2[2] ),
.\reg_noise_frequency2[3] (\reg_noise_frequency2[3] ),
.\reg_noise_frequency2[4] (\reg_noise_frequency2[4] ),
.\reg_noise_frequency2[0] (\reg_noise_frequency2[0] ),
.\ff_noise[17]_3_12 (\ff_noise[17]_3_12 ) 
);
\u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3  u_noise_generator3 (
.clk_3(clk_3),
.n192(n192),
.n84(n84),
.\reg_noise_frequency3[1] (\reg_noise_frequency3[1] ),
.\reg_noise_frequency3[2] (\reg_noise_frequency3[2] ),
.\reg_noise_frequency3[3] (\reg_noise_frequency3[3] ),
.\reg_noise_frequency3[4] (\reg_noise_frequency3[4] ),
.\reg_noise_frequency3[0] (\reg_noise_frequency3[0] ),
.\ff_noise[17]_3_13 (\ff_noise[17]_3_13 ) 
);
\u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_enable_selector0  u_noise_enable_selector0 (
.\ff_active[1] (\ff_active[1] ),
.reg_noise_enable_a0(reg_noise_enable_a0),
.reg_noise_enable_b0(reg_noise_enable_b0),
.\ff_active[0] (\ff_active[0] ),
.reg_noise_enable_c0(reg_noise_enable_c0),
.reg_noise_enable_d0(reg_noise_enable_d0),
.n3_3_664(n3_3_664) 
);
\u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_enable_selector1  u_noise_enable_selector1 (
.\ff_active[1] (\ff_active[1] ),
.ff_reg_noise_enable_a1(ff_reg_noise_enable_a1),
.ff_reg_noise_enable_b1(ff_reg_noise_enable_b1),
.\ff_active[0] (\ff_active[0] ),
.ff_reg_noise_enable_c1(ff_reg_noise_enable_c1),
.ff_reg_noise_enable_d1(ff_reg_noise_enable_d1),
.n3_3_666(n3_3_666) 
);
\u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_channel_selector0  u_noise_channel_selector0 (
.\ff_active[1] (\ff_active[1] ),
.\reg_noise_sel_a0[1] (\reg_noise_sel_a0[1] ),
.\reg_noise_sel_b0[1] (\reg_noise_sel_b0[1] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_noise_sel_c0[1] (\reg_noise_sel_c0[1] ),
.\reg_noise_sel_d0[1] (\reg_noise_sel_d0[1] ),
.\reg_noise_sel_e0[1] (\reg_noise_sel_e0[1] ),
.o_29(o_29),
.\ff_active[2] (\ff_active[2] ),
.\reg_noise_sel_a0[0] (\reg_noise_sel_a0[0] ),
.\reg_noise_sel_b0[0] (\reg_noise_sel_b0[0] ),
.\reg_noise_sel_c0[0] (\reg_noise_sel_c0[0] ),
.\reg_noise_sel_d0[0] (\reg_noise_sel_d0[0] ),
.n3_7_774(n3_7_774),
.o_5_775(o_5_775) 
);
\u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_channel_selector1  u_noise_channel_selector1 (
.\reg_noise_sel_a1[1] (\reg_noise_sel_a1[1] ),
.\reg_noise_sel_b1[1] (\reg_noise_sel_b1[1] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_noise_sel_c1[1] (\reg_noise_sel_c1[1] ),
.\reg_noise_sel_d1[1] (\reg_noise_sel_d1[1] ),
.\reg_noise_sel_a1[0] (\reg_noise_sel_a1[0] ),
.\reg_noise_sel_b1[0] (\reg_noise_sel_b1[0] ),
.\reg_noise_sel_c1[0] (\reg_noise_sel_c1[0] ),
.\reg_noise_sel_d1[0] (\reg_noise_sel_d1[0] ),
.\ff_active[1] (\ff_active[1] ),
.o_29(o_29),
.\ff_active[2] (\ff_active[2] ),
.\reg_noise_sel_e0[1] (\reg_noise_sel_e0[1] ),
.\ff_reg_noise_sel_e1[1] (\ff_reg_noise_sel_e1[1] ),
.ff_reg_clone_noise_e1(ff_reg_clone_noise_e1),
.n3_11_781(n3_11_781),
.o_5_782(o_5_782) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_volume_selector0  (o,\reg_volume_b0[2] ,o_609,\reg_volume_e0[1] ,\reg_volume_c0[3] ,n192,\reg_volume_b0[3] ,\reg_volume_e0[2] ,\reg_volume_c0[2] ,\ff_active[2] ,n192_5,n319,\reg_volume_a0[2] ,\reg_volume_d0[2] ,o_611,\reg_volume_c0[1] ,\reg_volume_d0[1] ,\reg_volume_a0[1] ,\reg_volume_b0[1] ,\reg_volume_c0[0] ,\reg_volume_b0[0] ,\reg_volume_e0[3] ,\reg_volume_a0[3] ,\ff_active[1] ,\reg_volume_e0[0] ,\reg_volume_a0[0] ,\reg_volume_d0[3] ,\ff_active[0] ,\reg_volume_d0[0] ,o_11,o_13,o_41,o_47);
input o;
input \reg_volume_b0[2] ;
input o_609;
input \reg_volume_e0[1] ;
input \reg_volume_c0[3] ;
input n192;
input \reg_volume_b0[3] ;
input \reg_volume_e0[2] ;
input \reg_volume_c0[2] ;
input \ff_active[2] ;
input n192_5;
input n319;
input \reg_volume_a0[2] ;
input \reg_volume_d0[2] ;
input o_611;
input \reg_volume_c0[1] ;
input \reg_volume_d0[1] ;
input \reg_volume_a0[1] ;
input \reg_volume_b0[1] ;
input \reg_volume_c0[0] ;
input \reg_volume_b0[0] ;
input \reg_volume_e0[3] ;
input \reg_volume_a0[3] ;
input \ff_active[1] ;
input \reg_volume_e0[0] ;
input \reg_volume_a0[0] ;
input \reg_volume_d0[3] ;
input \ff_active[0] ;
input \reg_volume_d0[0] ;
output o_11;
output o_13;
output o_41;
output o_47;
wire o_11;
wire o_13;
wire o_19_800;
wire o_21_796;
wire o_23_797;
wire o_25_798;
wire o_27_799;
wire o_31_801;
wire o_33_802;
wire o_35;
wire o_37;
wire o_39;
wire o_41;
wire o_43_803;
wire o_45;
wire o_47;
wire VCC;
wire GND;
LUT4 o_ins16446 (
.I0(o),
.I1(\reg_volume_b0[2] ),
.I2(o_21_796),
.I3(o_23_797),
.F(o_11) 
);
defparam o_ins16446.INIT=16'hF8FF;
LUT4 o_ins16447 (
.I0(o_609),
.I1(\reg_volume_e0[1] ),
.I2(o_25_798),
.I3(o_27_799),
.F(o_13) 
);
defparam o_ins16447.INIT=16'h8FFF;
LUT4 o_ins17187 (
.I0(\reg_volume_c0[3] ),
.I1(n192),
.I2(\reg_volume_b0[3] ),
.I3(o),
.F(o_19_800) 
);
defparam o_ins17187.INIT=16'h0777;
LUT4 o_ins17188 (
.I0(\reg_volume_e0[2] ),
.I1(\reg_volume_c0[2] ),
.I2(\ff_active[2] ),
.I3(n192_5),
.F(o_21_796) 
);
defparam o_ins17188.INIT=16'hCA00;
LUT4 o_ins17189 (
.I0(n319),
.I1(\reg_volume_a0[2] ),
.I2(\reg_volume_d0[2] ),
.I3(o_611),
.F(o_23_797) 
);
defparam o_ins17189.INIT=16'h0777;
LUT4 o_ins17190 (
.I0(n192),
.I1(\reg_volume_c0[1] ),
.I2(\reg_volume_d0[1] ),
.I3(o_611),
.F(o_25_798) 
);
defparam o_ins17190.INIT=16'h0777;
LUT4 o_ins17191 (
.I0(\reg_volume_a0[1] ),
.I1(n319),
.I2(\reg_volume_b0[1] ),
.I3(o),
.F(o_27_799) 
);
defparam o_ins17191.INIT=16'h0777;
LUT4 o_ins17193 (
.I0(\reg_volume_c0[0] ),
.I1(n192),
.I2(\reg_volume_b0[0] ),
.I3(o),
.F(o_31_801) 
);
defparam o_ins17193.INIT=16'h0777;
LUT3 o_ins17530 (
.I0(\reg_volume_e0[3] ),
.I1(\reg_volume_a0[3] ),
.I2(\ff_active[1] ),
.F(o_33_802) 
);
defparam o_ins17530.INIT=8'hCA;
LUT3 o_ins17531 (
.I0(\reg_volume_e0[0] ),
.I1(\reg_volume_a0[0] ),
.I2(\ff_active[1] ),
.F(o_35) 
);
defparam o_ins17531.INIT=8'hCA;
LUT4 o_ins17827 (
.I0(o_19_800),
.I1(\ff_active[2] ),
.I2(\reg_volume_d0[3] ),
.I3(\ff_active[1] ),
.F(o_37) 
);
defparam o_ins17827.INIT=16'h5575;
LUT3 o_ins17828 (
.I0(o_19_800),
.I1(\ff_active[2] ),
.I2(o_33_802),
.F(o_39) 
);
defparam o_ins17828.INIT=8'h75;
MUX2_LUT5 o_ins17829 (
.I0(o_37),
.I1(o_39),
.S0(\ff_active[0] ),
.O(o_41) 
);
LUT4 o_ins17830 (
.I0(o_31_801),
.I1(\ff_active[2] ),
.I2(\reg_volume_d0[0] ),
.I3(\ff_active[1] ),
.F(o_43_803) 
);
defparam o_ins17830.INIT=16'h5575;
LUT3 o_ins17831 (
.I0(o_31_801),
.I1(\ff_active[2] ),
.I2(o_35),
.F(o_45) 
);
defparam o_ins17831.INIT=8'h75;
MUX2_LUT5 o_ins17832 (
.I0(o_43_803),
.I1(o_45),
.S0(\ff_active[0] ),
.O(o_47) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_volume_selector1  (n319,\ff_reg_volume_a1[2] ,\ff_reg_volume_e1[3] ,n192_5,\ff_active[2] ,\ff_reg_volume_d1[2] ,\ff_reg_volume_b1[2] ,o_29,\ff_reg_volume_e1[2] ,\ff_reg_volume_c1[2] ,\ff_reg_volume_c1[1] ,n192,\ff_reg_volume_b1[1] ,o,\ff_reg_volume_e1[0] ,\ff_reg_volume_d1[3] ,\ff_reg_volume_a1[3] ,\ff_active[1] ,\ff_active[0] ,\ff_reg_volume_e1[1] ,\ff_reg_volume_a1[1] ,\ff_reg_volume_d1[0] ,\ff_reg_volume_a1[0] ,\ff_reg_volume_c1[3] ,\ff_reg_volume_b1[3] ,\ff_reg_volume_d1[1] ,\ff_reg_volume_c1[0] ,\ff_reg_volume_b1[0] ,o_11_665,o_43,o_49,o_55);
input n319;
input \ff_reg_volume_a1[2] ;
input \ff_reg_volume_e1[3] ;
input n192_5;
input \ff_active[2] ;
input \ff_reg_volume_d1[2] ;
input \ff_reg_volume_b1[2] ;
input o_29;
input \ff_reg_volume_e1[2] ;
input \ff_reg_volume_c1[2] ;
input \ff_reg_volume_c1[1] ;
input n192;
input \ff_reg_volume_b1[1] ;
input o;
input \ff_reg_volume_e1[0] ;
input \ff_reg_volume_d1[3] ;
input \ff_reg_volume_a1[3] ;
input \ff_active[1] ;
input \ff_active[0] ;
input \ff_reg_volume_e1[1] ;
input \ff_reg_volume_a1[1] ;
input \ff_reg_volume_d1[0] ;
input \ff_reg_volume_a1[0] ;
input \ff_reg_volume_c1[3] ;
input \ff_reg_volume_b1[3] ;
input \ff_reg_volume_d1[1] ;
input \ff_reg_volume_c1[0] ;
input \ff_reg_volume_b1[0] ;
output o_11_665;
output o_43;
output o_49;
output o_55;
wire o_11_665;
wire o_17_807;
wire o_21_804;
wire o_23_805;
wire o_27_808;
wire o_31_810;
wire o_33_806;
wire o_35_811;
wire o_37_809;
wire o_39_812;
wire o_41_813;
wire o_43;
wire o_45_814;
wire o_47_815;
wire o_49;
wire o_51;
wire o_53;
wire o_55;
wire VCC;
wire GND;
LUT4 o_ins16450 (
.I0(n319),
.I1(\ff_reg_volume_a1[2] ),
.I2(o_21_804),
.I3(o_23_805),
.F(o_11_665) 
);
defparam o_ins16450.INIT=16'hFFF8;
LUT4 o_ins17194 (
.I0(\ff_reg_volume_e1[3] ),
.I1(n192_5),
.I2(o_33_806),
.I3(\ff_active[2] ),
.F(o_17_807) 
);
defparam o_ins17194.INIT=16'h008F;
LUT4 o_ins17196 (
.I0(\ff_reg_volume_d1[2] ),
.I1(\ff_reg_volume_b1[2] ),
.I2(\ff_active[2] ),
.I3(o_29),
.F(o_21_804) 
);
defparam o_ins17196.INIT=16'hCA00;
LUT4 o_ins17197 (
.I0(\ff_reg_volume_e1[2] ),
.I1(\ff_reg_volume_c1[2] ),
.I2(\ff_active[2] ),
.I3(n192_5),
.F(o_23_805) 
);
defparam o_ins17197.INIT=16'hCA00;
LUT4 o_ins17199 (
.I0(\ff_reg_volume_c1[1] ),
.I1(n192),
.I2(\ff_reg_volume_b1[1] ),
.I3(o),
.F(o_27_808) 
);
defparam o_ins17199.INIT=16'h0777;
LUT4 o_ins17201 (
.I0(n192_5),
.I1(\ff_reg_volume_e1[0] ),
.I2(\ff_active[2] ),
.I3(o_37_809),
.F(o_31_810) 
);
defparam o_ins17201.INIT=16'h0D00;
LUT4 o_ins17532 (
.I0(\ff_reg_volume_d1[3] ),
.I1(\ff_reg_volume_a1[3] ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(o_33_806) 
);
defparam o_ins17532.INIT=16'h3FF5;
LUT3 o_ins17533 (
.I0(\ff_reg_volume_e1[1] ),
.I1(\ff_reg_volume_a1[1] ),
.I2(\ff_active[1] ),
.F(o_35_811) 
);
defparam o_ins17533.INIT=8'hCA;
LUT4 o_ins17534 (
.I0(\ff_reg_volume_d1[0] ),
.I1(\ff_reg_volume_a1[0] ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(o_37_809) 
);
defparam o_ins17534.INIT=16'hCFFA;
LUT3 o_ins17833 (
.I0(o_17_807),
.I1(\ff_reg_volume_c1[3] ),
.I2(n192),
.F(o_39_812) 
);
defparam o_ins17833.INIT=8'hEA;
LUT4 o_ins17834 (
.I0(o_17_807),
.I1(\ff_reg_volume_c1[3] ),
.I2(n192),
.I3(o),
.F(o_41_813) 
);
defparam o_ins17834.INIT=16'hFFEA;
MUX2_LUT5 o_ins17835 (
.I0(o_39_812),
.I1(o_41_813),
.S0(\ff_reg_volume_b1[3] ),
.O(o_43) 
);
LUT4 o_ins17836 (
.I0(o_27_808),
.I1(\ff_active[2] ),
.I2(\ff_reg_volume_d1[1] ),
.I3(\ff_active[1] ),
.F(o_45_814) 
);
defparam o_ins17836.INIT=16'h5575;
LUT3 o_ins17837 (
.I0(o_27_808),
.I1(\ff_active[2] ),
.I2(o_35_811),
.F(o_47_815) 
);
defparam o_ins17837.INIT=8'h75;
MUX2_LUT5 o_ins17838 (
.I0(o_45_814),
.I1(o_47_815),
.S0(\ff_active[0] ),
.O(o_49) 
);
LUT3 o_ins17839 (
.I0(o_31_810),
.I1(\ff_reg_volume_c1[0] ),
.I2(n192),
.F(o_51) 
);
defparam o_ins17839.INIT=8'hEA;
LUT4 o_ins17840 (
.I0(o_31_810),
.I1(\ff_reg_volume_c1[0] ),
.I2(n192),
.I3(o),
.F(o_53) 
);
defparam o_ins17840.INIT=16'hFFEA;
MUX2_LUT5 o_ins17841 (
.I0(o_51),
.I1(o_53),
.S0(\ff_reg_volume_b1[0] ),
.O(o_55) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer  (\sram_id[3] ,clk_3,n84,\sram_id[2] ,\sram_id[1] ,\sram_id[0] ,\sram_a[6] ,\sram_a[5] ,\sram_a[4] ,\sram_a[3] ,\sram_a[2] ,\sram_a[1] ,\sram_a[0] ,\sram_d[7] ,\sram_d[6] ,\sram_d[5] ,\sram_d[4] ,\sram_d[3] ,\sram_d[2] ,\sram_d[1] ,\sram_d[0] ,sram_we,sram_oe,\reg_timer1_channel[3] ,\ff_reg_enable_e1[1] ,\reg_wave_length_e0[1] ,\reg_wave_length_e0[0] ,\ff_reg_enable_e1[0] ,\ff_reg_enable_d1[0] ,\ff_reg_enable_a1[1] ,\ff_reg_enable_d1[1] ,\ff_reg_enable_c1[1] ,\ff_reg_enable_b1[1] ,\reg_enable_e0[0] ,\reg_enable_d0[0] ,\reg_enable_e0[1] ,\reg_enable_d0[1] ,\ff_reg_wave_length_e1[1] ,ff_reg_clone_wave_e1,\ff_reg_wave_length_e1[0] ,\ff_reg_enable_a1[0] ,\ff_reg_enable_b1[0] ,\ff_reg_enable_c1[0] ,\reg_enable_a0[0] ,\reg_enable_b0[0] ,\reg_enable_c0[0] ,\reg_enable_a0[1] ,\reg_enable_b0[1] ,\reg_enable_c0[1] ,ch_e0_key_on,\reg_ar_e0[6] ,\reg_ar_b0[5] ,\reg_ar_b0[4] ,ch_e0_key_off,ch_e0_key_release,\reg_rr_e0[7] ,\reg_rr_e0[6] ,\reg_rr_e0[5] ,\reg_rr_e0[4] ,\reg_sr_e0[3] ,\reg_dr_e0[3] ,\reg_rr_e0[2] ,\reg_ar_c0[7] ,\reg_ar_a0[7] ,\reg_ar_e0[7] ,\reg_ar_b0[7] ,\reg_ar_a0[5] ,\reg_ar_e0[5] ,\reg_ar_a0[4] ,\reg_ar_e0[4] ,\reg_rr_e0[0] ,\reg_ar_c0[3] ,\reg_ar_b0[3] ,\reg_ar_a0[3] ,\reg_ar_e0[3] ,\reg_ar_b0[1] ,\reg_sl_e0[2] ,\reg_sl_e0[0] ,\reg_rr_e0[1] ,\reg_ar_c0[2] ,\reg_ar_b0[2] ,\reg_ar_a0[2] ,\reg_ar_e0[2] ,\reg_ar_e0[0] ,\reg_ar_b0[0] ,\reg_ar_c0[0] ,\reg_ar_a0[0] ,\reg_ar_a0[1] ,\reg_ar_e0[1] ,\reg_sl_e0[5] ,\reg_sl_e0[4] ,\reg_sl_e0[3] ,\reg_sl_e0[1] ,\reg_dr_e0[7] ,\reg_sr_e0[7] ,\reg_dr_e0[6] ,\reg_sr_e0[6] ,\reg_sr_e0[5] ,\reg_dr_e0[5] ,\reg_sr_e0[4] ,\reg_dr_e0[4] ,\reg_rr_e0[3] ,\reg_dr_e0[2] ,\reg_sr_e0[2] ,\reg_dr_e0[0] ,\reg_sr_e0[0] ,\reg_dr_e0[1] ,\reg_sr_e0[1] ,\reg_ar_b0[6] ,\reg_ar_a0[6] ,\reg_ar_c0[6] ,\reg_ar_c0[1] ,\reg_ar_c0[4] ,\reg_ar_c0[5] ,\reg_dr_a0[7] ,\reg_dr_b0[7] ,\reg_dr_c0[7] ,\reg_dr_d0[7] ,\reg_dr_a0[6] ,\reg_dr_b0[6] ,\reg_dr_c0[6] ,\reg_dr_d0[6] ,\reg_dr_a0[5] ,\reg_dr_b0[5] ,\reg_dr_c0[5] ,\reg_dr_d0[5] ,\reg_dr_a0[4] ,\reg_dr_b0[4] ,\reg_dr_c0[4] ,\reg_dr_d0[4] ,\reg_dr_a0[3] ,\reg_dr_b0[3] ,\reg_dr_c0[3] ,\reg_dr_d0[3] ,\reg_dr_a0[2] ,\reg_dr_b0[2] ,\reg_dr_c0[2] ,\reg_dr_d0[2] ,\reg_dr_a0[1] ,\reg_dr_b0[1] ,\reg_dr_c0[1] ,\reg_dr_d0[1] ,\reg_dr_a0[0] ,\reg_dr_b0[0] ,\reg_dr_c0[0] ,\reg_dr_d0[0] ,\reg_sr_a0[7] ,\reg_sr_b0[7] ,\reg_sr_c0[7] ,\reg_sr_d0[7] ,\reg_sr_a0[6] ,\reg_sr_b0[6] ,\reg_sr_c0[6] ,\reg_sr_d0[6] ,\reg_sr_a0[5] ,\reg_sr_b0[5] ,\reg_sr_c0[5] ,\reg_sr_d0[5] ,\reg_sr_a0[4] ,\reg_sr_b0[4] ,\reg_sr_c0[4] ,\reg_sr_d0[4] ,\reg_sr_a0[3] ,\reg_sr_b0[3] ,\reg_sr_c0[3] ,\reg_sr_d0[3] ,\reg_sr_a0[2] ,\reg_sr_b0[2] ,\reg_sr_c0[2] ,\reg_sr_d0[2] ,\reg_sr_a0[1] ,\reg_sr_b0[1] ,\reg_sr_c0[1] ,\reg_sr_d0[1] ,\reg_sr_a0[0] ,\reg_sr_b0[0] ,\reg_sr_c0[0] ,\reg_sr_d0[0] ,\reg_rr_a0[7] ,\reg_rr_b0[7] ,\reg_rr_c0[7] ,\reg_rr_d0[7] ,\reg_rr_a0[6] ,\reg_rr_b0[6] ,\reg_rr_c0[6] ,\reg_rr_d0[6] ,\reg_rr_a0[5] ,\reg_rr_b0[5] ,\reg_rr_c0[5] ,\reg_rr_d0[5] ,\reg_rr_a0[4] ,\reg_rr_b0[4] ,\reg_rr_c0[4] ,\reg_rr_d0[4] ,\reg_rr_a0[3] ,\reg_rr_b0[3] ,\reg_rr_c0[3] ,\reg_rr_d0[3] ,\reg_rr_a0[2] ,\reg_rr_b0[2] ,\reg_rr_c0[2] ,\reg_rr_d0[2] ,\reg_rr_a0[1] ,\reg_rr_b0[1] ,\reg_rr_c0[1] ,\reg_rr_d0[1] ,\reg_rr_a0[0] ,\reg_rr_b0[0] ,\reg_rr_c0[0] ,\reg_rr_d0[0] ,\reg_sl_a0[5] ,\reg_sl_b0[5] ,\reg_sl_c0[5] ,\reg_sl_d0[5] ,\reg_sl_a0[4] ,\reg_sl_b0[4] ,\reg_sl_c0[4] ,\reg_sl_d0[4] ,\reg_sl_a0[3] ,\reg_sl_b0[3] ,\reg_sl_c0[3] ,\reg_sl_d0[3] ,\reg_sl_a0[2] ,\reg_sl_b0[2] ,\reg_sl_c0[2] ,\reg_sl_d0[2] ,\reg_sl_a0[1] ,\reg_sl_b0[1] ,\reg_sl_c0[1] ,\reg_sl_d0[1] ,\reg_sl_a0[0] ,\reg_sl_b0[0] ,\reg_sl_c0[0] ,\reg_sl_d0[0] ,ch_a0_key_release,ch_b0_key_release,ch_c0_key_release,ch_d0_key_release,ch_a0_key_off,ch_b0_key_off,ch_c0_key_off,ch_d0_key_off,ch_a0_key_on,ch_b0_key_on,ch_c0_key_on,ch_d0_key_on,\ff_reg_ar_e1[4] ,ff_reg_clone_adsr_e1,ff_ch_e1_key_off,ff_reg_clone_key_e1,ff_ch_e1_key_release,\ff_reg_sl_e1[2] ,\ff_reg_ar_e1[7] ,\ff_reg_sr_e1[7] ,\ff_reg_dr_e1[7] ,\ff_reg_rr_e1[7] ,\ff_reg_ar_e1[6] ,\ff_reg_sr_e1[6] ,\ff_reg_rr_e1[6] ,\ff_reg_dr_e1[6] ,\ff_reg_ar_e1[5] ,\ff_reg_sr_e1[5] ,\ff_reg_rr_e1[5] ,\ff_reg_dr_e1[5] ,\ff_reg_sr_e1[4] ,\ff_reg_rr_e1[4] ,\ff_reg_dr_e1[4] ,\ff_reg_ar_e1[3] ,\ff_reg_sr_e1[3] ,\ff_reg_rr_e1[3] ,\ff_reg_dr_e1[3] ,\ff_reg_ar_e1[2] ,\ff_reg_sr_e1[2] ,\ff_reg_rr_e1[2] ,\ff_reg_dr_e1[2] ,\ff_reg_ar_e1[0] ,\ff_reg_sr_e1[0] ,\ff_reg_rr_e1[0] ,\ff_reg_dr_e1[0] ,\ff_reg_ar_e1[1] ,\ff_reg_sl_e1[3] ,\ff_reg_sl_e1[0] ,\ff_reg_sl_e1[1] ,\ff_reg_sl_e1[4] ,\ff_reg_sl_e1[5] ,\ff_reg_sr_e1[1] ,\ff_reg_rr_e1[1] ,\ff_reg_dr_e1[1] ,\reg_ar_a1[7] ,\reg_ar_b1[7] ,\reg_ar_c1[7] ,\reg_ar_d1[7] ,\reg_ar_a1[6] ,\reg_ar_b1[6] ,\reg_ar_c1[6] ,\reg_ar_d1[6] ,\reg_ar_a1[5] ,\reg_ar_b1[5] ,\reg_ar_c1[5] ,\reg_ar_d1[5] ,\reg_ar_a1[4] ,\reg_ar_b1[4] ,\reg_ar_c1[4] ,\reg_ar_d1[4] ,\reg_ar_a1[3] ,\reg_ar_b1[3] ,\reg_ar_c1[3] ,\reg_ar_d1[3] ,\reg_ar_a1[2] ,\reg_ar_b1[2] ,\reg_ar_c1[2] ,\reg_ar_d1[2] ,\reg_ar_a1[1] ,\reg_ar_b1[1] ,\reg_ar_c1[1] ,\reg_ar_d1[1] ,\reg_ar_a1[0] ,\reg_ar_b1[0] ,\reg_ar_c1[0] ,\reg_ar_d1[0] ,\reg_dr_a1[7] ,\reg_dr_b1[7] ,\reg_dr_c1[7] ,\reg_dr_d1[7] ,\reg_dr_a1[6] ,\reg_dr_b1[6] ,\reg_dr_c1[6] ,\reg_dr_d1[6] ,\reg_dr_a1[5] ,\reg_dr_b1[5] ,\reg_dr_c1[5] ,\reg_dr_d1[5] ,\reg_dr_a1[4] ,\reg_dr_b1[4] ,\reg_dr_c1[4] ,\reg_dr_d1[4] ,\reg_dr_a1[3] ,\reg_dr_b1[3] ,\reg_dr_c1[3] ,\reg_dr_d1[3] ,\reg_dr_a1[2] ,\reg_dr_b1[2] ,\reg_dr_c1[2] ,\reg_dr_d1[2] ,\reg_dr_a1[1] ,\reg_dr_b1[1] ,\reg_dr_c1[1] ,\reg_dr_d1[1] ,\reg_dr_a1[0] ,\reg_dr_b1[0] ,\reg_dr_c1[0] ,\reg_dr_d1[0] ,\reg_sr_a1[7] ,\reg_sr_b1[7] ,\reg_sr_c1[7] ,\reg_sr_d1[7] ,\reg_sr_a1[6] ,\reg_sr_b1[6] ,\reg_sr_c1[6] ,\reg_sr_d1[6] ,\reg_sr_a1[5] ,\reg_sr_b1[5] ,\reg_sr_c1[5] ,\reg_sr_d1[5] ,\reg_sr_a1[4] ,\reg_sr_b1[4] ,\reg_sr_c1[4] ,\reg_sr_d1[4] ,\reg_sr_a1[3] ,\reg_sr_b1[3] ,\reg_sr_c1[3] ,\reg_sr_d1[3] ,\reg_sr_a1[2] ,\reg_sr_b1[2] ,\reg_sr_c1[2] ,\reg_sr_d1[2] ,\reg_sr_a1[1] ,\reg_sr_b1[1] ,\reg_sr_c1[1] ,\reg_sr_d1[1] ,\reg_sr_a1[0] ,\reg_sr_b1[0] ,\reg_sr_c1[0] ,\reg_sr_d1[0] ,\reg_rr_a1[7] ,\reg_rr_b1[7] ,\reg_rr_c1[7] ,\reg_rr_d1[7] ,\reg_rr_a1[6] ,\reg_rr_b1[6] ,\reg_rr_c1[6] ,\reg_rr_d1[6] ,\reg_rr_a1[5] ,\reg_rr_b1[5] ,\reg_rr_c1[5] ,\reg_rr_d1[5] ,\reg_rr_a1[4] ,\reg_rr_b1[4] ,\reg_rr_c1[4] ,\reg_rr_d1[4] ,\reg_rr_a1[3] ,\reg_rr_b1[3] ,\reg_rr_c1[3] ,\reg_rr_d1[3] ,\reg_rr_a1[2] ,\reg_rr_b1[2] ,\reg_rr_c1[2] ,\reg_rr_d1[2] ,\reg_rr_a1[1] ,\reg_rr_b1[1] ,\reg_rr_c1[1] ,\reg_rr_d1[1] ,\reg_rr_a1[0] ,\reg_rr_b1[0] ,\reg_rr_c1[0] ,\reg_rr_d1[0] ,\reg_sl_a1[5] ,\reg_sl_b1[5] ,\reg_sl_c1[5] ,\reg_sl_d1[5] ,\reg_sl_a1[4] ,\reg_sl_b1[4] ,\reg_sl_c1[4] ,\reg_sl_d1[4] ,\reg_sl_a1[3] ,\reg_sl_b1[3] ,\reg_sl_c1[3] ,\reg_sl_d1[3] ,\reg_sl_a1[2] ,\reg_sl_b1[2] ,\reg_sl_c1[2] ,\reg_sl_d1[2] ,\reg_sl_a1[1] ,\reg_sl_b1[1] ,\reg_sl_c1[1] ,\reg_sl_d1[1] ,\reg_sl_a1[0] ,\reg_sl_b1[0] ,\reg_sl_c1[0] ,\reg_sl_d1[0] ,ch_a1_key_release,ch_b1_key_release,ch_c1_key_release,ch_d1_key_release,ch_a1_key_off,ch_b1_key_off,ch_c1_key_off,ch_d1_key_off,ff_ch_a1_key_on,ff_reg_clone_key_a1,ff_ch_b1_key_on,ff_reg_clone_key_b1,ff_ch_c1_key_on,ff_reg_clone_key_c1,ff_ch_d1_key_on,ff_reg_clone_key_d1,\reg_wave_length_a0[1] ,\reg_wave_length_b0[1] ,\reg_wave_length_c0[1] ,\reg_wave_length_d0[1] ,\reg_wave_length_a0[0] ,\reg_wave_length_b0[0] ,\reg_wave_length_c0[0] ,\reg_wave_length_d0[0] ,\reg_frequency_count_a0[11] ,\reg_frequency_count_b0[11] ,\reg_frequency_count_c0[11] ,\reg_frequency_count_d0[11] ,\reg_frequency_count_a0[10] ,\reg_frequency_count_b0[10] ,\reg_frequency_count_c0[10] ,\reg_frequency_count_d0[10] ,\reg_frequency_count_a0[9] ,\reg_frequency_count_b0[9] ,\reg_frequency_count_c0[9] ,\reg_frequency_count_d0[9] ,\reg_frequency_count_a0[8] ,\reg_frequency_count_b0[8] ,\reg_frequency_count_c0[8] ,\reg_frequency_count_d0[8] ,\reg_frequency_count_a0[7] ,\reg_frequency_count_b0[7] ,\reg_frequency_count_c0[7] ,\reg_frequency_count_d0[7] ,\reg_frequency_count_a0[6] ,\reg_frequency_count_b0[6] ,\reg_frequency_count_c0[6] ,\reg_frequency_count_d0[6] ,\reg_frequency_count_a0[5] ,\reg_frequency_count_b0[5] ,\reg_frequency_count_c0[5] ,\reg_frequency_count_d0[5] ,\reg_frequency_count_a0[4] ,\reg_frequency_count_b0[4] ,\reg_frequency_count_c0[4] ,\reg_frequency_count_d0[4] ,\reg_frequency_count_a0[3] ,\reg_frequency_count_b0[3] ,\reg_frequency_count_c0[3] ,\reg_frequency_count_d0[3] ,\reg_frequency_count_a0[2] ,\reg_frequency_count_b0[2] ,\reg_frequency_count_c0[2] ,\reg_frequency_count_d0[2] ,\reg_frequency_count_a0[1] ,\reg_frequency_count_b0[1] ,\reg_frequency_count_c0[1] ,\reg_frequency_count_d0[1] ,\reg_frequency_count_a0[0] ,\reg_frequency_count_b0[0] ,\reg_frequency_count_c0[0] ,\reg_frequency_count_d0[0] ,\reg_frequency_count_e0[10] ,\reg_frequency_count_e0[9] ,\reg_frequency_count_e0[7] ,\reg_frequency_count_e0[6] ,\reg_frequency_count_e0[5] ,\reg_frequency_count_e0[4] ,\reg_frequency_count_e0[3] ,\reg_frequency_count_e0[2] ,\reg_frequency_count_e0[1] ,\reg_frequency_count_e0[0] ,\reg_frequency_count_e0[11] ,\reg_frequency_count_e0[8] ,\reg_wave_length_a1[1] ,\reg_wave_length_b1[1] ,\reg_wave_length_c1[1] ,\reg_wave_length_d1[1] ,\reg_wave_length_a1[0] ,\reg_wave_length_b1[0] ,\reg_wave_length_c1[0] ,\reg_wave_length_d1[0] ,\reg_frequency_count_a1[11] ,\reg_frequency_count_b1[11] ,\reg_frequency_count_c1[11] ,\reg_frequency_count_d1[11] ,\reg_frequency_count_a1[10] ,\reg_frequency_count_b1[10] ,\reg_frequency_count_c1[10] ,\reg_frequency_count_d1[10] ,\reg_frequency_count_a1[9] ,\reg_frequency_count_b1[9] ,\reg_frequency_count_c1[9] ,\reg_frequency_count_d1[9] ,\reg_frequency_count_a1[8] ,\reg_frequency_count_b1[8] ,\reg_frequency_count_c1[8] ,\reg_frequency_count_d1[8] ,\reg_frequency_count_a1[7] ,\reg_frequency_count_b1[7] ,\reg_frequency_count_c1[7] ,\reg_frequency_count_d1[7] ,\reg_frequency_count_a1[6] ,\reg_frequency_count_b1[6] ,\reg_frequency_count_c1[6] ,\reg_frequency_count_d1[6] ,\reg_frequency_count_a1[5] ,\reg_frequency_count_b1[5] ,\reg_frequency_count_c1[5] ,\reg_frequency_count_d1[5] ,\reg_frequency_count_a1[4] ,\reg_frequency_count_b1[4] ,\reg_frequency_count_c1[4] ,\reg_frequency_count_d1[4] ,\reg_frequency_count_a1[3] ,\reg_frequency_count_b1[3] ,\reg_frequency_count_c1[3] ,\reg_frequency_count_d1[3] ,\reg_frequency_count_a1[2] ,\reg_frequency_count_b1[2] ,\reg_frequency_count_c1[2] ,\reg_frequency_count_d1[2] ,\reg_frequency_count_a1[1] ,\reg_frequency_count_b1[1] ,\reg_frequency_count_c1[1] ,\reg_frequency_count_d1[1] ,\reg_frequency_count_a1[0] ,\reg_frequency_count_b1[0] ,\reg_frequency_count_c1[0] ,\reg_frequency_count_d1[0] ,\ff_reg_frequency_count_e1[11] ,ff_reg_clone_frequency_e1,ff_ch_e1_key_on,\ff_reg_frequency_count_e1[10] ,\ff_reg_frequency_count_e1[9] ,\ff_reg_frequency_count_e1[8] ,\ff_reg_frequency_count_e1[7] ,\ff_reg_frequency_count_e1[6] ,\ff_reg_frequency_count_e1[5] ,\ff_reg_frequency_count_e1[4] ,\ff_reg_frequency_count_e1[3] ,\ff_reg_frequency_count_e1[2] ,\ff_reg_frequency_count_e1[1] ,\ff_reg_frequency_count_e1[0] ,n55,reg_noise_enable_e0,ff_reg_noise_enable_e1,\reg_noise_sel_e0[0] ,\ff_reg_noise_sel_e1[0] ,ff_reg_clone_noise_e1,\reg_noise_frequency0[1] ,\reg_noise_frequency0[2] ,\reg_noise_frequency0[3] ,\reg_noise_frequency0[4] ,\reg_noise_frequency0[0] ,\reg_noise_frequency1[1] ,\reg_noise_frequency1[2] ,\reg_noise_frequency1[3] ,\reg_noise_frequency1[4] ,\reg_noise_frequency1[0] ,\reg_noise_frequency2[1] ,\reg_noise_frequency2[2] ,\reg_noise_frequency2[3] ,\reg_noise_frequency2[4] ,\reg_noise_frequency2[0] ,\reg_noise_frequency3[1] ,\reg_noise_frequency3[2] ,\reg_noise_frequency3[3] ,\reg_noise_frequency3[4] ,\reg_noise_frequency3[0] ,reg_noise_enable_a0,reg_noise_enable_b0,reg_noise_enable_c0,reg_noise_enable_d0,ff_reg_noise_enable_a1,ff_reg_noise_enable_b1,ff_reg_noise_enable_c1,ff_reg_noise_enable_d1,\reg_noise_sel_a0[1] ,\reg_noise_sel_b0[1] ,\reg_noise_sel_c0[1] ,\reg_noise_sel_d0[1] ,\reg_noise_sel_e0[1] ,\reg_noise_sel_a0[0] ,\reg_noise_sel_b0[0] ,\reg_noise_sel_c0[0] ,\reg_noise_sel_d0[0] ,\reg_noise_sel_a1[1] ,\reg_noise_sel_b1[1] ,\reg_noise_sel_c1[1] ,\reg_noise_sel_d1[1] ,\reg_noise_sel_a1[0] ,\reg_noise_sel_b1[0] ,\reg_noise_sel_c1[0] ,\reg_noise_sel_d1[0] ,\ff_reg_noise_sel_e1[1] ,\reg_volume_b0[2] ,\reg_volume_e0[1] ,\reg_volume_c0[3] ,\reg_volume_b0[3] ,\reg_volume_e0[2] ,\reg_volume_c0[2] ,\reg_volume_a0[2] ,\reg_volume_d0[2] ,\reg_volume_c0[1] ,\reg_volume_d0[1] ,\reg_volume_a0[1] ,\reg_volume_b0[1] ,\reg_volume_c0[0] ,\reg_volume_b0[0] ,\reg_volume_e0[3] ,\reg_volume_a0[3] ,\reg_volume_e0[0] ,\reg_volume_a0[0] ,\reg_volume_d0[3] ,\reg_volume_d0[0] ,\ff_reg_volume_a1[2] ,\ff_reg_volume_e1[3] ,\ff_reg_volume_d1[2] ,\ff_reg_volume_b1[2] ,\ff_reg_volume_e1[2] ,\ff_reg_volume_c1[2] ,\ff_reg_volume_c1[1] ,\ff_reg_volume_b1[1] ,\ff_reg_volume_e1[0] ,\ff_reg_volume_d1[3] ,\ff_reg_volume_a1[3] ,\ff_reg_volume_e1[1] ,\ff_reg_volume_a1[1] ,\ff_reg_volume_d1[0] ,\ff_reg_volume_a1[0] ,\ff_reg_volume_c1[3] ,\ff_reg_volume_b1[3] ,\ff_reg_volume_d1[1] ,\ff_reg_volume_c1[0] ,\ff_reg_volume_b1[0] ,\ff_sram_id[3] ,ff_sram_q_en,\ff_active[2] ,\ff_active[1] ,\ff_active[0] ,\ff_left_out[10] ,\ff_left_out[9] ,\ff_left_out[8] ,\ff_left_out[7] ,\ff_left_out[6] ,\ff_left_out[5] ,\ff_left_out[4] ,\ff_left_out[3] ,\ff_left_out[2] ,\ff_left_out[1] ,\ff_left_out[0] ,\ff_right_out[11] ,\ff_right_out[10] ,\ff_right_out[9] ,\ff_right_out[8] ,\ff_right_out[7] ,\ff_right_out[6] ,\ff_right_out[5] ,\ff_right_out[4] ,\ff_right_out[3] ,\ff_right_out[2] ,\ff_right_out[1] ,\ff_right_out[0] ,\ff_left_out[11] ,\timer1_address[1]_3 ,\timer1_address[0]_3 ,\w_sram_a0[4] ,\w_sram_a1[4] ,\w_sram_a1[3] ,\w_sram_a1[2] ,\w_sram_a1[1] ,\w_sram_a1[0] ,\timer1_address[1] ,\timer1_address[1]_11 ,\timer1_address[0] ,\timer1_address[0]_11 ,o,o_603,o_609,o_611,\w_state_out[1] ,\w_state_out[2] ,n3,n3_17,n3_19,n3_21,n3_23,n3_25,n3_27,o_15,o_17,o_19,o_21,o_23,o_25,o_27,o_29,\w_state_out[1]_5 ,\w_state_out[2]_5 ,\w_state_out[0] ,n1,n2,n3_15,n3_17_0,n3_19_1,n3_21_2,n3_23_3,n3_25_4,n3_27_5,o_17_6,o_19_7,o_21_8,o_23_9,o_25_10,o_27_11,o_31,\wave_address_out[5] ,\wave_address_out[6] ,\wave_address_out[4] ,\frequency_count_out[6] ,\wave_address_out[5]_7 ,\wave_address_out[6]_7 ,\frequency_count_out[11] ,\wave_address_out[0] ,ram_array,ram_array_4_DO1,ram_array_4_DO2,ram_array_4_DO3,ram_array_4_DO4,ram_array_4_DO5,ram_array_4_DO6,ram_array_4_DO7,ram_array_5,ram_array_4_DO1_0,ram_array_4_DO2_0,ram_array_4_DO3_0,ram_array_4_DO4_0,ram_array_4_DO5_0,ram_array_4_DO6_0,ram_array_4_DO7_0,\ff_noise[17] ,\ff_noise[17]_3 ,\ff_noise[17]_3_12 ,\ff_noise[17]_3_13 );
input \sram_id[3] ;
input clk_3;
input n84;
input \sram_id[2] ;
input \sram_id[1] ;
input \sram_id[0] ;
input \sram_a[6] ;
input \sram_a[5] ;
input \sram_a[4] ;
input \sram_a[3] ;
input \sram_a[2] ;
input \sram_a[1] ;
input \sram_a[0] ;
input \sram_d[7] ;
input \sram_d[6] ;
input \sram_d[5] ;
input \sram_d[4] ;
input \sram_d[3] ;
input \sram_d[2] ;
input \sram_d[1] ;
input \sram_d[0] ;
input sram_we;
input sram_oe;
input \reg_timer1_channel[3] ;
input \ff_reg_enable_e1[1] ;
input \reg_wave_length_e0[1] ;
input \reg_wave_length_e0[0] ;
input \ff_reg_enable_e1[0] ;
input \ff_reg_enable_d1[0] ;
input \ff_reg_enable_a1[1] ;
input \ff_reg_enable_d1[1] ;
input \ff_reg_enable_c1[1] ;
input \ff_reg_enable_b1[1] ;
input \reg_enable_e0[0] ;
input \reg_enable_d0[0] ;
input \reg_enable_e0[1] ;
input \reg_enable_d0[1] ;
input \ff_reg_wave_length_e1[1] ;
input ff_reg_clone_wave_e1;
input \ff_reg_wave_length_e1[0] ;
input \ff_reg_enable_a1[0] ;
input \ff_reg_enable_b1[0] ;
input \ff_reg_enable_c1[0] ;
input \reg_enable_a0[0] ;
input \reg_enable_b0[0] ;
input \reg_enable_c0[0] ;
input \reg_enable_a0[1] ;
input \reg_enable_b0[1] ;
input \reg_enable_c0[1] ;
input ch_e0_key_on;
input \reg_ar_e0[6] ;
input \reg_ar_b0[5] ;
input \reg_ar_b0[4] ;
input ch_e0_key_off;
input ch_e0_key_release;
input \reg_rr_e0[7] ;
input \reg_rr_e0[6] ;
input \reg_rr_e0[5] ;
input \reg_rr_e0[4] ;
input \reg_sr_e0[3] ;
input \reg_dr_e0[3] ;
input \reg_rr_e0[2] ;
input \reg_ar_c0[7] ;
input \reg_ar_a0[7] ;
input \reg_ar_e0[7] ;
input \reg_ar_b0[7] ;
input \reg_ar_a0[5] ;
input \reg_ar_e0[5] ;
input \reg_ar_a0[4] ;
input \reg_ar_e0[4] ;
input \reg_rr_e0[0] ;
input \reg_ar_c0[3] ;
input \reg_ar_b0[3] ;
input \reg_ar_a0[3] ;
input \reg_ar_e0[3] ;
input \reg_ar_b0[1] ;
input \reg_sl_e0[2] ;
input \reg_sl_e0[0] ;
input \reg_rr_e0[1] ;
input \reg_ar_c0[2] ;
input \reg_ar_b0[2] ;
input \reg_ar_a0[2] ;
input \reg_ar_e0[2] ;
input \reg_ar_e0[0] ;
input \reg_ar_b0[0] ;
input \reg_ar_c0[0] ;
input \reg_ar_a0[0] ;
input \reg_ar_a0[1] ;
input \reg_ar_e0[1] ;
input \reg_sl_e0[5] ;
input \reg_sl_e0[4] ;
input \reg_sl_e0[3] ;
input \reg_sl_e0[1] ;
input \reg_dr_e0[7] ;
input \reg_sr_e0[7] ;
input \reg_dr_e0[6] ;
input \reg_sr_e0[6] ;
input \reg_sr_e0[5] ;
input \reg_dr_e0[5] ;
input \reg_sr_e0[4] ;
input \reg_dr_e0[4] ;
input \reg_rr_e0[3] ;
input \reg_dr_e0[2] ;
input \reg_sr_e0[2] ;
input \reg_dr_e0[0] ;
input \reg_sr_e0[0] ;
input \reg_dr_e0[1] ;
input \reg_sr_e0[1] ;
input \reg_ar_b0[6] ;
input \reg_ar_a0[6] ;
input \reg_ar_c0[6] ;
input \reg_ar_c0[1] ;
input \reg_ar_c0[4] ;
input \reg_ar_c0[5] ;
input \reg_dr_a0[7] ;
input \reg_dr_b0[7] ;
input \reg_dr_c0[7] ;
input \reg_dr_d0[7] ;
input \reg_dr_a0[6] ;
input \reg_dr_b0[6] ;
input \reg_dr_c0[6] ;
input \reg_dr_d0[6] ;
input \reg_dr_a0[5] ;
input \reg_dr_b0[5] ;
input \reg_dr_c0[5] ;
input \reg_dr_d0[5] ;
input \reg_dr_a0[4] ;
input \reg_dr_b0[4] ;
input \reg_dr_c0[4] ;
input \reg_dr_d0[4] ;
input \reg_dr_a0[3] ;
input \reg_dr_b0[3] ;
input \reg_dr_c0[3] ;
input \reg_dr_d0[3] ;
input \reg_dr_a0[2] ;
input \reg_dr_b0[2] ;
input \reg_dr_c0[2] ;
input \reg_dr_d0[2] ;
input \reg_dr_a0[1] ;
input \reg_dr_b0[1] ;
input \reg_dr_c0[1] ;
input \reg_dr_d0[1] ;
input \reg_dr_a0[0] ;
input \reg_dr_b0[0] ;
input \reg_dr_c0[0] ;
input \reg_dr_d0[0] ;
input \reg_sr_a0[7] ;
input \reg_sr_b0[7] ;
input \reg_sr_c0[7] ;
input \reg_sr_d0[7] ;
input \reg_sr_a0[6] ;
input \reg_sr_b0[6] ;
input \reg_sr_c0[6] ;
input \reg_sr_d0[6] ;
input \reg_sr_a0[5] ;
input \reg_sr_b0[5] ;
input \reg_sr_c0[5] ;
input \reg_sr_d0[5] ;
input \reg_sr_a0[4] ;
input \reg_sr_b0[4] ;
input \reg_sr_c0[4] ;
input \reg_sr_d0[4] ;
input \reg_sr_a0[3] ;
input \reg_sr_b0[3] ;
input \reg_sr_c0[3] ;
input \reg_sr_d0[3] ;
input \reg_sr_a0[2] ;
input \reg_sr_b0[2] ;
input \reg_sr_c0[2] ;
input \reg_sr_d0[2] ;
input \reg_sr_a0[1] ;
input \reg_sr_b0[1] ;
input \reg_sr_c0[1] ;
input \reg_sr_d0[1] ;
input \reg_sr_a0[0] ;
input \reg_sr_b0[0] ;
input \reg_sr_c0[0] ;
input \reg_sr_d0[0] ;
input \reg_rr_a0[7] ;
input \reg_rr_b0[7] ;
input \reg_rr_c0[7] ;
input \reg_rr_d0[7] ;
input \reg_rr_a0[6] ;
input \reg_rr_b0[6] ;
input \reg_rr_c0[6] ;
input \reg_rr_d0[6] ;
input \reg_rr_a0[5] ;
input \reg_rr_b0[5] ;
input \reg_rr_c0[5] ;
input \reg_rr_d0[5] ;
input \reg_rr_a0[4] ;
input \reg_rr_b0[4] ;
input \reg_rr_c0[4] ;
input \reg_rr_d0[4] ;
input \reg_rr_a0[3] ;
input \reg_rr_b0[3] ;
input \reg_rr_c0[3] ;
input \reg_rr_d0[3] ;
input \reg_rr_a0[2] ;
input \reg_rr_b0[2] ;
input \reg_rr_c0[2] ;
input \reg_rr_d0[2] ;
input \reg_rr_a0[1] ;
input \reg_rr_b0[1] ;
input \reg_rr_c0[1] ;
input \reg_rr_d0[1] ;
input \reg_rr_a0[0] ;
input \reg_rr_b0[0] ;
input \reg_rr_c0[0] ;
input \reg_rr_d0[0] ;
input \reg_sl_a0[5] ;
input \reg_sl_b0[5] ;
input \reg_sl_c0[5] ;
input \reg_sl_d0[5] ;
input \reg_sl_a0[4] ;
input \reg_sl_b0[4] ;
input \reg_sl_c0[4] ;
input \reg_sl_d0[4] ;
input \reg_sl_a0[3] ;
input \reg_sl_b0[3] ;
input \reg_sl_c0[3] ;
input \reg_sl_d0[3] ;
input \reg_sl_a0[2] ;
input \reg_sl_b0[2] ;
input \reg_sl_c0[2] ;
input \reg_sl_d0[2] ;
input \reg_sl_a0[1] ;
input \reg_sl_b0[1] ;
input \reg_sl_c0[1] ;
input \reg_sl_d0[1] ;
input \reg_sl_a0[0] ;
input \reg_sl_b0[0] ;
input \reg_sl_c0[0] ;
input \reg_sl_d0[0] ;
input ch_a0_key_release;
input ch_b0_key_release;
input ch_c0_key_release;
input ch_d0_key_release;
input ch_a0_key_off;
input ch_b0_key_off;
input ch_c0_key_off;
input ch_d0_key_off;
input ch_a0_key_on;
input ch_b0_key_on;
input ch_c0_key_on;
input ch_d0_key_on;
input \ff_reg_ar_e1[4] ;
input ff_reg_clone_adsr_e1;
input ff_ch_e1_key_off;
input ff_reg_clone_key_e1;
input ff_ch_e1_key_release;
input \ff_reg_sl_e1[2] ;
input \ff_reg_ar_e1[7] ;
input \ff_reg_sr_e1[7] ;
input \ff_reg_dr_e1[7] ;
input \ff_reg_rr_e1[7] ;
input \ff_reg_ar_e1[6] ;
input \ff_reg_sr_e1[6] ;
input \ff_reg_rr_e1[6] ;
input \ff_reg_dr_e1[6] ;
input \ff_reg_ar_e1[5] ;
input \ff_reg_sr_e1[5] ;
input \ff_reg_rr_e1[5] ;
input \ff_reg_dr_e1[5] ;
input \ff_reg_sr_e1[4] ;
input \ff_reg_rr_e1[4] ;
input \ff_reg_dr_e1[4] ;
input \ff_reg_ar_e1[3] ;
input \ff_reg_sr_e1[3] ;
input \ff_reg_rr_e1[3] ;
input \ff_reg_dr_e1[3] ;
input \ff_reg_ar_e1[2] ;
input \ff_reg_sr_e1[2] ;
input \ff_reg_rr_e1[2] ;
input \ff_reg_dr_e1[2] ;
input \ff_reg_ar_e1[0] ;
input \ff_reg_sr_e1[0] ;
input \ff_reg_rr_e1[0] ;
input \ff_reg_dr_e1[0] ;
input \ff_reg_ar_e1[1] ;
input \ff_reg_sl_e1[3] ;
input \ff_reg_sl_e1[0] ;
input \ff_reg_sl_e1[1] ;
input \ff_reg_sl_e1[4] ;
input \ff_reg_sl_e1[5] ;
input \ff_reg_sr_e1[1] ;
input \ff_reg_rr_e1[1] ;
input \ff_reg_dr_e1[1] ;
input \reg_ar_a1[7] ;
input \reg_ar_b1[7] ;
input \reg_ar_c1[7] ;
input \reg_ar_d1[7] ;
input \reg_ar_a1[6] ;
input \reg_ar_b1[6] ;
input \reg_ar_c1[6] ;
input \reg_ar_d1[6] ;
input \reg_ar_a1[5] ;
input \reg_ar_b1[5] ;
input \reg_ar_c1[5] ;
input \reg_ar_d1[5] ;
input \reg_ar_a1[4] ;
input \reg_ar_b1[4] ;
input \reg_ar_c1[4] ;
input \reg_ar_d1[4] ;
input \reg_ar_a1[3] ;
input \reg_ar_b1[3] ;
input \reg_ar_c1[3] ;
input \reg_ar_d1[3] ;
input \reg_ar_a1[2] ;
input \reg_ar_b1[2] ;
input \reg_ar_c1[2] ;
input \reg_ar_d1[2] ;
input \reg_ar_a1[1] ;
input \reg_ar_b1[1] ;
input \reg_ar_c1[1] ;
input \reg_ar_d1[1] ;
input \reg_ar_a1[0] ;
input \reg_ar_b1[0] ;
input \reg_ar_c1[0] ;
input \reg_ar_d1[0] ;
input \reg_dr_a1[7] ;
input \reg_dr_b1[7] ;
input \reg_dr_c1[7] ;
input \reg_dr_d1[7] ;
input \reg_dr_a1[6] ;
input \reg_dr_b1[6] ;
input \reg_dr_c1[6] ;
input \reg_dr_d1[6] ;
input \reg_dr_a1[5] ;
input \reg_dr_b1[5] ;
input \reg_dr_c1[5] ;
input \reg_dr_d1[5] ;
input \reg_dr_a1[4] ;
input \reg_dr_b1[4] ;
input \reg_dr_c1[4] ;
input \reg_dr_d1[4] ;
input \reg_dr_a1[3] ;
input \reg_dr_b1[3] ;
input \reg_dr_c1[3] ;
input \reg_dr_d1[3] ;
input \reg_dr_a1[2] ;
input \reg_dr_b1[2] ;
input \reg_dr_c1[2] ;
input \reg_dr_d1[2] ;
input \reg_dr_a1[1] ;
input \reg_dr_b1[1] ;
input \reg_dr_c1[1] ;
input \reg_dr_d1[1] ;
input \reg_dr_a1[0] ;
input \reg_dr_b1[0] ;
input \reg_dr_c1[0] ;
input \reg_dr_d1[0] ;
input \reg_sr_a1[7] ;
input \reg_sr_b1[7] ;
input \reg_sr_c1[7] ;
input \reg_sr_d1[7] ;
input \reg_sr_a1[6] ;
input \reg_sr_b1[6] ;
input \reg_sr_c1[6] ;
input \reg_sr_d1[6] ;
input \reg_sr_a1[5] ;
input \reg_sr_b1[5] ;
input \reg_sr_c1[5] ;
input \reg_sr_d1[5] ;
input \reg_sr_a1[4] ;
input \reg_sr_b1[4] ;
input \reg_sr_c1[4] ;
input \reg_sr_d1[4] ;
input \reg_sr_a1[3] ;
input \reg_sr_b1[3] ;
input \reg_sr_c1[3] ;
input \reg_sr_d1[3] ;
input \reg_sr_a1[2] ;
input \reg_sr_b1[2] ;
input \reg_sr_c1[2] ;
input \reg_sr_d1[2] ;
input \reg_sr_a1[1] ;
input \reg_sr_b1[1] ;
input \reg_sr_c1[1] ;
input \reg_sr_d1[1] ;
input \reg_sr_a1[0] ;
input \reg_sr_b1[0] ;
input \reg_sr_c1[0] ;
input \reg_sr_d1[0] ;
input \reg_rr_a1[7] ;
input \reg_rr_b1[7] ;
input \reg_rr_c1[7] ;
input \reg_rr_d1[7] ;
input \reg_rr_a1[6] ;
input \reg_rr_b1[6] ;
input \reg_rr_c1[6] ;
input \reg_rr_d1[6] ;
input \reg_rr_a1[5] ;
input \reg_rr_b1[5] ;
input \reg_rr_c1[5] ;
input \reg_rr_d1[5] ;
input \reg_rr_a1[4] ;
input \reg_rr_b1[4] ;
input \reg_rr_c1[4] ;
input \reg_rr_d1[4] ;
input \reg_rr_a1[3] ;
input \reg_rr_b1[3] ;
input \reg_rr_c1[3] ;
input \reg_rr_d1[3] ;
input \reg_rr_a1[2] ;
input \reg_rr_b1[2] ;
input \reg_rr_c1[2] ;
input \reg_rr_d1[2] ;
input \reg_rr_a1[1] ;
input \reg_rr_b1[1] ;
input \reg_rr_c1[1] ;
input \reg_rr_d1[1] ;
input \reg_rr_a1[0] ;
input \reg_rr_b1[0] ;
input \reg_rr_c1[0] ;
input \reg_rr_d1[0] ;
input \reg_sl_a1[5] ;
input \reg_sl_b1[5] ;
input \reg_sl_c1[5] ;
input \reg_sl_d1[5] ;
input \reg_sl_a1[4] ;
input \reg_sl_b1[4] ;
input \reg_sl_c1[4] ;
input \reg_sl_d1[4] ;
input \reg_sl_a1[3] ;
input \reg_sl_b1[3] ;
input \reg_sl_c1[3] ;
input \reg_sl_d1[3] ;
input \reg_sl_a1[2] ;
input \reg_sl_b1[2] ;
input \reg_sl_c1[2] ;
input \reg_sl_d1[2] ;
input \reg_sl_a1[1] ;
input \reg_sl_b1[1] ;
input \reg_sl_c1[1] ;
input \reg_sl_d1[1] ;
input \reg_sl_a1[0] ;
input \reg_sl_b1[0] ;
input \reg_sl_c1[0] ;
input \reg_sl_d1[0] ;
input ch_a1_key_release;
input ch_b1_key_release;
input ch_c1_key_release;
input ch_d1_key_release;
input ch_a1_key_off;
input ch_b1_key_off;
input ch_c1_key_off;
input ch_d1_key_off;
input ff_ch_a1_key_on;
input ff_reg_clone_key_a1;
input ff_ch_b1_key_on;
input ff_reg_clone_key_b1;
input ff_ch_c1_key_on;
input ff_reg_clone_key_c1;
input ff_ch_d1_key_on;
input ff_reg_clone_key_d1;
input \reg_wave_length_a0[1] ;
input \reg_wave_length_b0[1] ;
input \reg_wave_length_c0[1] ;
input \reg_wave_length_d0[1] ;
input \reg_wave_length_a0[0] ;
input \reg_wave_length_b0[0] ;
input \reg_wave_length_c0[0] ;
input \reg_wave_length_d0[0] ;
input \reg_frequency_count_a0[11] ;
input \reg_frequency_count_b0[11] ;
input \reg_frequency_count_c0[11] ;
input \reg_frequency_count_d0[11] ;
input \reg_frequency_count_a0[10] ;
input \reg_frequency_count_b0[10] ;
input \reg_frequency_count_c0[10] ;
input \reg_frequency_count_d0[10] ;
input \reg_frequency_count_a0[9] ;
input \reg_frequency_count_b0[9] ;
input \reg_frequency_count_c0[9] ;
input \reg_frequency_count_d0[9] ;
input \reg_frequency_count_a0[8] ;
input \reg_frequency_count_b0[8] ;
input \reg_frequency_count_c0[8] ;
input \reg_frequency_count_d0[8] ;
input \reg_frequency_count_a0[7] ;
input \reg_frequency_count_b0[7] ;
input \reg_frequency_count_c0[7] ;
input \reg_frequency_count_d0[7] ;
input \reg_frequency_count_a0[6] ;
input \reg_frequency_count_b0[6] ;
input \reg_frequency_count_c0[6] ;
input \reg_frequency_count_d0[6] ;
input \reg_frequency_count_a0[5] ;
input \reg_frequency_count_b0[5] ;
input \reg_frequency_count_c0[5] ;
input \reg_frequency_count_d0[5] ;
input \reg_frequency_count_a0[4] ;
input \reg_frequency_count_b0[4] ;
input \reg_frequency_count_c0[4] ;
input \reg_frequency_count_d0[4] ;
input \reg_frequency_count_a0[3] ;
input \reg_frequency_count_b0[3] ;
input \reg_frequency_count_c0[3] ;
input \reg_frequency_count_d0[3] ;
input \reg_frequency_count_a0[2] ;
input \reg_frequency_count_b0[2] ;
input \reg_frequency_count_c0[2] ;
input \reg_frequency_count_d0[2] ;
input \reg_frequency_count_a0[1] ;
input \reg_frequency_count_b0[1] ;
input \reg_frequency_count_c0[1] ;
input \reg_frequency_count_d0[1] ;
input \reg_frequency_count_a0[0] ;
input \reg_frequency_count_b0[0] ;
input \reg_frequency_count_c0[0] ;
input \reg_frequency_count_d0[0] ;
input \reg_frequency_count_e0[10] ;
input \reg_frequency_count_e0[9] ;
input \reg_frequency_count_e0[7] ;
input \reg_frequency_count_e0[6] ;
input \reg_frequency_count_e0[5] ;
input \reg_frequency_count_e0[4] ;
input \reg_frequency_count_e0[3] ;
input \reg_frequency_count_e0[2] ;
input \reg_frequency_count_e0[1] ;
input \reg_frequency_count_e0[0] ;
input \reg_frequency_count_e0[11] ;
input \reg_frequency_count_e0[8] ;
input \reg_wave_length_a1[1] ;
input \reg_wave_length_b1[1] ;
input \reg_wave_length_c1[1] ;
input \reg_wave_length_d1[1] ;
input \reg_wave_length_a1[0] ;
input \reg_wave_length_b1[0] ;
input \reg_wave_length_c1[0] ;
input \reg_wave_length_d1[0] ;
input \reg_frequency_count_a1[11] ;
input \reg_frequency_count_b1[11] ;
input \reg_frequency_count_c1[11] ;
input \reg_frequency_count_d1[11] ;
input \reg_frequency_count_a1[10] ;
input \reg_frequency_count_b1[10] ;
input \reg_frequency_count_c1[10] ;
input \reg_frequency_count_d1[10] ;
input \reg_frequency_count_a1[9] ;
input \reg_frequency_count_b1[9] ;
input \reg_frequency_count_c1[9] ;
input \reg_frequency_count_d1[9] ;
input \reg_frequency_count_a1[8] ;
input \reg_frequency_count_b1[8] ;
input \reg_frequency_count_c1[8] ;
input \reg_frequency_count_d1[8] ;
input \reg_frequency_count_a1[7] ;
input \reg_frequency_count_b1[7] ;
input \reg_frequency_count_c1[7] ;
input \reg_frequency_count_d1[7] ;
input \reg_frequency_count_a1[6] ;
input \reg_frequency_count_b1[6] ;
input \reg_frequency_count_c1[6] ;
input \reg_frequency_count_d1[6] ;
input \reg_frequency_count_a1[5] ;
input \reg_frequency_count_b1[5] ;
input \reg_frequency_count_c1[5] ;
input \reg_frequency_count_d1[5] ;
input \reg_frequency_count_a1[4] ;
input \reg_frequency_count_b1[4] ;
input \reg_frequency_count_c1[4] ;
input \reg_frequency_count_d1[4] ;
input \reg_frequency_count_a1[3] ;
input \reg_frequency_count_b1[3] ;
input \reg_frequency_count_c1[3] ;
input \reg_frequency_count_d1[3] ;
input \reg_frequency_count_a1[2] ;
input \reg_frequency_count_b1[2] ;
input \reg_frequency_count_c1[2] ;
input \reg_frequency_count_d1[2] ;
input \reg_frequency_count_a1[1] ;
input \reg_frequency_count_b1[1] ;
input \reg_frequency_count_c1[1] ;
input \reg_frequency_count_d1[1] ;
input \reg_frequency_count_a1[0] ;
input \reg_frequency_count_b1[0] ;
input \reg_frequency_count_c1[0] ;
input \reg_frequency_count_d1[0] ;
input \ff_reg_frequency_count_e1[11] ;
input ff_reg_clone_frequency_e1;
input ff_ch_e1_key_on;
input \ff_reg_frequency_count_e1[10] ;
input \ff_reg_frequency_count_e1[9] ;
input \ff_reg_frequency_count_e1[8] ;
input \ff_reg_frequency_count_e1[7] ;
input \ff_reg_frequency_count_e1[6] ;
input \ff_reg_frequency_count_e1[5] ;
input \ff_reg_frequency_count_e1[4] ;
input \ff_reg_frequency_count_e1[3] ;
input \ff_reg_frequency_count_e1[2] ;
input \ff_reg_frequency_count_e1[1] ;
input \ff_reg_frequency_count_e1[0] ;
input n55;
input reg_noise_enable_e0;
input ff_reg_noise_enable_e1;
input \reg_noise_sel_e0[0] ;
input \ff_reg_noise_sel_e1[0] ;
input ff_reg_clone_noise_e1;
input \reg_noise_frequency0[1] ;
input \reg_noise_frequency0[2] ;
input \reg_noise_frequency0[3] ;
input \reg_noise_frequency0[4] ;
input \reg_noise_frequency0[0] ;
input \reg_noise_frequency1[1] ;
input \reg_noise_frequency1[2] ;
input \reg_noise_frequency1[3] ;
input \reg_noise_frequency1[4] ;
input \reg_noise_frequency1[0] ;
input \reg_noise_frequency2[1] ;
input \reg_noise_frequency2[2] ;
input \reg_noise_frequency2[3] ;
input \reg_noise_frequency2[4] ;
input \reg_noise_frequency2[0] ;
input \reg_noise_frequency3[1] ;
input \reg_noise_frequency3[2] ;
input \reg_noise_frequency3[3] ;
input \reg_noise_frequency3[4] ;
input \reg_noise_frequency3[0] ;
input reg_noise_enable_a0;
input reg_noise_enable_b0;
input reg_noise_enable_c0;
input reg_noise_enable_d0;
input ff_reg_noise_enable_a1;
input ff_reg_noise_enable_b1;
input ff_reg_noise_enable_c1;
input ff_reg_noise_enable_d1;
input \reg_noise_sel_a0[1] ;
input \reg_noise_sel_b0[1] ;
input \reg_noise_sel_c0[1] ;
input \reg_noise_sel_d0[1] ;
input \reg_noise_sel_e0[1] ;
input \reg_noise_sel_a0[0] ;
input \reg_noise_sel_b0[0] ;
input \reg_noise_sel_c0[0] ;
input \reg_noise_sel_d0[0] ;
input \reg_noise_sel_a1[1] ;
input \reg_noise_sel_b1[1] ;
input \reg_noise_sel_c1[1] ;
input \reg_noise_sel_d1[1] ;
input \reg_noise_sel_a1[0] ;
input \reg_noise_sel_b1[0] ;
input \reg_noise_sel_c1[0] ;
input \reg_noise_sel_d1[0] ;
input \ff_reg_noise_sel_e1[1] ;
input \reg_volume_b0[2] ;
input \reg_volume_e0[1] ;
input \reg_volume_c0[3] ;
input \reg_volume_b0[3] ;
input \reg_volume_e0[2] ;
input \reg_volume_c0[2] ;
input \reg_volume_a0[2] ;
input \reg_volume_d0[2] ;
input \reg_volume_c0[1] ;
input \reg_volume_d0[1] ;
input \reg_volume_a0[1] ;
input \reg_volume_b0[1] ;
input \reg_volume_c0[0] ;
input \reg_volume_b0[0] ;
input \reg_volume_e0[3] ;
input \reg_volume_a0[3] ;
input \reg_volume_e0[0] ;
input \reg_volume_a0[0] ;
input \reg_volume_d0[3] ;
input \reg_volume_d0[0] ;
input \ff_reg_volume_a1[2] ;
input \ff_reg_volume_e1[3] ;
input \ff_reg_volume_d1[2] ;
input \ff_reg_volume_b1[2] ;
input \ff_reg_volume_e1[2] ;
input \ff_reg_volume_c1[2] ;
input \ff_reg_volume_c1[1] ;
input \ff_reg_volume_b1[1] ;
input \ff_reg_volume_e1[0] ;
input \ff_reg_volume_d1[3] ;
input \ff_reg_volume_a1[3] ;
input \ff_reg_volume_e1[1] ;
input \ff_reg_volume_a1[1] ;
input \ff_reg_volume_d1[0] ;
input \ff_reg_volume_a1[0] ;
input \ff_reg_volume_c1[3] ;
input \ff_reg_volume_b1[3] ;
input \ff_reg_volume_d1[1] ;
input \ff_reg_volume_c1[0] ;
input \ff_reg_volume_b1[0] ;
output \ff_sram_id[3] ;
output ff_sram_q_en;
output \ff_active[2] ;
output \ff_active[1] ;
output \ff_active[0] ;
output \ff_left_out[10] ;
output \ff_left_out[9] ;
output \ff_left_out[8] ;
output \ff_left_out[7] ;
output \ff_left_out[6] ;
output \ff_left_out[5] ;
output \ff_left_out[4] ;
output \ff_left_out[3] ;
output \ff_left_out[2] ;
output \ff_left_out[1] ;
output \ff_left_out[0] ;
output \ff_right_out[11] ;
output \ff_right_out[10] ;
output \ff_right_out[9] ;
output \ff_right_out[8] ;
output \ff_right_out[7] ;
output \ff_right_out[6] ;
output \ff_right_out[5] ;
output \ff_right_out[4] ;
output \ff_right_out[3] ;
output \ff_right_out[2] ;
output \ff_right_out[1] ;
output \ff_right_out[0] ;
output \ff_left_out[11] ;
output \timer1_address[1]_3 ;
output \timer1_address[0]_3 ;
output \w_sram_a0[4] ;
output \w_sram_a1[4] ;
output \w_sram_a1[3] ;
output \w_sram_a1[2] ;
output \w_sram_a1[1] ;
output \w_sram_a1[0] ;
output \timer1_address[1] ;
output \timer1_address[1]_11 ;
output \timer1_address[0] ;
output \timer1_address[0]_11 ;
output o;
output o_603;
output o_609;
output o_611;
output \w_state_out[1] ;
output \w_state_out[2] ;
output n3;
output n3_17;
output n3_19;
output n3_21;
output n3_23;
output n3_25;
output n3_27;
output o_15;
output o_17;
output o_19;
output o_21;
output o_23;
output o_25;
output o_27;
output o_29;
output \w_state_out[1]_5 ;
output \w_state_out[2]_5 ;
output \w_state_out[0] ;
output n1;
output n2;
output n3_15;
output n3_17_0;
output n3_19_1;
output n3_21_2;
output n3_23_3;
output n3_25_4;
output n3_27_5;
output o_17_6;
output o_19_7;
output o_21_8;
output o_23_9;
output o_25_10;
output o_27_11;
output o_31;
output \wave_address_out[5] ;
output \wave_address_out[6] ;
output \wave_address_out[4] ;
output \frequency_count_out[6] ;
output \wave_address_out[5]_7 ;
output \wave_address_out[6]_7 ;
output \frequency_count_out[11] ;
output \wave_address_out[0] ;
output ram_array;
output ram_array_4_DO1;
output ram_array_4_DO2;
output ram_array_4_DO3;
output ram_array_4_DO4;
output ram_array_4_DO5;
output ram_array_4_DO6;
output ram_array_4_DO7;
output ram_array_5;
output ram_array_4_DO1_0;
output ram_array_4_DO2_0;
output ram_array_4_DO3_0;
output ram_array_4_DO4_0;
output ram_array_4_DO5_0;
output ram_array_4_DO6_0;
output ram_array_4_DO7_0;
output \ff_noise[17] ;
output \ff_noise[17]_3 ;
output \ff_noise[17]_3_12 ;
output \ff_noise[17]_3_13 ;
wire VCC;
wire \ff_sram_id[3] ;
wire \ff_sram_id[2] ;
wire \ff_sram_id[1] ;
wire \ff_sram_id[0] ;
wire ff_sram_q_en;
wire \ff_sram_a[6] ;
wire \ff_sram_a[5] ;
wire \ff_sram_a[4] ;
wire \ff_sram_a[3] ;
wire \ff_sram_a[2] ;
wire \ff_sram_a[1] ;
wire \ff_sram_a[0] ;
wire \ff_sram_d[7] ;
wire \ff_sram_d[6] ;
wire \ff_sram_d[5] ;
wire \ff_sram_d[4] ;
wire \ff_sram_d[3] ;
wire \ff_sram_d[2] ;
wire \ff_sram_d[1] ;
wire \ff_sram_d[0] ;
wire \ff_active[2] ;
wire \ff_active[1] ;
wire \ff_active[0] ;
wire \ff_left_out[10] ;
wire \ff_left_out[9] ;
wire \ff_left_out[8] ;
wire \ff_left_out[7] ;
wire \ff_left_out[6] ;
wire \ff_left_out[5] ;
wire \ff_left_out[4] ;
wire \ff_left_out[3] ;
wire \ff_left_out[2] ;
wire \ff_left_out[1] ;
wire \ff_left_out[0] ;
wire \ff_right_out[11] ;
wire \ff_right_out[10] ;
wire \ff_right_out[9] ;
wire \ff_right_out[8] ;
wire \ff_right_out[7] ;
wire \ff_right_out[6] ;
wire \ff_right_out[5] ;
wire \ff_right_out[4] ;
wire \ff_right_out[3] ;
wire \ff_right_out[2] ;
wire \ff_right_out[1] ;
wire \ff_right_out[0] ;
wire \ff_left_out[11] ;
wire ff_sram_we_5;
wire \ff_left_integ[11]_5 ;
wire \ff_left_integ[10] ;
wire \ff_left_integ[9] ;
wire \ff_left_integ[8] ;
wire \ff_left_integ[7] ;
wire \ff_left_integ[6] ;
wire \ff_left_integ[5] ;
wire \ff_left_integ[4] ;
wire \ff_left_integ[3] ;
wire \ff_left_integ[2] ;
wire \ff_left_integ[1] ;
wire \ff_left_integ[0] ;
wire \ff_right_integ[11] ;
wire \ff_right_integ[10] ;
wire \ff_right_integ[9] ;
wire \ff_right_integ[8] ;
wire \ff_right_integ[7] ;
wire \ff_right_integ[6] ;
wire \ff_right_integ[5] ;
wire \ff_right_integ[4] ;
wire \ff_right_integ[3] ;
wire \ff_right_integ[2] ;
wire \ff_right_integ[1] ;
wire \ff_right_integ[0] ;
wire ff_sram_oe_5;
wire \w_left_channel[0] ;
wire \w_left_channel[0]_1_COUT ;
wire \w_left_channel[1] ;
wire \w_left_channel[1]_1_COUT ;
wire \w_left_channel[2] ;
wire \w_left_channel[2]_1_COUT ;
wire \w_left_channel[3] ;
wire \w_left_channel[3]_1_COUT ;
wire \w_left_channel[4] ;
wire \w_left_channel[4]_1_COUT ;
wire \w_left_channel[5] ;
wire \w_left_channel[5]_1_COUT ;
wire \w_left_channel[6] ;
wire \w_left_channel[6]_1_COUT ;
wire \w_left_channel[7] ;
wire \w_left_channel[7]_1_COUT ;
wire \w_left_channel[8] ;
wire \w_left_channel[8]_1_COUT ;
wire n332;
wire n332_1_COUT;
wire n331;
wire n331_1_COUT;
wire n330;
wire n330_1_COUT;
wire n329;
wire n329_1_COUT;
wire n328;
wire n328_1_COUT;
wire n327;
wire n327_1_COUT;
wire n326;
wire n326_1_COUT;
wire n325;
wire n325_1_COUT;
wire n324;
wire n324_1_COUT;
wire n323;
wire n323_1_COUT;
wire n322;
wire n322_1_COUT;
wire n321;
wire n321_1_COUT;
wire \w_right_channel[0] ;
wire \w_right_channel[0]_1_COUT ;
wire \w_right_channel[1] ;
wire \w_right_channel[1]_1_COUT ;
wire \w_right_channel[2] ;
wire \w_right_channel[2]_1_COUT ;
wire \w_right_channel[3] ;
wire \w_right_channel[3]_1_COUT ;
wire \w_right_channel[4] ;
wire \w_right_channel[4]_1_COUT ;
wire \w_right_channel[5] ;
wire \w_right_channel[5]_1_COUT ;
wire \w_right_channel[6] ;
wire \w_right_channel[6]_1_COUT ;
wire \w_right_channel[7] ;
wire \w_right_channel[7]_1_COUT ;
wire \w_right_channel[8] ;
wire \w_right_channel[8]_1_COUT ;
wire n345;
wire n345_1_COUT;
wire n344;
wire n344_1_COUT;
wire n343;
wire n343_1_COUT;
wire n342;
wire n342_1_COUT;
wire n341;
wire n341_1_COUT;
wire n340;
wire n340_1_COUT;
wire n339;
wire n339_1_COUT;
wire n338;
wire n338_1_COUT;
wire n337;
wire n337_1_COUT;
wire n336;
wire n336_1_COUT;
wire n335;
wire n335_1_COUT;
wire n334;
wire n334_1_COUT;
wire \timer1_address[1]_3 ;
wire \timer1_address[0]_3 ;
wire n75_3;
wire n319;
wire \w_sram_a0[8] ;
wire \w_sram_a0[7] ;
wire \w_sram_a0[6] ;
wire \w_sram_a0[5] ;
wire \w_sram_a0[4]_3 ;
wire \w_sram_a0[3]_3 ;
wire \w_sram_a0[2]_3 ;
wire \w_sram_a0[1]_3 ;
wire \w_sram_a0[0]_3 ;
wire \w_sram_a1[6] ;
wire \w_sram_a1[5] ;
wire \w_sram_a1[4]_3 ;
wire \w_sram_a1[3]_3 ;
wire \w_sram_a1[2]_3 ;
wire \w_sram_a1[1]_3 ;
wire \w_sram_a1[0]_3 ;
wire n346;
wire n347;
wire n348;
wire n349;
wire n350;
wire n351;
wire n352;
wire n353;
wire n354;
wire n355;
wire n356;
wire n357;
wire n358;
wire n359;
wire n360;
wire n361;
wire n362;
wire n363;
wire n364;
wire n365;
wire n366;
wire n367;
wire n368;
wire n369;
wire \w_left_channel1[0] ;
wire \w_left_channel1[1] ;
wire \w_left_channel1[2] ;
wire \w_left_channel1[3] ;
wire \w_left_channel1[4] ;
wire \w_left_channel1[5] ;
wire \w_left_channel1[6] ;
wire \w_left_channel1[7] ;
wire w_sram_we1;
wire w_sram_we0;
wire n117;
wire n116;
wire \timer1_address[0]_5 ;
wire \timer1_address[0]_7 ;
wire n192_5;
wire \w_sram_a0[4] ;
wire \w_sram_a0[3] ;
wire \w_sram_a0[2] ;
wire \w_sram_a0[1] ;
wire \w_sram_a0[0] ;
wire \w_sram_a1[4] ;
wire \w_sram_a1[3] ;
wire \w_sram_a1[2] ;
wire \w_sram_a1[1] ;
wire \w_sram_a1[0] ;
wire \w_left_channel1[0]_7 ;
wire \timer1_address[1] ;
wire \timer1_address[1]_11 ;
wire \timer1_address[0] ;
wire \timer1_address[0]_11 ;
wire \w_right_channel1[0]_11 ;
wire \w_left_channel1[0]_9 ;
wire \w_left_channel1[0]_11 ;
wire \w_right_channel0[0]_11 ;
wire \w_left_channel0[0]_11 ;
wire \timer1_address[1]_13 ;
wire \timer1_address[0]_13 ;
wire \w_right_channel1[0]_15 ;
wire \w_right_channel1[0]_17 ;
wire \w_right_channel1[0]_19 ;
wire \w_right_channel0[0]_15 ;
wire \w_right_channel0[0]_17 ;
wire \w_right_channel0[0]_19 ;
wire \w_left_channel0[0]_15 ;
wire \w_left_channel0[0]_17 ;
wire \w_left_channel0[0]_19 ;
wire \ff_left_integ[11] ;
wire \w_sram_a0[9] ;
wire n192;
wire \w_right_channel1[7] ;
wire \w_right_channel1[6] ;
wire \w_right_channel1[5] ;
wire \w_right_channel1[4] ;
wire \w_right_channel1[3] ;
wire \w_right_channel1[2] ;
wire \w_right_channel1[1] ;
wire \w_right_channel1[0] ;
wire \w_right_channel0[7] ;
wire \w_right_channel0[6] ;
wire \w_right_channel0[5] ;
wire \w_right_channel0[4] ;
wire \w_right_channel0[3] ;
wire \w_right_channel0[2] ;
wire \w_right_channel0[1] ;
wire \w_right_channel0[0] ;
wire \w_left_channel0[7] ;
wire \w_left_channel0[6] ;
wire \w_left_channel0[5] ;
wire \w_left_channel0[4] ;
wire \w_left_channel0[3] ;
wire \w_left_channel0[2] ;
wire \w_left_channel0[1] ;
wire \w_left_channel0[0] ;
wire \timer1_address[1]_15 ;
wire \timer1_address[1]_17 ;
wire ff_sram_we;
wire ff_sram_oe;
wire n51;
wire n438;
wire n426;
wire n118;
wire o;
wire o_603;
wire o_609;
wire o_611;
wire \w_state_out[1] ;
wire \w_state_out[2] ;
wire n3;
wire n3_17;
wire n3_19;
wire n3_21;
wire n3_23;
wire n3_25;
wire n3_27;
wire o_15;
wire o_17;
wire o_19;
wire o_21;
wire o_23;
wire o_25;
wire o_27;
wire o_29;
wire \w_state_out[1]_5 ;
wire \w_state_out[2]_5 ;
wire \w_state_out[0] ;
wire n1;
wire n2;
wire n3_15;
wire n3_17_0;
wire n3_19_1;
wire n3_21_2;
wire n3_23_3;
wire n3_25_4;
wire n3_27_5;
wire o_17_6;
wire o_19_7;
wire o_21_8;
wire o_23_9;
wire o_25_10;
wire o_27_11;
wire o_31;
wire \ff_wave_address_e[4] ;
wire \ff_wave_address_e[3] ;
wire \ff_wave_address_e[2] ;
wire \ff_wave_address_e[1] ;
wire \ff_wave_address_e[0] ;
wire n3_5_435;
wire n3_7_436;
wire n3_19_437;
wire n3_21_438;
wire n3_23_439;
wire n3_25_440;
wire n3_27_441;
wire \wave_address_out[5] ;
wire \wave_address_out[6] ;
wire \wave_address_out[4] ;
wire \ff_wave_address_e[4]_3 ;
wire \ff_wave_address_e[3]_3 ;
wire \ff_wave_address_e[2]_3 ;
wire \ff_wave_address_e[1]_3 ;
wire \ff_wave_address_e[0]_3 ;
wire n3_9_526;
wire n3_11_527;
wire n3_19_528;
wire n3_21_529;
wire n3_23_530;
wire n3_25_531;
wire n3_27_532;
wire \frequency_count_out[6] ;
wire \wave_address_out[5]_7 ;
wire \wave_address_out[6]_7 ;
wire \frequency_count_out[11] ;
wire \wave_address_out[0] ;
wire \ff_channel[7] ;
wire \ff_channel[6] ;
wire \ff_channel[5] ;
wire \ff_channel[4] ;
wire \ff_channel[3] ;
wire \ff_channel[2] ;
wire \ff_channel[1] ;
wire \ff_channel[0] ;
wire \ff_channel[7]_3 ;
wire \ff_channel[6]_3 ;
wire \ff_channel[5]_3 ;
wire \ff_channel[4]_3 ;
wire \ff_channel[3]_3 ;
wire \ff_channel[2]_3 ;
wire \ff_channel[1]_3 ;
wire \ff_channel[0]_3 ;
wire ram_array;
wire ram_array_4_DO1;
wire ram_array_4_DO2;
wire ram_array_4_DO3;
wire ram_array_4_DO4;
wire ram_array_4_DO5;
wire ram_array_4_DO6;
wire ram_array_4_DO7;
wire ram_array_5;
wire ram_array_4_DO1_0;
wire ram_array_4_DO2_0;
wire ram_array_4_DO3_0;
wire ram_array_4_DO4_0;
wire ram_array_4_DO5_0;
wire ram_array_4_DO6_0;
wire ram_array_4_DO7_0;
wire o_5;
wire o_7;
wire \ff_noise[17] ;
wire \ff_noise[17]_3 ;
wire \ff_noise[17]_3_12 ;
wire \ff_noise[17]_3_13 ;
wire n3_3_664;
wire n3_3_666;
wire o_11;
wire o_13;
wire o_41;
wire o_47;
wire o_11_665;
wire o_43;
wire o_49;
wire o_55;
wire GND;
VCC VCC_ins10117 (
.V(VCC) 
);
GSR VCC_ins10223 (
.GSRI(VCC) 
);
DFFCE \ff_sram_id[3]_ins11362  (
.D(\sram_id[3] ),
.CLK(clk_3),
.CE(n75_3),
.CLEAR(n84),
.Q(\ff_sram_id[3] ) 
);
DFFCE \ff_sram_id[2]_ins11363  (
.D(\sram_id[2] ),
.CLK(clk_3),
.CE(n75_3),
.CLEAR(n84),
.Q(\ff_sram_id[2] ) 
);
DFFCE \ff_sram_id[1]_ins11364  (
.D(\sram_id[1] ),
.CLK(clk_3),
.CE(n75_3),
.CLEAR(n84),
.Q(\ff_sram_id[1] ) 
);
DFFCE \ff_sram_id[0]_ins11365  (
.D(\sram_id[0] ),
.CLK(clk_3),
.CE(n75_3),
.CLEAR(n84),
.Q(\ff_sram_id[0] ) 
);
DFFC ff_sram_q_en_ins11366 (
.D(n51),
.CLK(clk_3),
.CLEAR(n84),
.Q(ff_sram_q_en) 
);
DFFCE \ff_sram_a[6]_ins11367  (
.D(\sram_a[6] ),
.CLK(clk_3),
.CE(n75_3),
.CLEAR(n84),
.Q(\ff_sram_a[6] ) 
);
DFFCE \ff_sram_a[5]_ins11368  (
.D(\sram_a[5] ),
.CLK(clk_3),
.CE(n75_3),
.CLEAR(n84),
.Q(\ff_sram_a[5] ) 
);
DFFCE \ff_sram_a[4]_ins11369  (
.D(\sram_a[4] ),
.CLK(clk_3),
.CE(n75_3),
.CLEAR(n84),
.Q(\ff_sram_a[4] ) 
);
DFFCE \ff_sram_a[3]_ins11370  (
.D(\sram_a[3] ),
.CLK(clk_3),
.CE(n75_3),
.CLEAR(n84),
.Q(\ff_sram_a[3] ) 
);
DFFCE \ff_sram_a[2]_ins11371  (
.D(\sram_a[2] ),
.CLK(clk_3),
.CE(n75_3),
.CLEAR(n84),
.Q(\ff_sram_a[2] ) 
);
DFFCE \ff_sram_a[1]_ins11372  (
.D(\sram_a[1] ),
.CLK(clk_3),
.CE(n75_3),
.CLEAR(n84),
.Q(\ff_sram_a[1] ) 
);
DFFCE \ff_sram_a[0]_ins11373  (
.D(\sram_a[0] ),
.CLK(clk_3),
.CE(n75_3),
.CLEAR(n84),
.Q(\ff_sram_a[0] ) 
);
DFFCE \ff_sram_d[7]_ins11374  (
.D(\sram_d[7] ),
.CLK(clk_3),
.CE(n75_3),
.CLEAR(n84),
.Q(\ff_sram_d[7] ) 
);
DFFCE \ff_sram_d[6]_ins11375  (
.D(\sram_d[6] ),
.CLK(clk_3),
.CE(n75_3),
.CLEAR(n84),
.Q(\ff_sram_d[6] ) 
);
DFFCE \ff_sram_d[5]_ins11376  (
.D(\sram_d[5] ),
.CLK(clk_3),
.CE(n75_3),
.CLEAR(n84),
.Q(\ff_sram_d[5] ) 
);
DFFCE \ff_sram_d[4]_ins11377  (
.D(\sram_d[4] ),
.CLK(clk_3),
.CE(n75_3),
.CLEAR(n84),
.Q(\ff_sram_d[4] ) 
);
DFFCE \ff_sram_d[3]_ins11378  (
.D(\sram_d[3] ),
.CLK(clk_3),
.CE(n75_3),
.CLEAR(n84),
.Q(\ff_sram_d[3] ) 
);
DFFCE \ff_sram_d[2]_ins11379  (
.D(\sram_d[2] ),
.CLK(clk_3),
.CE(n75_3),
.CLEAR(n84),
.Q(\ff_sram_d[2] ) 
);
DFFCE \ff_sram_d[1]_ins11380  (
.D(\sram_d[1] ),
.CLK(clk_3),
.CE(n75_3),
.CLEAR(n84),
.Q(\ff_sram_d[1] ) 
);
DFFCE \ff_sram_d[0]_ins11381  (
.D(\sram_d[0] ),
.CLK(clk_3),
.CE(n75_3),
.CLEAR(n84),
.Q(\ff_sram_d[0] ) 
);
DFFC \ff_active[2]_ins11382  (
.D(n116),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_active[2] ) 
);
DFFC \ff_active[1]_ins11383  (
.D(n117),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_active[1] ) 
);
DFFC \ff_active[0]_ins11384  (
.D(n118),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_active[0] ) 
);
DFFCE \ff_left_out[10]_ins11409  (
.D(\ff_left_integ[10] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_left_out[10] ) 
);
DFFCE \ff_left_out[9]_ins11410  (
.D(\ff_left_integ[9] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_left_out[9] ) 
);
DFFCE \ff_left_out[8]_ins11411  (
.D(\ff_left_integ[8] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_left_out[8] ) 
);
DFFCE \ff_left_out[7]_ins11412  (
.D(\ff_left_integ[7] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_left_out[7] ) 
);
DFFCE \ff_left_out[6]_ins11413  (
.D(\ff_left_integ[6] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_left_out[6] ) 
);
DFFCE \ff_left_out[5]_ins11414  (
.D(\ff_left_integ[5] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_left_out[5] ) 
);
DFFCE \ff_left_out[4]_ins11415  (
.D(\ff_left_integ[4] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_left_out[4] ) 
);
DFFCE \ff_left_out[3]_ins11416  (
.D(\ff_left_integ[3] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_left_out[3] ) 
);
DFFCE \ff_left_out[2]_ins11417  (
.D(\ff_left_integ[2] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_left_out[2] ) 
);
DFFCE \ff_left_out[1]_ins11418  (
.D(\ff_left_integ[1] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_left_out[1] ) 
);
DFFCE \ff_left_out[0]_ins11419  (
.D(\ff_left_integ[0] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_left_out[0] ) 
);
DFFPE \ff_right_out[11]_ins11420  (
.D(n438),
.CLK(clk_3),
.CE(n319),
.PRESET(n84),
.Q(\ff_right_out[11] ) 
);
DFFCE \ff_right_out[10]_ins11422  (
.D(\ff_right_integ[10] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_right_out[10] ) 
);
DFFCE \ff_right_out[9]_ins11423  (
.D(\ff_right_integ[9] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_right_out[9] ) 
);
DFFCE \ff_right_out[8]_ins11424  (
.D(\ff_right_integ[8] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_right_out[8] ) 
);
DFFCE \ff_right_out[7]_ins11425  (
.D(\ff_right_integ[7] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_right_out[7] ) 
);
DFFCE \ff_right_out[6]_ins11426  (
.D(\ff_right_integ[6] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_right_out[6] ) 
);
DFFCE \ff_right_out[5]_ins11427  (
.D(\ff_right_integ[5] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_right_out[5] ) 
);
DFFCE \ff_right_out[4]_ins11428  (
.D(\ff_right_integ[4] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_right_out[4] ) 
);
DFFCE \ff_right_out[3]_ins11429  (
.D(\ff_right_integ[3] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_right_out[3] ) 
);
DFFCE \ff_right_out[2]_ins11430  (
.D(\ff_right_integ[2] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_right_out[2] ) 
);
DFFCE \ff_right_out[1]_ins11431  (
.D(\ff_right_integ[1] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_right_out[1] ) 
);
DFFCE \ff_right_out[0]_ins11432  (
.D(\ff_right_integ[0] ),
.CLK(clk_3),
.CE(n319),
.CLEAR(n84),
.Q(\ff_right_out[0] ) 
);
DFFPE \ff_left_out[11]_ins11434  (
.D(n426),
.CLK(clk_3),
.CE(n319),
.PRESET(n84),
.Q(\ff_left_out[11] ) 
);
DFFCE ff_sram_we_ins12887 (
.D(sram_we),
.CLK(clk_3),
.CE(ff_sram_we),
.CLEAR(n84),
.Q(ff_sram_we_5) 
);
defparam ff_sram_we_ins12887.INIT=1'b0;
DFFCE \ff_left_integ[11]_ins12890  (
.D(n346),
.CLK(clk_3),
.CE(\ff_left_integ[11] ),
.CLEAR(n84),
.Q(\ff_left_integ[11]_5 ) 
);
defparam \ff_left_integ[11]_ins12890 .INIT=1'b0;
DFFCE \ff_left_integ[10]_ins12893  (
.D(n347),
.CLK(clk_3),
.CE(\ff_left_integ[11] ),
.CLEAR(n84),
.Q(\ff_left_integ[10] ) 
);
defparam \ff_left_integ[10]_ins12893 .INIT=1'b0;
DFFCE \ff_left_integ[9]_ins12896  (
.D(n348),
.CLK(clk_3),
.CE(\ff_left_integ[11] ),
.CLEAR(n84),
.Q(\ff_left_integ[9] ) 
);
defparam \ff_left_integ[9]_ins12896 .INIT=1'b0;
DFFCE \ff_left_integ[8]_ins12899  (
.D(n349),
.CLK(clk_3),
.CE(\ff_left_integ[11] ),
.CLEAR(n84),
.Q(\ff_left_integ[8] ) 
);
defparam \ff_left_integ[8]_ins12899 .INIT=1'b0;
DFFCE \ff_left_integ[7]_ins12902  (
.D(n350),
.CLK(clk_3),
.CE(\ff_left_integ[11] ),
.CLEAR(n84),
.Q(\ff_left_integ[7] ) 
);
defparam \ff_left_integ[7]_ins12902 .INIT=1'b0;
DFFCE \ff_left_integ[6]_ins12905  (
.D(n351),
.CLK(clk_3),
.CE(\ff_left_integ[11] ),
.CLEAR(n84),
.Q(\ff_left_integ[6] ) 
);
defparam \ff_left_integ[6]_ins12905 .INIT=1'b0;
DFFCE \ff_left_integ[5]_ins12908  (
.D(n352),
.CLK(clk_3),
.CE(\ff_left_integ[11] ),
.CLEAR(n84),
.Q(\ff_left_integ[5] ) 
);
defparam \ff_left_integ[5]_ins12908 .INIT=1'b0;
DFFCE \ff_left_integ[4]_ins12911  (
.D(n353),
.CLK(clk_3),
.CE(\ff_left_integ[11] ),
.CLEAR(n84),
.Q(\ff_left_integ[4] ) 
);
defparam \ff_left_integ[4]_ins12911 .INIT=1'b0;
DFFCE \ff_left_integ[3]_ins12914  (
.D(n354),
.CLK(clk_3),
.CE(\ff_left_integ[11] ),
.CLEAR(n84),
.Q(\ff_left_integ[3] ) 
);
defparam \ff_left_integ[3]_ins12914 .INIT=1'b0;
DFFCE \ff_left_integ[2]_ins12917  (
.D(n355),
.CLK(clk_3),
.CE(\ff_left_integ[11] ),
.CLEAR(n84),
.Q(\ff_left_integ[2] ) 
);
defparam \ff_left_integ[2]_ins12917 .INIT=1'b0;
DFFCE \ff_left_integ[1]_ins12920  (
.D(n356),
.CLK(clk_3),
.CE(\ff_left_integ[11] ),
.CLEAR(n84),
.Q(\ff_left_integ[1] ) 
);
defparam \ff_left_integ[1]_ins12920 .INIT=1'b0;
DFFCE \ff_left_integ[0]_ins12923  (
.D(n357),
.CLK(clk_3),
.CE(\ff_left_integ[11] ),
.CLEAR(n84),
.Q(\ff_left_integ[0] ) 
);
defparam \ff_left_integ[0]_ins12923 .INIT=1'b0;
DFFCE \ff_right_integ[11]_ins12926  (
.D(n358),
.CLK(clk_3),
.CE(\ff_left_integ[11] ),
.CLEAR(n84),
.Q(\ff_right_integ[11] ) 
);
defparam \ff_right_integ[11]_ins12926 .INIT=1'b0;
DFFCE \ff_right_integ[10]_ins12929  (
.D(n359),
.CLK(clk_3),
.CE(\ff_left_integ[11] ),
.CLEAR(n84),
.Q(\ff_right_integ[10] ) 
);
defparam \ff_right_integ[10]_ins12929 .INIT=1'b0;
DFFCE \ff_right_integ[9]_ins12932  (
.D(n360),
.CLK(clk_3),
.CE(\ff_left_integ[11] ),
.CLEAR(n84),
.Q(\ff_right_integ[9] ) 
);
defparam \ff_right_integ[9]_ins12932 .INIT=1'b0;
DFFCE \ff_right_integ[8]_ins12935  (
.D(n361),
.CLK(clk_3),
.CE(\ff_left_integ[11] ),
.CLEAR(n84),
.Q(\ff_right_integ[8] ) 
);
defparam \ff_right_integ[8]_ins12935 .INIT=1'b0;
DFFCE \ff_right_integ[7]_ins12938  (
.D(n362),
.CLK(clk_3),
.CE(\ff_left_integ[11] ),
.CLEAR(n84),
.Q(\ff_right_integ[7] ) 
);
defparam \ff_right_integ[7]_ins12938 .INIT=1'b0;
DFFCE \ff_right_integ[6]_ins12941  (
.D(n363),
.CLK(clk_3),
.CE(\ff_left_integ[11] ),
.CLEAR(n84),
.Q(\ff_right_integ[6] ) 
);
defparam \ff_right_integ[6]_ins12941 .INIT=1'b0;
DFFCE \ff_right_integ[5]_ins12944  (
.D(n364),
.CLK(clk_3),
.CE(\ff_left_integ[11] ),
.CLEAR(n84),
.Q(\ff_right_integ[5] ) 
);
defparam \ff_right_integ[5]_ins12944 .INIT=1'b0;
DFFCE \ff_right_integ[4]_ins12947  (
.D(n365),
.CLK(clk_3),
.CE(\ff_left_integ[11] ),
.CLEAR(n84),
.Q(\ff_right_integ[4] ) 
);
defparam \ff_right_integ[4]_ins12947 .INIT=1'b0;
DFFCE \ff_right_integ[3]_ins12950  (
.D(n366),
.CLK(clk_3),
.CE(\ff_left_integ[11] ),
.CLEAR(n84),
.Q(\ff_right_integ[3] ) 
);
defparam \ff_right_integ[3]_ins12950 .INIT=1'b0;
DFFCE \ff_right_integ[2]_ins12953  (
.D(n367),
.CLK(clk_3),
.CE(\ff_left_integ[11] ),
.CLEAR(n84),
.Q(\ff_right_integ[2] ) 
);
defparam \ff_right_integ[2]_ins12953 .INIT=1'b0;
DFFCE \ff_right_integ[1]_ins12956  (
.D(n368),
.CLK(clk_3),
.CE(\ff_left_integ[11] ),
.CLEAR(n84),
.Q(\ff_right_integ[1] ) 
);
defparam \ff_right_integ[1]_ins12956 .INIT=1'b0;
DFFCE \ff_right_integ[0]_ins12959  (
.D(n369),
.CLK(clk_3),
.CE(\ff_left_integ[11] ),
.CLEAR(n84),
.Q(\ff_right_integ[0] ) 
);
defparam \ff_right_integ[0]_ins12959 .INIT=1'b0;
DFFCE ff_sram_oe_ins12962 (
.D(sram_oe),
.CLK(clk_3),
.CE(ff_sram_oe),
.CLEAR(n84),
.Q(ff_sram_oe_5) 
);
defparam ff_sram_oe_ins12962.INIT=1'b0;
ALU \w_left_channel[0]_ins14301  (
.I0(\w_left_channel0[0] ),
.I1(\w_left_channel1[0] ),
.I3(GND),
.CIN(GND),
.SUM(\w_left_channel[0] ),
.COUT(\w_left_channel[0]_1_COUT ) 
);
defparam \w_left_channel[0]_ins14301 .ALU_MODE=0;
ALU \w_left_channel[1]_ins14302  (
.I0(\w_left_channel0[1] ),
.I1(\w_left_channel1[1] ),
.I3(GND),
.CIN(\w_left_channel[0]_1_COUT ),
.SUM(\w_left_channel[1] ),
.COUT(\w_left_channel[1]_1_COUT ) 
);
defparam \w_left_channel[1]_ins14302 .ALU_MODE=0;
ALU \w_left_channel[2]_ins14303  (
.I0(\w_left_channel0[2] ),
.I1(\w_left_channel1[2] ),
.I3(GND),
.CIN(\w_left_channel[1]_1_COUT ),
.SUM(\w_left_channel[2] ),
.COUT(\w_left_channel[2]_1_COUT ) 
);
defparam \w_left_channel[2]_ins14303 .ALU_MODE=0;
ALU \w_left_channel[3]_ins14304  (
.I0(\w_left_channel0[3] ),
.I1(\w_left_channel1[3] ),
.I3(GND),
.CIN(\w_left_channel[2]_1_COUT ),
.SUM(\w_left_channel[3] ),
.COUT(\w_left_channel[3]_1_COUT ) 
);
defparam \w_left_channel[3]_ins14304 .ALU_MODE=0;
ALU \w_left_channel[4]_ins14305  (
.I0(\w_left_channel0[4] ),
.I1(\w_left_channel1[4] ),
.I3(GND),
.CIN(\w_left_channel[3]_1_COUT ),
.SUM(\w_left_channel[4] ),
.COUT(\w_left_channel[4]_1_COUT ) 
);
defparam \w_left_channel[4]_ins14305 .ALU_MODE=0;
ALU \w_left_channel[5]_ins14306  (
.I0(\w_left_channel0[5] ),
.I1(\w_left_channel1[5] ),
.I3(GND),
.CIN(\w_left_channel[4]_1_COUT ),
.SUM(\w_left_channel[5] ),
.COUT(\w_left_channel[5]_1_COUT ) 
);
defparam \w_left_channel[5]_ins14306 .ALU_MODE=0;
ALU \w_left_channel[6]_ins14307  (
.I0(\w_left_channel0[6] ),
.I1(\w_left_channel1[6] ),
.I3(GND),
.CIN(\w_left_channel[5]_1_COUT ),
.SUM(\w_left_channel[6] ),
.COUT(\w_left_channel[6]_1_COUT ) 
);
defparam \w_left_channel[6]_ins14307 .ALU_MODE=0;
ALU \w_left_channel[7]_ins14308  (
.I0(\w_left_channel0[7] ),
.I1(\w_left_channel1[7] ),
.I3(GND),
.CIN(\w_left_channel[6]_1_COUT ),
.SUM(\w_left_channel[7] ),
.COUT(\w_left_channel[7]_1_COUT ) 
);
defparam \w_left_channel[7]_ins14308 .ALU_MODE=0;
ALU \w_left_channel[8]_ins14309  (
.I0(\w_left_channel0[7] ),
.I1(\w_left_channel1[7] ),
.I3(GND),
.CIN(\w_left_channel[7]_1_COUT ),
.SUM(\w_left_channel[8] ),
.COUT(\w_left_channel[8]_1_COUT ) 
);
defparam \w_left_channel[8]_ins14309 .ALU_MODE=0;
ALU n332_ins14310 (
.I0(\ff_left_integ[0] ),
.I1(\w_left_channel[0] ),
.I3(GND),
.CIN(GND),
.SUM(n332),
.COUT(n332_1_COUT) 
);
defparam n332_ins14310.ALU_MODE=0;
ALU n331_ins14311 (
.I0(\ff_left_integ[1] ),
.I1(\w_left_channel[1] ),
.I3(GND),
.CIN(n332_1_COUT),
.SUM(n331),
.COUT(n331_1_COUT) 
);
defparam n331_ins14311.ALU_MODE=0;
ALU n330_ins14312 (
.I0(\ff_left_integ[2] ),
.I1(\w_left_channel[2] ),
.I3(GND),
.CIN(n331_1_COUT),
.SUM(n330),
.COUT(n330_1_COUT) 
);
defparam n330_ins14312.ALU_MODE=0;
ALU n329_ins14313 (
.I0(\ff_left_integ[3] ),
.I1(\w_left_channel[3] ),
.I3(GND),
.CIN(n330_1_COUT),
.SUM(n329),
.COUT(n329_1_COUT) 
);
defparam n329_ins14313.ALU_MODE=0;
ALU n328_ins14314 (
.I0(\ff_left_integ[4] ),
.I1(\w_left_channel[4] ),
.I3(GND),
.CIN(n329_1_COUT),
.SUM(n328),
.COUT(n328_1_COUT) 
);
defparam n328_ins14314.ALU_MODE=0;
ALU n327_ins14315 (
.I0(\ff_left_integ[5] ),
.I1(\w_left_channel[5] ),
.I3(GND),
.CIN(n328_1_COUT),
.SUM(n327),
.COUT(n327_1_COUT) 
);
defparam n327_ins14315.ALU_MODE=0;
ALU n326_ins14316 (
.I0(\ff_left_integ[6] ),
.I1(\w_left_channel[6] ),
.I3(GND),
.CIN(n327_1_COUT),
.SUM(n326),
.COUT(n326_1_COUT) 
);
defparam n326_ins14316.ALU_MODE=0;
ALU n325_ins14317 (
.I0(\ff_left_integ[7] ),
.I1(\w_left_channel[7] ),
.I3(GND),
.CIN(n326_1_COUT),
.SUM(n325),
.COUT(n325_1_COUT) 
);
defparam n325_ins14317.ALU_MODE=0;
ALU n324_ins14318 (
.I0(\ff_left_integ[8] ),
.I1(\w_left_channel[8] ),
.I3(GND),
.CIN(n325_1_COUT),
.SUM(n324),
.COUT(n324_1_COUT) 
);
defparam n324_ins14318.ALU_MODE=0;
ALU n323_ins14319 (
.I0(\ff_left_integ[9] ),
.I1(\w_left_channel[8] ),
.I3(GND),
.CIN(n324_1_COUT),
.SUM(n323),
.COUT(n323_1_COUT) 
);
defparam n323_ins14319.ALU_MODE=0;
ALU n322_ins14320 (
.I0(\ff_left_integ[10] ),
.I1(\w_left_channel[8] ),
.I3(GND),
.CIN(n323_1_COUT),
.SUM(n322),
.COUT(n322_1_COUT) 
);
defparam n322_ins14320.ALU_MODE=0;
ALU n321_ins14321 (
.I0(\ff_left_integ[11]_5 ),
.I1(\w_left_channel[8] ),
.I3(GND),
.CIN(n322_1_COUT),
.SUM(n321),
.COUT(n321_1_COUT) 
);
defparam n321_ins14321.ALU_MODE=0;
ALU \w_right_channel[0]_ins14322  (
.I0(\w_right_channel0[0] ),
.I1(\w_right_channel1[0] ),
.I3(GND),
.CIN(GND),
.SUM(\w_right_channel[0] ),
.COUT(\w_right_channel[0]_1_COUT ) 
);
defparam \w_right_channel[0]_ins14322 .ALU_MODE=0;
ALU \w_right_channel[1]_ins14323  (
.I0(\w_right_channel0[1] ),
.I1(\w_right_channel1[1] ),
.I3(GND),
.CIN(\w_right_channel[0]_1_COUT ),
.SUM(\w_right_channel[1] ),
.COUT(\w_right_channel[1]_1_COUT ) 
);
defparam \w_right_channel[1]_ins14323 .ALU_MODE=0;
ALU \w_right_channel[2]_ins14324  (
.I0(\w_right_channel0[2] ),
.I1(\w_right_channel1[2] ),
.I3(GND),
.CIN(\w_right_channel[1]_1_COUT ),
.SUM(\w_right_channel[2] ),
.COUT(\w_right_channel[2]_1_COUT ) 
);
defparam \w_right_channel[2]_ins14324 .ALU_MODE=0;
ALU \w_right_channel[3]_ins14325  (
.I0(\w_right_channel0[3] ),
.I1(\w_right_channel1[3] ),
.I3(GND),
.CIN(\w_right_channel[2]_1_COUT ),
.SUM(\w_right_channel[3] ),
.COUT(\w_right_channel[3]_1_COUT ) 
);
defparam \w_right_channel[3]_ins14325 .ALU_MODE=0;
ALU \w_right_channel[4]_ins14326  (
.I0(\w_right_channel0[4] ),
.I1(\w_right_channel1[4] ),
.I3(GND),
.CIN(\w_right_channel[3]_1_COUT ),
.SUM(\w_right_channel[4] ),
.COUT(\w_right_channel[4]_1_COUT ) 
);
defparam \w_right_channel[4]_ins14326 .ALU_MODE=0;
ALU \w_right_channel[5]_ins14327  (
.I0(\w_right_channel0[5] ),
.I1(\w_right_channel1[5] ),
.I3(GND),
.CIN(\w_right_channel[4]_1_COUT ),
.SUM(\w_right_channel[5] ),
.COUT(\w_right_channel[5]_1_COUT ) 
);
defparam \w_right_channel[5]_ins14327 .ALU_MODE=0;
ALU \w_right_channel[6]_ins14328  (
.I0(\w_right_channel0[6] ),
.I1(\w_right_channel1[6] ),
.I3(GND),
.CIN(\w_right_channel[5]_1_COUT ),
.SUM(\w_right_channel[6] ),
.COUT(\w_right_channel[6]_1_COUT ) 
);
defparam \w_right_channel[6]_ins14328 .ALU_MODE=0;
ALU \w_right_channel[7]_ins14329  (
.I0(\w_right_channel0[7] ),
.I1(\w_right_channel1[7] ),
.I3(GND),
.CIN(\w_right_channel[6]_1_COUT ),
.SUM(\w_right_channel[7] ),
.COUT(\w_right_channel[7]_1_COUT ) 
);
defparam \w_right_channel[7]_ins14329 .ALU_MODE=0;
ALU \w_right_channel[8]_ins14330  (
.I0(\w_right_channel0[7] ),
.I1(\w_right_channel1[7] ),
.I3(GND),
.CIN(\w_right_channel[7]_1_COUT ),
.SUM(\w_right_channel[8] ),
.COUT(\w_right_channel[8]_1_COUT ) 
);
defparam \w_right_channel[8]_ins14330 .ALU_MODE=0;
ALU n345_ins14331 (
.I0(\ff_right_integ[0] ),
.I1(\w_right_channel[0] ),
.I3(GND),
.CIN(GND),
.SUM(n345),
.COUT(n345_1_COUT) 
);
defparam n345_ins14331.ALU_MODE=0;
ALU n344_ins14332 (
.I0(\ff_right_integ[1] ),
.I1(\w_right_channel[1] ),
.I3(GND),
.CIN(n345_1_COUT),
.SUM(n344),
.COUT(n344_1_COUT) 
);
defparam n344_ins14332.ALU_MODE=0;
ALU n343_ins14333 (
.I0(\ff_right_integ[2] ),
.I1(\w_right_channel[2] ),
.I3(GND),
.CIN(n344_1_COUT),
.SUM(n343),
.COUT(n343_1_COUT) 
);
defparam n343_ins14333.ALU_MODE=0;
ALU n342_ins14334 (
.I0(\ff_right_integ[3] ),
.I1(\w_right_channel[3] ),
.I3(GND),
.CIN(n343_1_COUT),
.SUM(n342),
.COUT(n342_1_COUT) 
);
defparam n342_ins14334.ALU_MODE=0;
ALU n341_ins14335 (
.I0(\ff_right_integ[4] ),
.I1(\w_right_channel[4] ),
.I3(GND),
.CIN(n342_1_COUT),
.SUM(n341),
.COUT(n341_1_COUT) 
);
defparam n341_ins14335.ALU_MODE=0;
ALU n340_ins14336 (
.I0(\ff_right_integ[5] ),
.I1(\w_right_channel[5] ),
.I3(GND),
.CIN(n341_1_COUT),
.SUM(n340),
.COUT(n340_1_COUT) 
);
defparam n340_ins14336.ALU_MODE=0;
ALU n339_ins14337 (
.I0(\ff_right_integ[6] ),
.I1(\w_right_channel[6] ),
.I3(GND),
.CIN(n340_1_COUT),
.SUM(n339),
.COUT(n339_1_COUT) 
);
defparam n339_ins14337.ALU_MODE=0;
ALU n338_ins14338 (
.I0(\ff_right_integ[7] ),
.I1(\w_right_channel[7] ),
.I3(GND),
.CIN(n339_1_COUT),
.SUM(n338),
.COUT(n338_1_COUT) 
);
defparam n338_ins14338.ALU_MODE=0;
ALU n337_ins14339 (
.I0(\ff_right_integ[8] ),
.I1(\w_right_channel[8] ),
.I3(GND),
.CIN(n338_1_COUT),
.SUM(n337),
.COUT(n337_1_COUT) 
);
defparam n337_ins14339.ALU_MODE=0;
ALU n336_ins14340 (
.I0(\ff_right_integ[9] ),
.I1(\w_right_channel[8] ),
.I3(GND),
.CIN(n337_1_COUT),
.SUM(n336),
.COUT(n336_1_COUT) 
);
defparam n336_ins14340.ALU_MODE=0;
ALU n335_ins14341 (
.I0(\ff_right_integ[10] ),
.I1(\w_right_channel[8] ),
.I3(GND),
.CIN(n336_1_COUT),
.SUM(n335),
.COUT(n335_1_COUT) 
);
defparam n335_ins14341.ALU_MODE=0;
ALU n334_ins14342 (
.I0(\ff_right_integ[11] ),
.I1(\w_right_channel[8] ),
.I3(GND),
.CIN(n335_1_COUT),
.SUM(n334),
.COUT(n334_1_COUT) 
);
defparam n334_ins14342.ALU_MODE=0;
LUT3 \timer1_address[1]_ins16021  (
.I0(\timer1_address[1]_15 ),
.I1(\timer1_address[1]_17 ),
.I2(\reg_timer1_channel[3] ),
.F(\timer1_address[1]_3 ) 
);
defparam \timer1_address[1]_ins16021 .INIT=8'hCA;
LUT3 \timer1_address[0]_ins16022  (
.I0(\timer1_address[0]_5 ),
.I1(\timer1_address[0]_7 ),
.I2(\reg_timer1_channel[3] ),
.F(\timer1_address[0]_3 ) 
);
defparam \timer1_address[0]_ins16022 .INIT=8'hCA;
LUT2 n75_ins16023 (
.I0(sram_oe),
.I1(sram_we),
.F(n75_3) 
);
defparam n75_ins16023.INIT=4'hE;
LUT3 n319_ins16025 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.F(n319) 
);
defparam n319_ins16025.INIT=8'h40;
LUT3 \w_sram_a0[8]_ins16027  (
.I0(\ff_sram_id[1] ),
.I1(n192),
.I2(\ff_active[1] ),
.F(\w_sram_a0[8] ) 
);
defparam \w_sram_a0[8]_ins16027 .INIT=8'hF8;
LUT3 \w_sram_a0[7]_ins16028  (
.I0(\ff_sram_id[0] ),
.I1(\ff_active[0] ),
.I2(n192),
.F(\w_sram_a0[7] ) 
);
defparam \w_sram_a0[7]_ins16028 .INIT=8'hAC;
LUT3 \w_sram_a0[6]_ins16029  (
.I0(\ff_sram_a[6] ),
.I1(n192),
.I2(\timer1_address[1]_15 ),
.F(\w_sram_a0[6] ) 
);
defparam \w_sram_a0[6]_ins16029 .INIT=8'hF8;
LUT3 \w_sram_a0[5]_ins16030  (
.I0(\ff_sram_a[5] ),
.I1(n192),
.I2(\timer1_address[0]_5 ),
.F(\w_sram_a0[5] ) 
);
defparam \w_sram_a0[5]_ins16030 .INIT=8'hF8;
LUT3 \w_sram_a0[4]_ins16031  (
.I0(n192),
.I1(\ff_sram_a[4] ),
.I2(\w_sram_a0[4] ),
.F(\w_sram_a0[4]_3 ) 
);
defparam \w_sram_a0[4]_ins16031 .INIT=8'h8F;
LUT3 \w_sram_a0[3]_ins16032  (
.I0(n192),
.I1(\ff_sram_a[3] ),
.I2(\w_sram_a0[3] ),
.F(\w_sram_a0[3]_3 ) 
);
defparam \w_sram_a0[3]_ins16032 .INIT=8'h8F;
LUT3 \w_sram_a0[2]_ins16033  (
.I0(n192),
.I1(\ff_sram_a[2] ),
.I2(\w_sram_a0[2] ),
.F(\w_sram_a0[2]_3 ) 
);
defparam \w_sram_a0[2]_ins16033 .INIT=8'h8F;
LUT3 \w_sram_a0[1]_ins16034  (
.I0(n192),
.I1(\ff_sram_a[1] ),
.I2(\w_sram_a0[1] ),
.F(\w_sram_a0[1]_3 ) 
);
defparam \w_sram_a0[1]_ins16034 .INIT=8'h8F;
LUT3 \w_sram_a0[0]_ins16035  (
.I0(n192),
.I1(\ff_sram_a[0] ),
.I2(\w_sram_a0[0] ),
.F(\w_sram_a0[0]_3 ) 
);
defparam \w_sram_a0[0]_ins16035 .INIT=8'h8F;
LUT3 \w_sram_a1[6]_ins16036  (
.I0(\ff_sram_a[6] ),
.I1(n192),
.I2(\timer1_address[1]_17 ),
.F(\w_sram_a1[6] ) 
);
defparam \w_sram_a1[6]_ins16036 .INIT=8'hF8;
LUT3 \w_sram_a1[5]_ins16037  (
.I0(\ff_sram_a[5] ),
.I1(n192),
.I2(\timer1_address[0]_7 ),
.F(\w_sram_a1[5] ) 
);
defparam \w_sram_a1[5]_ins16037 .INIT=8'hF8;
LUT3 \w_sram_a1[4]_ins16038  (
.I0(n192),
.I1(\ff_sram_a[4] ),
.I2(\w_sram_a1[4] ),
.F(\w_sram_a1[4]_3 ) 
);
defparam \w_sram_a1[4]_ins16038 .INIT=8'h8F;
LUT3 \w_sram_a1[3]_ins16039  (
.I0(n192),
.I1(\ff_sram_a[3] ),
.I2(\w_sram_a1[3] ),
.F(\w_sram_a1[3]_3 ) 
);
defparam \w_sram_a1[3]_ins16039 .INIT=8'h8F;
LUT3 \w_sram_a1[2]_ins16040  (
.I0(n192),
.I1(\ff_sram_a[2] ),
.I2(\w_sram_a1[2] ),
.F(\w_sram_a1[2]_3 ) 
);
defparam \w_sram_a1[2]_ins16040 .INIT=8'h8F;
LUT3 \w_sram_a1[1]_ins16041  (
.I0(n192),
.I1(\ff_sram_a[1] ),
.I2(\w_sram_a1[1] ),
.F(\w_sram_a1[1]_3 ) 
);
defparam \w_sram_a1[1]_ins16041 .INIT=8'h8F;
LUT3 \w_sram_a1[0]_ins16042  (
.I0(n192),
.I1(\ff_sram_a[0] ),
.I2(\w_sram_a1[0] ),
.F(\w_sram_a1[0]_3 ) 
);
defparam \w_sram_a1[0]_ins16042 .INIT=8'h8F;
LUT3 n346_ins16043 (
.I0(\w_left_channel[8] ),
.I1(n321),
.I2(o),
.F(n346) 
);
defparam n346_ins16043.INIT=8'hAC;
LUT3 n347_ins16044 (
.I0(n322),
.I1(\w_left_channel[8] ),
.I2(o),
.F(n347) 
);
defparam n347_ins16044.INIT=8'hCA;
LUT3 n348_ins16045 (
.I0(n323),
.I1(\w_left_channel[8] ),
.I2(o),
.F(n348) 
);
defparam n348_ins16045.INIT=8'hCA;
LUT3 n349_ins16046 (
.I0(n324),
.I1(\w_left_channel[8] ),
.I2(o),
.F(n349) 
);
defparam n349_ins16046.INIT=8'hCA;
LUT3 n350_ins16047 (
.I0(\w_left_channel[7] ),
.I1(n325),
.I2(o),
.F(n350) 
);
defparam n350_ins16047.INIT=8'hAC;
LUT3 n351_ins16048 (
.I0(\w_left_channel[6] ),
.I1(n326),
.I2(o),
.F(n351) 
);
defparam n351_ins16048.INIT=8'hAC;
LUT3 n352_ins16049 (
.I0(\w_left_channel[5] ),
.I1(n327),
.I2(o),
.F(n352) 
);
defparam n352_ins16049.INIT=8'hAC;
LUT3 n353_ins16050 (
.I0(\w_left_channel[4] ),
.I1(n328),
.I2(o),
.F(n353) 
);
defparam n353_ins16050.INIT=8'hAC;
LUT3 n354_ins16051 (
.I0(\w_left_channel[3] ),
.I1(n329),
.I2(o),
.F(n354) 
);
defparam n354_ins16051.INIT=8'hAC;
LUT3 n355_ins16052 (
.I0(\w_left_channel[2] ),
.I1(n330),
.I2(o),
.F(n355) 
);
defparam n355_ins16052.INIT=8'hAC;
LUT3 n356_ins16053 (
.I0(\w_left_channel[1] ),
.I1(n331),
.I2(o),
.F(n356) 
);
defparam n356_ins16053.INIT=8'hAC;
LUT3 n357_ins16054 (
.I0(\w_left_channel[0] ),
.I1(n332),
.I2(o),
.F(n357) 
);
defparam n357_ins16054.INIT=8'hAC;
LUT3 n358_ins16055 (
.I0(\w_right_channel[8] ),
.I1(n334),
.I2(o),
.F(n358) 
);
defparam n358_ins16055.INIT=8'hAC;
LUT3 n359_ins16056 (
.I0(n335),
.I1(\w_right_channel[8] ),
.I2(o),
.F(n359) 
);
defparam n359_ins16056.INIT=8'hCA;
LUT3 n360_ins16057 (
.I0(n336),
.I1(\w_right_channel[8] ),
.I2(o),
.F(n360) 
);
defparam n360_ins16057.INIT=8'hCA;
LUT3 n361_ins16058 (
.I0(n337),
.I1(\w_right_channel[8] ),
.I2(o),
.F(n361) 
);
defparam n361_ins16058.INIT=8'hCA;
LUT3 n362_ins16059 (
.I0(\w_right_channel[7] ),
.I1(n338),
.I2(o),
.F(n362) 
);
defparam n362_ins16059.INIT=8'hAC;
LUT3 n363_ins16060 (
.I0(\w_right_channel[6] ),
.I1(n339),
.I2(o),
.F(n363) 
);
defparam n363_ins16060.INIT=8'hAC;
LUT3 n364_ins16061 (
.I0(\w_right_channel[5] ),
.I1(n340),
.I2(o),
.F(n364) 
);
defparam n364_ins16061.INIT=8'hAC;
LUT3 n365_ins16062 (
.I0(\w_right_channel[4] ),
.I1(n341),
.I2(o),
.F(n365) 
);
defparam n365_ins16062.INIT=8'hAC;
LUT3 n366_ins16063 (
.I0(\w_right_channel[3] ),
.I1(n342),
.I2(o),
.F(n366) 
);
defparam n366_ins16063.INIT=8'hAC;
LUT3 n367_ins16064 (
.I0(\w_right_channel[2] ),
.I1(n343),
.I2(o),
.F(n367) 
);
defparam n367_ins16064.INIT=8'hAC;
LUT3 n368_ins16065 (
.I0(\w_right_channel[1] ),
.I1(n344),
.I2(o),
.F(n368) 
);
defparam n368_ins16065.INIT=8'hAC;
LUT3 n369_ins16066 (
.I0(\w_right_channel[0] ),
.I1(n345),
.I2(o),
.F(n369) 
);
defparam n369_ins16066.INIT=8'hAC;
LUT2 \w_left_channel1[0]_ins16973  (
.I0(\w_left_channel1[0]_7 ),
.I1(\ff_channel[0]_3 ),
.F(\w_left_channel1[0] ) 
);
defparam \w_left_channel1[0]_ins16973 .INIT=4'h4;
LUT2 \w_left_channel1[1]_ins16974  (
.I0(\w_left_channel1[0]_7 ),
.I1(\ff_channel[1]_3 ),
.F(\w_left_channel1[1] ) 
);
defparam \w_left_channel1[1]_ins16974 .INIT=4'h4;
LUT2 \w_left_channel1[2]_ins16975  (
.I0(\w_left_channel1[0]_7 ),
.I1(\ff_channel[2]_3 ),
.F(\w_left_channel1[2] ) 
);
defparam \w_left_channel1[2]_ins16975 .INIT=4'h4;
LUT2 \w_left_channel1[3]_ins16976  (
.I0(\w_left_channel1[0]_7 ),
.I1(\ff_channel[3]_3 ),
.F(\w_left_channel1[3] ) 
);
defparam \w_left_channel1[3]_ins16976 .INIT=4'h4;
LUT2 \w_left_channel1[4]_ins16977  (
.I0(\w_left_channel1[0]_7 ),
.I1(\ff_channel[4]_3 ),
.F(\w_left_channel1[4] ) 
);
defparam \w_left_channel1[4]_ins16977 .INIT=4'h4;
LUT2 \w_left_channel1[5]_ins16978  (
.I0(\w_left_channel1[0]_7 ),
.I1(\ff_channel[5]_3 ),
.F(\w_left_channel1[5] ) 
);
defparam \w_left_channel1[5]_ins16978 .INIT=4'h4;
LUT2 \w_left_channel1[6]_ins16979  (
.I0(\w_left_channel1[0]_7 ),
.I1(\ff_channel[6]_3 ),
.F(\w_left_channel1[6] ) 
);
defparam \w_left_channel1[6]_ins16979 .INIT=4'h4;
LUT2 \w_left_channel1[7]_ins16980  (
.I0(\w_left_channel1[0]_7 ),
.I1(\ff_channel[7]_3 ),
.F(\w_left_channel1[7] ) 
);
defparam \w_left_channel1[7]_ins16980 .INIT=4'h4;
LUT3 w_sram_we1_ins16997 (
.I0(\ff_sram_id[3] ),
.I1(ff_sram_we_5),
.I2(n192),
.F(w_sram_we1) 
);
defparam w_sram_we1_ins16997.INIT=8'h80;
LUT3 w_sram_we0_ins16998 (
.I0(\ff_sram_id[3] ),
.I1(ff_sram_we_5),
.I2(n192),
.F(w_sram_we0) 
);
defparam w_sram_we0_ins16998.INIT=8'h40;
LUT3 n117_ins17000 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.F(n117) 
);
defparam n117_ins17000.INIT=8'h1C;
LUT3 n116_ins17001 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_active[0] ),
.F(n116) 
);
defparam n116_ins17001.INIT=8'h2C;
LUT3 \timer1_address[0]_ins17028  (
.I0(\timer1_address[0] ),
.I1(\timer1_address[1] ),
.I2(\wave_address_out[5] ),
.F(\timer1_address[0]_5 ) 
);
defparam \timer1_address[0]_ins17028 .INIT=8'h0E;
LUT3 \timer1_address[0]_ins17029  (
.I0(\timer1_address[0]_11 ),
.I1(\timer1_address[1]_11 ),
.I2(\wave_address_out[5]_7 ),
.F(\timer1_address[0]_7 ) 
);
defparam \timer1_address[0]_ins17029 .INIT=8'h0E;
LUT2 n192_ins17030 (
.I0(\ff_active[1] ),
.I1(\ff_active[0] ),
.F(n192_5) 
);
defparam n192_ins17030.INIT=4'h4;
LUT4 \w_sram_a0[4]_ins17031  (
.I0(\ff_wave_address_e[4] ),
.I1(o_29),
.I2(n3_19_437),
.I3(\ff_active[2] ),
.F(\w_sram_a0[4] ) 
);
defparam \w_sram_a0[4]_ins17031 .INIT=16'h770F;
LUT4 \w_sram_a0[3]_ins17032  (
.I0(\ff_wave_address_e[3] ),
.I1(o_29),
.I2(n3_21_438),
.I3(\ff_active[2] ),
.F(\w_sram_a0[3] ) 
);
defparam \w_sram_a0[3]_ins17032 .INIT=16'h770F;
LUT4 \w_sram_a0[2]_ins17033  (
.I0(\ff_wave_address_e[2] ),
.I1(o_29),
.I2(n3_23_439),
.I3(\ff_active[2] ),
.F(\w_sram_a0[2] ) 
);
defparam \w_sram_a0[2]_ins17033 .INIT=16'h770F;
LUT4 \w_sram_a0[1]_ins17034  (
.I0(\ff_wave_address_e[1] ),
.I1(o_29),
.I2(n3_25_440),
.I3(\ff_active[2] ),
.F(\w_sram_a0[1] ) 
);
defparam \w_sram_a0[1]_ins17034 .INIT=16'h770F;
LUT4 \w_sram_a0[0]_ins17035  (
.I0(\ff_wave_address_e[0] ),
.I1(o_29),
.I2(n3_27_441),
.I3(\ff_active[2] ),
.F(\w_sram_a0[0] ) 
);
defparam \w_sram_a0[0]_ins17035 .INIT=16'h770F;
LUT4 \w_sram_a1[4]_ins17036  (
.I0(\ff_wave_address_e[4]_3 ),
.I1(o_29),
.I2(n3_19_528),
.I3(\ff_active[2] ),
.F(\w_sram_a1[4] ) 
);
defparam \w_sram_a1[4]_ins17036 .INIT=16'h770F;
LUT4 \w_sram_a1[3]_ins17037  (
.I0(\ff_wave_address_e[3]_3 ),
.I1(o_29),
.I2(n3_21_529),
.I3(\ff_active[2] ),
.F(\w_sram_a1[3] ) 
);
defparam \w_sram_a1[3]_ins17037 .INIT=16'h770F;
LUT4 \w_sram_a1[2]_ins17038  (
.I0(\ff_wave_address_e[2]_3 ),
.I1(o_29),
.I2(n3_23_530),
.I3(\ff_active[2] ),
.F(\w_sram_a1[2] ) 
);
defparam \w_sram_a1[2]_ins17038 .INIT=16'h770F;
LUT4 \w_sram_a1[1]_ins17039  (
.I0(\ff_wave_address_e[1]_3 ),
.I1(o_29),
.I2(n3_25_531),
.I3(\ff_active[2] ),
.F(\w_sram_a1[1] ) 
);
defparam \w_sram_a1[1]_ins17039 .INIT=16'h770F;
LUT4 \w_sram_a1[0]_ins17040  (
.I0(\ff_wave_address_e[0]_3 ),
.I1(o_29),
.I2(n3_27_532),
.I3(\ff_active[2] ),
.F(\w_sram_a1[0] ) 
);
defparam \w_sram_a1[0]_ins17040 .INIT=16'h770F;
LUT4 \w_left_channel1[0]_ins17383  (
.I0(n192),
.I1(\ff_reg_enable_e1[1] ),
.I2(\w_left_channel1[0]_9 ),
.I3(\w_left_channel1[0]_11 ),
.F(\w_left_channel1[0]_7 ) 
);
defparam \w_left_channel1[0]_ins17383 .INIT=16'h7000;
LUT3 \timer1_address[1]_ins17415  (
.I0(n3_5_435),
.I1(\reg_wave_length_e0[1] ),
.I2(\ff_active[2] ),
.F(\timer1_address[1] ) 
);
defparam \timer1_address[1]_ins17415 .INIT=8'hCA;
LUT3 \timer1_address[1]_ins17416  (
.I0(\timer1_address[1]_13 ),
.I1(n3_9_526),
.I2(o),
.F(\timer1_address[1]_11 ) 
);
defparam \timer1_address[1]_ins17416 .INIT=8'hAC;
LUT3 \timer1_address[0]_ins17417  (
.I0(n3_7_436),
.I1(\reg_wave_length_e0[0] ),
.I2(\ff_active[2] ),
.F(\timer1_address[0] ) 
);
defparam \timer1_address[0]_ins17417 .INIT=8'hCA;
LUT3 \timer1_address[0]_ins17418  (
.I0(\timer1_address[0]_13 ),
.I1(n3_11_527),
.I2(o),
.F(\timer1_address[0]_11 ) 
);
defparam \timer1_address[0]_ins17418 .INIT=8'hAC;
LUT4 \w_right_channel1[0]_ins17607  (
.I0(\ff_reg_enable_e1[0] ),
.I1(n192),
.I2(\ff_reg_enable_d1[0] ),
.I3(o),
.F(\w_right_channel1[0]_11 ) 
);
defparam \w_right_channel1[0]_ins17607 .INIT=16'h0777;
LUT4 \w_left_channel1[0]_ins17608  (
.I0(\ff_reg_enable_a1[1] ),
.I1(o_609),
.I2(\ff_reg_enable_d1[1] ),
.I3(o),
.F(\w_left_channel1[0]_9 ) 
);
defparam \w_left_channel1[0]_ins17608 .INIT=16'h0777;
LUT4 \w_left_channel1[0]_ins17609  (
.I0(n319),
.I1(\ff_reg_enable_c1[1] ),
.I2(\ff_reg_enable_b1[1] ),
.I3(o_603),
.F(\w_left_channel1[0]_11 ) 
);
defparam \w_left_channel1[0]_ins17609 .INIT=16'h0777;
LUT4 \w_right_channel0[0]_ins17611  (
.I0(\reg_enable_e0[0] ),
.I1(n192),
.I2(\reg_enable_d0[0] ),
.I3(o),
.F(\w_right_channel0[0]_11 ) 
);
defparam \w_right_channel0[0]_ins17611 .INIT=16'h0777;
LUT4 \w_left_channel0[0]_ins17613  (
.I0(\reg_enable_e0[1] ),
.I1(n192),
.I2(\reg_enable_d0[1] ),
.I3(o),
.F(\w_left_channel0[0]_11 ) 
);
defparam \w_left_channel0[0]_ins17613 .INIT=16'h0777;
LUT3 \timer1_address[1]_ins17645  (
.I0(\reg_wave_length_e0[1] ),
.I1(\ff_reg_wave_length_e1[1] ),
.I2(ff_reg_clone_wave_e1),
.F(\timer1_address[1]_13 ) 
);
defparam \timer1_address[1]_ins17645 .INIT=8'hAC;
LUT3 \timer1_address[0]_ins17646  (
.I0(\ff_reg_wave_length_e1[0] ),
.I1(\reg_wave_length_e0[0] ),
.I2(ff_reg_clone_wave_e1),
.F(\timer1_address[0]_13 ) 
);
defparam \timer1_address[0]_ins17646 .INIT=8'hCA;
LUT3 \w_right_channel1[0]_ins17920  (
.I0(\ff_active[1] ),
.I1(\ff_reg_enable_a1[0] ),
.I2(\ff_reg_enable_b1[0] ),
.F(\w_right_channel1[0]_15 ) 
);
defparam \w_right_channel1[0]_ins17920 .INIT=8'h5F;
LUT3 \w_right_channel1[0]_ins17921  (
.I0(\ff_active[1] ),
.I1(\ff_reg_enable_a1[0] ),
.I2(\ff_reg_enable_c1[0] ),
.F(\w_right_channel1[0]_17 ) 
);
defparam \w_right_channel1[0]_ins17921 .INIT=8'h1B;
MUX2_LUT5 \w_right_channel1[0]_ins17922  (
.I0(\w_right_channel1[0]_15 ),
.I1(\w_right_channel1[0]_17 ),
.S0(\ff_active[0] ),
.O(\w_right_channel1[0]_19 ) 
);
LUT3 \w_right_channel0[0]_ins17923  (
.I0(\ff_active[1] ),
.I1(\reg_enable_a0[0] ),
.I2(\reg_enable_b0[0] ),
.F(\w_right_channel0[0]_15 ) 
);
defparam \w_right_channel0[0]_ins17923 .INIT=8'h5F;
LUT3 \w_right_channel0[0]_ins17924  (
.I0(\ff_active[1] ),
.I1(\reg_enable_a0[0] ),
.I2(\reg_enable_c0[0] ),
.F(\w_right_channel0[0]_17 ) 
);
defparam \w_right_channel0[0]_ins17924 .INIT=8'h1B;
MUX2_LUT5 \w_right_channel0[0]_ins17925  (
.I0(\w_right_channel0[0]_15 ),
.I1(\w_right_channel0[0]_17 ),
.S0(\ff_active[0] ),
.O(\w_right_channel0[0]_19 ) 
);
LUT3 \w_left_channel0[0]_ins17926  (
.I0(\ff_active[1] ),
.I1(\reg_enable_a0[1] ),
.I2(\reg_enable_b0[1] ),
.F(\w_left_channel0[0]_15 ) 
);
defparam \w_left_channel0[0]_ins17926 .INIT=8'h5F;
LUT3 \w_left_channel0[0]_ins17927  (
.I0(\ff_active[1] ),
.I1(\reg_enable_a0[1] ),
.I2(\reg_enable_c0[1] ),
.F(\w_left_channel0[0]_17 ) 
);
defparam \w_left_channel0[0]_ins17927 .INIT=8'h1B;
MUX2_LUT5 \w_left_channel0[0]_ins17928  (
.I0(\w_left_channel0[0]_15 ),
.I1(\w_left_channel0[0]_17 ),
.S0(\ff_active[0] ),
.O(\w_left_channel0[0]_19 ) 
);
LUT3 \ff_left_integ[11]_ins17950  (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.F(\ff_left_integ[11] ) 
);
defparam \ff_left_integ[11]_ins17950 .INIT=8'hBF;
LUT4 \w_sram_a0[9]_ins17957  (
.I0(\ff_active[1] ),
.I1(\ff_active[0] ),
.I2(\ff_sram_id[2] ),
.I3(\ff_active[2] ),
.F(\w_sram_a0[9] ) 
);
defparam \w_sram_a0[9]_ins17957 .INIT=16'hFB00;
LUT3 n192_ins17958 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.F(n192) 
);
defparam n192_ins17958.INIT=8'h20;
LUT4 \w_right_channel1[7]_ins18049  (
.I0(\w_right_channel1[0]_19 ),
.I1(\ff_active[2] ),
.I2(\w_right_channel1[0]_11 ),
.I3(\ff_channel[7]_3 ),
.F(\w_right_channel1[7] ) 
);
defparam \w_right_channel1[7]_ins18049 .INIT=16'h1F00;
LUT4 \w_right_channel1[6]_ins18050  (
.I0(\w_right_channel1[0]_19 ),
.I1(\ff_active[2] ),
.I2(\w_right_channel1[0]_11 ),
.I3(\ff_channel[6]_3 ),
.F(\w_right_channel1[6] ) 
);
defparam \w_right_channel1[6]_ins18050 .INIT=16'h1F00;
LUT4 \w_right_channel1[5]_ins18051  (
.I0(\w_right_channel1[0]_19 ),
.I1(\ff_active[2] ),
.I2(\w_right_channel1[0]_11 ),
.I3(\ff_channel[5]_3 ),
.F(\w_right_channel1[5] ) 
);
defparam \w_right_channel1[5]_ins18051 .INIT=16'h1F00;
LUT4 \w_right_channel1[4]_ins18052  (
.I0(\w_right_channel1[0]_19 ),
.I1(\ff_active[2] ),
.I2(\w_right_channel1[0]_11 ),
.I3(\ff_channel[4]_3 ),
.F(\w_right_channel1[4] ) 
);
defparam \w_right_channel1[4]_ins18052 .INIT=16'h1F00;
LUT4 \w_right_channel1[3]_ins18053  (
.I0(\w_right_channel1[0]_19 ),
.I1(\ff_active[2] ),
.I2(\w_right_channel1[0]_11 ),
.I3(\ff_channel[3]_3 ),
.F(\w_right_channel1[3] ) 
);
defparam \w_right_channel1[3]_ins18053 .INIT=16'h1F00;
LUT4 \w_right_channel1[2]_ins18054  (
.I0(\w_right_channel1[0]_19 ),
.I1(\ff_active[2] ),
.I2(\w_right_channel1[0]_11 ),
.I3(\ff_channel[2]_3 ),
.F(\w_right_channel1[2] ) 
);
defparam \w_right_channel1[2]_ins18054 .INIT=16'h1F00;
LUT4 \w_right_channel1[1]_ins18055  (
.I0(\w_right_channel1[0]_19 ),
.I1(\ff_active[2] ),
.I2(\w_right_channel1[0]_11 ),
.I3(\ff_channel[1]_3 ),
.F(\w_right_channel1[1] ) 
);
defparam \w_right_channel1[1]_ins18055 .INIT=16'h1F00;
LUT4 \w_right_channel1[0]_ins18056  (
.I0(\w_right_channel1[0]_19 ),
.I1(\ff_active[2] ),
.I2(\w_right_channel1[0]_11 ),
.I3(\ff_channel[0]_3 ),
.F(\w_right_channel1[0] ) 
);
defparam \w_right_channel1[0]_ins18056 .INIT=16'h1F00;
LUT4 \w_right_channel0[7]_ins18057  (
.I0(\w_right_channel0[0]_19 ),
.I1(\ff_active[2] ),
.I2(\w_right_channel0[0]_11 ),
.I3(\ff_channel[7] ),
.F(\w_right_channel0[7] ) 
);
defparam \w_right_channel0[7]_ins18057 .INIT=16'h1F00;
LUT4 \w_right_channel0[6]_ins18058  (
.I0(\w_right_channel0[0]_19 ),
.I1(\ff_active[2] ),
.I2(\w_right_channel0[0]_11 ),
.I3(\ff_channel[6] ),
.F(\w_right_channel0[6] ) 
);
defparam \w_right_channel0[6]_ins18058 .INIT=16'h1F00;
LUT4 \w_right_channel0[5]_ins18059  (
.I0(\w_right_channel0[0]_19 ),
.I1(\ff_active[2] ),
.I2(\w_right_channel0[0]_11 ),
.I3(\ff_channel[5] ),
.F(\w_right_channel0[5] ) 
);
defparam \w_right_channel0[5]_ins18059 .INIT=16'h1F00;
LUT4 \w_right_channel0[4]_ins18060  (
.I0(\w_right_channel0[0]_19 ),
.I1(\ff_active[2] ),
.I2(\w_right_channel0[0]_11 ),
.I3(\ff_channel[4] ),
.F(\w_right_channel0[4] ) 
);
defparam \w_right_channel0[4]_ins18060 .INIT=16'h1F00;
LUT4 \w_right_channel0[3]_ins18061  (
.I0(\w_right_channel0[0]_19 ),
.I1(\ff_active[2] ),
.I2(\w_right_channel0[0]_11 ),
.I3(\ff_channel[3] ),
.F(\w_right_channel0[3] ) 
);
defparam \w_right_channel0[3]_ins18061 .INIT=16'h1F00;
LUT4 \w_right_channel0[2]_ins18062  (
.I0(\w_right_channel0[0]_19 ),
.I1(\ff_active[2] ),
.I2(\w_right_channel0[0]_11 ),
.I3(\ff_channel[2] ),
.F(\w_right_channel0[2] ) 
);
defparam \w_right_channel0[2]_ins18062 .INIT=16'h1F00;
LUT4 \w_right_channel0[1]_ins18063  (
.I0(\w_right_channel0[0]_19 ),
.I1(\ff_active[2] ),
.I2(\w_right_channel0[0]_11 ),
.I3(\ff_channel[1] ),
.F(\w_right_channel0[1] ) 
);
defparam \w_right_channel0[1]_ins18063 .INIT=16'h1F00;
LUT4 \w_right_channel0[0]_ins18064  (
.I0(\w_right_channel0[0]_19 ),
.I1(\ff_active[2] ),
.I2(\w_right_channel0[0]_11 ),
.I3(\ff_channel[0] ),
.F(\w_right_channel0[0] ) 
);
defparam \w_right_channel0[0]_ins18064 .INIT=16'h1F00;
LUT4 \w_left_channel0[7]_ins18065  (
.I0(\w_left_channel0[0]_19 ),
.I1(\ff_active[2] ),
.I2(\w_left_channel0[0]_11 ),
.I3(\ff_channel[7] ),
.F(\w_left_channel0[7] ) 
);
defparam \w_left_channel0[7]_ins18065 .INIT=16'h1F00;
LUT4 \w_left_channel0[6]_ins18066  (
.I0(\w_left_channel0[0]_19 ),
.I1(\ff_active[2] ),
.I2(\w_left_channel0[0]_11 ),
.I3(\ff_channel[6] ),
.F(\w_left_channel0[6] ) 
);
defparam \w_left_channel0[6]_ins18066 .INIT=16'h1F00;
LUT4 \w_left_channel0[5]_ins18067  (
.I0(\w_left_channel0[0]_19 ),
.I1(\ff_active[2] ),
.I2(\w_left_channel0[0]_11 ),
.I3(\ff_channel[5] ),
.F(\w_left_channel0[5] ) 
);
defparam \w_left_channel0[5]_ins18067 .INIT=16'h1F00;
LUT4 \w_left_channel0[4]_ins18068  (
.I0(\w_left_channel0[0]_19 ),
.I1(\ff_active[2] ),
.I2(\w_left_channel0[0]_11 ),
.I3(\ff_channel[4] ),
.F(\w_left_channel0[4] ) 
);
defparam \w_left_channel0[4]_ins18068 .INIT=16'h1F00;
LUT4 \w_left_channel0[3]_ins18069  (
.I0(\w_left_channel0[0]_19 ),
.I1(\ff_active[2] ),
.I2(\w_left_channel0[0]_11 ),
.I3(\ff_channel[3] ),
.F(\w_left_channel0[3] ) 
);
defparam \w_left_channel0[3]_ins18069 .INIT=16'h1F00;
LUT4 \w_left_channel0[2]_ins18070  (
.I0(\w_left_channel0[0]_19 ),
.I1(\ff_active[2] ),
.I2(\w_left_channel0[0]_11 ),
.I3(\ff_channel[2] ),
.F(\w_left_channel0[2] ) 
);
defparam \w_left_channel0[2]_ins18070 .INIT=16'h1F00;
LUT4 \w_left_channel0[1]_ins18071  (
.I0(\w_left_channel0[0]_19 ),
.I1(\ff_active[2] ),
.I2(\w_left_channel0[0]_11 ),
.I3(\ff_channel[1] ),
.F(\w_left_channel0[1] ) 
);
defparam \w_left_channel0[1]_ins18071 .INIT=16'h1F00;
LUT4 \w_left_channel0[0]_ins18072  (
.I0(\w_left_channel0[0]_19 ),
.I1(\ff_active[2] ),
.I2(\w_left_channel0[0]_11 ),
.I3(\ff_channel[0] ),
.F(\w_left_channel0[0] ) 
);
defparam \w_left_channel0[0]_ins18072 .INIT=16'h1F00;
LUT4 \timer1_address[1]_ins18075  (
.I0(\wave_address_out[6] ),
.I1(n3_5_435),
.I2(\reg_wave_length_e0[1] ),
.I3(\ff_active[2] ),
.F(\timer1_address[1]_15 ) 
);
defparam \timer1_address[1]_ins18075 .INIT=16'h5044;
LUT4 \timer1_address[1]_ins18076  (
.I0(\wave_address_out[6]_7 ),
.I1(\timer1_address[1]_13 ),
.I2(n3_9_526),
.I3(o),
.F(\timer1_address[1]_17 ) 
);
defparam \timer1_address[1]_ins18076 .INIT=16'h4450;
LUT4 ff_sram_we_ins18138 (
.I0(sram_we),
.I1(\ff_active[2] ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(ff_sram_we) 
);
defparam ff_sram_we_ins18138.INIT=16'hAEAA;
LUT4 ff_sram_oe_ins18139 (
.I0(sram_oe),
.I1(\ff_active[2] ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(ff_sram_oe) 
);
defparam ff_sram_oe_ins18139.INIT=16'hAEAA;
LUT4 n51_ins18140 (
.I0(ff_sram_oe_5),
.I1(\ff_active[2] ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(n51) 
);
defparam n51_ins18140.INIT=16'h0800;
INV n438_ins18240 (
.I(\ff_right_integ[11] ),
.O(n438) 
);
INV n426_ins18241 (
.I(\ff_left_integ[11]_5 ),
.O(n426) 
);
INV n118_ins18242 (
.I(\ff_active[0] ),
.O(n118) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0  u_adsr_envelope_generator_5ch_0 (
.clk_3(clk_3),
.n84(n84),
.n319(n319),
.\ff_active[0] (\ff_active[0] ),
.\ff_active[1] (\ff_active[1] ),
.\ff_active[2] (\ff_active[2] ),
.ch_e0_key_on(ch_e0_key_on),
.\reg_ar_e0[6] (\reg_ar_e0[6] ),
.\reg_ar_b0[5] (\reg_ar_b0[5] ),
.\reg_ar_b0[4] (\reg_ar_b0[4] ),
.ch_e0_key_off(ch_e0_key_off),
.ch_e0_key_release(ch_e0_key_release),
.\reg_rr_e0[7] (\reg_rr_e0[7] ),
.\reg_rr_e0[6] (\reg_rr_e0[6] ),
.\reg_rr_e0[5] (\reg_rr_e0[5] ),
.\reg_rr_e0[4] (\reg_rr_e0[4] ),
.\reg_sr_e0[3] (\reg_sr_e0[3] ),
.\reg_dr_e0[3] (\reg_dr_e0[3] ),
.\reg_rr_e0[2] (\reg_rr_e0[2] ),
.\reg_ar_c0[7] (\reg_ar_c0[7] ),
.\reg_ar_a0[7] (\reg_ar_a0[7] ),
.\reg_ar_e0[7] (\reg_ar_e0[7] ),
.\reg_ar_b0[7] (\reg_ar_b0[7] ),
.\reg_ar_a0[5] (\reg_ar_a0[5] ),
.\reg_ar_e0[5] (\reg_ar_e0[5] ),
.\reg_ar_a0[4] (\reg_ar_a0[4] ),
.\reg_ar_e0[4] (\reg_ar_e0[4] ),
.\reg_rr_e0[0] (\reg_rr_e0[0] ),
.\reg_ar_c0[3] (\reg_ar_c0[3] ),
.\reg_ar_b0[3] (\reg_ar_b0[3] ),
.\reg_ar_a0[3] (\reg_ar_a0[3] ),
.\reg_ar_e0[3] (\reg_ar_e0[3] ),
.\reg_ar_b0[1] (\reg_ar_b0[1] ),
.\reg_sl_e0[2] (\reg_sl_e0[2] ),
.\reg_sl_e0[0] (\reg_sl_e0[0] ),
.\reg_rr_e0[1] (\reg_rr_e0[1] ),
.\reg_ar_c0[2] (\reg_ar_c0[2] ),
.\reg_ar_b0[2] (\reg_ar_b0[2] ),
.\reg_ar_a0[2] (\reg_ar_a0[2] ),
.\reg_ar_e0[2] (\reg_ar_e0[2] ),
.\reg_ar_e0[0] (\reg_ar_e0[0] ),
.\reg_ar_b0[0] (\reg_ar_b0[0] ),
.\reg_ar_c0[0] (\reg_ar_c0[0] ),
.\reg_ar_a0[0] (\reg_ar_a0[0] ),
.\reg_ar_a0[1] (\reg_ar_a0[1] ),
.\reg_ar_e0[1] (\reg_ar_e0[1] ),
.\reg_sl_e0[5] (\reg_sl_e0[5] ),
.\reg_sl_e0[4] (\reg_sl_e0[4] ),
.\reg_sl_e0[3] (\reg_sl_e0[3] ),
.\reg_sl_e0[1] (\reg_sl_e0[1] ),
.\reg_dr_e0[7] (\reg_dr_e0[7] ),
.\reg_sr_e0[7] (\reg_sr_e0[7] ),
.\reg_dr_e0[6] (\reg_dr_e0[6] ),
.\reg_sr_e0[6] (\reg_sr_e0[6] ),
.\reg_sr_e0[5] (\reg_sr_e0[5] ),
.\reg_dr_e0[5] (\reg_dr_e0[5] ),
.\reg_sr_e0[4] (\reg_sr_e0[4] ),
.\reg_dr_e0[4] (\reg_dr_e0[4] ),
.\reg_rr_e0[3] (\reg_rr_e0[3] ),
.\reg_dr_e0[2] (\reg_dr_e0[2] ),
.\reg_sr_e0[2] (\reg_sr_e0[2] ),
.\reg_dr_e0[0] (\reg_dr_e0[0] ),
.\reg_sr_e0[0] (\reg_sr_e0[0] ),
.\reg_dr_e0[1] (\reg_dr_e0[1] ),
.\reg_sr_e0[1] (\reg_sr_e0[1] ),
.\reg_ar_b0[6] (\reg_ar_b0[6] ),
.\reg_ar_a0[6] (\reg_ar_a0[6] ),
.\reg_ar_c0[6] (\reg_ar_c0[6] ),
.\reg_ar_c0[1] (\reg_ar_c0[1] ),
.\reg_ar_c0[4] (\reg_ar_c0[4] ),
.\reg_ar_c0[5] (\reg_ar_c0[5] ),
.\reg_dr_a0[7] (\reg_dr_a0[7] ),
.\reg_dr_b0[7] (\reg_dr_b0[7] ),
.\reg_dr_c0[7] (\reg_dr_c0[7] ),
.\reg_dr_d0[7] (\reg_dr_d0[7] ),
.\reg_dr_a0[6] (\reg_dr_a0[6] ),
.\reg_dr_b0[6] (\reg_dr_b0[6] ),
.\reg_dr_c0[6] (\reg_dr_c0[6] ),
.\reg_dr_d0[6] (\reg_dr_d0[6] ),
.\reg_dr_a0[5] (\reg_dr_a0[5] ),
.\reg_dr_b0[5] (\reg_dr_b0[5] ),
.\reg_dr_c0[5] (\reg_dr_c0[5] ),
.\reg_dr_d0[5] (\reg_dr_d0[5] ),
.\reg_dr_a0[4] (\reg_dr_a0[4] ),
.\reg_dr_b0[4] (\reg_dr_b0[4] ),
.\reg_dr_c0[4] (\reg_dr_c0[4] ),
.\reg_dr_d0[4] (\reg_dr_d0[4] ),
.\reg_dr_a0[3] (\reg_dr_a0[3] ),
.\reg_dr_b0[3] (\reg_dr_b0[3] ),
.\reg_dr_c0[3] (\reg_dr_c0[3] ),
.\reg_dr_d0[3] (\reg_dr_d0[3] ),
.\reg_dr_a0[2] (\reg_dr_a0[2] ),
.\reg_dr_b0[2] (\reg_dr_b0[2] ),
.\reg_dr_c0[2] (\reg_dr_c0[2] ),
.\reg_dr_d0[2] (\reg_dr_d0[2] ),
.\reg_dr_a0[1] (\reg_dr_a0[1] ),
.\reg_dr_b0[1] (\reg_dr_b0[1] ),
.\reg_dr_c0[1] (\reg_dr_c0[1] ),
.\reg_dr_d0[1] (\reg_dr_d0[1] ),
.\reg_dr_a0[0] (\reg_dr_a0[0] ),
.\reg_dr_b0[0] (\reg_dr_b0[0] ),
.\reg_dr_c0[0] (\reg_dr_c0[0] ),
.\reg_dr_d0[0] (\reg_dr_d0[0] ),
.\reg_sr_a0[7] (\reg_sr_a0[7] ),
.\reg_sr_b0[7] (\reg_sr_b0[7] ),
.\reg_sr_c0[7] (\reg_sr_c0[7] ),
.\reg_sr_d0[7] (\reg_sr_d0[7] ),
.\reg_sr_a0[6] (\reg_sr_a0[6] ),
.\reg_sr_b0[6] (\reg_sr_b0[6] ),
.\reg_sr_c0[6] (\reg_sr_c0[6] ),
.\reg_sr_d0[6] (\reg_sr_d0[6] ),
.\reg_sr_a0[5] (\reg_sr_a0[5] ),
.\reg_sr_b0[5] (\reg_sr_b0[5] ),
.\reg_sr_c0[5] (\reg_sr_c0[5] ),
.\reg_sr_d0[5] (\reg_sr_d0[5] ),
.\reg_sr_a0[4] (\reg_sr_a0[4] ),
.\reg_sr_b0[4] (\reg_sr_b0[4] ),
.\reg_sr_c0[4] (\reg_sr_c0[4] ),
.\reg_sr_d0[4] (\reg_sr_d0[4] ),
.\reg_sr_a0[3] (\reg_sr_a0[3] ),
.\reg_sr_b0[3] (\reg_sr_b0[3] ),
.\reg_sr_c0[3] (\reg_sr_c0[3] ),
.\reg_sr_d0[3] (\reg_sr_d0[3] ),
.\reg_sr_a0[2] (\reg_sr_a0[2] ),
.\reg_sr_b0[2] (\reg_sr_b0[2] ),
.\reg_sr_c0[2] (\reg_sr_c0[2] ),
.\reg_sr_d0[2] (\reg_sr_d0[2] ),
.\reg_sr_a0[1] (\reg_sr_a0[1] ),
.\reg_sr_b0[1] (\reg_sr_b0[1] ),
.\reg_sr_c0[1] (\reg_sr_c0[1] ),
.\reg_sr_d0[1] (\reg_sr_d0[1] ),
.\reg_sr_a0[0] (\reg_sr_a0[0] ),
.\reg_sr_b0[0] (\reg_sr_b0[0] ),
.\reg_sr_c0[0] (\reg_sr_c0[0] ),
.\reg_sr_d0[0] (\reg_sr_d0[0] ),
.\reg_rr_a0[7] (\reg_rr_a0[7] ),
.\reg_rr_b0[7] (\reg_rr_b0[7] ),
.\reg_rr_c0[7] (\reg_rr_c0[7] ),
.\reg_rr_d0[7] (\reg_rr_d0[7] ),
.\reg_rr_a0[6] (\reg_rr_a0[6] ),
.\reg_rr_b0[6] (\reg_rr_b0[6] ),
.\reg_rr_c0[6] (\reg_rr_c0[6] ),
.\reg_rr_d0[6] (\reg_rr_d0[6] ),
.\reg_rr_a0[5] (\reg_rr_a0[5] ),
.\reg_rr_b0[5] (\reg_rr_b0[5] ),
.\reg_rr_c0[5] (\reg_rr_c0[5] ),
.\reg_rr_d0[5] (\reg_rr_d0[5] ),
.\reg_rr_a0[4] (\reg_rr_a0[4] ),
.\reg_rr_b0[4] (\reg_rr_b0[4] ),
.\reg_rr_c0[4] (\reg_rr_c0[4] ),
.\reg_rr_d0[4] (\reg_rr_d0[4] ),
.\reg_rr_a0[3] (\reg_rr_a0[3] ),
.\reg_rr_b0[3] (\reg_rr_b0[3] ),
.\reg_rr_c0[3] (\reg_rr_c0[3] ),
.\reg_rr_d0[3] (\reg_rr_d0[3] ),
.\reg_rr_a0[2] (\reg_rr_a0[2] ),
.\reg_rr_b0[2] (\reg_rr_b0[2] ),
.\reg_rr_c0[2] (\reg_rr_c0[2] ),
.\reg_rr_d0[2] (\reg_rr_d0[2] ),
.\reg_rr_a0[1] (\reg_rr_a0[1] ),
.\reg_rr_b0[1] (\reg_rr_b0[1] ),
.\reg_rr_c0[1] (\reg_rr_c0[1] ),
.\reg_rr_d0[1] (\reg_rr_d0[1] ),
.\reg_rr_a0[0] (\reg_rr_a0[0] ),
.\reg_rr_b0[0] (\reg_rr_b0[0] ),
.\reg_rr_c0[0] (\reg_rr_c0[0] ),
.\reg_rr_d0[0] (\reg_rr_d0[0] ),
.\reg_sl_a0[5] (\reg_sl_a0[5] ),
.\reg_sl_b0[5] (\reg_sl_b0[5] ),
.\reg_sl_c0[5] (\reg_sl_c0[5] ),
.\reg_sl_d0[5] (\reg_sl_d0[5] ),
.\reg_sl_a0[4] (\reg_sl_a0[4] ),
.\reg_sl_b0[4] (\reg_sl_b0[4] ),
.\reg_sl_c0[4] (\reg_sl_c0[4] ),
.\reg_sl_d0[4] (\reg_sl_d0[4] ),
.\reg_sl_a0[3] (\reg_sl_a0[3] ),
.\reg_sl_b0[3] (\reg_sl_b0[3] ),
.\reg_sl_c0[3] (\reg_sl_c0[3] ),
.\reg_sl_d0[3] (\reg_sl_d0[3] ),
.\reg_sl_a0[2] (\reg_sl_a0[2] ),
.\reg_sl_b0[2] (\reg_sl_b0[2] ),
.\reg_sl_c0[2] (\reg_sl_c0[2] ),
.\reg_sl_d0[2] (\reg_sl_d0[2] ),
.\reg_sl_a0[1] (\reg_sl_a0[1] ),
.\reg_sl_b0[1] (\reg_sl_b0[1] ),
.\reg_sl_c0[1] (\reg_sl_c0[1] ),
.\reg_sl_d0[1] (\reg_sl_d0[1] ),
.\reg_sl_a0[0] (\reg_sl_a0[0] ),
.\reg_sl_b0[0] (\reg_sl_b0[0] ),
.\reg_sl_c0[0] (\reg_sl_c0[0] ),
.\reg_sl_d0[0] (\reg_sl_d0[0] ),
.ch_a0_key_release(ch_a0_key_release),
.ch_b0_key_release(ch_b0_key_release),
.ch_c0_key_release(ch_c0_key_release),
.ch_d0_key_release(ch_d0_key_release),
.ch_a0_key_off(ch_a0_key_off),
.ch_b0_key_off(ch_b0_key_off),
.ch_c0_key_off(ch_c0_key_off),
.ch_d0_key_off(ch_d0_key_off),
.ch_a0_key_on(ch_a0_key_on),
.ch_b0_key_on(ch_b0_key_on),
.ch_c0_key_on(ch_c0_key_on),
.ch_d0_key_on(ch_d0_key_on),
.o(o),
.o_603(o_603),
.o_609(o_609),
.o_611(o_611),
.\w_state_out[1] (\w_state_out[1] ),
.\w_state_out[2] (\w_state_out[2] ),
.n3(n3),
.n3_17(n3_17),
.n3_19(n3_19),
.n3_21(n3_21),
.n3_23(n3_23),
.n3_25(n3_25),
.n3_27(n3_27),
.o_15(o_15),
.o_17(o_17),
.o_19(o_19),
.o_21(o_21),
.o_23(o_23),
.o_25(o_25),
.o_27(o_27),
.o_29(o_29) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1  u_adsr_envelope_generator_5ch_1 (
.clk_3(clk_3),
.o_611(o_611),
.n84(n84),
.o_609(o_609),
.o_603(o_603),
.n319(n319),
.o(o),
.o_29(o_29),
.\ff_active[2] (\ff_active[2] ),
.\frequency_count_out[11] (\frequency_count_out[11] ),
.\ff_reg_ar_e1[4] (\ff_reg_ar_e1[4] ),
.\reg_ar_e0[4] (\reg_ar_e0[4] ),
.ff_reg_clone_adsr_e1(ff_reg_clone_adsr_e1),
.ff_ch_e1_key_off(ff_ch_e1_key_off),
.ch_e0_key_off(ch_e0_key_off),
.ff_reg_clone_key_e1(ff_reg_clone_key_e1),
.ff_ch_e1_key_release(ff_ch_e1_key_release),
.ch_e0_key_release(ch_e0_key_release),
.\ff_active[0] (\ff_active[0] ),
.\ff_active[1] (\ff_active[1] ),
.\ff_reg_sl_e1[2] (\ff_reg_sl_e1[2] ),
.\reg_sl_e0[2] (\reg_sl_e0[2] ),
.\reg_ar_e0[7] (\reg_ar_e0[7] ),
.\ff_reg_ar_e1[7] (\ff_reg_ar_e1[7] ),
.\ff_reg_sr_e1[7] (\ff_reg_sr_e1[7] ),
.\reg_sr_e0[7] (\reg_sr_e0[7] ),
.\ff_reg_dr_e1[7] (\ff_reg_dr_e1[7] ),
.\reg_dr_e0[7] (\reg_dr_e0[7] ),
.\ff_reg_rr_e1[7] (\ff_reg_rr_e1[7] ),
.\reg_rr_e0[7] (\reg_rr_e0[7] ),
.\ff_reg_ar_e1[6] (\ff_reg_ar_e1[6] ),
.\reg_ar_e0[6] (\reg_ar_e0[6] ),
.\ff_reg_sr_e1[6] (\ff_reg_sr_e1[6] ),
.\reg_sr_e0[6] (\reg_sr_e0[6] ),
.\ff_reg_rr_e1[6] (\ff_reg_rr_e1[6] ),
.\reg_rr_e0[6] (\reg_rr_e0[6] ),
.\ff_reg_dr_e1[6] (\ff_reg_dr_e1[6] ),
.\reg_dr_e0[6] (\reg_dr_e0[6] ),
.\ff_reg_ar_e1[5] (\ff_reg_ar_e1[5] ),
.\reg_ar_e0[5] (\reg_ar_e0[5] ),
.\ff_reg_sr_e1[5] (\ff_reg_sr_e1[5] ),
.\reg_sr_e0[5] (\reg_sr_e0[5] ),
.\ff_reg_rr_e1[5] (\ff_reg_rr_e1[5] ),
.\reg_rr_e0[5] (\reg_rr_e0[5] ),
.\ff_reg_dr_e1[5] (\ff_reg_dr_e1[5] ),
.\reg_dr_e0[5] (\reg_dr_e0[5] ),
.\ff_reg_sr_e1[4] (\ff_reg_sr_e1[4] ),
.\reg_sr_e0[4] (\reg_sr_e0[4] ),
.\ff_reg_rr_e1[4] (\ff_reg_rr_e1[4] ),
.\reg_rr_e0[4] (\reg_rr_e0[4] ),
.\ff_reg_dr_e1[4] (\ff_reg_dr_e1[4] ),
.\reg_dr_e0[4] (\reg_dr_e0[4] ),
.\ff_reg_ar_e1[3] (\ff_reg_ar_e1[3] ),
.\reg_ar_e0[3] (\reg_ar_e0[3] ),
.\ff_reg_sr_e1[3] (\ff_reg_sr_e1[3] ),
.\reg_sr_e0[3] (\reg_sr_e0[3] ),
.\ff_reg_rr_e1[3] (\ff_reg_rr_e1[3] ),
.\reg_rr_e0[3] (\reg_rr_e0[3] ),
.\ff_reg_dr_e1[3] (\ff_reg_dr_e1[3] ),
.\reg_dr_e0[3] (\reg_dr_e0[3] ),
.\ff_reg_ar_e1[2] (\ff_reg_ar_e1[2] ),
.\reg_ar_e0[2] (\reg_ar_e0[2] ),
.\ff_reg_sr_e1[2] (\ff_reg_sr_e1[2] ),
.\reg_sr_e0[2] (\reg_sr_e0[2] ),
.\ff_reg_rr_e1[2] (\ff_reg_rr_e1[2] ),
.\reg_rr_e0[2] (\reg_rr_e0[2] ),
.\ff_reg_dr_e1[2] (\ff_reg_dr_e1[2] ),
.\reg_dr_e0[2] (\reg_dr_e0[2] ),
.\ff_reg_ar_e1[0] (\ff_reg_ar_e1[0] ),
.\reg_ar_e0[0] (\reg_ar_e0[0] ),
.\ff_reg_sr_e1[0] (\ff_reg_sr_e1[0] ),
.\reg_sr_e0[0] (\reg_sr_e0[0] ),
.\ff_reg_rr_e1[0] (\ff_reg_rr_e1[0] ),
.\reg_rr_e0[0] (\reg_rr_e0[0] ),
.\ff_reg_dr_e1[0] (\ff_reg_dr_e1[0] ),
.\reg_dr_e0[0] (\reg_dr_e0[0] ),
.\ff_reg_ar_e1[1] (\ff_reg_ar_e1[1] ),
.\reg_ar_e0[1] (\reg_ar_e0[1] ),
.\ff_reg_sl_e1[3] (\ff_reg_sl_e1[3] ),
.\reg_sl_e0[3] (\reg_sl_e0[3] ),
.\reg_sl_e0[0] (\reg_sl_e0[0] ),
.\ff_reg_sl_e1[0] (\ff_reg_sl_e1[0] ),
.\ff_reg_sl_e1[1] (\ff_reg_sl_e1[1] ),
.\reg_sl_e0[1] (\reg_sl_e0[1] ),
.\ff_reg_sl_e1[4] (\ff_reg_sl_e1[4] ),
.\reg_sl_e0[4] (\reg_sl_e0[4] ),
.\ff_reg_sl_e1[5] (\ff_reg_sl_e1[5] ),
.\reg_sl_e0[5] (\reg_sl_e0[5] ),
.\ff_reg_sr_e1[1] (\ff_reg_sr_e1[1] ),
.\reg_sr_e0[1] (\reg_sr_e0[1] ),
.\ff_reg_rr_e1[1] (\ff_reg_rr_e1[1] ),
.\reg_rr_e0[1] (\reg_rr_e0[1] ),
.\ff_reg_dr_e1[1] (\ff_reg_dr_e1[1] ),
.\reg_dr_e0[1] (\reg_dr_e0[1] ),
.\reg_ar_a1[7] (\reg_ar_a1[7] ),
.\reg_ar_b1[7] (\reg_ar_b1[7] ),
.\reg_ar_c1[7] (\reg_ar_c1[7] ),
.\reg_ar_d1[7] (\reg_ar_d1[7] ),
.\reg_ar_a1[6] (\reg_ar_a1[6] ),
.\reg_ar_b1[6] (\reg_ar_b1[6] ),
.\reg_ar_c1[6] (\reg_ar_c1[6] ),
.\reg_ar_d1[6] (\reg_ar_d1[6] ),
.\reg_ar_a1[5] (\reg_ar_a1[5] ),
.\reg_ar_b1[5] (\reg_ar_b1[5] ),
.\reg_ar_c1[5] (\reg_ar_c1[5] ),
.\reg_ar_d1[5] (\reg_ar_d1[5] ),
.\reg_ar_a1[4] (\reg_ar_a1[4] ),
.\reg_ar_b1[4] (\reg_ar_b1[4] ),
.\reg_ar_c1[4] (\reg_ar_c1[4] ),
.\reg_ar_d1[4] (\reg_ar_d1[4] ),
.\reg_ar_a1[3] (\reg_ar_a1[3] ),
.\reg_ar_b1[3] (\reg_ar_b1[3] ),
.\reg_ar_c1[3] (\reg_ar_c1[3] ),
.\reg_ar_d1[3] (\reg_ar_d1[3] ),
.\reg_ar_a1[2] (\reg_ar_a1[2] ),
.\reg_ar_b1[2] (\reg_ar_b1[2] ),
.\reg_ar_c1[2] (\reg_ar_c1[2] ),
.\reg_ar_d1[2] (\reg_ar_d1[2] ),
.\reg_ar_a1[1] (\reg_ar_a1[1] ),
.\reg_ar_b1[1] (\reg_ar_b1[1] ),
.\reg_ar_c1[1] (\reg_ar_c1[1] ),
.\reg_ar_d1[1] (\reg_ar_d1[1] ),
.\reg_ar_a1[0] (\reg_ar_a1[0] ),
.\reg_ar_b1[0] (\reg_ar_b1[0] ),
.\reg_ar_c1[0] (\reg_ar_c1[0] ),
.\reg_ar_d1[0] (\reg_ar_d1[0] ),
.\reg_dr_a1[7] (\reg_dr_a1[7] ),
.\reg_dr_b1[7] (\reg_dr_b1[7] ),
.\reg_dr_c1[7] (\reg_dr_c1[7] ),
.\reg_dr_d1[7] (\reg_dr_d1[7] ),
.\reg_dr_a1[6] (\reg_dr_a1[6] ),
.\reg_dr_b1[6] (\reg_dr_b1[6] ),
.\reg_dr_c1[6] (\reg_dr_c1[6] ),
.\reg_dr_d1[6] (\reg_dr_d1[6] ),
.\reg_dr_a1[5] (\reg_dr_a1[5] ),
.\reg_dr_b1[5] (\reg_dr_b1[5] ),
.\reg_dr_c1[5] (\reg_dr_c1[5] ),
.\reg_dr_d1[5] (\reg_dr_d1[5] ),
.\reg_dr_a1[4] (\reg_dr_a1[4] ),
.\reg_dr_b1[4] (\reg_dr_b1[4] ),
.\reg_dr_c1[4] (\reg_dr_c1[4] ),
.\reg_dr_d1[4] (\reg_dr_d1[4] ),
.\reg_dr_a1[3] (\reg_dr_a1[3] ),
.\reg_dr_b1[3] (\reg_dr_b1[3] ),
.\reg_dr_c1[3] (\reg_dr_c1[3] ),
.\reg_dr_d1[3] (\reg_dr_d1[3] ),
.\reg_dr_a1[2] (\reg_dr_a1[2] ),
.\reg_dr_b1[2] (\reg_dr_b1[2] ),
.\reg_dr_c1[2] (\reg_dr_c1[2] ),
.\reg_dr_d1[2] (\reg_dr_d1[2] ),
.\reg_dr_a1[1] (\reg_dr_a1[1] ),
.\reg_dr_b1[1] (\reg_dr_b1[1] ),
.\reg_dr_c1[1] (\reg_dr_c1[1] ),
.\reg_dr_d1[1] (\reg_dr_d1[1] ),
.\reg_dr_a1[0] (\reg_dr_a1[0] ),
.\reg_dr_b1[0] (\reg_dr_b1[0] ),
.\reg_dr_c1[0] (\reg_dr_c1[0] ),
.\reg_dr_d1[0] (\reg_dr_d1[0] ),
.\reg_sr_a1[7] (\reg_sr_a1[7] ),
.\reg_sr_b1[7] (\reg_sr_b1[7] ),
.\reg_sr_c1[7] (\reg_sr_c1[7] ),
.\reg_sr_d1[7] (\reg_sr_d1[7] ),
.\reg_sr_a1[6] (\reg_sr_a1[6] ),
.\reg_sr_b1[6] (\reg_sr_b1[6] ),
.\reg_sr_c1[6] (\reg_sr_c1[6] ),
.\reg_sr_d1[6] (\reg_sr_d1[6] ),
.\reg_sr_a1[5] (\reg_sr_a1[5] ),
.\reg_sr_b1[5] (\reg_sr_b1[5] ),
.\reg_sr_c1[5] (\reg_sr_c1[5] ),
.\reg_sr_d1[5] (\reg_sr_d1[5] ),
.\reg_sr_a1[4] (\reg_sr_a1[4] ),
.\reg_sr_b1[4] (\reg_sr_b1[4] ),
.\reg_sr_c1[4] (\reg_sr_c1[4] ),
.\reg_sr_d1[4] (\reg_sr_d1[4] ),
.\reg_sr_a1[3] (\reg_sr_a1[3] ),
.\reg_sr_b1[3] (\reg_sr_b1[3] ),
.\reg_sr_c1[3] (\reg_sr_c1[3] ),
.\reg_sr_d1[3] (\reg_sr_d1[3] ),
.\reg_sr_a1[2] (\reg_sr_a1[2] ),
.\reg_sr_b1[2] (\reg_sr_b1[2] ),
.\reg_sr_c1[2] (\reg_sr_c1[2] ),
.\reg_sr_d1[2] (\reg_sr_d1[2] ),
.\reg_sr_a1[1] (\reg_sr_a1[1] ),
.\reg_sr_b1[1] (\reg_sr_b1[1] ),
.\reg_sr_c1[1] (\reg_sr_c1[1] ),
.\reg_sr_d1[1] (\reg_sr_d1[1] ),
.\reg_sr_a1[0] (\reg_sr_a1[0] ),
.\reg_sr_b1[0] (\reg_sr_b1[0] ),
.\reg_sr_c1[0] (\reg_sr_c1[0] ),
.\reg_sr_d1[0] (\reg_sr_d1[0] ),
.\reg_rr_a1[7] (\reg_rr_a1[7] ),
.\reg_rr_b1[7] (\reg_rr_b1[7] ),
.\reg_rr_c1[7] (\reg_rr_c1[7] ),
.\reg_rr_d1[7] (\reg_rr_d1[7] ),
.\reg_rr_a1[6] (\reg_rr_a1[6] ),
.\reg_rr_b1[6] (\reg_rr_b1[6] ),
.\reg_rr_c1[6] (\reg_rr_c1[6] ),
.\reg_rr_d1[6] (\reg_rr_d1[6] ),
.\reg_rr_a1[5] (\reg_rr_a1[5] ),
.\reg_rr_b1[5] (\reg_rr_b1[5] ),
.\reg_rr_c1[5] (\reg_rr_c1[5] ),
.\reg_rr_d1[5] (\reg_rr_d1[5] ),
.\reg_rr_a1[4] (\reg_rr_a1[4] ),
.\reg_rr_b1[4] (\reg_rr_b1[4] ),
.\reg_rr_c1[4] (\reg_rr_c1[4] ),
.\reg_rr_d1[4] (\reg_rr_d1[4] ),
.\reg_rr_a1[3] (\reg_rr_a1[3] ),
.\reg_rr_b1[3] (\reg_rr_b1[3] ),
.\reg_rr_c1[3] (\reg_rr_c1[3] ),
.\reg_rr_d1[3] (\reg_rr_d1[3] ),
.\reg_rr_a1[2] (\reg_rr_a1[2] ),
.\reg_rr_b1[2] (\reg_rr_b1[2] ),
.\reg_rr_c1[2] (\reg_rr_c1[2] ),
.\reg_rr_d1[2] (\reg_rr_d1[2] ),
.\reg_rr_a1[1] (\reg_rr_a1[1] ),
.\reg_rr_b1[1] (\reg_rr_b1[1] ),
.\reg_rr_c1[1] (\reg_rr_c1[1] ),
.\reg_rr_d1[1] (\reg_rr_d1[1] ),
.\reg_rr_a1[0] (\reg_rr_a1[0] ),
.\reg_rr_b1[0] (\reg_rr_b1[0] ),
.\reg_rr_c1[0] (\reg_rr_c1[0] ),
.\reg_rr_d1[0] (\reg_rr_d1[0] ),
.\reg_sl_a1[5] (\reg_sl_a1[5] ),
.\reg_sl_b1[5] (\reg_sl_b1[5] ),
.\reg_sl_c1[5] (\reg_sl_c1[5] ),
.\reg_sl_d1[5] (\reg_sl_d1[5] ),
.\reg_sl_a1[4] (\reg_sl_a1[4] ),
.\reg_sl_b1[4] (\reg_sl_b1[4] ),
.\reg_sl_c1[4] (\reg_sl_c1[4] ),
.\reg_sl_d1[4] (\reg_sl_d1[4] ),
.\reg_sl_a1[3] (\reg_sl_a1[3] ),
.\reg_sl_b1[3] (\reg_sl_b1[3] ),
.\reg_sl_c1[3] (\reg_sl_c1[3] ),
.\reg_sl_d1[3] (\reg_sl_d1[3] ),
.\reg_sl_a1[2] (\reg_sl_a1[2] ),
.\reg_sl_b1[2] (\reg_sl_b1[2] ),
.\reg_sl_c1[2] (\reg_sl_c1[2] ),
.\reg_sl_d1[2] (\reg_sl_d1[2] ),
.\reg_sl_a1[1] (\reg_sl_a1[1] ),
.\reg_sl_b1[1] (\reg_sl_b1[1] ),
.\reg_sl_c1[1] (\reg_sl_c1[1] ),
.\reg_sl_d1[1] (\reg_sl_d1[1] ),
.\reg_sl_a1[0] (\reg_sl_a1[0] ),
.\reg_sl_b1[0] (\reg_sl_b1[0] ),
.\reg_sl_c1[0] (\reg_sl_c1[0] ),
.\reg_sl_d1[0] (\reg_sl_d1[0] ),
.ch_a1_key_release(ch_a1_key_release),
.ch_b1_key_release(ch_b1_key_release),
.ch_c1_key_release(ch_c1_key_release),
.ch_d1_key_release(ch_d1_key_release),
.ch_a1_key_off(ch_a1_key_off),
.ch_b1_key_off(ch_b1_key_off),
.ch_c1_key_off(ch_c1_key_off),
.ch_d1_key_off(ch_d1_key_off),
.ff_ch_a1_key_on(ff_ch_a1_key_on),
.ch_a0_key_on(ch_a0_key_on),
.ff_reg_clone_key_a1(ff_reg_clone_key_a1),
.ff_ch_b1_key_on(ff_ch_b1_key_on),
.ch_b0_key_on(ch_b0_key_on),
.ff_reg_clone_key_b1(ff_reg_clone_key_b1),
.ff_ch_c1_key_on(ff_ch_c1_key_on),
.ch_c0_key_on(ch_c0_key_on),
.ff_reg_clone_key_c1(ff_reg_clone_key_c1),
.ff_ch_d1_key_on(ff_ch_d1_key_on),
.ch_d0_key_on(ch_d0_key_on),
.ff_reg_clone_key_d1(ff_reg_clone_key_d1),
.\w_state_out[1]_5 (\w_state_out[1]_5 ),
.\w_state_out[2]_5 (\w_state_out[2]_5 ),
.\w_state_out[0] (\w_state_out[0] ),
.n1(n1),
.n2(n2),
.n3_15(n3_15),
.n3_17_0(n3_17_0),
.n3_19_1(n3_19_1),
.n3_21_2(n3_21_2),
.n3_23_3(n3_23_3),
.n3_25_4(n3_25_4),
.n3_27_5(n3_27_5),
.o_17_6(o_17_6),
.o_19_7(o_19_7),
.o_21_8(o_21_8),
.o_23_9(o_23_9),
.o_25_10(o_25_10),
.o_27_11(o_27_11),
.o_31(o_31) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0  u_tone_generator_5ch_0 (
.clk_3(clk_3),
.o_611(o_611),
.n84(n84),
.o_609(o_609),
.o_603(o_603),
.n319(n319),
.o(o),
.\ff_active[1] (\ff_active[1] ),
.\reg_wave_length_a0[1] (\reg_wave_length_a0[1] ),
.\reg_wave_length_b0[1] (\reg_wave_length_b0[1] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_wave_length_c0[1] (\reg_wave_length_c0[1] ),
.\reg_wave_length_d0[1] (\reg_wave_length_d0[1] ),
.\reg_wave_length_a0[0] (\reg_wave_length_a0[0] ),
.\reg_wave_length_b0[0] (\reg_wave_length_b0[0] ),
.\reg_wave_length_c0[0] (\reg_wave_length_c0[0] ),
.\reg_wave_length_d0[0] (\reg_wave_length_d0[0] ),
.\reg_frequency_count_a0[11] (\reg_frequency_count_a0[11] ),
.\reg_frequency_count_b0[11] (\reg_frequency_count_b0[11] ),
.\reg_frequency_count_c0[11] (\reg_frequency_count_c0[11] ),
.\reg_frequency_count_d0[11] (\reg_frequency_count_d0[11] ),
.\reg_frequency_count_a0[10] (\reg_frequency_count_a0[10] ),
.\reg_frequency_count_b0[10] (\reg_frequency_count_b0[10] ),
.\reg_frequency_count_c0[10] (\reg_frequency_count_c0[10] ),
.\reg_frequency_count_d0[10] (\reg_frequency_count_d0[10] ),
.\reg_frequency_count_a0[9] (\reg_frequency_count_a0[9] ),
.\reg_frequency_count_b0[9] (\reg_frequency_count_b0[9] ),
.\reg_frequency_count_c0[9] (\reg_frequency_count_c0[9] ),
.\reg_frequency_count_d0[9] (\reg_frequency_count_d0[9] ),
.\reg_frequency_count_a0[8] (\reg_frequency_count_a0[8] ),
.\reg_frequency_count_b0[8] (\reg_frequency_count_b0[8] ),
.\reg_frequency_count_c0[8] (\reg_frequency_count_c0[8] ),
.\reg_frequency_count_d0[8] (\reg_frequency_count_d0[8] ),
.\reg_frequency_count_a0[7] (\reg_frequency_count_a0[7] ),
.\reg_frequency_count_b0[7] (\reg_frequency_count_b0[7] ),
.\reg_frequency_count_c0[7] (\reg_frequency_count_c0[7] ),
.\reg_frequency_count_d0[7] (\reg_frequency_count_d0[7] ),
.\reg_frequency_count_a0[6] (\reg_frequency_count_a0[6] ),
.\reg_frequency_count_b0[6] (\reg_frequency_count_b0[6] ),
.\reg_frequency_count_c0[6] (\reg_frequency_count_c0[6] ),
.\reg_frequency_count_d0[6] (\reg_frequency_count_d0[6] ),
.\reg_frequency_count_a0[5] (\reg_frequency_count_a0[5] ),
.\reg_frequency_count_b0[5] (\reg_frequency_count_b0[5] ),
.\reg_frequency_count_c0[5] (\reg_frequency_count_c0[5] ),
.\reg_frequency_count_d0[5] (\reg_frequency_count_d0[5] ),
.\reg_frequency_count_a0[4] (\reg_frequency_count_a0[4] ),
.\reg_frequency_count_b0[4] (\reg_frequency_count_b0[4] ),
.\reg_frequency_count_c0[4] (\reg_frequency_count_c0[4] ),
.\reg_frequency_count_d0[4] (\reg_frequency_count_d0[4] ),
.\reg_frequency_count_a0[3] (\reg_frequency_count_a0[3] ),
.\reg_frequency_count_b0[3] (\reg_frequency_count_b0[3] ),
.\reg_frequency_count_c0[3] (\reg_frequency_count_c0[3] ),
.\reg_frequency_count_d0[3] (\reg_frequency_count_d0[3] ),
.\reg_frequency_count_a0[2] (\reg_frequency_count_a0[2] ),
.\reg_frequency_count_b0[2] (\reg_frequency_count_b0[2] ),
.\reg_frequency_count_c0[2] (\reg_frequency_count_c0[2] ),
.\reg_frequency_count_d0[2] (\reg_frequency_count_d0[2] ),
.\reg_frequency_count_a0[1] (\reg_frequency_count_a0[1] ),
.\reg_frequency_count_b0[1] (\reg_frequency_count_b0[1] ),
.\reg_frequency_count_c0[1] (\reg_frequency_count_c0[1] ),
.\reg_frequency_count_d0[1] (\reg_frequency_count_d0[1] ),
.\reg_frequency_count_a0[0] (\reg_frequency_count_a0[0] ),
.\reg_frequency_count_b0[0] (\reg_frequency_count_b0[0] ),
.\reg_frequency_count_c0[0] (\reg_frequency_count_c0[0] ),
.\reg_frequency_count_d0[0] (\reg_frequency_count_d0[0] ),
.\w_sram_a0[0] (\w_sram_a0[0] ),
.\w_sram_a0[1] (\w_sram_a0[1] ),
.\w_sram_a0[2] (\w_sram_a0[2] ),
.\w_sram_a0[3] (\w_sram_a0[3] ),
.\w_sram_a0[4] (\w_sram_a0[4] ),
.\reg_frequency_count_e0[10] (\reg_frequency_count_e0[10] ),
.o_29(o_29),
.\ff_active[2] (\ff_active[2] ),
.\reg_frequency_count_e0[9] (\reg_frequency_count_e0[9] ),
.\reg_frequency_count_e0[7] (\reg_frequency_count_e0[7] ),
.\reg_frequency_count_e0[6] (\reg_frequency_count_e0[6] ),
.\reg_frequency_count_e0[5] (\reg_frequency_count_e0[5] ),
.\reg_frequency_count_e0[4] (\reg_frequency_count_e0[4] ),
.\reg_frequency_count_e0[3] (\reg_frequency_count_e0[3] ),
.\reg_frequency_count_e0[2] (\reg_frequency_count_e0[2] ),
.\reg_frequency_count_e0[1] (\reg_frequency_count_e0[1] ),
.\reg_frequency_count_e0[0] (\reg_frequency_count_e0[0] ),
.ch_a0_key_on(ch_a0_key_on),
.ch_b0_key_on(ch_b0_key_on),
.ch_c0_key_on(ch_c0_key_on),
.ch_d0_key_on(ch_d0_key_on),
.ch_e0_key_on(ch_e0_key_on),
.\reg_frequency_count_e0[11] (\reg_frequency_count_e0[11] ),
.\reg_frequency_count_e0[8] (\reg_frequency_count_e0[8] ),
.\ff_wave_address_e[4] (\ff_wave_address_e[4] ),
.\ff_wave_address_e[3] (\ff_wave_address_e[3] ),
.\ff_wave_address_e[2] (\ff_wave_address_e[2] ),
.\ff_wave_address_e[1] (\ff_wave_address_e[1] ),
.\ff_wave_address_e[0] (\ff_wave_address_e[0] ),
.n3_5_435(n3_5_435),
.n3_7_436(n3_7_436),
.n3_19_437(n3_19_437),
.n3_21_438(n3_21_438),
.n3_23_439(n3_23_439),
.n3_25_440(n3_25_440),
.n3_27_441(n3_27_441),
.\wave_address_out[5] (\wave_address_out[5] ),
.\wave_address_out[6] (\wave_address_out[6] ),
.\wave_address_out[4] (\wave_address_out[4] ) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1  u_tone_generator_5ch_1 (
.clk_3(clk_3),
.o_611(o_611),
.n84(n84),
.o_609(o_609),
.o_603(o_603),
.n319(n319),
.o(o),
.\reg_wave_length_a1[1] (\reg_wave_length_a1[1] ),
.\reg_wave_length_b1[1] (\reg_wave_length_b1[1] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_wave_length_c1[1] (\reg_wave_length_c1[1] ),
.\reg_wave_length_d1[1] (\reg_wave_length_d1[1] ),
.\reg_wave_length_a1[0] (\reg_wave_length_a1[0] ),
.\reg_wave_length_b1[0] (\reg_wave_length_b1[0] ),
.\reg_wave_length_c1[0] (\reg_wave_length_c1[0] ),
.\reg_wave_length_d1[0] (\reg_wave_length_d1[0] ),
.\ff_active[1] (\ff_active[1] ),
.\reg_frequency_count_a1[11] (\reg_frequency_count_a1[11] ),
.\reg_frequency_count_b1[11] (\reg_frequency_count_b1[11] ),
.\reg_frequency_count_c1[11] (\reg_frequency_count_c1[11] ),
.\reg_frequency_count_d1[11] (\reg_frequency_count_d1[11] ),
.\reg_frequency_count_a1[10] (\reg_frequency_count_a1[10] ),
.\reg_frequency_count_b1[10] (\reg_frequency_count_b1[10] ),
.\reg_frequency_count_c1[10] (\reg_frequency_count_c1[10] ),
.\reg_frequency_count_d1[10] (\reg_frequency_count_d1[10] ),
.\reg_frequency_count_a1[9] (\reg_frequency_count_a1[9] ),
.\reg_frequency_count_b1[9] (\reg_frequency_count_b1[9] ),
.\reg_frequency_count_c1[9] (\reg_frequency_count_c1[9] ),
.\reg_frequency_count_d1[9] (\reg_frequency_count_d1[9] ),
.\reg_frequency_count_a1[8] (\reg_frequency_count_a1[8] ),
.\reg_frequency_count_b1[8] (\reg_frequency_count_b1[8] ),
.\reg_frequency_count_c1[8] (\reg_frequency_count_c1[8] ),
.\reg_frequency_count_d1[8] (\reg_frequency_count_d1[8] ),
.\reg_frequency_count_a1[7] (\reg_frequency_count_a1[7] ),
.\reg_frequency_count_b1[7] (\reg_frequency_count_b1[7] ),
.\reg_frequency_count_c1[7] (\reg_frequency_count_c1[7] ),
.\reg_frequency_count_d1[7] (\reg_frequency_count_d1[7] ),
.\reg_frequency_count_a1[6] (\reg_frequency_count_a1[6] ),
.\reg_frequency_count_b1[6] (\reg_frequency_count_b1[6] ),
.\reg_frequency_count_c1[6] (\reg_frequency_count_c1[6] ),
.\reg_frequency_count_d1[6] (\reg_frequency_count_d1[6] ),
.\reg_frequency_count_a1[5] (\reg_frequency_count_a1[5] ),
.\reg_frequency_count_b1[5] (\reg_frequency_count_b1[5] ),
.\reg_frequency_count_c1[5] (\reg_frequency_count_c1[5] ),
.\reg_frequency_count_d1[5] (\reg_frequency_count_d1[5] ),
.\reg_frequency_count_a1[4] (\reg_frequency_count_a1[4] ),
.\reg_frequency_count_b1[4] (\reg_frequency_count_b1[4] ),
.\reg_frequency_count_c1[4] (\reg_frequency_count_c1[4] ),
.\reg_frequency_count_d1[4] (\reg_frequency_count_d1[4] ),
.\reg_frequency_count_a1[3] (\reg_frequency_count_a1[3] ),
.\reg_frequency_count_b1[3] (\reg_frequency_count_b1[3] ),
.\reg_frequency_count_c1[3] (\reg_frequency_count_c1[3] ),
.\reg_frequency_count_d1[3] (\reg_frequency_count_d1[3] ),
.\reg_frequency_count_a1[2] (\reg_frequency_count_a1[2] ),
.\reg_frequency_count_b1[2] (\reg_frequency_count_b1[2] ),
.\reg_frequency_count_c1[2] (\reg_frequency_count_c1[2] ),
.\reg_frequency_count_d1[2] (\reg_frequency_count_d1[2] ),
.\reg_frequency_count_a1[1] (\reg_frequency_count_a1[1] ),
.\reg_frequency_count_b1[1] (\reg_frequency_count_b1[1] ),
.\reg_frequency_count_c1[1] (\reg_frequency_count_c1[1] ),
.\reg_frequency_count_d1[1] (\reg_frequency_count_d1[1] ),
.\reg_frequency_count_a1[0] (\reg_frequency_count_a1[0] ),
.\reg_frequency_count_b1[0] (\reg_frequency_count_b1[0] ),
.\reg_frequency_count_c1[0] (\reg_frequency_count_c1[0] ),
.\reg_frequency_count_d1[0] (\reg_frequency_count_d1[0] ),
.\w_sram_a1[1] (\w_sram_a1[1] ),
.\w_sram_a1[2] (\w_sram_a1[2] ),
.\w_sram_a1[3] (\w_sram_a1[3] ),
.\w_sram_a1[4] (\w_sram_a1[4] ),
.o_29(o_29),
.\ff_active[2] (\ff_active[2] ),
.\w_sram_a1[0] (\w_sram_a1[0] ),
.\reg_frequency_count_e0[11] (\reg_frequency_count_e0[11] ),
.\ff_reg_frequency_count_e1[11] (\ff_reg_frequency_count_e1[11] ),
.ff_reg_clone_frequency_e1(ff_reg_clone_frequency_e1),
.n1(n1),
.n2(n2),
.ff_ch_e1_key_on(ff_ch_e1_key_on),
.ch_e0_key_on(ch_e0_key_on),
.ff_reg_clone_key_e1(ff_reg_clone_key_e1),
.\ff_reg_frequency_count_e1[10] (\ff_reg_frequency_count_e1[10] ),
.\reg_frequency_count_e0[10] (\reg_frequency_count_e0[10] ),
.\ff_reg_frequency_count_e1[9] (\ff_reg_frequency_count_e1[9] ),
.\reg_frequency_count_e0[9] (\reg_frequency_count_e0[9] ),
.\ff_reg_frequency_count_e1[8] (\ff_reg_frequency_count_e1[8] ),
.\reg_frequency_count_e0[8] (\reg_frequency_count_e0[8] ),
.\ff_reg_frequency_count_e1[7] (\ff_reg_frequency_count_e1[7] ),
.\reg_frequency_count_e0[7] (\reg_frequency_count_e0[7] ),
.\ff_reg_frequency_count_e1[6] (\ff_reg_frequency_count_e1[6] ),
.\reg_frequency_count_e0[6] (\reg_frequency_count_e0[6] ),
.\ff_reg_frequency_count_e1[5] (\ff_reg_frequency_count_e1[5] ),
.\reg_frequency_count_e0[5] (\reg_frequency_count_e0[5] ),
.\ff_reg_frequency_count_e1[4] (\ff_reg_frequency_count_e1[4] ),
.\reg_frequency_count_e0[4] (\reg_frequency_count_e0[4] ),
.\ff_reg_frequency_count_e1[3] (\ff_reg_frequency_count_e1[3] ),
.\reg_frequency_count_e0[3] (\reg_frequency_count_e0[3] ),
.\ff_reg_frequency_count_e1[2] (\ff_reg_frequency_count_e1[2] ),
.\reg_frequency_count_e0[2] (\reg_frequency_count_e0[2] ),
.\ff_reg_frequency_count_e1[1] (\ff_reg_frequency_count_e1[1] ),
.\reg_frequency_count_e0[1] (\reg_frequency_count_e0[1] ),
.\ff_reg_frequency_count_e1[0] (\ff_reg_frequency_count_e1[0] ),
.\reg_frequency_count_e0[0] (\reg_frequency_count_e0[0] ),
.n55(n55),
.\ff_wave_address_e[4]_3 (\ff_wave_address_e[4]_3 ),
.\ff_wave_address_e[3]_3 (\ff_wave_address_e[3]_3 ),
.\ff_wave_address_e[2]_3 (\ff_wave_address_e[2]_3 ),
.\ff_wave_address_e[1]_3 (\ff_wave_address_e[1]_3 ),
.\ff_wave_address_e[0]_3 (\ff_wave_address_e[0]_3 ),
.n3_9_526(n3_9_526),
.n3_11_527(n3_11_527),
.n3_19_528(n3_19_528),
.n3_21_529(n3_21_529),
.n3_23_530(n3_23_530),
.n3_25_531(n3_25_531),
.n3_27_532(n3_27_532),
.\frequency_count_out[6] (\frequency_count_out[6] ),
.\wave_address_out[5]_7 (\wave_address_out[5]_7 ),
.\wave_address_out[6]_7 (\wave_address_out[6]_7 ),
.\frequency_count_out[11] (\frequency_count_out[11] ),
.\wave_address_out[0] (\wave_address_out[0] ) 
);
\u_wts_core/u_wts_channel_mixer/u_channel_volume0  u_channel_volume0 (
.ram_array_4_DO6(ram_array_4_DO6),
.clk_3(clk_3),
.n84(n84),
.ram_array_4_DO5(ram_array_4_DO5),
.ram_array_4_DO4(ram_array_4_DO4),
.ram_array_4_DO3(ram_array_4_DO3),
.ram_array_4_DO2(ram_array_4_DO2),
.ram_array_4_DO1(ram_array_4_DO1),
.ram_array(ram_array),
.ram_array_4_DO7(ram_array_4_DO7),
.o_47(o_47),
.o_13(o_13),
.o_11(o_11),
.o_41(o_41),
.o_27(o_27),
.o_25(o_25),
.o_23(o_23),
.o_21(o_21),
.o_19(o_19),
.o_17(o_17),
.o_15(o_15),
.reg_noise_enable_e0(reg_noise_enable_e0),
.n3_3_664(n3_3_664),
.o_5(o_5),
.o(o),
.\ff_channel[7] (\ff_channel[7] ),
.\ff_channel[6] (\ff_channel[6] ),
.\ff_channel[5] (\ff_channel[5] ),
.\ff_channel[4] (\ff_channel[4] ),
.\ff_channel[3] (\ff_channel[3] ),
.\ff_channel[2] (\ff_channel[2] ),
.\ff_channel[1] (\ff_channel[1] ),
.\ff_channel[0] (\ff_channel[0] ) 
);
\u_wts_core/u_wts_channel_mixer/u_channel_volume1  u_channel_volume1 (
.ram_array_4_DO6_0(ram_array_4_DO6_0),
.clk_3(clk_3),
.n84(n84),
.ram_array_4_DO5_0(ram_array_4_DO5_0),
.ram_array_4_DO4_0(ram_array_4_DO4_0),
.ram_array_4_DO3_0(ram_array_4_DO3_0),
.ram_array_4_DO2_0(ram_array_4_DO2_0),
.ram_array_4_DO1_0(ram_array_4_DO1_0),
.ram_array_5(ram_array_5),
.ram_array_4_DO7_0(ram_array_4_DO7_0),
.o_55(o_55),
.o_49(o_49),
.o_11_665(o_11_665),
.o_43(o_43),
.o_27_11(o_27_11),
.o_25_10(o_25_10),
.o_23_9(o_23_9),
.o_21_8(o_21_8),
.o_19_7(o_19_7),
.o_17_6(o_17_6),
.ff_reg_noise_enable_e1(ff_reg_noise_enable_e1),
.n3_3_666(n3_3_666),
.o_7(o_7),
.o(o),
.\ff_active[2] (\ff_active[2] ),
.n3_27_5(n3_27_5),
.o_31(o_31),
.\ff_channel[7]_3 (\ff_channel[7]_3 ),
.\ff_channel[6]_3 (\ff_channel[6]_3 ),
.\ff_channel[5]_3 (\ff_channel[5]_3 ),
.\ff_channel[4]_3 (\ff_channel[4]_3 ),
.\ff_channel[3]_3 (\ff_channel[3]_3 ),
.\ff_channel[2]_3 (\ff_channel[2]_3 ),
.\ff_channel[1]_3 (\ff_channel[1]_3 ),
.\ff_channel[0]_3 (\ff_channel[0]_3 ) 
);
\u_wts_core/u_wts_channel_mixer/u_ram00  u_ram00 (
.\ff_sram_d[0] (\ff_sram_d[0] ),
.\ff_sram_d[1] (\ff_sram_d[1] ),
.\ff_sram_d[2] (\ff_sram_d[2] ),
.\ff_sram_d[3] (\ff_sram_d[3] ),
.\ff_sram_d[4] (\ff_sram_d[4] ),
.\ff_sram_d[5] (\ff_sram_d[5] ),
.\ff_sram_d[6] (\ff_sram_d[6] ),
.\ff_sram_d[7] (\ff_sram_d[7] ),
.\w_sram_a0[0]_3 (\w_sram_a0[0]_3 ),
.\w_sram_a0[1]_3 (\w_sram_a0[1]_3 ),
.\w_sram_a0[2]_3 (\w_sram_a0[2]_3 ),
.\w_sram_a0[3]_3 (\w_sram_a0[3]_3 ),
.\w_sram_a0[4]_3 (\w_sram_a0[4]_3 ),
.\w_sram_a0[5] (\w_sram_a0[5] ),
.\w_sram_a0[6] (\w_sram_a0[6] ),
.\w_sram_a0[7] (\w_sram_a0[7] ),
.\w_sram_a0[8] (\w_sram_a0[8] ),
.\w_sram_a0[9] (\w_sram_a0[9] ),
.w_sram_we0(w_sram_we0),
.clk_3(clk_3),
.ram_array(ram_array),
.ram_array_4_DO1(ram_array_4_DO1),
.ram_array_4_DO2(ram_array_4_DO2),
.ram_array_4_DO3(ram_array_4_DO3),
.ram_array_4_DO4(ram_array_4_DO4),
.ram_array_4_DO5(ram_array_4_DO5),
.ram_array_4_DO6(ram_array_4_DO6),
.ram_array_4_DO7(ram_array_4_DO7) 
);
\u_wts_core/u_wts_channel_mixer/u_ram10  u_ram10 (
.\ff_sram_d[0] (\ff_sram_d[0] ),
.\ff_sram_d[1] (\ff_sram_d[1] ),
.\ff_sram_d[2] (\ff_sram_d[2] ),
.\ff_sram_d[3] (\ff_sram_d[3] ),
.\ff_sram_d[4] (\ff_sram_d[4] ),
.\ff_sram_d[5] (\ff_sram_d[5] ),
.\ff_sram_d[6] (\ff_sram_d[6] ),
.\ff_sram_d[7] (\ff_sram_d[7] ),
.\w_sram_a1[0]_3 (\w_sram_a1[0]_3 ),
.\w_sram_a1[1]_3 (\w_sram_a1[1]_3 ),
.\w_sram_a1[2]_3 (\w_sram_a1[2]_3 ),
.\w_sram_a1[3]_3 (\w_sram_a1[3]_3 ),
.\w_sram_a1[4]_3 (\w_sram_a1[4]_3 ),
.\w_sram_a1[5] (\w_sram_a1[5] ),
.\w_sram_a1[6] (\w_sram_a1[6] ),
.\w_sram_a0[7] (\w_sram_a0[7] ),
.\w_sram_a0[8] (\w_sram_a0[8] ),
.\w_sram_a0[9] (\w_sram_a0[9] ),
.w_sram_we1(w_sram_we1),
.clk_3(clk_3),
.ram_array_5(ram_array_5),
.ram_array_4_DO1_0(ram_array_4_DO1_0),
.ram_array_4_DO2_0(ram_array_4_DO2_0),
.ram_array_4_DO3_0(ram_array_4_DO3_0),
.ram_array_4_DO4_0(ram_array_4_DO4_0),
.ram_array_4_DO5_0(ram_array_4_DO5_0),
.ram_array_4_DO6_0(ram_array_4_DO6_0),
.ram_array_4_DO7_0(ram_array_4_DO7_0) 
);
\u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch  u_wts_noise_generator_4ch (
.\reg_noise_sel_e0[0] (\reg_noise_sel_e0[0] ),
.o_29(o_29),
.\ff_active[2] (\ff_active[2] ),
.\ff_reg_noise_sel_e1[0] (\ff_reg_noise_sel_e1[0] ),
.ff_reg_clone_noise_e1(ff_reg_clone_noise_e1),
.clk_3(clk_3),
.n192(n192),
.n84(n84),
.\reg_noise_frequency0[1] (\reg_noise_frequency0[1] ),
.\reg_noise_frequency0[2] (\reg_noise_frequency0[2] ),
.\reg_noise_frequency0[3] (\reg_noise_frequency0[3] ),
.\reg_noise_frequency0[4] (\reg_noise_frequency0[4] ),
.\reg_noise_frequency0[0] (\reg_noise_frequency0[0] ),
.\reg_noise_frequency1[1] (\reg_noise_frequency1[1] ),
.\reg_noise_frequency1[2] (\reg_noise_frequency1[2] ),
.\reg_noise_frequency1[3] (\reg_noise_frequency1[3] ),
.\reg_noise_frequency1[4] (\reg_noise_frequency1[4] ),
.\reg_noise_frequency1[0] (\reg_noise_frequency1[0] ),
.\reg_noise_frequency2[1] (\reg_noise_frequency2[1] ),
.\reg_noise_frequency2[2] (\reg_noise_frequency2[2] ),
.\reg_noise_frequency2[3] (\reg_noise_frequency2[3] ),
.\reg_noise_frequency2[4] (\reg_noise_frequency2[4] ),
.\reg_noise_frequency2[0] (\reg_noise_frequency2[0] ),
.\reg_noise_frequency3[1] (\reg_noise_frequency3[1] ),
.\reg_noise_frequency3[2] (\reg_noise_frequency3[2] ),
.\reg_noise_frequency3[3] (\reg_noise_frequency3[3] ),
.\reg_noise_frequency3[4] (\reg_noise_frequency3[4] ),
.\reg_noise_frequency3[0] (\reg_noise_frequency3[0] ),
.\ff_active[1] (\ff_active[1] ),
.reg_noise_enable_a0(reg_noise_enable_a0),
.reg_noise_enable_b0(reg_noise_enable_b0),
.\ff_active[0] (\ff_active[0] ),
.reg_noise_enable_c0(reg_noise_enable_c0),
.reg_noise_enable_d0(reg_noise_enable_d0),
.ff_reg_noise_enable_a1(ff_reg_noise_enable_a1),
.ff_reg_noise_enable_b1(ff_reg_noise_enable_b1),
.ff_reg_noise_enable_c1(ff_reg_noise_enable_c1),
.ff_reg_noise_enable_d1(ff_reg_noise_enable_d1),
.\reg_noise_sel_a0[1] (\reg_noise_sel_a0[1] ),
.\reg_noise_sel_b0[1] (\reg_noise_sel_b0[1] ),
.\reg_noise_sel_c0[1] (\reg_noise_sel_c0[1] ),
.\reg_noise_sel_d0[1] (\reg_noise_sel_d0[1] ),
.\reg_noise_sel_e0[1] (\reg_noise_sel_e0[1] ),
.\reg_noise_sel_a0[0] (\reg_noise_sel_a0[0] ),
.\reg_noise_sel_b0[0] (\reg_noise_sel_b0[0] ),
.\reg_noise_sel_c0[0] (\reg_noise_sel_c0[0] ),
.\reg_noise_sel_d0[0] (\reg_noise_sel_d0[0] ),
.\reg_noise_sel_a1[1] (\reg_noise_sel_a1[1] ),
.\reg_noise_sel_b1[1] (\reg_noise_sel_b1[1] ),
.\reg_noise_sel_c1[1] (\reg_noise_sel_c1[1] ),
.\reg_noise_sel_d1[1] (\reg_noise_sel_d1[1] ),
.\reg_noise_sel_a1[0] (\reg_noise_sel_a1[0] ),
.\reg_noise_sel_b1[0] (\reg_noise_sel_b1[0] ),
.\reg_noise_sel_c1[0] (\reg_noise_sel_c1[0] ),
.\reg_noise_sel_d1[0] (\reg_noise_sel_d1[0] ),
.\ff_reg_noise_sel_e1[1] (\ff_reg_noise_sel_e1[1] ),
.o_5(o_5),
.o_7(o_7),
.\ff_noise[17] (\ff_noise[17] ),
.\ff_noise[17]_3 (\ff_noise[17]_3 ),
.\ff_noise[17]_3_12 (\ff_noise[17]_3_12 ),
.\ff_noise[17]_3_13 (\ff_noise[17]_3_13 ),
.n3_3_664(n3_3_664),
.n3_3_666(n3_3_666) 
);
\u_wts_core/u_wts_channel_mixer/u_volume_selector0  u_volume_selector0 (
.o(o),
.\reg_volume_b0[2] (\reg_volume_b0[2] ),
.o_609(o_609),
.\reg_volume_e0[1] (\reg_volume_e0[1] ),
.\reg_volume_c0[3] (\reg_volume_c0[3] ),
.n192(n192),
.\reg_volume_b0[3] (\reg_volume_b0[3] ),
.\reg_volume_e0[2] (\reg_volume_e0[2] ),
.\reg_volume_c0[2] (\reg_volume_c0[2] ),
.\ff_active[2] (\ff_active[2] ),
.n192_5(n192_5),
.n319(n319),
.\reg_volume_a0[2] (\reg_volume_a0[2] ),
.\reg_volume_d0[2] (\reg_volume_d0[2] ),
.o_611(o_611),
.\reg_volume_c0[1] (\reg_volume_c0[1] ),
.\reg_volume_d0[1] (\reg_volume_d0[1] ),
.\reg_volume_a0[1] (\reg_volume_a0[1] ),
.\reg_volume_b0[1] (\reg_volume_b0[1] ),
.\reg_volume_c0[0] (\reg_volume_c0[0] ),
.\reg_volume_b0[0] (\reg_volume_b0[0] ),
.\reg_volume_e0[3] (\reg_volume_e0[3] ),
.\reg_volume_a0[3] (\reg_volume_a0[3] ),
.\ff_active[1] (\ff_active[1] ),
.\reg_volume_e0[0] (\reg_volume_e0[0] ),
.\reg_volume_a0[0] (\reg_volume_a0[0] ),
.\reg_volume_d0[3] (\reg_volume_d0[3] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_volume_d0[0] (\reg_volume_d0[0] ),
.o_11(o_11),
.o_13(o_13),
.o_41(o_41),
.o_47(o_47) 
);
\u_wts_core/u_wts_channel_mixer/u_volume_selector1  u_volume_selector1 (
.n319(n319),
.\ff_reg_volume_a1[2] (\ff_reg_volume_a1[2] ),
.\ff_reg_volume_e1[3] (\ff_reg_volume_e1[3] ),
.n192_5(n192_5),
.\ff_active[2] (\ff_active[2] ),
.\ff_reg_volume_d1[2] (\ff_reg_volume_d1[2] ),
.\ff_reg_volume_b1[2] (\ff_reg_volume_b1[2] ),
.o_29(o_29),
.\ff_reg_volume_e1[2] (\ff_reg_volume_e1[2] ),
.\ff_reg_volume_c1[2] (\ff_reg_volume_c1[2] ),
.\ff_reg_volume_c1[1] (\ff_reg_volume_c1[1] ),
.n192(n192),
.\ff_reg_volume_b1[1] (\ff_reg_volume_b1[1] ),
.o(o),
.\ff_reg_volume_e1[0] (\ff_reg_volume_e1[0] ),
.\ff_reg_volume_d1[3] (\ff_reg_volume_d1[3] ),
.\ff_reg_volume_a1[3] (\ff_reg_volume_a1[3] ),
.\ff_active[1] (\ff_active[1] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_reg_volume_e1[1] (\ff_reg_volume_e1[1] ),
.\ff_reg_volume_a1[1] (\ff_reg_volume_a1[1] ),
.\ff_reg_volume_d1[0] (\ff_reg_volume_d1[0] ),
.\ff_reg_volume_a1[0] (\ff_reg_volume_a1[0] ),
.\ff_reg_volume_c1[3] (\ff_reg_volume_c1[3] ),
.\ff_reg_volume_b1[3] (\ff_reg_volume_b1[3] ),
.\ff_reg_volume_d1[1] (\ff_reg_volume_d1[1] ),
.\ff_reg_volume_c1[0] (\ff_reg_volume_c1[0] ),
.\ff_reg_volume_b1[0] (\ff_reg_volume_b1[0] ),
.o_11_665(o_11_665),
.o_43(o_43),
.o_49(o_49),
.o_55(o_55) 
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_timer  (\timer1_address[1]_3 ,clk_3,n84,\timer1_address[0]_3 ,reg_timer2_clear,reg_timer1_clear,\reg_timer1_channel[3] ,\wave_address_out[4] ,\wave_address_out[5] ,\timer1_address[1] ,\w_sram_a0[4] ,\timer1_address[0] ,\wave_address_out[5]_7 ,\timer1_address[1]_11 ,\w_sram_a1[4] ,\timer1_address[0]_11 ,\ff_active[1] ,\reg_timer1_channel[1] ,\ff_active[2] ,\reg_timer1_channel[2] ,\ff_active[0] ,\reg_timer2_channel[0] ,reg_timer2_enable,\reg_timer2_channel[1] ,\reg_timer2_channel[2] ,\reg_timer2_channel[3] ,reg_timer1_enable,\reg_timer1_channel[0] ,\frequency_count_out[6] ,\wave_address_out[0] ,\w_sram_a1[3] ,\w_sram_a1[2] ,\w_sram_a1[1] ,\w_sram_a1[0] ,\ff_timer1_address[1] ,\ff_timer1_address[0] ,ff_nint2,ff_nint1,nint,n55);
input \timer1_address[1]_3 ;
input clk_3;
input n84;
input \timer1_address[0]_3 ;
input reg_timer2_clear;
input reg_timer1_clear;
input \reg_timer1_channel[3] ;
input \wave_address_out[4] ;
input \wave_address_out[5] ;
input \timer1_address[1] ;
input \w_sram_a0[4] ;
input \timer1_address[0] ;
input \wave_address_out[5]_7 ;
input \timer1_address[1]_11 ;
input \w_sram_a1[4] ;
input \timer1_address[0]_11 ;
input \ff_active[1] ;
input \reg_timer1_channel[1] ;
input \ff_active[2] ;
input \reg_timer1_channel[2] ;
input \ff_active[0] ;
input \reg_timer2_channel[0] ;
input reg_timer2_enable;
input \reg_timer2_channel[1] ;
input \reg_timer2_channel[2] ;
input \reg_timer2_channel[3] ;
input reg_timer1_enable;
input \reg_timer1_channel[0] ;
input \frequency_count_out[6] ;
input \wave_address_out[0] ;
input \w_sram_a1[3] ;
input \w_sram_a1[2] ;
input \w_sram_a1[1] ;
input \w_sram_a1[0] ;
output \ff_timer1_address[1] ;
output \ff_timer1_address[0] ;
output ff_nint2;
output ff_nint1;
output nint;
output n55;
wire \ff_timer1_address[1] ;
wire \ff_timer1_address[0] ;
wire ff_nint2;
wire ff_nint1;
wire n55_3;
wire nint;
wire ff_nint1_9;
wire n55_5;
wire n55_11;
wire n55_13;
wire n55_19;
wire ff_nint2_13;
wire ff_nint2_15;
wire ff_nint2_19;
wire ff_nint2_21;
wire n55_21;
wire n55_23;
wire n55_25;
wire n55_27;
wire n55;
wire ff_nint2_23;
wire VCC;
wire GND;
DFFCE \ff_timer1_address[1]_ins12112  (
.D(\timer1_address[1]_3 ),
.CLK(clk_3),
.CE(n55_3),
.CLEAR(n84),
.Q(\ff_timer1_address[1] ) 
);
DFFCE \ff_timer1_address[0]_ins12113  (
.D(\timer1_address[0]_3 ),
.CLK(clk_3),
.CE(n55_3),
.CLEAR(n84),
.Q(\ff_timer1_address[0] ) 
);
DFFPE ff_nint2_ins12965 (
.D(reg_timer2_clear),
.CLK(clk_3),
.CE(ff_nint2_21),
.PRESET(n84),
.Q(ff_nint2) 
);
defparam ff_nint2_ins12965.INIT=1'b1;
DFFPE ff_nint1_ins12968 (
.D(reg_timer1_clear),
.CLK(clk_3),
.CE(ff_nint1_9),
.PRESET(n84),
.Q(ff_nint1) 
);
defparam ff_nint1_ins12968.INIT=1'b1;
LUT4 n55_ins16485 (
.I0(n55_5),
.I1(n55_27),
.I2(\reg_timer1_channel[3] ),
.I3(n55_25),
.F(n55_3) 
);
defparam n55_ins16485.INIT=16'hCA00;
LUT2 nint_ins16486 (
.I0(ff_nint1),
.I1(ff_nint2),
.F(nint) 
);
defparam nint_ins16486.INIT=4'h8;
LUT2 ff_nint1_ins16847 (
.I0(reg_timer1_clear),
.I1(n55_3),
.F(ff_nint1_9) 
);
defparam ff_nint1_ins16847.INIT=4'hE;
LUT2 n55_ins17228 (
.I0(n55_11),
.I1(\wave_address_out[4] ),
.F(n55_5) 
);
defparam n55_ins17228.INIT=4'h4;
LUT4 n55_ins17539 (
.I0(\wave_address_out[5] ),
.I1(\timer1_address[1] ),
.I2(\w_sram_a0[4] ),
.I3(\timer1_address[0] ),
.F(n55_11) 
);
defparam n55_ins17539.INIT=16'hFCC8;
LUT4 n55_ins17540 (
.I0(\wave_address_out[5]_7 ),
.I1(\timer1_address[1]_11 ),
.I2(\w_sram_a1[4] ),
.I3(\timer1_address[0]_11 ),
.F(n55_13) 
);
defparam n55_ins17540.INIT=16'hFCC8;
LUT4 n55_ins17543 (
.I0(\ff_active[1] ),
.I1(\reg_timer1_channel[1] ),
.I2(\ff_active[2] ),
.I3(\reg_timer1_channel[2] ),
.F(n55_19) 
);
defparam n55_ins17543.INIT=16'h9009;
LUT4 ff_nint2_ins17567 (
.I0(\ff_active[0] ),
.I1(\reg_timer2_channel[0] ),
.I2(reg_timer2_enable),
.I3(ff_nint2_15),
.F(ff_nint2_13) 
);
defparam ff_nint2_ins17567.INIT=16'h9000;
LUT4 ff_nint2_ins17718 (
.I0(\ff_active[1] ),
.I1(\reg_timer2_channel[1] ),
.I2(\ff_active[2] ),
.I3(\reg_timer2_channel[2] ),
.F(ff_nint2_15) 
);
defparam ff_nint2_ins17718.INIT=16'h9009;
LUT3 ff_nint2_ins17867 (
.I0(reg_timer2_clear),
.I1(ff_nint2_13),
.I2(n55_27),
.F(ff_nint2_19) 
);
defparam ff_nint2_ins17867.INIT=8'hEA;
MUX2_LUT5 ff_nint2_ins17868 (
.I0(ff_nint2_23),
.I1(ff_nint2_19),
.S0(\reg_timer2_channel[3] ),
.O(ff_nint2_21) 
);
LUT4 n55_ins17875 (
.I0(n55_19),
.I1(reg_timer1_enable),
.I2(\ff_active[0] ),
.I3(reg_timer1_clear),
.F(n55_21) 
);
defparam n55_ins17875.INIT=16'h0008;
LUT4 n55_ins17876 (
.I0(n55_19),
.I1(reg_timer1_enable),
.I2(\ff_active[0] ),
.I3(reg_timer1_clear),
.F(n55_23) 
);
defparam n55_ins17876.INIT=16'h0080;
MUX2_LUT5 n55_ins17877 (
.I0(n55_21),
.I1(n55_23),
.S0(\reg_timer1_channel[0] ),
.O(n55_25) 
);
LUT4 n55_ins18040 (
.I0(n55_13),
.I1(n55),
.I2(\frequency_count_out[6] ),
.I3(\wave_address_out[0] ),
.F(n55_27) 
);
defparam n55_ins18040.INIT=16'h4000;
LUT4 n55_ins18042 (
.I0(\w_sram_a1[3] ),
.I1(\w_sram_a1[2] ),
.I2(\w_sram_a1[1] ),
.I3(\w_sram_a1[0] ),
.F(n55) 
);
defparam n55_ins18042.INIT=16'h0001;
LUT4 ff_nint2_ins18238 (
.I0(reg_timer2_clear),
.I1(ff_nint2_13),
.I2(n55_11),
.I3(\wave_address_out[4] ),
.F(ff_nint2_23) 
);
defparam ff_nint2_ins18238.INIT=16'hAEAA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_register  (slot_d_14,clk_3,n84,slot_d_12,slot_d_10,slot_d_16,slot_d_8,slot_d_6,slot_d_4,slot_d_2,slot_a_11,slot_a_9,slot_a_7,slot_a_5,slot_a_3,w_rdreq,slot_a_29,slot_a_31,slot_a_15,slot_a_13,ff_nint1,\ff_timer1_address[1] ,\ff_timer1_address[0] ,ff_sram_q_en,slot_a_23,slot_a_21,slot_a_25,slot_a_17,ff_nrd2,slot_nsltsl_3,ff_nwr1,slot_nmerq_3,ff_nwr2,slot_a_27,slot_a_19,ram_array_4_DO7_0,ram_array_4_DO7,\ff_sram_id[3] ,ram_array_4_DO5,ram_array_4_DO5_0,ram_array_4_DO4,ram_array_4_DO4_0,ram_array_4_DO6,ram_array_4_DO6_0,ram_array_4_DO3,ram_array_4_DO3_0,ram_array_4_DO2,ram_array_4_DO2_0,ram_array_4_DO1,ram_array_4_DO1_0,ram_array,ram_array_5,ff_nint2,\sram_a[4] ,\sram_a[3] ,\sram_a[2] ,\sram_a[1] ,\sram_a[0] ,\sram_d[7] ,\sram_d[6] ,\sram_d[5] ,\sram_d[4] ,\sram_d[3] ,\sram_d[2] ,\sram_d[1] ,\sram_d[0] ,sram_oe,\reg_volume_a0[3] ,\reg_volume_a0[2] ,\reg_volume_a0[1] ,\reg_volume_a0[0] ,\reg_enable_a0[1] ,\reg_enable_a0[0] ,reg_noise_enable_a0,\reg_noise_sel_a0[1] ,\reg_noise_sel_a0[0] ,\reg_ar_a0[7] ,\reg_ar_a0[6] ,\reg_ar_a0[5] ,\reg_ar_a0[4] ,\reg_ar_a0[3] ,\reg_ar_a0[2] ,\reg_ar_a0[1] ,\reg_ar_a0[0] ,\reg_dr_a0[7] ,\reg_dr_a0[6] ,\reg_dr_a0[5] ,\reg_dr_a0[4] ,\reg_dr_a0[3] ,\reg_dr_a0[2] ,\reg_dr_a0[1] ,\reg_dr_a0[0] ,\reg_sr_a0[7] ,\reg_sr_a0[6] ,\reg_sr_a0[5] ,\reg_sr_a0[4] ,\reg_sr_a0[3] ,\reg_sr_a0[2] ,\reg_sr_a0[1] ,\reg_sr_a0[0] ,\reg_rr_a0[7] ,\reg_rr_a0[6] ,\reg_rr_a0[5] ,\reg_rr_a0[4] ,\reg_rr_a0[3] ,\reg_rr_a0[2] ,\reg_rr_a0[1] ,\reg_rr_a0[0] ,\reg_sl_a0[5] ,\reg_sl_a0[4] ,\reg_sl_a0[3] ,\reg_sl_a0[2] ,\reg_sl_a0[1] ,\reg_sl_a0[0] ,\reg_wave_length_a0[1] ,\reg_wave_length_a0[0] ,\reg_frequency_count_a0[11] ,\reg_frequency_count_a0[10] ,\reg_frequency_count_a0[9] ,\reg_frequency_count_a0[8] ,\reg_frequency_count_a0[7] ,\reg_frequency_count_a0[6] ,\reg_frequency_count_a0[5] ,\reg_frequency_count_a0[4] ,\reg_frequency_count_a0[3] ,\reg_frequency_count_a0[2] ,\reg_frequency_count_a0[1] ,\reg_frequency_count_a0[0] ,\reg_volume_b0[3] ,\reg_volume_b0[2] ,\reg_volume_b0[1] ,\reg_volume_b0[0] ,\reg_enable_b0[1] ,\reg_enable_b0[0] ,reg_noise_enable_b0,\reg_noise_sel_b0[1] ,\reg_noise_sel_b0[0] ,\reg_ar_b0[7] ,\reg_ar_b0[6] ,\reg_ar_b0[5] ,\reg_ar_b0[4] ,\reg_ar_b0[3] ,\reg_ar_b0[2] ,\reg_ar_b0[1] ,\reg_ar_b0[0] ,\reg_dr_b0[7] ,\reg_dr_b0[6] ,\reg_dr_b0[5] ,\reg_dr_b0[4] ,\reg_dr_b0[3] ,\reg_dr_b0[2] ,\reg_dr_b0[1] ,\reg_dr_b0[0] ,\reg_sr_b0[7] ,\reg_sr_b0[6] ,\reg_sr_b0[5] ,\reg_sr_b0[4] ,\reg_sr_b0[3] ,\reg_sr_b0[2] ,\reg_sr_b0[1] ,\reg_sr_b0[0] ,\reg_rr_b0[7] ,\reg_rr_b0[6] ,\reg_rr_b0[5] ,\reg_rr_b0[4] ,\reg_rr_b0[3] ,\reg_rr_b0[2] ,\reg_rr_b0[1] ,\reg_rr_b0[0] ,\reg_sl_b0[5] ,\reg_sl_b0[4] ,\reg_sl_b0[3] ,\reg_sl_b0[2] ,\reg_sl_b0[1] ,\reg_sl_b0[0] ,\reg_wave_length_b0[1] ,\reg_wave_length_b0[0] ,\reg_frequency_count_b0[11] ,\reg_frequency_count_b0[10] ,\reg_frequency_count_b0[9] ,\reg_frequency_count_b0[8] ,\reg_frequency_count_b0[7] ,\reg_frequency_count_b0[6] ,\reg_frequency_count_b0[5] ,\reg_frequency_count_b0[4] ,\reg_frequency_count_b0[3] ,\reg_frequency_count_b0[2] ,\reg_frequency_count_b0[1] ,\reg_frequency_count_b0[0] ,\reg_volume_c0[3] ,\reg_volume_c0[2] ,\reg_volume_c0[1] ,\reg_volume_c0[0] ,\reg_enable_c0[1] ,\reg_enable_c0[0] ,reg_noise_enable_c0,\reg_noise_sel_c0[1] ,\reg_noise_sel_c0[0] ,\reg_ar_c0[7] ,\reg_ar_c0[6] ,\reg_ar_c0[5] ,\reg_ar_c0[4] ,\reg_ar_c0[3] ,\reg_ar_c0[2] ,\reg_ar_c0[1] ,\reg_ar_c0[0] ,\reg_dr_c0[7] ,\reg_dr_c0[6] ,\reg_dr_c0[5] ,\reg_dr_c0[4] ,\reg_dr_c0[3] ,\reg_dr_c0[2] ,\reg_dr_c0[1] ,\reg_dr_c0[0] ,\reg_sr_c0[7] ,\reg_sr_c0[6] ,\reg_sr_c0[5] ,\reg_sr_c0[4] ,\reg_sr_c0[3] ,\reg_sr_c0[2] ,\reg_sr_c0[1] ,\reg_sr_c0[0] ,\reg_rr_c0[7] ,\reg_rr_c0[6] ,\reg_rr_c0[5] ,\reg_rr_c0[4] ,\reg_rr_c0[3] ,\reg_rr_c0[2] ,\reg_rr_c0[1] ,\reg_rr_c0[0] ,\reg_sl_c0[5] ,\reg_sl_c0[4] ,\reg_sl_c0[3] ,\reg_sl_c0[2] ,\reg_sl_c0[1] ,\reg_sl_c0[0] ,\reg_wave_length_c0[1] ,\reg_wave_length_c0[0] ,\reg_frequency_count_c0[11] ,\reg_frequency_count_c0[10] ,\reg_frequency_count_c0[9] ,\reg_frequency_count_c0[8] ,\reg_frequency_count_c0[7] ,\reg_frequency_count_c0[6] ,\reg_frequency_count_c0[5] ,\reg_frequency_count_c0[4] ,\reg_frequency_count_c0[3] ,\reg_frequency_count_c0[2] ,\reg_frequency_count_c0[1] ,\reg_frequency_count_c0[0] ,\reg_volume_d0[3] ,\reg_volume_d0[2] ,\reg_volume_d0[1] ,\reg_volume_d0[0] ,\reg_enable_d0[1] ,\reg_enable_d0[0] ,reg_noise_enable_d0,\reg_noise_sel_d0[1] ,\reg_noise_sel_d0[0] ,\reg_dr_d0[7] ,\reg_dr_d0[6] ,\reg_dr_d0[5] ,\reg_dr_d0[4] ,\reg_dr_d0[3] ,\reg_dr_d0[2] ,\reg_dr_d0[1] ,\reg_dr_d0[0] ,\reg_sr_d0[7] ,\reg_sr_d0[6] ,\reg_sr_d0[5] ,\reg_sr_d0[4] ,\reg_sr_d0[3] ,\reg_sr_d0[2] ,\reg_sr_d0[1] ,\reg_sr_d0[0] ,\reg_rr_d0[7] ,\reg_rr_d0[6] ,\reg_rr_d0[5] ,\reg_rr_d0[4] ,\reg_rr_d0[3] ,\reg_rr_d0[2] ,\reg_rr_d0[1] ,\reg_rr_d0[0] ,\reg_sl_d0[5] ,\reg_sl_d0[4] ,\reg_sl_d0[3] ,\reg_sl_d0[2] ,\reg_sl_d0[1] ,\reg_sl_d0[0] ,\reg_wave_length_d0[1] ,\reg_wave_length_d0[0] ,\reg_frequency_count_d0[11] ,\reg_frequency_count_d0[10] ,\reg_frequency_count_d0[9] ,\reg_frequency_count_d0[8] ,\reg_frequency_count_d0[7] ,\reg_frequency_count_d0[6] ,\reg_frequency_count_d0[5] ,\reg_frequency_count_d0[4] ,\reg_frequency_count_d0[3] ,\reg_frequency_count_d0[2] ,\reg_frequency_count_d0[1] ,\reg_frequency_count_d0[0] ,\reg_volume_e0[3] ,\reg_volume_e0[2] ,\reg_volume_e0[1] ,\reg_volume_e0[0] ,\reg_enable_e0[1] ,\reg_enable_e0[0] ,reg_noise_enable_e0,\reg_noise_sel_e0[1] ,\reg_noise_sel_e0[0] ,\reg_ar_e0[7] ,\reg_ar_e0[6] ,\reg_ar_e0[5] ,\reg_ar_e0[4] ,\reg_ar_e0[3] ,\reg_ar_e0[2] ,\reg_ar_e0[1] ,\reg_ar_e0[0] ,\reg_dr_e0[7] ,\reg_dr_e0[6] ,\reg_dr_e0[5] ,\reg_dr_e0[4] ,\reg_dr_e0[3] ,\reg_dr_e0[2] ,\reg_dr_e0[1] ,\reg_dr_e0[0] ,\reg_sr_e0[7] ,\reg_sr_e0[6] ,\reg_sr_e0[5] ,\reg_sr_e0[4] ,\reg_sr_e0[3] ,\reg_sr_e0[2] ,\reg_sr_e0[1] ,\reg_sr_e0[0] ,\reg_rr_e0[7] ,\reg_rr_e0[6] ,\reg_rr_e0[5] ,\reg_rr_e0[4] ,\reg_rr_e0[3] ,\reg_rr_e0[2] ,\reg_rr_e0[1] ,\reg_rr_e0[0] ,\reg_sl_e0[5] ,\reg_sl_e0[4] ,\reg_sl_e0[3] ,\reg_sl_e0[2] ,\reg_sl_e0[1] ,\reg_sl_e0[0] ,\reg_wave_length_e0[1] ,\reg_wave_length_e0[0] ,\reg_frequency_count_e0[11] ,\reg_frequency_count_e0[10] ,\reg_frequency_count_e0[9] ,\reg_frequency_count_e0[8] ,\reg_frequency_count_e0[7] ,\reg_frequency_count_e0[6] ,\reg_frequency_count_e0[5] ,\reg_frequency_count_e0[4] ,\reg_frequency_count_e0[3] ,\reg_frequency_count_e0[2] ,\reg_frequency_count_e0[1] ,\reg_frequency_count_e0[0] ,\ff_reg_volume_a1[3] ,\ff_reg_volume_a1[2] ,\ff_reg_volume_a1[1] ,\ff_reg_volume_a1[0] ,\ff_reg_enable_a1[1] ,\ff_reg_enable_a1[0] ,ff_reg_noise_enable_a1,ff_reg_clone_key_a1,\ff_reg_volume_b1[3] ,\ff_reg_volume_b1[2] ,\ff_reg_volume_b1[1] ,\ff_reg_volume_b1[0] ,\ff_reg_enable_b1[1] ,\ff_reg_enable_b1[0] ,ff_reg_noise_enable_b1,ff_reg_clone_key_b1,\ff_reg_volume_c1[3] ,\ff_reg_volume_c1[2] ,\ff_reg_volume_c1[1] ,\ff_reg_volume_c1[0] ,\ff_reg_enable_c1[1] ,\ff_reg_enable_c1[0] ,ff_reg_noise_enable_c1,ff_reg_clone_key_c1,\ff_reg_volume_d1[3] ,\ff_reg_volume_d1[2] ,\ff_reg_volume_d1[1] ,\ff_reg_volume_d1[0] ,\ff_reg_enable_d1[1] ,\ff_reg_enable_d1[0] ,ff_reg_noise_enable_d1,ff_reg_clone_key_d1,\ff_reg_volume_e1[3] ,\ff_reg_volume_e1[2] ,\ff_reg_volume_e1[1] ,\ff_reg_volume_e1[0] ,\ff_reg_enable_e1[1] ,\ff_reg_enable_e1[0] ,ff_reg_noise_enable_e1,\ff_reg_noise_sel_e1[1] ,\ff_reg_noise_sel_e1[0] ,ff_reg_clone_frequency_e1,ff_reg_clone_adsr_e1,ff_reg_clone_noise_e1,ff_reg_clone_wave_e1,ff_reg_clone_key_e1,\ff_reg_ar_e1[7] ,\ff_reg_ar_e1[6] ,\ff_reg_ar_e1[5] ,\ff_reg_ar_e1[4] ,\ff_reg_ar_e1[3] ,\ff_reg_ar_e1[2] ,\ff_reg_ar_e1[1] ,\ff_reg_ar_e1[0] ,\ff_reg_dr_e1[7] ,\ff_reg_dr_e1[6] ,\ff_reg_dr_e1[5] ,\ff_reg_dr_e1[4] ,\ff_reg_dr_e1[3] ,\ff_reg_dr_e1[2] ,\ff_reg_dr_e1[1] ,\ff_reg_dr_e1[0] ,\ff_reg_sr_e1[7] ,\ff_reg_sr_e1[6] ,\ff_reg_sr_e1[5] ,\ff_reg_sr_e1[4] ,\ff_reg_sr_e1[3] ,\ff_reg_sr_e1[2] ,\ff_reg_sr_e1[1] ,\ff_reg_sr_e1[0] ,\ff_reg_rr_e1[7] ,\ff_reg_rr_e1[6] ,\ff_reg_rr_e1[5] ,\ff_reg_rr_e1[4] ,\ff_reg_rr_e1[3] ,\ff_reg_rr_e1[2] ,\ff_reg_rr_e1[1] ,\ff_reg_rr_e1[0] ,\ff_reg_sl_e1[5] ,\ff_reg_sl_e1[4] ,\ff_reg_sl_e1[3] ,\ff_reg_sl_e1[2] ,\ff_reg_sl_e1[1] ,\ff_reg_sl_e1[0] ,\ff_reg_wave_length_e1[1] ,\ff_reg_wave_length_e1[0] ,\ff_reg_frequency_count_e1[11] ,\ff_reg_frequency_count_e1[10] ,\ff_reg_frequency_count_e1[9] ,\ff_reg_frequency_count_e1[8] ,\ff_reg_frequency_count_e1[7] ,\ff_reg_frequency_count_e1[6] ,\ff_reg_frequency_count_e1[5] ,\ff_reg_frequency_count_e1[4] ,\ff_reg_frequency_count_e1[3] ,\ff_reg_frequency_count_e1[2] ,\ff_reg_frequency_count_e1[1] ,\ff_reg_frequency_count_e1[0] ,\reg_noise_frequency0[4] ,\reg_noise_frequency0[3] ,\reg_noise_frequency0[2] ,\reg_noise_frequency0[1] ,\reg_noise_frequency0[0] ,\reg_noise_frequency1[4] ,\reg_noise_frequency1[3] ,\reg_noise_frequency1[2] ,\reg_noise_frequency1[1] ,\reg_noise_frequency1[0] ,\reg_noise_frequency2[4] ,\reg_noise_frequency2[3] ,\reg_noise_frequency2[2] ,\reg_noise_frequency2[1] ,\reg_noise_frequency2[0] ,\reg_noise_frequency3[4] ,\reg_noise_frequency3[3] ,\reg_noise_frequency3[2] ,\reg_noise_frequency3[1] ,\reg_noise_frequency3[0] ,\reg_timer1_channel[3] ,\reg_timer1_channel[2] ,\reg_timer1_channel[1] ,\reg_timer1_channel[0] ,reg_timer1_clear,\reg_timer2_channel[3] ,\reg_timer2_channel[2] ,\reg_timer2_channel[1] ,\reg_timer2_channel[0] ,reg_timer2_clear,\ff_rddata[6] ,\ff_rddata[3] ,\ff_rddata[2] ,\ff_rddata[1] ,\ff_rddata[0] ,\sram_id[3] ,\sram_id[2] ,\sram_id[1] ,\sram_id[0] ,\sram_a[6] ,\sram_a[5] ,sram_we,ch_a0_key_on,ch_a0_key_release,ch_a0_key_off,ch_b0_key_on,ch_b0_key_release,ch_b0_key_off,ch_c0_key_on,ch_c0_key_release,ch_c0_key_off,ch_d0_key_on,ch_d0_key_release,ch_d0_key_off,ch_e0_key_on,ch_e0_key_release,ch_e0_key_off,ff_ch_a1_key_on,ff_ch_b1_key_on,ff_ch_c1_key_on,ff_ch_d1_key_on,ff_ch_e1_key_on,ff_ch_e1_key_release,ff_ch_e1_key_off,reg_timer1_enable,reg_timer2_enable,\ff_rddata[7] ,\ff_rddata[5] ,\ff_rddata[4] ,ext_memory_nactive,ch_a1_key_release,ch_a1_key_off,ch_b1_key_release,ch_b1_key_off,ch_c1_key_release,ch_c1_key_off,ch_d1_key_release,ch_d1_key_off,\reg_ar_a1[7] ,\reg_ar_a1[6] ,\reg_ar_a1[5] ,\reg_ar_a1[4] ,\reg_ar_a1[3] ,\reg_ar_a1[2] ,\reg_ar_a1[1] ,\reg_ar_a1[0] ,\reg_dr_a1[7] ,\reg_dr_a1[6] ,\reg_dr_a1[5] ,\reg_dr_a1[4] ,\reg_dr_a1[3] ,\reg_dr_a1[2] ,\reg_dr_a1[1] ,\reg_dr_a1[0] ,\reg_sr_a1[7] ,\reg_sr_a1[6] ,\reg_sr_a1[5] ,\reg_sr_a1[4] ,\reg_sr_a1[3] ,\reg_sr_a1[2] ,\reg_sr_a1[1] ,\reg_sr_a1[0] ,\reg_rr_a1[7] ,\reg_rr_a1[6] ,\reg_rr_a1[5] ,\reg_rr_a1[4] ,\reg_rr_a1[3] ,\reg_rr_a1[2] ,\reg_rr_a1[1] ,\reg_rr_a1[0] ,\reg_sl_a1[5] ,\reg_sl_a1[4] ,\reg_sl_a1[3] ,\reg_sl_a1[2] ,\reg_sl_a1[1] ,\reg_sl_a1[0] ,\reg_wave_length_a1[1] ,\reg_wave_length_a1[0] ,\reg_frequency_count_a1[11] ,\reg_frequency_count_a1[10] ,\reg_frequency_count_a1[9] ,\reg_frequency_count_a1[8] ,\reg_frequency_count_a1[7] ,\reg_frequency_count_a1[6] ,\reg_frequency_count_a1[5] ,\reg_frequency_count_a1[4] ,\reg_frequency_count_a1[3] ,\reg_frequency_count_a1[2] ,\reg_frequency_count_a1[1] ,\reg_frequency_count_a1[0] ,\reg_noise_sel_a1[1] ,\reg_noise_sel_a1[0] ,\reg_ar_b1[7] ,\reg_ar_b1[6] ,\reg_ar_b1[5] ,\reg_ar_b1[4] ,\reg_ar_b1[3] ,\reg_ar_b1[2] ,\reg_ar_b1[1] ,\reg_ar_b1[0] ,\reg_dr_b1[7] ,\reg_dr_b1[6] ,\reg_dr_b1[5] ,\reg_dr_b1[4] ,\reg_dr_b1[3] ,\reg_dr_b1[2] ,\reg_dr_b1[1] ,\reg_dr_b1[0] ,\reg_sr_b1[7] ,\reg_sr_b1[6] ,\reg_sr_b1[5] ,\reg_sr_b1[4] ,\reg_sr_b1[3] ,\reg_sr_b1[2] ,\reg_sr_b1[1] ,\reg_sr_b1[0] ,\reg_rr_b1[7] ,\reg_rr_b1[6] ,\reg_rr_b1[5] ,\reg_rr_b1[4] ,\reg_rr_b1[3] ,\reg_rr_b1[2] ,\reg_rr_b1[1] ,\reg_rr_b1[0] ,\reg_sl_b1[5] ,\reg_sl_b1[4] ,\reg_sl_b1[3] ,\reg_sl_b1[2] ,\reg_sl_b1[1] ,\reg_sl_b1[0] ,\reg_wave_length_b1[1] ,\reg_wave_length_b1[0] ,\reg_frequency_count_b1[11] ,\reg_frequency_count_b1[10] ,\reg_frequency_count_b1[9] ,\reg_frequency_count_b1[8] ,\reg_frequency_count_b1[7] ,\reg_frequency_count_b1[6] ,\reg_frequency_count_b1[5] ,\reg_frequency_count_b1[4] ,\reg_frequency_count_b1[3] ,\reg_frequency_count_b1[2] ,\reg_frequency_count_b1[1] ,\reg_frequency_count_b1[0] ,\reg_noise_sel_b1[1] ,\reg_noise_sel_b1[0] ,\reg_ar_c1[7] ,\reg_ar_c1[6] ,\reg_ar_c1[5] ,\reg_ar_c1[4] ,\reg_ar_c1[3] ,\reg_ar_c1[2] ,\reg_ar_c1[1] ,\reg_ar_c1[0] ,\reg_dr_c1[7] ,\reg_dr_c1[6] ,\reg_dr_c1[5] ,\reg_dr_c1[4] ,\reg_dr_c1[3] ,\reg_dr_c1[2] ,\reg_dr_c1[1] ,\reg_dr_c1[0] ,\reg_sr_c1[7] ,\reg_sr_c1[6] ,\reg_sr_c1[5] ,\reg_sr_c1[4] ,\reg_sr_c1[3] ,\reg_sr_c1[2] ,\reg_sr_c1[1] ,\reg_sr_c1[0] ,\reg_rr_c1[7] ,\reg_rr_c1[6] ,\reg_rr_c1[5] ,\reg_rr_c1[4] ,\reg_rr_c1[3] ,\reg_rr_c1[2] ,\reg_rr_c1[1] ,\reg_rr_c1[0] ,\reg_sl_c1[5] ,\reg_sl_c1[4] ,\reg_sl_c1[3] ,\reg_sl_c1[2] ,\reg_sl_c1[1] ,\reg_sl_c1[0] ,\reg_wave_length_c1[1] ,\reg_wave_length_c1[0] ,\reg_frequency_count_c1[11] ,\reg_frequency_count_c1[10] ,\reg_frequency_count_c1[9] ,\reg_frequency_count_c1[8] ,\reg_frequency_count_c1[7] ,\reg_frequency_count_c1[6] ,\reg_frequency_count_c1[5] ,\reg_frequency_count_c1[4] ,\reg_frequency_count_c1[3] ,\reg_frequency_count_c1[2] ,\reg_frequency_count_c1[1] ,\reg_frequency_count_c1[0] ,\reg_noise_sel_c1[1] ,\reg_noise_sel_c1[0] ,\reg_dr_d1[7] ,\reg_dr_d1[6] ,\reg_dr_d1[5] ,\reg_dr_d1[4] ,\reg_dr_d1[3] ,\reg_dr_d1[2] ,\reg_dr_d1[1] ,\reg_dr_d1[0] ,\reg_sr_d1[7] ,\reg_sr_d1[6] ,\reg_sr_d1[5] ,\reg_sr_d1[4] ,\reg_sr_d1[3] ,\reg_sr_d1[2] ,\reg_sr_d1[1] ,\reg_sr_d1[0] ,\reg_rr_d1[7] ,\reg_rr_d1[6] ,\reg_rr_d1[5] ,\reg_rr_d1[4] ,\reg_rr_d1[3] ,\reg_rr_d1[2] ,\reg_rr_d1[1] ,\reg_rr_d1[0] ,\reg_sl_d1[5] ,\reg_sl_d1[4] ,\reg_sl_d1[3] ,\reg_sl_d1[2] ,\reg_sl_d1[1] ,\reg_sl_d1[0] ,\reg_wave_length_d1[1] ,\reg_wave_length_d1[0] ,\reg_frequency_count_d1[11] ,\reg_frequency_count_d1[10] ,\reg_frequency_count_d1[9] ,\reg_frequency_count_d1[8] ,\reg_frequency_count_d1[7] ,\reg_frequency_count_d1[6] ,\reg_frequency_count_d1[5] ,\reg_frequency_count_d1[4] ,\reg_frequency_count_d1[3] ,\reg_frequency_count_d1[2] ,\reg_frequency_count_d1[1] ,\reg_frequency_count_d1[0] ,\reg_noise_sel_d1[1] ,\reg_noise_sel_d1[0] ,\reg_ar_d1[0] ,\reg_ar_d1[1] ,\reg_ar_d1[2] ,\reg_ar_d1[3] ,\reg_ar_d1[4] ,\reg_ar_d1[5] ,\reg_ar_d1[6] ,\reg_ar_d1[7] ,\ext_memory_address[20] ,\ext_memory_address[19] ,\ext_memory_address[18] ,\ext_memory_address[17] ,\ext_memory_address[16] ,\ext_memory_address[15] ,\ext_memory_address[14] ,\ext_memory_address[13] );
input slot_d_14;
input clk_3;
input n84;
input slot_d_12;
input slot_d_10;
input slot_d_16;
input slot_d_8;
input slot_d_6;
input slot_d_4;
input slot_d_2;
input slot_a_11;
input slot_a_9;
input slot_a_7;
input slot_a_5;
input slot_a_3;
input w_rdreq;
input slot_a_29;
input slot_a_31;
input slot_a_15;
input slot_a_13;
input ff_nint1;
input \ff_timer1_address[1] ;
input \ff_timer1_address[0] ;
input ff_sram_q_en;
input slot_a_23;
input slot_a_21;
input slot_a_25;
input slot_a_17;
input ff_nrd2;
input slot_nsltsl_3;
input ff_nwr1;
input slot_nmerq_3;
input ff_nwr2;
input slot_a_27;
input slot_a_19;
input ram_array_4_DO7_0;
input ram_array_4_DO7;
input \ff_sram_id[3] ;
input ram_array_4_DO5;
input ram_array_4_DO5_0;
input ram_array_4_DO4;
input ram_array_4_DO4_0;
input ram_array_4_DO6;
input ram_array_4_DO6_0;
input ram_array_4_DO3;
input ram_array_4_DO3_0;
input ram_array_4_DO2;
input ram_array_4_DO2_0;
input ram_array_4_DO1;
input ram_array_4_DO1_0;
input ram_array;
input ram_array_5;
input ff_nint2;
output \sram_a[4] ;
output \sram_a[3] ;
output \sram_a[2] ;
output \sram_a[1] ;
output \sram_a[0] ;
output \sram_d[7] ;
output \sram_d[6] ;
output \sram_d[5] ;
output \sram_d[4] ;
output \sram_d[3] ;
output \sram_d[2] ;
output \sram_d[1] ;
output \sram_d[0] ;
output sram_oe;
output \reg_volume_a0[3] ;
output \reg_volume_a0[2] ;
output \reg_volume_a0[1] ;
output \reg_volume_a0[0] ;
output \reg_enable_a0[1] ;
output \reg_enable_a0[0] ;
output reg_noise_enable_a0;
output \reg_noise_sel_a0[1] ;
output \reg_noise_sel_a0[0] ;
output \reg_ar_a0[7] ;
output \reg_ar_a0[6] ;
output \reg_ar_a0[5] ;
output \reg_ar_a0[4] ;
output \reg_ar_a0[3] ;
output \reg_ar_a0[2] ;
output \reg_ar_a0[1] ;
output \reg_ar_a0[0] ;
output \reg_dr_a0[7] ;
output \reg_dr_a0[6] ;
output \reg_dr_a0[5] ;
output \reg_dr_a0[4] ;
output \reg_dr_a0[3] ;
output \reg_dr_a0[2] ;
output \reg_dr_a0[1] ;
output \reg_dr_a0[0] ;
output \reg_sr_a0[7] ;
output \reg_sr_a0[6] ;
output \reg_sr_a0[5] ;
output \reg_sr_a0[4] ;
output \reg_sr_a0[3] ;
output \reg_sr_a0[2] ;
output \reg_sr_a0[1] ;
output \reg_sr_a0[0] ;
output \reg_rr_a0[7] ;
output \reg_rr_a0[6] ;
output \reg_rr_a0[5] ;
output \reg_rr_a0[4] ;
output \reg_rr_a0[3] ;
output \reg_rr_a0[2] ;
output \reg_rr_a0[1] ;
output \reg_rr_a0[0] ;
output \reg_sl_a0[5] ;
output \reg_sl_a0[4] ;
output \reg_sl_a0[3] ;
output \reg_sl_a0[2] ;
output \reg_sl_a0[1] ;
output \reg_sl_a0[0] ;
output \reg_wave_length_a0[1] ;
output \reg_wave_length_a0[0] ;
output \reg_frequency_count_a0[11] ;
output \reg_frequency_count_a0[10] ;
output \reg_frequency_count_a0[9] ;
output \reg_frequency_count_a0[8] ;
output \reg_frequency_count_a0[7] ;
output \reg_frequency_count_a0[6] ;
output \reg_frequency_count_a0[5] ;
output \reg_frequency_count_a0[4] ;
output \reg_frequency_count_a0[3] ;
output \reg_frequency_count_a0[2] ;
output \reg_frequency_count_a0[1] ;
output \reg_frequency_count_a0[0] ;
output \reg_volume_b0[3] ;
output \reg_volume_b0[2] ;
output \reg_volume_b0[1] ;
output \reg_volume_b0[0] ;
output \reg_enable_b0[1] ;
output \reg_enable_b0[0] ;
output reg_noise_enable_b0;
output \reg_noise_sel_b0[1] ;
output \reg_noise_sel_b0[0] ;
output \reg_ar_b0[7] ;
output \reg_ar_b0[6] ;
output \reg_ar_b0[5] ;
output \reg_ar_b0[4] ;
output \reg_ar_b0[3] ;
output \reg_ar_b0[2] ;
output \reg_ar_b0[1] ;
output \reg_ar_b0[0] ;
output \reg_dr_b0[7] ;
output \reg_dr_b0[6] ;
output \reg_dr_b0[5] ;
output \reg_dr_b0[4] ;
output \reg_dr_b0[3] ;
output \reg_dr_b0[2] ;
output \reg_dr_b0[1] ;
output \reg_dr_b0[0] ;
output \reg_sr_b0[7] ;
output \reg_sr_b0[6] ;
output \reg_sr_b0[5] ;
output \reg_sr_b0[4] ;
output \reg_sr_b0[3] ;
output \reg_sr_b0[2] ;
output \reg_sr_b0[1] ;
output \reg_sr_b0[0] ;
output \reg_rr_b0[7] ;
output \reg_rr_b0[6] ;
output \reg_rr_b0[5] ;
output \reg_rr_b0[4] ;
output \reg_rr_b0[3] ;
output \reg_rr_b0[2] ;
output \reg_rr_b0[1] ;
output \reg_rr_b0[0] ;
output \reg_sl_b0[5] ;
output \reg_sl_b0[4] ;
output \reg_sl_b0[3] ;
output \reg_sl_b0[2] ;
output \reg_sl_b0[1] ;
output \reg_sl_b0[0] ;
output \reg_wave_length_b0[1] ;
output \reg_wave_length_b0[0] ;
output \reg_frequency_count_b0[11] ;
output \reg_frequency_count_b0[10] ;
output \reg_frequency_count_b0[9] ;
output \reg_frequency_count_b0[8] ;
output \reg_frequency_count_b0[7] ;
output \reg_frequency_count_b0[6] ;
output \reg_frequency_count_b0[5] ;
output \reg_frequency_count_b0[4] ;
output \reg_frequency_count_b0[3] ;
output \reg_frequency_count_b0[2] ;
output \reg_frequency_count_b0[1] ;
output \reg_frequency_count_b0[0] ;
output \reg_volume_c0[3] ;
output \reg_volume_c0[2] ;
output \reg_volume_c0[1] ;
output \reg_volume_c0[0] ;
output \reg_enable_c0[1] ;
output \reg_enable_c0[0] ;
output reg_noise_enable_c0;
output \reg_noise_sel_c0[1] ;
output \reg_noise_sel_c0[0] ;
output \reg_ar_c0[7] ;
output \reg_ar_c0[6] ;
output \reg_ar_c0[5] ;
output \reg_ar_c0[4] ;
output \reg_ar_c0[3] ;
output \reg_ar_c0[2] ;
output \reg_ar_c0[1] ;
output \reg_ar_c0[0] ;
output \reg_dr_c0[7] ;
output \reg_dr_c0[6] ;
output \reg_dr_c0[5] ;
output \reg_dr_c0[4] ;
output \reg_dr_c0[3] ;
output \reg_dr_c0[2] ;
output \reg_dr_c0[1] ;
output \reg_dr_c0[0] ;
output \reg_sr_c0[7] ;
output \reg_sr_c0[6] ;
output \reg_sr_c0[5] ;
output \reg_sr_c0[4] ;
output \reg_sr_c0[3] ;
output \reg_sr_c0[2] ;
output \reg_sr_c0[1] ;
output \reg_sr_c0[0] ;
output \reg_rr_c0[7] ;
output \reg_rr_c0[6] ;
output \reg_rr_c0[5] ;
output \reg_rr_c0[4] ;
output \reg_rr_c0[3] ;
output \reg_rr_c0[2] ;
output \reg_rr_c0[1] ;
output \reg_rr_c0[0] ;
output \reg_sl_c0[5] ;
output \reg_sl_c0[4] ;
output \reg_sl_c0[3] ;
output \reg_sl_c0[2] ;
output \reg_sl_c0[1] ;
output \reg_sl_c0[0] ;
output \reg_wave_length_c0[1] ;
output \reg_wave_length_c0[0] ;
output \reg_frequency_count_c0[11] ;
output \reg_frequency_count_c0[10] ;
output \reg_frequency_count_c0[9] ;
output \reg_frequency_count_c0[8] ;
output \reg_frequency_count_c0[7] ;
output \reg_frequency_count_c0[6] ;
output \reg_frequency_count_c0[5] ;
output \reg_frequency_count_c0[4] ;
output \reg_frequency_count_c0[3] ;
output \reg_frequency_count_c0[2] ;
output \reg_frequency_count_c0[1] ;
output \reg_frequency_count_c0[0] ;
output \reg_volume_d0[3] ;
output \reg_volume_d0[2] ;
output \reg_volume_d0[1] ;
output \reg_volume_d0[0] ;
output \reg_enable_d0[1] ;
output \reg_enable_d0[0] ;
output reg_noise_enable_d0;
output \reg_noise_sel_d0[1] ;
output \reg_noise_sel_d0[0] ;
output \reg_dr_d0[7] ;
output \reg_dr_d0[6] ;
output \reg_dr_d0[5] ;
output \reg_dr_d0[4] ;
output \reg_dr_d0[3] ;
output \reg_dr_d0[2] ;
output \reg_dr_d0[1] ;
output \reg_dr_d0[0] ;
output \reg_sr_d0[7] ;
output \reg_sr_d0[6] ;
output \reg_sr_d0[5] ;
output \reg_sr_d0[4] ;
output \reg_sr_d0[3] ;
output \reg_sr_d0[2] ;
output \reg_sr_d0[1] ;
output \reg_sr_d0[0] ;
output \reg_rr_d0[7] ;
output \reg_rr_d0[6] ;
output \reg_rr_d0[5] ;
output \reg_rr_d0[4] ;
output \reg_rr_d0[3] ;
output \reg_rr_d0[2] ;
output \reg_rr_d0[1] ;
output \reg_rr_d0[0] ;
output \reg_sl_d0[5] ;
output \reg_sl_d0[4] ;
output \reg_sl_d0[3] ;
output \reg_sl_d0[2] ;
output \reg_sl_d0[1] ;
output \reg_sl_d0[0] ;
output \reg_wave_length_d0[1] ;
output \reg_wave_length_d0[0] ;
output \reg_frequency_count_d0[11] ;
output \reg_frequency_count_d0[10] ;
output \reg_frequency_count_d0[9] ;
output \reg_frequency_count_d0[8] ;
output \reg_frequency_count_d0[7] ;
output \reg_frequency_count_d0[6] ;
output \reg_frequency_count_d0[5] ;
output \reg_frequency_count_d0[4] ;
output \reg_frequency_count_d0[3] ;
output \reg_frequency_count_d0[2] ;
output \reg_frequency_count_d0[1] ;
output \reg_frequency_count_d0[0] ;
output \reg_volume_e0[3] ;
output \reg_volume_e0[2] ;
output \reg_volume_e0[1] ;
output \reg_volume_e0[0] ;
output \reg_enable_e0[1] ;
output \reg_enable_e0[0] ;
output reg_noise_enable_e0;
output \reg_noise_sel_e0[1] ;
output \reg_noise_sel_e0[0] ;
output \reg_ar_e0[7] ;
output \reg_ar_e0[6] ;
output \reg_ar_e0[5] ;
output \reg_ar_e0[4] ;
output \reg_ar_e0[3] ;
output \reg_ar_e0[2] ;
output \reg_ar_e0[1] ;
output \reg_ar_e0[0] ;
output \reg_dr_e0[7] ;
output \reg_dr_e0[6] ;
output \reg_dr_e0[5] ;
output \reg_dr_e0[4] ;
output \reg_dr_e0[3] ;
output \reg_dr_e0[2] ;
output \reg_dr_e0[1] ;
output \reg_dr_e0[0] ;
output \reg_sr_e0[7] ;
output \reg_sr_e0[6] ;
output \reg_sr_e0[5] ;
output \reg_sr_e0[4] ;
output \reg_sr_e0[3] ;
output \reg_sr_e0[2] ;
output \reg_sr_e0[1] ;
output \reg_sr_e0[0] ;
output \reg_rr_e0[7] ;
output \reg_rr_e0[6] ;
output \reg_rr_e0[5] ;
output \reg_rr_e0[4] ;
output \reg_rr_e0[3] ;
output \reg_rr_e0[2] ;
output \reg_rr_e0[1] ;
output \reg_rr_e0[0] ;
output \reg_sl_e0[5] ;
output \reg_sl_e0[4] ;
output \reg_sl_e0[3] ;
output \reg_sl_e0[2] ;
output \reg_sl_e0[1] ;
output \reg_sl_e0[0] ;
output \reg_wave_length_e0[1] ;
output \reg_wave_length_e0[0] ;
output \reg_frequency_count_e0[11] ;
output \reg_frequency_count_e0[10] ;
output \reg_frequency_count_e0[9] ;
output \reg_frequency_count_e0[8] ;
output \reg_frequency_count_e0[7] ;
output \reg_frequency_count_e0[6] ;
output \reg_frequency_count_e0[5] ;
output \reg_frequency_count_e0[4] ;
output \reg_frequency_count_e0[3] ;
output \reg_frequency_count_e0[2] ;
output \reg_frequency_count_e0[1] ;
output \reg_frequency_count_e0[0] ;
output \ff_reg_volume_a1[3] ;
output \ff_reg_volume_a1[2] ;
output \ff_reg_volume_a1[1] ;
output \ff_reg_volume_a1[0] ;
output \ff_reg_enable_a1[1] ;
output \ff_reg_enable_a1[0] ;
output ff_reg_noise_enable_a1;
output ff_reg_clone_key_a1;
output \ff_reg_volume_b1[3] ;
output \ff_reg_volume_b1[2] ;
output \ff_reg_volume_b1[1] ;
output \ff_reg_volume_b1[0] ;
output \ff_reg_enable_b1[1] ;
output \ff_reg_enable_b1[0] ;
output ff_reg_noise_enable_b1;
output ff_reg_clone_key_b1;
output \ff_reg_volume_c1[3] ;
output \ff_reg_volume_c1[2] ;
output \ff_reg_volume_c1[1] ;
output \ff_reg_volume_c1[0] ;
output \ff_reg_enable_c1[1] ;
output \ff_reg_enable_c1[0] ;
output ff_reg_noise_enable_c1;
output ff_reg_clone_key_c1;
output \ff_reg_volume_d1[3] ;
output \ff_reg_volume_d1[2] ;
output \ff_reg_volume_d1[1] ;
output \ff_reg_volume_d1[0] ;
output \ff_reg_enable_d1[1] ;
output \ff_reg_enable_d1[0] ;
output ff_reg_noise_enable_d1;
output ff_reg_clone_key_d1;
output \ff_reg_volume_e1[3] ;
output \ff_reg_volume_e1[2] ;
output \ff_reg_volume_e1[1] ;
output \ff_reg_volume_e1[0] ;
output \ff_reg_enable_e1[1] ;
output \ff_reg_enable_e1[0] ;
output ff_reg_noise_enable_e1;
output \ff_reg_noise_sel_e1[1] ;
output \ff_reg_noise_sel_e1[0] ;
output ff_reg_clone_frequency_e1;
output ff_reg_clone_adsr_e1;
output ff_reg_clone_noise_e1;
output ff_reg_clone_wave_e1;
output ff_reg_clone_key_e1;
output \ff_reg_ar_e1[7] ;
output \ff_reg_ar_e1[6] ;
output \ff_reg_ar_e1[5] ;
output \ff_reg_ar_e1[4] ;
output \ff_reg_ar_e1[3] ;
output \ff_reg_ar_e1[2] ;
output \ff_reg_ar_e1[1] ;
output \ff_reg_ar_e1[0] ;
output \ff_reg_dr_e1[7] ;
output \ff_reg_dr_e1[6] ;
output \ff_reg_dr_e1[5] ;
output \ff_reg_dr_e1[4] ;
output \ff_reg_dr_e1[3] ;
output \ff_reg_dr_e1[2] ;
output \ff_reg_dr_e1[1] ;
output \ff_reg_dr_e1[0] ;
output \ff_reg_sr_e1[7] ;
output \ff_reg_sr_e1[6] ;
output \ff_reg_sr_e1[5] ;
output \ff_reg_sr_e1[4] ;
output \ff_reg_sr_e1[3] ;
output \ff_reg_sr_e1[2] ;
output \ff_reg_sr_e1[1] ;
output \ff_reg_sr_e1[0] ;
output \ff_reg_rr_e1[7] ;
output \ff_reg_rr_e1[6] ;
output \ff_reg_rr_e1[5] ;
output \ff_reg_rr_e1[4] ;
output \ff_reg_rr_e1[3] ;
output \ff_reg_rr_e1[2] ;
output \ff_reg_rr_e1[1] ;
output \ff_reg_rr_e1[0] ;
output \ff_reg_sl_e1[5] ;
output \ff_reg_sl_e1[4] ;
output \ff_reg_sl_e1[3] ;
output \ff_reg_sl_e1[2] ;
output \ff_reg_sl_e1[1] ;
output \ff_reg_sl_e1[0] ;
output \ff_reg_wave_length_e1[1] ;
output \ff_reg_wave_length_e1[0] ;
output \ff_reg_frequency_count_e1[11] ;
output \ff_reg_frequency_count_e1[10] ;
output \ff_reg_frequency_count_e1[9] ;
output \ff_reg_frequency_count_e1[8] ;
output \ff_reg_frequency_count_e1[7] ;
output \ff_reg_frequency_count_e1[6] ;
output \ff_reg_frequency_count_e1[5] ;
output \ff_reg_frequency_count_e1[4] ;
output \ff_reg_frequency_count_e1[3] ;
output \ff_reg_frequency_count_e1[2] ;
output \ff_reg_frequency_count_e1[1] ;
output \ff_reg_frequency_count_e1[0] ;
output \reg_noise_frequency0[4] ;
output \reg_noise_frequency0[3] ;
output \reg_noise_frequency0[2] ;
output \reg_noise_frequency0[1] ;
output \reg_noise_frequency0[0] ;
output \reg_noise_frequency1[4] ;
output \reg_noise_frequency1[3] ;
output \reg_noise_frequency1[2] ;
output \reg_noise_frequency1[1] ;
output \reg_noise_frequency1[0] ;
output \reg_noise_frequency2[4] ;
output \reg_noise_frequency2[3] ;
output \reg_noise_frequency2[2] ;
output \reg_noise_frequency2[1] ;
output \reg_noise_frequency2[0] ;
output \reg_noise_frequency3[4] ;
output \reg_noise_frequency3[3] ;
output \reg_noise_frequency3[2] ;
output \reg_noise_frequency3[1] ;
output \reg_noise_frequency3[0] ;
output \reg_timer1_channel[3] ;
output \reg_timer1_channel[2] ;
output \reg_timer1_channel[1] ;
output \reg_timer1_channel[0] ;
output reg_timer1_clear;
output \reg_timer2_channel[3] ;
output \reg_timer2_channel[2] ;
output \reg_timer2_channel[1] ;
output \reg_timer2_channel[0] ;
output reg_timer2_clear;
output \ff_rddata[6] ;
output \ff_rddata[3] ;
output \ff_rddata[2] ;
output \ff_rddata[1] ;
output \ff_rddata[0] ;
output \sram_id[3] ;
output \sram_id[2] ;
output \sram_id[1] ;
output \sram_id[0] ;
output \sram_a[6] ;
output \sram_a[5] ;
output sram_we;
output ch_a0_key_on;
output ch_a0_key_release;
output ch_a0_key_off;
output ch_b0_key_on;
output ch_b0_key_release;
output ch_b0_key_off;
output ch_c0_key_on;
output ch_c0_key_release;
output ch_c0_key_off;
output ch_d0_key_on;
output ch_d0_key_release;
output ch_d0_key_off;
output ch_e0_key_on;
output ch_e0_key_release;
output ch_e0_key_off;
output ff_ch_a1_key_on;
output ff_ch_b1_key_on;
output ff_ch_c1_key_on;
output ff_ch_d1_key_on;
output ff_ch_e1_key_on;
output ff_ch_e1_key_release;
output ff_ch_e1_key_off;
output reg_timer1_enable;
output reg_timer2_enable;
output \ff_rddata[7] ;
output \ff_rddata[5] ;
output \ff_rddata[4] ;
output ext_memory_nactive;
output ch_a1_key_release;
output ch_a1_key_off;
output ch_b1_key_release;
output ch_b1_key_off;
output ch_c1_key_release;
output ch_c1_key_off;
output ch_d1_key_release;
output ch_d1_key_off;
output \reg_ar_a1[7] ;
output \reg_ar_a1[6] ;
output \reg_ar_a1[5] ;
output \reg_ar_a1[4] ;
output \reg_ar_a1[3] ;
output \reg_ar_a1[2] ;
output \reg_ar_a1[1] ;
output \reg_ar_a1[0] ;
output \reg_dr_a1[7] ;
output \reg_dr_a1[6] ;
output \reg_dr_a1[5] ;
output \reg_dr_a1[4] ;
output \reg_dr_a1[3] ;
output \reg_dr_a1[2] ;
output \reg_dr_a1[1] ;
output \reg_dr_a1[0] ;
output \reg_sr_a1[7] ;
output \reg_sr_a1[6] ;
output \reg_sr_a1[5] ;
output \reg_sr_a1[4] ;
output \reg_sr_a1[3] ;
output \reg_sr_a1[2] ;
output \reg_sr_a1[1] ;
output \reg_sr_a1[0] ;
output \reg_rr_a1[7] ;
output \reg_rr_a1[6] ;
output \reg_rr_a1[5] ;
output \reg_rr_a1[4] ;
output \reg_rr_a1[3] ;
output \reg_rr_a1[2] ;
output \reg_rr_a1[1] ;
output \reg_rr_a1[0] ;
output \reg_sl_a1[5] ;
output \reg_sl_a1[4] ;
output \reg_sl_a1[3] ;
output \reg_sl_a1[2] ;
output \reg_sl_a1[1] ;
output \reg_sl_a1[0] ;
output \reg_wave_length_a1[1] ;
output \reg_wave_length_a1[0] ;
output \reg_frequency_count_a1[11] ;
output \reg_frequency_count_a1[10] ;
output \reg_frequency_count_a1[9] ;
output \reg_frequency_count_a1[8] ;
output \reg_frequency_count_a1[7] ;
output \reg_frequency_count_a1[6] ;
output \reg_frequency_count_a1[5] ;
output \reg_frequency_count_a1[4] ;
output \reg_frequency_count_a1[3] ;
output \reg_frequency_count_a1[2] ;
output \reg_frequency_count_a1[1] ;
output \reg_frequency_count_a1[0] ;
output \reg_noise_sel_a1[1] ;
output \reg_noise_sel_a1[0] ;
output \reg_ar_b1[7] ;
output \reg_ar_b1[6] ;
output \reg_ar_b1[5] ;
output \reg_ar_b1[4] ;
output \reg_ar_b1[3] ;
output \reg_ar_b1[2] ;
output \reg_ar_b1[1] ;
output \reg_ar_b1[0] ;
output \reg_dr_b1[7] ;
output \reg_dr_b1[6] ;
output \reg_dr_b1[5] ;
output \reg_dr_b1[4] ;
output \reg_dr_b1[3] ;
output \reg_dr_b1[2] ;
output \reg_dr_b1[1] ;
output \reg_dr_b1[0] ;
output \reg_sr_b1[7] ;
output \reg_sr_b1[6] ;
output \reg_sr_b1[5] ;
output \reg_sr_b1[4] ;
output \reg_sr_b1[3] ;
output \reg_sr_b1[2] ;
output \reg_sr_b1[1] ;
output \reg_sr_b1[0] ;
output \reg_rr_b1[7] ;
output \reg_rr_b1[6] ;
output \reg_rr_b1[5] ;
output \reg_rr_b1[4] ;
output \reg_rr_b1[3] ;
output \reg_rr_b1[2] ;
output \reg_rr_b1[1] ;
output \reg_rr_b1[0] ;
output \reg_sl_b1[5] ;
output \reg_sl_b1[4] ;
output \reg_sl_b1[3] ;
output \reg_sl_b1[2] ;
output \reg_sl_b1[1] ;
output \reg_sl_b1[0] ;
output \reg_wave_length_b1[1] ;
output \reg_wave_length_b1[0] ;
output \reg_frequency_count_b1[11] ;
output \reg_frequency_count_b1[10] ;
output \reg_frequency_count_b1[9] ;
output \reg_frequency_count_b1[8] ;
output \reg_frequency_count_b1[7] ;
output \reg_frequency_count_b1[6] ;
output \reg_frequency_count_b1[5] ;
output \reg_frequency_count_b1[4] ;
output \reg_frequency_count_b1[3] ;
output \reg_frequency_count_b1[2] ;
output \reg_frequency_count_b1[1] ;
output \reg_frequency_count_b1[0] ;
output \reg_noise_sel_b1[1] ;
output \reg_noise_sel_b1[0] ;
output \reg_ar_c1[7] ;
output \reg_ar_c1[6] ;
output \reg_ar_c1[5] ;
output \reg_ar_c1[4] ;
output \reg_ar_c1[3] ;
output \reg_ar_c1[2] ;
output \reg_ar_c1[1] ;
output \reg_ar_c1[0] ;
output \reg_dr_c1[7] ;
output \reg_dr_c1[6] ;
output \reg_dr_c1[5] ;
output \reg_dr_c1[4] ;
output \reg_dr_c1[3] ;
output \reg_dr_c1[2] ;
output \reg_dr_c1[1] ;
output \reg_dr_c1[0] ;
output \reg_sr_c1[7] ;
output \reg_sr_c1[6] ;
output \reg_sr_c1[5] ;
output \reg_sr_c1[4] ;
output \reg_sr_c1[3] ;
output \reg_sr_c1[2] ;
output \reg_sr_c1[1] ;
output \reg_sr_c1[0] ;
output \reg_rr_c1[7] ;
output \reg_rr_c1[6] ;
output \reg_rr_c1[5] ;
output \reg_rr_c1[4] ;
output \reg_rr_c1[3] ;
output \reg_rr_c1[2] ;
output \reg_rr_c1[1] ;
output \reg_rr_c1[0] ;
output \reg_sl_c1[5] ;
output \reg_sl_c1[4] ;
output \reg_sl_c1[3] ;
output \reg_sl_c1[2] ;
output \reg_sl_c1[1] ;
output \reg_sl_c1[0] ;
output \reg_wave_length_c1[1] ;
output \reg_wave_length_c1[0] ;
output \reg_frequency_count_c1[11] ;
output \reg_frequency_count_c1[10] ;
output \reg_frequency_count_c1[9] ;
output \reg_frequency_count_c1[8] ;
output \reg_frequency_count_c1[7] ;
output \reg_frequency_count_c1[6] ;
output \reg_frequency_count_c1[5] ;
output \reg_frequency_count_c1[4] ;
output \reg_frequency_count_c1[3] ;
output \reg_frequency_count_c1[2] ;
output \reg_frequency_count_c1[1] ;
output \reg_frequency_count_c1[0] ;
output \reg_noise_sel_c1[1] ;
output \reg_noise_sel_c1[0] ;
output \reg_dr_d1[7] ;
output \reg_dr_d1[6] ;
output \reg_dr_d1[5] ;
output \reg_dr_d1[4] ;
output \reg_dr_d1[3] ;
output \reg_dr_d1[2] ;
output \reg_dr_d1[1] ;
output \reg_dr_d1[0] ;
output \reg_sr_d1[7] ;
output \reg_sr_d1[6] ;
output \reg_sr_d1[5] ;
output \reg_sr_d1[4] ;
output \reg_sr_d1[3] ;
output \reg_sr_d1[2] ;
output \reg_sr_d1[1] ;
output \reg_sr_d1[0] ;
output \reg_rr_d1[7] ;
output \reg_rr_d1[6] ;
output \reg_rr_d1[5] ;
output \reg_rr_d1[4] ;
output \reg_rr_d1[3] ;
output \reg_rr_d1[2] ;
output \reg_rr_d1[1] ;
output \reg_rr_d1[0] ;
output \reg_sl_d1[5] ;
output \reg_sl_d1[4] ;
output \reg_sl_d1[3] ;
output \reg_sl_d1[2] ;
output \reg_sl_d1[1] ;
output \reg_sl_d1[0] ;
output \reg_wave_length_d1[1] ;
output \reg_wave_length_d1[0] ;
output \reg_frequency_count_d1[11] ;
output \reg_frequency_count_d1[10] ;
output \reg_frequency_count_d1[9] ;
output \reg_frequency_count_d1[8] ;
output \reg_frequency_count_d1[7] ;
output \reg_frequency_count_d1[6] ;
output \reg_frequency_count_d1[5] ;
output \reg_frequency_count_d1[4] ;
output \reg_frequency_count_d1[3] ;
output \reg_frequency_count_d1[2] ;
output \reg_frequency_count_d1[1] ;
output \reg_frequency_count_d1[0] ;
output \reg_noise_sel_d1[1] ;
output \reg_noise_sel_d1[0] ;
output \reg_ar_d1[0] ;
output \reg_ar_d1[1] ;
output \reg_ar_d1[2] ;
output \reg_ar_d1[3] ;
output \reg_ar_d1[4] ;
output \reg_ar_d1[5] ;
output \reg_ar_d1[6] ;
output \reg_ar_d1[7] ;
output \ext_memory_address[20] ;
output \ext_memory_address[19] ;
output \ext_memory_address[18] ;
output \ext_memory_address[17] ;
output \ext_memory_address[16] ;
output \ext_memory_address[15] ;
output \ext_memory_address[14] ;
output \ext_memory_address[13] ;
wire reg_wts_enable;
wire reg_scci_enable;
wire reg_ram_mode0;
wire reg_ram_mode1;
wire reg_ram_mode2;
wire reg_ram_mode3;
wire \reg_bank0[7] ;
wire \reg_bank0[6] ;
wire \reg_bank0[5] ;
wire \reg_bank0[4] ;
wire \reg_bank0[3] ;
wire \reg_bank0[2] ;
wire \reg_bank0[1] ;
wire \reg_bank0[0] ;
wire \reg_bank1[7] ;
wire \reg_bank1[6] ;
wire \reg_bank1[5] ;
wire \reg_bank1[4] ;
wire \reg_bank1[3] ;
wire \reg_bank1[2] ;
wire \reg_bank1[1] ;
wire \reg_bank1[0] ;
wire \reg_bank2[7] ;
wire \reg_bank2[6] ;
wire \reg_bank2[5] ;
wire \reg_bank2[4] ;
wire \reg_bank2[3] ;
wire \reg_bank2[2] ;
wire \reg_bank2[1] ;
wire \reg_bank2[0] ;
wire \reg_bank3[7] ;
wire \reg_bank3[6] ;
wire \reg_bank3[5] ;
wire \reg_bank3[4] ;
wire \reg_bank3[3] ;
wire \reg_bank3[2] ;
wire \reg_bank3[1] ;
wire \reg_bank3[0] ;
wire \sram_a[4] ;
wire \sram_a[3] ;
wire \sram_a[2] ;
wire \sram_a[1] ;
wire \sram_a[0] ;
wire \sram_d[7] ;
wire \sram_d[6] ;
wire \sram_d[5] ;
wire \sram_d[4] ;
wire \sram_d[3] ;
wire \sram_d[2] ;
wire \sram_d[1] ;
wire \sram_d[0] ;
wire sram_oe;
wire \reg_volume_a0[3] ;
wire \reg_volume_a0[2] ;
wire \reg_volume_a0[1] ;
wire \reg_volume_a0[0] ;
wire \reg_enable_a0[1] ;
wire \reg_enable_a0[0] ;
wire reg_noise_enable_a0;
wire \reg_noise_sel_a0[1] ;
wire \reg_noise_sel_a0[0] ;
wire \reg_ar_a0[7] ;
wire \reg_ar_a0[6] ;
wire \reg_ar_a0[5] ;
wire \reg_ar_a0[4] ;
wire \reg_ar_a0[3] ;
wire \reg_ar_a0[2] ;
wire \reg_ar_a0[1] ;
wire \reg_ar_a0[0] ;
wire \reg_dr_a0[7] ;
wire \reg_dr_a0[6] ;
wire \reg_dr_a0[5] ;
wire \reg_dr_a0[4] ;
wire \reg_dr_a0[3] ;
wire \reg_dr_a0[2] ;
wire \reg_dr_a0[1] ;
wire \reg_dr_a0[0] ;
wire \reg_sr_a0[7] ;
wire \reg_sr_a0[6] ;
wire \reg_sr_a0[5] ;
wire \reg_sr_a0[4] ;
wire \reg_sr_a0[3] ;
wire \reg_sr_a0[2] ;
wire \reg_sr_a0[1] ;
wire \reg_sr_a0[0] ;
wire \reg_rr_a0[7] ;
wire \reg_rr_a0[6] ;
wire \reg_rr_a0[5] ;
wire \reg_rr_a0[4] ;
wire \reg_rr_a0[3] ;
wire \reg_rr_a0[2] ;
wire \reg_rr_a0[1] ;
wire \reg_rr_a0[0] ;
wire \reg_sl_a0[5] ;
wire \reg_sl_a0[4] ;
wire \reg_sl_a0[3] ;
wire \reg_sl_a0[2] ;
wire \reg_sl_a0[1] ;
wire \reg_sl_a0[0] ;
wire \reg_wave_length_a0[1] ;
wire \reg_wave_length_a0[0] ;
wire \reg_frequency_count_a0[11] ;
wire \reg_frequency_count_a0[10] ;
wire \reg_frequency_count_a0[9] ;
wire \reg_frequency_count_a0[8] ;
wire \reg_frequency_count_a0[7] ;
wire \reg_frequency_count_a0[6] ;
wire \reg_frequency_count_a0[5] ;
wire \reg_frequency_count_a0[4] ;
wire \reg_frequency_count_a0[3] ;
wire \reg_frequency_count_a0[2] ;
wire \reg_frequency_count_a0[1] ;
wire \reg_frequency_count_a0[0] ;
wire \reg_volume_b0[3] ;
wire \reg_volume_b0[2] ;
wire \reg_volume_b0[1] ;
wire \reg_volume_b0[0] ;
wire \reg_enable_b0[1] ;
wire \reg_enable_b0[0] ;
wire reg_noise_enable_b0;
wire \reg_noise_sel_b0[1] ;
wire \reg_noise_sel_b0[0] ;
wire \reg_ar_b0[7] ;
wire \reg_ar_b0[6] ;
wire \reg_ar_b0[5] ;
wire \reg_ar_b0[4] ;
wire \reg_ar_b0[3] ;
wire \reg_ar_b0[2] ;
wire \reg_ar_b0[1] ;
wire \reg_ar_b0[0] ;
wire \reg_dr_b0[7] ;
wire \reg_dr_b0[6] ;
wire \reg_dr_b0[5] ;
wire \reg_dr_b0[4] ;
wire \reg_dr_b0[3] ;
wire \reg_dr_b0[2] ;
wire \reg_dr_b0[1] ;
wire \reg_dr_b0[0] ;
wire \reg_sr_b0[7] ;
wire \reg_sr_b0[6] ;
wire \reg_sr_b0[5] ;
wire \reg_sr_b0[4] ;
wire \reg_sr_b0[3] ;
wire \reg_sr_b0[2] ;
wire \reg_sr_b0[1] ;
wire \reg_sr_b0[0] ;
wire \reg_rr_b0[7] ;
wire \reg_rr_b0[6] ;
wire \reg_rr_b0[5] ;
wire \reg_rr_b0[4] ;
wire \reg_rr_b0[3] ;
wire \reg_rr_b0[2] ;
wire \reg_rr_b0[1] ;
wire \reg_rr_b0[0] ;
wire \reg_sl_b0[5] ;
wire \reg_sl_b0[4] ;
wire \reg_sl_b0[3] ;
wire \reg_sl_b0[2] ;
wire \reg_sl_b0[1] ;
wire \reg_sl_b0[0] ;
wire \reg_wave_length_b0[1] ;
wire \reg_wave_length_b0[0] ;
wire \reg_frequency_count_b0[11] ;
wire \reg_frequency_count_b0[10] ;
wire \reg_frequency_count_b0[9] ;
wire \reg_frequency_count_b0[8] ;
wire \reg_frequency_count_b0[7] ;
wire \reg_frequency_count_b0[6] ;
wire \reg_frequency_count_b0[5] ;
wire \reg_frequency_count_b0[4] ;
wire \reg_frequency_count_b0[3] ;
wire \reg_frequency_count_b0[2] ;
wire \reg_frequency_count_b0[1] ;
wire \reg_frequency_count_b0[0] ;
wire \reg_volume_c0[3] ;
wire \reg_volume_c0[2] ;
wire \reg_volume_c0[1] ;
wire \reg_volume_c0[0] ;
wire \reg_enable_c0[1] ;
wire \reg_enable_c0[0] ;
wire reg_noise_enable_c0;
wire \reg_noise_sel_c0[1] ;
wire \reg_noise_sel_c0[0] ;
wire \reg_ar_c0[7] ;
wire \reg_ar_c0[6] ;
wire \reg_ar_c0[5] ;
wire \reg_ar_c0[4] ;
wire \reg_ar_c0[3] ;
wire \reg_ar_c0[2] ;
wire \reg_ar_c0[1] ;
wire \reg_ar_c0[0] ;
wire \reg_dr_c0[7] ;
wire \reg_dr_c0[6] ;
wire \reg_dr_c0[5] ;
wire \reg_dr_c0[4] ;
wire \reg_dr_c0[3] ;
wire \reg_dr_c0[2] ;
wire \reg_dr_c0[1] ;
wire \reg_dr_c0[0] ;
wire \reg_sr_c0[7] ;
wire \reg_sr_c0[6] ;
wire \reg_sr_c0[5] ;
wire \reg_sr_c0[4] ;
wire \reg_sr_c0[3] ;
wire \reg_sr_c0[2] ;
wire \reg_sr_c0[1] ;
wire \reg_sr_c0[0] ;
wire \reg_rr_c0[7] ;
wire \reg_rr_c0[6] ;
wire \reg_rr_c0[5] ;
wire \reg_rr_c0[4] ;
wire \reg_rr_c0[3] ;
wire \reg_rr_c0[2] ;
wire \reg_rr_c0[1] ;
wire \reg_rr_c0[0] ;
wire \reg_sl_c0[5] ;
wire \reg_sl_c0[4] ;
wire \reg_sl_c0[3] ;
wire \reg_sl_c0[2] ;
wire \reg_sl_c0[1] ;
wire \reg_sl_c0[0] ;
wire \reg_wave_length_c0[1] ;
wire \reg_wave_length_c0[0] ;
wire \reg_frequency_count_c0[11] ;
wire \reg_frequency_count_c0[10] ;
wire \reg_frequency_count_c0[9] ;
wire \reg_frequency_count_c0[8] ;
wire \reg_frequency_count_c0[7] ;
wire \reg_frequency_count_c0[6] ;
wire \reg_frequency_count_c0[5] ;
wire \reg_frequency_count_c0[4] ;
wire \reg_frequency_count_c0[3] ;
wire \reg_frequency_count_c0[2] ;
wire \reg_frequency_count_c0[1] ;
wire \reg_frequency_count_c0[0] ;
wire \reg_volume_d0[3] ;
wire \reg_volume_d0[2] ;
wire \reg_volume_d0[1] ;
wire \reg_volume_d0[0] ;
wire \reg_enable_d0[1] ;
wire \reg_enable_d0[0] ;
wire reg_noise_enable_d0;
wire \reg_noise_sel_d0[1] ;
wire \reg_noise_sel_d0[0] ;
wire \reg_dr_d0[7] ;
wire \reg_dr_d0[6] ;
wire \reg_dr_d0[5] ;
wire \reg_dr_d0[4] ;
wire \reg_dr_d0[3] ;
wire \reg_dr_d0[2] ;
wire \reg_dr_d0[1] ;
wire \reg_dr_d0[0] ;
wire \reg_sr_d0[7] ;
wire \reg_sr_d0[6] ;
wire \reg_sr_d0[5] ;
wire \reg_sr_d0[4] ;
wire \reg_sr_d0[3] ;
wire \reg_sr_d0[2] ;
wire \reg_sr_d0[1] ;
wire \reg_sr_d0[0] ;
wire \reg_rr_d0[7] ;
wire \reg_rr_d0[6] ;
wire \reg_rr_d0[5] ;
wire \reg_rr_d0[4] ;
wire \reg_rr_d0[3] ;
wire \reg_rr_d0[2] ;
wire \reg_rr_d0[1] ;
wire \reg_rr_d0[0] ;
wire \reg_sl_d0[5] ;
wire \reg_sl_d0[4] ;
wire \reg_sl_d0[3] ;
wire \reg_sl_d0[2] ;
wire \reg_sl_d0[1] ;
wire \reg_sl_d0[0] ;
wire \reg_wave_length_d0[1] ;
wire \reg_wave_length_d0[0] ;
wire \reg_frequency_count_d0[11] ;
wire \reg_frequency_count_d0[10] ;
wire \reg_frequency_count_d0[9] ;
wire \reg_frequency_count_d0[8] ;
wire \reg_frequency_count_d0[7] ;
wire \reg_frequency_count_d0[6] ;
wire \reg_frequency_count_d0[5] ;
wire \reg_frequency_count_d0[4] ;
wire \reg_frequency_count_d0[3] ;
wire \reg_frequency_count_d0[2] ;
wire \reg_frequency_count_d0[1] ;
wire \reg_frequency_count_d0[0] ;
wire \reg_volume_e0[3] ;
wire \reg_volume_e0[2] ;
wire \reg_volume_e0[1] ;
wire \reg_volume_e0[0] ;
wire \reg_enable_e0[1] ;
wire \reg_enable_e0[0] ;
wire reg_noise_enable_e0;
wire \reg_noise_sel_e0[1] ;
wire \reg_noise_sel_e0[0] ;
wire \reg_ar_e0[7] ;
wire \reg_ar_e0[6] ;
wire \reg_ar_e0[5] ;
wire \reg_ar_e0[4] ;
wire \reg_ar_e0[3] ;
wire \reg_ar_e0[2] ;
wire \reg_ar_e0[1] ;
wire \reg_ar_e0[0] ;
wire \reg_dr_e0[7] ;
wire \reg_dr_e0[6] ;
wire \reg_dr_e0[5] ;
wire \reg_dr_e0[4] ;
wire \reg_dr_e0[3] ;
wire \reg_dr_e0[2] ;
wire \reg_dr_e0[1] ;
wire \reg_dr_e0[0] ;
wire \reg_sr_e0[7] ;
wire \reg_sr_e0[6] ;
wire \reg_sr_e0[5] ;
wire \reg_sr_e0[4] ;
wire \reg_sr_e0[3] ;
wire \reg_sr_e0[2] ;
wire \reg_sr_e0[1] ;
wire \reg_sr_e0[0] ;
wire \reg_rr_e0[7] ;
wire \reg_rr_e0[6] ;
wire \reg_rr_e0[5] ;
wire \reg_rr_e0[4] ;
wire \reg_rr_e0[3] ;
wire \reg_rr_e0[2] ;
wire \reg_rr_e0[1] ;
wire \reg_rr_e0[0] ;
wire \reg_sl_e0[5] ;
wire \reg_sl_e0[4] ;
wire \reg_sl_e0[3] ;
wire \reg_sl_e0[2] ;
wire \reg_sl_e0[1] ;
wire \reg_sl_e0[0] ;
wire \reg_wave_length_e0[1] ;
wire \reg_wave_length_e0[0] ;
wire \reg_frequency_count_e0[11] ;
wire \reg_frequency_count_e0[10] ;
wire \reg_frequency_count_e0[9] ;
wire \reg_frequency_count_e0[8] ;
wire \reg_frequency_count_e0[7] ;
wire \reg_frequency_count_e0[6] ;
wire \reg_frequency_count_e0[5] ;
wire \reg_frequency_count_e0[4] ;
wire \reg_frequency_count_e0[3] ;
wire \reg_frequency_count_e0[2] ;
wire \reg_frequency_count_e0[1] ;
wire \reg_frequency_count_e0[0] ;
wire \ff_reg_volume_a1[3] ;
wire \ff_reg_volume_a1[2] ;
wire \ff_reg_volume_a1[1] ;
wire \ff_reg_volume_a1[0] ;
wire \ff_reg_enable_a1[1] ;
wire \ff_reg_enable_a1[0] ;
wire ff_reg_noise_enable_a1;
wire \ff_reg_noise_sel_a1[1] ;
wire \ff_reg_noise_sel_a1[0] ;
wire ff_reg_clone_frequency_a1;
wire ff_reg_clone_adsr_a1;
wire ff_reg_clone_noise_a1;
wire ff_reg_clone_wave_a1;
wire ff_reg_clone_key_a1;
wire \ff_reg_ar_a1[7] ;
wire \ff_reg_ar_a1[6] ;
wire \ff_reg_ar_a1[5] ;
wire \ff_reg_ar_a1[4] ;
wire \ff_reg_ar_a1[3] ;
wire \ff_reg_ar_a1[2] ;
wire \ff_reg_ar_a1[1] ;
wire \ff_reg_ar_a1[0] ;
wire \ff_reg_dr_a1[7] ;
wire \ff_reg_dr_a1[6] ;
wire \ff_reg_dr_a1[5] ;
wire \ff_reg_dr_a1[4] ;
wire \ff_reg_dr_a1[3] ;
wire \ff_reg_dr_a1[2] ;
wire \ff_reg_dr_a1[1] ;
wire \ff_reg_dr_a1[0] ;
wire \ff_reg_sr_a1[7] ;
wire \ff_reg_sr_a1[6] ;
wire \ff_reg_sr_a1[5] ;
wire \ff_reg_sr_a1[4] ;
wire \ff_reg_sr_a1[3] ;
wire \ff_reg_sr_a1[2] ;
wire \ff_reg_sr_a1[1] ;
wire \ff_reg_sr_a1[0] ;
wire \ff_reg_rr_a1[7] ;
wire \ff_reg_rr_a1[6] ;
wire \ff_reg_rr_a1[5] ;
wire \ff_reg_rr_a1[4] ;
wire \ff_reg_rr_a1[3] ;
wire \ff_reg_rr_a1[2] ;
wire \ff_reg_rr_a1[1] ;
wire \ff_reg_rr_a1[0] ;
wire \ff_reg_sl_a1[5] ;
wire \ff_reg_sl_a1[4] ;
wire \ff_reg_sl_a1[3] ;
wire \ff_reg_sl_a1[2] ;
wire \ff_reg_sl_a1[1] ;
wire \ff_reg_sl_a1[0] ;
wire \ff_reg_wave_length_a1[1] ;
wire \ff_reg_wave_length_a1[0] ;
wire \ff_reg_frequency_count_a1[11] ;
wire \ff_reg_frequency_count_a1[10] ;
wire \ff_reg_frequency_count_a1[9] ;
wire \ff_reg_frequency_count_a1[8] ;
wire \ff_reg_frequency_count_a1[7] ;
wire \ff_reg_frequency_count_a1[6] ;
wire \ff_reg_frequency_count_a1[5] ;
wire \ff_reg_frequency_count_a1[4] ;
wire \ff_reg_frequency_count_a1[3] ;
wire \ff_reg_frequency_count_a1[2] ;
wire \ff_reg_frequency_count_a1[1] ;
wire \ff_reg_frequency_count_a1[0] ;
wire \ff_reg_volume_b1[3] ;
wire \ff_reg_volume_b1[2] ;
wire \ff_reg_volume_b1[1] ;
wire \ff_reg_volume_b1[0] ;
wire \ff_reg_enable_b1[1] ;
wire \ff_reg_enable_b1[0] ;
wire ff_reg_noise_enable_b1;
wire \ff_reg_noise_sel_b1[1] ;
wire \ff_reg_noise_sel_b1[0] ;
wire ff_reg_clone_frequency_b1;
wire ff_reg_clone_adsr_b1;
wire ff_reg_clone_noise_b1;
wire ff_reg_clone_wave_b1;
wire ff_reg_clone_key_b1;
wire \ff_reg_ar_b1[7] ;
wire \ff_reg_ar_b1[6] ;
wire \ff_reg_ar_b1[5] ;
wire \ff_reg_ar_b1[4] ;
wire \ff_reg_ar_b1[3] ;
wire \ff_reg_ar_b1[2] ;
wire \ff_reg_ar_b1[1] ;
wire \ff_reg_ar_b1[0] ;
wire \ff_reg_dr_b1[7] ;
wire \ff_reg_dr_b1[6] ;
wire \ff_reg_dr_b1[5] ;
wire \ff_reg_dr_b1[4] ;
wire \ff_reg_dr_b1[3] ;
wire \ff_reg_dr_b1[2] ;
wire \ff_reg_dr_b1[1] ;
wire \ff_reg_dr_b1[0] ;
wire \ff_reg_sr_b1[7] ;
wire \ff_reg_sr_b1[6] ;
wire \ff_reg_sr_b1[5] ;
wire \ff_reg_sr_b1[4] ;
wire \ff_reg_sr_b1[3] ;
wire \ff_reg_sr_b1[2] ;
wire \ff_reg_sr_b1[1] ;
wire \ff_reg_sr_b1[0] ;
wire \ff_reg_rr_b1[7] ;
wire \ff_reg_rr_b1[6] ;
wire \ff_reg_rr_b1[5] ;
wire \ff_reg_rr_b1[4] ;
wire \ff_reg_rr_b1[3] ;
wire \ff_reg_rr_b1[2] ;
wire \ff_reg_rr_b1[1] ;
wire \ff_reg_rr_b1[0] ;
wire \ff_reg_sl_b1[5] ;
wire \ff_reg_sl_b1[4] ;
wire \ff_reg_sl_b1[3] ;
wire \ff_reg_sl_b1[2] ;
wire \ff_reg_sl_b1[1] ;
wire \ff_reg_sl_b1[0] ;
wire \ff_reg_wave_length_b1[1] ;
wire \ff_reg_wave_length_b1[0] ;
wire \ff_reg_frequency_count_b1[11] ;
wire \ff_reg_frequency_count_b1[10] ;
wire \ff_reg_frequency_count_b1[9] ;
wire \ff_reg_frequency_count_b1[8] ;
wire \ff_reg_frequency_count_b1[7] ;
wire \ff_reg_frequency_count_b1[6] ;
wire \ff_reg_frequency_count_b1[5] ;
wire \ff_reg_frequency_count_b1[4] ;
wire \ff_reg_frequency_count_b1[3] ;
wire \ff_reg_frequency_count_b1[2] ;
wire \ff_reg_frequency_count_b1[1] ;
wire \ff_reg_frequency_count_b1[0] ;
wire \ff_reg_volume_c1[3] ;
wire \ff_reg_volume_c1[2] ;
wire \ff_reg_volume_c1[1] ;
wire \ff_reg_volume_c1[0] ;
wire \ff_reg_enable_c1[1] ;
wire \ff_reg_enable_c1[0] ;
wire ff_reg_noise_enable_c1;
wire \ff_reg_noise_sel_c1[1] ;
wire \ff_reg_noise_sel_c1[0] ;
wire ff_reg_clone_frequency_c1;
wire ff_reg_clone_adsr_c1;
wire ff_reg_clone_noise_c1;
wire ff_reg_clone_wave_c1;
wire ff_reg_clone_key_c1;
wire \ff_reg_ar_c1[7] ;
wire \ff_reg_ar_c1[6] ;
wire \ff_reg_ar_c1[5] ;
wire \ff_reg_ar_c1[4] ;
wire \ff_reg_ar_c1[3] ;
wire \ff_reg_ar_c1[2] ;
wire \ff_reg_ar_c1[1] ;
wire \ff_reg_ar_c1[0] ;
wire \ff_reg_dr_c1[7] ;
wire \ff_reg_dr_c1[6] ;
wire \ff_reg_dr_c1[5] ;
wire \ff_reg_dr_c1[4] ;
wire \ff_reg_dr_c1[3] ;
wire \ff_reg_dr_c1[2] ;
wire \ff_reg_dr_c1[1] ;
wire \ff_reg_dr_c1[0] ;
wire \ff_reg_sr_c1[7] ;
wire \ff_reg_sr_c1[6] ;
wire \ff_reg_sr_c1[5] ;
wire \ff_reg_sr_c1[4] ;
wire \ff_reg_sr_c1[3] ;
wire \ff_reg_sr_c1[2] ;
wire \ff_reg_sr_c1[1] ;
wire \ff_reg_sr_c1[0] ;
wire \ff_reg_rr_c1[7] ;
wire \ff_reg_rr_c1[6] ;
wire \ff_reg_rr_c1[5] ;
wire \ff_reg_rr_c1[4] ;
wire \ff_reg_rr_c1[3] ;
wire \ff_reg_rr_c1[2] ;
wire \ff_reg_rr_c1[1] ;
wire \ff_reg_rr_c1[0] ;
wire \ff_reg_sl_c1[5] ;
wire \ff_reg_sl_c1[4] ;
wire \ff_reg_sl_c1[3] ;
wire \ff_reg_sl_c1[2] ;
wire \ff_reg_sl_c1[1] ;
wire \ff_reg_sl_c1[0] ;
wire \ff_reg_wave_length_c1[1] ;
wire \ff_reg_wave_length_c1[0] ;
wire \ff_reg_frequency_count_c1[11] ;
wire \ff_reg_frequency_count_c1[10] ;
wire \ff_reg_frequency_count_c1[9] ;
wire \ff_reg_frequency_count_c1[8] ;
wire \ff_reg_frequency_count_c1[7] ;
wire \ff_reg_frequency_count_c1[6] ;
wire \ff_reg_frequency_count_c1[5] ;
wire \ff_reg_frequency_count_c1[4] ;
wire \ff_reg_frequency_count_c1[3] ;
wire \ff_reg_frequency_count_c1[2] ;
wire \ff_reg_frequency_count_c1[1] ;
wire \ff_reg_frequency_count_c1[0] ;
wire \ff_reg_volume_d1[3] ;
wire \ff_reg_volume_d1[2] ;
wire \ff_reg_volume_d1[1] ;
wire \ff_reg_volume_d1[0] ;
wire \ff_reg_enable_d1[1] ;
wire \ff_reg_enable_d1[0] ;
wire ff_reg_noise_enable_d1;
wire \ff_reg_noise_sel_d1[1] ;
wire \ff_reg_noise_sel_d1[0] ;
wire ff_reg_clone_frequency_d1;
wire ff_reg_clone_adsr_d1;
wire ff_reg_clone_noise_d1;
wire ff_reg_clone_wave_d1;
wire ff_reg_clone_key_d1;
wire \ff_reg_ar_d1[7] ;
wire \ff_reg_ar_d1[6] ;
wire \ff_reg_ar_d1[5] ;
wire \ff_reg_ar_d1[4] ;
wire \ff_reg_ar_d1[3] ;
wire \ff_reg_ar_d1[2] ;
wire \ff_reg_ar_d1[1] ;
wire \ff_reg_ar_d1[0] ;
wire \ff_reg_dr_d1[7] ;
wire \ff_reg_dr_d1[6] ;
wire \ff_reg_dr_d1[5] ;
wire \ff_reg_dr_d1[4] ;
wire \ff_reg_dr_d1[3] ;
wire \ff_reg_dr_d1[2] ;
wire \ff_reg_dr_d1[1] ;
wire \ff_reg_dr_d1[0] ;
wire \ff_reg_sr_d1[7] ;
wire \ff_reg_sr_d1[6] ;
wire \ff_reg_sr_d1[5] ;
wire \ff_reg_sr_d1[4] ;
wire \ff_reg_sr_d1[3] ;
wire \ff_reg_sr_d1[2] ;
wire \ff_reg_sr_d1[1] ;
wire \ff_reg_sr_d1[0] ;
wire \ff_reg_rr_d1[7] ;
wire \ff_reg_rr_d1[6] ;
wire \ff_reg_rr_d1[5] ;
wire \ff_reg_rr_d1[4] ;
wire \ff_reg_rr_d1[3] ;
wire \ff_reg_rr_d1[2] ;
wire \ff_reg_rr_d1[1] ;
wire \ff_reg_rr_d1[0] ;
wire \ff_reg_sl_d1[5] ;
wire \ff_reg_sl_d1[4] ;
wire \ff_reg_sl_d1[3] ;
wire \ff_reg_sl_d1[2] ;
wire \ff_reg_sl_d1[1] ;
wire \ff_reg_sl_d1[0] ;
wire \ff_reg_wave_length_d1[1] ;
wire \ff_reg_wave_length_d1[0] ;
wire \ff_reg_frequency_count_d1[11]_3 ;
wire \ff_reg_frequency_count_d1[10] ;
wire \ff_reg_frequency_count_d1[9] ;
wire \ff_reg_frequency_count_d1[8] ;
wire \ff_reg_frequency_count_d1[7]_3 ;
wire \ff_reg_frequency_count_d1[6] ;
wire \ff_reg_frequency_count_d1[5] ;
wire \ff_reg_frequency_count_d1[4] ;
wire \ff_reg_frequency_count_d1[3] ;
wire \ff_reg_frequency_count_d1[2] ;
wire \ff_reg_frequency_count_d1[1] ;
wire \ff_reg_frequency_count_d1[0] ;
wire \ff_reg_volume_e1[3] ;
wire \ff_reg_volume_e1[2] ;
wire \ff_reg_volume_e1[1] ;
wire \ff_reg_volume_e1[0] ;
wire \ff_reg_enable_e1[1] ;
wire \ff_reg_enable_e1[0] ;
wire ff_reg_noise_enable_e1;
wire \ff_reg_noise_sel_e1[1] ;
wire \ff_reg_noise_sel_e1[0] ;
wire ff_reg_clone_frequency_e1;
wire ff_reg_clone_adsr_e1;
wire ff_reg_clone_noise_e1;
wire ff_reg_clone_wave_e1;
wire ff_reg_clone_key_e1;
wire \ff_reg_ar_e1[7] ;
wire \ff_reg_ar_e1[6] ;
wire \ff_reg_ar_e1[5] ;
wire \ff_reg_ar_e1[4] ;
wire \ff_reg_ar_e1[3] ;
wire \ff_reg_ar_e1[2] ;
wire \ff_reg_ar_e1[1] ;
wire \ff_reg_ar_e1[0] ;
wire \ff_reg_dr_e1[7] ;
wire \ff_reg_dr_e1[6] ;
wire \ff_reg_dr_e1[5] ;
wire \ff_reg_dr_e1[4] ;
wire \ff_reg_dr_e1[3] ;
wire \ff_reg_dr_e1[2] ;
wire \ff_reg_dr_e1[1] ;
wire \ff_reg_dr_e1[0] ;
wire \ff_reg_sr_e1[7] ;
wire \ff_reg_sr_e1[6] ;
wire \ff_reg_sr_e1[5] ;
wire \ff_reg_sr_e1[4] ;
wire \ff_reg_sr_e1[3] ;
wire \ff_reg_sr_e1[2] ;
wire \ff_reg_sr_e1[1] ;
wire \ff_reg_sr_e1[0] ;
wire \ff_reg_rr_e1[7] ;
wire \ff_reg_rr_e1[6] ;
wire \ff_reg_rr_e1[5] ;
wire \ff_reg_rr_e1[4] ;
wire \ff_reg_rr_e1[3] ;
wire \ff_reg_rr_e1[2] ;
wire \ff_reg_rr_e1[1] ;
wire \ff_reg_rr_e1[0] ;
wire \ff_reg_sl_e1[5] ;
wire \ff_reg_sl_e1[4] ;
wire \ff_reg_sl_e1[3] ;
wire \ff_reg_sl_e1[2] ;
wire \ff_reg_sl_e1[1] ;
wire \ff_reg_sl_e1[0] ;
wire \ff_reg_wave_length_e1[1] ;
wire \ff_reg_wave_length_e1[0] ;
wire \ff_reg_frequency_count_e1[11] ;
wire \ff_reg_frequency_count_e1[10] ;
wire \ff_reg_frequency_count_e1[9] ;
wire \ff_reg_frequency_count_e1[8] ;
wire \ff_reg_frequency_count_e1[7] ;
wire \ff_reg_frequency_count_e1[6] ;
wire \ff_reg_frequency_count_e1[5] ;
wire \ff_reg_frequency_count_e1[4] ;
wire \ff_reg_frequency_count_e1[3] ;
wire \ff_reg_frequency_count_e1[2] ;
wire \ff_reg_frequency_count_e1[1] ;
wire \ff_reg_frequency_count_e1[0] ;
wire \reg_noise_frequency0[4] ;
wire \reg_noise_frequency0[3] ;
wire \reg_noise_frequency0[2] ;
wire \reg_noise_frequency0[1] ;
wire \reg_noise_frequency0[0] ;
wire \reg_noise_frequency1[4] ;
wire \reg_noise_frequency1[3] ;
wire \reg_noise_frequency1[2] ;
wire \reg_noise_frequency1[1] ;
wire \reg_noise_frequency1[0] ;
wire \reg_noise_frequency2[4] ;
wire \reg_noise_frequency2[3] ;
wire \reg_noise_frequency2[2] ;
wire \reg_noise_frequency2[1] ;
wire \reg_noise_frequency2[0] ;
wire \reg_noise_frequency3[4] ;
wire \reg_noise_frequency3[3] ;
wire \reg_noise_frequency3[2] ;
wire \reg_noise_frequency3[1] ;
wire \reg_noise_frequency3[0] ;
wire \reg_timer1_channel[3] ;
wire \reg_timer1_channel[2] ;
wire \reg_timer1_channel[1] ;
wire \reg_timer1_channel[0] ;
wire reg_timer1_oneshot;
wire reg_timer1_clear;
wire \reg_timer2_channel[3] ;
wire \reg_timer2_channel[2] ;
wire \reg_timer2_channel[1] ;
wire \reg_timer2_channel[0] ;
wire reg_timer2_oneshot;
wire reg_timer2_clear;
wire \ff_rddata[6] ;
wire \ff_rddata[3] ;
wire \ff_rddata[2] ;
wire \ff_rddata[1] ;
wire \ff_rddata[0] ;
wire \sram_id[3] ;
wire \sram_id[2] ;
wire \sram_id[1] ;
wire \sram_id[0] ;
wire \sram_a[6] ;
wire \sram_a[5] ;
wire sram_we;
wire ch_a0_key_on;
wire ch_a0_key_release;
wire ch_a0_key_off;
wire ch_b0_key_on;
wire ch_b0_key_release;
wire ch_b0_key_off;
wire ch_c0_key_on;
wire ch_c0_key_release;
wire ch_c0_key_off;
wire ch_d0_key_on;
wire ch_d0_key_release;
wire ch_d0_key_off;
wire ch_e0_key_on;
wire ch_e0_key_release;
wire ch_e0_key_off;
wire ff_ch_a1_key_on;
wire ff_ch_a1_key_release;
wire ff_ch_a1_key_off;
wire ff_ch_b1_key_on;
wire ff_ch_b1_key_release;
wire ff_ch_b1_key_off;
wire ff_ch_c1_key_on;
wire ff_ch_c1_key_release;
wire ff_ch_c1_key_off;
wire ff_ch_d1_key_on;
wire ff_ch_d1_key_release;
wire ff_ch_d1_key_off;
wire ff_ch_e1_key_on;
wire ff_ch_e1_key_release;
wire ff_ch_e1_key_off;
wire reg_timer1_enable;
wire reg_timer2_enable;
wire \ff_rddata[7] ;
wire \ff_rddata[5] ;
wire \ff_rddata[4] ;
wire ext_memory_nactive;
wire n117_3;
wire n118_3;
wire n119;
wire n6840;
wire n6854;
wire n6871;
wire n339_7;
wire n340_7;
wire n10152;
wire n10301;
wire n10304;
wire n10306;
wire n10433;
wire n10436;
wire n10438;
wire n10443;
wire n10547;
wire n10550;
wire n10552;
wire n10577;
wire n10582;
wire ch_a1_key_release;
wire ch_a1_key_off;
wire ch_b1_key_release;
wire ch_b1_key_off;
wire ch_c1_key_release;
wire ch_c1_key_off;
wire ch_d1_key_release;
wire ch_d1_key_off;
wire \reg_ar_a1[7] ;
wire \reg_ar_a1[6] ;
wire \reg_ar_a1[5] ;
wire \reg_ar_a1[4] ;
wire \reg_ar_a1[3] ;
wire \reg_ar_a1[2] ;
wire \reg_ar_a1[1] ;
wire \reg_ar_a1[0] ;
wire \reg_dr_a1[7] ;
wire \reg_dr_a1[6] ;
wire \reg_dr_a1[5] ;
wire \reg_dr_a1[4] ;
wire \reg_dr_a1[3] ;
wire \reg_dr_a1[2] ;
wire \reg_dr_a1[1] ;
wire \reg_dr_a1[0] ;
wire \reg_sr_a1[7] ;
wire \reg_sr_a1[6] ;
wire \reg_sr_a1[5] ;
wire \reg_sr_a1[4] ;
wire \reg_sr_a1[3] ;
wire \reg_sr_a1[2] ;
wire \reg_sr_a1[1] ;
wire \reg_sr_a1[0] ;
wire \reg_rr_a1[7] ;
wire \reg_rr_a1[6] ;
wire \reg_rr_a1[5] ;
wire \reg_rr_a1[4] ;
wire \reg_rr_a1[3] ;
wire \reg_rr_a1[2] ;
wire \reg_rr_a1[1] ;
wire \reg_rr_a1[0] ;
wire \reg_sl_a1[5] ;
wire \reg_sl_a1[4] ;
wire \reg_sl_a1[3] ;
wire \reg_sl_a1[2] ;
wire \reg_sl_a1[1] ;
wire \reg_sl_a1[0] ;
wire \reg_wave_length_a1[1] ;
wire \reg_wave_length_a1[0] ;
wire \reg_frequency_count_a1[11] ;
wire \reg_frequency_count_a1[10] ;
wire \reg_frequency_count_a1[9] ;
wire \reg_frequency_count_a1[8] ;
wire \reg_frequency_count_a1[7] ;
wire \reg_frequency_count_a1[6] ;
wire \reg_frequency_count_a1[5] ;
wire \reg_frequency_count_a1[4] ;
wire \reg_frequency_count_a1[3] ;
wire \reg_frequency_count_a1[2] ;
wire \reg_frequency_count_a1[1] ;
wire \reg_frequency_count_a1[0] ;
wire \reg_noise_sel_a1[1] ;
wire \reg_noise_sel_a1[0] ;
wire \reg_ar_b1[7] ;
wire \reg_ar_b1[6] ;
wire \reg_ar_b1[5] ;
wire \reg_ar_b1[4] ;
wire \reg_ar_b1[3] ;
wire \reg_ar_b1[2] ;
wire \reg_ar_b1[1] ;
wire \reg_ar_b1[0] ;
wire \reg_dr_b1[7] ;
wire \reg_dr_b1[6] ;
wire \reg_dr_b1[5] ;
wire \reg_dr_b1[4] ;
wire \reg_dr_b1[3] ;
wire \reg_dr_b1[2] ;
wire \reg_dr_b1[1] ;
wire \reg_dr_b1[0] ;
wire \reg_sr_b1[7] ;
wire \reg_sr_b1[6] ;
wire \reg_sr_b1[5] ;
wire \reg_sr_b1[4] ;
wire \reg_sr_b1[3] ;
wire \reg_sr_b1[2] ;
wire \reg_sr_b1[1] ;
wire \reg_sr_b1[0] ;
wire \reg_rr_b1[7] ;
wire \reg_rr_b1[6] ;
wire \reg_rr_b1[5] ;
wire \reg_rr_b1[4] ;
wire \reg_rr_b1[3] ;
wire \reg_rr_b1[2] ;
wire \reg_rr_b1[1] ;
wire \reg_rr_b1[0] ;
wire \reg_sl_b1[5] ;
wire \reg_sl_b1[4] ;
wire \reg_sl_b1[3] ;
wire \reg_sl_b1[2] ;
wire \reg_sl_b1[1] ;
wire \reg_sl_b1[0] ;
wire \reg_wave_length_b1[1] ;
wire \reg_wave_length_b1[0] ;
wire \reg_frequency_count_b1[11] ;
wire \reg_frequency_count_b1[10] ;
wire \reg_frequency_count_b1[9] ;
wire \reg_frequency_count_b1[8] ;
wire \reg_frequency_count_b1[7] ;
wire \reg_frequency_count_b1[6] ;
wire \reg_frequency_count_b1[5] ;
wire \reg_frequency_count_b1[4] ;
wire \reg_frequency_count_b1[3] ;
wire \reg_frequency_count_b1[2] ;
wire \reg_frequency_count_b1[1] ;
wire \reg_frequency_count_b1[0] ;
wire \reg_noise_sel_b1[1] ;
wire \reg_noise_sel_b1[0] ;
wire \reg_ar_c1[7] ;
wire \reg_ar_c1[6] ;
wire \reg_ar_c1[5] ;
wire \reg_ar_c1[4] ;
wire \reg_ar_c1[3] ;
wire \reg_ar_c1[2] ;
wire \reg_ar_c1[1] ;
wire \reg_ar_c1[0] ;
wire \reg_dr_c1[7] ;
wire \reg_dr_c1[6] ;
wire \reg_dr_c1[5] ;
wire \reg_dr_c1[4] ;
wire \reg_dr_c1[3] ;
wire \reg_dr_c1[2] ;
wire \reg_dr_c1[1] ;
wire \reg_dr_c1[0] ;
wire \reg_sr_c1[7] ;
wire \reg_sr_c1[6] ;
wire \reg_sr_c1[5] ;
wire \reg_sr_c1[4] ;
wire \reg_sr_c1[3] ;
wire \reg_sr_c1[2] ;
wire \reg_sr_c1[1] ;
wire \reg_sr_c1[0] ;
wire \reg_rr_c1[7] ;
wire \reg_rr_c1[6] ;
wire \reg_rr_c1[5] ;
wire \reg_rr_c1[4] ;
wire \reg_rr_c1[3] ;
wire \reg_rr_c1[2] ;
wire \reg_rr_c1[1] ;
wire \reg_rr_c1[0] ;
wire \reg_sl_c1[5] ;
wire \reg_sl_c1[4] ;
wire \reg_sl_c1[3] ;
wire \reg_sl_c1[2] ;
wire \reg_sl_c1[1] ;
wire \reg_sl_c1[0] ;
wire \reg_wave_length_c1[1] ;
wire \reg_wave_length_c1[0] ;
wire \reg_frequency_count_c1[11] ;
wire \reg_frequency_count_c1[10] ;
wire \reg_frequency_count_c1[9] ;
wire \reg_frequency_count_c1[8] ;
wire \reg_frequency_count_c1[7] ;
wire \reg_frequency_count_c1[6] ;
wire \reg_frequency_count_c1[5] ;
wire \reg_frequency_count_c1[4] ;
wire \reg_frequency_count_c1[3] ;
wire \reg_frequency_count_c1[2] ;
wire \reg_frequency_count_c1[1] ;
wire \reg_frequency_count_c1[0] ;
wire \reg_noise_sel_c1[1] ;
wire \reg_noise_sel_c1[0] ;
wire \reg_dr_d1[7] ;
wire \reg_dr_d1[6] ;
wire \reg_dr_d1[5] ;
wire \reg_dr_d1[4] ;
wire \reg_dr_d1[3] ;
wire \reg_dr_d1[2] ;
wire \reg_dr_d1[1] ;
wire \reg_dr_d1[0] ;
wire \reg_sr_d1[7] ;
wire \reg_sr_d1[6] ;
wire \reg_sr_d1[5] ;
wire \reg_sr_d1[4] ;
wire \reg_sr_d1[3] ;
wire \reg_sr_d1[2] ;
wire \reg_sr_d1[1] ;
wire \reg_sr_d1[0] ;
wire \reg_rr_d1[7] ;
wire \reg_rr_d1[6] ;
wire \reg_rr_d1[5] ;
wire \reg_rr_d1[4] ;
wire \reg_rr_d1[3] ;
wire \reg_rr_d1[2] ;
wire \reg_rr_d1[1] ;
wire \reg_rr_d1[0] ;
wire \reg_sl_d1[5] ;
wire \reg_sl_d1[4] ;
wire \reg_sl_d1[3] ;
wire \reg_sl_d1[2] ;
wire \reg_sl_d1[1] ;
wire \reg_sl_d1[0] ;
wire \reg_wave_length_d1[1] ;
wire \reg_wave_length_d1[0] ;
wire \reg_frequency_count_d1[11] ;
wire \reg_frequency_count_d1[10] ;
wire \reg_frequency_count_d1[9] ;
wire \reg_frequency_count_d1[8] ;
wire \reg_frequency_count_d1[7] ;
wire \reg_frequency_count_d1[6] ;
wire \reg_frequency_count_d1[5] ;
wire \reg_frequency_count_d1[4] ;
wire \reg_frequency_count_d1[3] ;
wire \reg_frequency_count_d1[2] ;
wire \reg_frequency_count_d1[1] ;
wire \reg_frequency_count_d1[0] ;
wire \reg_noise_sel_d1[1] ;
wire \reg_noise_sel_d1[0] ;
wire n5910;
wire n5912;
wire n5913;
wire n5943;
wire n5946;
wire n5947;
wire n5948;
wire n5949;
wire sram_oe_7;
wire ch_a0_key_on_11;
wire ch_b0_key_on_11;
wire ff_ch_d1_key_on_11;
wire ff_ch_e1_key_on_11;
wire \reg_volume_a0[3]_11 ;
wire \reg_enable_a0[1]_11 ;
wire \reg_frequency_count_a0[11]_11 ;
wire \reg_frequency_count_a0[7]_11 ;
wire \reg_volume_b0[3]_11 ;
wire \reg_enable_b0[1]_11 ;
wire \reg_frequency_count_b0[11]_11 ;
wire \reg_frequency_count_b0[7]_11 ;
wire \reg_volume_c0[3]_11 ;
wire \reg_enable_c0[1]_11 ;
wire \reg_frequency_count_c0[11]_11 ;
wire \reg_frequency_count_c0[7]_11 ;
wire \reg_volume_d0[3]_11 ;
wire \reg_enable_d0[1]_11 ;
wire \reg_frequency_count_d0[11]_11 ;
wire \reg_frequency_count_d0[7]_11 ;
wire \ff_reg_volume_d1[3]_11 ;
wire \ff_reg_frequency_count_d1[11] ;
wire \ff_reg_frequency_count_d1[7] ;
wire \reg_ar_d1[0] ;
wire \reg_ar_d1[1] ;
wire \reg_ar_d1[2] ;
wire \reg_ar_d1[3] ;
wire \reg_ar_d1[4] ;
wire \reg_ar_d1[5] ;
wire \reg_ar_d1[6] ;
wire \reg_ar_d1[7] ;
wire n4081;
wire n4049;
wire n4048;
wire n4047;
wire n338_9;
wire o_27_816;
wire n317;
wire n74_7;
wire n116_5;
wire n116_7;
wire n6840_5;
wire n6856_5;
wire n339_11;
wire n339_13;
wire n340_9;
wire n6905_5;
wire n2031_9;
wire n10152_5;
wire n10183_5;
wire n10443_5;
wire n5910_5;
wire n5912_5;
wire n5913_5;
wire n5943_5;
wire n5946_5;
wire n5947_5;
wire n5948_5;
wire n5949_5;
wire reg_timer1_clear_11;
wire ch_a0_key_on_13;
wire ff_ch_d1_key_on_13;
wire \reg_enable_a0[1]_13 ;
wire \reg_volume_b0[3]_13 ;
wire \reg_frequency_count_b0[11]_13 ;
wire \ff_reg_volume_d1[3]_15 ;
wire \ff_reg_volume_d1[3]_17 ;
wire \ff_reg_frequency_count_d1[11]_13 ;
wire \ff_reg_frequency_count_d1[7]_13 ;
wire reg_timer1_enable_15;
wire reg_timer2_enable_15;
wire n338_11;
wire n338_13;
wire n74_9;
wire n116_9;
wire n116_11;
wire n116_13;
wire n339_17;
wire n339_19;
wire n6905_9;
wire n2031_11;
wire n10023_11;
wire n10031_7;
wire n10039_7;
wire n10047_7;
wire n10053_7;
wire n10053_9;
wire n10056_7;
wire n10058_7;
wire n10096_7;
wire n10197_7;
wire n10310_7;
wire n10443_7;
wire n5910_9;
wire ext_memory_nactive_13;
wire \reg_enable_a0[1]_17 ;
wire n338_15;
wire n74_11;
wire n339_21;
wire n339_23;
wire n339_25;
wire n339_27;
wire n339_29;
wire n339_31;
wire n339_33;
wire \ext_memory_address[20]_7 ;
wire \ext_memory_address[20]_9 ;
wire \ext_memory_address[20] ;
wire \ext_memory_address[19]_7 ;
wire \ext_memory_address[19]_9 ;
wire \ext_memory_address[19] ;
wire \ext_memory_address[18]_7 ;
wire \ext_memory_address[18]_9 ;
wire \ext_memory_address[18] ;
wire \ext_memory_address[17]_7 ;
wire \ext_memory_address[17]_9 ;
wire \ext_memory_address[17] ;
wire \ext_memory_address[16]_7 ;
wire \ext_memory_address[16]_9 ;
wire \ext_memory_address[16] ;
wire \ext_memory_address[15]_7 ;
wire \ext_memory_address[15]_9 ;
wire \ext_memory_address[15] ;
wire \ext_memory_address[14]_7 ;
wire \ext_memory_address[14]_9 ;
wire \ext_memory_address[14] ;
wire \ext_memory_address[13]_7 ;
wire \ext_memory_address[13]_9 ;
wire \ext_memory_address[13] ;
wire ext_memory_nactive_19;
wire ext_memory_nactive_21;
wire ext_memory_nactive_23;
wire ext_memory_nactive_25;
wire ext_memory_nactive_27;
wire ext_memory_nactive_29;
wire n116_15;
wire n6856;
wire n6905_11;
wire n316;
wire n10443_11;
wire n6905;
wire \ff_reg_enable_d1[1]_13 ;
wire n2551;
wire n2550;
wire n2224;
wire n2223;
wire n2160;
wire n2159;
wire n2096;
wire n2031;
wire n10263_7;
wire n10256_7;
wire n10252_7;
wire n10244_7;
wire ff_ch_c1_key_on_13;
wire ff_ch_b1_key_on_13;
wire ff_ch_a1_key_on_13;
wire ch_e0_key_on_13;
wire ch_d0_key_on_13;
wire ch_c0_key_on_13;
wire reg_timer2_clear_13;
wire reg_timer1_clear_17;
wire \reg_volume_c0[3]_21 ;
wire n10310_9;
wire reg_timer2_clear_15;
wire reg_timer1_clear_19;
wire n5910_11;
wire n10557_7;
wire n10451_7;
wire \reg_frequency_count_d0[7]_17 ;
wire \reg_frequency_count_d0[11]_17 ;
wire \reg_volume_d0[3]_19 ;
wire \reg_frequency_count_c0[7]_17 ;
wire \reg_frequency_count_c0[11]_17 ;
wire \reg_volume_c0[3]_23 ;
wire \reg_frequency_count_b0[11]_17 ;
wire \reg_volume_a0[3]_23 ;
wire n10109_7;
wire n10023_13;
wire \ff_reg_frequency_count_d1[7]_17 ;
wire \ff_reg_frequency_count_d1[11]_17 ;
wire \ff_reg_volume_d1[3]_21 ;
wire \reg_frequency_count_d0[7]_19 ;
wire \reg_frequency_count_d0[11]_19 ;
wire \reg_volume_d0[3]_21 ;
wire \reg_frequency_count_c0[7]_19 ;
wire \reg_frequency_count_c0[11]_19 ;
wire \reg_volume_c0[3]_25 ;
wire \reg_frequency_count_a0[11]_15 ;
wire \reg_volume_a0[3]_25 ;
wire n339_35;
wire \reg_volume_a0[3]_27 ;
wire n10197_9;
wire n10195_7;
wire n10191_7;
wire n10183_9;
wire n10047_9;
wire n10039_9;
wire n10031_9;
wire n10023_15;
wire \reg_volume_c0[3]_27 ;
wire \reg_volume_d0[3]_23 ;
wire \ff_reg_volume_d1[3]_23 ;
wire \reg_enable_a0[1]_19 ;
wire ch_a0_key_on_19;
wire n10058_9;
wire n10056_9;
wire n10053_11;
wire n10096_9;
wire n10099_7;
wire n10101_7;
wire reg_timer1_clear_21;
wire ch_b0_key_on_15;
wire \reg_volume_a0[3]_29 ;
wire n74_15;
wire ch_a0_key_on_21;
wire reg_timer1_enable_17;
wire reg_timer2_enable_17;
wire n10263;
wire n10395;
wire n10509;
wire n10572;
wire n10256;
wire n10388;
wire n10502;
wire n10567;
wire n10252;
wire n10384;
wire n10498;
wire n10557;
wire n10244;
wire n10376;
wire n10490;
wire n10562;
wire n10090;
wire n10168;
wire n10295;
wire n10427;
wire n10541;
wire n10082;
wire n10160;
wire n10287;
wire n10419;
wire n10533;
wire n10074;
wire n10279;
wire n10411;
wire n10525;
wire n10066;
wire n10271;
wire n10403;
wire n10517;
wire \ff_rddata[7]_11 ;
wire n10109;
wire n10117;
wire n10125;
wire n10133;
wire n10139;
wire n10142;
wire n10144;
wire n10174;
wire n10177;
wire n10179;
wire n10023;
wire n10031;
wire n10039;
wire n10047;
wire n10053;
wire n10056;
wire n10058;
wire n10096;
wire n10099;
wire n10101;
wire n370;
wire n10197;
wire n10329;
wire n10195;
wire n10322;
wire n10191;
wire n10318;
wire n10183;
wire n10310;
wire n10229;
wire n10361;
wire n10475;
wire n10221;
wire n10353;
wire n10467;
wire n10213;
wire n10345;
wire n10459;
wire n10205;
wire n10337;
wire n10451;
wire n10240;
wire n10372;
wire n10486;
wire n10238;
wire n10370;
wire n10484;
wire n10235;
wire n10367;
wire n10481;
wire VCC;
wire GND;
DFFCE reg_wts_enable_ins12116 (
.D(slot_d_14),
.CLK(clk_3),
.CE(n116_15),
.CLEAR(n84),
.Q(reg_wts_enable) 
);
DFFCE reg_scci_enable_ins12117 (
.D(slot_d_12),
.CLK(clk_3),
.CE(n116_15),
.CLEAR(n84),
.Q(reg_scci_enable) 
);
DFFCE reg_ram_mode0_ins12118 (
.D(n117_3),
.CLK(clk_3),
.CE(n116_15),
.CLEAR(n84),
.Q(reg_ram_mode0) 
);
DFFCE reg_ram_mode1_ins12119 (
.D(n118_3),
.CLK(clk_3),
.CE(n116_15),
.CLEAR(n84),
.Q(reg_ram_mode1) 
);
DFFCE reg_ram_mode2_ins12120 (
.D(n119),
.CLK(clk_3),
.CE(n116_15),
.CLEAR(n84),
.Q(reg_ram_mode2) 
);
DFFCE reg_ram_mode3_ins12121 (
.D(slot_d_10),
.CLK(clk_3),
.CE(n116_15),
.CLEAR(n84),
.Q(reg_ram_mode3) 
);
DFFCE \reg_bank0[7]_ins12122  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n6840),
.CLEAR(n84),
.Q(\reg_bank0[7] ) 
);
DFFCE \reg_bank0[6]_ins12123  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n6840),
.CLEAR(n84),
.Q(\reg_bank0[6] ) 
);
DFFCE \reg_bank0[5]_ins12124  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n6840),
.CLEAR(n84),
.Q(\reg_bank0[5] ) 
);
DFFCE \reg_bank0[4]_ins12125  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n6840),
.CLEAR(n84),
.Q(\reg_bank0[4] ) 
);
DFFCE \reg_bank0[3]_ins12126  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n6840),
.CLEAR(n84),
.Q(\reg_bank0[3] ) 
);
DFFCE \reg_bank0[2]_ins12127  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n6840),
.CLEAR(n84),
.Q(\reg_bank0[2] ) 
);
DFFCE \reg_bank0[1]_ins12128  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n6840),
.CLEAR(n84),
.Q(\reg_bank0[1] ) 
);
DFFCE \reg_bank0[0]_ins12129  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n6840),
.CLEAR(n84),
.Q(\reg_bank0[0] ) 
);
DFFCE \reg_bank1[7]_ins12130  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n6854),
.CLEAR(n84),
.Q(\reg_bank1[7] ) 
);
DFFCE \reg_bank1[6]_ins12131  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n6854),
.CLEAR(n84),
.Q(\reg_bank1[6] ) 
);
DFFCE \reg_bank1[5]_ins12132  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n6854),
.CLEAR(n84),
.Q(\reg_bank1[5] ) 
);
DFFCE \reg_bank1[4]_ins12133  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n6854),
.CLEAR(n84),
.Q(\reg_bank1[4] ) 
);
DFFCE \reg_bank1[3]_ins12134  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n6854),
.CLEAR(n84),
.Q(\reg_bank1[3] ) 
);
DFFCE \reg_bank1[2]_ins12135  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n6854),
.CLEAR(n84),
.Q(\reg_bank1[2] ) 
);
DFFCE \reg_bank1[1]_ins12136  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n6854),
.CLEAR(n84),
.Q(\reg_bank1[1] ) 
);
DFFPE \reg_bank1[0]_ins12137  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n6854),
.PRESET(n84),
.Q(\reg_bank1[0] ) 
);
DFFCE \reg_bank2[7]_ins12138  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n6856),
.CLEAR(n84),
.Q(\reg_bank2[7] ) 
);
DFFCE \reg_bank2[6]_ins12139  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n6856),
.CLEAR(n84),
.Q(\reg_bank2[6] ) 
);
DFFCE \reg_bank2[5]_ins12140  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n6856),
.CLEAR(n84),
.Q(\reg_bank2[5] ) 
);
DFFCE \reg_bank2[4]_ins12141  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n6856),
.CLEAR(n84),
.Q(\reg_bank2[4] ) 
);
DFFCE \reg_bank2[3]_ins12142  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n6856),
.CLEAR(n84),
.Q(\reg_bank2[3] ) 
);
DFFCE \reg_bank2[2]_ins12143  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n6856),
.CLEAR(n84),
.Q(\reg_bank2[2] ) 
);
DFFPE \reg_bank2[1]_ins12144  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n6856),
.PRESET(n84),
.Q(\reg_bank2[1] ) 
);
DFFCE \reg_bank2[0]_ins12145  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n6856),
.CLEAR(n84),
.Q(\reg_bank2[0] ) 
);
DFFCE \reg_bank3[7]_ins12146  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n6871),
.CLEAR(n84),
.Q(\reg_bank3[7] ) 
);
DFFCE \reg_bank3[6]_ins12147  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n6871),
.CLEAR(n84),
.Q(\reg_bank3[6] ) 
);
DFFCE \reg_bank3[5]_ins12148  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n6871),
.CLEAR(n84),
.Q(\reg_bank3[5] ) 
);
DFFCE \reg_bank3[4]_ins12149  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n6871),
.CLEAR(n84),
.Q(\reg_bank3[4] ) 
);
DFFCE \reg_bank3[3]_ins12150  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n6871),
.CLEAR(n84),
.Q(\reg_bank3[3] ) 
);
DFFCE \reg_bank3[2]_ins12151  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n6871),
.CLEAR(n84),
.Q(\reg_bank3[2] ) 
);
DFFPE \reg_bank3[1]_ins12152  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n6871),
.PRESET(n84),
.Q(\reg_bank3[1] ) 
);
DFFPE \reg_bank3[0]_ins12153  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n6871),
.PRESET(n84),
.Q(\reg_bank3[0] ) 
);
DFFCE \sram_a[4]_ins12160  (
.D(slot_a_11),
.CLK(clk_3),
.CE(n6905),
.CLEAR(n84),
.Q(\sram_a[4] ) 
);
DFFCE \sram_a[3]_ins12161  (
.D(slot_a_9),
.CLK(clk_3),
.CE(n6905),
.CLEAR(n84),
.Q(\sram_a[3] ) 
);
DFFCE \sram_a[2]_ins12162  (
.D(slot_a_7),
.CLK(clk_3),
.CE(n6905),
.CLEAR(n84),
.Q(\sram_a[2] ) 
);
DFFCE \sram_a[1]_ins12163  (
.D(slot_a_5),
.CLK(clk_3),
.CE(n6905),
.CLEAR(n84),
.Q(\sram_a[1] ) 
);
DFFCE \sram_a[0]_ins12164  (
.D(slot_a_3),
.CLK(clk_3),
.CE(n6905),
.CLEAR(n84),
.Q(\sram_a[0] ) 
);
DFFCE \sram_d[7]_ins12165  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n6905),
.CLEAR(n84),
.Q(\sram_d[7] ) 
);
DFFCE \sram_d[6]_ins12166  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n6905),
.CLEAR(n84),
.Q(\sram_d[6] ) 
);
DFFCE \sram_d[5]_ins12167  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n6905),
.CLEAR(n84),
.Q(\sram_d[5] ) 
);
DFFCE \sram_d[4]_ins12168  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n6905),
.CLEAR(n84),
.Q(\sram_d[4] ) 
);
DFFCE \sram_d[3]_ins12169  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n6905),
.CLEAR(n84),
.Q(\sram_d[3] ) 
);
DFFCE \sram_d[2]_ins12170  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n6905),
.CLEAR(n84),
.Q(\sram_d[2] ) 
);
DFFCE \sram_d[1]_ins12171  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n6905),
.CLEAR(n84),
.Q(\sram_d[1] ) 
);
DFFCE \sram_d[0]_ins12172  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n6905),
.CLEAR(n84),
.Q(\sram_d[0] ) 
);
DFFCE sram_oe_ins12173 (
.D(w_rdreq),
.CLK(clk_3),
.CE(sram_oe_7),
.CLEAR(n84),
.Q(sram_oe) 
);
DFFCE \reg_volume_a0[3]_ins12206  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_volume_a0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_a0[3] ) 
);
DFFCE \reg_volume_a0[2]_ins12207  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_volume_a0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_a0[2] ) 
);
DFFCE \reg_volume_a0[1]_ins12208  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_volume_a0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_a0[1] ) 
);
DFFCE \reg_volume_a0[0]_ins12209  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_volume_a0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_a0[0] ) 
);
DFFCE \reg_enable_a0[1]_ins12210  (
.D(n2031),
.CLK(clk_3),
.CE(\reg_enable_a0[1]_11 ),
.CLEAR(n84),
.Q(\reg_enable_a0[1] ) 
);
DFFCE \reg_enable_a0[0]_ins12211  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_enable_a0[1]_11 ),
.CLEAR(n84),
.Q(\reg_enable_a0[0] ) 
);
DFFCE reg_noise_enable_a0_ins12212 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10056),
.CLEAR(n84),
.Q(reg_noise_enable_a0) 
);
DFFCE \reg_noise_sel_a0[1]_ins12213  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10056),
.CLEAR(n84),
.Q(\reg_noise_sel_a0[1] ) 
);
DFFCE \reg_noise_sel_a0[0]_ins12214  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10056),
.CLEAR(n84),
.Q(\reg_noise_sel_a0[0] ) 
);
DFFCE \reg_ar_a0[7]_ins12215  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10023),
.CLEAR(n84),
.Q(\reg_ar_a0[7] ) 
);
DFFCE \reg_ar_a0[6]_ins12216  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10023),
.CLEAR(n84),
.Q(\reg_ar_a0[6] ) 
);
DFFCE \reg_ar_a0[5]_ins12217  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10023),
.CLEAR(n84),
.Q(\reg_ar_a0[5] ) 
);
DFFCE \reg_ar_a0[4]_ins12218  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10023),
.CLEAR(n84),
.Q(\reg_ar_a0[4] ) 
);
DFFCE \reg_ar_a0[3]_ins12219  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10023),
.CLEAR(n84),
.Q(\reg_ar_a0[3] ) 
);
DFFCE \reg_ar_a0[2]_ins12220  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10023),
.CLEAR(n84),
.Q(\reg_ar_a0[2] ) 
);
DFFCE \reg_ar_a0[1]_ins12221  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10023),
.CLEAR(n84),
.Q(\reg_ar_a0[1] ) 
);
DFFCE \reg_ar_a0[0]_ins12222  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10023),
.CLEAR(n84),
.Q(\reg_ar_a0[0] ) 
);
DFFCE \reg_dr_a0[7]_ins12223  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10031),
.CLEAR(n84),
.Q(\reg_dr_a0[7] ) 
);
DFFCE \reg_dr_a0[6]_ins12224  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10031),
.CLEAR(n84),
.Q(\reg_dr_a0[6] ) 
);
DFFCE \reg_dr_a0[5]_ins12225  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10031),
.CLEAR(n84),
.Q(\reg_dr_a0[5] ) 
);
DFFCE \reg_dr_a0[4]_ins12226  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10031),
.CLEAR(n84),
.Q(\reg_dr_a0[4] ) 
);
DFFCE \reg_dr_a0[3]_ins12227  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10031),
.CLEAR(n84),
.Q(\reg_dr_a0[3] ) 
);
DFFCE \reg_dr_a0[2]_ins12228  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10031),
.CLEAR(n84),
.Q(\reg_dr_a0[2] ) 
);
DFFCE \reg_dr_a0[1]_ins12229  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10031),
.CLEAR(n84),
.Q(\reg_dr_a0[1] ) 
);
DFFCE \reg_dr_a0[0]_ins12230  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10031),
.CLEAR(n84),
.Q(\reg_dr_a0[0] ) 
);
DFFCE \reg_sr_a0[7]_ins12231  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10039),
.CLEAR(n84),
.Q(\reg_sr_a0[7] ) 
);
DFFCE \reg_sr_a0[6]_ins12232  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10039),
.CLEAR(n84),
.Q(\reg_sr_a0[6] ) 
);
DFFCE \reg_sr_a0[5]_ins12233  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10039),
.CLEAR(n84),
.Q(\reg_sr_a0[5] ) 
);
DFFCE \reg_sr_a0[4]_ins12234  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10039),
.CLEAR(n84),
.Q(\reg_sr_a0[4] ) 
);
DFFCE \reg_sr_a0[3]_ins12235  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10039),
.CLEAR(n84),
.Q(\reg_sr_a0[3] ) 
);
DFFCE \reg_sr_a0[2]_ins12236  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10039),
.CLEAR(n84),
.Q(\reg_sr_a0[2] ) 
);
DFFCE \reg_sr_a0[1]_ins12237  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10039),
.CLEAR(n84),
.Q(\reg_sr_a0[1] ) 
);
DFFCE \reg_sr_a0[0]_ins12238  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10039),
.CLEAR(n84),
.Q(\reg_sr_a0[0] ) 
);
DFFCE \reg_rr_a0[7]_ins12239  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10047),
.CLEAR(n84),
.Q(\reg_rr_a0[7] ) 
);
DFFCE \reg_rr_a0[6]_ins12240  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10047),
.CLEAR(n84),
.Q(\reg_rr_a0[6] ) 
);
DFFCE \reg_rr_a0[5]_ins12241  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10047),
.CLEAR(n84),
.Q(\reg_rr_a0[5] ) 
);
DFFCE \reg_rr_a0[4]_ins12242  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10047),
.CLEAR(n84),
.Q(\reg_rr_a0[4] ) 
);
DFFCE \reg_rr_a0[3]_ins12243  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10047),
.CLEAR(n84),
.Q(\reg_rr_a0[3] ) 
);
DFFCE \reg_rr_a0[2]_ins12244  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10047),
.CLEAR(n84),
.Q(\reg_rr_a0[2] ) 
);
DFFCE \reg_rr_a0[1]_ins12245  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10047),
.CLEAR(n84),
.Q(\reg_rr_a0[1] ) 
);
DFFCE \reg_rr_a0[0]_ins12246  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10047),
.CLEAR(n84),
.Q(\reg_rr_a0[0] ) 
);
DFFCE \reg_sl_a0[5]_ins12247  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10053),
.CLEAR(n84),
.Q(\reg_sl_a0[5] ) 
);
DFFCE \reg_sl_a0[4]_ins12248  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10053),
.CLEAR(n84),
.Q(\reg_sl_a0[4] ) 
);
DFFCE \reg_sl_a0[3]_ins12249  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10053),
.CLEAR(n84),
.Q(\reg_sl_a0[3] ) 
);
DFFCE \reg_sl_a0[2]_ins12250  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10053),
.CLEAR(n84),
.Q(\reg_sl_a0[2] ) 
);
DFFCE \reg_sl_a0[1]_ins12251  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10053),
.CLEAR(n84),
.Q(\reg_sl_a0[1] ) 
);
DFFCE \reg_sl_a0[0]_ins12252  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10053),
.CLEAR(n84),
.Q(\reg_sl_a0[0] ) 
);
DFFCE \reg_wave_length_a0[1]_ins12253  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10058),
.CLEAR(n84),
.Q(\reg_wave_length_a0[1] ) 
);
DFFCE \reg_wave_length_a0[0]_ins12254  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10058),
.CLEAR(n84),
.Q(\reg_wave_length_a0[0] ) 
);
DFFCE \reg_frequency_count_a0[11]_ins12255  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[11] ) 
);
DFFCE \reg_frequency_count_a0[10]_ins12256  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[10] ) 
);
DFFCE \reg_frequency_count_a0[9]_ins12257  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[9] ) 
);
DFFCE \reg_frequency_count_a0[8]_ins12258  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[8] ) 
);
DFFCE \reg_frequency_count_a0[7]_ins12259  (
.D(slot_d_16),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[7] ) 
);
DFFCE \reg_frequency_count_a0[6]_ins12260  (
.D(slot_d_14),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[6] ) 
);
DFFCE \reg_frequency_count_a0[5]_ins12261  (
.D(slot_d_12),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[5] ) 
);
DFFCE \reg_frequency_count_a0[4]_ins12262  (
.D(slot_d_10),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[4] ) 
);
DFFCE \reg_frequency_count_a0[3]_ins12263  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[3] ) 
);
DFFCE \reg_frequency_count_a0[2]_ins12264  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[2] ) 
);
DFFCE \reg_frequency_count_a0[1]_ins12265  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[1] ) 
);
DFFCE \reg_frequency_count_a0[0]_ins12266  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_frequency_count_a0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_a0[0] ) 
);
DFFCE \reg_volume_b0[3]_ins12267  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_volume_b0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_b0[3] ) 
);
DFFCE \reg_volume_b0[2]_ins12268  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_volume_b0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_b0[2] ) 
);
DFFCE \reg_volume_b0[1]_ins12269  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_volume_b0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_b0[1] ) 
);
DFFCE \reg_volume_b0[0]_ins12270  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_volume_b0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_b0[0] ) 
);
DFFCE \reg_enable_b0[1]_ins12271  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_enable_b0[1]_11 ),
.CLEAR(n84),
.Q(\reg_enable_b0[1] ) 
);
DFFCE \reg_enable_b0[0]_ins12272  (
.D(n2096),
.CLK(clk_3),
.CE(\reg_enable_b0[1]_11 ),
.CLEAR(n84),
.Q(\reg_enable_b0[0] ) 
);
DFFCE reg_noise_enable_b0_ins12273 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10099),
.CLEAR(n84),
.Q(reg_noise_enable_b0) 
);
DFFCE \reg_noise_sel_b0[1]_ins12274  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10099),
.CLEAR(n84),
.Q(\reg_noise_sel_b0[1] ) 
);
DFFCE \reg_noise_sel_b0[0]_ins12275  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10099),
.CLEAR(n84),
.Q(\reg_noise_sel_b0[0] ) 
);
DFFCE \reg_ar_b0[7]_ins12276  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10066),
.CLEAR(n84),
.Q(\reg_ar_b0[7] ) 
);
DFFCE \reg_ar_b0[6]_ins12277  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10066),
.CLEAR(n84),
.Q(\reg_ar_b0[6] ) 
);
DFFCE \reg_ar_b0[5]_ins12278  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10066),
.CLEAR(n84),
.Q(\reg_ar_b0[5] ) 
);
DFFCE \reg_ar_b0[4]_ins12279  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10066),
.CLEAR(n84),
.Q(\reg_ar_b0[4] ) 
);
DFFCE \reg_ar_b0[3]_ins12280  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10066),
.CLEAR(n84),
.Q(\reg_ar_b0[3] ) 
);
DFFCE \reg_ar_b0[2]_ins12281  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10066),
.CLEAR(n84),
.Q(\reg_ar_b0[2] ) 
);
DFFCE \reg_ar_b0[1]_ins12282  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10066),
.CLEAR(n84),
.Q(\reg_ar_b0[1] ) 
);
DFFCE \reg_ar_b0[0]_ins12283  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10066),
.CLEAR(n84),
.Q(\reg_ar_b0[0] ) 
);
DFFCE \reg_dr_b0[7]_ins12284  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10074),
.CLEAR(n84),
.Q(\reg_dr_b0[7] ) 
);
DFFCE \reg_dr_b0[6]_ins12285  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10074),
.CLEAR(n84),
.Q(\reg_dr_b0[6] ) 
);
DFFCE \reg_dr_b0[5]_ins12286  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10074),
.CLEAR(n84),
.Q(\reg_dr_b0[5] ) 
);
DFFCE \reg_dr_b0[4]_ins12287  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10074),
.CLEAR(n84),
.Q(\reg_dr_b0[4] ) 
);
DFFCE \reg_dr_b0[3]_ins12288  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10074),
.CLEAR(n84),
.Q(\reg_dr_b0[3] ) 
);
DFFCE \reg_dr_b0[2]_ins12289  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10074),
.CLEAR(n84),
.Q(\reg_dr_b0[2] ) 
);
DFFCE \reg_dr_b0[1]_ins12290  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10074),
.CLEAR(n84),
.Q(\reg_dr_b0[1] ) 
);
DFFCE \reg_dr_b0[0]_ins12291  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10074),
.CLEAR(n84),
.Q(\reg_dr_b0[0] ) 
);
DFFCE \reg_sr_b0[7]_ins12292  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10082),
.CLEAR(n84),
.Q(\reg_sr_b0[7] ) 
);
DFFCE \reg_sr_b0[6]_ins12293  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10082),
.CLEAR(n84),
.Q(\reg_sr_b0[6] ) 
);
DFFCE \reg_sr_b0[5]_ins12294  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10082),
.CLEAR(n84),
.Q(\reg_sr_b0[5] ) 
);
DFFCE \reg_sr_b0[4]_ins12295  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10082),
.CLEAR(n84),
.Q(\reg_sr_b0[4] ) 
);
DFFCE \reg_sr_b0[3]_ins12296  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10082),
.CLEAR(n84),
.Q(\reg_sr_b0[3] ) 
);
DFFCE \reg_sr_b0[2]_ins12297  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10082),
.CLEAR(n84),
.Q(\reg_sr_b0[2] ) 
);
DFFCE \reg_sr_b0[1]_ins12298  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10082),
.CLEAR(n84),
.Q(\reg_sr_b0[1] ) 
);
DFFCE \reg_sr_b0[0]_ins12299  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10082),
.CLEAR(n84),
.Q(\reg_sr_b0[0] ) 
);
DFFCE \reg_rr_b0[7]_ins12300  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10090),
.CLEAR(n84),
.Q(\reg_rr_b0[7] ) 
);
DFFCE \reg_rr_b0[6]_ins12301  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10090),
.CLEAR(n84),
.Q(\reg_rr_b0[6] ) 
);
DFFCE \reg_rr_b0[5]_ins12302  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10090),
.CLEAR(n84),
.Q(\reg_rr_b0[5] ) 
);
DFFCE \reg_rr_b0[4]_ins12303  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10090),
.CLEAR(n84),
.Q(\reg_rr_b0[4] ) 
);
DFFCE \reg_rr_b0[3]_ins12304  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10090),
.CLEAR(n84),
.Q(\reg_rr_b0[3] ) 
);
DFFCE \reg_rr_b0[2]_ins12305  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10090),
.CLEAR(n84),
.Q(\reg_rr_b0[2] ) 
);
DFFCE \reg_rr_b0[1]_ins12306  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10090),
.CLEAR(n84),
.Q(\reg_rr_b0[1] ) 
);
DFFCE \reg_rr_b0[0]_ins12307  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10090),
.CLEAR(n84),
.Q(\reg_rr_b0[0] ) 
);
DFFCE \reg_sl_b0[5]_ins12308  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10096),
.CLEAR(n84),
.Q(\reg_sl_b0[5] ) 
);
DFFCE \reg_sl_b0[4]_ins12309  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10096),
.CLEAR(n84),
.Q(\reg_sl_b0[4] ) 
);
DFFCE \reg_sl_b0[3]_ins12310  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10096),
.CLEAR(n84),
.Q(\reg_sl_b0[3] ) 
);
DFFCE \reg_sl_b0[2]_ins12311  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10096),
.CLEAR(n84),
.Q(\reg_sl_b0[2] ) 
);
DFFCE \reg_sl_b0[1]_ins12312  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10096),
.CLEAR(n84),
.Q(\reg_sl_b0[1] ) 
);
DFFCE \reg_sl_b0[0]_ins12313  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10096),
.CLEAR(n84),
.Q(\reg_sl_b0[0] ) 
);
DFFCE \reg_wave_length_b0[1]_ins12314  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10101),
.CLEAR(n84),
.Q(\reg_wave_length_b0[1] ) 
);
DFFCE \reg_wave_length_b0[0]_ins12315  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10101),
.CLEAR(n84),
.Q(\reg_wave_length_b0[0] ) 
);
DFFCE \reg_frequency_count_b0[11]_ins12316  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[11] ) 
);
DFFCE \reg_frequency_count_b0[10]_ins12317  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[10] ) 
);
DFFCE \reg_frequency_count_b0[9]_ins12318  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[9] ) 
);
DFFCE \reg_frequency_count_b0[8]_ins12319  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[8] ) 
);
DFFCE \reg_frequency_count_b0[7]_ins12320  (
.D(slot_d_16),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[7] ) 
);
DFFCE \reg_frequency_count_b0[6]_ins12321  (
.D(slot_d_14),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[6] ) 
);
DFFCE \reg_frequency_count_b0[5]_ins12322  (
.D(slot_d_12),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[5] ) 
);
DFFCE \reg_frequency_count_b0[4]_ins12323  (
.D(slot_d_10),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[4] ) 
);
DFFCE \reg_frequency_count_b0[3]_ins12324  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[3] ) 
);
DFFCE \reg_frequency_count_b0[2]_ins12325  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[2] ) 
);
DFFCE \reg_frequency_count_b0[1]_ins12326  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[1] ) 
);
DFFCE \reg_frequency_count_b0[0]_ins12327  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_frequency_count_b0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_b0[0] ) 
);
DFFCE \reg_volume_c0[3]_ins12328  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_volume_c0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_c0[3] ) 
);
DFFCE \reg_volume_c0[2]_ins12329  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_volume_c0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_c0[2] ) 
);
DFFCE \reg_volume_c0[1]_ins12330  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_volume_c0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_c0[1] ) 
);
DFFCE \reg_volume_c0[0]_ins12331  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_volume_c0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_c0[0] ) 
);
DFFCE \reg_enable_c0[1]_ins12332  (
.D(n2159),
.CLK(clk_3),
.CE(\reg_enable_c0[1]_11 ),
.CLEAR(n84),
.Q(\reg_enable_c0[1] ) 
);
DFFCE \reg_enable_c0[0]_ins12333  (
.D(n2160),
.CLK(clk_3),
.CE(\reg_enable_c0[1]_11 ),
.CLEAR(n84),
.Q(\reg_enable_c0[0] ) 
);
DFFCE reg_noise_enable_c0_ins12334 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10142),
.CLEAR(n84),
.Q(reg_noise_enable_c0) 
);
DFFCE \reg_noise_sel_c0[1]_ins12335  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10142),
.CLEAR(n84),
.Q(\reg_noise_sel_c0[1] ) 
);
DFFCE \reg_noise_sel_c0[0]_ins12336  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10142),
.CLEAR(n84),
.Q(\reg_noise_sel_c0[0] ) 
);
DFFCE \reg_ar_c0[7]_ins12337  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10109),
.CLEAR(n84),
.Q(\reg_ar_c0[7] ) 
);
DFFCE \reg_ar_c0[6]_ins12338  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10109),
.CLEAR(n84),
.Q(\reg_ar_c0[6] ) 
);
DFFCE \reg_ar_c0[5]_ins12339  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10109),
.CLEAR(n84),
.Q(\reg_ar_c0[5] ) 
);
DFFCE \reg_ar_c0[4]_ins12340  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10109),
.CLEAR(n84),
.Q(\reg_ar_c0[4] ) 
);
DFFCE \reg_ar_c0[3]_ins12341  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10109),
.CLEAR(n84),
.Q(\reg_ar_c0[3] ) 
);
DFFCE \reg_ar_c0[2]_ins12342  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10109),
.CLEAR(n84),
.Q(\reg_ar_c0[2] ) 
);
DFFCE \reg_ar_c0[1]_ins12343  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10109),
.CLEAR(n84),
.Q(\reg_ar_c0[1] ) 
);
DFFCE \reg_ar_c0[0]_ins12344  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10109),
.CLEAR(n84),
.Q(\reg_ar_c0[0] ) 
);
DFFCE \reg_dr_c0[7]_ins12345  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10117),
.CLEAR(n84),
.Q(\reg_dr_c0[7] ) 
);
DFFCE \reg_dr_c0[6]_ins12346  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10117),
.CLEAR(n84),
.Q(\reg_dr_c0[6] ) 
);
DFFCE \reg_dr_c0[5]_ins12347  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10117),
.CLEAR(n84),
.Q(\reg_dr_c0[5] ) 
);
DFFCE \reg_dr_c0[4]_ins12348  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10117),
.CLEAR(n84),
.Q(\reg_dr_c0[4] ) 
);
DFFCE \reg_dr_c0[3]_ins12349  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10117),
.CLEAR(n84),
.Q(\reg_dr_c0[3] ) 
);
DFFCE \reg_dr_c0[2]_ins12350  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10117),
.CLEAR(n84),
.Q(\reg_dr_c0[2] ) 
);
DFFCE \reg_dr_c0[1]_ins12351  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10117),
.CLEAR(n84),
.Q(\reg_dr_c0[1] ) 
);
DFFCE \reg_dr_c0[0]_ins12352  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10117),
.CLEAR(n84),
.Q(\reg_dr_c0[0] ) 
);
DFFCE \reg_sr_c0[7]_ins12353  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10125),
.CLEAR(n84),
.Q(\reg_sr_c0[7] ) 
);
DFFCE \reg_sr_c0[6]_ins12354  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10125),
.CLEAR(n84),
.Q(\reg_sr_c0[6] ) 
);
DFFCE \reg_sr_c0[5]_ins12355  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10125),
.CLEAR(n84),
.Q(\reg_sr_c0[5] ) 
);
DFFCE \reg_sr_c0[4]_ins12356  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10125),
.CLEAR(n84),
.Q(\reg_sr_c0[4] ) 
);
DFFCE \reg_sr_c0[3]_ins12357  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10125),
.CLEAR(n84),
.Q(\reg_sr_c0[3] ) 
);
DFFCE \reg_sr_c0[2]_ins12358  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10125),
.CLEAR(n84),
.Q(\reg_sr_c0[2] ) 
);
DFFCE \reg_sr_c0[1]_ins12359  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10125),
.CLEAR(n84),
.Q(\reg_sr_c0[1] ) 
);
DFFCE \reg_sr_c0[0]_ins12360  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10125),
.CLEAR(n84),
.Q(\reg_sr_c0[0] ) 
);
DFFCE \reg_rr_c0[7]_ins12361  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10133),
.CLEAR(n84),
.Q(\reg_rr_c0[7] ) 
);
DFFCE \reg_rr_c0[6]_ins12362  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10133),
.CLEAR(n84),
.Q(\reg_rr_c0[6] ) 
);
DFFCE \reg_rr_c0[5]_ins12363  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10133),
.CLEAR(n84),
.Q(\reg_rr_c0[5] ) 
);
DFFCE \reg_rr_c0[4]_ins12364  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10133),
.CLEAR(n84),
.Q(\reg_rr_c0[4] ) 
);
DFFCE \reg_rr_c0[3]_ins12365  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10133),
.CLEAR(n84),
.Q(\reg_rr_c0[3] ) 
);
DFFCE \reg_rr_c0[2]_ins12366  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10133),
.CLEAR(n84),
.Q(\reg_rr_c0[2] ) 
);
DFFCE \reg_rr_c0[1]_ins12367  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10133),
.CLEAR(n84),
.Q(\reg_rr_c0[1] ) 
);
DFFCE \reg_rr_c0[0]_ins12368  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10133),
.CLEAR(n84),
.Q(\reg_rr_c0[0] ) 
);
DFFCE \reg_sl_c0[5]_ins12369  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10139),
.CLEAR(n84),
.Q(\reg_sl_c0[5] ) 
);
DFFCE \reg_sl_c0[4]_ins12370  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10139),
.CLEAR(n84),
.Q(\reg_sl_c0[4] ) 
);
DFFCE \reg_sl_c0[3]_ins12371  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10139),
.CLEAR(n84),
.Q(\reg_sl_c0[3] ) 
);
DFFCE \reg_sl_c0[2]_ins12372  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10139),
.CLEAR(n84),
.Q(\reg_sl_c0[2] ) 
);
DFFCE \reg_sl_c0[1]_ins12373  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10139),
.CLEAR(n84),
.Q(\reg_sl_c0[1] ) 
);
DFFCE \reg_sl_c0[0]_ins12374  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10139),
.CLEAR(n84),
.Q(\reg_sl_c0[0] ) 
);
DFFCE \reg_wave_length_c0[1]_ins12375  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10144),
.CLEAR(n84),
.Q(\reg_wave_length_c0[1] ) 
);
DFFCE \reg_wave_length_c0[0]_ins12376  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10144),
.CLEAR(n84),
.Q(\reg_wave_length_c0[0] ) 
);
DFFCE \reg_frequency_count_c0[11]_ins12377  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[11] ) 
);
DFFCE \reg_frequency_count_c0[10]_ins12378  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[10] ) 
);
DFFCE \reg_frequency_count_c0[9]_ins12379  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[9] ) 
);
DFFCE \reg_frequency_count_c0[8]_ins12380  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[8] ) 
);
DFFCE \reg_frequency_count_c0[7]_ins12381  (
.D(slot_d_16),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[7] ) 
);
DFFCE \reg_frequency_count_c0[6]_ins12382  (
.D(slot_d_14),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[6] ) 
);
DFFCE \reg_frequency_count_c0[5]_ins12383  (
.D(slot_d_12),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[5] ) 
);
DFFCE \reg_frequency_count_c0[4]_ins12384  (
.D(slot_d_10),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[4] ) 
);
DFFCE \reg_frequency_count_c0[3]_ins12385  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[3] ) 
);
DFFCE \reg_frequency_count_c0[2]_ins12386  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[2] ) 
);
DFFCE \reg_frequency_count_c0[1]_ins12387  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[1] ) 
);
DFFCE \reg_frequency_count_c0[0]_ins12388  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_frequency_count_c0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_c0[0] ) 
);
DFFCE \reg_volume_d0[3]_ins12389  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_volume_d0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_d0[3] ) 
);
DFFCE \reg_volume_d0[2]_ins12390  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_volume_d0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_d0[2] ) 
);
DFFCE \reg_volume_d0[1]_ins12391  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_volume_d0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_d0[1] ) 
);
DFFCE \reg_volume_d0[0]_ins12392  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_volume_d0[3]_11 ),
.CLEAR(n84),
.Q(\reg_volume_d0[0] ) 
);
DFFCE \reg_enable_d0[1]_ins12393  (
.D(n2223),
.CLK(clk_3),
.CE(\reg_enable_d0[1]_11 ),
.CLEAR(n84),
.Q(\reg_enable_d0[1] ) 
);
DFFCE \reg_enable_d0[0]_ins12394  (
.D(n2224),
.CLK(clk_3),
.CE(\reg_enable_d0[1]_11 ),
.CLEAR(n84),
.Q(\reg_enable_d0[0] ) 
);
DFFCE reg_noise_enable_d0_ins12395 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10177),
.CLEAR(n84),
.Q(reg_noise_enable_d0) 
);
DFFCE \reg_noise_sel_d0[1]_ins12396  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10177),
.CLEAR(n84),
.Q(\reg_noise_sel_d0[1] ) 
);
DFFCE \reg_noise_sel_d0[0]_ins12397  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10177),
.CLEAR(n84),
.Q(\reg_noise_sel_d0[0] ) 
);
DFFCE \reg_dr_d0[7]_ins12406  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10152),
.CLEAR(n84),
.Q(\reg_dr_d0[7] ) 
);
DFFCE \reg_dr_d0[6]_ins12407  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10152),
.CLEAR(n84),
.Q(\reg_dr_d0[6] ) 
);
DFFCE \reg_dr_d0[5]_ins12408  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10152),
.CLEAR(n84),
.Q(\reg_dr_d0[5] ) 
);
DFFCE \reg_dr_d0[4]_ins12409  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10152),
.CLEAR(n84),
.Q(\reg_dr_d0[4] ) 
);
DFFCE \reg_dr_d0[3]_ins12410  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10152),
.CLEAR(n84),
.Q(\reg_dr_d0[3] ) 
);
DFFCE \reg_dr_d0[2]_ins12411  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10152),
.CLEAR(n84),
.Q(\reg_dr_d0[2] ) 
);
DFFCE \reg_dr_d0[1]_ins12412  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10152),
.CLEAR(n84),
.Q(\reg_dr_d0[1] ) 
);
DFFCE \reg_dr_d0[0]_ins12413  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10152),
.CLEAR(n84),
.Q(\reg_dr_d0[0] ) 
);
DFFCE \reg_sr_d0[7]_ins12414  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10160),
.CLEAR(n84),
.Q(\reg_sr_d0[7] ) 
);
DFFCE \reg_sr_d0[6]_ins12415  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10160),
.CLEAR(n84),
.Q(\reg_sr_d0[6] ) 
);
DFFCE \reg_sr_d0[5]_ins12416  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10160),
.CLEAR(n84),
.Q(\reg_sr_d0[5] ) 
);
DFFCE \reg_sr_d0[4]_ins12417  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10160),
.CLEAR(n84),
.Q(\reg_sr_d0[4] ) 
);
DFFCE \reg_sr_d0[3]_ins12418  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10160),
.CLEAR(n84),
.Q(\reg_sr_d0[3] ) 
);
DFFCE \reg_sr_d0[2]_ins12419  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10160),
.CLEAR(n84),
.Q(\reg_sr_d0[2] ) 
);
DFFCE \reg_sr_d0[1]_ins12420  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10160),
.CLEAR(n84),
.Q(\reg_sr_d0[1] ) 
);
DFFCE \reg_sr_d0[0]_ins12421  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10160),
.CLEAR(n84),
.Q(\reg_sr_d0[0] ) 
);
DFFCE \reg_rr_d0[7]_ins12422  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10168),
.CLEAR(n84),
.Q(\reg_rr_d0[7] ) 
);
DFFCE \reg_rr_d0[6]_ins12423  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10168),
.CLEAR(n84),
.Q(\reg_rr_d0[6] ) 
);
DFFCE \reg_rr_d0[5]_ins12424  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10168),
.CLEAR(n84),
.Q(\reg_rr_d0[5] ) 
);
DFFCE \reg_rr_d0[4]_ins12425  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10168),
.CLEAR(n84),
.Q(\reg_rr_d0[4] ) 
);
DFFCE \reg_rr_d0[3]_ins12426  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10168),
.CLEAR(n84),
.Q(\reg_rr_d0[3] ) 
);
DFFCE \reg_rr_d0[2]_ins12427  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10168),
.CLEAR(n84),
.Q(\reg_rr_d0[2] ) 
);
DFFCE \reg_rr_d0[1]_ins12428  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10168),
.CLEAR(n84),
.Q(\reg_rr_d0[1] ) 
);
DFFCE \reg_rr_d0[0]_ins12429  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10168),
.CLEAR(n84),
.Q(\reg_rr_d0[0] ) 
);
DFFCE \reg_sl_d0[5]_ins12430  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10174),
.CLEAR(n84),
.Q(\reg_sl_d0[5] ) 
);
DFFCE \reg_sl_d0[4]_ins12431  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10174),
.CLEAR(n84),
.Q(\reg_sl_d0[4] ) 
);
DFFCE \reg_sl_d0[3]_ins12432  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10174),
.CLEAR(n84),
.Q(\reg_sl_d0[3] ) 
);
DFFCE \reg_sl_d0[2]_ins12433  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10174),
.CLEAR(n84),
.Q(\reg_sl_d0[2] ) 
);
DFFCE \reg_sl_d0[1]_ins12434  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10174),
.CLEAR(n84),
.Q(\reg_sl_d0[1] ) 
);
DFFCE \reg_sl_d0[0]_ins12435  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10174),
.CLEAR(n84),
.Q(\reg_sl_d0[0] ) 
);
DFFCE \reg_wave_length_d0[1]_ins12436  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10179),
.CLEAR(n84),
.Q(\reg_wave_length_d0[1] ) 
);
DFFCE \reg_wave_length_d0[0]_ins12437  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10179),
.CLEAR(n84),
.Q(\reg_wave_length_d0[0] ) 
);
DFFCE \reg_frequency_count_d0[11]_ins12438  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[11] ) 
);
DFFCE \reg_frequency_count_d0[10]_ins12439  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[10] ) 
);
DFFCE \reg_frequency_count_d0[9]_ins12440  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[9] ) 
);
DFFCE \reg_frequency_count_d0[8]_ins12441  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[11]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[8] ) 
);
DFFCE \reg_frequency_count_d0[7]_ins12442  (
.D(slot_d_16),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[7] ) 
);
DFFCE \reg_frequency_count_d0[6]_ins12443  (
.D(slot_d_14),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[6] ) 
);
DFFCE \reg_frequency_count_d0[5]_ins12444  (
.D(slot_d_12),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[5] ) 
);
DFFCE \reg_frequency_count_d0[4]_ins12445  (
.D(slot_d_10),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[4] ) 
);
DFFCE \reg_frequency_count_d0[3]_ins12446  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[3] ) 
);
DFFCE \reg_frequency_count_d0[2]_ins12447  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[2] ) 
);
DFFCE \reg_frequency_count_d0[1]_ins12448  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[1] ) 
);
DFFCE \reg_frequency_count_d0[0]_ins12449  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\reg_frequency_count_d0[7]_11 ),
.CLEAR(n84),
.Q(\reg_frequency_count_d0[0] ) 
);
DFFCE \reg_volume_e0[3]_ins12450  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10195),
.CLEAR(n84),
.Q(\reg_volume_e0[3] ) 
);
DFFCE \reg_volume_e0[2]_ins12451  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10195),
.CLEAR(n84),
.Q(\reg_volume_e0[2] ) 
);
DFFCE \reg_volume_e0[1]_ins12452  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10195),
.CLEAR(n84),
.Q(\reg_volume_e0[1] ) 
);
DFFCE \reg_volume_e0[0]_ins12453  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10195),
.CLEAR(n84),
.Q(\reg_volume_e0[0] ) 
);
DFFCE \reg_enable_e0[1]_ins12454  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10197),
.CLEAR(n84),
.Q(\reg_enable_e0[1] ) 
);
DFFCE \reg_enable_e0[0]_ins12455  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10197),
.CLEAR(n84),
.Q(\reg_enable_e0[0] ) 
);
DFFCE reg_noise_enable_e0_ins12456 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10238),
.CLEAR(n84),
.Q(reg_noise_enable_e0) 
);
DFFCE \reg_noise_sel_e0[1]_ins12457  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10238),
.CLEAR(n84),
.Q(\reg_noise_sel_e0[1] ) 
);
DFFCE \reg_noise_sel_e0[0]_ins12458  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10238),
.CLEAR(n84),
.Q(\reg_noise_sel_e0[0] ) 
);
DFFCE \reg_ar_e0[7]_ins12459  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10205),
.CLEAR(n84),
.Q(\reg_ar_e0[7] ) 
);
DFFCE \reg_ar_e0[6]_ins12460  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10205),
.CLEAR(n84),
.Q(\reg_ar_e0[6] ) 
);
DFFCE \reg_ar_e0[5]_ins12461  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10205),
.CLEAR(n84),
.Q(\reg_ar_e0[5] ) 
);
DFFCE \reg_ar_e0[4]_ins12462  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10205),
.CLEAR(n84),
.Q(\reg_ar_e0[4] ) 
);
DFFCE \reg_ar_e0[3]_ins12463  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10205),
.CLEAR(n84),
.Q(\reg_ar_e0[3] ) 
);
DFFCE \reg_ar_e0[2]_ins12464  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10205),
.CLEAR(n84),
.Q(\reg_ar_e0[2] ) 
);
DFFCE \reg_ar_e0[1]_ins12465  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10205),
.CLEAR(n84),
.Q(\reg_ar_e0[1] ) 
);
DFFCE \reg_ar_e0[0]_ins12466  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10205),
.CLEAR(n84),
.Q(\reg_ar_e0[0] ) 
);
DFFCE \reg_dr_e0[7]_ins12467  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10213),
.CLEAR(n84),
.Q(\reg_dr_e0[7] ) 
);
DFFCE \reg_dr_e0[6]_ins12468  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10213),
.CLEAR(n84),
.Q(\reg_dr_e0[6] ) 
);
DFFCE \reg_dr_e0[5]_ins12469  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10213),
.CLEAR(n84),
.Q(\reg_dr_e0[5] ) 
);
DFFCE \reg_dr_e0[4]_ins12470  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10213),
.CLEAR(n84),
.Q(\reg_dr_e0[4] ) 
);
DFFCE \reg_dr_e0[3]_ins12471  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10213),
.CLEAR(n84),
.Q(\reg_dr_e0[3] ) 
);
DFFCE \reg_dr_e0[2]_ins12472  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10213),
.CLEAR(n84),
.Q(\reg_dr_e0[2] ) 
);
DFFCE \reg_dr_e0[1]_ins12473  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10213),
.CLEAR(n84),
.Q(\reg_dr_e0[1] ) 
);
DFFCE \reg_dr_e0[0]_ins12474  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10213),
.CLEAR(n84),
.Q(\reg_dr_e0[0] ) 
);
DFFCE \reg_sr_e0[7]_ins12475  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10221),
.CLEAR(n84),
.Q(\reg_sr_e0[7] ) 
);
DFFCE \reg_sr_e0[6]_ins12476  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10221),
.CLEAR(n84),
.Q(\reg_sr_e0[6] ) 
);
DFFCE \reg_sr_e0[5]_ins12477  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10221),
.CLEAR(n84),
.Q(\reg_sr_e0[5] ) 
);
DFFCE \reg_sr_e0[4]_ins12478  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10221),
.CLEAR(n84),
.Q(\reg_sr_e0[4] ) 
);
DFFCE \reg_sr_e0[3]_ins12479  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10221),
.CLEAR(n84),
.Q(\reg_sr_e0[3] ) 
);
DFFCE \reg_sr_e0[2]_ins12480  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10221),
.CLEAR(n84),
.Q(\reg_sr_e0[2] ) 
);
DFFCE \reg_sr_e0[1]_ins12481  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10221),
.CLEAR(n84),
.Q(\reg_sr_e0[1] ) 
);
DFFCE \reg_sr_e0[0]_ins12482  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10221),
.CLEAR(n84),
.Q(\reg_sr_e0[0] ) 
);
DFFCE \reg_rr_e0[7]_ins12483  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10229),
.CLEAR(n84),
.Q(\reg_rr_e0[7] ) 
);
DFFCE \reg_rr_e0[6]_ins12484  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10229),
.CLEAR(n84),
.Q(\reg_rr_e0[6] ) 
);
DFFCE \reg_rr_e0[5]_ins12485  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10229),
.CLEAR(n84),
.Q(\reg_rr_e0[5] ) 
);
DFFCE \reg_rr_e0[4]_ins12486  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10229),
.CLEAR(n84),
.Q(\reg_rr_e0[4] ) 
);
DFFCE \reg_rr_e0[3]_ins12487  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10229),
.CLEAR(n84),
.Q(\reg_rr_e0[3] ) 
);
DFFCE \reg_rr_e0[2]_ins12488  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10229),
.CLEAR(n84),
.Q(\reg_rr_e0[2] ) 
);
DFFCE \reg_rr_e0[1]_ins12489  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10229),
.CLEAR(n84),
.Q(\reg_rr_e0[1] ) 
);
DFFCE \reg_rr_e0[0]_ins12490  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10229),
.CLEAR(n84),
.Q(\reg_rr_e0[0] ) 
);
DFFCE \reg_sl_e0[5]_ins12491  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10235),
.CLEAR(n84),
.Q(\reg_sl_e0[5] ) 
);
DFFCE \reg_sl_e0[4]_ins12492  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10235),
.CLEAR(n84),
.Q(\reg_sl_e0[4] ) 
);
DFFCE \reg_sl_e0[3]_ins12493  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10235),
.CLEAR(n84),
.Q(\reg_sl_e0[3] ) 
);
DFFCE \reg_sl_e0[2]_ins12494  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10235),
.CLEAR(n84),
.Q(\reg_sl_e0[2] ) 
);
DFFCE \reg_sl_e0[1]_ins12495  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10235),
.CLEAR(n84),
.Q(\reg_sl_e0[1] ) 
);
DFFCE \reg_sl_e0[0]_ins12496  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10235),
.CLEAR(n84),
.Q(\reg_sl_e0[0] ) 
);
DFFCE \reg_wave_length_e0[1]_ins12497  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10240),
.CLEAR(n84),
.Q(\reg_wave_length_e0[1] ) 
);
DFFCE \reg_wave_length_e0[0]_ins12498  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10240),
.CLEAR(n84),
.Q(\reg_wave_length_e0[0] ) 
);
DFFCE \reg_frequency_count_e0[11]_ins12499  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10183),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[11] ) 
);
DFFCE \reg_frequency_count_e0[10]_ins12500  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10183),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[10] ) 
);
DFFCE \reg_frequency_count_e0[9]_ins12501  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10183),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[9] ) 
);
DFFCE \reg_frequency_count_e0[8]_ins12502  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10183),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[8] ) 
);
DFFCE \reg_frequency_count_e0[7]_ins12503  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10191),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[7] ) 
);
DFFCE \reg_frequency_count_e0[6]_ins12504  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10191),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[6] ) 
);
DFFCE \reg_frequency_count_e0[5]_ins12505  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10191),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[5] ) 
);
DFFCE \reg_frequency_count_e0[4]_ins12506  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10191),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[4] ) 
);
DFFCE \reg_frequency_count_e0[3]_ins12507  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10191),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[3] ) 
);
DFFCE \reg_frequency_count_e0[2]_ins12508  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10191),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[2] ) 
);
DFFCE \reg_frequency_count_e0[1]_ins12509  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10191),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[1] ) 
);
DFFCE \reg_frequency_count_e0[0]_ins12510  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10191),
.CLEAR(n84),
.Q(\reg_frequency_count_e0[0] ) 
);
DFFCE \ff_reg_volume_a1[3]_ins12511  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10256),
.CLEAR(n84),
.Q(\ff_reg_volume_a1[3] ) 
);
DFFCE \ff_reg_volume_a1[2]_ins12512  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10256),
.CLEAR(n84),
.Q(\ff_reg_volume_a1[2] ) 
);
DFFCE \ff_reg_volume_a1[1]_ins12513  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10256),
.CLEAR(n84),
.Q(\ff_reg_volume_a1[1] ) 
);
DFFCE \ff_reg_volume_a1[0]_ins12514  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10256),
.CLEAR(n84),
.Q(\ff_reg_volume_a1[0] ) 
);
DFFCE \ff_reg_enable_a1[1]_ins12515  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10263),
.CLEAR(n84),
.Q(\ff_reg_enable_a1[1] ) 
);
DFFCE \ff_reg_enable_a1[0]_ins12516  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10263),
.CLEAR(n84),
.Q(\ff_reg_enable_a1[0] ) 
);
DFFCE ff_reg_noise_enable_a1_ins12517 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10304),
.CLEAR(n84),
.Q(ff_reg_noise_enable_a1) 
);
DFFCE \ff_reg_noise_sel_a1[1]_ins12518  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10304),
.CLEAR(n84),
.Q(\ff_reg_noise_sel_a1[1] ) 
);
DFFCE \ff_reg_noise_sel_a1[0]_ins12519  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10304),
.CLEAR(n84),
.Q(\ff_reg_noise_sel_a1[0] ) 
);
DFFPE ff_reg_clone_frequency_a1_ins12520 (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10263),
.PRESET(n84),
.Q(ff_reg_clone_frequency_a1) 
);
DFFPE ff_reg_clone_adsr_a1_ins12521 (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10263),
.PRESET(n84),
.Q(ff_reg_clone_adsr_a1) 
);
DFFPE ff_reg_clone_noise_a1_ins12522 (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10263),
.PRESET(n84),
.Q(ff_reg_clone_noise_a1) 
);
DFFPE ff_reg_clone_wave_a1_ins12523 (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10263),
.PRESET(n84),
.Q(ff_reg_clone_wave_a1) 
);
DFFPE ff_reg_clone_key_a1_ins12524 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10263),
.PRESET(n84),
.Q(ff_reg_clone_key_a1) 
);
DFFCE \ff_reg_ar_a1[7]_ins12525  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10271),
.CLEAR(n84),
.Q(\ff_reg_ar_a1[7] ) 
);
DFFCE \ff_reg_ar_a1[6]_ins12526  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10271),
.CLEAR(n84),
.Q(\ff_reg_ar_a1[6] ) 
);
DFFCE \ff_reg_ar_a1[5]_ins12527  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10271),
.CLEAR(n84),
.Q(\ff_reg_ar_a1[5] ) 
);
DFFCE \ff_reg_ar_a1[4]_ins12528  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10271),
.CLEAR(n84),
.Q(\ff_reg_ar_a1[4] ) 
);
DFFCE \ff_reg_ar_a1[3]_ins12529  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10271),
.CLEAR(n84),
.Q(\ff_reg_ar_a1[3] ) 
);
DFFCE \ff_reg_ar_a1[2]_ins12530  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10271),
.CLEAR(n84),
.Q(\ff_reg_ar_a1[2] ) 
);
DFFCE \ff_reg_ar_a1[1]_ins12531  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10271),
.CLEAR(n84),
.Q(\ff_reg_ar_a1[1] ) 
);
DFFCE \ff_reg_ar_a1[0]_ins12532  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10271),
.CLEAR(n84),
.Q(\ff_reg_ar_a1[0] ) 
);
DFFCE \ff_reg_dr_a1[7]_ins12533  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10279),
.CLEAR(n84),
.Q(\ff_reg_dr_a1[7] ) 
);
DFFCE \ff_reg_dr_a1[6]_ins12534  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10279),
.CLEAR(n84),
.Q(\ff_reg_dr_a1[6] ) 
);
DFFCE \ff_reg_dr_a1[5]_ins12535  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10279),
.CLEAR(n84),
.Q(\ff_reg_dr_a1[5] ) 
);
DFFCE \ff_reg_dr_a1[4]_ins12536  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10279),
.CLEAR(n84),
.Q(\ff_reg_dr_a1[4] ) 
);
DFFCE \ff_reg_dr_a1[3]_ins12537  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10279),
.CLEAR(n84),
.Q(\ff_reg_dr_a1[3] ) 
);
DFFCE \ff_reg_dr_a1[2]_ins12538  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10279),
.CLEAR(n84),
.Q(\ff_reg_dr_a1[2] ) 
);
DFFCE \ff_reg_dr_a1[1]_ins12539  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10279),
.CLEAR(n84),
.Q(\ff_reg_dr_a1[1] ) 
);
DFFCE \ff_reg_dr_a1[0]_ins12540  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10279),
.CLEAR(n84),
.Q(\ff_reg_dr_a1[0] ) 
);
DFFCE \ff_reg_sr_a1[7]_ins12541  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10287),
.CLEAR(n84),
.Q(\ff_reg_sr_a1[7] ) 
);
DFFCE \ff_reg_sr_a1[6]_ins12542  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10287),
.CLEAR(n84),
.Q(\ff_reg_sr_a1[6] ) 
);
DFFCE \ff_reg_sr_a1[5]_ins12543  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10287),
.CLEAR(n84),
.Q(\ff_reg_sr_a1[5] ) 
);
DFFCE \ff_reg_sr_a1[4]_ins12544  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10287),
.CLEAR(n84),
.Q(\ff_reg_sr_a1[4] ) 
);
DFFCE \ff_reg_sr_a1[3]_ins12545  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10287),
.CLEAR(n84),
.Q(\ff_reg_sr_a1[3] ) 
);
DFFCE \ff_reg_sr_a1[2]_ins12546  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10287),
.CLEAR(n84),
.Q(\ff_reg_sr_a1[2] ) 
);
DFFCE \ff_reg_sr_a1[1]_ins12547  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10287),
.CLEAR(n84),
.Q(\ff_reg_sr_a1[1] ) 
);
DFFCE \ff_reg_sr_a1[0]_ins12548  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10287),
.CLEAR(n84),
.Q(\ff_reg_sr_a1[0] ) 
);
DFFCE \ff_reg_rr_a1[7]_ins12549  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10295),
.CLEAR(n84),
.Q(\ff_reg_rr_a1[7] ) 
);
DFFCE \ff_reg_rr_a1[6]_ins12550  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10295),
.CLEAR(n84),
.Q(\ff_reg_rr_a1[6] ) 
);
DFFCE \ff_reg_rr_a1[5]_ins12551  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10295),
.CLEAR(n84),
.Q(\ff_reg_rr_a1[5] ) 
);
DFFCE \ff_reg_rr_a1[4]_ins12552  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10295),
.CLEAR(n84),
.Q(\ff_reg_rr_a1[4] ) 
);
DFFCE \ff_reg_rr_a1[3]_ins12553  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10295),
.CLEAR(n84),
.Q(\ff_reg_rr_a1[3] ) 
);
DFFCE \ff_reg_rr_a1[2]_ins12554  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10295),
.CLEAR(n84),
.Q(\ff_reg_rr_a1[2] ) 
);
DFFCE \ff_reg_rr_a1[1]_ins12555  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10295),
.CLEAR(n84),
.Q(\ff_reg_rr_a1[1] ) 
);
DFFCE \ff_reg_rr_a1[0]_ins12556  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10295),
.CLEAR(n84),
.Q(\ff_reg_rr_a1[0] ) 
);
DFFCE \ff_reg_sl_a1[5]_ins12557  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10301),
.CLEAR(n84),
.Q(\ff_reg_sl_a1[5] ) 
);
DFFCE \ff_reg_sl_a1[4]_ins12558  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10301),
.CLEAR(n84),
.Q(\ff_reg_sl_a1[4] ) 
);
DFFCE \ff_reg_sl_a1[3]_ins12559  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10301),
.CLEAR(n84),
.Q(\ff_reg_sl_a1[3] ) 
);
DFFCE \ff_reg_sl_a1[2]_ins12560  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10301),
.CLEAR(n84),
.Q(\ff_reg_sl_a1[2] ) 
);
DFFCE \ff_reg_sl_a1[1]_ins12561  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10301),
.CLEAR(n84),
.Q(\ff_reg_sl_a1[1] ) 
);
DFFCE \ff_reg_sl_a1[0]_ins12562  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10301),
.CLEAR(n84),
.Q(\ff_reg_sl_a1[0] ) 
);
DFFCE \ff_reg_wave_length_a1[1]_ins12563  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10306),
.CLEAR(n84),
.Q(\ff_reg_wave_length_a1[1] ) 
);
DFFCE \ff_reg_wave_length_a1[0]_ins12564  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10306),
.CLEAR(n84),
.Q(\ff_reg_wave_length_a1[0] ) 
);
DFFCE \ff_reg_frequency_count_a1[11]_ins12565  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10244),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[11] ) 
);
DFFCE \ff_reg_frequency_count_a1[10]_ins12566  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10244),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[10] ) 
);
DFFCE \ff_reg_frequency_count_a1[9]_ins12567  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10244),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[9] ) 
);
DFFCE \ff_reg_frequency_count_a1[8]_ins12568  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10244),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[8] ) 
);
DFFCE \ff_reg_frequency_count_a1[7]_ins12569  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10252),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[7] ) 
);
DFFCE \ff_reg_frequency_count_a1[6]_ins12570  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10252),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[6] ) 
);
DFFCE \ff_reg_frequency_count_a1[5]_ins12571  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10252),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[5] ) 
);
DFFCE \ff_reg_frequency_count_a1[4]_ins12572  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10252),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[4] ) 
);
DFFCE \ff_reg_frequency_count_a1[3]_ins12573  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10252),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[3] ) 
);
DFFCE \ff_reg_frequency_count_a1[2]_ins12574  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10252),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[2] ) 
);
DFFCE \ff_reg_frequency_count_a1[1]_ins12575  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10252),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[1] ) 
);
DFFCE \ff_reg_frequency_count_a1[0]_ins12576  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10252),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[0] ) 
);
DFFCE \ff_reg_volume_b1[3]_ins12577  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10322),
.CLEAR(n84),
.Q(\ff_reg_volume_b1[3] ) 
);
DFFCE \ff_reg_volume_b1[2]_ins12578  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10322),
.CLEAR(n84),
.Q(\ff_reg_volume_b1[2] ) 
);
DFFCE \ff_reg_volume_b1[1]_ins12579  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10322),
.CLEAR(n84),
.Q(\ff_reg_volume_b1[1] ) 
);
DFFCE \ff_reg_volume_b1[0]_ins12580  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10322),
.CLEAR(n84),
.Q(\ff_reg_volume_b1[0] ) 
);
DFFCE \ff_reg_enable_b1[1]_ins12581  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10329),
.CLEAR(n84),
.Q(\ff_reg_enable_b1[1] ) 
);
DFFCE \ff_reg_enable_b1[0]_ins12582  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10329),
.CLEAR(n84),
.Q(\ff_reg_enable_b1[0] ) 
);
DFFCE ff_reg_noise_enable_b1_ins12583 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10370),
.CLEAR(n84),
.Q(ff_reg_noise_enable_b1) 
);
DFFCE \ff_reg_noise_sel_b1[1]_ins12584  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10370),
.CLEAR(n84),
.Q(\ff_reg_noise_sel_b1[1] ) 
);
DFFCE \ff_reg_noise_sel_b1[0]_ins12585  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10370),
.CLEAR(n84),
.Q(\ff_reg_noise_sel_b1[0] ) 
);
DFFPE ff_reg_clone_frequency_b1_ins12586 (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10329),
.PRESET(n84),
.Q(ff_reg_clone_frequency_b1) 
);
DFFPE ff_reg_clone_adsr_b1_ins12587 (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10329),
.PRESET(n84),
.Q(ff_reg_clone_adsr_b1) 
);
DFFPE ff_reg_clone_noise_b1_ins12588 (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10329),
.PRESET(n84),
.Q(ff_reg_clone_noise_b1) 
);
DFFPE ff_reg_clone_wave_b1_ins12589 (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10329),
.PRESET(n84),
.Q(ff_reg_clone_wave_b1) 
);
DFFPE ff_reg_clone_key_b1_ins12590 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10329),
.PRESET(n84),
.Q(ff_reg_clone_key_b1) 
);
DFFCE \ff_reg_ar_b1[7]_ins12591  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10337),
.CLEAR(n84),
.Q(\ff_reg_ar_b1[7] ) 
);
DFFCE \ff_reg_ar_b1[6]_ins12592  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10337),
.CLEAR(n84),
.Q(\ff_reg_ar_b1[6] ) 
);
DFFCE \ff_reg_ar_b1[5]_ins12593  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10337),
.CLEAR(n84),
.Q(\ff_reg_ar_b1[5] ) 
);
DFFCE \ff_reg_ar_b1[4]_ins12594  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10337),
.CLEAR(n84),
.Q(\ff_reg_ar_b1[4] ) 
);
DFFCE \ff_reg_ar_b1[3]_ins12595  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10337),
.CLEAR(n84),
.Q(\ff_reg_ar_b1[3] ) 
);
DFFCE \ff_reg_ar_b1[2]_ins12596  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10337),
.CLEAR(n84),
.Q(\ff_reg_ar_b1[2] ) 
);
DFFCE \ff_reg_ar_b1[1]_ins12597  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10337),
.CLEAR(n84),
.Q(\ff_reg_ar_b1[1] ) 
);
DFFCE \ff_reg_ar_b1[0]_ins12598  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10337),
.CLEAR(n84),
.Q(\ff_reg_ar_b1[0] ) 
);
DFFCE \ff_reg_dr_b1[7]_ins12599  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10345),
.CLEAR(n84),
.Q(\ff_reg_dr_b1[7] ) 
);
DFFCE \ff_reg_dr_b1[6]_ins12600  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10345),
.CLEAR(n84),
.Q(\ff_reg_dr_b1[6] ) 
);
DFFCE \ff_reg_dr_b1[5]_ins12601  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10345),
.CLEAR(n84),
.Q(\ff_reg_dr_b1[5] ) 
);
DFFCE \ff_reg_dr_b1[4]_ins12602  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10345),
.CLEAR(n84),
.Q(\ff_reg_dr_b1[4] ) 
);
DFFCE \ff_reg_dr_b1[3]_ins12603  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10345),
.CLEAR(n84),
.Q(\ff_reg_dr_b1[3] ) 
);
DFFCE \ff_reg_dr_b1[2]_ins12604  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10345),
.CLEAR(n84),
.Q(\ff_reg_dr_b1[2] ) 
);
DFFCE \ff_reg_dr_b1[1]_ins12605  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10345),
.CLEAR(n84),
.Q(\ff_reg_dr_b1[1] ) 
);
DFFCE \ff_reg_dr_b1[0]_ins12606  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10345),
.CLEAR(n84),
.Q(\ff_reg_dr_b1[0] ) 
);
DFFCE \ff_reg_sr_b1[7]_ins12607  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10353),
.CLEAR(n84),
.Q(\ff_reg_sr_b1[7] ) 
);
DFFCE \ff_reg_sr_b1[6]_ins12608  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10353),
.CLEAR(n84),
.Q(\ff_reg_sr_b1[6] ) 
);
DFFCE \ff_reg_sr_b1[5]_ins12609  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10353),
.CLEAR(n84),
.Q(\ff_reg_sr_b1[5] ) 
);
DFFCE \ff_reg_sr_b1[4]_ins12610  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10353),
.CLEAR(n84),
.Q(\ff_reg_sr_b1[4] ) 
);
DFFCE \ff_reg_sr_b1[3]_ins12611  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10353),
.CLEAR(n84),
.Q(\ff_reg_sr_b1[3] ) 
);
DFFCE \ff_reg_sr_b1[2]_ins12612  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10353),
.CLEAR(n84),
.Q(\ff_reg_sr_b1[2] ) 
);
DFFCE \ff_reg_sr_b1[1]_ins12613  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10353),
.CLEAR(n84),
.Q(\ff_reg_sr_b1[1] ) 
);
DFFCE \ff_reg_sr_b1[0]_ins12614  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10353),
.CLEAR(n84),
.Q(\ff_reg_sr_b1[0] ) 
);
DFFCE \ff_reg_rr_b1[7]_ins12615  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10361),
.CLEAR(n84),
.Q(\ff_reg_rr_b1[7] ) 
);
DFFCE \ff_reg_rr_b1[6]_ins12616  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10361),
.CLEAR(n84),
.Q(\ff_reg_rr_b1[6] ) 
);
DFFCE \ff_reg_rr_b1[5]_ins12617  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10361),
.CLEAR(n84),
.Q(\ff_reg_rr_b1[5] ) 
);
DFFCE \ff_reg_rr_b1[4]_ins12618  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10361),
.CLEAR(n84),
.Q(\ff_reg_rr_b1[4] ) 
);
DFFCE \ff_reg_rr_b1[3]_ins12619  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10361),
.CLEAR(n84),
.Q(\ff_reg_rr_b1[3] ) 
);
DFFCE \ff_reg_rr_b1[2]_ins12620  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10361),
.CLEAR(n84),
.Q(\ff_reg_rr_b1[2] ) 
);
DFFCE \ff_reg_rr_b1[1]_ins12621  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10361),
.CLEAR(n84),
.Q(\ff_reg_rr_b1[1] ) 
);
DFFCE \ff_reg_rr_b1[0]_ins12622  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10361),
.CLEAR(n84),
.Q(\ff_reg_rr_b1[0] ) 
);
DFFCE \ff_reg_sl_b1[5]_ins12623  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10367),
.CLEAR(n84),
.Q(\ff_reg_sl_b1[5] ) 
);
DFFCE \ff_reg_sl_b1[4]_ins12624  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10367),
.CLEAR(n84),
.Q(\ff_reg_sl_b1[4] ) 
);
DFFCE \ff_reg_sl_b1[3]_ins12625  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10367),
.CLEAR(n84),
.Q(\ff_reg_sl_b1[3] ) 
);
DFFCE \ff_reg_sl_b1[2]_ins12626  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10367),
.CLEAR(n84),
.Q(\ff_reg_sl_b1[2] ) 
);
DFFCE \ff_reg_sl_b1[1]_ins12627  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10367),
.CLEAR(n84),
.Q(\ff_reg_sl_b1[1] ) 
);
DFFCE \ff_reg_sl_b1[0]_ins12628  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10367),
.CLEAR(n84),
.Q(\ff_reg_sl_b1[0] ) 
);
DFFCE \ff_reg_wave_length_b1[1]_ins12629  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10372),
.CLEAR(n84),
.Q(\ff_reg_wave_length_b1[1] ) 
);
DFFCE \ff_reg_wave_length_b1[0]_ins12630  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10372),
.CLEAR(n84),
.Q(\ff_reg_wave_length_b1[0] ) 
);
DFFCE \ff_reg_frequency_count_b1[11]_ins12631  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10310),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[11] ) 
);
DFFCE \ff_reg_frequency_count_b1[10]_ins12632  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10310),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[10] ) 
);
DFFCE \ff_reg_frequency_count_b1[9]_ins12633  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10310),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[9] ) 
);
DFFCE \ff_reg_frequency_count_b1[8]_ins12634  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10310),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[8] ) 
);
DFFCE \ff_reg_frequency_count_b1[7]_ins12635  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10318),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[7] ) 
);
DFFCE \ff_reg_frequency_count_b1[6]_ins12636  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10318),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[6] ) 
);
DFFCE \ff_reg_frequency_count_b1[5]_ins12637  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10318),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[5] ) 
);
DFFCE \ff_reg_frequency_count_b1[4]_ins12638  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10318),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[4] ) 
);
DFFCE \ff_reg_frequency_count_b1[3]_ins12639  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10318),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[3] ) 
);
DFFCE \ff_reg_frequency_count_b1[2]_ins12640  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10318),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[2] ) 
);
DFFCE \ff_reg_frequency_count_b1[1]_ins12641  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10318),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[1] ) 
);
DFFCE \ff_reg_frequency_count_b1[0]_ins12642  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10318),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[0] ) 
);
DFFCE \ff_reg_volume_c1[3]_ins12643  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10388),
.CLEAR(n84),
.Q(\ff_reg_volume_c1[3] ) 
);
DFFCE \ff_reg_volume_c1[2]_ins12644  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10388),
.CLEAR(n84),
.Q(\ff_reg_volume_c1[2] ) 
);
DFFCE \ff_reg_volume_c1[1]_ins12645  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10388),
.CLEAR(n84),
.Q(\ff_reg_volume_c1[1] ) 
);
DFFCE \ff_reg_volume_c1[0]_ins12646  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10388),
.CLEAR(n84),
.Q(\ff_reg_volume_c1[0] ) 
);
DFFCE \ff_reg_enable_c1[1]_ins12647  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10395),
.CLEAR(n84),
.Q(\ff_reg_enable_c1[1] ) 
);
DFFCE \ff_reg_enable_c1[0]_ins12648  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10395),
.CLEAR(n84),
.Q(\ff_reg_enable_c1[0] ) 
);
DFFCE ff_reg_noise_enable_c1_ins12649 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10436),
.CLEAR(n84),
.Q(ff_reg_noise_enable_c1) 
);
DFFCE \ff_reg_noise_sel_c1[1]_ins12650  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10436),
.CLEAR(n84),
.Q(\ff_reg_noise_sel_c1[1] ) 
);
DFFCE \ff_reg_noise_sel_c1[0]_ins12651  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10436),
.CLEAR(n84),
.Q(\ff_reg_noise_sel_c1[0] ) 
);
DFFPE ff_reg_clone_frequency_c1_ins12652 (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10395),
.PRESET(n84),
.Q(ff_reg_clone_frequency_c1) 
);
DFFPE ff_reg_clone_adsr_c1_ins12653 (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10395),
.PRESET(n84),
.Q(ff_reg_clone_adsr_c1) 
);
DFFPE ff_reg_clone_noise_c1_ins12654 (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10395),
.PRESET(n84),
.Q(ff_reg_clone_noise_c1) 
);
DFFPE ff_reg_clone_wave_c1_ins12655 (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10395),
.PRESET(n84),
.Q(ff_reg_clone_wave_c1) 
);
DFFPE ff_reg_clone_key_c1_ins12656 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10395),
.PRESET(n84),
.Q(ff_reg_clone_key_c1) 
);
DFFCE \ff_reg_ar_c1[7]_ins12657  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10403),
.CLEAR(n84),
.Q(\ff_reg_ar_c1[7] ) 
);
DFFCE \ff_reg_ar_c1[6]_ins12658  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10403),
.CLEAR(n84),
.Q(\ff_reg_ar_c1[6] ) 
);
DFFCE \ff_reg_ar_c1[5]_ins12659  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10403),
.CLEAR(n84),
.Q(\ff_reg_ar_c1[5] ) 
);
DFFCE \ff_reg_ar_c1[4]_ins12660  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10403),
.CLEAR(n84),
.Q(\ff_reg_ar_c1[4] ) 
);
DFFCE \ff_reg_ar_c1[3]_ins12661  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10403),
.CLEAR(n84),
.Q(\ff_reg_ar_c1[3] ) 
);
DFFCE \ff_reg_ar_c1[2]_ins12662  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10403),
.CLEAR(n84),
.Q(\ff_reg_ar_c1[2] ) 
);
DFFCE \ff_reg_ar_c1[1]_ins12663  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10403),
.CLEAR(n84),
.Q(\ff_reg_ar_c1[1] ) 
);
DFFCE \ff_reg_ar_c1[0]_ins12664  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10403),
.CLEAR(n84),
.Q(\ff_reg_ar_c1[0] ) 
);
DFFCE \ff_reg_dr_c1[7]_ins12665  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10411),
.CLEAR(n84),
.Q(\ff_reg_dr_c1[7] ) 
);
DFFCE \ff_reg_dr_c1[6]_ins12666  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10411),
.CLEAR(n84),
.Q(\ff_reg_dr_c1[6] ) 
);
DFFCE \ff_reg_dr_c1[5]_ins12667  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10411),
.CLEAR(n84),
.Q(\ff_reg_dr_c1[5] ) 
);
DFFCE \ff_reg_dr_c1[4]_ins12668  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10411),
.CLEAR(n84),
.Q(\ff_reg_dr_c1[4] ) 
);
DFFCE \ff_reg_dr_c1[3]_ins12669  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10411),
.CLEAR(n84),
.Q(\ff_reg_dr_c1[3] ) 
);
DFFCE \ff_reg_dr_c1[2]_ins12670  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10411),
.CLEAR(n84),
.Q(\ff_reg_dr_c1[2] ) 
);
DFFCE \ff_reg_dr_c1[1]_ins12671  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10411),
.CLEAR(n84),
.Q(\ff_reg_dr_c1[1] ) 
);
DFFCE \ff_reg_dr_c1[0]_ins12672  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10411),
.CLEAR(n84),
.Q(\ff_reg_dr_c1[0] ) 
);
DFFCE \ff_reg_sr_c1[7]_ins12673  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10419),
.CLEAR(n84),
.Q(\ff_reg_sr_c1[7] ) 
);
DFFCE \ff_reg_sr_c1[6]_ins12674  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10419),
.CLEAR(n84),
.Q(\ff_reg_sr_c1[6] ) 
);
DFFCE \ff_reg_sr_c1[5]_ins12675  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10419),
.CLEAR(n84),
.Q(\ff_reg_sr_c1[5] ) 
);
DFFCE \ff_reg_sr_c1[4]_ins12676  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10419),
.CLEAR(n84),
.Q(\ff_reg_sr_c1[4] ) 
);
DFFCE \ff_reg_sr_c1[3]_ins12677  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10419),
.CLEAR(n84),
.Q(\ff_reg_sr_c1[3] ) 
);
DFFCE \ff_reg_sr_c1[2]_ins12678  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10419),
.CLEAR(n84),
.Q(\ff_reg_sr_c1[2] ) 
);
DFFCE \ff_reg_sr_c1[1]_ins12679  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10419),
.CLEAR(n84),
.Q(\ff_reg_sr_c1[1] ) 
);
DFFCE \ff_reg_sr_c1[0]_ins12680  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10419),
.CLEAR(n84),
.Q(\ff_reg_sr_c1[0] ) 
);
DFFCE \ff_reg_rr_c1[7]_ins12681  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10427),
.CLEAR(n84),
.Q(\ff_reg_rr_c1[7] ) 
);
DFFCE \ff_reg_rr_c1[6]_ins12682  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10427),
.CLEAR(n84),
.Q(\ff_reg_rr_c1[6] ) 
);
DFFCE \ff_reg_rr_c1[5]_ins12683  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10427),
.CLEAR(n84),
.Q(\ff_reg_rr_c1[5] ) 
);
DFFCE \ff_reg_rr_c1[4]_ins12684  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10427),
.CLEAR(n84),
.Q(\ff_reg_rr_c1[4] ) 
);
DFFCE \ff_reg_rr_c1[3]_ins12685  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10427),
.CLEAR(n84),
.Q(\ff_reg_rr_c1[3] ) 
);
DFFCE \ff_reg_rr_c1[2]_ins12686  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10427),
.CLEAR(n84),
.Q(\ff_reg_rr_c1[2] ) 
);
DFFCE \ff_reg_rr_c1[1]_ins12687  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10427),
.CLEAR(n84),
.Q(\ff_reg_rr_c1[1] ) 
);
DFFCE \ff_reg_rr_c1[0]_ins12688  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10427),
.CLEAR(n84),
.Q(\ff_reg_rr_c1[0] ) 
);
DFFCE \ff_reg_sl_c1[5]_ins12689  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10433),
.CLEAR(n84),
.Q(\ff_reg_sl_c1[5] ) 
);
DFFCE \ff_reg_sl_c1[4]_ins12690  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10433),
.CLEAR(n84),
.Q(\ff_reg_sl_c1[4] ) 
);
DFFCE \ff_reg_sl_c1[3]_ins12691  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10433),
.CLEAR(n84),
.Q(\ff_reg_sl_c1[3] ) 
);
DFFCE \ff_reg_sl_c1[2]_ins12692  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10433),
.CLEAR(n84),
.Q(\ff_reg_sl_c1[2] ) 
);
DFFCE \ff_reg_sl_c1[1]_ins12693  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10433),
.CLEAR(n84),
.Q(\ff_reg_sl_c1[1] ) 
);
DFFCE \ff_reg_sl_c1[0]_ins12694  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10433),
.CLEAR(n84),
.Q(\ff_reg_sl_c1[0] ) 
);
DFFCE \ff_reg_wave_length_c1[1]_ins12695  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10438),
.CLEAR(n84),
.Q(\ff_reg_wave_length_c1[1] ) 
);
DFFCE \ff_reg_wave_length_c1[0]_ins12696  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10438),
.CLEAR(n84),
.Q(\ff_reg_wave_length_c1[0] ) 
);
DFFCE \ff_reg_frequency_count_c1[11]_ins12697  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10376),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[11] ) 
);
DFFCE \ff_reg_frequency_count_c1[10]_ins12698  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10376),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[10] ) 
);
DFFCE \ff_reg_frequency_count_c1[9]_ins12699  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10376),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[9] ) 
);
DFFCE \ff_reg_frequency_count_c1[8]_ins12700  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10376),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[8] ) 
);
DFFCE \ff_reg_frequency_count_c1[7]_ins12701  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10384),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[7] ) 
);
DFFCE \ff_reg_frequency_count_c1[6]_ins12702  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10384),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[6] ) 
);
DFFCE \ff_reg_frequency_count_c1[5]_ins12703  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10384),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[5] ) 
);
DFFCE \ff_reg_frequency_count_c1[4]_ins12704  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10384),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[4] ) 
);
DFFCE \ff_reg_frequency_count_c1[3]_ins12705  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10384),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[3] ) 
);
DFFCE \ff_reg_frequency_count_c1[2]_ins12706  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10384),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[2] ) 
);
DFFCE \ff_reg_frequency_count_c1[1]_ins12707  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10384),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[1] ) 
);
DFFCE \ff_reg_frequency_count_c1[0]_ins12708  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10384),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[0] ) 
);
DFFCE \ff_reg_volume_d1[3]_ins12709  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\ff_reg_volume_d1[3]_11 ),
.CLEAR(n84),
.Q(\ff_reg_volume_d1[3] ) 
);
DFFCE \ff_reg_volume_d1[2]_ins12710  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\ff_reg_volume_d1[3]_11 ),
.CLEAR(n84),
.Q(\ff_reg_volume_d1[2] ) 
);
DFFCE \ff_reg_volume_d1[1]_ins12711  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\ff_reg_volume_d1[3]_11 ),
.CLEAR(n84),
.Q(\ff_reg_volume_d1[1] ) 
);
DFFCE \ff_reg_volume_d1[0]_ins12712  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\ff_reg_volume_d1[3]_11 ),
.CLEAR(n84),
.Q(\ff_reg_volume_d1[0] ) 
);
DFFCE \ff_reg_enable_d1[1]_ins12713  (
.D(n2550),
.CLK(clk_3),
.CE(\ff_reg_enable_d1[1]_13 ),
.CLEAR(n84),
.Q(\ff_reg_enable_d1[1] ) 
);
DFFCE \ff_reg_enable_d1[0]_ins12714  (
.D(n2551),
.CLK(clk_3),
.CE(\ff_reg_enable_d1[1]_13 ),
.CLEAR(n84),
.Q(\ff_reg_enable_d1[0] ) 
);
DFFCE ff_reg_noise_enable_d1_ins12715 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10484),
.CLEAR(n84),
.Q(ff_reg_noise_enable_d1) 
);
DFFCE \ff_reg_noise_sel_d1[1]_ins12716  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10484),
.CLEAR(n84),
.Q(\ff_reg_noise_sel_d1[1] ) 
);
DFFCE \ff_reg_noise_sel_d1[0]_ins12717  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10484),
.CLEAR(n84),
.Q(\ff_reg_noise_sel_d1[0] ) 
);
DFFPE ff_reg_clone_frequency_d1_ins12718 (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10443),
.PRESET(n84),
.Q(ff_reg_clone_frequency_d1) 
);
DFFPE ff_reg_clone_adsr_d1_ins12719 (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10443),
.PRESET(n84),
.Q(ff_reg_clone_adsr_d1) 
);
DFFPE ff_reg_clone_noise_d1_ins12720 (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10443),
.PRESET(n84),
.Q(ff_reg_clone_noise_d1) 
);
DFFPE ff_reg_clone_wave_d1_ins12721 (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10443),
.PRESET(n84),
.Q(ff_reg_clone_wave_d1) 
);
DFFPE ff_reg_clone_key_d1_ins12722 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10443),
.PRESET(n84),
.Q(ff_reg_clone_key_d1) 
);
DFFCE \ff_reg_ar_d1[7]_ins12723  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10451),
.CLEAR(n84),
.Q(\ff_reg_ar_d1[7] ) 
);
DFFCE \ff_reg_ar_d1[6]_ins12724  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10451),
.CLEAR(n84),
.Q(\ff_reg_ar_d1[6] ) 
);
DFFCE \ff_reg_ar_d1[5]_ins12725  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10451),
.CLEAR(n84),
.Q(\ff_reg_ar_d1[5] ) 
);
DFFCE \ff_reg_ar_d1[4]_ins12726  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10451),
.CLEAR(n84),
.Q(\ff_reg_ar_d1[4] ) 
);
DFFCE \ff_reg_ar_d1[3]_ins12727  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10451),
.CLEAR(n84),
.Q(\ff_reg_ar_d1[3] ) 
);
DFFCE \ff_reg_ar_d1[2]_ins12728  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10451),
.CLEAR(n84),
.Q(\ff_reg_ar_d1[2] ) 
);
DFFCE \ff_reg_ar_d1[1]_ins12729  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10451),
.CLEAR(n84),
.Q(\ff_reg_ar_d1[1] ) 
);
DFFCE \ff_reg_ar_d1[0]_ins12730  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10451),
.CLEAR(n84),
.Q(\ff_reg_ar_d1[0] ) 
);
DFFCE \ff_reg_dr_d1[7]_ins12731  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10459),
.CLEAR(n84),
.Q(\ff_reg_dr_d1[7] ) 
);
DFFCE \ff_reg_dr_d1[6]_ins12732  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10459),
.CLEAR(n84),
.Q(\ff_reg_dr_d1[6] ) 
);
DFFCE \ff_reg_dr_d1[5]_ins12733  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10459),
.CLEAR(n84),
.Q(\ff_reg_dr_d1[5] ) 
);
DFFCE \ff_reg_dr_d1[4]_ins12734  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10459),
.CLEAR(n84),
.Q(\ff_reg_dr_d1[4] ) 
);
DFFCE \ff_reg_dr_d1[3]_ins12735  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10459),
.CLEAR(n84),
.Q(\ff_reg_dr_d1[3] ) 
);
DFFCE \ff_reg_dr_d1[2]_ins12736  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10459),
.CLEAR(n84),
.Q(\ff_reg_dr_d1[2] ) 
);
DFFCE \ff_reg_dr_d1[1]_ins12737  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10459),
.CLEAR(n84),
.Q(\ff_reg_dr_d1[1] ) 
);
DFFCE \ff_reg_dr_d1[0]_ins12738  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10459),
.CLEAR(n84),
.Q(\ff_reg_dr_d1[0] ) 
);
DFFCE \ff_reg_sr_d1[7]_ins12739  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10467),
.CLEAR(n84),
.Q(\ff_reg_sr_d1[7] ) 
);
DFFCE \ff_reg_sr_d1[6]_ins12740  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10467),
.CLEAR(n84),
.Q(\ff_reg_sr_d1[6] ) 
);
DFFCE \ff_reg_sr_d1[5]_ins12741  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10467),
.CLEAR(n84),
.Q(\ff_reg_sr_d1[5] ) 
);
DFFCE \ff_reg_sr_d1[4]_ins12742  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10467),
.CLEAR(n84),
.Q(\ff_reg_sr_d1[4] ) 
);
DFFCE \ff_reg_sr_d1[3]_ins12743  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10467),
.CLEAR(n84),
.Q(\ff_reg_sr_d1[3] ) 
);
DFFCE \ff_reg_sr_d1[2]_ins12744  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10467),
.CLEAR(n84),
.Q(\ff_reg_sr_d1[2] ) 
);
DFFCE \ff_reg_sr_d1[1]_ins12745  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10467),
.CLEAR(n84),
.Q(\ff_reg_sr_d1[1] ) 
);
DFFCE \ff_reg_sr_d1[0]_ins12746  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10467),
.CLEAR(n84),
.Q(\ff_reg_sr_d1[0] ) 
);
DFFCE \ff_reg_rr_d1[7]_ins12747  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10475),
.CLEAR(n84),
.Q(\ff_reg_rr_d1[7] ) 
);
DFFCE \ff_reg_rr_d1[6]_ins12748  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10475),
.CLEAR(n84),
.Q(\ff_reg_rr_d1[6] ) 
);
DFFCE \ff_reg_rr_d1[5]_ins12749  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10475),
.CLEAR(n84),
.Q(\ff_reg_rr_d1[5] ) 
);
DFFCE \ff_reg_rr_d1[4]_ins12750  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10475),
.CLEAR(n84),
.Q(\ff_reg_rr_d1[4] ) 
);
DFFCE \ff_reg_rr_d1[3]_ins12751  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10475),
.CLEAR(n84),
.Q(\ff_reg_rr_d1[3] ) 
);
DFFCE \ff_reg_rr_d1[2]_ins12752  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10475),
.CLEAR(n84),
.Q(\ff_reg_rr_d1[2] ) 
);
DFFCE \ff_reg_rr_d1[1]_ins12753  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10475),
.CLEAR(n84),
.Q(\ff_reg_rr_d1[1] ) 
);
DFFCE \ff_reg_rr_d1[0]_ins12754  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10475),
.CLEAR(n84),
.Q(\ff_reg_rr_d1[0] ) 
);
DFFCE \ff_reg_sl_d1[5]_ins12755  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10481),
.CLEAR(n84),
.Q(\ff_reg_sl_d1[5] ) 
);
DFFCE \ff_reg_sl_d1[4]_ins12756  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10481),
.CLEAR(n84),
.Q(\ff_reg_sl_d1[4] ) 
);
DFFCE \ff_reg_sl_d1[3]_ins12757  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10481),
.CLEAR(n84),
.Q(\ff_reg_sl_d1[3] ) 
);
DFFCE \ff_reg_sl_d1[2]_ins12758  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10481),
.CLEAR(n84),
.Q(\ff_reg_sl_d1[2] ) 
);
DFFCE \ff_reg_sl_d1[1]_ins12759  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10481),
.CLEAR(n84),
.Q(\ff_reg_sl_d1[1] ) 
);
DFFCE \ff_reg_sl_d1[0]_ins12760  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10481),
.CLEAR(n84),
.Q(\ff_reg_sl_d1[0] ) 
);
DFFCE \ff_reg_wave_length_d1[1]_ins12761  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10486),
.CLEAR(n84),
.Q(\ff_reg_wave_length_d1[1] ) 
);
DFFCE \ff_reg_wave_length_d1[0]_ins12762  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10486),
.CLEAR(n84),
.Q(\ff_reg_wave_length_d1[0] ) 
);
DFFCE \ff_reg_frequency_count_d1[11]_ins12763  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[11] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[11]_3 ) 
);
DFFCE \ff_reg_frequency_count_d1[10]_ins12764  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[11] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[10] ) 
);
DFFCE \ff_reg_frequency_count_d1[9]_ins12765  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[11] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[9] ) 
);
DFFCE \ff_reg_frequency_count_d1[8]_ins12766  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[11] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[8] ) 
);
DFFCE \ff_reg_frequency_count_d1[7]_ins12767  (
.D(slot_d_16),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[7] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[7]_3 ) 
);
DFFCE \ff_reg_frequency_count_d1[6]_ins12768  (
.D(slot_d_14),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[7] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[6] ) 
);
DFFCE \ff_reg_frequency_count_d1[5]_ins12769  (
.D(slot_d_12),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[7] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[5] ) 
);
DFFCE \ff_reg_frequency_count_d1[4]_ins12770  (
.D(slot_d_10),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[7] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[4] ) 
);
DFFCE \ff_reg_frequency_count_d1[3]_ins12771  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[7] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[3] ) 
);
DFFCE \ff_reg_frequency_count_d1[2]_ins12772  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[7] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[2] ) 
);
DFFCE \ff_reg_frequency_count_d1[1]_ins12773  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[7] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[1] ) 
);
DFFCE \ff_reg_frequency_count_d1[0]_ins12774  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[7] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[0] ) 
);
DFFCE \ff_reg_volume_e1[3]_ins12775  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10502),
.CLEAR(n84),
.Q(\ff_reg_volume_e1[3] ) 
);
DFFCE \ff_reg_volume_e1[2]_ins12776  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10502),
.CLEAR(n84),
.Q(\ff_reg_volume_e1[2] ) 
);
DFFCE \ff_reg_volume_e1[1]_ins12777  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10502),
.CLEAR(n84),
.Q(\ff_reg_volume_e1[1] ) 
);
DFFCE \ff_reg_volume_e1[0]_ins12778  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10502),
.CLEAR(n84),
.Q(\ff_reg_volume_e1[0] ) 
);
DFFCE \ff_reg_enable_e1[1]_ins12779  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10509),
.CLEAR(n84),
.Q(\ff_reg_enable_e1[1] ) 
);
DFFCE \ff_reg_enable_e1[0]_ins12780  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10509),
.CLEAR(n84),
.Q(\ff_reg_enable_e1[0] ) 
);
DFFCE ff_reg_noise_enable_e1_ins12781 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10550),
.CLEAR(n84),
.Q(ff_reg_noise_enable_e1) 
);
DFFCE \ff_reg_noise_sel_e1[1]_ins12782  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10550),
.CLEAR(n84),
.Q(\ff_reg_noise_sel_e1[1] ) 
);
DFFCE \ff_reg_noise_sel_e1[0]_ins12783  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10550),
.CLEAR(n84),
.Q(\ff_reg_noise_sel_e1[0] ) 
);
DFFPE ff_reg_clone_frequency_e1_ins12784 (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10509),
.PRESET(n84),
.Q(ff_reg_clone_frequency_e1) 
);
DFFPE ff_reg_clone_adsr_e1_ins12785 (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10509),
.PRESET(n84),
.Q(ff_reg_clone_adsr_e1) 
);
DFFPE ff_reg_clone_noise_e1_ins12786 (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10509),
.PRESET(n84),
.Q(ff_reg_clone_noise_e1) 
);
DFFPE ff_reg_clone_wave_e1_ins12787 (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10509),
.PRESET(n84),
.Q(ff_reg_clone_wave_e1) 
);
DFFPE ff_reg_clone_key_e1_ins12788 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10509),
.PRESET(n84),
.Q(ff_reg_clone_key_e1) 
);
DFFCE \ff_reg_ar_e1[7]_ins12789  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10517),
.CLEAR(n84),
.Q(\ff_reg_ar_e1[7] ) 
);
DFFCE \ff_reg_ar_e1[6]_ins12790  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10517),
.CLEAR(n84),
.Q(\ff_reg_ar_e1[6] ) 
);
DFFCE \ff_reg_ar_e1[5]_ins12791  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10517),
.CLEAR(n84),
.Q(\ff_reg_ar_e1[5] ) 
);
DFFCE \ff_reg_ar_e1[4]_ins12792  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10517),
.CLEAR(n84),
.Q(\ff_reg_ar_e1[4] ) 
);
DFFCE \ff_reg_ar_e1[3]_ins12793  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10517),
.CLEAR(n84),
.Q(\ff_reg_ar_e1[3] ) 
);
DFFCE \ff_reg_ar_e1[2]_ins12794  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10517),
.CLEAR(n84),
.Q(\ff_reg_ar_e1[2] ) 
);
DFFCE \ff_reg_ar_e1[1]_ins12795  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10517),
.CLEAR(n84),
.Q(\ff_reg_ar_e1[1] ) 
);
DFFCE \ff_reg_ar_e1[0]_ins12796  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10517),
.CLEAR(n84),
.Q(\ff_reg_ar_e1[0] ) 
);
DFFCE \ff_reg_dr_e1[7]_ins12797  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10525),
.CLEAR(n84),
.Q(\ff_reg_dr_e1[7] ) 
);
DFFCE \ff_reg_dr_e1[6]_ins12798  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10525),
.CLEAR(n84),
.Q(\ff_reg_dr_e1[6] ) 
);
DFFCE \ff_reg_dr_e1[5]_ins12799  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10525),
.CLEAR(n84),
.Q(\ff_reg_dr_e1[5] ) 
);
DFFCE \ff_reg_dr_e1[4]_ins12800  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10525),
.CLEAR(n84),
.Q(\ff_reg_dr_e1[4] ) 
);
DFFCE \ff_reg_dr_e1[3]_ins12801  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10525),
.CLEAR(n84),
.Q(\ff_reg_dr_e1[3] ) 
);
DFFCE \ff_reg_dr_e1[2]_ins12802  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10525),
.CLEAR(n84),
.Q(\ff_reg_dr_e1[2] ) 
);
DFFCE \ff_reg_dr_e1[1]_ins12803  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10525),
.CLEAR(n84),
.Q(\ff_reg_dr_e1[1] ) 
);
DFFCE \ff_reg_dr_e1[0]_ins12804  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10525),
.CLEAR(n84),
.Q(\ff_reg_dr_e1[0] ) 
);
DFFCE \ff_reg_sr_e1[7]_ins12805  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10533),
.CLEAR(n84),
.Q(\ff_reg_sr_e1[7] ) 
);
DFFCE \ff_reg_sr_e1[6]_ins12806  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10533),
.CLEAR(n84),
.Q(\ff_reg_sr_e1[6] ) 
);
DFFCE \ff_reg_sr_e1[5]_ins12807  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10533),
.CLEAR(n84),
.Q(\ff_reg_sr_e1[5] ) 
);
DFFCE \ff_reg_sr_e1[4]_ins12808  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10533),
.CLEAR(n84),
.Q(\ff_reg_sr_e1[4] ) 
);
DFFCE \ff_reg_sr_e1[3]_ins12809  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10533),
.CLEAR(n84),
.Q(\ff_reg_sr_e1[3] ) 
);
DFFCE \ff_reg_sr_e1[2]_ins12810  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10533),
.CLEAR(n84),
.Q(\ff_reg_sr_e1[2] ) 
);
DFFCE \ff_reg_sr_e1[1]_ins12811  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10533),
.CLEAR(n84),
.Q(\ff_reg_sr_e1[1] ) 
);
DFFCE \ff_reg_sr_e1[0]_ins12812  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10533),
.CLEAR(n84),
.Q(\ff_reg_sr_e1[0] ) 
);
DFFCE \ff_reg_rr_e1[7]_ins12813  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10541),
.CLEAR(n84),
.Q(\ff_reg_rr_e1[7] ) 
);
DFFCE \ff_reg_rr_e1[6]_ins12814  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10541),
.CLEAR(n84),
.Q(\ff_reg_rr_e1[6] ) 
);
DFFCE \ff_reg_rr_e1[5]_ins12815  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10541),
.CLEAR(n84),
.Q(\ff_reg_rr_e1[5] ) 
);
DFFCE \ff_reg_rr_e1[4]_ins12816  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10541),
.CLEAR(n84),
.Q(\ff_reg_rr_e1[4] ) 
);
DFFCE \ff_reg_rr_e1[3]_ins12817  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10541),
.CLEAR(n84),
.Q(\ff_reg_rr_e1[3] ) 
);
DFFCE \ff_reg_rr_e1[2]_ins12818  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10541),
.CLEAR(n84),
.Q(\ff_reg_rr_e1[2] ) 
);
DFFCE \ff_reg_rr_e1[1]_ins12819  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10541),
.CLEAR(n84),
.Q(\ff_reg_rr_e1[1] ) 
);
DFFCE \ff_reg_rr_e1[0]_ins12820  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10541),
.CLEAR(n84),
.Q(\ff_reg_rr_e1[0] ) 
);
DFFCE \ff_reg_sl_e1[5]_ins12821  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10547),
.CLEAR(n84),
.Q(\ff_reg_sl_e1[5] ) 
);
DFFCE \ff_reg_sl_e1[4]_ins12822  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10547),
.CLEAR(n84),
.Q(\ff_reg_sl_e1[4] ) 
);
DFFCE \ff_reg_sl_e1[3]_ins12823  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10547),
.CLEAR(n84),
.Q(\ff_reg_sl_e1[3] ) 
);
DFFCE \ff_reg_sl_e1[2]_ins12824  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10547),
.CLEAR(n84),
.Q(\ff_reg_sl_e1[2] ) 
);
DFFCE \ff_reg_sl_e1[1]_ins12825  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10547),
.CLEAR(n84),
.Q(\ff_reg_sl_e1[1] ) 
);
DFFCE \ff_reg_sl_e1[0]_ins12826  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10547),
.CLEAR(n84),
.Q(\ff_reg_sl_e1[0] ) 
);
DFFCE \ff_reg_wave_length_e1[1]_ins12827  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10552),
.CLEAR(n84),
.Q(\ff_reg_wave_length_e1[1] ) 
);
DFFCE \ff_reg_wave_length_e1[0]_ins12828  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10552),
.CLEAR(n84),
.Q(\ff_reg_wave_length_e1[0] ) 
);
DFFCE \ff_reg_frequency_count_e1[11]_ins12829  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10490),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[11] ) 
);
DFFCE \ff_reg_frequency_count_e1[10]_ins12830  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10490),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[10] ) 
);
DFFCE \ff_reg_frequency_count_e1[9]_ins12831  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10490),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[9] ) 
);
DFFCE \ff_reg_frequency_count_e1[8]_ins12832  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10490),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[8] ) 
);
DFFCE \ff_reg_frequency_count_e1[7]_ins12833  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10498),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[7] ) 
);
DFFCE \ff_reg_frequency_count_e1[6]_ins12834  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10498),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[6] ) 
);
DFFCE \ff_reg_frequency_count_e1[5]_ins12835  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10498),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[5] ) 
);
DFFCE \ff_reg_frequency_count_e1[4]_ins12836  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10498),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[4] ) 
);
DFFCE \ff_reg_frequency_count_e1[3]_ins12837  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10498),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[3] ) 
);
DFFCE \ff_reg_frequency_count_e1[2]_ins12838  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10498),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[2] ) 
);
DFFCE \ff_reg_frequency_count_e1[1]_ins12839  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10498),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[1] ) 
);
DFFCE \ff_reg_frequency_count_e1[0]_ins12840  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10498),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[0] ) 
);
DFFCE \reg_noise_frequency0[4]_ins12841  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10557),
.CLEAR(n84),
.Q(\reg_noise_frequency0[4] ) 
);
DFFCE \reg_noise_frequency0[3]_ins12842  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10557),
.CLEAR(n84),
.Q(\reg_noise_frequency0[3] ) 
);
DFFCE \reg_noise_frequency0[2]_ins12843  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10557),
.CLEAR(n84),
.Q(\reg_noise_frequency0[2] ) 
);
DFFCE \reg_noise_frequency0[1]_ins12844  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10557),
.CLEAR(n84),
.Q(\reg_noise_frequency0[1] ) 
);
DFFCE \reg_noise_frequency0[0]_ins12845  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10557),
.CLEAR(n84),
.Q(\reg_noise_frequency0[0] ) 
);
DFFCE \reg_noise_frequency1[4]_ins12846  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10562),
.CLEAR(n84),
.Q(\reg_noise_frequency1[4] ) 
);
DFFCE \reg_noise_frequency1[3]_ins12847  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10562),
.CLEAR(n84),
.Q(\reg_noise_frequency1[3] ) 
);
DFFCE \reg_noise_frequency1[2]_ins12848  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10562),
.CLEAR(n84),
.Q(\reg_noise_frequency1[2] ) 
);
DFFCE \reg_noise_frequency1[1]_ins12849  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10562),
.CLEAR(n84),
.Q(\reg_noise_frequency1[1] ) 
);
DFFCE \reg_noise_frequency1[0]_ins12850  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10562),
.CLEAR(n84),
.Q(\reg_noise_frequency1[0] ) 
);
DFFCE \reg_noise_frequency2[4]_ins12851  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10567),
.CLEAR(n84),
.Q(\reg_noise_frequency2[4] ) 
);
DFFCE \reg_noise_frequency2[3]_ins12852  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10567),
.CLEAR(n84),
.Q(\reg_noise_frequency2[3] ) 
);
DFFCE \reg_noise_frequency2[2]_ins12853  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10567),
.CLEAR(n84),
.Q(\reg_noise_frequency2[2] ) 
);
DFFCE \reg_noise_frequency2[1]_ins12854  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10567),
.CLEAR(n84),
.Q(\reg_noise_frequency2[1] ) 
);
DFFCE \reg_noise_frequency2[0]_ins12855  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10567),
.CLEAR(n84),
.Q(\reg_noise_frequency2[0] ) 
);
DFFCE \reg_noise_frequency3[4]_ins12856  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10572),
.CLEAR(n84),
.Q(\reg_noise_frequency3[4] ) 
);
DFFCE \reg_noise_frequency3[3]_ins12857  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10572),
.CLEAR(n84),
.Q(\reg_noise_frequency3[3] ) 
);
DFFCE \reg_noise_frequency3[2]_ins12858  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10572),
.CLEAR(n84),
.Q(\reg_noise_frequency3[2] ) 
);
DFFCE \reg_noise_frequency3[1]_ins12859  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10572),
.CLEAR(n84),
.Q(\reg_noise_frequency3[1] ) 
);
DFFCE \reg_noise_frequency3[0]_ins12860  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10572),
.CLEAR(n84),
.Q(\reg_noise_frequency3[0] ) 
);
DFFCE \reg_timer1_channel[3]_ins12861  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10577),
.CLEAR(n84),
.Q(\reg_timer1_channel[3] ) 
);
DFFCE \reg_timer1_channel[2]_ins12862  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10577),
.CLEAR(n84),
.Q(\reg_timer1_channel[2] ) 
);
DFFCE \reg_timer1_channel[1]_ins12863  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10577),
.CLEAR(n84),
.Q(\reg_timer1_channel[1] ) 
);
DFFCE \reg_timer1_channel[0]_ins12864  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10577),
.CLEAR(n84),
.Q(\reg_timer1_channel[0] ) 
);
DFFCE reg_timer1_oneshot_ins12865 (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10577),
.CLEAR(n84),
.Q(reg_timer1_oneshot) 
);
DFFCE reg_timer1_clear_ins12867 (
.D(w_rdreq),
.CLK(clk_3),
.CE(reg_timer1_clear_17),
.CLEAR(n84),
.Q(reg_timer1_clear) 
);
DFFCE \reg_timer2_channel[3]_ins12869  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10582),
.CLEAR(n84),
.Q(\reg_timer2_channel[3] ) 
);
DFFCE \reg_timer2_channel[2]_ins12870  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10582),
.CLEAR(n84),
.Q(\reg_timer2_channel[2] ) 
);
DFFCE \reg_timer2_channel[1]_ins12871  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10582),
.CLEAR(n84),
.Q(\reg_timer2_channel[1] ) 
);
DFFCE \reg_timer2_channel[0]_ins12872  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10582),
.CLEAR(n84),
.Q(\reg_timer2_channel[0] ) 
);
DFFCE reg_timer2_oneshot_ins12873 (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10582),
.CLEAR(n84),
.Q(reg_timer2_oneshot) 
);
DFFCE reg_timer2_clear_ins12875 (
.D(w_rdreq),
.CLK(clk_3),
.CE(reg_timer2_clear_13),
.CLEAR(n84),
.Q(reg_timer2_clear) 
);
DFF \ff_rddata[6]_ins12878  (
.D(n5943),
.CLK(clk_3),
.Q(\ff_rddata[6] ) 
);
DFF \ff_rddata[3]_ins12881  (
.D(n5946),
.CLK(clk_3),
.Q(\ff_rddata[3] ) 
);
DFF \ff_rddata[2]_ins12882  (
.D(n5947),
.CLK(clk_3),
.Q(\ff_rddata[2] ) 
);
DFF \ff_rddata[1]_ins12883  (
.D(n5948),
.CLK(clk_3),
.Q(\ff_rddata[1] ) 
);
DFF \ff_rddata[0]_ins12884  (
.D(n5949),
.CLK(clk_3),
.Q(\ff_rddata[0] ) 
);
DFFCE \sram_id[3]_ins12971  (
.D(o_27_816),
.CLK(clk_3),
.CE(sram_oe_7),
.CLEAR(n84),
.Q(\sram_id[3] ) 
);
defparam \sram_id[3]_ins12971 .INIT=1'b0;
DFFCE \sram_id[2]_ins12976  (
.D(n338_9),
.CLK(clk_3),
.CE(sram_oe_7),
.CLEAR(n84),
.Q(\sram_id[2] ) 
);
defparam \sram_id[2]_ins12976 .INIT=1'b0;
DFFCE \sram_id[1]_ins12981  (
.D(n339_7),
.CLK(clk_3),
.CE(sram_oe_7),
.CLEAR(n84),
.Q(\sram_id[1] ) 
);
defparam \sram_id[1]_ins12981 .INIT=1'b0;
DFFCE \sram_id[0]_ins12986  (
.D(n340_7),
.CLK(clk_3),
.CE(sram_oe_7),
.CLEAR(n84),
.Q(\sram_id[0] ) 
);
defparam \sram_id[0]_ins12986 .INIT=1'b0;
DFFCE \sram_a[6]_ins12989  (
.D(n316),
.CLK(clk_3),
.CE(n6905),
.CLEAR(n84),
.Q(\sram_a[6] ) 
);
defparam \sram_a[6]_ins12989 .INIT=1'b0;
DFFCE \sram_a[5]_ins12992  (
.D(n317),
.CLK(clk_3),
.CE(n6905),
.CLEAR(n84),
.Q(\sram_a[5] ) 
);
defparam \sram_a[5]_ins12992 .INIT=1'b0;
DFFCE sram_we_ins12996 (
.D(n370),
.CLK(clk_3),
.CE(sram_oe_7),
.CLEAR(n84),
.Q(sram_we) 
);
defparam sram_we_ins12996.INIT=1'b0;
DFFCE ch_a0_key_on_ins12999 (
.D(n4047),
.CLK(clk_3),
.CE(ch_a0_key_on_11),
.CLEAR(n84),
.Q(ch_a0_key_on) 
);
defparam ch_a0_key_on_ins12999.INIT=1'b0;
DFFCE ch_a0_key_release_ins13002 (
.D(n4048),
.CLK(clk_3),
.CE(ch_a0_key_on_11),
.CLEAR(n84),
.Q(ch_a0_key_release) 
);
defparam ch_a0_key_release_ins13002.INIT=1'b0;
DFFCE ch_a0_key_off_ins13005 (
.D(n4049),
.CLK(clk_3),
.CE(ch_a0_key_on_11),
.CLEAR(n84),
.Q(ch_a0_key_off) 
);
defparam ch_a0_key_off_ins13005.INIT=1'b0;
DFFCE ch_b0_key_on_ins13008 (
.D(n4047),
.CLK(clk_3),
.CE(ch_b0_key_on_11),
.CLEAR(n84),
.Q(ch_b0_key_on) 
);
defparam ch_b0_key_on_ins13008.INIT=1'b0;
DFFCE ch_b0_key_release_ins13011 (
.D(n4048),
.CLK(clk_3),
.CE(ch_b0_key_on_11),
.CLEAR(n84),
.Q(ch_b0_key_release) 
);
defparam ch_b0_key_release_ins13011.INIT=1'b0;
DFFCE ch_b0_key_off_ins13014 (
.D(n4049),
.CLK(clk_3),
.CE(ch_b0_key_on_11),
.CLEAR(n84),
.Q(ch_b0_key_off) 
);
defparam ch_b0_key_off_ins13014.INIT=1'b0;
DFFCE ch_c0_key_on_ins13017 (
.D(n4047),
.CLK(clk_3),
.CE(ch_c0_key_on_13),
.CLEAR(n84),
.Q(ch_c0_key_on) 
);
defparam ch_c0_key_on_ins13017.INIT=1'b0;
DFFCE ch_c0_key_release_ins13020 (
.D(n4048),
.CLK(clk_3),
.CE(ch_c0_key_on_13),
.CLEAR(n84),
.Q(ch_c0_key_release) 
);
defparam ch_c0_key_release_ins13020.INIT=1'b0;
DFFCE ch_c0_key_off_ins13023 (
.D(n4049),
.CLK(clk_3),
.CE(ch_c0_key_on_13),
.CLEAR(n84),
.Q(ch_c0_key_off) 
);
defparam ch_c0_key_off_ins13023.INIT=1'b0;
DFFCE ch_d0_key_on_ins13026 (
.D(n4047),
.CLK(clk_3),
.CE(ch_d0_key_on_13),
.CLEAR(n84),
.Q(ch_d0_key_on) 
);
defparam ch_d0_key_on_ins13026.INIT=1'b0;
DFFCE ch_d0_key_release_ins13029 (
.D(n4048),
.CLK(clk_3),
.CE(ch_d0_key_on_13),
.CLEAR(n84),
.Q(ch_d0_key_release) 
);
defparam ch_d0_key_release_ins13029.INIT=1'b0;
DFFCE ch_d0_key_off_ins13032 (
.D(n4049),
.CLK(clk_3),
.CE(ch_d0_key_on_13),
.CLEAR(n84),
.Q(ch_d0_key_off) 
);
defparam ch_d0_key_off_ins13032.INIT=1'b0;
DFFCE ch_e0_key_on_ins13035 (
.D(n4047),
.CLK(clk_3),
.CE(ch_e0_key_on_13),
.CLEAR(n84),
.Q(ch_e0_key_on) 
);
defparam ch_e0_key_on_ins13035.INIT=1'b0;
DFFCE ch_e0_key_release_ins13038 (
.D(n4048),
.CLK(clk_3),
.CE(ch_e0_key_on_13),
.CLEAR(n84),
.Q(ch_e0_key_release) 
);
defparam ch_e0_key_release_ins13038.INIT=1'b0;
DFFCE ch_e0_key_off_ins13041 (
.D(n4049),
.CLK(clk_3),
.CE(ch_e0_key_on_13),
.CLEAR(n84),
.Q(ch_e0_key_off) 
);
defparam ch_e0_key_off_ins13041.INIT=1'b0;
DFFCE ff_ch_a1_key_on_ins13044 (
.D(n4047),
.CLK(clk_3),
.CE(ff_ch_a1_key_on_13),
.CLEAR(n84),
.Q(ff_ch_a1_key_on) 
);
defparam ff_ch_a1_key_on_ins13044.INIT=1'b0;
DFFCE ff_ch_a1_key_release_ins13047 (
.D(n4048),
.CLK(clk_3),
.CE(ff_ch_a1_key_on_13),
.CLEAR(n84),
.Q(ff_ch_a1_key_release) 
);
defparam ff_ch_a1_key_release_ins13047.INIT=1'b0;
DFFCE ff_ch_a1_key_off_ins13050 (
.D(n4049),
.CLK(clk_3),
.CE(ff_ch_a1_key_on_13),
.CLEAR(n84),
.Q(ff_ch_a1_key_off) 
);
defparam ff_ch_a1_key_off_ins13050.INIT=1'b0;
DFFCE ff_ch_b1_key_on_ins13053 (
.D(n4047),
.CLK(clk_3),
.CE(ff_ch_b1_key_on_13),
.CLEAR(n84),
.Q(ff_ch_b1_key_on) 
);
defparam ff_ch_b1_key_on_ins13053.INIT=1'b0;
DFFCE ff_ch_b1_key_release_ins13056 (
.D(n4048),
.CLK(clk_3),
.CE(ff_ch_b1_key_on_13),
.CLEAR(n84),
.Q(ff_ch_b1_key_release) 
);
defparam ff_ch_b1_key_release_ins13056.INIT=1'b0;
DFFCE ff_ch_b1_key_off_ins13059 (
.D(n4049),
.CLK(clk_3),
.CE(ff_ch_b1_key_on_13),
.CLEAR(n84),
.Q(ff_ch_b1_key_off) 
);
defparam ff_ch_b1_key_off_ins13059.INIT=1'b0;
DFFCE ff_ch_c1_key_on_ins13062 (
.D(n4047),
.CLK(clk_3),
.CE(ff_ch_c1_key_on_13),
.CLEAR(n84),
.Q(ff_ch_c1_key_on) 
);
defparam ff_ch_c1_key_on_ins13062.INIT=1'b0;
DFFCE ff_ch_c1_key_release_ins13065 (
.D(n4048),
.CLK(clk_3),
.CE(ff_ch_c1_key_on_13),
.CLEAR(n84),
.Q(ff_ch_c1_key_release) 
);
defparam ff_ch_c1_key_release_ins13065.INIT=1'b0;
DFFCE ff_ch_c1_key_off_ins13068 (
.D(n4049),
.CLK(clk_3),
.CE(ff_ch_c1_key_on_13),
.CLEAR(n84),
.Q(ff_ch_c1_key_off) 
);
defparam ff_ch_c1_key_off_ins13068.INIT=1'b0;
DFFCE ff_ch_d1_key_on_ins13071 (
.D(n4047),
.CLK(clk_3),
.CE(ff_ch_d1_key_on_11),
.CLEAR(n84),
.Q(ff_ch_d1_key_on) 
);
defparam ff_ch_d1_key_on_ins13071.INIT=1'b0;
DFFCE ff_ch_d1_key_release_ins13074 (
.D(n4048),
.CLK(clk_3),
.CE(ff_ch_d1_key_on_11),
.CLEAR(n84),
.Q(ff_ch_d1_key_release) 
);
defparam ff_ch_d1_key_release_ins13074.INIT=1'b0;
DFFCE ff_ch_d1_key_off_ins13077 (
.D(n4049),
.CLK(clk_3),
.CE(ff_ch_d1_key_on_11),
.CLEAR(n84),
.Q(ff_ch_d1_key_off) 
);
defparam ff_ch_d1_key_off_ins13077.INIT=1'b0;
DFFCE ff_ch_e1_key_on_ins13080 (
.D(n4047),
.CLK(clk_3),
.CE(ff_ch_e1_key_on_11),
.CLEAR(n84),
.Q(ff_ch_e1_key_on) 
);
defparam ff_ch_e1_key_on_ins13080.INIT=1'b0;
DFFCE ff_ch_e1_key_release_ins13083 (
.D(n4048),
.CLK(clk_3),
.CE(ff_ch_e1_key_on_11),
.CLEAR(n84),
.Q(ff_ch_e1_key_release) 
);
defparam ff_ch_e1_key_release_ins13083.INIT=1'b0;
DFFCE ff_ch_e1_key_off_ins13086 (
.D(n4049),
.CLK(clk_3),
.CE(ff_ch_e1_key_on_11),
.CLEAR(n84),
.Q(ff_ch_e1_key_off) 
);
defparam ff_ch_e1_key_off_ins13086.INIT=1'b0;
DFFCE reg_timer1_enable_ins13269 (
.D(n4081),
.CLK(clk_3),
.CE(reg_timer1_enable_17),
.CLEAR(n84),
.Q(reg_timer1_enable) 
);
defparam reg_timer1_enable_ins13269.INIT=1'b0;
DFFCE reg_timer2_enable_ins13274 (
.D(n4081),
.CLK(clk_3),
.CE(reg_timer2_enable_17),
.CLEAR(n84),
.Q(reg_timer2_enable) 
);
defparam reg_timer2_enable_ins13274.INIT=1'b0;
DFFE \ff_rddata[7]_ins13279  (
.D(n5910),
.CLK(clk_3),
.CE(\ff_rddata[7]_11 ),
.Q(\ff_rddata[7] ) 
);
defparam \ff_rddata[7]_ins13279 .INIT=1'b0;
DFFE \ff_rddata[5]_ins13282  (
.D(n5912),
.CLK(clk_3),
.CE(\ff_rddata[7]_11 ),
.Q(\ff_rddata[5] ) 
);
defparam \ff_rddata[5]_ins13282 .INIT=1'b0;
DFFE \ff_rddata[4]_ins13285  (
.D(n5913),
.CLK(clk_3),
.CE(\ff_rddata[7]_11 ),
.Q(\ff_rddata[4] ) 
);
defparam \ff_rddata[4]_ins13285 .INIT=1'b0;
DFFPE ext_memory_nactive_ins13292 (
.D(n74_7),
.CLK(clk_3),
.CE(ext_memory_nactive_23),
.PRESET(n84),
.Q(ext_memory_nactive) 
);
defparam ext_memory_nactive_ins13292.INIT=1'b1;
LUT2 n117_ins16488 (
.I0(slot_d_10),
.I1(slot_d_2),
.F(n117_3) 
);
defparam n117_ins16488.INIT=4'hE;
LUT2 n118_ins16489 (
.I0(slot_d_10),
.I1(slot_d_4),
.F(n118_3) 
);
defparam n118_ins16489.INIT=4'hE;
LUT2 n119_ins16490 (
.I0(slot_d_10),
.I1(slot_d_6),
.F(n119) 
);
defparam n119_ins16490.INIT=4'hE;
LUT4 n6840_ins16491 (
.I0(reg_ram_mode0),
.I1(slot_a_29),
.I2(slot_a_31),
.I3(n6840_5),
.F(n6840) 
);
defparam n6840_ins16491.INIT=16'h1000;
LUT4 n6854_ins16492 (
.I0(reg_ram_mode1),
.I1(slot_a_29),
.I2(slot_a_31),
.I3(n6840_5),
.F(n6854) 
);
defparam n6854_ins16492.INIT=16'h4000;
LUT4 n6871_ins16494 (
.I0(reg_ram_mode3),
.I1(slot_a_31),
.I2(slot_a_29),
.I3(n6840_5),
.F(n6871) 
);
defparam n6871_ins16494.INIT=16'h1000;
LUT4 n339_ins16495 (
.I0(n339_35),
.I1(n339_11),
.I2(slot_a_15),
.I3(n339_13),
.F(n339_7) 
);
defparam n339_ins16495.INIT=16'h44F0;
LUT3 n340_ins16496 (
.I0(n339_13),
.I1(slot_a_13),
.I2(n340_9),
.F(n340_7) 
);
defparam n340_ins16496.INIT=8'h0E;
LUT4 n10152_ins16527 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(n10152_5),
.I3(n10109_7),
.F(n10152) 
);
defparam n10152_ins16527.INIT=16'h4000;
LUT2 n10301_ins16552 (
.I0(n10096_9),
.I1(n10183_5),
.F(n10301) 
);
defparam n10301_ins16552.INIT=4'h8;
LUT2 n10304_ins16553 (
.I0(n10099_7),
.I1(n10183_5),
.F(n10304) 
);
defparam n10304_ins16553.INIT=4'h8;
LUT2 n10306_ins16554 (
.I0(n10101_7),
.I1(n10183_5),
.F(n10306) 
);
defparam n10306_ins16554.INIT=4'h8;
LUT2 n10433_ins16574 (
.I0(n10096_9),
.I1(n10310_9),
.F(n10433) 
);
defparam n10433_ins16574.INIT=4'h8;
LUT2 n10436_ins16575 (
.I0(n10099_7),
.I1(n10310_9),
.F(n10436) 
);
defparam n10436_ins16575.INIT=4'h8;
LUT2 n10438_ins16576 (
.I0(n10101_7),
.I1(n10310_9),
.F(n10438) 
);
defparam n10438_ins16576.INIT=4'h8;
LUT2 n10443_ins16577 (
.I0(n116_5),
.I1(n10443_5),
.F(n10443) 
);
defparam n10443_ins16577.INIT=4'h8;
LUT2 n10547_ins16593 (
.I0(n10096_9),
.I1(n10451_7),
.F(n10547) 
);
defparam n10547_ins16593.INIT=4'h8;
LUT2 n10550_ins16594 (
.I0(n10099_7),
.I1(n10451_7),
.F(n10550) 
);
defparam n10550_ins16594.INIT=4'h8;
LUT2 n10552_ins16595 (
.I0(n10101_7),
.I1(n10451_7),
.F(n10552) 
);
defparam n10552_ins16595.INIT=4'h8;
LUT2 n10577_ins16600 (
.I0(n10096_9),
.I1(n10557_7),
.F(n10577) 
);
defparam n10577_ins16600.INIT=4'h8;
LUT2 n10582_ins16601 (
.I0(n10101_7),
.I1(n10557_7),
.F(n10582) 
);
defparam n10582_ins16601.INIT=4'h8;
LUT3 ch_a1_key_release_ins16602 (
.I0(ff_ch_a1_key_release),
.I1(ch_a0_key_release),
.I2(ff_reg_clone_key_a1),
.F(ch_a1_key_release) 
);
defparam ch_a1_key_release_ins16602.INIT=8'hCA;
LUT3 ch_a1_key_off_ins16603 (
.I0(ff_ch_a1_key_off),
.I1(ch_a0_key_off),
.I2(ff_reg_clone_key_a1),
.F(ch_a1_key_off) 
);
defparam ch_a1_key_off_ins16603.INIT=8'hCA;
LUT3 ch_b1_key_release_ins16604 (
.I0(ff_ch_b1_key_release),
.I1(ch_b0_key_release),
.I2(ff_reg_clone_key_b1),
.F(ch_b1_key_release) 
);
defparam ch_b1_key_release_ins16604.INIT=8'hCA;
LUT3 ch_b1_key_off_ins16605 (
.I0(ff_ch_b1_key_off),
.I1(ch_b0_key_off),
.I2(ff_reg_clone_key_b1),
.F(ch_b1_key_off) 
);
defparam ch_b1_key_off_ins16605.INIT=8'hCA;
LUT3 ch_c1_key_release_ins16606 (
.I0(ff_ch_c1_key_release),
.I1(ch_c0_key_release),
.I2(ff_reg_clone_key_c1),
.F(ch_c1_key_release) 
);
defparam ch_c1_key_release_ins16606.INIT=8'hCA;
LUT3 ch_c1_key_off_ins16607 (
.I0(ff_ch_c1_key_off),
.I1(ch_c0_key_off),
.I2(ff_reg_clone_key_c1),
.F(ch_c1_key_off) 
);
defparam ch_c1_key_off_ins16607.INIT=8'hCA;
LUT3 ch_d1_key_release_ins16608 (
.I0(ff_ch_d1_key_release),
.I1(ch_d0_key_release),
.I2(ff_reg_clone_key_d1),
.F(ch_d1_key_release) 
);
defparam ch_d1_key_release_ins16608.INIT=8'hCA;
LUT3 ch_d1_key_off_ins16609 (
.I0(ff_ch_d1_key_off),
.I1(ch_d0_key_off),
.I2(ff_reg_clone_key_d1),
.F(ch_d1_key_off) 
);
defparam ch_d1_key_off_ins16609.INIT=8'hCA;
LUT3 \reg_ar_a1[7]_ins16610  (
.I0(\ff_reg_ar_a1[7] ),
.I1(\reg_ar_a0[7] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_ar_a1[7] ) 
);
defparam \reg_ar_a1[7]_ins16610 .INIT=8'hCA;
LUT3 \reg_ar_a1[6]_ins16611  (
.I0(\ff_reg_ar_a1[6] ),
.I1(\reg_ar_a0[6] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_ar_a1[6] ) 
);
defparam \reg_ar_a1[6]_ins16611 .INIT=8'hCA;
LUT3 \reg_ar_a1[5]_ins16612  (
.I0(\ff_reg_ar_a1[5] ),
.I1(\reg_ar_a0[5] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_ar_a1[5] ) 
);
defparam \reg_ar_a1[5]_ins16612 .INIT=8'hCA;
LUT3 \reg_ar_a1[4]_ins16613  (
.I0(\ff_reg_ar_a1[4] ),
.I1(\reg_ar_a0[4] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_ar_a1[4] ) 
);
defparam \reg_ar_a1[4]_ins16613 .INIT=8'hCA;
LUT3 \reg_ar_a1[3]_ins16614  (
.I0(\ff_reg_ar_a1[3] ),
.I1(\reg_ar_a0[3] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_ar_a1[3] ) 
);
defparam \reg_ar_a1[3]_ins16614 .INIT=8'hCA;
LUT3 \reg_ar_a1[2]_ins16615  (
.I0(\ff_reg_ar_a1[2] ),
.I1(\reg_ar_a0[2] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_ar_a1[2] ) 
);
defparam \reg_ar_a1[2]_ins16615 .INIT=8'hCA;
LUT3 \reg_ar_a1[1]_ins16616  (
.I0(\ff_reg_ar_a1[1] ),
.I1(\reg_ar_a0[1] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_ar_a1[1] ) 
);
defparam \reg_ar_a1[1]_ins16616 .INIT=8'hCA;
LUT3 \reg_ar_a1[0]_ins16617  (
.I0(\ff_reg_ar_a1[0] ),
.I1(\reg_ar_a0[0] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_ar_a1[0] ) 
);
defparam \reg_ar_a1[0]_ins16617 .INIT=8'hCA;
LUT3 \reg_dr_a1[7]_ins16618  (
.I0(\ff_reg_dr_a1[7] ),
.I1(\reg_dr_a0[7] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_dr_a1[7] ) 
);
defparam \reg_dr_a1[7]_ins16618 .INIT=8'hCA;
LUT3 \reg_dr_a1[6]_ins16619  (
.I0(\ff_reg_dr_a1[6] ),
.I1(\reg_dr_a0[6] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_dr_a1[6] ) 
);
defparam \reg_dr_a1[6]_ins16619 .INIT=8'hCA;
LUT3 \reg_dr_a1[5]_ins16620  (
.I0(\ff_reg_dr_a1[5] ),
.I1(\reg_dr_a0[5] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_dr_a1[5] ) 
);
defparam \reg_dr_a1[5]_ins16620 .INIT=8'hCA;
LUT3 \reg_dr_a1[4]_ins16621  (
.I0(\ff_reg_dr_a1[4] ),
.I1(\reg_dr_a0[4] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_dr_a1[4] ) 
);
defparam \reg_dr_a1[4]_ins16621 .INIT=8'hCA;
LUT3 \reg_dr_a1[3]_ins16622  (
.I0(\ff_reg_dr_a1[3] ),
.I1(\reg_dr_a0[3] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_dr_a1[3] ) 
);
defparam \reg_dr_a1[3]_ins16622 .INIT=8'hCA;
LUT3 \reg_dr_a1[2]_ins16623  (
.I0(\ff_reg_dr_a1[2] ),
.I1(\reg_dr_a0[2] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_dr_a1[2] ) 
);
defparam \reg_dr_a1[2]_ins16623 .INIT=8'hCA;
LUT3 \reg_dr_a1[1]_ins16624  (
.I0(\ff_reg_dr_a1[1] ),
.I1(\reg_dr_a0[1] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_dr_a1[1] ) 
);
defparam \reg_dr_a1[1]_ins16624 .INIT=8'hCA;
LUT3 \reg_dr_a1[0]_ins16625  (
.I0(\ff_reg_dr_a1[0] ),
.I1(\reg_dr_a0[0] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_dr_a1[0] ) 
);
defparam \reg_dr_a1[0]_ins16625 .INIT=8'hCA;
LUT3 \reg_sr_a1[7]_ins16626  (
.I0(\ff_reg_sr_a1[7] ),
.I1(\reg_sr_a0[7] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_sr_a1[7] ) 
);
defparam \reg_sr_a1[7]_ins16626 .INIT=8'hCA;
LUT3 \reg_sr_a1[6]_ins16627  (
.I0(\ff_reg_sr_a1[6] ),
.I1(\reg_sr_a0[6] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_sr_a1[6] ) 
);
defparam \reg_sr_a1[6]_ins16627 .INIT=8'hCA;
LUT3 \reg_sr_a1[5]_ins16628  (
.I0(\ff_reg_sr_a1[5] ),
.I1(\reg_sr_a0[5] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_sr_a1[5] ) 
);
defparam \reg_sr_a1[5]_ins16628 .INIT=8'hCA;
LUT3 \reg_sr_a1[4]_ins16629  (
.I0(\ff_reg_sr_a1[4] ),
.I1(\reg_sr_a0[4] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_sr_a1[4] ) 
);
defparam \reg_sr_a1[4]_ins16629 .INIT=8'hCA;
LUT3 \reg_sr_a1[3]_ins16630  (
.I0(\ff_reg_sr_a1[3] ),
.I1(\reg_sr_a0[3] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_sr_a1[3] ) 
);
defparam \reg_sr_a1[3]_ins16630 .INIT=8'hCA;
LUT3 \reg_sr_a1[2]_ins16631  (
.I0(\ff_reg_sr_a1[2] ),
.I1(\reg_sr_a0[2] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_sr_a1[2] ) 
);
defparam \reg_sr_a1[2]_ins16631 .INIT=8'hCA;
LUT3 \reg_sr_a1[1]_ins16632  (
.I0(\ff_reg_sr_a1[1] ),
.I1(\reg_sr_a0[1] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_sr_a1[1] ) 
);
defparam \reg_sr_a1[1]_ins16632 .INIT=8'hCA;
LUT3 \reg_sr_a1[0]_ins16633  (
.I0(\ff_reg_sr_a1[0] ),
.I1(\reg_sr_a0[0] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_sr_a1[0] ) 
);
defparam \reg_sr_a1[0]_ins16633 .INIT=8'hCA;
LUT3 \reg_rr_a1[7]_ins16634  (
.I0(\ff_reg_rr_a1[7] ),
.I1(\reg_rr_a0[7] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_rr_a1[7] ) 
);
defparam \reg_rr_a1[7]_ins16634 .INIT=8'hCA;
LUT3 \reg_rr_a1[6]_ins16635  (
.I0(\ff_reg_rr_a1[6] ),
.I1(\reg_rr_a0[6] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_rr_a1[6] ) 
);
defparam \reg_rr_a1[6]_ins16635 .INIT=8'hCA;
LUT3 \reg_rr_a1[5]_ins16636  (
.I0(\ff_reg_rr_a1[5] ),
.I1(\reg_rr_a0[5] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_rr_a1[5] ) 
);
defparam \reg_rr_a1[5]_ins16636 .INIT=8'hCA;
LUT3 \reg_rr_a1[4]_ins16637  (
.I0(\ff_reg_rr_a1[4] ),
.I1(\reg_rr_a0[4] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_rr_a1[4] ) 
);
defparam \reg_rr_a1[4]_ins16637 .INIT=8'hCA;
LUT3 \reg_rr_a1[3]_ins16638  (
.I0(\ff_reg_rr_a1[3] ),
.I1(\reg_rr_a0[3] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_rr_a1[3] ) 
);
defparam \reg_rr_a1[3]_ins16638 .INIT=8'hCA;
LUT3 \reg_rr_a1[2]_ins16639  (
.I0(\ff_reg_rr_a1[2] ),
.I1(\reg_rr_a0[2] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_rr_a1[2] ) 
);
defparam \reg_rr_a1[2]_ins16639 .INIT=8'hCA;
LUT3 \reg_rr_a1[1]_ins16640  (
.I0(\ff_reg_rr_a1[1] ),
.I1(\reg_rr_a0[1] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_rr_a1[1] ) 
);
defparam \reg_rr_a1[1]_ins16640 .INIT=8'hCA;
LUT3 \reg_rr_a1[0]_ins16641  (
.I0(\ff_reg_rr_a1[0] ),
.I1(\reg_rr_a0[0] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_rr_a1[0] ) 
);
defparam \reg_rr_a1[0]_ins16641 .INIT=8'hCA;
LUT3 \reg_sl_a1[5]_ins16642  (
.I0(\ff_reg_sl_a1[5] ),
.I1(\reg_sl_a0[5] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_sl_a1[5] ) 
);
defparam \reg_sl_a1[5]_ins16642 .INIT=8'hCA;
LUT3 \reg_sl_a1[4]_ins16643  (
.I0(\ff_reg_sl_a1[4] ),
.I1(\reg_sl_a0[4] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_sl_a1[4] ) 
);
defparam \reg_sl_a1[4]_ins16643 .INIT=8'hCA;
LUT3 \reg_sl_a1[3]_ins16644  (
.I0(\ff_reg_sl_a1[3] ),
.I1(\reg_sl_a0[3] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_sl_a1[3] ) 
);
defparam \reg_sl_a1[3]_ins16644 .INIT=8'hCA;
LUT3 \reg_sl_a1[2]_ins16645  (
.I0(\ff_reg_sl_a1[2] ),
.I1(\reg_sl_a0[2] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_sl_a1[2] ) 
);
defparam \reg_sl_a1[2]_ins16645 .INIT=8'hCA;
LUT3 \reg_sl_a1[1]_ins16646  (
.I0(\ff_reg_sl_a1[1] ),
.I1(\reg_sl_a0[1] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_sl_a1[1] ) 
);
defparam \reg_sl_a1[1]_ins16646 .INIT=8'hCA;
LUT3 \reg_sl_a1[0]_ins16647  (
.I0(\ff_reg_sl_a1[0] ),
.I1(\reg_sl_a0[0] ),
.I2(ff_reg_clone_adsr_a1),
.F(\reg_sl_a1[0] ) 
);
defparam \reg_sl_a1[0]_ins16647 .INIT=8'hCA;
LUT3 \reg_wave_length_a1[1]_ins16648  (
.I0(\ff_reg_wave_length_a1[1] ),
.I1(\reg_wave_length_a0[1] ),
.I2(ff_reg_clone_wave_a1),
.F(\reg_wave_length_a1[1] ) 
);
defparam \reg_wave_length_a1[1]_ins16648 .INIT=8'hCA;
LUT3 \reg_wave_length_a1[0]_ins16649  (
.I0(\ff_reg_wave_length_a1[0] ),
.I1(\reg_wave_length_a0[0] ),
.I2(ff_reg_clone_wave_a1),
.F(\reg_wave_length_a1[0] ) 
);
defparam \reg_wave_length_a1[0]_ins16649 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[11]_ins16650  (
.I0(\ff_reg_frequency_count_a1[11] ),
.I1(\reg_frequency_count_a0[11] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[11] ) 
);
defparam \reg_frequency_count_a1[11]_ins16650 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[10]_ins16651  (
.I0(\ff_reg_frequency_count_a1[10] ),
.I1(\reg_frequency_count_a0[10] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[10] ) 
);
defparam \reg_frequency_count_a1[10]_ins16651 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[9]_ins16652  (
.I0(\ff_reg_frequency_count_a1[9] ),
.I1(\reg_frequency_count_a0[9] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[9] ) 
);
defparam \reg_frequency_count_a1[9]_ins16652 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[8]_ins16653  (
.I0(\ff_reg_frequency_count_a1[8] ),
.I1(\reg_frequency_count_a0[8] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[8] ) 
);
defparam \reg_frequency_count_a1[8]_ins16653 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[7]_ins16654  (
.I0(\ff_reg_frequency_count_a1[7] ),
.I1(\reg_frequency_count_a0[7] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[7] ) 
);
defparam \reg_frequency_count_a1[7]_ins16654 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[6]_ins16655  (
.I0(\ff_reg_frequency_count_a1[6] ),
.I1(\reg_frequency_count_a0[6] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[6] ) 
);
defparam \reg_frequency_count_a1[6]_ins16655 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[5]_ins16656  (
.I0(\ff_reg_frequency_count_a1[5] ),
.I1(\reg_frequency_count_a0[5] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[5] ) 
);
defparam \reg_frequency_count_a1[5]_ins16656 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[4]_ins16657  (
.I0(\ff_reg_frequency_count_a1[4] ),
.I1(\reg_frequency_count_a0[4] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[4] ) 
);
defparam \reg_frequency_count_a1[4]_ins16657 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[3]_ins16658  (
.I0(\ff_reg_frequency_count_a1[3] ),
.I1(\reg_frequency_count_a0[3] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[3] ) 
);
defparam \reg_frequency_count_a1[3]_ins16658 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[2]_ins16659  (
.I0(\ff_reg_frequency_count_a1[2] ),
.I1(\reg_frequency_count_a0[2] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[2] ) 
);
defparam \reg_frequency_count_a1[2]_ins16659 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[1]_ins16660  (
.I0(\ff_reg_frequency_count_a1[1] ),
.I1(\reg_frequency_count_a0[1] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[1] ) 
);
defparam \reg_frequency_count_a1[1]_ins16660 .INIT=8'hCA;
LUT3 \reg_frequency_count_a1[0]_ins16661  (
.I0(\ff_reg_frequency_count_a1[0] ),
.I1(\reg_frequency_count_a0[0] ),
.I2(ff_reg_clone_frequency_a1),
.F(\reg_frequency_count_a1[0] ) 
);
defparam \reg_frequency_count_a1[0]_ins16661 .INIT=8'hCA;
LUT3 \reg_noise_sel_a1[1]_ins16662  (
.I0(\ff_reg_noise_sel_a1[1] ),
.I1(\reg_noise_sel_a0[1] ),
.I2(ff_reg_clone_noise_a1),
.F(\reg_noise_sel_a1[1] ) 
);
defparam \reg_noise_sel_a1[1]_ins16662 .INIT=8'hCA;
LUT3 \reg_noise_sel_a1[0]_ins16663  (
.I0(\ff_reg_noise_sel_a1[0] ),
.I1(\reg_noise_sel_a0[0] ),
.I2(ff_reg_clone_noise_a1),
.F(\reg_noise_sel_a1[0] ) 
);
defparam \reg_noise_sel_a1[0]_ins16663 .INIT=8'hCA;
LUT3 \reg_ar_b1[7]_ins16664  (
.I0(\ff_reg_ar_b1[7] ),
.I1(\reg_ar_b0[7] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_ar_b1[7] ) 
);
defparam \reg_ar_b1[7]_ins16664 .INIT=8'hCA;
LUT3 \reg_ar_b1[6]_ins16665  (
.I0(\ff_reg_ar_b1[6] ),
.I1(\reg_ar_b0[6] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_ar_b1[6] ) 
);
defparam \reg_ar_b1[6]_ins16665 .INIT=8'hCA;
LUT3 \reg_ar_b1[5]_ins16666  (
.I0(\ff_reg_ar_b1[5] ),
.I1(\reg_ar_b0[5] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_ar_b1[5] ) 
);
defparam \reg_ar_b1[5]_ins16666 .INIT=8'hCA;
LUT3 \reg_ar_b1[4]_ins16667  (
.I0(\ff_reg_ar_b1[4] ),
.I1(\reg_ar_b0[4] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_ar_b1[4] ) 
);
defparam \reg_ar_b1[4]_ins16667 .INIT=8'hCA;
LUT3 \reg_ar_b1[3]_ins16668  (
.I0(\ff_reg_ar_b1[3] ),
.I1(\reg_ar_b0[3] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_ar_b1[3] ) 
);
defparam \reg_ar_b1[3]_ins16668 .INIT=8'hCA;
LUT3 \reg_ar_b1[2]_ins16669  (
.I0(\ff_reg_ar_b1[2] ),
.I1(\reg_ar_b0[2] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_ar_b1[2] ) 
);
defparam \reg_ar_b1[2]_ins16669 .INIT=8'hCA;
LUT3 \reg_ar_b1[1]_ins16670  (
.I0(\ff_reg_ar_b1[1] ),
.I1(\reg_ar_b0[1] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_ar_b1[1] ) 
);
defparam \reg_ar_b1[1]_ins16670 .INIT=8'hCA;
LUT3 \reg_ar_b1[0]_ins16671  (
.I0(\ff_reg_ar_b1[0] ),
.I1(\reg_ar_b0[0] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_ar_b1[0] ) 
);
defparam \reg_ar_b1[0]_ins16671 .INIT=8'hCA;
LUT3 \reg_dr_b1[7]_ins16672  (
.I0(\ff_reg_dr_b1[7] ),
.I1(\reg_dr_b0[7] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_dr_b1[7] ) 
);
defparam \reg_dr_b1[7]_ins16672 .INIT=8'hCA;
LUT3 \reg_dr_b1[6]_ins16673  (
.I0(\ff_reg_dr_b1[6] ),
.I1(\reg_dr_b0[6] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_dr_b1[6] ) 
);
defparam \reg_dr_b1[6]_ins16673 .INIT=8'hCA;
LUT3 \reg_dr_b1[5]_ins16674  (
.I0(\ff_reg_dr_b1[5] ),
.I1(\reg_dr_b0[5] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_dr_b1[5] ) 
);
defparam \reg_dr_b1[5]_ins16674 .INIT=8'hCA;
LUT3 \reg_dr_b1[4]_ins16675  (
.I0(\ff_reg_dr_b1[4] ),
.I1(\reg_dr_b0[4] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_dr_b1[4] ) 
);
defparam \reg_dr_b1[4]_ins16675 .INIT=8'hCA;
LUT3 \reg_dr_b1[3]_ins16676  (
.I0(\ff_reg_dr_b1[3] ),
.I1(\reg_dr_b0[3] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_dr_b1[3] ) 
);
defparam \reg_dr_b1[3]_ins16676 .INIT=8'hCA;
LUT3 \reg_dr_b1[2]_ins16677  (
.I0(\ff_reg_dr_b1[2] ),
.I1(\reg_dr_b0[2] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_dr_b1[2] ) 
);
defparam \reg_dr_b1[2]_ins16677 .INIT=8'hCA;
LUT3 \reg_dr_b1[1]_ins16678  (
.I0(\ff_reg_dr_b1[1] ),
.I1(\reg_dr_b0[1] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_dr_b1[1] ) 
);
defparam \reg_dr_b1[1]_ins16678 .INIT=8'hCA;
LUT3 \reg_dr_b1[0]_ins16679  (
.I0(\ff_reg_dr_b1[0] ),
.I1(\reg_dr_b0[0] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_dr_b1[0] ) 
);
defparam \reg_dr_b1[0]_ins16679 .INIT=8'hCA;
LUT3 \reg_sr_b1[7]_ins16680  (
.I0(\ff_reg_sr_b1[7] ),
.I1(\reg_sr_b0[7] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sr_b1[7] ) 
);
defparam \reg_sr_b1[7]_ins16680 .INIT=8'hCA;
LUT3 \reg_sr_b1[6]_ins16681  (
.I0(\ff_reg_sr_b1[6] ),
.I1(\reg_sr_b0[6] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sr_b1[6] ) 
);
defparam \reg_sr_b1[6]_ins16681 .INIT=8'hCA;
LUT3 \reg_sr_b1[5]_ins16682  (
.I0(\ff_reg_sr_b1[5] ),
.I1(\reg_sr_b0[5] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sr_b1[5] ) 
);
defparam \reg_sr_b1[5]_ins16682 .INIT=8'hCA;
LUT3 \reg_sr_b1[4]_ins16683  (
.I0(\ff_reg_sr_b1[4] ),
.I1(\reg_sr_b0[4] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sr_b1[4] ) 
);
defparam \reg_sr_b1[4]_ins16683 .INIT=8'hCA;
LUT3 \reg_sr_b1[3]_ins16684  (
.I0(\ff_reg_sr_b1[3] ),
.I1(\reg_sr_b0[3] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sr_b1[3] ) 
);
defparam \reg_sr_b1[3]_ins16684 .INIT=8'hCA;
LUT3 \reg_sr_b1[2]_ins16685  (
.I0(\ff_reg_sr_b1[2] ),
.I1(\reg_sr_b0[2] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sr_b1[2] ) 
);
defparam \reg_sr_b1[2]_ins16685 .INIT=8'hCA;
LUT3 \reg_sr_b1[1]_ins16686  (
.I0(\ff_reg_sr_b1[1] ),
.I1(\reg_sr_b0[1] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sr_b1[1] ) 
);
defparam \reg_sr_b1[1]_ins16686 .INIT=8'hCA;
LUT3 \reg_sr_b1[0]_ins16687  (
.I0(\ff_reg_sr_b1[0] ),
.I1(\reg_sr_b0[0] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sr_b1[0] ) 
);
defparam \reg_sr_b1[0]_ins16687 .INIT=8'hCA;
LUT3 \reg_rr_b1[7]_ins16688  (
.I0(\ff_reg_rr_b1[7] ),
.I1(\reg_rr_b0[7] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_rr_b1[7] ) 
);
defparam \reg_rr_b1[7]_ins16688 .INIT=8'hCA;
LUT3 \reg_rr_b1[6]_ins16689  (
.I0(\ff_reg_rr_b1[6] ),
.I1(\reg_rr_b0[6] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_rr_b1[6] ) 
);
defparam \reg_rr_b1[6]_ins16689 .INIT=8'hCA;
LUT3 \reg_rr_b1[5]_ins16690  (
.I0(\ff_reg_rr_b1[5] ),
.I1(\reg_rr_b0[5] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_rr_b1[5] ) 
);
defparam \reg_rr_b1[5]_ins16690 .INIT=8'hCA;
LUT3 \reg_rr_b1[4]_ins16691  (
.I0(\ff_reg_rr_b1[4] ),
.I1(\reg_rr_b0[4] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_rr_b1[4] ) 
);
defparam \reg_rr_b1[4]_ins16691 .INIT=8'hCA;
LUT3 \reg_rr_b1[3]_ins16692  (
.I0(\ff_reg_rr_b1[3] ),
.I1(\reg_rr_b0[3] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_rr_b1[3] ) 
);
defparam \reg_rr_b1[3]_ins16692 .INIT=8'hCA;
LUT3 \reg_rr_b1[2]_ins16693  (
.I0(\ff_reg_rr_b1[2] ),
.I1(\reg_rr_b0[2] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_rr_b1[2] ) 
);
defparam \reg_rr_b1[2]_ins16693 .INIT=8'hCA;
LUT3 \reg_rr_b1[1]_ins16694  (
.I0(\ff_reg_rr_b1[1] ),
.I1(\reg_rr_b0[1] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_rr_b1[1] ) 
);
defparam \reg_rr_b1[1]_ins16694 .INIT=8'hCA;
LUT3 \reg_rr_b1[0]_ins16695  (
.I0(\ff_reg_rr_b1[0] ),
.I1(\reg_rr_b0[0] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_rr_b1[0] ) 
);
defparam \reg_rr_b1[0]_ins16695 .INIT=8'hCA;
LUT3 \reg_sl_b1[5]_ins16696  (
.I0(\ff_reg_sl_b1[5] ),
.I1(\reg_sl_b0[5] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sl_b1[5] ) 
);
defparam \reg_sl_b1[5]_ins16696 .INIT=8'hCA;
LUT3 \reg_sl_b1[4]_ins16697  (
.I0(\ff_reg_sl_b1[4] ),
.I1(\reg_sl_b0[4] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sl_b1[4] ) 
);
defparam \reg_sl_b1[4]_ins16697 .INIT=8'hCA;
LUT3 \reg_sl_b1[3]_ins16698  (
.I0(\ff_reg_sl_b1[3] ),
.I1(\reg_sl_b0[3] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sl_b1[3] ) 
);
defparam \reg_sl_b1[3]_ins16698 .INIT=8'hCA;
LUT3 \reg_sl_b1[2]_ins16699  (
.I0(\ff_reg_sl_b1[2] ),
.I1(\reg_sl_b0[2] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sl_b1[2] ) 
);
defparam \reg_sl_b1[2]_ins16699 .INIT=8'hCA;
LUT3 \reg_sl_b1[1]_ins16700  (
.I0(\ff_reg_sl_b1[1] ),
.I1(\reg_sl_b0[1] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sl_b1[1] ) 
);
defparam \reg_sl_b1[1]_ins16700 .INIT=8'hCA;
LUT3 \reg_sl_b1[0]_ins16701  (
.I0(\ff_reg_sl_b1[0] ),
.I1(\reg_sl_b0[0] ),
.I2(ff_reg_clone_adsr_b1),
.F(\reg_sl_b1[0] ) 
);
defparam \reg_sl_b1[0]_ins16701 .INIT=8'hCA;
LUT3 \reg_wave_length_b1[1]_ins16702  (
.I0(\ff_reg_wave_length_b1[1] ),
.I1(\reg_wave_length_b0[1] ),
.I2(ff_reg_clone_wave_b1),
.F(\reg_wave_length_b1[1] ) 
);
defparam \reg_wave_length_b1[1]_ins16702 .INIT=8'hCA;
LUT3 \reg_wave_length_b1[0]_ins16703  (
.I0(\ff_reg_wave_length_b1[0] ),
.I1(\reg_wave_length_b0[0] ),
.I2(ff_reg_clone_wave_b1),
.F(\reg_wave_length_b1[0] ) 
);
defparam \reg_wave_length_b1[0]_ins16703 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[11]_ins16704  (
.I0(\ff_reg_frequency_count_b1[11] ),
.I1(\reg_frequency_count_b0[11] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[11] ) 
);
defparam \reg_frequency_count_b1[11]_ins16704 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[10]_ins16705  (
.I0(\ff_reg_frequency_count_b1[10] ),
.I1(\reg_frequency_count_b0[10] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[10] ) 
);
defparam \reg_frequency_count_b1[10]_ins16705 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[9]_ins16706  (
.I0(\ff_reg_frequency_count_b1[9] ),
.I1(\reg_frequency_count_b0[9] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[9] ) 
);
defparam \reg_frequency_count_b1[9]_ins16706 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[8]_ins16707  (
.I0(\ff_reg_frequency_count_b1[8] ),
.I1(\reg_frequency_count_b0[8] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[8] ) 
);
defparam \reg_frequency_count_b1[8]_ins16707 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[7]_ins16708  (
.I0(\ff_reg_frequency_count_b1[7] ),
.I1(\reg_frequency_count_b0[7] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[7] ) 
);
defparam \reg_frequency_count_b1[7]_ins16708 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[6]_ins16709  (
.I0(\ff_reg_frequency_count_b1[6] ),
.I1(\reg_frequency_count_b0[6] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[6] ) 
);
defparam \reg_frequency_count_b1[6]_ins16709 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[5]_ins16710  (
.I0(\ff_reg_frequency_count_b1[5] ),
.I1(\reg_frequency_count_b0[5] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[5] ) 
);
defparam \reg_frequency_count_b1[5]_ins16710 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[4]_ins16711  (
.I0(\ff_reg_frequency_count_b1[4] ),
.I1(\reg_frequency_count_b0[4] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[4] ) 
);
defparam \reg_frequency_count_b1[4]_ins16711 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[3]_ins16712  (
.I0(\ff_reg_frequency_count_b1[3] ),
.I1(\reg_frequency_count_b0[3] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[3] ) 
);
defparam \reg_frequency_count_b1[3]_ins16712 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[2]_ins16713  (
.I0(\ff_reg_frequency_count_b1[2] ),
.I1(\reg_frequency_count_b0[2] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[2] ) 
);
defparam \reg_frequency_count_b1[2]_ins16713 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[1]_ins16714  (
.I0(\ff_reg_frequency_count_b1[1] ),
.I1(\reg_frequency_count_b0[1] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[1] ) 
);
defparam \reg_frequency_count_b1[1]_ins16714 .INIT=8'hCA;
LUT3 \reg_frequency_count_b1[0]_ins16715  (
.I0(\ff_reg_frequency_count_b1[0] ),
.I1(\reg_frequency_count_b0[0] ),
.I2(ff_reg_clone_frequency_b1),
.F(\reg_frequency_count_b1[0] ) 
);
defparam \reg_frequency_count_b1[0]_ins16715 .INIT=8'hCA;
LUT3 \reg_noise_sel_b1[1]_ins16716  (
.I0(\ff_reg_noise_sel_b1[1] ),
.I1(\reg_noise_sel_b0[1] ),
.I2(ff_reg_clone_noise_b1),
.F(\reg_noise_sel_b1[1] ) 
);
defparam \reg_noise_sel_b1[1]_ins16716 .INIT=8'hCA;
LUT3 \reg_noise_sel_b1[0]_ins16717  (
.I0(\ff_reg_noise_sel_b1[0] ),
.I1(\reg_noise_sel_b0[0] ),
.I2(ff_reg_clone_noise_b1),
.F(\reg_noise_sel_b1[0] ) 
);
defparam \reg_noise_sel_b1[0]_ins16717 .INIT=8'hCA;
LUT3 \reg_ar_c1[7]_ins16718  (
.I0(\reg_ar_c0[7] ),
.I1(\ff_reg_ar_c1[7] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_ar_c1[7] ) 
);
defparam \reg_ar_c1[7]_ins16718 .INIT=8'hAC;
LUT3 \reg_ar_c1[6]_ins16719  (
.I0(\ff_reg_ar_c1[6] ),
.I1(\reg_ar_c0[6] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_ar_c1[6] ) 
);
defparam \reg_ar_c1[6]_ins16719 .INIT=8'hCA;
LUT3 \reg_ar_c1[5]_ins16720  (
.I0(\ff_reg_ar_c1[5] ),
.I1(\reg_ar_c0[5] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_ar_c1[5] ) 
);
defparam \reg_ar_c1[5]_ins16720 .INIT=8'hCA;
LUT3 \reg_ar_c1[4]_ins16721  (
.I0(\ff_reg_ar_c1[4] ),
.I1(\reg_ar_c0[4] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_ar_c1[4] ) 
);
defparam \reg_ar_c1[4]_ins16721 .INIT=8'hCA;
LUT3 \reg_ar_c1[3]_ins16722  (
.I0(\ff_reg_ar_c1[3] ),
.I1(\reg_ar_c0[3] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_ar_c1[3] ) 
);
defparam \reg_ar_c1[3]_ins16722 .INIT=8'hCA;
LUT3 \reg_ar_c1[2]_ins16723  (
.I0(\ff_reg_ar_c1[2] ),
.I1(\reg_ar_c0[2] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_ar_c1[2] ) 
);
defparam \reg_ar_c1[2]_ins16723 .INIT=8'hCA;
LUT3 \reg_ar_c1[1]_ins16724  (
.I0(\ff_reg_ar_c1[1] ),
.I1(\reg_ar_c0[1] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_ar_c1[1] ) 
);
defparam \reg_ar_c1[1]_ins16724 .INIT=8'hCA;
LUT3 \reg_ar_c1[0]_ins16725  (
.I0(\ff_reg_ar_c1[0] ),
.I1(\reg_ar_c0[0] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_ar_c1[0] ) 
);
defparam \reg_ar_c1[0]_ins16725 .INIT=8'hCA;
LUT3 \reg_dr_c1[7]_ins16726  (
.I0(\ff_reg_dr_c1[7] ),
.I1(\reg_dr_c0[7] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_dr_c1[7] ) 
);
defparam \reg_dr_c1[7]_ins16726 .INIT=8'hCA;
LUT3 \reg_dr_c1[6]_ins16727  (
.I0(\ff_reg_dr_c1[6] ),
.I1(\reg_dr_c0[6] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_dr_c1[6] ) 
);
defparam \reg_dr_c1[6]_ins16727 .INIT=8'hCA;
LUT3 \reg_dr_c1[5]_ins16728  (
.I0(\ff_reg_dr_c1[5] ),
.I1(\reg_dr_c0[5] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_dr_c1[5] ) 
);
defparam \reg_dr_c1[5]_ins16728 .INIT=8'hCA;
LUT3 \reg_dr_c1[4]_ins16729  (
.I0(\ff_reg_dr_c1[4] ),
.I1(\reg_dr_c0[4] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_dr_c1[4] ) 
);
defparam \reg_dr_c1[4]_ins16729 .INIT=8'hCA;
LUT3 \reg_dr_c1[3]_ins16730  (
.I0(\ff_reg_dr_c1[3] ),
.I1(\reg_dr_c0[3] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_dr_c1[3] ) 
);
defparam \reg_dr_c1[3]_ins16730 .INIT=8'hCA;
LUT3 \reg_dr_c1[2]_ins16731  (
.I0(\ff_reg_dr_c1[2] ),
.I1(\reg_dr_c0[2] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_dr_c1[2] ) 
);
defparam \reg_dr_c1[2]_ins16731 .INIT=8'hCA;
LUT3 \reg_dr_c1[1]_ins16732  (
.I0(\ff_reg_dr_c1[1] ),
.I1(\reg_dr_c0[1] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_dr_c1[1] ) 
);
defparam \reg_dr_c1[1]_ins16732 .INIT=8'hCA;
LUT3 \reg_dr_c1[0]_ins16733  (
.I0(\ff_reg_dr_c1[0] ),
.I1(\reg_dr_c0[0] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_dr_c1[0] ) 
);
defparam \reg_dr_c1[0]_ins16733 .INIT=8'hCA;
LUT3 \reg_sr_c1[7]_ins16734  (
.I0(\ff_reg_sr_c1[7] ),
.I1(\reg_sr_c0[7] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sr_c1[7] ) 
);
defparam \reg_sr_c1[7]_ins16734 .INIT=8'hCA;
LUT3 \reg_sr_c1[6]_ins16735  (
.I0(\ff_reg_sr_c1[6] ),
.I1(\reg_sr_c0[6] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sr_c1[6] ) 
);
defparam \reg_sr_c1[6]_ins16735 .INIT=8'hCA;
LUT3 \reg_sr_c1[5]_ins16736  (
.I0(\ff_reg_sr_c1[5] ),
.I1(\reg_sr_c0[5] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sr_c1[5] ) 
);
defparam \reg_sr_c1[5]_ins16736 .INIT=8'hCA;
LUT3 \reg_sr_c1[4]_ins16737  (
.I0(\ff_reg_sr_c1[4] ),
.I1(\reg_sr_c0[4] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sr_c1[4] ) 
);
defparam \reg_sr_c1[4]_ins16737 .INIT=8'hCA;
LUT3 \reg_sr_c1[3]_ins16738  (
.I0(\ff_reg_sr_c1[3] ),
.I1(\reg_sr_c0[3] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sr_c1[3] ) 
);
defparam \reg_sr_c1[3]_ins16738 .INIT=8'hCA;
LUT3 \reg_sr_c1[2]_ins16739  (
.I0(\ff_reg_sr_c1[2] ),
.I1(\reg_sr_c0[2] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sr_c1[2] ) 
);
defparam \reg_sr_c1[2]_ins16739 .INIT=8'hCA;
LUT3 \reg_sr_c1[1]_ins16740  (
.I0(\ff_reg_sr_c1[1] ),
.I1(\reg_sr_c0[1] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sr_c1[1] ) 
);
defparam \reg_sr_c1[1]_ins16740 .INIT=8'hCA;
LUT3 \reg_sr_c1[0]_ins16741  (
.I0(\ff_reg_sr_c1[0] ),
.I1(\reg_sr_c0[0] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sr_c1[0] ) 
);
defparam \reg_sr_c1[0]_ins16741 .INIT=8'hCA;
LUT3 \reg_rr_c1[7]_ins16742  (
.I0(\ff_reg_rr_c1[7] ),
.I1(\reg_rr_c0[7] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_rr_c1[7] ) 
);
defparam \reg_rr_c1[7]_ins16742 .INIT=8'hCA;
LUT3 \reg_rr_c1[6]_ins16743  (
.I0(\ff_reg_rr_c1[6] ),
.I1(\reg_rr_c0[6] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_rr_c1[6] ) 
);
defparam \reg_rr_c1[6]_ins16743 .INIT=8'hCA;
LUT3 \reg_rr_c1[5]_ins16744  (
.I0(\ff_reg_rr_c1[5] ),
.I1(\reg_rr_c0[5] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_rr_c1[5] ) 
);
defparam \reg_rr_c1[5]_ins16744 .INIT=8'hCA;
LUT3 \reg_rr_c1[4]_ins16745  (
.I0(\ff_reg_rr_c1[4] ),
.I1(\reg_rr_c0[4] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_rr_c1[4] ) 
);
defparam \reg_rr_c1[4]_ins16745 .INIT=8'hCA;
LUT3 \reg_rr_c1[3]_ins16746  (
.I0(\ff_reg_rr_c1[3] ),
.I1(\reg_rr_c0[3] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_rr_c1[3] ) 
);
defparam \reg_rr_c1[3]_ins16746 .INIT=8'hCA;
LUT3 \reg_rr_c1[2]_ins16747  (
.I0(\ff_reg_rr_c1[2] ),
.I1(\reg_rr_c0[2] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_rr_c1[2] ) 
);
defparam \reg_rr_c1[2]_ins16747 .INIT=8'hCA;
LUT3 \reg_rr_c1[1]_ins16748  (
.I0(\ff_reg_rr_c1[1] ),
.I1(\reg_rr_c0[1] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_rr_c1[1] ) 
);
defparam \reg_rr_c1[1]_ins16748 .INIT=8'hCA;
LUT3 \reg_rr_c1[0]_ins16749  (
.I0(\ff_reg_rr_c1[0] ),
.I1(\reg_rr_c0[0] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_rr_c1[0] ) 
);
defparam \reg_rr_c1[0]_ins16749 .INIT=8'hCA;
LUT3 \reg_sl_c1[5]_ins16750  (
.I0(\ff_reg_sl_c1[5] ),
.I1(\reg_sl_c0[5] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sl_c1[5] ) 
);
defparam \reg_sl_c1[5]_ins16750 .INIT=8'hCA;
LUT3 \reg_sl_c1[4]_ins16751  (
.I0(\ff_reg_sl_c1[4] ),
.I1(\reg_sl_c0[4] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sl_c1[4] ) 
);
defparam \reg_sl_c1[4]_ins16751 .INIT=8'hCA;
LUT3 \reg_sl_c1[3]_ins16752  (
.I0(\ff_reg_sl_c1[3] ),
.I1(\reg_sl_c0[3] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sl_c1[3] ) 
);
defparam \reg_sl_c1[3]_ins16752 .INIT=8'hCA;
LUT3 \reg_sl_c1[2]_ins16753  (
.I0(\ff_reg_sl_c1[2] ),
.I1(\reg_sl_c0[2] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sl_c1[2] ) 
);
defparam \reg_sl_c1[2]_ins16753 .INIT=8'hCA;
LUT3 \reg_sl_c1[1]_ins16754  (
.I0(\ff_reg_sl_c1[1] ),
.I1(\reg_sl_c0[1] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sl_c1[1] ) 
);
defparam \reg_sl_c1[1]_ins16754 .INIT=8'hCA;
LUT3 \reg_sl_c1[0]_ins16755  (
.I0(\ff_reg_sl_c1[0] ),
.I1(\reg_sl_c0[0] ),
.I2(ff_reg_clone_adsr_c1),
.F(\reg_sl_c1[0] ) 
);
defparam \reg_sl_c1[0]_ins16755 .INIT=8'hCA;
LUT3 \reg_wave_length_c1[1]_ins16756  (
.I0(\ff_reg_wave_length_c1[1] ),
.I1(\reg_wave_length_c0[1] ),
.I2(ff_reg_clone_wave_c1),
.F(\reg_wave_length_c1[1] ) 
);
defparam \reg_wave_length_c1[1]_ins16756 .INIT=8'hCA;
LUT3 \reg_wave_length_c1[0]_ins16757  (
.I0(\ff_reg_wave_length_c1[0] ),
.I1(\reg_wave_length_c0[0] ),
.I2(ff_reg_clone_wave_c1),
.F(\reg_wave_length_c1[0] ) 
);
defparam \reg_wave_length_c1[0]_ins16757 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[11]_ins16758  (
.I0(\ff_reg_frequency_count_c1[11] ),
.I1(\reg_frequency_count_c0[11] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[11] ) 
);
defparam \reg_frequency_count_c1[11]_ins16758 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[10]_ins16759  (
.I0(\ff_reg_frequency_count_c1[10] ),
.I1(\reg_frequency_count_c0[10] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[10] ) 
);
defparam \reg_frequency_count_c1[10]_ins16759 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[9]_ins16760  (
.I0(\ff_reg_frequency_count_c1[9] ),
.I1(\reg_frequency_count_c0[9] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[9] ) 
);
defparam \reg_frequency_count_c1[9]_ins16760 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[8]_ins16761  (
.I0(\ff_reg_frequency_count_c1[8] ),
.I1(\reg_frequency_count_c0[8] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[8] ) 
);
defparam \reg_frequency_count_c1[8]_ins16761 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[7]_ins16762  (
.I0(\ff_reg_frequency_count_c1[7] ),
.I1(\reg_frequency_count_c0[7] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[7] ) 
);
defparam \reg_frequency_count_c1[7]_ins16762 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[6]_ins16763  (
.I0(\ff_reg_frequency_count_c1[6] ),
.I1(\reg_frequency_count_c0[6] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[6] ) 
);
defparam \reg_frequency_count_c1[6]_ins16763 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[5]_ins16764  (
.I0(\ff_reg_frequency_count_c1[5] ),
.I1(\reg_frequency_count_c0[5] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[5] ) 
);
defparam \reg_frequency_count_c1[5]_ins16764 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[4]_ins16765  (
.I0(\ff_reg_frequency_count_c1[4] ),
.I1(\reg_frequency_count_c0[4] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[4] ) 
);
defparam \reg_frequency_count_c1[4]_ins16765 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[3]_ins16766  (
.I0(\ff_reg_frequency_count_c1[3] ),
.I1(\reg_frequency_count_c0[3] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[3] ) 
);
defparam \reg_frequency_count_c1[3]_ins16766 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[2]_ins16767  (
.I0(\ff_reg_frequency_count_c1[2] ),
.I1(\reg_frequency_count_c0[2] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[2] ) 
);
defparam \reg_frequency_count_c1[2]_ins16767 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[1]_ins16768  (
.I0(\ff_reg_frequency_count_c1[1] ),
.I1(\reg_frequency_count_c0[1] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[1] ) 
);
defparam \reg_frequency_count_c1[1]_ins16768 .INIT=8'hCA;
LUT3 \reg_frequency_count_c1[0]_ins16769  (
.I0(\ff_reg_frequency_count_c1[0] ),
.I1(\reg_frequency_count_c0[0] ),
.I2(ff_reg_clone_frequency_c1),
.F(\reg_frequency_count_c1[0] ) 
);
defparam \reg_frequency_count_c1[0]_ins16769 .INIT=8'hCA;
LUT3 \reg_noise_sel_c1[1]_ins16770  (
.I0(\ff_reg_noise_sel_c1[1] ),
.I1(\reg_noise_sel_c0[1] ),
.I2(ff_reg_clone_noise_c1),
.F(\reg_noise_sel_c1[1] ) 
);
defparam \reg_noise_sel_c1[1]_ins16770 .INIT=8'hCA;
LUT3 \reg_noise_sel_c1[0]_ins16771  (
.I0(\ff_reg_noise_sel_c1[0] ),
.I1(\reg_noise_sel_c0[0] ),
.I2(ff_reg_clone_noise_c1),
.F(\reg_noise_sel_c1[0] ) 
);
defparam \reg_noise_sel_c1[0]_ins16771 .INIT=8'hCA;
LUT3 \reg_dr_d1[7]_ins16772  (
.I0(\ff_reg_dr_d1[7] ),
.I1(\reg_dr_d0[7] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_dr_d1[7] ) 
);
defparam \reg_dr_d1[7]_ins16772 .INIT=8'hCA;
LUT3 \reg_dr_d1[6]_ins16773  (
.I0(\ff_reg_dr_d1[6] ),
.I1(\reg_dr_d0[6] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_dr_d1[6] ) 
);
defparam \reg_dr_d1[6]_ins16773 .INIT=8'hCA;
LUT3 \reg_dr_d1[5]_ins16774  (
.I0(\ff_reg_dr_d1[5] ),
.I1(\reg_dr_d0[5] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_dr_d1[5] ) 
);
defparam \reg_dr_d1[5]_ins16774 .INIT=8'hCA;
LUT3 \reg_dr_d1[4]_ins16775  (
.I0(\ff_reg_dr_d1[4] ),
.I1(\reg_dr_d0[4] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_dr_d1[4] ) 
);
defparam \reg_dr_d1[4]_ins16775 .INIT=8'hCA;
LUT3 \reg_dr_d1[3]_ins16776  (
.I0(\ff_reg_dr_d1[3] ),
.I1(\reg_dr_d0[3] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_dr_d1[3] ) 
);
defparam \reg_dr_d1[3]_ins16776 .INIT=8'hCA;
LUT3 \reg_dr_d1[2]_ins16777  (
.I0(\ff_reg_dr_d1[2] ),
.I1(\reg_dr_d0[2] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_dr_d1[2] ) 
);
defparam \reg_dr_d1[2]_ins16777 .INIT=8'hCA;
LUT3 \reg_dr_d1[1]_ins16778  (
.I0(\ff_reg_dr_d1[1] ),
.I1(\reg_dr_d0[1] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_dr_d1[1] ) 
);
defparam \reg_dr_d1[1]_ins16778 .INIT=8'hCA;
LUT3 \reg_dr_d1[0]_ins16779  (
.I0(\ff_reg_dr_d1[0] ),
.I1(\reg_dr_d0[0] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_dr_d1[0] ) 
);
defparam \reg_dr_d1[0]_ins16779 .INIT=8'hCA;
LUT3 \reg_sr_d1[7]_ins16780  (
.I0(\ff_reg_sr_d1[7] ),
.I1(\reg_sr_d0[7] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sr_d1[7] ) 
);
defparam \reg_sr_d1[7]_ins16780 .INIT=8'hCA;
LUT3 \reg_sr_d1[6]_ins16781  (
.I0(\ff_reg_sr_d1[6] ),
.I1(\reg_sr_d0[6] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sr_d1[6] ) 
);
defparam \reg_sr_d1[6]_ins16781 .INIT=8'hCA;
LUT3 \reg_sr_d1[5]_ins16782  (
.I0(\ff_reg_sr_d1[5] ),
.I1(\reg_sr_d0[5] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sr_d1[5] ) 
);
defparam \reg_sr_d1[5]_ins16782 .INIT=8'hCA;
LUT3 \reg_sr_d1[4]_ins16783  (
.I0(\ff_reg_sr_d1[4] ),
.I1(\reg_sr_d0[4] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sr_d1[4] ) 
);
defparam \reg_sr_d1[4]_ins16783 .INIT=8'hCA;
LUT3 \reg_sr_d1[3]_ins16784  (
.I0(\ff_reg_sr_d1[3] ),
.I1(\reg_sr_d0[3] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sr_d1[3] ) 
);
defparam \reg_sr_d1[3]_ins16784 .INIT=8'hCA;
LUT3 \reg_sr_d1[2]_ins16785  (
.I0(\ff_reg_sr_d1[2] ),
.I1(\reg_sr_d0[2] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sr_d1[2] ) 
);
defparam \reg_sr_d1[2]_ins16785 .INIT=8'hCA;
LUT3 \reg_sr_d1[1]_ins16786  (
.I0(\ff_reg_sr_d1[1] ),
.I1(\reg_sr_d0[1] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sr_d1[1] ) 
);
defparam \reg_sr_d1[1]_ins16786 .INIT=8'hCA;
LUT3 \reg_sr_d1[0]_ins16787  (
.I0(\ff_reg_sr_d1[0] ),
.I1(\reg_sr_d0[0] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sr_d1[0] ) 
);
defparam \reg_sr_d1[0]_ins16787 .INIT=8'hCA;
LUT3 \reg_rr_d1[7]_ins16788  (
.I0(\ff_reg_rr_d1[7] ),
.I1(\reg_rr_d0[7] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_rr_d1[7] ) 
);
defparam \reg_rr_d1[7]_ins16788 .INIT=8'hCA;
LUT3 \reg_rr_d1[6]_ins16789  (
.I0(\ff_reg_rr_d1[6] ),
.I1(\reg_rr_d0[6] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_rr_d1[6] ) 
);
defparam \reg_rr_d1[6]_ins16789 .INIT=8'hCA;
LUT3 \reg_rr_d1[5]_ins16790  (
.I0(\ff_reg_rr_d1[5] ),
.I1(\reg_rr_d0[5] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_rr_d1[5] ) 
);
defparam \reg_rr_d1[5]_ins16790 .INIT=8'hCA;
LUT3 \reg_rr_d1[4]_ins16791  (
.I0(\ff_reg_rr_d1[4] ),
.I1(\reg_rr_d0[4] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_rr_d1[4] ) 
);
defparam \reg_rr_d1[4]_ins16791 .INIT=8'hCA;
LUT3 \reg_rr_d1[3]_ins16792  (
.I0(\ff_reg_rr_d1[3] ),
.I1(\reg_rr_d0[3] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_rr_d1[3] ) 
);
defparam \reg_rr_d1[3]_ins16792 .INIT=8'hCA;
LUT3 \reg_rr_d1[2]_ins16793  (
.I0(\ff_reg_rr_d1[2] ),
.I1(\reg_rr_d0[2] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_rr_d1[2] ) 
);
defparam \reg_rr_d1[2]_ins16793 .INIT=8'hCA;
LUT3 \reg_rr_d1[1]_ins16794  (
.I0(\ff_reg_rr_d1[1] ),
.I1(\reg_rr_d0[1] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_rr_d1[1] ) 
);
defparam \reg_rr_d1[1]_ins16794 .INIT=8'hCA;
LUT3 \reg_rr_d1[0]_ins16795  (
.I0(\ff_reg_rr_d1[0] ),
.I1(\reg_rr_d0[0] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_rr_d1[0] ) 
);
defparam \reg_rr_d1[0]_ins16795 .INIT=8'hCA;
LUT3 \reg_sl_d1[5]_ins16796  (
.I0(\ff_reg_sl_d1[5] ),
.I1(\reg_sl_d0[5] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sl_d1[5] ) 
);
defparam \reg_sl_d1[5]_ins16796 .INIT=8'hCA;
LUT3 \reg_sl_d1[4]_ins16797  (
.I0(\ff_reg_sl_d1[4] ),
.I1(\reg_sl_d0[4] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sl_d1[4] ) 
);
defparam \reg_sl_d1[4]_ins16797 .INIT=8'hCA;
LUT3 \reg_sl_d1[3]_ins16798  (
.I0(\ff_reg_sl_d1[3] ),
.I1(\reg_sl_d0[3] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sl_d1[3] ) 
);
defparam \reg_sl_d1[3]_ins16798 .INIT=8'hCA;
LUT3 \reg_sl_d1[2]_ins16799  (
.I0(\ff_reg_sl_d1[2] ),
.I1(\reg_sl_d0[2] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sl_d1[2] ) 
);
defparam \reg_sl_d1[2]_ins16799 .INIT=8'hCA;
LUT3 \reg_sl_d1[1]_ins16800  (
.I0(\ff_reg_sl_d1[1] ),
.I1(\reg_sl_d0[1] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sl_d1[1] ) 
);
defparam \reg_sl_d1[1]_ins16800 .INIT=8'hCA;
LUT3 \reg_sl_d1[0]_ins16801  (
.I0(\ff_reg_sl_d1[0] ),
.I1(\reg_sl_d0[0] ),
.I2(ff_reg_clone_adsr_d1),
.F(\reg_sl_d1[0] ) 
);
defparam \reg_sl_d1[0]_ins16801 .INIT=8'hCA;
LUT3 \reg_wave_length_d1[1]_ins16802  (
.I0(\ff_reg_wave_length_d1[1] ),
.I1(\reg_wave_length_d0[1] ),
.I2(ff_reg_clone_wave_d1),
.F(\reg_wave_length_d1[1] ) 
);
defparam \reg_wave_length_d1[1]_ins16802 .INIT=8'hCA;
LUT3 \reg_wave_length_d1[0]_ins16803  (
.I0(\ff_reg_wave_length_d1[0] ),
.I1(\reg_wave_length_d0[0] ),
.I2(ff_reg_clone_wave_d1),
.F(\reg_wave_length_d1[0] ) 
);
defparam \reg_wave_length_d1[0]_ins16803 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[11]_ins16804  (
.I0(\ff_reg_frequency_count_d1[11]_3 ),
.I1(\reg_frequency_count_d0[11] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[11] ) 
);
defparam \reg_frequency_count_d1[11]_ins16804 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[10]_ins16805  (
.I0(\ff_reg_frequency_count_d1[10] ),
.I1(\reg_frequency_count_d0[10] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[10] ) 
);
defparam \reg_frequency_count_d1[10]_ins16805 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[9]_ins16806  (
.I0(\ff_reg_frequency_count_d1[9] ),
.I1(\reg_frequency_count_d0[9] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[9] ) 
);
defparam \reg_frequency_count_d1[9]_ins16806 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[8]_ins16807  (
.I0(\ff_reg_frequency_count_d1[8] ),
.I1(\reg_frequency_count_d0[8] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[8] ) 
);
defparam \reg_frequency_count_d1[8]_ins16807 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[7]_ins16808  (
.I0(\ff_reg_frequency_count_d1[7]_3 ),
.I1(\reg_frequency_count_d0[7] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[7] ) 
);
defparam \reg_frequency_count_d1[7]_ins16808 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[6]_ins16809  (
.I0(\ff_reg_frequency_count_d1[6] ),
.I1(\reg_frequency_count_d0[6] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[6] ) 
);
defparam \reg_frequency_count_d1[6]_ins16809 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[5]_ins16810  (
.I0(\ff_reg_frequency_count_d1[5] ),
.I1(\reg_frequency_count_d0[5] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[5] ) 
);
defparam \reg_frequency_count_d1[5]_ins16810 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[4]_ins16811  (
.I0(\ff_reg_frequency_count_d1[4] ),
.I1(\reg_frequency_count_d0[4] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[4] ) 
);
defparam \reg_frequency_count_d1[4]_ins16811 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[3]_ins16812  (
.I0(\ff_reg_frequency_count_d1[3] ),
.I1(\reg_frequency_count_d0[3] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[3] ) 
);
defparam \reg_frequency_count_d1[3]_ins16812 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[2]_ins16813  (
.I0(\ff_reg_frequency_count_d1[2] ),
.I1(\reg_frequency_count_d0[2] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[2] ) 
);
defparam \reg_frequency_count_d1[2]_ins16813 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[1]_ins16814  (
.I0(\ff_reg_frequency_count_d1[1] ),
.I1(\reg_frequency_count_d0[1] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[1] ) 
);
defparam \reg_frequency_count_d1[1]_ins16814 .INIT=8'hCA;
LUT3 \reg_frequency_count_d1[0]_ins16815  (
.I0(\ff_reg_frequency_count_d1[0] ),
.I1(\reg_frequency_count_d0[0] ),
.I2(ff_reg_clone_frequency_d1),
.F(\reg_frequency_count_d1[0] ) 
);
defparam \reg_frequency_count_d1[0]_ins16815 .INIT=8'hCA;
LUT3 \reg_noise_sel_d1[1]_ins16816  (
.I0(\ff_reg_noise_sel_d1[1] ),
.I1(\reg_noise_sel_d0[1] ),
.I2(ff_reg_clone_noise_d1),
.F(\reg_noise_sel_d1[1] ) 
);
defparam \reg_noise_sel_d1[1]_ins16816 .INIT=8'hCA;
LUT3 \reg_noise_sel_d1[0]_ins16817  (
.I0(\ff_reg_noise_sel_d1[0] ),
.I1(\reg_noise_sel_d0[0] ),
.I2(ff_reg_clone_noise_d1),
.F(\reg_noise_sel_d1[0] ) 
);
defparam \reg_noise_sel_d1[0]_ins16817 .INIT=8'hCA;
LUT3 n5910_ins16826 (
.I0(n5910_5),
.I1(ff_nint1),
.I2(n5910_11),
.F(n5910) 
);
defparam n5910_ins16826.INIT=8'hCA;
LUT3 n5912_ins16827 (
.I0(n5912_5),
.I1(\ff_timer1_address[1] ),
.I2(n5910_11),
.F(n5912) 
);
defparam n5912_ins16827.INIT=8'hCA;
LUT3 n5913_ins16828 (
.I0(n5913_5),
.I1(\ff_timer1_address[0] ),
.I2(n5910_11),
.F(n5913) 
);
defparam n5913_ins16828.INIT=8'hCA;
LUT4 n5943_ins16829 (
.I0(n5943_5),
.I1(\ff_rddata[6] ),
.I2(n5910_11),
.I3(ff_sram_q_en),
.F(n5943) 
);
defparam n5943_ins16829.INIT=16'h0A0C;
LUT4 n5946_ins16830 (
.I0(\ff_rddata[3] ),
.I1(n5946_5),
.I2(n5910_11),
.I3(ff_sram_q_en),
.F(n5946) 
);
defparam n5946_ins16830.INIT=16'h0C0A;
LUT4 n5947_ins16831 (
.I0(\ff_rddata[2] ),
.I1(n5947_5),
.I2(n5910_11),
.I3(ff_sram_q_en),
.F(n5947) 
);
defparam n5947_ins16831.INIT=16'h0C0A;
LUT4 n5948_ins16832 (
.I0(\ff_rddata[1] ),
.I1(n5948_5),
.I2(n5910_11),
.I3(ff_sram_q_en),
.F(n5948) 
);
defparam n5948_ins16832.INIT=16'h0C0A;
LUT4 n5949_ins16833 (
.I0(\ff_rddata[0] ),
.I1(n5949_5),
.I2(n5910_11),
.I3(ff_sram_q_en),
.F(n5949) 
);
defparam n5949_ins16833.INIT=16'h0C0A;
LUT4 sram_oe_ins16842 (
.I0(slot_a_23),
.I1(slot_a_21),
.I2(slot_a_25),
.I3(n6905),
.F(sram_oe_7) 
);
defparam sram_oe_ins16842.INIT=16'h1F00;
LUT4 ch_a0_key_on_ins16852 (
.I0(ch_a0_key_on_13),
.I1(ch_a0_key_on_19),
.I2(ch_a0_key_on_21),
.I3(reg_timer1_clear_11),
.F(ch_a0_key_on_11) 
);
defparam ch_a0_key_on_ins16852.INIT=16'hFF80;
LUT4 ch_b0_key_on_ins16853 (
.I0(ch_a0_key_on_13),
.I1(ch_a0_key_on_21),
.I2(ch_b0_key_on_15),
.I3(reg_timer1_clear_11),
.F(ch_b0_key_on_11) 
);
defparam ch_b0_key_on_ins16853.INIT=16'hFF80;
LUT4 ff_ch_d1_key_on_ins16860 (
.I0(ff_ch_d1_key_on_13),
.I1(ch_a0_key_on_19),
.I2(ch_a0_key_on_21),
.I3(reg_timer1_clear_11),
.F(ff_ch_d1_key_on_11) 
);
defparam ff_ch_d1_key_on_ins16860.INIT=16'hFF80;
LUT4 ff_ch_e1_key_on_ins16861 (
.I0(ff_ch_d1_key_on_13),
.I1(ch_a0_key_on_21),
.I2(ch_b0_key_on_15),
.I3(reg_timer1_clear_11),
.F(ff_ch_e1_key_on_11) 
);
defparam ff_ch_e1_key_on_ins16861.INIT=16'hFF80;
LUT4 \reg_volume_a0[3]_ins16862  (
.I0(n10195_7),
.I1(\reg_volume_a0[3]_29 ),
.I2(\reg_volume_a0[3]_25 ),
.I3(\reg_volume_a0[3]_23 ),
.F(\reg_volume_a0[3]_11 ) 
);
defparam \reg_volume_a0[3]_ins16862 .INIT=16'h8F00;
LUT4 \reg_enable_a0[1]_ins16863  (
.I0(\reg_volume_a0[3]_29 ),
.I1(n10197_9),
.I2(n2031_9),
.I3(\reg_enable_a0[1]_13 ),
.F(\reg_enable_a0[1]_11 ) 
);
defparam \reg_enable_a0[1]_ins16863 .INIT=16'h8F00;
LUT3 \reg_frequency_count_a0[11]_ins16864  (
.I0(\reg_frequency_count_a0[11]_15 ),
.I1(n10023_13),
.I2(n10183_9),
.F(\reg_frequency_count_a0[11]_11 ) 
);
defparam \reg_frequency_count_a0[11]_ins16864 .INIT=8'hE0;
LUT3 \reg_frequency_count_a0[7]_ins16865  (
.I0(\reg_frequency_count_a0[11]_15 ),
.I1(n10023_13),
.I2(n10191_7),
.F(\reg_frequency_count_a0[7]_11 ) 
);
defparam \reg_frequency_count_a0[7]_ins16865 .INIT=8'hE0;
LUT3 \reg_volume_b0[3]_ins16866  (
.I0(\reg_frequency_count_a0[11]_15 ),
.I1(ch_a0_key_on_19),
.I2(\reg_volume_b0[3]_13 ),
.F(\reg_volume_b0[3]_11 ) 
);
defparam \reg_volume_b0[3]_ins16866 .INIT=8'hF8;
LUT4 \reg_enable_b0[1]_ins16867  (
.I0(\reg_volume_a0[3]_29 ),
.I1(n10263_7),
.I2(n2031_9),
.I3(\reg_enable_a0[1]_13 ),
.F(\reg_enable_b0[1]_11 ) 
);
defparam \reg_enable_b0[1]_ins16867 .INIT=16'h8F00;
LUT4 \reg_frequency_count_b0[11]_ins16868  (
.I0(n10244_7),
.I1(\reg_volume_a0[3]_29 ),
.I2(\reg_frequency_count_b0[11]_13 ),
.I3(\reg_frequency_count_b0[11]_17 ),
.F(\reg_frequency_count_b0[11]_11 ) 
);
defparam \reg_frequency_count_b0[11]_ins16868 .INIT=16'h00F8;
LUT4 \reg_frequency_count_b0[7]_ins16869  (
.I0(n10195_7),
.I1(\reg_frequency_count_a0[11]_15 ),
.I2(n10252_7),
.I3(n10023_13),
.F(\reg_frequency_count_b0[7]_11 ) 
);
defparam \reg_frequency_count_b0[7]_ins16869 .INIT=16'hF088;
LUT4 \reg_volume_c0[3]_ins16870  (
.I0(n10195_7),
.I1(\reg_volume_c0[3]_21 ),
.I2(\reg_volume_c0[3]_25 ),
.I3(\reg_volume_c0[3]_23 ),
.F(\reg_volume_c0[3]_11 ) 
);
defparam \reg_volume_c0[3]_ins16870 .INIT=16'h8F00;
LUT4 \reg_enable_c0[1]_ins16871  (
.I0(\reg_volume_c0[3]_21 ),
.I1(n10197_9),
.I2(n2031_9),
.I3(\reg_enable_a0[1]_13 ),
.F(\reg_enable_c0[1]_11 ) 
);
defparam \reg_enable_c0[1]_ins16871 .INIT=16'h8F00;
LUT4 \reg_frequency_count_c0[11]_ins16872  (
.I0(n10183_9),
.I1(\reg_volume_c0[3]_21 ),
.I2(\reg_frequency_count_c0[11]_19 ),
.I3(\reg_frequency_count_c0[11]_17 ),
.F(\reg_frequency_count_c0[11]_11 ) 
);
defparam \reg_frequency_count_c0[11]_ins16872 .INIT=16'h8F00;
LUT4 \reg_frequency_count_c0[7]_ins16873  (
.I0(n10191_7),
.I1(\reg_volume_c0[3]_21 ),
.I2(\reg_frequency_count_c0[7]_19 ),
.I3(\reg_frequency_count_c0[7]_17 ),
.F(\reg_frequency_count_c0[7]_11 ) 
);
defparam \reg_frequency_count_c0[7]_ins16873 .INIT=16'h8F00;
LUT4 \reg_volume_d0[3]_ins16874  (
.I0(n10256_7),
.I1(\reg_volume_c0[3]_21 ),
.I2(\reg_volume_d0[3]_21 ),
.I3(\reg_volume_d0[3]_19 ),
.F(\reg_volume_d0[3]_11 ) 
);
defparam \reg_volume_d0[3]_ins16874 .INIT=16'h8F00;
LUT4 \reg_enable_d0[1]_ins16875  (
.I0(\reg_volume_c0[3]_21 ),
.I1(n10263_7),
.I2(n2031_9),
.I3(\reg_enable_a0[1]_13 ),
.F(\reg_enable_d0[1]_11 ) 
);
defparam \reg_enable_d0[1]_ins16875 .INIT=16'h8F00;
LUT4 \reg_frequency_count_d0[11]_ins16876  (
.I0(n10244_7),
.I1(\reg_volume_c0[3]_21 ),
.I2(\reg_frequency_count_d0[11]_19 ),
.I3(\reg_frequency_count_d0[11]_17 ),
.F(\reg_frequency_count_d0[11]_11 ) 
);
defparam \reg_frequency_count_d0[11]_ins16876 .INIT=16'h8F00;
LUT4 \reg_frequency_count_d0[7]_ins16877  (
.I0(n10252_7),
.I1(\reg_volume_c0[3]_21 ),
.I2(\reg_frequency_count_d0[7]_19 ),
.I3(\reg_frequency_count_d0[7]_17 ),
.F(\reg_frequency_count_d0[7]_11 ) 
);
defparam \reg_frequency_count_d0[7]_ins16877 .INIT=16'h8F00;
LUT4 \ff_reg_volume_d1[3]_ins16878  (
.I0(\ff_reg_volume_d1[3]_23 ),
.I1(\ff_reg_volume_d1[3]_15 ),
.I2(\reg_frequency_count_b0[11]_17 ),
.I3(\ff_reg_volume_d1[3]_17 ),
.F(\ff_reg_volume_d1[3]_11 ) 
);
defparam \ff_reg_volume_d1[3]_ins16878 .INIT=16'h000E;
LUT4 \ff_reg_frequency_count_d1[11]_ins16880  (
.I0(n10056_9),
.I1(\ff_reg_volume_d1[3]_15 ),
.I2(\reg_frequency_count_b0[11]_17 ),
.I3(\ff_reg_frequency_count_d1[11]_13 ),
.F(\ff_reg_frequency_count_d1[11] ) 
);
defparam \ff_reg_frequency_count_d1[11]_ins16880 .INIT=16'h000E;
LUT4 \ff_reg_frequency_count_d1[7]_ins16881  (
.I0(n10053_11),
.I1(\ff_reg_volume_d1[3]_15 ),
.I2(\reg_frequency_count_b0[11]_17 ),
.I3(\ff_reg_frequency_count_d1[7]_13 ),
.F(\ff_reg_frequency_count_d1[7] ) 
);
defparam \ff_reg_frequency_count_d1[7]_ins16881 .INIT=16'h000E;
LUT2 \reg_ar_d1[0]_ins16901  (
.I0(ff_reg_clone_adsr_d1),
.I1(\ff_reg_ar_d1[0] ),
.F(\reg_ar_d1[0] ) 
);
defparam \reg_ar_d1[0]_ins16901 .INIT=4'h4;
LUT2 \reg_ar_d1[1]_ins16902  (
.I0(ff_reg_clone_adsr_d1),
.I1(\ff_reg_ar_d1[1] ),
.F(\reg_ar_d1[1] ) 
);
defparam \reg_ar_d1[1]_ins16902 .INIT=4'h4;
LUT2 \reg_ar_d1[2]_ins16903  (
.I0(ff_reg_clone_adsr_d1),
.I1(\ff_reg_ar_d1[2] ),
.F(\reg_ar_d1[2] ) 
);
defparam \reg_ar_d1[2]_ins16903 .INIT=4'h4;
LUT2 \reg_ar_d1[3]_ins16904  (
.I0(ff_reg_clone_adsr_d1),
.I1(\ff_reg_ar_d1[3] ),
.F(\reg_ar_d1[3] ) 
);
defparam \reg_ar_d1[3]_ins16904 .INIT=4'h4;
LUT2 \reg_ar_d1[4]_ins16905  (
.I0(ff_reg_clone_adsr_d1),
.I1(\ff_reg_ar_d1[4] ),
.F(\reg_ar_d1[4] ) 
);
defparam \reg_ar_d1[4]_ins16905 .INIT=4'h4;
LUT2 \reg_ar_d1[5]_ins16906  (
.I0(ff_reg_clone_adsr_d1),
.I1(\ff_reg_ar_d1[5] ),
.F(\reg_ar_d1[5] ) 
);
defparam \reg_ar_d1[5]_ins16906 .INIT=4'h4;
LUT2 \reg_ar_d1[6]_ins16907  (
.I0(ff_reg_clone_adsr_d1),
.I1(\ff_reg_ar_d1[6] ),
.F(\reg_ar_d1[6] ) 
);
defparam \reg_ar_d1[6]_ins16907 .INIT=4'h4;
LUT2 \reg_ar_d1[7]_ins16908  (
.I0(ff_reg_clone_adsr_d1),
.I1(\ff_reg_ar_d1[7] ),
.F(\reg_ar_d1[7] ) 
);
defparam \reg_ar_d1[7]_ins16908 .INIT=4'h4;
LUT2 n4081_ins16909 (
.I0(slot_d_16),
.I1(n116_5),
.F(n4081) 
);
defparam n4081_ins16909.INIT=4'h8;
LUT2 n4049_ins16910 (
.I0(slot_d_6),
.I1(n116_5),
.F(n4049) 
);
defparam n4049_ins16910.INIT=4'h8;
LUT2 n4048_ins16911 (
.I0(slot_d_4),
.I1(n116_5),
.F(n4048) 
);
defparam n4048_ins16911.INIT=4'h8;
LUT2 n4047_ins16912 (
.I0(slot_d_2),
.I1(n116_5),
.F(n4047) 
);
defparam n4047_ins16912.INIT=4'h8;
LUT4 n338_ins16913 (
.I0(n338_11),
.I1(slot_a_17),
.I2(n339_35),
.I3(n338_13),
.F(n338_9) 
);
defparam n338_ins16913.INIT=16'hF8FF;
LUT4 o_ins16914 (
.I0(n6905_11),
.I1(slot_a_25),
.I2(slot_a_23),
.I3(n338_13),
.F(o_27_816) 
);
defparam o_ins16914.INIT=16'hF888;
LUT2 n317_ins16915 (
.I0(slot_a_13),
.I1(n6905_11),
.F(n317) 
);
defparam n317_ins16915.INIT=4'h8;
LUT3 n74_ins17007 (
.I0(n116_7),
.I1(ff_nrd2),
.I2(n74_9),
.F(n74_7) 
);
defparam n74_ins17007.INIT=8'hF8;
LUT4 n116_ins17231 (
.I0(slot_nsltsl_3),
.I1(ff_nwr1),
.I2(slot_nmerq_3),
.I3(ff_nwr2),
.F(n116_5) 
);
defparam n116_ins17231.INIT=16'h0100;
LUT3 n116_ins17232 (
.I0(n116_9),
.I1(n116_11),
.I2(n116_13),
.F(n116_7) 
);
defparam n116_ins17232.INIT=8'h80;
LUT3 n6840_ins17233 (
.I0(slot_a_25),
.I1(slot_a_27),
.I2(n116_5),
.F(n6840_5) 
);
defparam n6840_ins17233.INIT=8'h40;
LUT2 n6856_ins17234 (
.I0(slot_a_29),
.I1(slot_a_31),
.F(n6856_5) 
);
defparam n6856_ins17234.INIT=4'h1;
LUT4 n339_ins17236 (
.I0(slot_a_23),
.I1(slot_a_19),
.I2(slot_a_21),
.I3(slot_a_25),
.F(n339_11) 
);
defparam n339_ins17236.INIT=16'h33D0;
LUT3 n339_ins17237 (
.I0(n339_19),
.I1(slot_a_17),
.I2(n338_11),
.F(n339_13) 
);
defparam n339_ins17237.INIT=8'h0D;
LUT4 n340_ins17238 (
.I0(slot_a_21),
.I1(slot_a_25),
.I2(slot_a_23),
.I3(slot_a_19),
.F(n340_9) 
);
defparam n340_ins17238.INIT=16'hFC13;
LUT3 n6905_ins17239 (
.I0(slot_a_27),
.I1(reg_wts_enable),
.I2(n6905_9),
.F(n6905_5) 
);
defparam n6905_ins17239.INIT=8'h40;
LUT2 n2031_ins17241 (
.I0(n339_19),
.I1(n2031_11),
.F(n2031_9) 
);
defparam n2031_ins17241.INIT=4'h1;
LUT2 n10152_ins17258 (
.I0(slot_a_9),
.I1(slot_a_11),
.F(n10152_5) 
);
defparam n10152_ins17258.INIT=4'h4;
LUT4 n10183_ins17259 (
.I0(slot_a_13),
.I1(slot_a_15),
.I2(\ff_reg_volume_d1[3]_15 ),
.I3(ch_a0_key_on_13),
.F(n10183_5) 
);
defparam n10183_ins17259.INIT=16'h4000;
LUT4 n10443_ins17269 (
.I0(slot_a_17),
.I1(n10443_7),
.I2(n10443_11),
.I3(n10197_9),
.F(n10443_5) 
);
defparam n10443_ins17269.INIT=16'h8000;
LUT3 n5910_ins17280 (
.I0(ram_array_4_DO7_0),
.I1(ram_array_4_DO7),
.I2(\ff_sram_id[3] ),
.F(n5910_5) 
);
defparam n5910_ins17280.INIT=8'hAC;
LUT3 n5912_ins17282 (
.I0(ram_array_4_DO5),
.I1(ram_array_4_DO5_0),
.I2(\ff_sram_id[3] ),
.F(n5912_5) 
);
defparam n5912_ins17282.INIT=8'hCA;
LUT3 n5913_ins17283 (
.I0(ram_array_4_DO4),
.I1(ram_array_4_DO4_0),
.I2(\ff_sram_id[3] ),
.F(n5913_5) 
);
defparam n5913_ins17283.INIT=8'hCA;
LUT3 n5943_ins17284 (
.I0(ram_array_4_DO6),
.I1(ram_array_4_DO6_0),
.I2(\ff_sram_id[3] ),
.F(n5943_5) 
);
defparam n5943_ins17284.INIT=8'hCA;
LUT3 n5946_ins17285 (
.I0(ram_array_4_DO3),
.I1(ram_array_4_DO3_0),
.I2(\ff_sram_id[3] ),
.F(n5946_5) 
);
defparam n5946_ins17285.INIT=8'hCA;
LUT3 n5947_ins17286 (
.I0(ram_array_4_DO2),
.I1(ram_array_4_DO2_0),
.I2(\ff_sram_id[3] ),
.F(n5947_5) 
);
defparam n5947_ins17286.INIT=8'hCA;
LUT3 n5948_ins17287 (
.I0(ram_array_4_DO1),
.I1(ram_array_4_DO1_0),
.I2(\ff_sram_id[3] ),
.F(n5948_5) 
);
defparam n5948_ins17287.INIT=8'hCA;
LUT3 n5949_ins17288 (
.I0(ram_array),
.I1(ram_array_5),
.I2(\ff_sram_id[3] ),
.F(n5949_5) 
);
defparam n5949_ins17288.INIT=8'hCA;
LUT2 reg_timer1_clear_ins17290 (
.I0(w_rdreq),
.I1(n116_5),
.F(reg_timer1_clear_11) 
);
defparam reg_timer1_clear_ins17290.INIT=4'h1;
LUT2 ch_a0_key_on_ins17294 (
.I0(slot_a_17),
.I1(n10443_11),
.F(ch_a0_key_on_13) 
);
defparam ch_a0_key_on_ins17294.INIT=4'h4;
LUT2 ff_ch_d1_key_on_ins17298 (
.I0(slot_a_17),
.I1(n10443_11),
.F(ff_ch_d1_key_on_13) 
);
defparam ff_ch_d1_key_on_ins17298.INIT=4'h8;
LUT4 \reg_enable_a0[1]_ins17302  (
.I0(\reg_enable_a0[1]_19 ),
.I1(\ff_reg_volume_d1[3]_15 ),
.I2(\reg_frequency_count_b0[11]_17 ),
.I3(\reg_enable_a0[1]_17 ),
.F(\reg_enable_a0[1]_13 ) 
);
defparam \reg_enable_a0[1]_ins17302 .INIT=16'h000E;
LUT3 \reg_volume_b0[3]_ins17304  (
.I0(\reg_frequency_count_b0[11]_17 ),
.I1(n10256_7),
.I2(\reg_volume_a0[3]_29 ),
.F(\reg_volume_b0[3]_13 ) 
);
defparam \reg_volume_b0[3]_ins17304 .INIT=8'h40;
LUT3 \reg_frequency_count_b0[11]_ins17305  (
.I0(\reg_volume_a0[3]_27 ),
.I1(n339_19),
.I2(n10197_9),
.F(\reg_frequency_count_b0[11]_13 ) 
);
defparam \reg_frequency_count_b0[11]_ins17305 .INIT=8'hE0;
LUT2 \ff_reg_volume_d1[3]_ins17321  (
.I0(n339_19),
.I1(n116_5),
.F(\ff_reg_volume_d1[3]_15 ) 
);
defparam \ff_reg_volume_d1[3]_ins17321 .INIT=4'h4;
LUT4 \ff_reg_volume_d1[3]_ins17322  (
.I0(n10195_7),
.I1(ff_ch_d1_key_on_13),
.I2(n10443_7),
.I3(\ff_reg_volume_d1[3]_21 ),
.F(\ff_reg_volume_d1[3]_17 ) 
);
defparam \ff_reg_volume_d1[3]_ins17322 .INIT=16'h7F00;
LUT4 \ff_reg_frequency_count_d1[11]_ins17323  (
.I0(n10183_9),
.I1(ff_ch_d1_key_on_13),
.I2(n10443_7),
.I3(\ff_reg_frequency_count_d1[11]_17 ),
.F(\ff_reg_frequency_count_d1[11]_13 ) 
);
defparam \ff_reg_frequency_count_d1[11]_ins17323 .INIT=16'h7F00;
LUT4 \ff_reg_frequency_count_d1[7]_ins17324  (
.I0(n10191_7),
.I1(ff_ch_d1_key_on_13),
.I2(n10443_7),
.I3(\ff_reg_frequency_count_d1[7]_17 ),
.F(\ff_reg_frequency_count_d1[7]_13 ) 
);
defparam \ff_reg_frequency_count_d1[7]_ins17324 .INIT=16'h7F00;
LUT3 reg_timer1_enable_ins17325 (
.I0(ff_nint1),
.I1(reg_timer1_oneshot),
.I2(w_rdreq),
.F(reg_timer1_enable_15) 
);
defparam reg_timer1_enable_ins17325.INIT=8'h40;
LUT3 reg_timer2_enable_ins17326 (
.I0(ff_nint2),
.I1(reg_timer2_oneshot),
.I2(w_rdreq),
.F(reg_timer2_enable_15) 
);
defparam reg_timer2_enable_ins17326.INIT=8'h40;
LUT4 n338_ins17343 (
.I0(n10443_7),
.I1(slot_a_17),
.I2(n338_15),
.I3(n2031_11),
.F(n338_11) 
);
defparam n338_ins17343.INIT=16'hB000;
LUT4 n338_ins17344 (
.I0(slot_a_21),
.I1(slot_a_23),
.I2(slot_a_19),
.I3(slot_a_25),
.F(n338_13) 
);
defparam n338_ins17344.INIT=16'h0FFB;
LUT4 n74_ins17386 (
.I0(ext_memory_nactive_13),
.I1(n6905_5),
.I2(n2031_9),
.I3(n74_11),
.F(n74_9) 
);
defparam n74_ins17386.INIT=16'h00EF;
LUT4 n116_ins17544 (
.I0(slot_a_19),
.I1(slot_a_21),
.I2(slot_a_23),
.I3(slot_a_25),
.F(n116_9) 
);
defparam n116_ins17544.INIT=16'h8000;
LUT4 n116_ins17545 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_17),
.I3(slot_a_27),
.F(n116_11) 
);
defparam n116_ins17545.INIT=16'h8000;
LUT4 n116_ins17546 (
.I0(slot_a_31),
.I1(slot_a_29),
.I2(n10096_7),
.I3(n10310_7),
.F(n116_13) 
);
defparam n116_ins17546.INIT=16'h4000;
LUT3 n339_ins17548 (
.I0(slot_a_15),
.I1(slot_a_13),
.I2(slot_a_17),
.F(n339_17) 
);
defparam n339_ins17548.INIT=8'h40;
LUT4 n339_ins17549 (
.I0(\reg_bank2[0] ),
.I1(\reg_bank2[1] ),
.I2(n339_25),
.I3(n339_27),
.F(n339_19) 
);
defparam n339_ins17549.INIT=16'h8000;
LUT3 n6905_ins17550 (
.I0(slot_a_31),
.I1(slot_a_29),
.I2(\reg_bank3[7] ),
.F(n6905_9) 
);
defparam n6905_ins17550.INIT=8'h40;
LUT4 n2031_ins17551 (
.I0(slot_a_25),
.I1(slot_a_27),
.I2(reg_scci_enable),
.I3(n6905_9),
.F(n2031_11) 
);
defparam n2031_ins17551.INIT=16'h8000;
LUT3 n10023_ins17553 (
.I0(slot_a_5),
.I1(slot_a_3),
.I2(slot_a_7),
.F(n10023_11) 
);
defparam n10023_ins17553.INIT=8'h10;
LUT3 n10031_ins17554 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.F(n10031_7) 
);
defparam n10031_ins17554.INIT=8'h40;
LUT3 n10039_ins17555 (
.I0(slot_a_3),
.I1(slot_a_7),
.I2(slot_a_5),
.F(n10039_7) 
);
defparam n10039_ins17555.INIT=8'h40;
LUT3 n10047_ins17556 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.F(n10047_7) 
);
defparam n10047_ins17556.INIT=8'h80;
LUT2 n10053_ins17557 (
.I0(slot_a_11),
.I1(slot_a_9),
.F(n10053_7) 
);
defparam n10053_ins17557.INIT=4'h4;
LUT3 n10053_ins17558 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.F(n10053_9) 
);
defparam n10053_ins17558.INIT=8'h01;
LUT3 n10056_ins17559 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.F(n10056_7) 
);
defparam n10056_ins17559.INIT=8'h10;
LUT3 n10058_ins17560 (
.I0(slot_a_7),
.I1(slot_a_3),
.I2(slot_a_5),
.F(n10058_7) 
);
defparam n10058_ins17560.INIT=8'h10;
LUT2 n10096_ins17561 (
.I0(slot_a_9),
.I1(slot_a_11),
.F(n10096_7) 
);
defparam n10096_ins17561.INIT=4'h8;
LUT3 n10197_ins17562 (
.I0(slot_a_7),
.I1(slot_a_5),
.I2(slot_a_3),
.F(n10197_7) 
);
defparam n10197_ins17562.INIT=8'h40;
LUT2 n10310_ins17563 (
.I0(slot_a_13),
.I1(slot_a_15),
.F(n10310_7) 
);
defparam n10310_ins17563.INIT=4'h8;
LUT2 n10443_ins17564 (
.I0(slot_a_13),
.I1(slot_a_15),
.F(n10443_7) 
);
defparam n10443_ins17564.INIT=4'h1;
LUT4 n5910_ins17566 (
.I0(w_rdreq),
.I1(n10096_7),
.I2(n10310_7),
.I3(n10056_7),
.F(n5910_9) 
);
defparam n5910_ins17566.INIT=16'h8000;
LUT2 ext_memory_nactive_ins17569 (
.I0(ext_memory_nactive_29),
.I1(ff_nrd2),
.F(ext_memory_nactive_13) 
);
defparam ext_memory_nactive_ins17569.INIT=4'h8;
LUT3 \reg_enable_a0[1]_ins17572  (
.I0(\reg_enable_a0[1]_19 ),
.I1(n339_17),
.I2(n2031_11),
.F(\reg_enable_a0[1]_17 ) 
);
defparam \reg_enable_a0[1]_ins17572 .INIT=8'h70;
LUT3 n338_ins17578 (
.I0(slot_a_19),
.I1(slot_a_21),
.I2(slot_a_23),
.F(n338_15) 
);
defparam n338_ins17578.INIT=8'h01;
LUT4 n74_ins17614 (
.I0(ff_nrd2),
.I1(n339_19),
.I2(n74_15),
.I3(slot_a_17),
.F(n74_11) 
);
defparam n74_ins17614.INIT=16'hF400;
LUT4 n339_ins17714 (
.I0(\reg_bank2[0] ),
.I1(\reg_bank2[1] ),
.I2(n338_15),
.I3(n339_29),
.F(n339_21) 
);
defparam n339_ins17714.INIT=16'h8000;
LUT4 n339_ins17715 (
.I0(\reg_bank2[7] ),
.I1(reg_scci_enable),
.I2(slot_a_29),
.I3(n339_31),
.F(n339_23) 
);
defparam n339_ins17715.INIT=16'h0100;
LUT4 n339_ins17716 (
.I0(slot_a_25),
.I1(slot_a_27),
.I2(n6856_5),
.I3(n339_33),
.F(n339_25) 
);
defparam n339_ins17716.INIT=16'h8000;
LUT4 n339_ins17717 (
.I0(\reg_bank2[7] ),
.I1(\reg_bank2[4] ),
.I2(\reg_bank2[3] ),
.I3(n338_15),
.F(n339_27) 
);
defparam n339_ins17717.INIT=16'h4000;
LUT4 n339_ins17795 (
.I0(slot_a_31),
.I1(slot_a_27),
.I2(\reg_bank2[2] ),
.I3(slot_a_25),
.F(n339_29) 
);
defparam n339_ins17795.INIT=16'h4000;
LUT4 n339_ins17796 (
.I0(\reg_bank2[6] ),
.I1(\reg_bank2[4] ),
.I2(\reg_bank2[5] ),
.I3(\reg_bank2[3] ),
.F(n339_31) 
);
defparam n339_ins17796.INIT=16'h4000;
LUT4 n339_ins17797 (
.I0(\reg_bank2[6] ),
.I1(reg_scci_enable),
.I2(\reg_bank2[2] ),
.I3(\reg_bank2[5] ),
.F(n339_33) 
);
defparam n339_ins17797.INIT=16'h1000;
LUT3 \ext_memory_address[20]_ins17842  (
.I0(slot_a_31),
.I1(\reg_bank2[7] ),
.I2(\reg_bank0[7] ),
.F(\ext_memory_address[20]_7 ) 
);
defparam \ext_memory_address[20]_ins17842 .INIT=8'hE4;
LUT3 \ext_memory_address[20]_ins17843  (
.I0(\reg_bank3[7] ),
.I1(\reg_bank1[7] ),
.I2(slot_a_31),
.F(\ext_memory_address[20]_9 ) 
);
defparam \ext_memory_address[20]_ins17843 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[20]_ins17844  (
.I0(\ext_memory_address[20]_7 ),
.I1(\ext_memory_address[20]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[20] ) 
);
LUT3 \ext_memory_address[19]_ins17845  (
.I0(slot_a_31),
.I1(\reg_bank2[6] ),
.I2(\reg_bank0[6] ),
.F(\ext_memory_address[19]_7 ) 
);
defparam \ext_memory_address[19]_ins17845 .INIT=8'hE4;
LUT3 \ext_memory_address[19]_ins17846  (
.I0(\reg_bank3[6] ),
.I1(\reg_bank1[6] ),
.I2(slot_a_31),
.F(\ext_memory_address[19]_9 ) 
);
defparam \ext_memory_address[19]_ins17846 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[19]_ins17847  (
.I0(\ext_memory_address[19]_7 ),
.I1(\ext_memory_address[19]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[19] ) 
);
LUT3 \ext_memory_address[18]_ins17848  (
.I0(slot_a_31),
.I1(\reg_bank2[5] ),
.I2(\reg_bank0[5] ),
.F(\ext_memory_address[18]_7 ) 
);
defparam \ext_memory_address[18]_ins17848 .INIT=8'hE4;
LUT3 \ext_memory_address[18]_ins17849  (
.I0(\reg_bank3[5] ),
.I1(\reg_bank1[5] ),
.I2(slot_a_31),
.F(\ext_memory_address[18]_9 ) 
);
defparam \ext_memory_address[18]_ins17849 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[18]_ins17850  (
.I0(\ext_memory_address[18]_7 ),
.I1(\ext_memory_address[18]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[18] ) 
);
LUT3 \ext_memory_address[17]_ins17851  (
.I0(slot_a_31),
.I1(\reg_bank2[4] ),
.I2(\reg_bank0[4] ),
.F(\ext_memory_address[17]_7 ) 
);
defparam \ext_memory_address[17]_ins17851 .INIT=8'hE4;
LUT3 \ext_memory_address[17]_ins17852  (
.I0(\reg_bank3[4] ),
.I1(\reg_bank1[4] ),
.I2(slot_a_31),
.F(\ext_memory_address[17]_9 ) 
);
defparam \ext_memory_address[17]_ins17852 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[17]_ins17853  (
.I0(\ext_memory_address[17]_7 ),
.I1(\ext_memory_address[17]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[17] ) 
);
LUT3 \ext_memory_address[16]_ins17854  (
.I0(slot_a_31),
.I1(\reg_bank2[3] ),
.I2(\reg_bank0[3] ),
.F(\ext_memory_address[16]_7 ) 
);
defparam \ext_memory_address[16]_ins17854 .INIT=8'hE4;
LUT3 \ext_memory_address[16]_ins17855  (
.I0(\reg_bank3[3] ),
.I1(\reg_bank1[3] ),
.I2(slot_a_31),
.F(\ext_memory_address[16]_9 ) 
);
defparam \ext_memory_address[16]_ins17855 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[16]_ins17856  (
.I0(\ext_memory_address[16]_7 ),
.I1(\ext_memory_address[16]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[16] ) 
);
LUT3 \ext_memory_address[15]_ins17857  (
.I0(slot_a_31),
.I1(\reg_bank2[2] ),
.I2(\reg_bank0[2] ),
.F(\ext_memory_address[15]_7 ) 
);
defparam \ext_memory_address[15]_ins17857 .INIT=8'hE4;
LUT3 \ext_memory_address[15]_ins17858  (
.I0(\reg_bank3[2] ),
.I1(\reg_bank1[2] ),
.I2(slot_a_31),
.F(\ext_memory_address[15]_9 ) 
);
defparam \ext_memory_address[15]_ins17858 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[15]_ins17859  (
.I0(\ext_memory_address[15]_7 ),
.I1(\ext_memory_address[15]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[15] ) 
);
LUT3 \ext_memory_address[14]_ins17860  (
.I0(slot_a_31),
.I1(\reg_bank2[1] ),
.I2(\reg_bank0[1] ),
.F(\ext_memory_address[14]_7 ) 
);
defparam \ext_memory_address[14]_ins17860 .INIT=8'hE4;
LUT3 \ext_memory_address[14]_ins17861  (
.I0(\reg_bank3[1] ),
.I1(\reg_bank1[1] ),
.I2(slot_a_31),
.F(\ext_memory_address[14]_9 ) 
);
defparam \ext_memory_address[14]_ins17861 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[14]_ins17862  (
.I0(\ext_memory_address[14]_7 ),
.I1(\ext_memory_address[14]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[14] ) 
);
LUT3 \ext_memory_address[13]_ins17863  (
.I0(slot_a_31),
.I1(\reg_bank2[0] ),
.I2(\reg_bank0[0] ),
.F(\ext_memory_address[13]_7 ) 
);
defparam \ext_memory_address[13]_ins17863 .INIT=8'hE4;
LUT3 \ext_memory_address[13]_ins17864  (
.I0(\reg_bank3[0] ),
.I1(\reg_bank1[0] ),
.I2(slot_a_31),
.F(\ext_memory_address[13]_9 ) 
);
defparam \ext_memory_address[13]_ins17864 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[13]_ins17865  (
.I0(\ext_memory_address[13]_7 ),
.I1(\ext_memory_address[13]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[13] ) 
);
LUT4 ext_memory_nactive_ins17869 (
.I0(n2031_9),
.I1(n6905_5),
.I2(ext_memory_nactive_13),
.I3(n116_7),
.F(ext_memory_nactive_19) 
);
defparam ext_memory_nactive_ins17869.INIT=16'hFFDF;
LUT4 ext_memory_nactive_ins17870 (
.I0(n2031_9),
.I1(n6905_5),
.I2(ext_memory_nactive_13),
.I3(n116_7),
.F(ext_memory_nactive_21) 
);
defparam ext_memory_nactive_ins17870.INIT=16'hFFFF;
MUX2_LUT5 ext_memory_nactive_ins17871 (
.I0(ext_memory_nactive_19),
.I1(ext_memory_nactive_21),
.S0(ff_nwr2),
.O(ext_memory_nactive_23) 
);
LUT3 ext_memory_nactive_ins17947 (
.I0(slot_a_29),
.I1(reg_ram_mode2),
.I2(reg_ram_mode3),
.F(ext_memory_nactive_25) 
);
defparam ext_memory_nactive_ins17947.INIT=8'h1B;
LUT3 ext_memory_nactive_ins17948 (
.I0(reg_ram_mode1),
.I1(reg_ram_mode0),
.I2(slot_a_29),
.F(ext_memory_nactive_27) 
);
defparam ext_memory_nactive_ins17948.INIT=8'h53;
MUX2_LUT5 ext_memory_nactive_ins17949 (
.I0(ext_memory_nactive_25),
.I1(ext_memory_nactive_27),
.S0(slot_a_31),
.O(ext_memory_nactive_29) 
);
LUT4 n116_ins17989 (
.I0(n116_5),
.I1(n116_9),
.I2(n116_11),
.I3(n116_13),
.F(n116_15) 
);
defparam n116_ins17989.INIT=16'h8000;
LUT4 n6856_ins17990 (
.I0(reg_ram_mode2),
.I1(n6840_5),
.I2(slot_a_29),
.I3(slot_a_31),
.F(n6856) 
);
defparam n6856_ins17990.INIT=16'h0004;
LUT4 n6905_ins17991 (
.I0(n339_35),
.I1(n339_19),
.I2(slot_a_17),
.I3(n338_11),
.F(n6905_11) 
);
defparam n6905_ins17991.INIT=16'h0051;
LUT4 n316_ins17992 (
.I0(slot_a_15),
.I1(n339_19),
.I2(slot_a_17),
.I3(n338_11),
.F(n316) 
);
defparam n316_ins17992.INIT=16'h00A2;
LUT4 n10443_ins17993 (
.I0(n116_9),
.I1(slot_a_27),
.I2(reg_wts_enable),
.I3(n6905_9),
.F(n10443_11) 
);
defparam n10443_ins17993.INIT=16'h2000;
LUT4 n6905_ins17994 (
.I0(slot_a_27),
.I1(reg_wts_enable),
.I2(n6905_9),
.I3(n6905_11),
.F(n6905) 
);
defparam n6905_ins17994.INIT=16'h40FF;
LUT4 \ff_reg_enable_d1[1]_ins17995  (
.I0(n10443_5),
.I1(n339_19),
.I2(n2031_11),
.I3(\reg_enable_a0[1]_13 ),
.F(\ff_reg_enable_d1[1]_13 ) 
);
defparam \ff_reg_enable_d1[1]_ins17995 .INIT=16'hFE00;
LUT4 n2551_ins17996 (
.I0(slot_d_2),
.I1(slot_d_10),
.I2(n339_19),
.I3(n2031_11),
.F(n2551) 
);
defparam n2551_ins17996.INIT=16'hCCCA;
LUT4 n2550_ins17997 (
.I0(slot_d_4),
.I1(slot_d_10),
.I2(n339_19),
.I3(n2031_11),
.F(n2550) 
);
defparam n2550_ins17997.INIT=16'hCCCA;
LUT4 n2224_ins17998 (
.I0(slot_d_8),
.I1(slot_d_2),
.I2(n339_19),
.I3(n2031_11),
.F(n2224) 
);
defparam n2224_ins17998.INIT=16'hAAAC;
LUT4 n2223_ins17999 (
.I0(slot_d_8),
.I1(slot_d_4),
.I2(n339_19),
.I3(n2031_11),
.F(n2223) 
);
defparam n2223_ins17999.INIT=16'hAAAC;
LUT4 n2160_ins18000 (
.I0(slot_d_6),
.I1(slot_d_2),
.I2(n339_19),
.I3(n2031_11),
.F(n2160) 
);
defparam n2160_ins18000.INIT=16'hAAAC;
LUT4 n2159_ins18001 (
.I0(slot_d_6),
.I1(slot_d_4),
.I2(n339_19),
.I3(n2031_11),
.F(n2159) 
);
defparam n2159_ins18001.INIT=16'hAAAC;
LUT4 n2096_ins18002 (
.I0(slot_d_4),
.I1(slot_d_2),
.I2(n339_19),
.I3(n2031_11),
.F(n2096) 
);
defparam n2096_ins18002.INIT=16'hAAAC;
LUT4 n2031_ins18003 (
.I0(slot_d_4),
.I1(slot_d_2),
.I2(n339_19),
.I3(n2031_11),
.F(n2031) 
);
defparam n2031_ins18003.INIT=16'hCCCA;
LUT3 n10263_ins18004 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10197_7),
.F(n10263_7) 
);
defparam n10263_ins18004.INIT=8'h40;
LUT3 n10256_ins18005 (
.I0(n10058_7),
.I1(slot_a_9),
.I2(slot_a_11),
.F(n10256_7) 
);
defparam n10256_ins18005.INIT=8'h20;
LUT3 n10252_ins18006 (
.I0(n10053_9),
.I1(slot_a_9),
.I2(slot_a_11),
.F(n10252_7) 
);
defparam n10252_ins18006.INIT=8'h20;
LUT3 n10244_ins18007 (
.I0(n10056_7),
.I1(slot_a_9),
.I2(slot_a_11),
.F(n10244_7) 
);
defparam n10244_ins18007.INIT=8'h20;
LUT4 ff_ch_c1_key_on_ins18012 (
.I0(n10310_9),
.I1(ch_b0_key_on_15),
.I2(w_rdreq),
.I3(n116_5),
.F(ff_ch_c1_key_on_13) 
);
defparam ff_ch_c1_key_on_ins18012.INIT=16'h888F;
LUT4 ff_ch_b1_key_on_ins18013 (
.I0(n10310_9),
.I1(ch_a0_key_on_19),
.I2(w_rdreq),
.I3(n116_5),
.F(ff_ch_b1_key_on_13) 
);
defparam ff_ch_b1_key_on_ins18013.INIT=16'h888F;
LUT4 ff_ch_a1_key_on_ins18014 (
.I0(n10183_5),
.I1(ch_b0_key_on_15),
.I2(w_rdreq),
.I3(n116_5),
.F(ff_ch_a1_key_on_13) 
);
defparam ff_ch_a1_key_on_ins18014.INIT=16'h888F;
LUT4 ch_e0_key_on_ins18015 (
.I0(n10183_5),
.I1(ch_a0_key_on_19),
.I2(w_rdreq),
.I3(n116_5),
.F(ch_e0_key_on_13) 
);
defparam ch_e0_key_on_ins18015.INIT=16'h888F;
LUT4 ch_d0_key_on_ins18016 (
.I0(n10109_7),
.I1(ch_b0_key_on_15),
.I2(w_rdreq),
.I3(n116_5),
.F(ch_d0_key_on_13) 
);
defparam ch_d0_key_on_ins18016.INIT=16'h888F;
LUT4 ch_c0_key_on_ins18017 (
.I0(n10109_7),
.I1(ch_a0_key_on_19),
.I2(w_rdreq),
.I3(n116_5),
.F(ch_c0_key_on_13) 
);
defparam ch_c0_key_on_ins18017.INIT=16'h888F;
LUT3 reg_timer2_clear_ins18018 (
.I0(w_rdreq),
.I1(n116_5),
.I2(reg_timer2_clear_15),
.F(reg_timer2_clear_13) 
);
defparam reg_timer2_clear_ins18018.INIT=8'hF1;
LUT3 reg_timer1_clear_ins18019 (
.I0(w_rdreq),
.I1(n116_5),
.I2(reg_timer1_clear_19),
.F(reg_timer1_clear_17) 
);
defparam reg_timer1_clear_ins18019.INIT=8'hF1;
LUT4 \reg_volume_c0[3]_ins18020  (
.I0(slot_a_15),
.I1(slot_a_13),
.I2(slot_a_17),
.I3(n10443_11),
.F(\reg_volume_c0[3]_21 ) 
);
defparam \reg_volume_c0[3]_ins18020 .INIT=16'h0400;
LUT4 n10310_ins18022 (
.I0(n10310_7),
.I1(\ff_reg_volume_d1[3]_15 ),
.I2(slot_a_17),
.I3(n10443_11),
.F(n10310_9) 
);
defparam n10310_ins18022.INIT=16'h0800;
LUT4 reg_timer2_clear_ins18023 (
.I0(n10197_7),
.I1(slot_a_17),
.I2(n10443_11),
.I3(reg_timer1_clear_21),
.F(reg_timer2_clear_15) 
);
defparam reg_timer2_clear_ins18023.INIT=16'h8000;
LUT4 reg_timer1_clear_ins18024 (
.I0(n10056_7),
.I1(slot_a_17),
.I2(n10443_11),
.I3(reg_timer1_clear_21),
.F(reg_timer1_clear_19) 
);
defparam reg_timer1_clear_ins18024.INIT=16'h8000;
LUT3 n5910_ins18025 (
.I0(slot_a_17),
.I1(n10443_11),
.I2(n5910_9),
.F(n5910_11) 
);
defparam n5910_ins18025.INIT=8'h80;
LUT4 n10557_ins18026 (
.I0(n10310_7),
.I1(\ff_reg_volume_d1[3]_15 ),
.I2(slot_a_17),
.I3(n10443_11),
.F(n10557_7) 
);
defparam n10557_ins18026.INIT=16'h8000;
LUT4 n10451_ins18027 (
.I0(n10443_7),
.I1(\ff_reg_volume_d1[3]_15 ),
.I2(slot_a_17),
.I3(n10443_11),
.F(n10451_7) 
);
defparam n10451_ins18027.INIT=16'h8000;
LUT4 \reg_frequency_count_d0[7]_ins18028  (
.I0(n10039_9),
.I1(n339_19),
.I2(n116_5),
.I3(\reg_frequency_count_b0[11]_17 ),
.F(\reg_frequency_count_d0[7]_17 ) 
);
defparam \reg_frequency_count_d0[7]_ins18028 .INIT=16'h00BA;
LUT4 \reg_frequency_count_d0[11]_ins18029  (
.I0(n10047_9),
.I1(n339_19),
.I2(n116_5),
.I3(\reg_frequency_count_b0[11]_17 ),
.F(\reg_frequency_count_d0[11]_17 ) 
);
defparam \reg_frequency_count_d0[11]_ins18029 .INIT=16'h00BA;
LUT4 \reg_volume_d0[3]_ins18030  (
.I0(\reg_volume_d0[3]_23 ),
.I1(n339_19),
.I2(n116_5),
.I3(\reg_frequency_count_b0[11]_17 ),
.F(\reg_volume_d0[3]_19 ) 
);
defparam \reg_volume_d0[3]_ins18030 .INIT=16'h00BA;
LUT4 \reg_frequency_count_c0[7]_ins18031  (
.I0(n339_19),
.I1(n116_5),
.I2(n10023_15),
.I3(\reg_frequency_count_b0[11]_17 ),
.F(\reg_frequency_count_c0[7]_17 ) 
);
defparam \reg_frequency_count_c0[7]_ins18031 .INIT=16'h00F4;
LUT4 \reg_frequency_count_c0[11]_ins18032  (
.I0(n10031_9),
.I1(n339_19),
.I2(n116_5),
.I3(\reg_frequency_count_b0[11]_17 ),
.F(\reg_frequency_count_c0[11]_17 ) 
);
defparam \reg_frequency_count_c0[11]_ins18032 .INIT=16'h00BA;
LUT4 \reg_volume_c0[3]_ins18033  (
.I0(\reg_volume_c0[3]_27 ),
.I1(n339_19),
.I2(n116_5),
.I3(\reg_frequency_count_b0[11]_17 ),
.F(\reg_volume_c0[3]_23 ) 
);
defparam \reg_volume_c0[3]_ins18033 .INIT=16'h00BA;
LUT4 \reg_frequency_count_b0[11]_ins18034  (
.I0(ch_a0_key_on_21),
.I1(slot_a_17),
.I2(n339_19),
.I3(n116_5),
.F(\reg_frequency_count_b0[11]_17 ) 
);
defparam \reg_frequency_count_b0[11]_ins18034 .INIT=16'h7077;
LUT4 \reg_volume_a0[3]_ins18035  (
.I0(n10058_9),
.I1(n339_19),
.I2(n116_5),
.I3(\reg_frequency_count_b0[11]_17 ),
.F(\reg_volume_a0[3]_23 ) 
);
defparam \reg_volume_a0[3]_ins18035 .INIT=16'h00BA;
LUT3 n10109_ins18036 (
.I0(n339_19),
.I1(n116_5),
.I2(\reg_volume_c0[3]_21 ),
.F(n10109_7) 
);
defparam n10109_ins18036.INIT=8'h40;
LUT3 n10023_ins18037 (
.I0(n339_19),
.I1(n116_5),
.I2(\reg_volume_a0[3]_29 ),
.F(n10023_13) 
);
defparam n10023_ins18037.INIT=8'h40;
LUT4 \ff_reg_frequency_count_d1[7]_ins18091  (
.I0(\reg_volume_a0[3]_27 ),
.I1(n10053_11),
.I2(n339_21),
.I3(n339_23),
.F(\ff_reg_frequency_count_d1[7]_17 ) 
);
defparam \ff_reg_frequency_count_d1[7]_ins18091 .INIT=16'h0777;
LUT4 \ff_reg_frequency_count_d1[11]_ins18092  (
.I0(\reg_volume_a0[3]_27 ),
.I1(n10056_9),
.I2(n339_21),
.I3(n339_23),
.F(\ff_reg_frequency_count_d1[11]_17 ) 
);
defparam \ff_reg_frequency_count_d1[11]_ins18092 .INIT=16'h0777;
LUT4 \ff_reg_volume_d1[3]_ins18093  (
.I0(\ff_reg_volume_d1[3]_23 ),
.I1(\reg_volume_a0[3]_27 ),
.I2(n339_21),
.I3(n339_23),
.F(\ff_reg_volume_d1[3]_21 ) 
);
defparam \ff_reg_volume_d1[3]_ins18093 .INIT=16'h0777;
LUT4 \reg_frequency_count_d0[7]_ins18094  (
.I0(\reg_volume_a0[3]_27 ),
.I1(n10039_9),
.I2(n339_21),
.I3(n339_23),
.F(\reg_frequency_count_d0[7]_19 ) 
);
defparam \reg_frequency_count_d0[7]_ins18094 .INIT=16'h0777;
LUT4 \reg_frequency_count_d0[11]_ins18095  (
.I0(\reg_volume_a0[3]_27 ),
.I1(n10047_9),
.I2(n339_21),
.I3(n339_23),
.F(\reg_frequency_count_d0[11]_19 ) 
);
defparam \reg_frequency_count_d0[11]_ins18095 .INIT=16'h0777;
LUT4 \reg_volume_d0[3]_ins18096  (
.I0(\reg_volume_d0[3]_23 ),
.I1(\reg_volume_a0[3]_27 ),
.I2(n339_21),
.I3(n339_23),
.F(\reg_volume_d0[3]_21 ) 
);
defparam \reg_volume_d0[3]_ins18096 .INIT=16'h0777;
LUT4 \reg_frequency_count_c0[7]_ins18097  (
.I0(\reg_volume_a0[3]_27 ),
.I1(n10023_15),
.I2(n339_21),
.I3(n339_23),
.F(\reg_frequency_count_c0[7]_19 ) 
);
defparam \reg_frequency_count_c0[7]_ins18097 .INIT=16'h0777;
LUT4 \reg_frequency_count_c0[11]_ins18098  (
.I0(\reg_volume_a0[3]_27 ),
.I1(n10031_9),
.I2(n339_21),
.I3(n339_23),
.F(\reg_frequency_count_c0[11]_19 ) 
);
defparam \reg_frequency_count_c0[11]_ins18098 .INIT=16'h0777;
LUT4 \reg_volume_c0[3]_ins18099  (
.I0(\reg_volume_c0[3]_27 ),
.I1(\reg_volume_a0[3]_27 ),
.I2(n339_21),
.I3(n339_23),
.F(\reg_volume_c0[3]_25 ) 
);
defparam \reg_volume_c0[3]_ins18099 .INIT=16'h0777;
LUT4 \reg_frequency_count_a0[11]_ins18100  (
.I0(\reg_volume_a0[3]_27 ),
.I1(n339_21),
.I2(n339_23),
.I3(\reg_frequency_count_b0[11]_17 ),
.F(\reg_frequency_count_a0[11]_15 ) 
);
defparam \reg_frequency_count_a0[11]_ins18100 .INIT=16'h00EA;
LUT4 \reg_volume_a0[3]_ins18101  (
.I0(\reg_volume_a0[3]_27 ),
.I1(n10058_9),
.I2(n339_21),
.I3(n339_23),
.F(\reg_volume_a0[3]_25 ) 
);
defparam \reg_volume_a0[3]_ins18101 .INIT=16'h0777;
LUT3 n339_ins18102 (
.I0(n339_21),
.I1(n339_23),
.I2(n339_17),
.F(n339_35) 
);
defparam n339_ins18102.INIT=8'h80;
LUT4 \reg_volume_a0[3]_ins18103  (
.I0(slot_a_15),
.I1(slot_a_13),
.I2(slot_a_17),
.I3(n2031_11),
.F(\reg_volume_a0[3]_27 ) 
);
defparam \reg_volume_a0[3]_ins18103 .INIT=16'h4000;
LUT3 n10197_ins18104 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10197_7),
.F(n10197_9) 
);
defparam n10197_ins18104.INIT=8'h10;
LUT3 n10195_ins18105 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10058_7),
.F(n10195_7) 
);
defparam n10195_ins18105.INIT=8'h10;
LUT3 n10191_ins18106 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10053_9),
.F(n10191_7) 
);
defparam n10191_ins18106.INIT=8'h10;
LUT3 n10183_ins18107 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10056_7),
.F(n10183_9) 
);
defparam n10183_ins18107.INIT=8'h10;
LUT3 n10047_ins18108 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10047_7),
.F(n10047_9) 
);
defparam n10047_ins18108.INIT=8'h10;
LUT3 n10039_ins18109 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10039_7),
.F(n10039_9) 
);
defparam n10039_ins18109.INIT=8'h10;
LUT3 n10031_ins18110 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10031_7),
.F(n10031_9) 
);
defparam n10031_ins18110.INIT=8'h10;
LUT3 n10023_ins18111 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10023_11),
.F(n10023_15) 
);
defparam n10023_ins18111.INIT=8'h10;
LUT4 \reg_volume_c0[3]_ins18112  (
.I0(slot_a_5),
.I1(slot_a_3),
.I2(slot_a_7),
.I3(n10053_7),
.F(\reg_volume_c0[3]_27 ) 
);
defparam \reg_volume_c0[3]_ins18112 .INIT=16'h1000;
LUT4 \reg_volume_d0[3]_ins18113  (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.I3(n10053_7),
.F(\reg_volume_d0[3]_23 ) 
);
defparam \reg_volume_d0[3]_ins18113 .INIT=16'h4000;
LUT4 \ff_reg_volume_d1[3]_ins18114  (
.I0(slot_a_3),
.I1(slot_a_7),
.I2(slot_a_5),
.I3(n10053_7),
.F(\ff_reg_volume_d1[3]_23 ) 
);
defparam \ff_reg_volume_d1[3]_ins18114 .INIT=16'h4000;
LUT4 \reg_enable_a0[1]_ins18115  (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.I3(n10053_7),
.F(\reg_enable_a0[1]_19 ) 
);
defparam \reg_enable_a0[1]_ins18115 .INIT=16'h8000;
LUT3 ch_a0_key_on_ins18116 (
.I0(slot_a_11),
.I1(slot_a_9),
.I2(n10197_7),
.F(ch_a0_key_on_19) 
);
defparam ch_a0_key_on_ins18116.INIT=8'h40;
LUT3 n10058_ins18117 (
.I0(slot_a_11),
.I1(slot_a_9),
.I2(n10058_7),
.F(n10058_9) 
);
defparam n10058_ins18117.INIT=8'h40;
LUT3 n10056_ins18118 (
.I0(slot_a_11),
.I1(slot_a_9),
.I2(n10056_7),
.F(n10056_9) 
);
defparam n10056_ins18118.INIT=8'h40;
LUT3 n10053_ins18119 (
.I0(slot_a_11),
.I1(slot_a_9),
.I2(n10053_9),
.F(n10053_11) 
);
defparam n10053_ins18119.INIT=8'h40;
LUT4 n10096_ins18120 (
.I0(n10096_7),
.I1(slot_a_5),
.I2(slot_a_7),
.I3(slot_a_3),
.F(n10096_9) 
);
defparam n10096_ins18120.INIT=16'h0002;
LUT4 n10099_ins18121 (
.I0(n10096_7),
.I1(slot_a_5),
.I2(slot_a_7),
.I3(slot_a_3),
.F(n10099_7) 
);
defparam n10099_ins18121.INIT=16'h0200;
LUT4 n10101_ins18122 (
.I0(n10096_7),
.I1(slot_a_7),
.I2(slot_a_3),
.I3(slot_a_5),
.F(n10101_7) 
);
defparam n10101_ins18122.INIT=16'h0200;
LUT4 reg_timer1_clear_ins18123 (
.I0(n116_5),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(n10310_7),
.F(reg_timer1_clear_21) 
);
defparam reg_timer1_clear_ins18123.INIT=16'h4000;
LUT3 ch_b0_key_on_ins18124 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10197_7),
.F(ch_b0_key_on_15) 
);
defparam ch_b0_key_on_ins18124.INIT=8'h80;
LUT4 \reg_volume_a0[3]_ins18125  (
.I0(slot_a_13),
.I1(slot_a_15),
.I2(slot_a_17),
.I3(n10443_11),
.F(\reg_volume_a0[3]_29 ) 
);
defparam \reg_volume_a0[3]_ins18125 .INIT=16'h0100;
LUT4 n74_ins18126 (
.I0(slot_a_13),
.I1(slot_a_15),
.I2(w_rdreq),
.I3(n2031_11),
.F(n74_15) 
);
defparam n74_ins18126.INIT=16'hE000;
LUT3 ch_a0_key_on_ins18127 (
.I0(n116_5),
.I1(slot_a_13),
.I2(slot_a_15),
.F(ch_a0_key_on_21) 
);
defparam ch_a0_key_on_ins18127.INIT=8'h02;
LUT4 reg_timer1_enable_ins18135 (
.I0(reg_timer1_clear_19),
.I1(reg_timer1_enable_15),
.I2(n10096_9),
.I3(n10557_7),
.F(reg_timer1_enable_17) 
);
defparam reg_timer1_enable_ins18135.INIT=16'hF888;
LUT4 reg_timer2_enable_ins18136 (
.I0(reg_timer2_clear_15),
.I1(reg_timer2_enable_15),
.I2(n10101_7),
.I3(n10557_7),
.F(reg_timer2_enable_17) 
);
defparam reg_timer2_enable_ins18136.INIT=16'hF888;
LUT4 n10263_ins18150 (
.I0(n10183_5),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(n10197_7),
.F(n10263) 
);
defparam n10263_ins18150.INIT=16'h2000;
LUT4 n10395_ins18151 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10197_7),
.I3(n10310_9),
.F(n10395) 
);
defparam n10395_ins18151.INIT=16'h4000;
LUT4 n10509_ins18152 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10197_7),
.I3(n10451_7),
.F(n10509) 
);
defparam n10509_ins18152.INIT=16'h4000;
LUT4 n10572_ins18153 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10197_7),
.I3(n10557_7),
.F(n10572) 
);
defparam n10572_ins18153.INIT=16'h4000;
LUT4 n10256_ins18154 (
.I0(n10183_5),
.I1(n10058_7),
.I2(slot_a_9),
.I3(slot_a_11),
.F(n10256) 
);
defparam n10256_ins18154.INIT=16'h0800;
LUT4 n10388_ins18155 (
.I0(n10058_7),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(n10310_9),
.F(n10388) 
);
defparam n10388_ins18155.INIT=16'h2000;
LUT4 n10502_ins18156 (
.I0(n10058_7),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(n10451_7),
.F(n10502) 
);
defparam n10502_ins18156.INIT=16'h2000;
LUT4 n10567_ins18157 (
.I0(n10058_7),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(n10557_7),
.F(n10567) 
);
defparam n10567_ins18157.INIT=16'h2000;
LUT4 n10252_ins18158 (
.I0(n10183_5),
.I1(n10053_9),
.I2(slot_a_9),
.I3(slot_a_11),
.F(n10252) 
);
defparam n10252_ins18158.INIT=16'h0800;
LUT4 n10384_ins18159 (
.I0(n10053_9),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(n10310_9),
.F(n10384) 
);
defparam n10384_ins18159.INIT=16'h2000;
LUT4 n10498_ins18160 (
.I0(n10053_9),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(n10451_7),
.F(n10498) 
);
defparam n10498_ins18160.INIT=16'h2000;
LUT4 n10557_ins18161 (
.I0(n10053_9),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(n10557_7),
.F(n10557) 
);
defparam n10557_ins18161.INIT=16'h2000;
LUT4 n10244_ins18162 (
.I0(n10183_5),
.I1(n10056_7),
.I2(slot_a_9),
.I3(slot_a_11),
.F(n10244) 
);
defparam n10244_ins18162.INIT=16'h0800;
LUT4 n10376_ins18163 (
.I0(n10056_7),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(n10310_9),
.F(n10376) 
);
defparam n10376_ins18163.INIT=16'h2000;
LUT4 n10490_ins18164 (
.I0(n10056_7),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(n10451_7),
.F(n10490) 
);
defparam n10490_ins18164.INIT=16'h2000;
LUT4 n10562_ins18165 (
.I0(n10056_7),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(n10557_7),
.F(n10562) 
);
defparam n10562_ins18165.INIT=16'h2000;
LUT4 n10090_ins18166 (
.I0(n10023_13),
.I1(n10047_7),
.I2(slot_a_9),
.I3(slot_a_11),
.F(n10090) 
);
defparam n10090_ins18166.INIT=16'h0800;
LUT4 n10168_ins18167 (
.I0(n10047_7),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(n10109_7),
.F(n10168) 
);
defparam n10168_ins18167.INIT=16'h2000;
LUT4 n10295_ins18168 (
.I0(n10047_7),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(n10183_5),
.F(n10295) 
);
defparam n10295_ins18168.INIT=16'h2000;
LUT4 n10427_ins18169 (
.I0(n10047_7),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(n10310_9),
.F(n10427) 
);
defparam n10427_ins18169.INIT=16'h2000;
LUT4 n10541_ins18170 (
.I0(n10047_7),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(n10451_7),
.F(n10541) 
);
defparam n10541_ins18170.INIT=16'h2000;
LUT4 n10082_ins18171 (
.I0(n10023_13),
.I1(n10039_7),
.I2(slot_a_9),
.I3(slot_a_11),
.F(n10082) 
);
defparam n10082_ins18171.INIT=16'h0800;
LUT4 n10160_ins18172 (
.I0(n10039_7),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(n10109_7),
.F(n10160) 
);
defparam n10160_ins18172.INIT=16'h2000;
LUT4 n10287_ins18173 (
.I0(n10039_7),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(n10183_5),
.F(n10287) 
);
defparam n10287_ins18173.INIT=16'h2000;
LUT4 n10419_ins18174 (
.I0(n10039_7),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(n10310_9),
.F(n10419) 
);
defparam n10419_ins18174.INIT=16'h2000;
LUT4 n10533_ins18175 (
.I0(n10039_7),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(n10451_7),
.F(n10533) 
);
defparam n10533_ins18175.INIT=16'h2000;
LUT4 n10074_ins18176 (
.I0(n10023_13),
.I1(n10031_7),
.I2(slot_a_9),
.I3(slot_a_11),
.F(n10074) 
);
defparam n10074_ins18176.INIT=16'h0800;
LUT4 n10279_ins18177 (
.I0(n10031_7),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(n10183_5),
.F(n10279) 
);
defparam n10279_ins18177.INIT=16'h2000;
LUT4 n10411_ins18178 (
.I0(n10031_7),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(n10310_9),
.F(n10411) 
);
defparam n10411_ins18178.INIT=16'h2000;
LUT4 n10525_ins18179 (
.I0(n10031_7),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(n10451_7),
.F(n10525) 
);
defparam n10525_ins18179.INIT=16'h2000;
LUT4 n10066_ins18180 (
.I0(n10023_13),
.I1(n10023_11),
.I2(slot_a_9),
.I3(slot_a_11),
.F(n10066) 
);
defparam n10066_ins18180.INIT=16'h0800;
LUT4 n10271_ins18181 (
.I0(n10023_11),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(n10183_5),
.F(n10271) 
);
defparam n10271_ins18181.INIT=16'h2000;
LUT4 n10403_ins18182 (
.I0(n10023_11),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(n10310_9),
.F(n10403) 
);
defparam n10403_ins18182.INIT=16'h2000;
LUT4 n10517_ins18183 (
.I0(n10023_11),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(n10451_7),
.F(n10517) 
);
defparam n10517_ins18183.INIT=16'h2000;
LUT4 \ff_rddata[7]_ins18184  (
.I0(ff_sram_q_en),
.I1(slot_a_17),
.I2(n10443_11),
.I3(n5910_9),
.F(\ff_rddata[7]_11 ) 
);
defparam \ff_rddata[7]_ins18184 .INIT=16'hEAAA;
LUT4 n10109_ins18185 (
.I0(n10023_15),
.I1(n339_19),
.I2(n116_5),
.I3(\reg_volume_c0[3]_21 ),
.F(n10109) 
);
defparam n10109_ins18185.INIT=16'h2000;
LUT4 n10117_ins18186 (
.I0(n10031_9),
.I1(n339_19),
.I2(n116_5),
.I3(\reg_volume_c0[3]_21 ),
.F(n10117) 
);
defparam n10117_ins18186.INIT=16'h2000;
LUT4 n10125_ins18187 (
.I0(n10039_9),
.I1(n339_19),
.I2(n116_5),
.I3(\reg_volume_c0[3]_21 ),
.F(n10125) 
);
defparam n10125_ins18187.INIT=16'h2000;
LUT4 n10133_ins18188 (
.I0(n10047_9),
.I1(n339_19),
.I2(n116_5),
.I3(\reg_volume_c0[3]_21 ),
.F(n10133) 
);
defparam n10133_ins18188.INIT=16'h2000;
LUT4 n10139_ins18189 (
.I0(n10053_11),
.I1(n339_19),
.I2(n116_5),
.I3(\reg_volume_c0[3]_21 ),
.F(n10139) 
);
defparam n10139_ins18189.INIT=16'h2000;
LUT4 n10142_ins18190 (
.I0(n10056_9),
.I1(n339_19),
.I2(n116_5),
.I3(\reg_volume_c0[3]_21 ),
.F(n10142) 
);
defparam n10142_ins18190.INIT=16'h2000;
LUT4 n10144_ins18191 (
.I0(n10058_9),
.I1(n339_19),
.I2(n116_5),
.I3(\reg_volume_c0[3]_21 ),
.F(n10144) 
);
defparam n10144_ins18191.INIT=16'h2000;
LUT4 n10174_ins18192 (
.I0(n10096_9),
.I1(n339_19),
.I2(n116_5),
.I3(\reg_volume_c0[3]_21 ),
.F(n10174) 
);
defparam n10174_ins18192.INIT=16'h2000;
LUT4 n10177_ins18193 (
.I0(n10099_7),
.I1(n339_19),
.I2(n116_5),
.I3(\reg_volume_c0[3]_21 ),
.F(n10177) 
);
defparam n10177_ins18193.INIT=16'h2000;
LUT4 n10179_ins18194 (
.I0(n10101_7),
.I1(n339_19),
.I2(n116_5),
.I3(\reg_volume_c0[3]_21 ),
.F(n10179) 
);
defparam n10179_ins18194.INIT=16'h2000;
LUT4 n10023_ins18195 (
.I0(n10023_15),
.I1(n339_19),
.I2(n116_5),
.I3(\reg_volume_a0[3]_29 ),
.F(n10023) 
);
defparam n10023_ins18195.INIT=16'h2000;
LUT4 n10031_ins18196 (
.I0(n339_19),
.I1(n116_5),
.I2(\reg_volume_a0[3]_29 ),
.I3(n10031_9),
.F(n10031) 
);
defparam n10031_ins18196.INIT=16'h4000;
LUT4 n10039_ins18197 (
.I0(n339_19),
.I1(n116_5),
.I2(\reg_volume_a0[3]_29 ),
.I3(n10039_9),
.F(n10039) 
);
defparam n10039_ins18197.INIT=16'h4000;
LUT4 n10047_ins18198 (
.I0(n339_19),
.I1(n116_5),
.I2(\reg_volume_a0[3]_29 ),
.I3(n10047_9),
.F(n10047) 
);
defparam n10047_ins18198.INIT=16'h4000;
LUT4 n10053_ins18199 (
.I0(n339_19),
.I1(n116_5),
.I2(\reg_volume_a0[3]_29 ),
.I3(n10053_11),
.F(n10053) 
);
defparam n10053_ins18199.INIT=16'h4000;
LUT4 n10056_ins18200 (
.I0(n339_19),
.I1(n116_5),
.I2(\reg_volume_a0[3]_29 ),
.I3(n10056_9),
.F(n10056) 
);
defparam n10056_ins18200.INIT=16'h4000;
LUT4 n10058_ins18201 (
.I0(n339_19),
.I1(n116_5),
.I2(\reg_volume_a0[3]_29 ),
.I3(n10058_9),
.F(n10058) 
);
defparam n10058_ins18201.INIT=16'h4000;
LUT4 n10096_ins18202 (
.I0(n339_19),
.I1(n116_5),
.I2(\reg_volume_a0[3]_29 ),
.I3(n10096_9),
.F(n10096) 
);
defparam n10096_ins18202.INIT=16'h4000;
LUT4 n10099_ins18203 (
.I0(n339_19),
.I1(n116_5),
.I2(\reg_volume_a0[3]_29 ),
.I3(n10099_7),
.F(n10099) 
);
defparam n10099_ins18203.INIT=16'h4000;
LUT4 n10101_ins18204 (
.I0(n339_19),
.I1(n116_5),
.I2(\reg_volume_a0[3]_29 ),
.I3(n10101_7),
.F(n10101) 
);
defparam n10101_ins18204.INIT=16'h4000;
LUT4 n370_ins18207 (
.I0(n339_21),
.I1(n339_23),
.I2(n339_17),
.I3(n116_5),
.F(n370) 
);
defparam n370_ins18207.INIT=16'h7F00;
LUT4 n10197_ins18208 (
.I0(n10183_5),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(n10197_7),
.F(n10197) 
);
defparam n10197_ins18208.INIT=16'h0200;
LUT4 n10329_ins18209 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10197_7),
.I3(n10310_9),
.F(n10329) 
);
defparam n10329_ins18209.INIT=16'h1000;
LUT4 n10195_ins18210 (
.I0(n10183_5),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(n10058_7),
.F(n10195) 
);
defparam n10195_ins18210.INIT=16'h0200;
LUT4 n10322_ins18211 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10058_7),
.I3(n10310_9),
.F(n10322) 
);
defparam n10322_ins18211.INIT=16'h1000;
LUT4 n10191_ins18212 (
.I0(n10183_5),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(n10053_9),
.F(n10191) 
);
defparam n10191_ins18212.INIT=16'h0200;
LUT4 n10318_ins18213 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10053_9),
.I3(n10310_9),
.F(n10318) 
);
defparam n10318_ins18213.INIT=16'h1000;
LUT4 n10183_ins18214 (
.I0(n10183_5),
.I1(slot_a_9),
.I2(slot_a_11),
.I3(n10056_7),
.F(n10183) 
);
defparam n10183_ins18214.INIT=16'h0200;
LUT4 n10310_ins18215 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10056_7),
.I3(n10310_9),
.F(n10310) 
);
defparam n10310_ins18215.INIT=16'h1000;
LUT4 n10229_ins18216 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10047_7),
.I3(n10183_5),
.F(n10229) 
);
defparam n10229_ins18216.INIT=16'h1000;
LUT4 n10361_ins18217 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10047_7),
.I3(n10310_9),
.F(n10361) 
);
defparam n10361_ins18217.INIT=16'h1000;
LUT4 n10475_ins18218 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10047_7),
.I3(n10451_7),
.F(n10475) 
);
defparam n10475_ins18218.INIT=16'h1000;
LUT4 n10221_ins18219 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10039_7),
.I3(n10183_5),
.F(n10221) 
);
defparam n10221_ins18219.INIT=16'h1000;
LUT4 n10353_ins18220 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10039_7),
.I3(n10310_9),
.F(n10353) 
);
defparam n10353_ins18220.INIT=16'h1000;
LUT4 n10467_ins18221 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10039_7),
.I3(n10451_7),
.F(n10467) 
);
defparam n10467_ins18221.INIT=16'h1000;
LUT4 n10213_ins18222 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10031_7),
.I3(n10183_5),
.F(n10213) 
);
defparam n10213_ins18222.INIT=16'h1000;
LUT4 n10345_ins18223 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10031_7),
.I3(n10310_9),
.F(n10345) 
);
defparam n10345_ins18223.INIT=16'h1000;
LUT4 n10459_ins18224 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10031_7),
.I3(n10451_7),
.F(n10459) 
);
defparam n10459_ins18224.INIT=16'h1000;
LUT4 n10205_ins18225 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10023_11),
.I3(n10183_5),
.F(n10205) 
);
defparam n10205_ins18225.INIT=16'h1000;
LUT4 n10337_ins18226 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10023_11),
.I3(n10310_9),
.F(n10337) 
);
defparam n10337_ins18226.INIT=16'h1000;
LUT4 n10451_ins18227 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n10023_11),
.I3(n10451_7),
.F(n10451) 
);
defparam n10451_ins18227.INIT=16'h1000;
LUT4 n10240_ins18228 (
.I0(slot_a_11),
.I1(slot_a_9),
.I2(n10058_7),
.I3(n10183_5),
.F(n10240) 
);
defparam n10240_ins18228.INIT=16'h4000;
LUT4 n10372_ins18229 (
.I0(slot_a_11),
.I1(slot_a_9),
.I2(n10058_7),
.I3(n10310_9),
.F(n10372) 
);
defparam n10372_ins18229.INIT=16'h4000;
LUT4 n10486_ins18230 (
.I0(slot_a_11),
.I1(slot_a_9),
.I2(n10058_7),
.I3(n10451_7),
.F(n10486) 
);
defparam n10486_ins18230.INIT=16'h4000;
LUT4 n10238_ins18231 (
.I0(slot_a_11),
.I1(slot_a_9),
.I2(n10056_7),
.I3(n10183_5),
.F(n10238) 
);
defparam n10238_ins18231.INIT=16'h4000;
LUT4 n10370_ins18232 (
.I0(slot_a_11),
.I1(slot_a_9),
.I2(n10056_7),
.I3(n10310_9),
.F(n10370) 
);
defparam n10370_ins18232.INIT=16'h4000;
LUT4 n10484_ins18233 (
.I0(slot_a_11),
.I1(slot_a_9),
.I2(n10056_7),
.I3(n10451_7),
.F(n10484) 
);
defparam n10484_ins18233.INIT=16'h4000;
LUT4 n10235_ins18234 (
.I0(slot_a_11),
.I1(slot_a_9),
.I2(n10053_9),
.I3(n10183_5),
.F(n10235) 
);
defparam n10235_ins18234.INIT=16'h4000;
LUT4 n10367_ins18235 (
.I0(slot_a_11),
.I1(slot_a_9),
.I2(n10053_9),
.I3(n10310_9),
.F(n10367) 
);
defparam n10367_ins18235.INIT=16'h4000;
LUT4 n10481_ins18236 (
.I0(slot_a_11),
.I1(slot_a_9),
.I2(n10053_9),
.I3(n10451_7),
.F(n10481) 
);
defparam n10481_ins18236.INIT=16'h4000;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module u_wts_core (clk_3,n84,slot_d_14,slot_d_12,slot_d_10,slot_d_16,slot_d_8,slot_d_6,slot_d_4,slot_d_2,slot_a_11,slot_a_9,slot_a_7,slot_a_5,slot_a_3,w_rdreq,slot_a_29,slot_a_31,slot_a_15,slot_a_13,slot_a_23,slot_a_21,slot_a_25,slot_a_17,ff_nrd2,slot_nsltsl_3,ff_nwr1,slot_nmerq_3,ff_nwr2,slot_a_27,slot_a_19,\ff_sram_id[3] ,\ff_active[2] ,\ff_active[1] ,\ff_active[0] ,\ff_left_out[10] ,\ff_left_out[9] ,\ff_left_out[8] ,\ff_left_out[7] ,\ff_left_out[6] ,\ff_left_out[5] ,\ff_left_out[4] ,\ff_left_out[3] ,\ff_left_out[2] ,\ff_left_out[1] ,\ff_left_out[0] ,\ff_right_out[11] ,\ff_right_out[10] ,\ff_right_out[9] ,\ff_right_out[8] ,\ff_right_out[7] ,\ff_right_out[6] ,\ff_right_out[5] ,\ff_right_out[4] ,\ff_right_out[3] ,\ff_right_out[2] ,\ff_right_out[1] ,\ff_right_out[0] ,\ff_left_out[11] ,\w_sram_a0[4] ,\w_sram_a1[4] ,\w_sram_a1[3] ,\w_sram_a1[2] ,\w_sram_a1[1] ,\w_sram_a1[0] ,\timer1_address[1] ,\timer1_address[1]_11 ,\timer1_address[0] ,\timer1_address[0]_11 ,o,o_603,o_609,o_611,\w_state_out[1] ,\w_state_out[2] ,n3,n3_17,n3_19,n3_21,n3_23,n3_25,n3_27,o_15,o_17,o_19,o_21,o_23,o_25,o_27,o_29,\w_state_out[1]_5 ,\w_state_out[2]_5 ,\w_state_out[0] ,n1,n2,n3_15,n3_17_0,n3_19_1,n3_21_2,n3_23_3,n3_25_4,n3_27_5,o_17_6,o_19_7,o_21_8,o_23_9,o_25_10,o_27_11,o_31,\wave_address_out[5] ,\wave_address_out[6] ,\wave_address_out[4] ,\frequency_count_out[6] ,\wave_address_out[5]_7 ,\wave_address_out[6]_7 ,\frequency_count_out[11] ,\wave_address_out[0] ,ram_array,ram_array_4_DO1,ram_array_4_DO2,ram_array_4_DO3,ram_array_4_DO4,ram_array_4_DO5,ram_array_4_DO6,ram_array_4_DO7,ram_array_5,ram_array_4_DO1_0,ram_array_4_DO2_0,ram_array_4_DO3_0,ram_array_4_DO4_0,ram_array_4_DO5_0,ram_array_4_DO6_0,ram_array_4_DO7_0,\ff_noise[17] ,\ff_noise[17]_3 ,\ff_noise[17]_3_12 ,\ff_noise[17]_3_13 ,ff_nint2,ff_nint1,nint,n55,\reg_noise_sel_a0[1] ,\reg_noise_sel_a0[0] ,\reg_ar_a0[7] ,\reg_ar_a0[6] ,\reg_ar_a0[5] ,\reg_ar_a0[4] ,\reg_ar_a0[3] ,\reg_ar_a0[2] ,\reg_ar_a0[1] ,\reg_ar_a0[0] ,\reg_dr_a0[7] ,\reg_dr_a0[6] ,\reg_dr_a0[5] ,\reg_dr_a0[4] ,\reg_dr_a0[3] ,\reg_dr_a0[2] ,\reg_dr_a0[1] ,\reg_dr_a0[0] ,\reg_sr_a0[7] ,\reg_sr_a0[6] ,\reg_sr_a0[5] ,\reg_sr_a0[4] ,\reg_sr_a0[3] ,\reg_sr_a0[2] ,\reg_sr_a0[1] ,\reg_sr_a0[0] ,\reg_rr_a0[7] ,\reg_rr_a0[6] ,\reg_rr_a0[5] ,\reg_rr_a0[4] ,\reg_rr_a0[3] ,\reg_rr_a0[2] ,\reg_rr_a0[1] ,\reg_rr_a0[0] ,\reg_sl_a0[5] ,\reg_sl_a0[4] ,\reg_sl_a0[3] ,\reg_sl_a0[2] ,\reg_sl_a0[1] ,\reg_sl_a0[0] ,\reg_wave_length_a0[1] ,\reg_wave_length_a0[0] ,\reg_frequency_count_a0[11] ,\reg_frequency_count_a0[10] ,\reg_frequency_count_a0[9] ,\reg_frequency_count_a0[8] ,\reg_frequency_count_a0[7] ,\reg_frequency_count_a0[6] ,\reg_frequency_count_a0[5] ,\reg_frequency_count_a0[4] ,\reg_frequency_count_a0[3] ,\reg_frequency_count_a0[2] ,\reg_frequency_count_a0[1] ,\reg_frequency_count_a0[0] ,\reg_noise_sel_b0[1] ,\reg_noise_sel_b0[0] ,\reg_ar_b0[7] ,\reg_ar_b0[6] ,\reg_ar_b0[5] ,\reg_ar_b0[4] ,\reg_ar_b0[3] ,\reg_ar_b0[2] ,\reg_ar_b0[1] ,\reg_ar_b0[0] ,\reg_dr_b0[7] ,\reg_dr_b0[6] ,\reg_dr_b0[5] ,\reg_dr_b0[4] ,\reg_dr_b0[3] ,\reg_dr_b0[2] ,\reg_dr_b0[1] ,\reg_dr_b0[0] ,\reg_sr_b0[7] ,\reg_sr_b0[6] ,\reg_sr_b0[5] ,\reg_sr_b0[4] ,\reg_sr_b0[3] ,\reg_sr_b0[2] ,\reg_sr_b0[1] ,\reg_sr_b0[0] ,\reg_rr_b0[7] ,\reg_rr_b0[6] ,\reg_rr_b0[5] ,\reg_rr_b0[4] ,\reg_rr_b0[3] ,\reg_rr_b0[2] ,\reg_rr_b0[1] ,\reg_rr_b0[0] ,\reg_sl_b0[5] ,\reg_sl_b0[4] ,\reg_sl_b0[3] ,\reg_sl_b0[2] ,\reg_sl_b0[1] ,\reg_sl_b0[0] ,\reg_wave_length_b0[1] ,\reg_wave_length_b0[0] ,\reg_frequency_count_b0[11] ,\reg_frequency_count_b0[10] ,\reg_frequency_count_b0[9] ,\reg_frequency_count_b0[8] ,\reg_frequency_count_b0[7] ,\reg_frequency_count_b0[6] ,\reg_frequency_count_b0[5] ,\reg_frequency_count_b0[4] ,\reg_frequency_count_b0[3] ,\reg_frequency_count_b0[2] ,\reg_frequency_count_b0[1] ,\reg_frequency_count_b0[0] ,\reg_noise_sel_c0[1] ,\reg_noise_sel_c0[0] ,\reg_ar_c0[7] ,\reg_ar_c0[6] ,\reg_ar_c0[5] ,\reg_ar_c0[4] ,\reg_ar_c0[3] ,\reg_ar_c0[2] ,\reg_ar_c0[1] ,\reg_ar_c0[0] ,\reg_dr_c0[7] ,\reg_dr_c0[6] ,\reg_dr_c0[5] ,\reg_dr_c0[4] ,\reg_dr_c0[3] ,\reg_dr_c0[2] ,\reg_dr_c0[1] ,\reg_dr_c0[0] ,\reg_sr_c0[7] ,\reg_sr_c0[6] ,\reg_sr_c0[5] ,\reg_sr_c0[4] ,\reg_sr_c0[3] ,\reg_sr_c0[2] ,\reg_sr_c0[1] ,\reg_sr_c0[0] ,\reg_rr_c0[7] ,\reg_rr_c0[6] ,\reg_rr_c0[5] ,\reg_rr_c0[4] ,\reg_rr_c0[3] ,\reg_rr_c0[2] ,\reg_rr_c0[1] ,\reg_rr_c0[0] ,\reg_sl_c0[5] ,\reg_sl_c0[4] ,\reg_sl_c0[3] ,\reg_sl_c0[2] ,\reg_sl_c0[1] ,\reg_sl_c0[0] ,\reg_wave_length_c0[1] ,\reg_wave_length_c0[0] ,\reg_frequency_count_c0[11] ,\reg_frequency_count_c0[10] ,\reg_frequency_count_c0[9] ,\reg_frequency_count_c0[8] ,\reg_frequency_count_c0[7] ,\reg_frequency_count_c0[6] ,\reg_frequency_count_c0[5] ,\reg_frequency_count_c0[4] ,\reg_frequency_count_c0[3] ,\reg_frequency_count_c0[2] ,\reg_frequency_count_c0[1] ,\reg_frequency_count_c0[0] ,\reg_noise_sel_d0[1] ,\reg_noise_sel_d0[0] ,\reg_dr_d0[7] ,\reg_dr_d0[6] ,\reg_dr_d0[5] ,\reg_dr_d0[4] ,\reg_dr_d0[3] ,\reg_dr_d0[2] ,\reg_dr_d0[1] ,\reg_dr_d0[0] ,\reg_sr_d0[7] ,\reg_sr_d0[6] ,\reg_sr_d0[5] ,\reg_sr_d0[4] ,\reg_sr_d0[3] ,\reg_sr_d0[2] ,\reg_sr_d0[1] ,\reg_sr_d0[0] ,\reg_rr_d0[7] ,\reg_rr_d0[6] ,\reg_rr_d0[5] ,\reg_rr_d0[4] ,\reg_rr_d0[3] ,\reg_rr_d0[2] ,\reg_rr_d0[1] ,\reg_rr_d0[0] ,\reg_sl_d0[5] ,\reg_sl_d0[4] ,\reg_sl_d0[3] ,\reg_sl_d0[2] ,\reg_sl_d0[1] ,\reg_sl_d0[0] ,\reg_wave_length_d0[1] ,\reg_wave_length_d0[0] ,\reg_frequency_count_d0[11] ,\reg_frequency_count_d0[10] ,\reg_frequency_count_d0[9] ,\reg_frequency_count_d0[8] ,\reg_frequency_count_d0[7] ,\reg_frequency_count_d0[6] ,\reg_frequency_count_d0[5] ,\reg_frequency_count_d0[4] ,\reg_frequency_count_d0[3] ,\reg_frequency_count_d0[2] ,\reg_frequency_count_d0[1] ,\reg_frequency_count_d0[0] ,ff_reg_clone_key_a1,ff_reg_clone_key_b1,ff_reg_clone_key_c1,ff_reg_clone_key_d1,\ff_rddata[6] ,\ff_rddata[3] ,\ff_rddata[2] ,\ff_rddata[1] ,\ff_rddata[0] ,ch_a0_key_release,ch_a0_key_off,ch_b0_key_release,ch_b0_key_off,ch_c0_key_release,ch_c0_key_off,ch_d0_key_release,ch_d0_key_off,\ff_rddata[7] ,\ff_rddata[5] ,\ff_rddata[4] ,ext_memory_nactive,\ext_memory_address[20] ,\ext_memory_address[19] ,\ext_memory_address[18] ,\ext_memory_address[17] ,\ext_memory_address[16] ,\ext_memory_address[15] ,\ext_memory_address[14] ,\ext_memory_address[13] );
input clk_3;
input n84;
input slot_d_14;
input slot_d_12;
input slot_d_10;
input slot_d_16;
input slot_d_8;
input slot_d_6;
input slot_d_4;
input slot_d_2;
input slot_a_11;
input slot_a_9;
input slot_a_7;
input slot_a_5;
input slot_a_3;
input w_rdreq;
input slot_a_29;
input slot_a_31;
input slot_a_15;
input slot_a_13;
input slot_a_23;
input slot_a_21;
input slot_a_25;
input slot_a_17;
input ff_nrd2;
input slot_nsltsl_3;
input ff_nwr1;
input slot_nmerq_3;
input ff_nwr2;
input slot_a_27;
input slot_a_19;
output \ff_sram_id[3] ;
output \ff_active[2] ;
output \ff_active[1] ;
output \ff_active[0] ;
output \ff_left_out[10] ;
output \ff_left_out[9] ;
output \ff_left_out[8] ;
output \ff_left_out[7] ;
output \ff_left_out[6] ;
output \ff_left_out[5] ;
output \ff_left_out[4] ;
output \ff_left_out[3] ;
output \ff_left_out[2] ;
output \ff_left_out[1] ;
output \ff_left_out[0] ;
output \ff_right_out[11] ;
output \ff_right_out[10] ;
output \ff_right_out[9] ;
output \ff_right_out[8] ;
output \ff_right_out[7] ;
output \ff_right_out[6] ;
output \ff_right_out[5] ;
output \ff_right_out[4] ;
output \ff_right_out[3] ;
output \ff_right_out[2] ;
output \ff_right_out[1] ;
output \ff_right_out[0] ;
output \ff_left_out[11] ;
output \w_sram_a0[4] ;
output \w_sram_a1[4] ;
output \w_sram_a1[3] ;
output \w_sram_a1[2] ;
output \w_sram_a1[1] ;
output \w_sram_a1[0] ;
output \timer1_address[1] ;
output \timer1_address[1]_11 ;
output \timer1_address[0] ;
output \timer1_address[0]_11 ;
output o;
output o_603;
output o_609;
output o_611;
output \w_state_out[1] ;
output \w_state_out[2] ;
output n3;
output n3_17;
output n3_19;
output n3_21;
output n3_23;
output n3_25;
output n3_27;
output o_15;
output o_17;
output o_19;
output o_21;
output o_23;
output o_25;
output o_27;
output o_29;
output \w_state_out[1]_5 ;
output \w_state_out[2]_5 ;
output \w_state_out[0] ;
output n1;
output n2;
output n3_15;
output n3_17_0;
output n3_19_1;
output n3_21_2;
output n3_23_3;
output n3_25_4;
output n3_27_5;
output o_17_6;
output o_19_7;
output o_21_8;
output o_23_9;
output o_25_10;
output o_27_11;
output o_31;
output \wave_address_out[5] ;
output \wave_address_out[6] ;
output \wave_address_out[4] ;
output \frequency_count_out[6] ;
output \wave_address_out[5]_7 ;
output \wave_address_out[6]_7 ;
output \frequency_count_out[11] ;
output \wave_address_out[0] ;
output ram_array;
output ram_array_4_DO1;
output ram_array_4_DO2;
output ram_array_4_DO3;
output ram_array_4_DO4;
output ram_array_4_DO5;
output ram_array_4_DO6;
output ram_array_4_DO7;
output ram_array_5;
output ram_array_4_DO1_0;
output ram_array_4_DO2_0;
output ram_array_4_DO3_0;
output ram_array_4_DO4_0;
output ram_array_4_DO5_0;
output ram_array_4_DO6_0;
output ram_array_4_DO7_0;
output \ff_noise[17] ;
output \ff_noise[17]_3 ;
output \ff_noise[17]_3_12 ;
output \ff_noise[17]_3_13 ;
output ff_nint2;
output ff_nint1;
output nint;
output n55;
output \reg_noise_sel_a0[1] ;
output \reg_noise_sel_a0[0] ;
output \reg_ar_a0[7] ;
output \reg_ar_a0[6] ;
output \reg_ar_a0[5] ;
output \reg_ar_a0[4] ;
output \reg_ar_a0[3] ;
output \reg_ar_a0[2] ;
output \reg_ar_a0[1] ;
output \reg_ar_a0[0] ;
output \reg_dr_a0[7] ;
output \reg_dr_a0[6] ;
output \reg_dr_a0[5] ;
output \reg_dr_a0[4] ;
output \reg_dr_a0[3] ;
output \reg_dr_a0[2] ;
output \reg_dr_a0[1] ;
output \reg_dr_a0[0] ;
output \reg_sr_a0[7] ;
output \reg_sr_a0[6] ;
output \reg_sr_a0[5] ;
output \reg_sr_a0[4] ;
output \reg_sr_a0[3] ;
output \reg_sr_a0[2] ;
output \reg_sr_a0[1] ;
output \reg_sr_a0[0] ;
output \reg_rr_a0[7] ;
output \reg_rr_a0[6] ;
output \reg_rr_a0[5] ;
output \reg_rr_a0[4] ;
output \reg_rr_a0[3] ;
output \reg_rr_a0[2] ;
output \reg_rr_a0[1] ;
output \reg_rr_a0[0] ;
output \reg_sl_a0[5] ;
output \reg_sl_a0[4] ;
output \reg_sl_a0[3] ;
output \reg_sl_a0[2] ;
output \reg_sl_a0[1] ;
output \reg_sl_a0[0] ;
output \reg_wave_length_a0[1] ;
output \reg_wave_length_a0[0] ;
output \reg_frequency_count_a0[11] ;
output \reg_frequency_count_a0[10] ;
output \reg_frequency_count_a0[9] ;
output \reg_frequency_count_a0[8] ;
output \reg_frequency_count_a0[7] ;
output \reg_frequency_count_a0[6] ;
output \reg_frequency_count_a0[5] ;
output \reg_frequency_count_a0[4] ;
output \reg_frequency_count_a0[3] ;
output \reg_frequency_count_a0[2] ;
output \reg_frequency_count_a0[1] ;
output \reg_frequency_count_a0[0] ;
output \reg_noise_sel_b0[1] ;
output \reg_noise_sel_b0[0] ;
output \reg_ar_b0[7] ;
output \reg_ar_b0[6] ;
output \reg_ar_b0[5] ;
output \reg_ar_b0[4] ;
output \reg_ar_b0[3] ;
output \reg_ar_b0[2] ;
output \reg_ar_b0[1] ;
output \reg_ar_b0[0] ;
output \reg_dr_b0[7] ;
output \reg_dr_b0[6] ;
output \reg_dr_b0[5] ;
output \reg_dr_b0[4] ;
output \reg_dr_b0[3] ;
output \reg_dr_b0[2] ;
output \reg_dr_b0[1] ;
output \reg_dr_b0[0] ;
output \reg_sr_b0[7] ;
output \reg_sr_b0[6] ;
output \reg_sr_b0[5] ;
output \reg_sr_b0[4] ;
output \reg_sr_b0[3] ;
output \reg_sr_b0[2] ;
output \reg_sr_b0[1] ;
output \reg_sr_b0[0] ;
output \reg_rr_b0[7] ;
output \reg_rr_b0[6] ;
output \reg_rr_b0[5] ;
output \reg_rr_b0[4] ;
output \reg_rr_b0[3] ;
output \reg_rr_b0[2] ;
output \reg_rr_b0[1] ;
output \reg_rr_b0[0] ;
output \reg_sl_b0[5] ;
output \reg_sl_b0[4] ;
output \reg_sl_b0[3] ;
output \reg_sl_b0[2] ;
output \reg_sl_b0[1] ;
output \reg_sl_b0[0] ;
output \reg_wave_length_b0[1] ;
output \reg_wave_length_b0[0] ;
output \reg_frequency_count_b0[11] ;
output \reg_frequency_count_b0[10] ;
output \reg_frequency_count_b0[9] ;
output \reg_frequency_count_b0[8] ;
output \reg_frequency_count_b0[7] ;
output \reg_frequency_count_b0[6] ;
output \reg_frequency_count_b0[5] ;
output \reg_frequency_count_b0[4] ;
output \reg_frequency_count_b0[3] ;
output \reg_frequency_count_b0[2] ;
output \reg_frequency_count_b0[1] ;
output \reg_frequency_count_b0[0] ;
output \reg_noise_sel_c0[1] ;
output \reg_noise_sel_c0[0] ;
output \reg_ar_c0[7] ;
output \reg_ar_c0[6] ;
output \reg_ar_c0[5] ;
output \reg_ar_c0[4] ;
output \reg_ar_c0[3] ;
output \reg_ar_c0[2] ;
output \reg_ar_c0[1] ;
output \reg_ar_c0[0] ;
output \reg_dr_c0[7] ;
output \reg_dr_c0[6] ;
output \reg_dr_c0[5] ;
output \reg_dr_c0[4] ;
output \reg_dr_c0[3] ;
output \reg_dr_c0[2] ;
output \reg_dr_c0[1] ;
output \reg_dr_c0[0] ;
output \reg_sr_c0[7] ;
output \reg_sr_c0[6] ;
output \reg_sr_c0[5] ;
output \reg_sr_c0[4] ;
output \reg_sr_c0[3] ;
output \reg_sr_c0[2] ;
output \reg_sr_c0[1] ;
output \reg_sr_c0[0] ;
output \reg_rr_c0[7] ;
output \reg_rr_c0[6] ;
output \reg_rr_c0[5] ;
output \reg_rr_c0[4] ;
output \reg_rr_c0[3] ;
output \reg_rr_c0[2] ;
output \reg_rr_c0[1] ;
output \reg_rr_c0[0] ;
output \reg_sl_c0[5] ;
output \reg_sl_c0[4] ;
output \reg_sl_c0[3] ;
output \reg_sl_c0[2] ;
output \reg_sl_c0[1] ;
output \reg_sl_c0[0] ;
output \reg_wave_length_c0[1] ;
output \reg_wave_length_c0[0] ;
output \reg_frequency_count_c0[11] ;
output \reg_frequency_count_c0[10] ;
output \reg_frequency_count_c0[9] ;
output \reg_frequency_count_c0[8] ;
output \reg_frequency_count_c0[7] ;
output \reg_frequency_count_c0[6] ;
output \reg_frequency_count_c0[5] ;
output \reg_frequency_count_c0[4] ;
output \reg_frequency_count_c0[3] ;
output \reg_frequency_count_c0[2] ;
output \reg_frequency_count_c0[1] ;
output \reg_frequency_count_c0[0] ;
output \reg_noise_sel_d0[1] ;
output \reg_noise_sel_d0[0] ;
output \reg_dr_d0[7] ;
output \reg_dr_d0[6] ;
output \reg_dr_d0[5] ;
output \reg_dr_d0[4] ;
output \reg_dr_d0[3] ;
output \reg_dr_d0[2] ;
output \reg_dr_d0[1] ;
output \reg_dr_d0[0] ;
output \reg_sr_d0[7] ;
output \reg_sr_d0[6] ;
output \reg_sr_d0[5] ;
output \reg_sr_d0[4] ;
output \reg_sr_d0[3] ;
output \reg_sr_d0[2] ;
output \reg_sr_d0[1] ;
output \reg_sr_d0[0] ;
output \reg_rr_d0[7] ;
output \reg_rr_d0[6] ;
output \reg_rr_d0[5] ;
output \reg_rr_d0[4] ;
output \reg_rr_d0[3] ;
output \reg_rr_d0[2] ;
output \reg_rr_d0[1] ;
output \reg_rr_d0[0] ;
output \reg_sl_d0[5] ;
output \reg_sl_d0[4] ;
output \reg_sl_d0[3] ;
output \reg_sl_d0[2] ;
output \reg_sl_d0[1] ;
output \reg_sl_d0[0] ;
output \reg_wave_length_d0[1] ;
output \reg_wave_length_d0[0] ;
output \reg_frequency_count_d0[11] ;
output \reg_frequency_count_d0[10] ;
output \reg_frequency_count_d0[9] ;
output \reg_frequency_count_d0[8] ;
output \reg_frequency_count_d0[7] ;
output \reg_frequency_count_d0[6] ;
output \reg_frequency_count_d0[5] ;
output \reg_frequency_count_d0[4] ;
output \reg_frequency_count_d0[3] ;
output \reg_frequency_count_d0[2] ;
output \reg_frequency_count_d0[1] ;
output \reg_frequency_count_d0[0] ;
output ff_reg_clone_key_a1;
output ff_reg_clone_key_b1;
output ff_reg_clone_key_c1;
output ff_reg_clone_key_d1;
output \ff_rddata[6] ;
output \ff_rddata[3] ;
output \ff_rddata[2] ;
output \ff_rddata[1] ;
output \ff_rddata[0] ;
output ch_a0_key_release;
output ch_a0_key_off;
output ch_b0_key_release;
output ch_b0_key_off;
output ch_c0_key_release;
output ch_c0_key_off;
output ch_d0_key_release;
output ch_d0_key_off;
output \ff_rddata[7] ;
output \ff_rddata[5] ;
output \ff_rddata[4] ;
output ext_memory_nactive;
output \ext_memory_address[20] ;
output \ext_memory_address[19] ;
output \ext_memory_address[18] ;
output \ext_memory_address[17] ;
output \ext_memory_address[16] ;
output \ext_memory_address[15] ;
output \ext_memory_address[14] ;
output \ext_memory_address[13] ;
wire \ff_sram_id[3] ;
wire ff_sram_q_en;
wire \ff_active[2] ;
wire \ff_active[1] ;
wire \ff_active[0] ;
wire \ff_left_out[10] ;
wire \ff_left_out[9] ;
wire \ff_left_out[8] ;
wire \ff_left_out[7] ;
wire \ff_left_out[6] ;
wire \ff_left_out[5] ;
wire \ff_left_out[4] ;
wire \ff_left_out[3] ;
wire \ff_left_out[2] ;
wire \ff_left_out[1] ;
wire \ff_left_out[0] ;
wire \ff_right_out[11] ;
wire \ff_right_out[10] ;
wire \ff_right_out[9] ;
wire \ff_right_out[8] ;
wire \ff_right_out[7] ;
wire \ff_right_out[6] ;
wire \ff_right_out[5] ;
wire \ff_right_out[4] ;
wire \ff_right_out[3] ;
wire \ff_right_out[2] ;
wire \ff_right_out[1] ;
wire \ff_right_out[0] ;
wire \ff_left_out[11] ;
wire \timer1_address[1]_3 ;
wire \timer1_address[0]_3 ;
wire \w_sram_a0[4] ;
wire \w_sram_a1[4] ;
wire \w_sram_a1[3] ;
wire \w_sram_a1[2] ;
wire \w_sram_a1[1] ;
wire \w_sram_a1[0] ;
wire \timer1_address[1] ;
wire \timer1_address[1]_11 ;
wire \timer1_address[0] ;
wire \timer1_address[0]_11 ;
wire o;
wire o_603;
wire o_609;
wire o_611;
wire \w_state_out[1] ;
wire \w_state_out[2] ;
wire n3;
wire n3_17;
wire n3_19;
wire n3_21;
wire n3_23;
wire n3_25;
wire n3_27;
wire o_15;
wire o_17;
wire o_19;
wire o_21;
wire o_23;
wire o_25;
wire o_27;
wire o_29;
wire \w_state_out[1]_5 ;
wire \w_state_out[2]_5 ;
wire \w_state_out[0] ;
wire n1;
wire n2;
wire n3_15;
wire n3_17_0;
wire n3_19_1;
wire n3_21_2;
wire n3_23_3;
wire n3_25_4;
wire n3_27_5;
wire o_17_6;
wire o_19_7;
wire o_21_8;
wire o_23_9;
wire o_25_10;
wire o_27_11;
wire o_31;
wire \wave_address_out[5] ;
wire \wave_address_out[6] ;
wire \wave_address_out[4] ;
wire \frequency_count_out[6] ;
wire \wave_address_out[5]_7 ;
wire \wave_address_out[6]_7 ;
wire \frequency_count_out[11] ;
wire \wave_address_out[0] ;
wire ram_array;
wire ram_array_4_DO1;
wire ram_array_4_DO2;
wire ram_array_4_DO3;
wire ram_array_4_DO4;
wire ram_array_4_DO5;
wire ram_array_4_DO6;
wire ram_array_4_DO7;
wire ram_array_5;
wire ram_array_4_DO1_0;
wire ram_array_4_DO2_0;
wire ram_array_4_DO3_0;
wire ram_array_4_DO4_0;
wire ram_array_4_DO5_0;
wire ram_array_4_DO6_0;
wire ram_array_4_DO7_0;
wire \ff_noise[17] ;
wire \ff_noise[17]_3 ;
wire \ff_noise[17]_3_12 ;
wire \ff_noise[17]_3_13 ;
wire \ff_timer1_address[1] ;
wire \ff_timer1_address[0] ;
wire ff_nint2;
wire ff_nint1;
wire nint;
wire n55;
wire \sram_a[4] ;
wire \sram_a[3] ;
wire \sram_a[2] ;
wire \sram_a[1] ;
wire \sram_a[0] ;
wire \sram_d[7] ;
wire \sram_d[6] ;
wire \sram_d[5] ;
wire \sram_d[4] ;
wire \sram_d[3] ;
wire \sram_d[2] ;
wire \sram_d[1] ;
wire \sram_d[0] ;
wire sram_oe;
wire \reg_volume_a0[3] ;
wire \reg_volume_a0[2] ;
wire \reg_volume_a0[1] ;
wire \reg_volume_a0[0] ;
wire \reg_enable_a0[1] ;
wire \reg_enable_a0[0] ;
wire reg_noise_enable_a0;
wire \reg_noise_sel_a0[1] ;
wire \reg_noise_sel_a0[0] ;
wire \reg_ar_a0[7] ;
wire \reg_ar_a0[6] ;
wire \reg_ar_a0[5] ;
wire \reg_ar_a0[4] ;
wire \reg_ar_a0[3] ;
wire \reg_ar_a0[2] ;
wire \reg_ar_a0[1] ;
wire \reg_ar_a0[0] ;
wire \reg_dr_a0[7] ;
wire \reg_dr_a0[6] ;
wire \reg_dr_a0[5] ;
wire \reg_dr_a0[4] ;
wire \reg_dr_a0[3] ;
wire \reg_dr_a0[2] ;
wire \reg_dr_a0[1] ;
wire \reg_dr_a0[0] ;
wire \reg_sr_a0[7] ;
wire \reg_sr_a0[6] ;
wire \reg_sr_a0[5] ;
wire \reg_sr_a0[4] ;
wire \reg_sr_a0[3] ;
wire \reg_sr_a0[2] ;
wire \reg_sr_a0[1] ;
wire \reg_sr_a0[0] ;
wire \reg_rr_a0[7] ;
wire \reg_rr_a0[6] ;
wire \reg_rr_a0[5] ;
wire \reg_rr_a0[4] ;
wire \reg_rr_a0[3] ;
wire \reg_rr_a0[2] ;
wire \reg_rr_a0[1] ;
wire \reg_rr_a0[0] ;
wire \reg_sl_a0[5] ;
wire \reg_sl_a0[4] ;
wire \reg_sl_a0[3] ;
wire \reg_sl_a0[2] ;
wire \reg_sl_a0[1] ;
wire \reg_sl_a0[0] ;
wire \reg_wave_length_a0[1] ;
wire \reg_wave_length_a0[0] ;
wire \reg_frequency_count_a0[11] ;
wire \reg_frequency_count_a0[10] ;
wire \reg_frequency_count_a0[9] ;
wire \reg_frequency_count_a0[8] ;
wire \reg_frequency_count_a0[7] ;
wire \reg_frequency_count_a0[6] ;
wire \reg_frequency_count_a0[5] ;
wire \reg_frequency_count_a0[4] ;
wire \reg_frequency_count_a0[3] ;
wire \reg_frequency_count_a0[2] ;
wire \reg_frequency_count_a0[1] ;
wire \reg_frequency_count_a0[0] ;
wire \reg_volume_b0[3] ;
wire \reg_volume_b0[2] ;
wire \reg_volume_b0[1] ;
wire \reg_volume_b0[0] ;
wire \reg_enable_b0[1] ;
wire \reg_enable_b0[0] ;
wire reg_noise_enable_b0;
wire \reg_noise_sel_b0[1] ;
wire \reg_noise_sel_b0[0] ;
wire \reg_ar_b0[7] ;
wire \reg_ar_b0[6] ;
wire \reg_ar_b0[5] ;
wire \reg_ar_b0[4] ;
wire \reg_ar_b0[3] ;
wire \reg_ar_b0[2] ;
wire \reg_ar_b0[1] ;
wire \reg_ar_b0[0] ;
wire \reg_dr_b0[7] ;
wire \reg_dr_b0[6] ;
wire \reg_dr_b0[5] ;
wire \reg_dr_b0[4] ;
wire \reg_dr_b0[3] ;
wire \reg_dr_b0[2] ;
wire \reg_dr_b0[1] ;
wire \reg_dr_b0[0] ;
wire \reg_sr_b0[7] ;
wire \reg_sr_b0[6] ;
wire \reg_sr_b0[5] ;
wire \reg_sr_b0[4] ;
wire \reg_sr_b0[3] ;
wire \reg_sr_b0[2] ;
wire \reg_sr_b0[1] ;
wire \reg_sr_b0[0] ;
wire \reg_rr_b0[7] ;
wire \reg_rr_b0[6] ;
wire \reg_rr_b0[5] ;
wire \reg_rr_b0[4] ;
wire \reg_rr_b0[3] ;
wire \reg_rr_b0[2] ;
wire \reg_rr_b0[1] ;
wire \reg_rr_b0[0] ;
wire \reg_sl_b0[5] ;
wire \reg_sl_b0[4] ;
wire \reg_sl_b0[3] ;
wire \reg_sl_b0[2] ;
wire \reg_sl_b0[1] ;
wire \reg_sl_b0[0] ;
wire \reg_wave_length_b0[1] ;
wire \reg_wave_length_b0[0] ;
wire \reg_frequency_count_b0[11] ;
wire \reg_frequency_count_b0[10] ;
wire \reg_frequency_count_b0[9] ;
wire \reg_frequency_count_b0[8] ;
wire \reg_frequency_count_b0[7] ;
wire \reg_frequency_count_b0[6] ;
wire \reg_frequency_count_b0[5] ;
wire \reg_frequency_count_b0[4] ;
wire \reg_frequency_count_b0[3] ;
wire \reg_frequency_count_b0[2] ;
wire \reg_frequency_count_b0[1] ;
wire \reg_frequency_count_b0[0] ;
wire \reg_volume_c0[3] ;
wire \reg_volume_c0[2] ;
wire \reg_volume_c0[1] ;
wire \reg_volume_c0[0] ;
wire \reg_enable_c0[1] ;
wire \reg_enable_c0[0] ;
wire reg_noise_enable_c0;
wire \reg_noise_sel_c0[1] ;
wire \reg_noise_sel_c0[0] ;
wire \reg_ar_c0[7] ;
wire \reg_ar_c0[6] ;
wire \reg_ar_c0[5] ;
wire \reg_ar_c0[4] ;
wire \reg_ar_c0[3] ;
wire \reg_ar_c0[2] ;
wire \reg_ar_c0[1] ;
wire \reg_ar_c0[0] ;
wire \reg_dr_c0[7] ;
wire \reg_dr_c0[6] ;
wire \reg_dr_c0[5] ;
wire \reg_dr_c0[4] ;
wire \reg_dr_c0[3] ;
wire \reg_dr_c0[2] ;
wire \reg_dr_c0[1] ;
wire \reg_dr_c0[0] ;
wire \reg_sr_c0[7] ;
wire \reg_sr_c0[6] ;
wire \reg_sr_c0[5] ;
wire \reg_sr_c0[4] ;
wire \reg_sr_c0[3] ;
wire \reg_sr_c0[2] ;
wire \reg_sr_c0[1] ;
wire \reg_sr_c0[0] ;
wire \reg_rr_c0[7] ;
wire \reg_rr_c0[6] ;
wire \reg_rr_c0[5] ;
wire \reg_rr_c0[4] ;
wire \reg_rr_c0[3] ;
wire \reg_rr_c0[2] ;
wire \reg_rr_c0[1] ;
wire \reg_rr_c0[0] ;
wire \reg_sl_c0[5] ;
wire \reg_sl_c0[4] ;
wire \reg_sl_c0[3] ;
wire \reg_sl_c0[2] ;
wire \reg_sl_c0[1] ;
wire \reg_sl_c0[0] ;
wire \reg_wave_length_c0[1] ;
wire \reg_wave_length_c0[0] ;
wire \reg_frequency_count_c0[11] ;
wire \reg_frequency_count_c0[10] ;
wire \reg_frequency_count_c0[9] ;
wire \reg_frequency_count_c0[8] ;
wire \reg_frequency_count_c0[7] ;
wire \reg_frequency_count_c0[6] ;
wire \reg_frequency_count_c0[5] ;
wire \reg_frequency_count_c0[4] ;
wire \reg_frequency_count_c0[3] ;
wire \reg_frequency_count_c0[2] ;
wire \reg_frequency_count_c0[1] ;
wire \reg_frequency_count_c0[0] ;
wire \reg_volume_d0[3] ;
wire \reg_volume_d0[2] ;
wire \reg_volume_d0[1] ;
wire \reg_volume_d0[0] ;
wire \reg_enable_d0[1] ;
wire \reg_enable_d0[0] ;
wire reg_noise_enable_d0;
wire \reg_noise_sel_d0[1] ;
wire \reg_noise_sel_d0[0] ;
wire \reg_dr_d0[7] ;
wire \reg_dr_d0[6] ;
wire \reg_dr_d0[5] ;
wire \reg_dr_d0[4] ;
wire \reg_dr_d0[3] ;
wire \reg_dr_d0[2] ;
wire \reg_dr_d0[1] ;
wire \reg_dr_d0[0] ;
wire \reg_sr_d0[7] ;
wire \reg_sr_d0[6] ;
wire \reg_sr_d0[5] ;
wire \reg_sr_d0[4] ;
wire \reg_sr_d0[3] ;
wire \reg_sr_d0[2] ;
wire \reg_sr_d0[1] ;
wire \reg_sr_d0[0] ;
wire \reg_rr_d0[7] ;
wire \reg_rr_d0[6] ;
wire \reg_rr_d0[5] ;
wire \reg_rr_d0[4] ;
wire \reg_rr_d0[3] ;
wire \reg_rr_d0[2] ;
wire \reg_rr_d0[1] ;
wire \reg_rr_d0[0] ;
wire \reg_sl_d0[5] ;
wire \reg_sl_d0[4] ;
wire \reg_sl_d0[3] ;
wire \reg_sl_d0[2] ;
wire \reg_sl_d0[1] ;
wire \reg_sl_d0[0] ;
wire \reg_wave_length_d0[1] ;
wire \reg_wave_length_d0[0] ;
wire \reg_frequency_count_d0[11] ;
wire \reg_frequency_count_d0[10] ;
wire \reg_frequency_count_d0[9] ;
wire \reg_frequency_count_d0[8] ;
wire \reg_frequency_count_d0[7] ;
wire \reg_frequency_count_d0[6] ;
wire \reg_frequency_count_d0[5] ;
wire \reg_frequency_count_d0[4] ;
wire \reg_frequency_count_d0[3] ;
wire \reg_frequency_count_d0[2] ;
wire \reg_frequency_count_d0[1] ;
wire \reg_frequency_count_d0[0] ;
wire \reg_volume_e0[3] ;
wire \reg_volume_e0[2] ;
wire \reg_volume_e0[1] ;
wire \reg_volume_e0[0] ;
wire \reg_enable_e0[1] ;
wire \reg_enable_e0[0] ;
wire reg_noise_enable_e0;
wire \reg_noise_sel_e0[1] ;
wire \reg_noise_sel_e0[0] ;
wire \reg_ar_e0[7] ;
wire \reg_ar_e0[6] ;
wire \reg_ar_e0[5] ;
wire \reg_ar_e0[4] ;
wire \reg_ar_e0[3] ;
wire \reg_ar_e0[2] ;
wire \reg_ar_e0[1] ;
wire \reg_ar_e0[0] ;
wire \reg_dr_e0[7] ;
wire \reg_dr_e0[6] ;
wire \reg_dr_e0[5] ;
wire \reg_dr_e0[4] ;
wire \reg_dr_e0[3] ;
wire \reg_dr_e0[2] ;
wire \reg_dr_e0[1] ;
wire \reg_dr_e0[0] ;
wire \reg_sr_e0[7] ;
wire \reg_sr_e0[6] ;
wire \reg_sr_e0[5] ;
wire \reg_sr_e0[4] ;
wire \reg_sr_e0[3] ;
wire \reg_sr_e0[2] ;
wire \reg_sr_e0[1] ;
wire \reg_sr_e0[0] ;
wire \reg_rr_e0[7] ;
wire \reg_rr_e0[6] ;
wire \reg_rr_e0[5] ;
wire \reg_rr_e0[4] ;
wire \reg_rr_e0[3] ;
wire \reg_rr_e0[2] ;
wire \reg_rr_e0[1] ;
wire \reg_rr_e0[0] ;
wire \reg_sl_e0[5] ;
wire \reg_sl_e0[4] ;
wire \reg_sl_e0[3] ;
wire \reg_sl_e0[2] ;
wire \reg_sl_e0[1] ;
wire \reg_sl_e0[0] ;
wire \reg_wave_length_e0[1] ;
wire \reg_wave_length_e0[0] ;
wire \reg_frequency_count_e0[11] ;
wire \reg_frequency_count_e0[10] ;
wire \reg_frequency_count_e0[9] ;
wire \reg_frequency_count_e0[8] ;
wire \reg_frequency_count_e0[7] ;
wire \reg_frequency_count_e0[6] ;
wire \reg_frequency_count_e0[5] ;
wire \reg_frequency_count_e0[4] ;
wire \reg_frequency_count_e0[3] ;
wire \reg_frequency_count_e0[2] ;
wire \reg_frequency_count_e0[1] ;
wire \reg_frequency_count_e0[0] ;
wire \ff_reg_volume_a1[3] ;
wire \ff_reg_volume_a1[2] ;
wire \ff_reg_volume_a1[1] ;
wire \ff_reg_volume_a1[0] ;
wire \ff_reg_enable_a1[1] ;
wire \ff_reg_enable_a1[0] ;
wire ff_reg_noise_enable_a1;
wire ff_reg_clone_key_a1;
wire \ff_reg_volume_b1[3] ;
wire \ff_reg_volume_b1[2] ;
wire \ff_reg_volume_b1[1] ;
wire \ff_reg_volume_b1[0] ;
wire \ff_reg_enable_b1[1] ;
wire \ff_reg_enable_b1[0] ;
wire ff_reg_noise_enable_b1;
wire ff_reg_clone_key_b1;
wire \ff_reg_volume_c1[3] ;
wire \ff_reg_volume_c1[2] ;
wire \ff_reg_volume_c1[1] ;
wire \ff_reg_volume_c1[0] ;
wire \ff_reg_enable_c1[1] ;
wire \ff_reg_enable_c1[0] ;
wire ff_reg_noise_enable_c1;
wire ff_reg_clone_key_c1;
wire \ff_reg_volume_d1[3] ;
wire \ff_reg_volume_d1[2] ;
wire \ff_reg_volume_d1[1] ;
wire \ff_reg_volume_d1[0] ;
wire \ff_reg_enable_d1[1] ;
wire \ff_reg_enable_d1[0] ;
wire ff_reg_noise_enable_d1;
wire ff_reg_clone_key_d1;
wire \ff_reg_volume_e1[3] ;
wire \ff_reg_volume_e1[2] ;
wire \ff_reg_volume_e1[1] ;
wire \ff_reg_volume_e1[0] ;
wire \ff_reg_enable_e1[1] ;
wire \ff_reg_enable_e1[0] ;
wire ff_reg_noise_enable_e1;
wire \ff_reg_noise_sel_e1[1] ;
wire \ff_reg_noise_sel_e1[0] ;
wire ff_reg_clone_frequency_e1;
wire ff_reg_clone_adsr_e1;
wire ff_reg_clone_noise_e1;
wire ff_reg_clone_wave_e1;
wire ff_reg_clone_key_e1;
wire \ff_reg_ar_e1[7] ;
wire \ff_reg_ar_e1[6] ;
wire \ff_reg_ar_e1[5] ;
wire \ff_reg_ar_e1[4] ;
wire \ff_reg_ar_e1[3] ;
wire \ff_reg_ar_e1[2] ;
wire \ff_reg_ar_e1[1] ;
wire \ff_reg_ar_e1[0] ;
wire \ff_reg_dr_e1[7] ;
wire \ff_reg_dr_e1[6] ;
wire \ff_reg_dr_e1[5] ;
wire \ff_reg_dr_e1[4] ;
wire \ff_reg_dr_e1[3] ;
wire \ff_reg_dr_e1[2] ;
wire \ff_reg_dr_e1[1] ;
wire \ff_reg_dr_e1[0] ;
wire \ff_reg_sr_e1[7] ;
wire \ff_reg_sr_e1[6] ;
wire \ff_reg_sr_e1[5] ;
wire \ff_reg_sr_e1[4] ;
wire \ff_reg_sr_e1[3] ;
wire \ff_reg_sr_e1[2] ;
wire \ff_reg_sr_e1[1] ;
wire \ff_reg_sr_e1[0] ;
wire \ff_reg_rr_e1[7] ;
wire \ff_reg_rr_e1[6] ;
wire \ff_reg_rr_e1[5] ;
wire \ff_reg_rr_e1[4] ;
wire \ff_reg_rr_e1[3] ;
wire \ff_reg_rr_e1[2] ;
wire \ff_reg_rr_e1[1] ;
wire \ff_reg_rr_e1[0] ;
wire \ff_reg_sl_e1[5] ;
wire \ff_reg_sl_e1[4] ;
wire \ff_reg_sl_e1[3] ;
wire \ff_reg_sl_e1[2] ;
wire \ff_reg_sl_e1[1] ;
wire \ff_reg_sl_e1[0] ;
wire \ff_reg_wave_length_e1[1] ;
wire \ff_reg_wave_length_e1[0] ;
wire \ff_reg_frequency_count_e1[11] ;
wire \ff_reg_frequency_count_e1[10] ;
wire \ff_reg_frequency_count_e1[9] ;
wire \ff_reg_frequency_count_e1[8] ;
wire \ff_reg_frequency_count_e1[7] ;
wire \ff_reg_frequency_count_e1[6] ;
wire \ff_reg_frequency_count_e1[5] ;
wire \ff_reg_frequency_count_e1[4] ;
wire \ff_reg_frequency_count_e1[3] ;
wire \ff_reg_frequency_count_e1[2] ;
wire \ff_reg_frequency_count_e1[1] ;
wire \ff_reg_frequency_count_e1[0] ;
wire \reg_noise_frequency0[4] ;
wire \reg_noise_frequency0[3] ;
wire \reg_noise_frequency0[2] ;
wire \reg_noise_frequency0[1] ;
wire \reg_noise_frequency0[0] ;
wire \reg_noise_frequency1[4] ;
wire \reg_noise_frequency1[3] ;
wire \reg_noise_frequency1[2] ;
wire \reg_noise_frequency1[1] ;
wire \reg_noise_frequency1[0] ;
wire \reg_noise_frequency2[4] ;
wire \reg_noise_frequency2[3] ;
wire \reg_noise_frequency2[2] ;
wire \reg_noise_frequency2[1] ;
wire \reg_noise_frequency2[0] ;
wire \reg_noise_frequency3[4] ;
wire \reg_noise_frequency3[3] ;
wire \reg_noise_frequency3[2] ;
wire \reg_noise_frequency3[1] ;
wire \reg_noise_frequency3[0] ;
wire \reg_timer1_channel[3] ;
wire \reg_timer1_channel[2] ;
wire \reg_timer1_channel[1] ;
wire \reg_timer1_channel[0] ;
wire reg_timer1_clear;
wire \reg_timer2_channel[3] ;
wire \reg_timer2_channel[2] ;
wire \reg_timer2_channel[1] ;
wire \reg_timer2_channel[0] ;
wire reg_timer2_clear;
wire \ff_rddata[6] ;
wire \ff_rddata[3] ;
wire \ff_rddata[2] ;
wire \ff_rddata[1] ;
wire \ff_rddata[0] ;
wire \sram_id[3] ;
wire \sram_id[2] ;
wire \sram_id[1] ;
wire \sram_id[0] ;
wire \sram_a[6] ;
wire \sram_a[5] ;
wire sram_we;
wire ch_a0_key_on;
wire ch_a0_key_release;
wire ch_a0_key_off;
wire ch_b0_key_on;
wire ch_b0_key_release;
wire ch_b0_key_off;
wire ch_c0_key_on;
wire ch_c0_key_release;
wire ch_c0_key_off;
wire ch_d0_key_on;
wire ch_d0_key_release;
wire ch_d0_key_off;
wire ch_e0_key_on;
wire ch_e0_key_release;
wire ch_e0_key_off;
wire ff_ch_a1_key_on;
wire ff_ch_b1_key_on;
wire ff_ch_c1_key_on;
wire ff_ch_d1_key_on;
wire ff_ch_e1_key_on;
wire ff_ch_e1_key_release;
wire ff_ch_e1_key_off;
wire reg_timer1_enable;
wire reg_timer2_enable;
wire \ff_rddata[7] ;
wire \ff_rddata[5] ;
wire \ff_rddata[4] ;
wire ext_memory_nactive;
wire ch_a1_key_release;
wire ch_a1_key_off;
wire ch_b1_key_release;
wire ch_b1_key_off;
wire ch_c1_key_release;
wire ch_c1_key_off;
wire ch_d1_key_release;
wire ch_d1_key_off;
wire \reg_ar_a1[7] ;
wire \reg_ar_a1[6] ;
wire \reg_ar_a1[5] ;
wire \reg_ar_a1[4] ;
wire \reg_ar_a1[3] ;
wire \reg_ar_a1[2] ;
wire \reg_ar_a1[1] ;
wire \reg_ar_a1[0] ;
wire \reg_dr_a1[7] ;
wire \reg_dr_a1[6] ;
wire \reg_dr_a1[5] ;
wire \reg_dr_a1[4] ;
wire \reg_dr_a1[3] ;
wire \reg_dr_a1[2] ;
wire \reg_dr_a1[1] ;
wire \reg_dr_a1[0] ;
wire \reg_sr_a1[7] ;
wire \reg_sr_a1[6] ;
wire \reg_sr_a1[5] ;
wire \reg_sr_a1[4] ;
wire \reg_sr_a1[3] ;
wire \reg_sr_a1[2] ;
wire \reg_sr_a1[1] ;
wire \reg_sr_a1[0] ;
wire \reg_rr_a1[7] ;
wire \reg_rr_a1[6] ;
wire \reg_rr_a1[5] ;
wire \reg_rr_a1[4] ;
wire \reg_rr_a1[3] ;
wire \reg_rr_a1[2] ;
wire \reg_rr_a1[1] ;
wire \reg_rr_a1[0] ;
wire \reg_sl_a1[5] ;
wire \reg_sl_a1[4] ;
wire \reg_sl_a1[3] ;
wire \reg_sl_a1[2] ;
wire \reg_sl_a1[1] ;
wire \reg_sl_a1[0] ;
wire \reg_wave_length_a1[1] ;
wire \reg_wave_length_a1[0] ;
wire \reg_frequency_count_a1[11] ;
wire \reg_frequency_count_a1[10] ;
wire \reg_frequency_count_a1[9] ;
wire \reg_frequency_count_a1[8] ;
wire \reg_frequency_count_a1[7] ;
wire \reg_frequency_count_a1[6] ;
wire \reg_frequency_count_a1[5] ;
wire \reg_frequency_count_a1[4] ;
wire \reg_frequency_count_a1[3] ;
wire \reg_frequency_count_a1[2] ;
wire \reg_frequency_count_a1[1] ;
wire \reg_frequency_count_a1[0] ;
wire \reg_noise_sel_a1[1] ;
wire \reg_noise_sel_a1[0] ;
wire \reg_ar_b1[7] ;
wire \reg_ar_b1[6] ;
wire \reg_ar_b1[5] ;
wire \reg_ar_b1[4] ;
wire \reg_ar_b1[3] ;
wire \reg_ar_b1[2] ;
wire \reg_ar_b1[1] ;
wire \reg_ar_b1[0] ;
wire \reg_dr_b1[7] ;
wire \reg_dr_b1[6] ;
wire \reg_dr_b1[5] ;
wire \reg_dr_b1[4] ;
wire \reg_dr_b1[3] ;
wire \reg_dr_b1[2] ;
wire \reg_dr_b1[1] ;
wire \reg_dr_b1[0] ;
wire \reg_sr_b1[7] ;
wire \reg_sr_b1[6] ;
wire \reg_sr_b1[5] ;
wire \reg_sr_b1[4] ;
wire \reg_sr_b1[3] ;
wire \reg_sr_b1[2] ;
wire \reg_sr_b1[1] ;
wire \reg_sr_b1[0] ;
wire \reg_rr_b1[7] ;
wire \reg_rr_b1[6] ;
wire \reg_rr_b1[5] ;
wire \reg_rr_b1[4] ;
wire \reg_rr_b1[3] ;
wire \reg_rr_b1[2] ;
wire \reg_rr_b1[1] ;
wire \reg_rr_b1[0] ;
wire \reg_sl_b1[5] ;
wire \reg_sl_b1[4] ;
wire \reg_sl_b1[3] ;
wire \reg_sl_b1[2] ;
wire \reg_sl_b1[1] ;
wire \reg_sl_b1[0] ;
wire \reg_wave_length_b1[1] ;
wire \reg_wave_length_b1[0] ;
wire \reg_frequency_count_b1[11] ;
wire \reg_frequency_count_b1[10] ;
wire \reg_frequency_count_b1[9] ;
wire \reg_frequency_count_b1[8] ;
wire \reg_frequency_count_b1[7] ;
wire \reg_frequency_count_b1[6] ;
wire \reg_frequency_count_b1[5] ;
wire \reg_frequency_count_b1[4] ;
wire \reg_frequency_count_b1[3] ;
wire \reg_frequency_count_b1[2] ;
wire \reg_frequency_count_b1[1] ;
wire \reg_frequency_count_b1[0] ;
wire \reg_noise_sel_b1[1] ;
wire \reg_noise_sel_b1[0] ;
wire \reg_ar_c1[7] ;
wire \reg_ar_c1[6] ;
wire \reg_ar_c1[5] ;
wire \reg_ar_c1[4] ;
wire \reg_ar_c1[3] ;
wire \reg_ar_c1[2] ;
wire \reg_ar_c1[1] ;
wire \reg_ar_c1[0] ;
wire \reg_dr_c1[7] ;
wire \reg_dr_c1[6] ;
wire \reg_dr_c1[5] ;
wire \reg_dr_c1[4] ;
wire \reg_dr_c1[3] ;
wire \reg_dr_c1[2] ;
wire \reg_dr_c1[1] ;
wire \reg_dr_c1[0] ;
wire \reg_sr_c1[7] ;
wire \reg_sr_c1[6] ;
wire \reg_sr_c1[5] ;
wire \reg_sr_c1[4] ;
wire \reg_sr_c1[3] ;
wire \reg_sr_c1[2] ;
wire \reg_sr_c1[1] ;
wire \reg_sr_c1[0] ;
wire \reg_rr_c1[7] ;
wire \reg_rr_c1[6] ;
wire \reg_rr_c1[5] ;
wire \reg_rr_c1[4] ;
wire \reg_rr_c1[3] ;
wire \reg_rr_c1[2] ;
wire \reg_rr_c1[1] ;
wire \reg_rr_c1[0] ;
wire \reg_sl_c1[5] ;
wire \reg_sl_c1[4] ;
wire \reg_sl_c1[3] ;
wire \reg_sl_c1[2] ;
wire \reg_sl_c1[1] ;
wire \reg_sl_c1[0] ;
wire \reg_wave_length_c1[1] ;
wire \reg_wave_length_c1[0] ;
wire \reg_frequency_count_c1[11] ;
wire \reg_frequency_count_c1[10] ;
wire \reg_frequency_count_c1[9] ;
wire \reg_frequency_count_c1[8] ;
wire \reg_frequency_count_c1[7] ;
wire \reg_frequency_count_c1[6] ;
wire \reg_frequency_count_c1[5] ;
wire \reg_frequency_count_c1[4] ;
wire \reg_frequency_count_c1[3] ;
wire \reg_frequency_count_c1[2] ;
wire \reg_frequency_count_c1[1] ;
wire \reg_frequency_count_c1[0] ;
wire \reg_noise_sel_c1[1] ;
wire \reg_noise_sel_c1[0] ;
wire \reg_dr_d1[7] ;
wire \reg_dr_d1[6] ;
wire \reg_dr_d1[5] ;
wire \reg_dr_d1[4] ;
wire \reg_dr_d1[3] ;
wire \reg_dr_d1[2] ;
wire \reg_dr_d1[1] ;
wire \reg_dr_d1[0] ;
wire \reg_sr_d1[7] ;
wire \reg_sr_d1[6] ;
wire \reg_sr_d1[5] ;
wire \reg_sr_d1[4] ;
wire \reg_sr_d1[3] ;
wire \reg_sr_d1[2] ;
wire \reg_sr_d1[1] ;
wire \reg_sr_d1[0] ;
wire \reg_rr_d1[7] ;
wire \reg_rr_d1[6] ;
wire \reg_rr_d1[5] ;
wire \reg_rr_d1[4] ;
wire \reg_rr_d1[3] ;
wire \reg_rr_d1[2] ;
wire \reg_rr_d1[1] ;
wire \reg_rr_d1[0] ;
wire \reg_sl_d1[5] ;
wire \reg_sl_d1[4] ;
wire \reg_sl_d1[3] ;
wire \reg_sl_d1[2] ;
wire \reg_sl_d1[1] ;
wire \reg_sl_d1[0] ;
wire \reg_wave_length_d1[1] ;
wire \reg_wave_length_d1[0] ;
wire \reg_frequency_count_d1[11] ;
wire \reg_frequency_count_d1[10] ;
wire \reg_frequency_count_d1[9] ;
wire \reg_frequency_count_d1[8] ;
wire \reg_frequency_count_d1[7] ;
wire \reg_frequency_count_d1[6] ;
wire \reg_frequency_count_d1[5] ;
wire \reg_frequency_count_d1[4] ;
wire \reg_frequency_count_d1[3] ;
wire \reg_frequency_count_d1[2] ;
wire \reg_frequency_count_d1[1] ;
wire \reg_frequency_count_d1[0] ;
wire \reg_noise_sel_d1[1] ;
wire \reg_noise_sel_d1[0] ;
wire \reg_ar_d1[0] ;
wire \reg_ar_d1[1] ;
wire \reg_ar_d1[2] ;
wire \reg_ar_d1[3] ;
wire \reg_ar_d1[4] ;
wire \reg_ar_d1[5] ;
wire \reg_ar_d1[6] ;
wire \reg_ar_d1[7] ;
wire \ext_memory_address[20] ;
wire \ext_memory_address[19] ;
wire \ext_memory_address[18] ;
wire \ext_memory_address[17] ;
wire \ext_memory_address[16] ;
wire \ext_memory_address[15] ;
wire \ext_memory_address[14] ;
wire \ext_memory_address[13] ;
wire VCC;
wire GND;
\u_wts_core/u_wts_channel_mixer  u_wts_channel_mixer (
.\sram_id[3] (\sram_id[3] ),
.clk_3(clk_3),
.n84(n84),
.\sram_id[2] (\sram_id[2] ),
.\sram_id[1] (\sram_id[1] ),
.\sram_id[0] (\sram_id[0] ),
.\sram_a[6] (\sram_a[6] ),
.\sram_a[5] (\sram_a[5] ),
.\sram_a[4] (\sram_a[4] ),
.\sram_a[3] (\sram_a[3] ),
.\sram_a[2] (\sram_a[2] ),
.\sram_a[1] (\sram_a[1] ),
.\sram_a[0] (\sram_a[0] ),
.\sram_d[7] (\sram_d[7] ),
.\sram_d[6] (\sram_d[6] ),
.\sram_d[5] (\sram_d[5] ),
.\sram_d[4] (\sram_d[4] ),
.\sram_d[3] (\sram_d[3] ),
.\sram_d[2] (\sram_d[2] ),
.\sram_d[1] (\sram_d[1] ),
.\sram_d[0] (\sram_d[0] ),
.sram_we(sram_we),
.sram_oe(sram_oe),
.\reg_timer1_channel[3] (\reg_timer1_channel[3] ),
.\ff_reg_enable_e1[1] (\ff_reg_enable_e1[1] ),
.\reg_wave_length_e0[1] (\reg_wave_length_e0[1] ),
.\reg_wave_length_e0[0] (\reg_wave_length_e0[0] ),
.\ff_reg_enable_e1[0] (\ff_reg_enable_e1[0] ),
.\ff_reg_enable_d1[0] (\ff_reg_enable_d1[0] ),
.\ff_reg_enable_a1[1] (\ff_reg_enable_a1[1] ),
.\ff_reg_enable_d1[1] (\ff_reg_enable_d1[1] ),
.\ff_reg_enable_c1[1] (\ff_reg_enable_c1[1] ),
.\ff_reg_enable_b1[1] (\ff_reg_enable_b1[1] ),
.\reg_enable_e0[0] (\reg_enable_e0[0] ),
.\reg_enable_d0[0] (\reg_enable_d0[0] ),
.\reg_enable_e0[1] (\reg_enable_e0[1] ),
.\reg_enable_d0[1] (\reg_enable_d0[1] ),
.\ff_reg_wave_length_e1[1] (\ff_reg_wave_length_e1[1] ),
.ff_reg_clone_wave_e1(ff_reg_clone_wave_e1),
.\ff_reg_wave_length_e1[0] (\ff_reg_wave_length_e1[0] ),
.\ff_reg_enable_a1[0] (\ff_reg_enable_a1[0] ),
.\ff_reg_enable_b1[0] (\ff_reg_enable_b1[0] ),
.\ff_reg_enable_c1[0] (\ff_reg_enable_c1[0] ),
.\reg_enable_a0[0] (\reg_enable_a0[0] ),
.\reg_enable_b0[0] (\reg_enable_b0[0] ),
.\reg_enable_c0[0] (\reg_enable_c0[0] ),
.\reg_enable_a0[1] (\reg_enable_a0[1] ),
.\reg_enable_b0[1] (\reg_enable_b0[1] ),
.\reg_enable_c0[1] (\reg_enable_c0[1] ),
.ch_e0_key_on(ch_e0_key_on),
.\reg_ar_e0[6] (\reg_ar_e0[6] ),
.\reg_ar_b0[5] (\reg_ar_b0[5] ),
.\reg_ar_b0[4] (\reg_ar_b0[4] ),
.ch_e0_key_off(ch_e0_key_off),
.ch_e0_key_release(ch_e0_key_release),
.\reg_rr_e0[7] (\reg_rr_e0[7] ),
.\reg_rr_e0[6] (\reg_rr_e0[6] ),
.\reg_rr_e0[5] (\reg_rr_e0[5] ),
.\reg_rr_e0[4] (\reg_rr_e0[4] ),
.\reg_sr_e0[3] (\reg_sr_e0[3] ),
.\reg_dr_e0[3] (\reg_dr_e0[3] ),
.\reg_rr_e0[2] (\reg_rr_e0[2] ),
.\reg_ar_c0[7] (\reg_ar_c0[7] ),
.\reg_ar_a0[7] (\reg_ar_a0[7] ),
.\reg_ar_e0[7] (\reg_ar_e0[7] ),
.\reg_ar_b0[7] (\reg_ar_b0[7] ),
.\reg_ar_a0[5] (\reg_ar_a0[5] ),
.\reg_ar_e0[5] (\reg_ar_e0[5] ),
.\reg_ar_a0[4] (\reg_ar_a0[4] ),
.\reg_ar_e0[4] (\reg_ar_e0[4] ),
.\reg_rr_e0[0] (\reg_rr_e0[0] ),
.\reg_ar_c0[3] (\reg_ar_c0[3] ),
.\reg_ar_b0[3] (\reg_ar_b0[3] ),
.\reg_ar_a0[3] (\reg_ar_a0[3] ),
.\reg_ar_e0[3] (\reg_ar_e0[3] ),
.\reg_ar_b0[1] (\reg_ar_b0[1] ),
.\reg_sl_e0[2] (\reg_sl_e0[2] ),
.\reg_sl_e0[0] (\reg_sl_e0[0] ),
.\reg_rr_e0[1] (\reg_rr_e0[1] ),
.\reg_ar_c0[2] (\reg_ar_c0[2] ),
.\reg_ar_b0[2] (\reg_ar_b0[2] ),
.\reg_ar_a0[2] (\reg_ar_a0[2] ),
.\reg_ar_e0[2] (\reg_ar_e0[2] ),
.\reg_ar_e0[0] (\reg_ar_e0[0] ),
.\reg_ar_b0[0] (\reg_ar_b0[0] ),
.\reg_ar_c0[0] (\reg_ar_c0[0] ),
.\reg_ar_a0[0] (\reg_ar_a0[0] ),
.\reg_ar_a0[1] (\reg_ar_a0[1] ),
.\reg_ar_e0[1] (\reg_ar_e0[1] ),
.\reg_sl_e0[5] (\reg_sl_e0[5] ),
.\reg_sl_e0[4] (\reg_sl_e0[4] ),
.\reg_sl_e0[3] (\reg_sl_e0[3] ),
.\reg_sl_e0[1] (\reg_sl_e0[1] ),
.\reg_dr_e0[7] (\reg_dr_e0[7] ),
.\reg_sr_e0[7] (\reg_sr_e0[7] ),
.\reg_dr_e0[6] (\reg_dr_e0[6] ),
.\reg_sr_e0[6] (\reg_sr_e0[6] ),
.\reg_sr_e0[5] (\reg_sr_e0[5] ),
.\reg_dr_e0[5] (\reg_dr_e0[5] ),
.\reg_sr_e0[4] (\reg_sr_e0[4] ),
.\reg_dr_e0[4] (\reg_dr_e0[4] ),
.\reg_rr_e0[3] (\reg_rr_e0[3] ),
.\reg_dr_e0[2] (\reg_dr_e0[2] ),
.\reg_sr_e0[2] (\reg_sr_e0[2] ),
.\reg_dr_e0[0] (\reg_dr_e0[0] ),
.\reg_sr_e0[0] (\reg_sr_e0[0] ),
.\reg_dr_e0[1] (\reg_dr_e0[1] ),
.\reg_sr_e0[1] (\reg_sr_e0[1] ),
.\reg_ar_b0[6] (\reg_ar_b0[6] ),
.\reg_ar_a0[6] (\reg_ar_a0[6] ),
.\reg_ar_c0[6] (\reg_ar_c0[6] ),
.\reg_ar_c0[1] (\reg_ar_c0[1] ),
.\reg_ar_c0[4] (\reg_ar_c0[4] ),
.\reg_ar_c0[5] (\reg_ar_c0[5] ),
.\reg_dr_a0[7] (\reg_dr_a0[7] ),
.\reg_dr_b0[7] (\reg_dr_b0[7] ),
.\reg_dr_c0[7] (\reg_dr_c0[7] ),
.\reg_dr_d0[7] (\reg_dr_d0[7] ),
.\reg_dr_a0[6] (\reg_dr_a0[6] ),
.\reg_dr_b0[6] (\reg_dr_b0[6] ),
.\reg_dr_c0[6] (\reg_dr_c0[6] ),
.\reg_dr_d0[6] (\reg_dr_d0[6] ),
.\reg_dr_a0[5] (\reg_dr_a0[5] ),
.\reg_dr_b0[5] (\reg_dr_b0[5] ),
.\reg_dr_c0[5] (\reg_dr_c0[5] ),
.\reg_dr_d0[5] (\reg_dr_d0[5] ),
.\reg_dr_a0[4] (\reg_dr_a0[4] ),
.\reg_dr_b0[4] (\reg_dr_b0[4] ),
.\reg_dr_c0[4] (\reg_dr_c0[4] ),
.\reg_dr_d0[4] (\reg_dr_d0[4] ),
.\reg_dr_a0[3] (\reg_dr_a0[3] ),
.\reg_dr_b0[3] (\reg_dr_b0[3] ),
.\reg_dr_c0[3] (\reg_dr_c0[3] ),
.\reg_dr_d0[3] (\reg_dr_d0[3] ),
.\reg_dr_a0[2] (\reg_dr_a0[2] ),
.\reg_dr_b0[2] (\reg_dr_b0[2] ),
.\reg_dr_c0[2] (\reg_dr_c0[2] ),
.\reg_dr_d0[2] (\reg_dr_d0[2] ),
.\reg_dr_a0[1] (\reg_dr_a0[1] ),
.\reg_dr_b0[1] (\reg_dr_b0[1] ),
.\reg_dr_c0[1] (\reg_dr_c0[1] ),
.\reg_dr_d0[1] (\reg_dr_d0[1] ),
.\reg_dr_a0[0] (\reg_dr_a0[0] ),
.\reg_dr_b0[0] (\reg_dr_b0[0] ),
.\reg_dr_c0[0] (\reg_dr_c0[0] ),
.\reg_dr_d0[0] (\reg_dr_d0[0] ),
.\reg_sr_a0[7] (\reg_sr_a0[7] ),
.\reg_sr_b0[7] (\reg_sr_b0[7] ),
.\reg_sr_c0[7] (\reg_sr_c0[7] ),
.\reg_sr_d0[7] (\reg_sr_d0[7] ),
.\reg_sr_a0[6] (\reg_sr_a0[6] ),
.\reg_sr_b0[6] (\reg_sr_b0[6] ),
.\reg_sr_c0[6] (\reg_sr_c0[6] ),
.\reg_sr_d0[6] (\reg_sr_d0[6] ),
.\reg_sr_a0[5] (\reg_sr_a0[5] ),
.\reg_sr_b0[5] (\reg_sr_b0[5] ),
.\reg_sr_c0[5] (\reg_sr_c0[5] ),
.\reg_sr_d0[5] (\reg_sr_d0[5] ),
.\reg_sr_a0[4] (\reg_sr_a0[4] ),
.\reg_sr_b0[4] (\reg_sr_b0[4] ),
.\reg_sr_c0[4] (\reg_sr_c0[4] ),
.\reg_sr_d0[4] (\reg_sr_d0[4] ),
.\reg_sr_a0[3] (\reg_sr_a0[3] ),
.\reg_sr_b0[3] (\reg_sr_b0[3] ),
.\reg_sr_c0[3] (\reg_sr_c0[3] ),
.\reg_sr_d0[3] (\reg_sr_d0[3] ),
.\reg_sr_a0[2] (\reg_sr_a0[2] ),
.\reg_sr_b0[2] (\reg_sr_b0[2] ),
.\reg_sr_c0[2] (\reg_sr_c0[2] ),
.\reg_sr_d0[2] (\reg_sr_d0[2] ),
.\reg_sr_a0[1] (\reg_sr_a0[1] ),
.\reg_sr_b0[1] (\reg_sr_b0[1] ),
.\reg_sr_c0[1] (\reg_sr_c0[1] ),
.\reg_sr_d0[1] (\reg_sr_d0[1] ),
.\reg_sr_a0[0] (\reg_sr_a0[0] ),
.\reg_sr_b0[0] (\reg_sr_b0[0] ),
.\reg_sr_c0[0] (\reg_sr_c0[0] ),
.\reg_sr_d0[0] (\reg_sr_d0[0] ),
.\reg_rr_a0[7] (\reg_rr_a0[7] ),
.\reg_rr_b0[7] (\reg_rr_b0[7] ),
.\reg_rr_c0[7] (\reg_rr_c0[7] ),
.\reg_rr_d0[7] (\reg_rr_d0[7] ),
.\reg_rr_a0[6] (\reg_rr_a0[6] ),
.\reg_rr_b0[6] (\reg_rr_b0[6] ),
.\reg_rr_c0[6] (\reg_rr_c0[6] ),
.\reg_rr_d0[6] (\reg_rr_d0[6] ),
.\reg_rr_a0[5] (\reg_rr_a0[5] ),
.\reg_rr_b0[5] (\reg_rr_b0[5] ),
.\reg_rr_c0[5] (\reg_rr_c0[5] ),
.\reg_rr_d0[5] (\reg_rr_d0[5] ),
.\reg_rr_a0[4] (\reg_rr_a0[4] ),
.\reg_rr_b0[4] (\reg_rr_b0[4] ),
.\reg_rr_c0[4] (\reg_rr_c0[4] ),
.\reg_rr_d0[4] (\reg_rr_d0[4] ),
.\reg_rr_a0[3] (\reg_rr_a0[3] ),
.\reg_rr_b0[3] (\reg_rr_b0[3] ),
.\reg_rr_c0[3] (\reg_rr_c0[3] ),
.\reg_rr_d0[3] (\reg_rr_d0[3] ),
.\reg_rr_a0[2] (\reg_rr_a0[2] ),
.\reg_rr_b0[2] (\reg_rr_b0[2] ),
.\reg_rr_c0[2] (\reg_rr_c0[2] ),
.\reg_rr_d0[2] (\reg_rr_d0[2] ),
.\reg_rr_a0[1] (\reg_rr_a0[1] ),
.\reg_rr_b0[1] (\reg_rr_b0[1] ),
.\reg_rr_c0[1] (\reg_rr_c0[1] ),
.\reg_rr_d0[1] (\reg_rr_d0[1] ),
.\reg_rr_a0[0] (\reg_rr_a0[0] ),
.\reg_rr_b0[0] (\reg_rr_b0[0] ),
.\reg_rr_c0[0] (\reg_rr_c0[0] ),
.\reg_rr_d0[0] (\reg_rr_d0[0] ),
.\reg_sl_a0[5] (\reg_sl_a0[5] ),
.\reg_sl_b0[5] (\reg_sl_b0[5] ),
.\reg_sl_c0[5] (\reg_sl_c0[5] ),
.\reg_sl_d0[5] (\reg_sl_d0[5] ),
.\reg_sl_a0[4] (\reg_sl_a0[4] ),
.\reg_sl_b0[4] (\reg_sl_b0[4] ),
.\reg_sl_c0[4] (\reg_sl_c0[4] ),
.\reg_sl_d0[4] (\reg_sl_d0[4] ),
.\reg_sl_a0[3] (\reg_sl_a0[3] ),
.\reg_sl_b0[3] (\reg_sl_b0[3] ),
.\reg_sl_c0[3] (\reg_sl_c0[3] ),
.\reg_sl_d0[3] (\reg_sl_d0[3] ),
.\reg_sl_a0[2] (\reg_sl_a0[2] ),
.\reg_sl_b0[2] (\reg_sl_b0[2] ),
.\reg_sl_c0[2] (\reg_sl_c0[2] ),
.\reg_sl_d0[2] (\reg_sl_d0[2] ),
.\reg_sl_a0[1] (\reg_sl_a0[1] ),
.\reg_sl_b0[1] (\reg_sl_b0[1] ),
.\reg_sl_c0[1] (\reg_sl_c0[1] ),
.\reg_sl_d0[1] (\reg_sl_d0[1] ),
.\reg_sl_a0[0] (\reg_sl_a0[0] ),
.\reg_sl_b0[0] (\reg_sl_b0[0] ),
.\reg_sl_c0[0] (\reg_sl_c0[0] ),
.\reg_sl_d0[0] (\reg_sl_d0[0] ),
.ch_a0_key_release(ch_a0_key_release),
.ch_b0_key_release(ch_b0_key_release),
.ch_c0_key_release(ch_c0_key_release),
.ch_d0_key_release(ch_d0_key_release),
.ch_a0_key_off(ch_a0_key_off),
.ch_b0_key_off(ch_b0_key_off),
.ch_c0_key_off(ch_c0_key_off),
.ch_d0_key_off(ch_d0_key_off),
.ch_a0_key_on(ch_a0_key_on),
.ch_b0_key_on(ch_b0_key_on),
.ch_c0_key_on(ch_c0_key_on),
.ch_d0_key_on(ch_d0_key_on),
.\ff_reg_ar_e1[4] (\ff_reg_ar_e1[4] ),
.ff_reg_clone_adsr_e1(ff_reg_clone_adsr_e1),
.ff_ch_e1_key_off(ff_ch_e1_key_off),
.ff_reg_clone_key_e1(ff_reg_clone_key_e1),
.ff_ch_e1_key_release(ff_ch_e1_key_release),
.\ff_reg_sl_e1[2] (\ff_reg_sl_e1[2] ),
.\ff_reg_ar_e1[7] (\ff_reg_ar_e1[7] ),
.\ff_reg_sr_e1[7] (\ff_reg_sr_e1[7] ),
.\ff_reg_dr_e1[7] (\ff_reg_dr_e1[7] ),
.\ff_reg_rr_e1[7] (\ff_reg_rr_e1[7] ),
.\ff_reg_ar_e1[6] (\ff_reg_ar_e1[6] ),
.\ff_reg_sr_e1[6] (\ff_reg_sr_e1[6] ),
.\ff_reg_rr_e1[6] (\ff_reg_rr_e1[6] ),
.\ff_reg_dr_e1[6] (\ff_reg_dr_e1[6] ),
.\ff_reg_ar_e1[5] (\ff_reg_ar_e1[5] ),
.\ff_reg_sr_e1[5] (\ff_reg_sr_e1[5] ),
.\ff_reg_rr_e1[5] (\ff_reg_rr_e1[5] ),
.\ff_reg_dr_e1[5] (\ff_reg_dr_e1[5] ),
.\ff_reg_sr_e1[4] (\ff_reg_sr_e1[4] ),
.\ff_reg_rr_e1[4] (\ff_reg_rr_e1[4] ),
.\ff_reg_dr_e1[4] (\ff_reg_dr_e1[4] ),
.\ff_reg_ar_e1[3] (\ff_reg_ar_e1[3] ),
.\ff_reg_sr_e1[3] (\ff_reg_sr_e1[3] ),
.\ff_reg_rr_e1[3] (\ff_reg_rr_e1[3] ),
.\ff_reg_dr_e1[3] (\ff_reg_dr_e1[3] ),
.\ff_reg_ar_e1[2] (\ff_reg_ar_e1[2] ),
.\ff_reg_sr_e1[2] (\ff_reg_sr_e1[2] ),
.\ff_reg_rr_e1[2] (\ff_reg_rr_e1[2] ),
.\ff_reg_dr_e1[2] (\ff_reg_dr_e1[2] ),
.\ff_reg_ar_e1[0] (\ff_reg_ar_e1[0] ),
.\ff_reg_sr_e1[0] (\ff_reg_sr_e1[0] ),
.\ff_reg_rr_e1[0] (\ff_reg_rr_e1[0] ),
.\ff_reg_dr_e1[0] (\ff_reg_dr_e1[0] ),
.\ff_reg_ar_e1[1] (\ff_reg_ar_e1[1] ),
.\ff_reg_sl_e1[3] (\ff_reg_sl_e1[3] ),
.\ff_reg_sl_e1[0] (\ff_reg_sl_e1[0] ),
.\ff_reg_sl_e1[1] (\ff_reg_sl_e1[1] ),
.\ff_reg_sl_e1[4] (\ff_reg_sl_e1[4] ),
.\ff_reg_sl_e1[5] (\ff_reg_sl_e1[5] ),
.\ff_reg_sr_e1[1] (\ff_reg_sr_e1[1] ),
.\ff_reg_rr_e1[1] (\ff_reg_rr_e1[1] ),
.\ff_reg_dr_e1[1] (\ff_reg_dr_e1[1] ),
.\reg_ar_a1[7] (\reg_ar_a1[7] ),
.\reg_ar_b1[7] (\reg_ar_b1[7] ),
.\reg_ar_c1[7] (\reg_ar_c1[7] ),
.\reg_ar_d1[7] (\reg_ar_d1[7] ),
.\reg_ar_a1[6] (\reg_ar_a1[6] ),
.\reg_ar_b1[6] (\reg_ar_b1[6] ),
.\reg_ar_c1[6] (\reg_ar_c1[6] ),
.\reg_ar_d1[6] (\reg_ar_d1[6] ),
.\reg_ar_a1[5] (\reg_ar_a1[5] ),
.\reg_ar_b1[5] (\reg_ar_b1[5] ),
.\reg_ar_c1[5] (\reg_ar_c1[5] ),
.\reg_ar_d1[5] (\reg_ar_d1[5] ),
.\reg_ar_a1[4] (\reg_ar_a1[4] ),
.\reg_ar_b1[4] (\reg_ar_b1[4] ),
.\reg_ar_c1[4] (\reg_ar_c1[4] ),
.\reg_ar_d1[4] (\reg_ar_d1[4] ),
.\reg_ar_a1[3] (\reg_ar_a1[3] ),
.\reg_ar_b1[3] (\reg_ar_b1[3] ),
.\reg_ar_c1[3] (\reg_ar_c1[3] ),
.\reg_ar_d1[3] (\reg_ar_d1[3] ),
.\reg_ar_a1[2] (\reg_ar_a1[2] ),
.\reg_ar_b1[2] (\reg_ar_b1[2] ),
.\reg_ar_c1[2] (\reg_ar_c1[2] ),
.\reg_ar_d1[2] (\reg_ar_d1[2] ),
.\reg_ar_a1[1] (\reg_ar_a1[1] ),
.\reg_ar_b1[1] (\reg_ar_b1[1] ),
.\reg_ar_c1[1] (\reg_ar_c1[1] ),
.\reg_ar_d1[1] (\reg_ar_d1[1] ),
.\reg_ar_a1[0] (\reg_ar_a1[0] ),
.\reg_ar_b1[0] (\reg_ar_b1[0] ),
.\reg_ar_c1[0] (\reg_ar_c1[0] ),
.\reg_ar_d1[0] (\reg_ar_d1[0] ),
.\reg_dr_a1[7] (\reg_dr_a1[7] ),
.\reg_dr_b1[7] (\reg_dr_b1[7] ),
.\reg_dr_c1[7] (\reg_dr_c1[7] ),
.\reg_dr_d1[7] (\reg_dr_d1[7] ),
.\reg_dr_a1[6] (\reg_dr_a1[6] ),
.\reg_dr_b1[6] (\reg_dr_b1[6] ),
.\reg_dr_c1[6] (\reg_dr_c1[6] ),
.\reg_dr_d1[6] (\reg_dr_d1[6] ),
.\reg_dr_a1[5] (\reg_dr_a1[5] ),
.\reg_dr_b1[5] (\reg_dr_b1[5] ),
.\reg_dr_c1[5] (\reg_dr_c1[5] ),
.\reg_dr_d1[5] (\reg_dr_d1[5] ),
.\reg_dr_a1[4] (\reg_dr_a1[4] ),
.\reg_dr_b1[4] (\reg_dr_b1[4] ),
.\reg_dr_c1[4] (\reg_dr_c1[4] ),
.\reg_dr_d1[4] (\reg_dr_d1[4] ),
.\reg_dr_a1[3] (\reg_dr_a1[3] ),
.\reg_dr_b1[3] (\reg_dr_b1[3] ),
.\reg_dr_c1[3] (\reg_dr_c1[3] ),
.\reg_dr_d1[3] (\reg_dr_d1[3] ),
.\reg_dr_a1[2] (\reg_dr_a1[2] ),
.\reg_dr_b1[2] (\reg_dr_b1[2] ),
.\reg_dr_c1[2] (\reg_dr_c1[2] ),
.\reg_dr_d1[2] (\reg_dr_d1[2] ),
.\reg_dr_a1[1] (\reg_dr_a1[1] ),
.\reg_dr_b1[1] (\reg_dr_b1[1] ),
.\reg_dr_c1[1] (\reg_dr_c1[1] ),
.\reg_dr_d1[1] (\reg_dr_d1[1] ),
.\reg_dr_a1[0] (\reg_dr_a1[0] ),
.\reg_dr_b1[0] (\reg_dr_b1[0] ),
.\reg_dr_c1[0] (\reg_dr_c1[0] ),
.\reg_dr_d1[0] (\reg_dr_d1[0] ),
.\reg_sr_a1[7] (\reg_sr_a1[7] ),
.\reg_sr_b1[7] (\reg_sr_b1[7] ),
.\reg_sr_c1[7] (\reg_sr_c1[7] ),
.\reg_sr_d1[7] (\reg_sr_d1[7] ),
.\reg_sr_a1[6] (\reg_sr_a1[6] ),
.\reg_sr_b1[6] (\reg_sr_b1[6] ),
.\reg_sr_c1[6] (\reg_sr_c1[6] ),
.\reg_sr_d1[6] (\reg_sr_d1[6] ),
.\reg_sr_a1[5] (\reg_sr_a1[5] ),
.\reg_sr_b1[5] (\reg_sr_b1[5] ),
.\reg_sr_c1[5] (\reg_sr_c1[5] ),
.\reg_sr_d1[5] (\reg_sr_d1[5] ),
.\reg_sr_a1[4] (\reg_sr_a1[4] ),
.\reg_sr_b1[4] (\reg_sr_b1[4] ),
.\reg_sr_c1[4] (\reg_sr_c1[4] ),
.\reg_sr_d1[4] (\reg_sr_d1[4] ),
.\reg_sr_a1[3] (\reg_sr_a1[3] ),
.\reg_sr_b1[3] (\reg_sr_b1[3] ),
.\reg_sr_c1[3] (\reg_sr_c1[3] ),
.\reg_sr_d1[3] (\reg_sr_d1[3] ),
.\reg_sr_a1[2] (\reg_sr_a1[2] ),
.\reg_sr_b1[2] (\reg_sr_b1[2] ),
.\reg_sr_c1[2] (\reg_sr_c1[2] ),
.\reg_sr_d1[2] (\reg_sr_d1[2] ),
.\reg_sr_a1[1] (\reg_sr_a1[1] ),
.\reg_sr_b1[1] (\reg_sr_b1[1] ),
.\reg_sr_c1[1] (\reg_sr_c1[1] ),
.\reg_sr_d1[1] (\reg_sr_d1[1] ),
.\reg_sr_a1[0] (\reg_sr_a1[0] ),
.\reg_sr_b1[0] (\reg_sr_b1[0] ),
.\reg_sr_c1[0] (\reg_sr_c1[0] ),
.\reg_sr_d1[0] (\reg_sr_d1[0] ),
.\reg_rr_a1[7] (\reg_rr_a1[7] ),
.\reg_rr_b1[7] (\reg_rr_b1[7] ),
.\reg_rr_c1[7] (\reg_rr_c1[7] ),
.\reg_rr_d1[7] (\reg_rr_d1[7] ),
.\reg_rr_a1[6] (\reg_rr_a1[6] ),
.\reg_rr_b1[6] (\reg_rr_b1[6] ),
.\reg_rr_c1[6] (\reg_rr_c1[6] ),
.\reg_rr_d1[6] (\reg_rr_d1[6] ),
.\reg_rr_a1[5] (\reg_rr_a1[5] ),
.\reg_rr_b1[5] (\reg_rr_b1[5] ),
.\reg_rr_c1[5] (\reg_rr_c1[5] ),
.\reg_rr_d1[5] (\reg_rr_d1[5] ),
.\reg_rr_a1[4] (\reg_rr_a1[4] ),
.\reg_rr_b1[4] (\reg_rr_b1[4] ),
.\reg_rr_c1[4] (\reg_rr_c1[4] ),
.\reg_rr_d1[4] (\reg_rr_d1[4] ),
.\reg_rr_a1[3] (\reg_rr_a1[3] ),
.\reg_rr_b1[3] (\reg_rr_b1[3] ),
.\reg_rr_c1[3] (\reg_rr_c1[3] ),
.\reg_rr_d1[3] (\reg_rr_d1[3] ),
.\reg_rr_a1[2] (\reg_rr_a1[2] ),
.\reg_rr_b1[2] (\reg_rr_b1[2] ),
.\reg_rr_c1[2] (\reg_rr_c1[2] ),
.\reg_rr_d1[2] (\reg_rr_d1[2] ),
.\reg_rr_a1[1] (\reg_rr_a1[1] ),
.\reg_rr_b1[1] (\reg_rr_b1[1] ),
.\reg_rr_c1[1] (\reg_rr_c1[1] ),
.\reg_rr_d1[1] (\reg_rr_d1[1] ),
.\reg_rr_a1[0] (\reg_rr_a1[0] ),
.\reg_rr_b1[0] (\reg_rr_b1[0] ),
.\reg_rr_c1[0] (\reg_rr_c1[0] ),
.\reg_rr_d1[0] (\reg_rr_d1[0] ),
.\reg_sl_a1[5] (\reg_sl_a1[5] ),
.\reg_sl_b1[5] (\reg_sl_b1[5] ),
.\reg_sl_c1[5] (\reg_sl_c1[5] ),
.\reg_sl_d1[5] (\reg_sl_d1[5] ),
.\reg_sl_a1[4] (\reg_sl_a1[4] ),
.\reg_sl_b1[4] (\reg_sl_b1[4] ),
.\reg_sl_c1[4] (\reg_sl_c1[4] ),
.\reg_sl_d1[4] (\reg_sl_d1[4] ),
.\reg_sl_a1[3] (\reg_sl_a1[3] ),
.\reg_sl_b1[3] (\reg_sl_b1[3] ),
.\reg_sl_c1[3] (\reg_sl_c1[3] ),
.\reg_sl_d1[3] (\reg_sl_d1[3] ),
.\reg_sl_a1[2] (\reg_sl_a1[2] ),
.\reg_sl_b1[2] (\reg_sl_b1[2] ),
.\reg_sl_c1[2] (\reg_sl_c1[2] ),
.\reg_sl_d1[2] (\reg_sl_d1[2] ),
.\reg_sl_a1[1] (\reg_sl_a1[1] ),
.\reg_sl_b1[1] (\reg_sl_b1[1] ),
.\reg_sl_c1[1] (\reg_sl_c1[1] ),
.\reg_sl_d1[1] (\reg_sl_d1[1] ),
.\reg_sl_a1[0] (\reg_sl_a1[0] ),
.\reg_sl_b1[0] (\reg_sl_b1[0] ),
.\reg_sl_c1[0] (\reg_sl_c1[0] ),
.\reg_sl_d1[0] (\reg_sl_d1[0] ),
.ch_a1_key_release(ch_a1_key_release),
.ch_b1_key_release(ch_b1_key_release),
.ch_c1_key_release(ch_c1_key_release),
.ch_d1_key_release(ch_d1_key_release),
.ch_a1_key_off(ch_a1_key_off),
.ch_b1_key_off(ch_b1_key_off),
.ch_c1_key_off(ch_c1_key_off),
.ch_d1_key_off(ch_d1_key_off),
.ff_ch_a1_key_on(ff_ch_a1_key_on),
.ff_reg_clone_key_a1(ff_reg_clone_key_a1),
.ff_ch_b1_key_on(ff_ch_b1_key_on),
.ff_reg_clone_key_b1(ff_reg_clone_key_b1),
.ff_ch_c1_key_on(ff_ch_c1_key_on),
.ff_reg_clone_key_c1(ff_reg_clone_key_c1),
.ff_ch_d1_key_on(ff_ch_d1_key_on),
.ff_reg_clone_key_d1(ff_reg_clone_key_d1),
.\reg_wave_length_a0[1] (\reg_wave_length_a0[1] ),
.\reg_wave_length_b0[1] (\reg_wave_length_b0[1] ),
.\reg_wave_length_c0[1] (\reg_wave_length_c0[1] ),
.\reg_wave_length_d0[1] (\reg_wave_length_d0[1] ),
.\reg_wave_length_a0[0] (\reg_wave_length_a0[0] ),
.\reg_wave_length_b0[0] (\reg_wave_length_b0[0] ),
.\reg_wave_length_c0[0] (\reg_wave_length_c0[0] ),
.\reg_wave_length_d0[0] (\reg_wave_length_d0[0] ),
.\reg_frequency_count_a0[11] (\reg_frequency_count_a0[11] ),
.\reg_frequency_count_b0[11] (\reg_frequency_count_b0[11] ),
.\reg_frequency_count_c0[11] (\reg_frequency_count_c0[11] ),
.\reg_frequency_count_d0[11] (\reg_frequency_count_d0[11] ),
.\reg_frequency_count_a0[10] (\reg_frequency_count_a0[10] ),
.\reg_frequency_count_b0[10] (\reg_frequency_count_b0[10] ),
.\reg_frequency_count_c0[10] (\reg_frequency_count_c0[10] ),
.\reg_frequency_count_d0[10] (\reg_frequency_count_d0[10] ),
.\reg_frequency_count_a0[9] (\reg_frequency_count_a0[9] ),
.\reg_frequency_count_b0[9] (\reg_frequency_count_b0[9] ),
.\reg_frequency_count_c0[9] (\reg_frequency_count_c0[9] ),
.\reg_frequency_count_d0[9] (\reg_frequency_count_d0[9] ),
.\reg_frequency_count_a0[8] (\reg_frequency_count_a0[8] ),
.\reg_frequency_count_b0[8] (\reg_frequency_count_b0[8] ),
.\reg_frequency_count_c0[8] (\reg_frequency_count_c0[8] ),
.\reg_frequency_count_d0[8] (\reg_frequency_count_d0[8] ),
.\reg_frequency_count_a0[7] (\reg_frequency_count_a0[7] ),
.\reg_frequency_count_b0[7] (\reg_frequency_count_b0[7] ),
.\reg_frequency_count_c0[7] (\reg_frequency_count_c0[7] ),
.\reg_frequency_count_d0[7] (\reg_frequency_count_d0[7] ),
.\reg_frequency_count_a0[6] (\reg_frequency_count_a0[6] ),
.\reg_frequency_count_b0[6] (\reg_frequency_count_b0[6] ),
.\reg_frequency_count_c0[6] (\reg_frequency_count_c0[6] ),
.\reg_frequency_count_d0[6] (\reg_frequency_count_d0[6] ),
.\reg_frequency_count_a0[5] (\reg_frequency_count_a0[5] ),
.\reg_frequency_count_b0[5] (\reg_frequency_count_b0[5] ),
.\reg_frequency_count_c0[5] (\reg_frequency_count_c0[5] ),
.\reg_frequency_count_d0[5] (\reg_frequency_count_d0[5] ),
.\reg_frequency_count_a0[4] (\reg_frequency_count_a0[4] ),
.\reg_frequency_count_b0[4] (\reg_frequency_count_b0[4] ),
.\reg_frequency_count_c0[4] (\reg_frequency_count_c0[4] ),
.\reg_frequency_count_d0[4] (\reg_frequency_count_d0[4] ),
.\reg_frequency_count_a0[3] (\reg_frequency_count_a0[3] ),
.\reg_frequency_count_b0[3] (\reg_frequency_count_b0[3] ),
.\reg_frequency_count_c0[3] (\reg_frequency_count_c0[3] ),
.\reg_frequency_count_d0[3] (\reg_frequency_count_d0[3] ),
.\reg_frequency_count_a0[2] (\reg_frequency_count_a0[2] ),
.\reg_frequency_count_b0[2] (\reg_frequency_count_b0[2] ),
.\reg_frequency_count_c0[2] (\reg_frequency_count_c0[2] ),
.\reg_frequency_count_d0[2] (\reg_frequency_count_d0[2] ),
.\reg_frequency_count_a0[1] (\reg_frequency_count_a0[1] ),
.\reg_frequency_count_b0[1] (\reg_frequency_count_b0[1] ),
.\reg_frequency_count_c0[1] (\reg_frequency_count_c0[1] ),
.\reg_frequency_count_d0[1] (\reg_frequency_count_d0[1] ),
.\reg_frequency_count_a0[0] (\reg_frequency_count_a0[0] ),
.\reg_frequency_count_b0[0] (\reg_frequency_count_b0[0] ),
.\reg_frequency_count_c0[0] (\reg_frequency_count_c0[0] ),
.\reg_frequency_count_d0[0] (\reg_frequency_count_d0[0] ),
.\reg_frequency_count_e0[10] (\reg_frequency_count_e0[10] ),
.\reg_frequency_count_e0[9] (\reg_frequency_count_e0[9] ),
.\reg_frequency_count_e0[7] (\reg_frequency_count_e0[7] ),
.\reg_frequency_count_e0[6] (\reg_frequency_count_e0[6] ),
.\reg_frequency_count_e0[5] (\reg_frequency_count_e0[5] ),
.\reg_frequency_count_e0[4] (\reg_frequency_count_e0[4] ),
.\reg_frequency_count_e0[3] (\reg_frequency_count_e0[3] ),
.\reg_frequency_count_e0[2] (\reg_frequency_count_e0[2] ),
.\reg_frequency_count_e0[1] (\reg_frequency_count_e0[1] ),
.\reg_frequency_count_e0[0] (\reg_frequency_count_e0[0] ),
.\reg_frequency_count_e0[11] (\reg_frequency_count_e0[11] ),
.\reg_frequency_count_e0[8] (\reg_frequency_count_e0[8] ),
.\reg_wave_length_a1[1] (\reg_wave_length_a1[1] ),
.\reg_wave_length_b1[1] (\reg_wave_length_b1[1] ),
.\reg_wave_length_c1[1] (\reg_wave_length_c1[1] ),
.\reg_wave_length_d1[1] (\reg_wave_length_d1[1] ),
.\reg_wave_length_a1[0] (\reg_wave_length_a1[0] ),
.\reg_wave_length_b1[0] (\reg_wave_length_b1[0] ),
.\reg_wave_length_c1[0] (\reg_wave_length_c1[0] ),
.\reg_wave_length_d1[0] (\reg_wave_length_d1[0] ),
.\reg_frequency_count_a1[11] (\reg_frequency_count_a1[11] ),
.\reg_frequency_count_b1[11] (\reg_frequency_count_b1[11] ),
.\reg_frequency_count_c1[11] (\reg_frequency_count_c1[11] ),
.\reg_frequency_count_d1[11] (\reg_frequency_count_d1[11] ),
.\reg_frequency_count_a1[10] (\reg_frequency_count_a1[10] ),
.\reg_frequency_count_b1[10] (\reg_frequency_count_b1[10] ),
.\reg_frequency_count_c1[10] (\reg_frequency_count_c1[10] ),
.\reg_frequency_count_d1[10] (\reg_frequency_count_d1[10] ),
.\reg_frequency_count_a1[9] (\reg_frequency_count_a1[9] ),
.\reg_frequency_count_b1[9] (\reg_frequency_count_b1[9] ),
.\reg_frequency_count_c1[9] (\reg_frequency_count_c1[9] ),
.\reg_frequency_count_d1[9] (\reg_frequency_count_d1[9] ),
.\reg_frequency_count_a1[8] (\reg_frequency_count_a1[8] ),
.\reg_frequency_count_b1[8] (\reg_frequency_count_b1[8] ),
.\reg_frequency_count_c1[8] (\reg_frequency_count_c1[8] ),
.\reg_frequency_count_d1[8] (\reg_frequency_count_d1[8] ),
.\reg_frequency_count_a1[7] (\reg_frequency_count_a1[7] ),
.\reg_frequency_count_b1[7] (\reg_frequency_count_b1[7] ),
.\reg_frequency_count_c1[7] (\reg_frequency_count_c1[7] ),
.\reg_frequency_count_d1[7] (\reg_frequency_count_d1[7] ),
.\reg_frequency_count_a1[6] (\reg_frequency_count_a1[6] ),
.\reg_frequency_count_b1[6] (\reg_frequency_count_b1[6] ),
.\reg_frequency_count_c1[6] (\reg_frequency_count_c1[6] ),
.\reg_frequency_count_d1[6] (\reg_frequency_count_d1[6] ),
.\reg_frequency_count_a1[5] (\reg_frequency_count_a1[5] ),
.\reg_frequency_count_b1[5] (\reg_frequency_count_b1[5] ),
.\reg_frequency_count_c1[5] (\reg_frequency_count_c1[5] ),
.\reg_frequency_count_d1[5] (\reg_frequency_count_d1[5] ),
.\reg_frequency_count_a1[4] (\reg_frequency_count_a1[4] ),
.\reg_frequency_count_b1[4] (\reg_frequency_count_b1[4] ),
.\reg_frequency_count_c1[4] (\reg_frequency_count_c1[4] ),
.\reg_frequency_count_d1[4] (\reg_frequency_count_d1[4] ),
.\reg_frequency_count_a1[3] (\reg_frequency_count_a1[3] ),
.\reg_frequency_count_b1[3] (\reg_frequency_count_b1[3] ),
.\reg_frequency_count_c1[3] (\reg_frequency_count_c1[3] ),
.\reg_frequency_count_d1[3] (\reg_frequency_count_d1[3] ),
.\reg_frequency_count_a1[2] (\reg_frequency_count_a1[2] ),
.\reg_frequency_count_b1[2] (\reg_frequency_count_b1[2] ),
.\reg_frequency_count_c1[2] (\reg_frequency_count_c1[2] ),
.\reg_frequency_count_d1[2] (\reg_frequency_count_d1[2] ),
.\reg_frequency_count_a1[1] (\reg_frequency_count_a1[1] ),
.\reg_frequency_count_b1[1] (\reg_frequency_count_b1[1] ),
.\reg_frequency_count_c1[1] (\reg_frequency_count_c1[1] ),
.\reg_frequency_count_d1[1] (\reg_frequency_count_d1[1] ),
.\reg_frequency_count_a1[0] (\reg_frequency_count_a1[0] ),
.\reg_frequency_count_b1[0] (\reg_frequency_count_b1[0] ),
.\reg_frequency_count_c1[0] (\reg_frequency_count_c1[0] ),
.\reg_frequency_count_d1[0] (\reg_frequency_count_d1[0] ),
.\ff_reg_frequency_count_e1[11] (\ff_reg_frequency_count_e1[11] ),
.ff_reg_clone_frequency_e1(ff_reg_clone_frequency_e1),
.ff_ch_e1_key_on(ff_ch_e1_key_on),
.\ff_reg_frequency_count_e1[10] (\ff_reg_frequency_count_e1[10] ),
.\ff_reg_frequency_count_e1[9] (\ff_reg_frequency_count_e1[9] ),
.\ff_reg_frequency_count_e1[8] (\ff_reg_frequency_count_e1[8] ),
.\ff_reg_frequency_count_e1[7] (\ff_reg_frequency_count_e1[7] ),
.\ff_reg_frequency_count_e1[6] (\ff_reg_frequency_count_e1[6] ),
.\ff_reg_frequency_count_e1[5] (\ff_reg_frequency_count_e1[5] ),
.\ff_reg_frequency_count_e1[4] (\ff_reg_frequency_count_e1[4] ),
.\ff_reg_frequency_count_e1[3] (\ff_reg_frequency_count_e1[3] ),
.\ff_reg_frequency_count_e1[2] (\ff_reg_frequency_count_e1[2] ),
.\ff_reg_frequency_count_e1[1] (\ff_reg_frequency_count_e1[1] ),
.\ff_reg_frequency_count_e1[0] (\ff_reg_frequency_count_e1[0] ),
.n55(n55),
.reg_noise_enable_e0(reg_noise_enable_e0),
.ff_reg_noise_enable_e1(ff_reg_noise_enable_e1),
.\reg_noise_sel_e0[0] (\reg_noise_sel_e0[0] ),
.\ff_reg_noise_sel_e1[0] (\ff_reg_noise_sel_e1[0] ),
.ff_reg_clone_noise_e1(ff_reg_clone_noise_e1),
.\reg_noise_frequency0[1] (\reg_noise_frequency0[1] ),
.\reg_noise_frequency0[2] (\reg_noise_frequency0[2] ),
.\reg_noise_frequency0[3] (\reg_noise_frequency0[3] ),
.\reg_noise_frequency0[4] (\reg_noise_frequency0[4] ),
.\reg_noise_frequency0[0] (\reg_noise_frequency0[0] ),
.\reg_noise_frequency1[1] (\reg_noise_frequency1[1] ),
.\reg_noise_frequency1[2] (\reg_noise_frequency1[2] ),
.\reg_noise_frequency1[3] (\reg_noise_frequency1[3] ),
.\reg_noise_frequency1[4] (\reg_noise_frequency1[4] ),
.\reg_noise_frequency1[0] (\reg_noise_frequency1[0] ),
.\reg_noise_frequency2[1] (\reg_noise_frequency2[1] ),
.\reg_noise_frequency2[2] (\reg_noise_frequency2[2] ),
.\reg_noise_frequency2[3] (\reg_noise_frequency2[3] ),
.\reg_noise_frequency2[4] (\reg_noise_frequency2[4] ),
.\reg_noise_frequency2[0] (\reg_noise_frequency2[0] ),
.\reg_noise_frequency3[1] (\reg_noise_frequency3[1] ),
.\reg_noise_frequency3[2] (\reg_noise_frequency3[2] ),
.\reg_noise_frequency3[3] (\reg_noise_frequency3[3] ),
.\reg_noise_frequency3[4] (\reg_noise_frequency3[4] ),
.\reg_noise_frequency3[0] (\reg_noise_frequency3[0] ),
.reg_noise_enable_a0(reg_noise_enable_a0),
.reg_noise_enable_b0(reg_noise_enable_b0),
.reg_noise_enable_c0(reg_noise_enable_c0),
.reg_noise_enable_d0(reg_noise_enable_d0),
.ff_reg_noise_enable_a1(ff_reg_noise_enable_a1),
.ff_reg_noise_enable_b1(ff_reg_noise_enable_b1),
.ff_reg_noise_enable_c1(ff_reg_noise_enable_c1),
.ff_reg_noise_enable_d1(ff_reg_noise_enable_d1),
.\reg_noise_sel_a0[1] (\reg_noise_sel_a0[1] ),
.\reg_noise_sel_b0[1] (\reg_noise_sel_b0[1] ),
.\reg_noise_sel_c0[1] (\reg_noise_sel_c0[1] ),
.\reg_noise_sel_d0[1] (\reg_noise_sel_d0[1] ),
.\reg_noise_sel_e0[1] (\reg_noise_sel_e0[1] ),
.\reg_noise_sel_a0[0] (\reg_noise_sel_a0[0] ),
.\reg_noise_sel_b0[0] (\reg_noise_sel_b0[0] ),
.\reg_noise_sel_c0[0] (\reg_noise_sel_c0[0] ),
.\reg_noise_sel_d0[0] (\reg_noise_sel_d0[0] ),
.\reg_noise_sel_a1[1] (\reg_noise_sel_a1[1] ),
.\reg_noise_sel_b1[1] (\reg_noise_sel_b1[1] ),
.\reg_noise_sel_c1[1] (\reg_noise_sel_c1[1] ),
.\reg_noise_sel_d1[1] (\reg_noise_sel_d1[1] ),
.\reg_noise_sel_a1[0] (\reg_noise_sel_a1[0] ),
.\reg_noise_sel_b1[0] (\reg_noise_sel_b1[0] ),
.\reg_noise_sel_c1[0] (\reg_noise_sel_c1[0] ),
.\reg_noise_sel_d1[0] (\reg_noise_sel_d1[0] ),
.\ff_reg_noise_sel_e1[1] (\ff_reg_noise_sel_e1[1] ),
.\reg_volume_b0[2] (\reg_volume_b0[2] ),
.\reg_volume_e0[1] (\reg_volume_e0[1] ),
.\reg_volume_c0[3] (\reg_volume_c0[3] ),
.\reg_volume_b0[3] (\reg_volume_b0[3] ),
.\reg_volume_e0[2] (\reg_volume_e0[2] ),
.\reg_volume_c0[2] (\reg_volume_c0[2] ),
.\reg_volume_a0[2] (\reg_volume_a0[2] ),
.\reg_volume_d0[2] (\reg_volume_d0[2] ),
.\reg_volume_c0[1] (\reg_volume_c0[1] ),
.\reg_volume_d0[1] (\reg_volume_d0[1] ),
.\reg_volume_a0[1] (\reg_volume_a0[1] ),
.\reg_volume_b0[1] (\reg_volume_b0[1] ),
.\reg_volume_c0[0] (\reg_volume_c0[0] ),
.\reg_volume_b0[0] (\reg_volume_b0[0] ),
.\reg_volume_e0[3] (\reg_volume_e0[3] ),
.\reg_volume_a0[3] (\reg_volume_a0[3] ),
.\reg_volume_e0[0] (\reg_volume_e0[0] ),
.\reg_volume_a0[0] (\reg_volume_a0[0] ),
.\reg_volume_d0[3] (\reg_volume_d0[3] ),
.\reg_volume_d0[0] (\reg_volume_d0[0] ),
.\ff_reg_volume_a1[2] (\ff_reg_volume_a1[2] ),
.\ff_reg_volume_e1[3] (\ff_reg_volume_e1[3] ),
.\ff_reg_volume_d1[2] (\ff_reg_volume_d1[2] ),
.\ff_reg_volume_b1[2] (\ff_reg_volume_b1[2] ),
.\ff_reg_volume_e1[2] (\ff_reg_volume_e1[2] ),
.\ff_reg_volume_c1[2] (\ff_reg_volume_c1[2] ),
.\ff_reg_volume_c1[1] (\ff_reg_volume_c1[1] ),
.\ff_reg_volume_b1[1] (\ff_reg_volume_b1[1] ),
.\ff_reg_volume_e1[0] (\ff_reg_volume_e1[0] ),
.\ff_reg_volume_d1[3] (\ff_reg_volume_d1[3] ),
.\ff_reg_volume_a1[3] (\ff_reg_volume_a1[3] ),
.\ff_reg_volume_e1[1] (\ff_reg_volume_e1[1] ),
.\ff_reg_volume_a1[1] (\ff_reg_volume_a1[1] ),
.\ff_reg_volume_d1[0] (\ff_reg_volume_d1[0] ),
.\ff_reg_volume_a1[0] (\ff_reg_volume_a1[0] ),
.\ff_reg_volume_c1[3] (\ff_reg_volume_c1[3] ),
.\ff_reg_volume_b1[3] (\ff_reg_volume_b1[3] ),
.\ff_reg_volume_d1[1] (\ff_reg_volume_d1[1] ),
.\ff_reg_volume_c1[0] (\ff_reg_volume_c1[0] ),
.\ff_reg_volume_b1[0] (\ff_reg_volume_b1[0] ),
.\ff_sram_id[3] (\ff_sram_id[3] ),
.ff_sram_q_en(ff_sram_q_en),
.\ff_active[2] (\ff_active[2] ),
.\ff_active[1] (\ff_active[1] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_left_out[10] (\ff_left_out[10] ),
.\ff_left_out[9] (\ff_left_out[9] ),
.\ff_left_out[8] (\ff_left_out[8] ),
.\ff_left_out[7] (\ff_left_out[7] ),
.\ff_left_out[6] (\ff_left_out[6] ),
.\ff_left_out[5] (\ff_left_out[5] ),
.\ff_left_out[4] (\ff_left_out[4] ),
.\ff_left_out[3] (\ff_left_out[3] ),
.\ff_left_out[2] (\ff_left_out[2] ),
.\ff_left_out[1] (\ff_left_out[1] ),
.\ff_left_out[0] (\ff_left_out[0] ),
.\ff_right_out[11] (\ff_right_out[11] ),
.\ff_right_out[10] (\ff_right_out[10] ),
.\ff_right_out[9] (\ff_right_out[9] ),
.\ff_right_out[8] (\ff_right_out[8] ),
.\ff_right_out[7] (\ff_right_out[7] ),
.\ff_right_out[6] (\ff_right_out[6] ),
.\ff_right_out[5] (\ff_right_out[5] ),
.\ff_right_out[4] (\ff_right_out[4] ),
.\ff_right_out[3] (\ff_right_out[3] ),
.\ff_right_out[2] (\ff_right_out[2] ),
.\ff_right_out[1] (\ff_right_out[1] ),
.\ff_right_out[0] (\ff_right_out[0] ),
.\ff_left_out[11] (\ff_left_out[11] ),
.\timer1_address[1]_3 (\timer1_address[1]_3 ),
.\timer1_address[0]_3 (\timer1_address[0]_3 ),
.\w_sram_a0[4] (\w_sram_a0[4] ),
.\w_sram_a1[4] (\w_sram_a1[4] ),
.\w_sram_a1[3] (\w_sram_a1[3] ),
.\w_sram_a1[2] (\w_sram_a1[2] ),
.\w_sram_a1[1] (\w_sram_a1[1] ),
.\w_sram_a1[0] (\w_sram_a1[0] ),
.\timer1_address[1] (\timer1_address[1] ),
.\timer1_address[1]_11 (\timer1_address[1]_11 ),
.\timer1_address[0] (\timer1_address[0] ),
.\timer1_address[0]_11 (\timer1_address[0]_11 ),
.o(o),
.o_603(o_603),
.o_609(o_609),
.o_611(o_611),
.\w_state_out[1] (\w_state_out[1] ),
.\w_state_out[2] (\w_state_out[2] ),
.n3(n3),
.n3_17(n3_17),
.n3_19(n3_19),
.n3_21(n3_21),
.n3_23(n3_23),
.n3_25(n3_25),
.n3_27(n3_27),
.o_15(o_15),
.o_17(o_17),
.o_19(o_19),
.o_21(o_21),
.o_23(o_23),
.o_25(o_25),
.o_27(o_27),
.o_29(o_29),
.\w_state_out[1]_5 (\w_state_out[1]_5 ),
.\w_state_out[2]_5 (\w_state_out[2]_5 ),
.\w_state_out[0] (\w_state_out[0] ),
.n1(n1),
.n2(n2),
.n3_15(n3_15),
.n3_17_0(n3_17_0),
.n3_19_1(n3_19_1),
.n3_21_2(n3_21_2),
.n3_23_3(n3_23_3),
.n3_25_4(n3_25_4),
.n3_27_5(n3_27_5),
.o_17_6(o_17_6),
.o_19_7(o_19_7),
.o_21_8(o_21_8),
.o_23_9(o_23_9),
.o_25_10(o_25_10),
.o_27_11(o_27_11),
.o_31(o_31),
.\wave_address_out[5] (\wave_address_out[5] ),
.\wave_address_out[6] (\wave_address_out[6] ),
.\wave_address_out[4] (\wave_address_out[4] ),
.\frequency_count_out[6] (\frequency_count_out[6] ),
.\wave_address_out[5]_7 (\wave_address_out[5]_7 ),
.\wave_address_out[6]_7 (\wave_address_out[6]_7 ),
.\frequency_count_out[11] (\frequency_count_out[11] ),
.\wave_address_out[0] (\wave_address_out[0] ),
.ram_array(ram_array),
.ram_array_4_DO1(ram_array_4_DO1),
.ram_array_4_DO2(ram_array_4_DO2),
.ram_array_4_DO3(ram_array_4_DO3),
.ram_array_4_DO4(ram_array_4_DO4),
.ram_array_4_DO5(ram_array_4_DO5),
.ram_array_4_DO6(ram_array_4_DO6),
.ram_array_4_DO7(ram_array_4_DO7),
.ram_array_5(ram_array_5),
.ram_array_4_DO1_0(ram_array_4_DO1_0),
.ram_array_4_DO2_0(ram_array_4_DO2_0),
.ram_array_4_DO3_0(ram_array_4_DO3_0),
.ram_array_4_DO4_0(ram_array_4_DO4_0),
.ram_array_4_DO5_0(ram_array_4_DO5_0),
.ram_array_4_DO6_0(ram_array_4_DO6_0),
.ram_array_4_DO7_0(ram_array_4_DO7_0),
.\ff_noise[17] (\ff_noise[17] ),
.\ff_noise[17]_3 (\ff_noise[17]_3 ),
.\ff_noise[17]_3_12 (\ff_noise[17]_3_12 ),
.\ff_noise[17]_3_13 (\ff_noise[17]_3_13 ) 
);
\u_wts_core/u_wts_timer  u_wts_timer (
.\timer1_address[1]_3 (\timer1_address[1]_3 ),
.clk_3(clk_3),
.n84(n84),
.\timer1_address[0]_3 (\timer1_address[0]_3 ),
.reg_timer2_clear(reg_timer2_clear),
.reg_timer1_clear(reg_timer1_clear),
.\reg_timer1_channel[3] (\reg_timer1_channel[3] ),
.\wave_address_out[4] (\wave_address_out[4] ),
.\wave_address_out[5] (\wave_address_out[5] ),
.\timer1_address[1] (\timer1_address[1] ),
.\w_sram_a0[4] (\w_sram_a0[4] ),
.\timer1_address[0] (\timer1_address[0] ),
.\wave_address_out[5]_7 (\wave_address_out[5]_7 ),
.\timer1_address[1]_11 (\timer1_address[1]_11 ),
.\w_sram_a1[4] (\w_sram_a1[4] ),
.\timer1_address[0]_11 (\timer1_address[0]_11 ),
.\ff_active[1] (\ff_active[1] ),
.\reg_timer1_channel[1] (\reg_timer1_channel[1] ),
.\ff_active[2] (\ff_active[2] ),
.\reg_timer1_channel[2] (\reg_timer1_channel[2] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_timer2_channel[0] (\reg_timer2_channel[0] ),
.reg_timer2_enable(reg_timer2_enable),
.\reg_timer2_channel[1] (\reg_timer2_channel[1] ),
.\reg_timer2_channel[2] (\reg_timer2_channel[2] ),
.\reg_timer2_channel[3] (\reg_timer2_channel[3] ),
.reg_timer1_enable(reg_timer1_enable),
.\reg_timer1_channel[0] (\reg_timer1_channel[0] ),
.\frequency_count_out[6] (\frequency_count_out[6] ),
.\wave_address_out[0] (\wave_address_out[0] ),
.\w_sram_a1[3] (\w_sram_a1[3] ),
.\w_sram_a1[2] (\w_sram_a1[2] ),
.\w_sram_a1[1] (\w_sram_a1[1] ),
.\w_sram_a1[0] (\w_sram_a1[0] ),
.\ff_timer1_address[1] (\ff_timer1_address[1] ),
.\ff_timer1_address[0] (\ff_timer1_address[0] ),
.ff_nint2(ff_nint2),
.ff_nint1(ff_nint1),
.nint(nint),
.n55(n55) 
);
\u_wts_core/u_wts_register  u_wts_register (
.slot_d_14(slot_d_14),
.clk_3(clk_3),
.n84(n84),
.slot_d_12(slot_d_12),
.slot_d_10(slot_d_10),
.slot_d_16(slot_d_16),
.slot_d_8(slot_d_8),
.slot_d_6(slot_d_6),
.slot_d_4(slot_d_4),
.slot_d_2(slot_d_2),
.slot_a_11(slot_a_11),
.slot_a_9(slot_a_9),
.slot_a_7(slot_a_7),
.slot_a_5(slot_a_5),
.slot_a_3(slot_a_3),
.w_rdreq(w_rdreq),
.slot_a_29(slot_a_29),
.slot_a_31(slot_a_31),
.slot_a_15(slot_a_15),
.slot_a_13(slot_a_13),
.ff_nint1(ff_nint1),
.\ff_timer1_address[1] (\ff_timer1_address[1] ),
.\ff_timer1_address[0] (\ff_timer1_address[0] ),
.ff_sram_q_en(ff_sram_q_en),
.slot_a_23(slot_a_23),
.slot_a_21(slot_a_21),
.slot_a_25(slot_a_25),
.slot_a_17(slot_a_17),
.ff_nrd2(ff_nrd2),
.slot_nsltsl_3(slot_nsltsl_3),
.ff_nwr1(ff_nwr1),
.slot_nmerq_3(slot_nmerq_3),
.ff_nwr2(ff_nwr2),
.slot_a_27(slot_a_27),
.slot_a_19(slot_a_19),
.ram_array_4_DO7_0(ram_array_4_DO7_0),
.ram_array_4_DO7(ram_array_4_DO7),
.\ff_sram_id[3] (\ff_sram_id[3] ),
.ram_array_4_DO5(ram_array_4_DO5),
.ram_array_4_DO5_0(ram_array_4_DO5_0),
.ram_array_4_DO4(ram_array_4_DO4),
.ram_array_4_DO4_0(ram_array_4_DO4_0),
.ram_array_4_DO6(ram_array_4_DO6),
.ram_array_4_DO6_0(ram_array_4_DO6_0),
.ram_array_4_DO3(ram_array_4_DO3),
.ram_array_4_DO3_0(ram_array_4_DO3_0),
.ram_array_4_DO2(ram_array_4_DO2),
.ram_array_4_DO2_0(ram_array_4_DO2_0),
.ram_array_4_DO1(ram_array_4_DO1),
.ram_array_4_DO1_0(ram_array_4_DO1_0),
.ram_array(ram_array),
.ram_array_5(ram_array_5),
.ff_nint2(ff_nint2),
.\sram_a[4] (\sram_a[4] ),
.\sram_a[3] (\sram_a[3] ),
.\sram_a[2] (\sram_a[2] ),
.\sram_a[1] (\sram_a[1] ),
.\sram_a[0] (\sram_a[0] ),
.\sram_d[7] (\sram_d[7] ),
.\sram_d[6] (\sram_d[6] ),
.\sram_d[5] (\sram_d[5] ),
.\sram_d[4] (\sram_d[4] ),
.\sram_d[3] (\sram_d[3] ),
.\sram_d[2] (\sram_d[2] ),
.\sram_d[1] (\sram_d[1] ),
.\sram_d[0] (\sram_d[0] ),
.sram_oe(sram_oe),
.\reg_volume_a0[3] (\reg_volume_a0[3] ),
.\reg_volume_a0[2] (\reg_volume_a0[2] ),
.\reg_volume_a0[1] (\reg_volume_a0[1] ),
.\reg_volume_a0[0] (\reg_volume_a0[0] ),
.\reg_enable_a0[1] (\reg_enable_a0[1] ),
.\reg_enable_a0[0] (\reg_enable_a0[0] ),
.reg_noise_enable_a0(reg_noise_enable_a0),
.\reg_noise_sel_a0[1] (\reg_noise_sel_a0[1] ),
.\reg_noise_sel_a0[0] (\reg_noise_sel_a0[0] ),
.\reg_ar_a0[7] (\reg_ar_a0[7] ),
.\reg_ar_a0[6] (\reg_ar_a0[6] ),
.\reg_ar_a0[5] (\reg_ar_a0[5] ),
.\reg_ar_a0[4] (\reg_ar_a0[4] ),
.\reg_ar_a0[3] (\reg_ar_a0[3] ),
.\reg_ar_a0[2] (\reg_ar_a0[2] ),
.\reg_ar_a0[1] (\reg_ar_a0[1] ),
.\reg_ar_a0[0] (\reg_ar_a0[0] ),
.\reg_dr_a0[7] (\reg_dr_a0[7] ),
.\reg_dr_a0[6] (\reg_dr_a0[6] ),
.\reg_dr_a0[5] (\reg_dr_a0[5] ),
.\reg_dr_a0[4] (\reg_dr_a0[4] ),
.\reg_dr_a0[3] (\reg_dr_a0[3] ),
.\reg_dr_a0[2] (\reg_dr_a0[2] ),
.\reg_dr_a0[1] (\reg_dr_a0[1] ),
.\reg_dr_a0[0] (\reg_dr_a0[0] ),
.\reg_sr_a0[7] (\reg_sr_a0[7] ),
.\reg_sr_a0[6] (\reg_sr_a0[6] ),
.\reg_sr_a0[5] (\reg_sr_a0[5] ),
.\reg_sr_a0[4] (\reg_sr_a0[4] ),
.\reg_sr_a0[3] (\reg_sr_a0[3] ),
.\reg_sr_a0[2] (\reg_sr_a0[2] ),
.\reg_sr_a0[1] (\reg_sr_a0[1] ),
.\reg_sr_a0[0] (\reg_sr_a0[0] ),
.\reg_rr_a0[7] (\reg_rr_a0[7] ),
.\reg_rr_a0[6] (\reg_rr_a0[6] ),
.\reg_rr_a0[5] (\reg_rr_a0[5] ),
.\reg_rr_a0[4] (\reg_rr_a0[4] ),
.\reg_rr_a0[3] (\reg_rr_a0[3] ),
.\reg_rr_a0[2] (\reg_rr_a0[2] ),
.\reg_rr_a0[1] (\reg_rr_a0[1] ),
.\reg_rr_a0[0] (\reg_rr_a0[0] ),
.\reg_sl_a0[5] (\reg_sl_a0[5] ),
.\reg_sl_a0[4] (\reg_sl_a0[4] ),
.\reg_sl_a0[3] (\reg_sl_a0[3] ),
.\reg_sl_a0[2] (\reg_sl_a0[2] ),
.\reg_sl_a0[1] (\reg_sl_a0[1] ),
.\reg_sl_a0[0] (\reg_sl_a0[0] ),
.\reg_wave_length_a0[1] (\reg_wave_length_a0[1] ),
.\reg_wave_length_a0[0] (\reg_wave_length_a0[0] ),
.\reg_frequency_count_a0[11] (\reg_frequency_count_a0[11] ),
.\reg_frequency_count_a0[10] (\reg_frequency_count_a0[10] ),
.\reg_frequency_count_a0[9] (\reg_frequency_count_a0[9] ),
.\reg_frequency_count_a0[8] (\reg_frequency_count_a0[8] ),
.\reg_frequency_count_a0[7] (\reg_frequency_count_a0[7] ),
.\reg_frequency_count_a0[6] (\reg_frequency_count_a0[6] ),
.\reg_frequency_count_a0[5] (\reg_frequency_count_a0[5] ),
.\reg_frequency_count_a0[4] (\reg_frequency_count_a0[4] ),
.\reg_frequency_count_a0[3] (\reg_frequency_count_a0[3] ),
.\reg_frequency_count_a0[2] (\reg_frequency_count_a0[2] ),
.\reg_frequency_count_a0[1] (\reg_frequency_count_a0[1] ),
.\reg_frequency_count_a0[0] (\reg_frequency_count_a0[0] ),
.\reg_volume_b0[3] (\reg_volume_b0[3] ),
.\reg_volume_b0[2] (\reg_volume_b0[2] ),
.\reg_volume_b0[1] (\reg_volume_b0[1] ),
.\reg_volume_b0[0] (\reg_volume_b0[0] ),
.\reg_enable_b0[1] (\reg_enable_b0[1] ),
.\reg_enable_b0[0] (\reg_enable_b0[0] ),
.reg_noise_enable_b0(reg_noise_enable_b0),
.\reg_noise_sel_b0[1] (\reg_noise_sel_b0[1] ),
.\reg_noise_sel_b0[0] (\reg_noise_sel_b0[0] ),
.\reg_ar_b0[7] (\reg_ar_b0[7] ),
.\reg_ar_b0[6] (\reg_ar_b0[6] ),
.\reg_ar_b0[5] (\reg_ar_b0[5] ),
.\reg_ar_b0[4] (\reg_ar_b0[4] ),
.\reg_ar_b0[3] (\reg_ar_b0[3] ),
.\reg_ar_b0[2] (\reg_ar_b0[2] ),
.\reg_ar_b0[1] (\reg_ar_b0[1] ),
.\reg_ar_b0[0] (\reg_ar_b0[0] ),
.\reg_dr_b0[7] (\reg_dr_b0[7] ),
.\reg_dr_b0[6] (\reg_dr_b0[6] ),
.\reg_dr_b0[5] (\reg_dr_b0[5] ),
.\reg_dr_b0[4] (\reg_dr_b0[4] ),
.\reg_dr_b0[3] (\reg_dr_b0[3] ),
.\reg_dr_b0[2] (\reg_dr_b0[2] ),
.\reg_dr_b0[1] (\reg_dr_b0[1] ),
.\reg_dr_b0[0] (\reg_dr_b0[0] ),
.\reg_sr_b0[7] (\reg_sr_b0[7] ),
.\reg_sr_b0[6] (\reg_sr_b0[6] ),
.\reg_sr_b0[5] (\reg_sr_b0[5] ),
.\reg_sr_b0[4] (\reg_sr_b0[4] ),
.\reg_sr_b0[3] (\reg_sr_b0[3] ),
.\reg_sr_b0[2] (\reg_sr_b0[2] ),
.\reg_sr_b0[1] (\reg_sr_b0[1] ),
.\reg_sr_b0[0] (\reg_sr_b0[0] ),
.\reg_rr_b0[7] (\reg_rr_b0[7] ),
.\reg_rr_b0[6] (\reg_rr_b0[6] ),
.\reg_rr_b0[5] (\reg_rr_b0[5] ),
.\reg_rr_b0[4] (\reg_rr_b0[4] ),
.\reg_rr_b0[3] (\reg_rr_b0[3] ),
.\reg_rr_b0[2] (\reg_rr_b0[2] ),
.\reg_rr_b0[1] (\reg_rr_b0[1] ),
.\reg_rr_b0[0] (\reg_rr_b0[0] ),
.\reg_sl_b0[5] (\reg_sl_b0[5] ),
.\reg_sl_b0[4] (\reg_sl_b0[4] ),
.\reg_sl_b0[3] (\reg_sl_b0[3] ),
.\reg_sl_b0[2] (\reg_sl_b0[2] ),
.\reg_sl_b0[1] (\reg_sl_b0[1] ),
.\reg_sl_b0[0] (\reg_sl_b0[0] ),
.\reg_wave_length_b0[1] (\reg_wave_length_b0[1] ),
.\reg_wave_length_b0[0] (\reg_wave_length_b0[0] ),
.\reg_frequency_count_b0[11] (\reg_frequency_count_b0[11] ),
.\reg_frequency_count_b0[10] (\reg_frequency_count_b0[10] ),
.\reg_frequency_count_b0[9] (\reg_frequency_count_b0[9] ),
.\reg_frequency_count_b0[8] (\reg_frequency_count_b0[8] ),
.\reg_frequency_count_b0[7] (\reg_frequency_count_b0[7] ),
.\reg_frequency_count_b0[6] (\reg_frequency_count_b0[6] ),
.\reg_frequency_count_b0[5] (\reg_frequency_count_b0[5] ),
.\reg_frequency_count_b0[4] (\reg_frequency_count_b0[4] ),
.\reg_frequency_count_b0[3] (\reg_frequency_count_b0[3] ),
.\reg_frequency_count_b0[2] (\reg_frequency_count_b0[2] ),
.\reg_frequency_count_b0[1] (\reg_frequency_count_b0[1] ),
.\reg_frequency_count_b0[0] (\reg_frequency_count_b0[0] ),
.\reg_volume_c0[3] (\reg_volume_c0[3] ),
.\reg_volume_c0[2] (\reg_volume_c0[2] ),
.\reg_volume_c0[1] (\reg_volume_c0[1] ),
.\reg_volume_c0[0] (\reg_volume_c0[0] ),
.\reg_enable_c0[1] (\reg_enable_c0[1] ),
.\reg_enable_c0[0] (\reg_enable_c0[0] ),
.reg_noise_enable_c0(reg_noise_enable_c0),
.\reg_noise_sel_c0[1] (\reg_noise_sel_c0[1] ),
.\reg_noise_sel_c0[0] (\reg_noise_sel_c0[0] ),
.\reg_ar_c0[7] (\reg_ar_c0[7] ),
.\reg_ar_c0[6] (\reg_ar_c0[6] ),
.\reg_ar_c0[5] (\reg_ar_c0[5] ),
.\reg_ar_c0[4] (\reg_ar_c0[4] ),
.\reg_ar_c0[3] (\reg_ar_c0[3] ),
.\reg_ar_c0[2] (\reg_ar_c0[2] ),
.\reg_ar_c0[1] (\reg_ar_c0[1] ),
.\reg_ar_c0[0] (\reg_ar_c0[0] ),
.\reg_dr_c0[7] (\reg_dr_c0[7] ),
.\reg_dr_c0[6] (\reg_dr_c0[6] ),
.\reg_dr_c0[5] (\reg_dr_c0[5] ),
.\reg_dr_c0[4] (\reg_dr_c0[4] ),
.\reg_dr_c0[3] (\reg_dr_c0[3] ),
.\reg_dr_c0[2] (\reg_dr_c0[2] ),
.\reg_dr_c0[1] (\reg_dr_c0[1] ),
.\reg_dr_c0[0] (\reg_dr_c0[0] ),
.\reg_sr_c0[7] (\reg_sr_c0[7] ),
.\reg_sr_c0[6] (\reg_sr_c0[6] ),
.\reg_sr_c0[5] (\reg_sr_c0[5] ),
.\reg_sr_c0[4] (\reg_sr_c0[4] ),
.\reg_sr_c0[3] (\reg_sr_c0[3] ),
.\reg_sr_c0[2] (\reg_sr_c0[2] ),
.\reg_sr_c0[1] (\reg_sr_c0[1] ),
.\reg_sr_c0[0] (\reg_sr_c0[0] ),
.\reg_rr_c0[7] (\reg_rr_c0[7] ),
.\reg_rr_c0[6] (\reg_rr_c0[6] ),
.\reg_rr_c0[5] (\reg_rr_c0[5] ),
.\reg_rr_c0[4] (\reg_rr_c0[4] ),
.\reg_rr_c0[3] (\reg_rr_c0[3] ),
.\reg_rr_c0[2] (\reg_rr_c0[2] ),
.\reg_rr_c0[1] (\reg_rr_c0[1] ),
.\reg_rr_c0[0] (\reg_rr_c0[0] ),
.\reg_sl_c0[5] (\reg_sl_c0[5] ),
.\reg_sl_c0[4] (\reg_sl_c0[4] ),
.\reg_sl_c0[3] (\reg_sl_c0[3] ),
.\reg_sl_c0[2] (\reg_sl_c0[2] ),
.\reg_sl_c0[1] (\reg_sl_c0[1] ),
.\reg_sl_c0[0] (\reg_sl_c0[0] ),
.\reg_wave_length_c0[1] (\reg_wave_length_c0[1] ),
.\reg_wave_length_c0[0] (\reg_wave_length_c0[0] ),
.\reg_frequency_count_c0[11] (\reg_frequency_count_c0[11] ),
.\reg_frequency_count_c0[10] (\reg_frequency_count_c0[10] ),
.\reg_frequency_count_c0[9] (\reg_frequency_count_c0[9] ),
.\reg_frequency_count_c0[8] (\reg_frequency_count_c0[8] ),
.\reg_frequency_count_c0[7] (\reg_frequency_count_c0[7] ),
.\reg_frequency_count_c0[6] (\reg_frequency_count_c0[6] ),
.\reg_frequency_count_c0[5] (\reg_frequency_count_c0[5] ),
.\reg_frequency_count_c0[4] (\reg_frequency_count_c0[4] ),
.\reg_frequency_count_c0[3] (\reg_frequency_count_c0[3] ),
.\reg_frequency_count_c0[2] (\reg_frequency_count_c0[2] ),
.\reg_frequency_count_c0[1] (\reg_frequency_count_c0[1] ),
.\reg_frequency_count_c0[0] (\reg_frequency_count_c0[0] ),
.\reg_volume_d0[3] (\reg_volume_d0[3] ),
.\reg_volume_d0[2] (\reg_volume_d0[2] ),
.\reg_volume_d0[1] (\reg_volume_d0[1] ),
.\reg_volume_d0[0] (\reg_volume_d0[0] ),
.\reg_enable_d0[1] (\reg_enable_d0[1] ),
.\reg_enable_d0[0] (\reg_enable_d0[0] ),
.reg_noise_enable_d0(reg_noise_enable_d0),
.\reg_noise_sel_d0[1] (\reg_noise_sel_d0[1] ),
.\reg_noise_sel_d0[0] (\reg_noise_sel_d0[0] ),
.\reg_dr_d0[7] (\reg_dr_d0[7] ),
.\reg_dr_d0[6] (\reg_dr_d0[6] ),
.\reg_dr_d0[5] (\reg_dr_d0[5] ),
.\reg_dr_d0[4] (\reg_dr_d0[4] ),
.\reg_dr_d0[3] (\reg_dr_d0[3] ),
.\reg_dr_d0[2] (\reg_dr_d0[2] ),
.\reg_dr_d0[1] (\reg_dr_d0[1] ),
.\reg_dr_d0[0] (\reg_dr_d0[0] ),
.\reg_sr_d0[7] (\reg_sr_d0[7] ),
.\reg_sr_d0[6] (\reg_sr_d0[6] ),
.\reg_sr_d0[5] (\reg_sr_d0[5] ),
.\reg_sr_d0[4] (\reg_sr_d0[4] ),
.\reg_sr_d0[3] (\reg_sr_d0[3] ),
.\reg_sr_d0[2] (\reg_sr_d0[2] ),
.\reg_sr_d0[1] (\reg_sr_d0[1] ),
.\reg_sr_d0[0] (\reg_sr_d0[0] ),
.\reg_rr_d0[7] (\reg_rr_d0[7] ),
.\reg_rr_d0[6] (\reg_rr_d0[6] ),
.\reg_rr_d0[5] (\reg_rr_d0[5] ),
.\reg_rr_d0[4] (\reg_rr_d0[4] ),
.\reg_rr_d0[3] (\reg_rr_d0[3] ),
.\reg_rr_d0[2] (\reg_rr_d0[2] ),
.\reg_rr_d0[1] (\reg_rr_d0[1] ),
.\reg_rr_d0[0] (\reg_rr_d0[0] ),
.\reg_sl_d0[5] (\reg_sl_d0[5] ),
.\reg_sl_d0[4] (\reg_sl_d0[4] ),
.\reg_sl_d0[3] (\reg_sl_d0[3] ),
.\reg_sl_d0[2] (\reg_sl_d0[2] ),
.\reg_sl_d0[1] (\reg_sl_d0[1] ),
.\reg_sl_d0[0] (\reg_sl_d0[0] ),
.\reg_wave_length_d0[1] (\reg_wave_length_d0[1] ),
.\reg_wave_length_d0[0] (\reg_wave_length_d0[0] ),
.\reg_frequency_count_d0[11] (\reg_frequency_count_d0[11] ),
.\reg_frequency_count_d0[10] (\reg_frequency_count_d0[10] ),
.\reg_frequency_count_d0[9] (\reg_frequency_count_d0[9] ),
.\reg_frequency_count_d0[8] (\reg_frequency_count_d0[8] ),
.\reg_frequency_count_d0[7] (\reg_frequency_count_d0[7] ),
.\reg_frequency_count_d0[6] (\reg_frequency_count_d0[6] ),
.\reg_frequency_count_d0[5] (\reg_frequency_count_d0[5] ),
.\reg_frequency_count_d0[4] (\reg_frequency_count_d0[4] ),
.\reg_frequency_count_d0[3] (\reg_frequency_count_d0[3] ),
.\reg_frequency_count_d0[2] (\reg_frequency_count_d0[2] ),
.\reg_frequency_count_d0[1] (\reg_frequency_count_d0[1] ),
.\reg_frequency_count_d0[0] (\reg_frequency_count_d0[0] ),
.\reg_volume_e0[3] (\reg_volume_e0[3] ),
.\reg_volume_e0[2] (\reg_volume_e0[2] ),
.\reg_volume_e0[1] (\reg_volume_e0[1] ),
.\reg_volume_e0[0] (\reg_volume_e0[0] ),
.\reg_enable_e0[1] (\reg_enable_e0[1] ),
.\reg_enable_e0[0] (\reg_enable_e0[0] ),
.reg_noise_enable_e0(reg_noise_enable_e0),
.\reg_noise_sel_e0[1] (\reg_noise_sel_e0[1] ),
.\reg_noise_sel_e0[0] (\reg_noise_sel_e0[0] ),
.\reg_ar_e0[7] (\reg_ar_e0[7] ),
.\reg_ar_e0[6] (\reg_ar_e0[6] ),
.\reg_ar_e0[5] (\reg_ar_e0[5] ),
.\reg_ar_e0[4] (\reg_ar_e0[4] ),
.\reg_ar_e0[3] (\reg_ar_e0[3] ),
.\reg_ar_e0[2] (\reg_ar_e0[2] ),
.\reg_ar_e0[1] (\reg_ar_e0[1] ),
.\reg_ar_e0[0] (\reg_ar_e0[0] ),
.\reg_dr_e0[7] (\reg_dr_e0[7] ),
.\reg_dr_e0[6] (\reg_dr_e0[6] ),
.\reg_dr_e0[5] (\reg_dr_e0[5] ),
.\reg_dr_e0[4] (\reg_dr_e0[4] ),
.\reg_dr_e0[3] (\reg_dr_e0[3] ),
.\reg_dr_e0[2] (\reg_dr_e0[2] ),
.\reg_dr_e0[1] (\reg_dr_e0[1] ),
.\reg_dr_e0[0] (\reg_dr_e0[0] ),
.\reg_sr_e0[7] (\reg_sr_e0[7] ),
.\reg_sr_e0[6] (\reg_sr_e0[6] ),
.\reg_sr_e0[5] (\reg_sr_e0[5] ),
.\reg_sr_e0[4] (\reg_sr_e0[4] ),
.\reg_sr_e0[3] (\reg_sr_e0[3] ),
.\reg_sr_e0[2] (\reg_sr_e0[2] ),
.\reg_sr_e0[1] (\reg_sr_e0[1] ),
.\reg_sr_e0[0] (\reg_sr_e0[0] ),
.\reg_rr_e0[7] (\reg_rr_e0[7] ),
.\reg_rr_e0[6] (\reg_rr_e0[6] ),
.\reg_rr_e0[5] (\reg_rr_e0[5] ),
.\reg_rr_e0[4] (\reg_rr_e0[4] ),
.\reg_rr_e0[3] (\reg_rr_e0[3] ),
.\reg_rr_e0[2] (\reg_rr_e0[2] ),
.\reg_rr_e0[1] (\reg_rr_e0[1] ),
.\reg_rr_e0[0] (\reg_rr_e0[0] ),
.\reg_sl_e0[5] (\reg_sl_e0[5] ),
.\reg_sl_e0[4] (\reg_sl_e0[4] ),
.\reg_sl_e0[3] (\reg_sl_e0[3] ),
.\reg_sl_e0[2] (\reg_sl_e0[2] ),
.\reg_sl_e0[1] (\reg_sl_e0[1] ),
.\reg_sl_e0[0] (\reg_sl_e0[0] ),
.\reg_wave_length_e0[1] (\reg_wave_length_e0[1] ),
.\reg_wave_length_e0[0] (\reg_wave_length_e0[0] ),
.\reg_frequency_count_e0[11] (\reg_frequency_count_e0[11] ),
.\reg_frequency_count_e0[10] (\reg_frequency_count_e0[10] ),
.\reg_frequency_count_e0[9] (\reg_frequency_count_e0[9] ),
.\reg_frequency_count_e0[8] (\reg_frequency_count_e0[8] ),
.\reg_frequency_count_e0[7] (\reg_frequency_count_e0[7] ),
.\reg_frequency_count_e0[6] (\reg_frequency_count_e0[6] ),
.\reg_frequency_count_e0[5] (\reg_frequency_count_e0[5] ),
.\reg_frequency_count_e0[4] (\reg_frequency_count_e0[4] ),
.\reg_frequency_count_e0[3] (\reg_frequency_count_e0[3] ),
.\reg_frequency_count_e0[2] (\reg_frequency_count_e0[2] ),
.\reg_frequency_count_e0[1] (\reg_frequency_count_e0[1] ),
.\reg_frequency_count_e0[0] (\reg_frequency_count_e0[0] ),
.\ff_reg_volume_a1[3] (\ff_reg_volume_a1[3] ),
.\ff_reg_volume_a1[2] (\ff_reg_volume_a1[2] ),
.\ff_reg_volume_a1[1] (\ff_reg_volume_a1[1] ),
.\ff_reg_volume_a1[0] (\ff_reg_volume_a1[0] ),
.\ff_reg_enable_a1[1] (\ff_reg_enable_a1[1] ),
.\ff_reg_enable_a1[0] (\ff_reg_enable_a1[0] ),
.ff_reg_noise_enable_a1(ff_reg_noise_enable_a1),
.ff_reg_clone_key_a1(ff_reg_clone_key_a1),
.\ff_reg_volume_b1[3] (\ff_reg_volume_b1[3] ),
.\ff_reg_volume_b1[2] (\ff_reg_volume_b1[2] ),
.\ff_reg_volume_b1[1] (\ff_reg_volume_b1[1] ),
.\ff_reg_volume_b1[0] (\ff_reg_volume_b1[0] ),
.\ff_reg_enable_b1[1] (\ff_reg_enable_b1[1] ),
.\ff_reg_enable_b1[0] (\ff_reg_enable_b1[0] ),
.ff_reg_noise_enable_b1(ff_reg_noise_enable_b1),
.ff_reg_clone_key_b1(ff_reg_clone_key_b1),
.\ff_reg_volume_c1[3] (\ff_reg_volume_c1[3] ),
.\ff_reg_volume_c1[2] (\ff_reg_volume_c1[2] ),
.\ff_reg_volume_c1[1] (\ff_reg_volume_c1[1] ),
.\ff_reg_volume_c1[0] (\ff_reg_volume_c1[0] ),
.\ff_reg_enable_c1[1] (\ff_reg_enable_c1[1] ),
.\ff_reg_enable_c1[0] (\ff_reg_enable_c1[0] ),
.ff_reg_noise_enable_c1(ff_reg_noise_enable_c1),
.ff_reg_clone_key_c1(ff_reg_clone_key_c1),
.\ff_reg_volume_d1[3] (\ff_reg_volume_d1[3] ),
.\ff_reg_volume_d1[2] (\ff_reg_volume_d1[2] ),
.\ff_reg_volume_d1[1] (\ff_reg_volume_d1[1] ),
.\ff_reg_volume_d1[0] (\ff_reg_volume_d1[0] ),
.\ff_reg_enable_d1[1] (\ff_reg_enable_d1[1] ),
.\ff_reg_enable_d1[0] (\ff_reg_enable_d1[0] ),
.ff_reg_noise_enable_d1(ff_reg_noise_enable_d1),
.ff_reg_clone_key_d1(ff_reg_clone_key_d1),
.\ff_reg_volume_e1[3] (\ff_reg_volume_e1[3] ),
.\ff_reg_volume_e1[2] (\ff_reg_volume_e1[2] ),
.\ff_reg_volume_e1[1] (\ff_reg_volume_e1[1] ),
.\ff_reg_volume_e1[0] (\ff_reg_volume_e1[0] ),
.\ff_reg_enable_e1[1] (\ff_reg_enable_e1[1] ),
.\ff_reg_enable_e1[0] (\ff_reg_enable_e1[0] ),
.ff_reg_noise_enable_e1(ff_reg_noise_enable_e1),
.\ff_reg_noise_sel_e1[1] (\ff_reg_noise_sel_e1[1] ),
.\ff_reg_noise_sel_e1[0] (\ff_reg_noise_sel_e1[0] ),
.ff_reg_clone_frequency_e1(ff_reg_clone_frequency_e1),
.ff_reg_clone_adsr_e1(ff_reg_clone_adsr_e1),
.ff_reg_clone_noise_e1(ff_reg_clone_noise_e1),
.ff_reg_clone_wave_e1(ff_reg_clone_wave_e1),
.ff_reg_clone_key_e1(ff_reg_clone_key_e1),
.\ff_reg_ar_e1[7] (\ff_reg_ar_e1[7] ),
.\ff_reg_ar_e1[6] (\ff_reg_ar_e1[6] ),
.\ff_reg_ar_e1[5] (\ff_reg_ar_e1[5] ),
.\ff_reg_ar_e1[4] (\ff_reg_ar_e1[4] ),
.\ff_reg_ar_e1[3] (\ff_reg_ar_e1[3] ),
.\ff_reg_ar_e1[2] (\ff_reg_ar_e1[2] ),
.\ff_reg_ar_e1[1] (\ff_reg_ar_e1[1] ),
.\ff_reg_ar_e1[0] (\ff_reg_ar_e1[0] ),
.\ff_reg_dr_e1[7] (\ff_reg_dr_e1[7] ),
.\ff_reg_dr_e1[6] (\ff_reg_dr_e1[6] ),
.\ff_reg_dr_e1[5] (\ff_reg_dr_e1[5] ),
.\ff_reg_dr_e1[4] (\ff_reg_dr_e1[4] ),
.\ff_reg_dr_e1[3] (\ff_reg_dr_e1[3] ),
.\ff_reg_dr_e1[2] (\ff_reg_dr_e1[2] ),
.\ff_reg_dr_e1[1] (\ff_reg_dr_e1[1] ),
.\ff_reg_dr_e1[0] (\ff_reg_dr_e1[0] ),
.\ff_reg_sr_e1[7] (\ff_reg_sr_e1[7] ),
.\ff_reg_sr_e1[6] (\ff_reg_sr_e1[6] ),
.\ff_reg_sr_e1[5] (\ff_reg_sr_e1[5] ),
.\ff_reg_sr_e1[4] (\ff_reg_sr_e1[4] ),
.\ff_reg_sr_e1[3] (\ff_reg_sr_e1[3] ),
.\ff_reg_sr_e1[2] (\ff_reg_sr_e1[2] ),
.\ff_reg_sr_e1[1] (\ff_reg_sr_e1[1] ),
.\ff_reg_sr_e1[0] (\ff_reg_sr_e1[0] ),
.\ff_reg_rr_e1[7] (\ff_reg_rr_e1[7] ),
.\ff_reg_rr_e1[6] (\ff_reg_rr_e1[6] ),
.\ff_reg_rr_e1[5] (\ff_reg_rr_e1[5] ),
.\ff_reg_rr_e1[4] (\ff_reg_rr_e1[4] ),
.\ff_reg_rr_e1[3] (\ff_reg_rr_e1[3] ),
.\ff_reg_rr_e1[2] (\ff_reg_rr_e1[2] ),
.\ff_reg_rr_e1[1] (\ff_reg_rr_e1[1] ),
.\ff_reg_rr_e1[0] (\ff_reg_rr_e1[0] ),
.\ff_reg_sl_e1[5] (\ff_reg_sl_e1[5] ),
.\ff_reg_sl_e1[4] (\ff_reg_sl_e1[4] ),
.\ff_reg_sl_e1[3] (\ff_reg_sl_e1[3] ),
.\ff_reg_sl_e1[2] (\ff_reg_sl_e1[2] ),
.\ff_reg_sl_e1[1] (\ff_reg_sl_e1[1] ),
.\ff_reg_sl_e1[0] (\ff_reg_sl_e1[0] ),
.\ff_reg_wave_length_e1[1] (\ff_reg_wave_length_e1[1] ),
.\ff_reg_wave_length_e1[0] (\ff_reg_wave_length_e1[0] ),
.\ff_reg_frequency_count_e1[11] (\ff_reg_frequency_count_e1[11] ),
.\ff_reg_frequency_count_e1[10] (\ff_reg_frequency_count_e1[10] ),
.\ff_reg_frequency_count_e1[9] (\ff_reg_frequency_count_e1[9] ),
.\ff_reg_frequency_count_e1[8] (\ff_reg_frequency_count_e1[8] ),
.\ff_reg_frequency_count_e1[7] (\ff_reg_frequency_count_e1[7] ),
.\ff_reg_frequency_count_e1[6] (\ff_reg_frequency_count_e1[6] ),
.\ff_reg_frequency_count_e1[5] (\ff_reg_frequency_count_e1[5] ),
.\ff_reg_frequency_count_e1[4] (\ff_reg_frequency_count_e1[4] ),
.\ff_reg_frequency_count_e1[3] (\ff_reg_frequency_count_e1[3] ),
.\ff_reg_frequency_count_e1[2] (\ff_reg_frequency_count_e1[2] ),
.\ff_reg_frequency_count_e1[1] (\ff_reg_frequency_count_e1[1] ),
.\ff_reg_frequency_count_e1[0] (\ff_reg_frequency_count_e1[0] ),
.\reg_noise_frequency0[4] (\reg_noise_frequency0[4] ),
.\reg_noise_frequency0[3] (\reg_noise_frequency0[3] ),
.\reg_noise_frequency0[2] (\reg_noise_frequency0[2] ),
.\reg_noise_frequency0[1] (\reg_noise_frequency0[1] ),
.\reg_noise_frequency0[0] (\reg_noise_frequency0[0] ),
.\reg_noise_frequency1[4] (\reg_noise_frequency1[4] ),
.\reg_noise_frequency1[3] (\reg_noise_frequency1[3] ),
.\reg_noise_frequency1[2] (\reg_noise_frequency1[2] ),
.\reg_noise_frequency1[1] (\reg_noise_frequency1[1] ),
.\reg_noise_frequency1[0] (\reg_noise_frequency1[0] ),
.\reg_noise_frequency2[4] (\reg_noise_frequency2[4] ),
.\reg_noise_frequency2[3] (\reg_noise_frequency2[3] ),
.\reg_noise_frequency2[2] (\reg_noise_frequency2[2] ),
.\reg_noise_frequency2[1] (\reg_noise_frequency2[1] ),
.\reg_noise_frequency2[0] (\reg_noise_frequency2[0] ),
.\reg_noise_frequency3[4] (\reg_noise_frequency3[4] ),
.\reg_noise_frequency3[3] (\reg_noise_frequency3[3] ),
.\reg_noise_frequency3[2] (\reg_noise_frequency3[2] ),
.\reg_noise_frequency3[1] (\reg_noise_frequency3[1] ),
.\reg_noise_frequency3[0] (\reg_noise_frequency3[0] ),
.\reg_timer1_channel[3] (\reg_timer1_channel[3] ),
.\reg_timer1_channel[2] (\reg_timer1_channel[2] ),
.\reg_timer1_channel[1] (\reg_timer1_channel[1] ),
.\reg_timer1_channel[0] (\reg_timer1_channel[0] ),
.reg_timer1_clear(reg_timer1_clear),
.\reg_timer2_channel[3] (\reg_timer2_channel[3] ),
.\reg_timer2_channel[2] (\reg_timer2_channel[2] ),
.\reg_timer2_channel[1] (\reg_timer2_channel[1] ),
.\reg_timer2_channel[0] (\reg_timer2_channel[0] ),
.reg_timer2_clear(reg_timer2_clear),
.\ff_rddata[6] (\ff_rddata[6] ),
.\ff_rddata[3] (\ff_rddata[3] ),
.\ff_rddata[2] (\ff_rddata[2] ),
.\ff_rddata[1] (\ff_rddata[1] ),
.\ff_rddata[0] (\ff_rddata[0] ),
.\sram_id[3] (\sram_id[3] ),
.\sram_id[2] (\sram_id[2] ),
.\sram_id[1] (\sram_id[1] ),
.\sram_id[0] (\sram_id[0] ),
.\sram_a[6] (\sram_a[6] ),
.\sram_a[5] (\sram_a[5] ),
.sram_we(sram_we),
.ch_a0_key_on(ch_a0_key_on),
.ch_a0_key_release(ch_a0_key_release),
.ch_a0_key_off(ch_a0_key_off),
.ch_b0_key_on(ch_b0_key_on),
.ch_b0_key_release(ch_b0_key_release),
.ch_b0_key_off(ch_b0_key_off),
.ch_c0_key_on(ch_c0_key_on),
.ch_c0_key_release(ch_c0_key_release),
.ch_c0_key_off(ch_c0_key_off),
.ch_d0_key_on(ch_d0_key_on),
.ch_d0_key_release(ch_d0_key_release),
.ch_d0_key_off(ch_d0_key_off),
.ch_e0_key_on(ch_e0_key_on),
.ch_e0_key_release(ch_e0_key_release),
.ch_e0_key_off(ch_e0_key_off),
.ff_ch_a1_key_on(ff_ch_a1_key_on),
.ff_ch_b1_key_on(ff_ch_b1_key_on),
.ff_ch_c1_key_on(ff_ch_c1_key_on),
.ff_ch_d1_key_on(ff_ch_d1_key_on),
.ff_ch_e1_key_on(ff_ch_e1_key_on),
.ff_ch_e1_key_release(ff_ch_e1_key_release),
.ff_ch_e1_key_off(ff_ch_e1_key_off),
.reg_timer1_enable(reg_timer1_enable),
.reg_timer2_enable(reg_timer2_enable),
.\ff_rddata[7] (\ff_rddata[7] ),
.\ff_rddata[5] (\ff_rddata[5] ),
.\ff_rddata[4] (\ff_rddata[4] ),
.ext_memory_nactive(ext_memory_nactive),
.ch_a1_key_release(ch_a1_key_release),
.ch_a1_key_off(ch_a1_key_off),
.ch_b1_key_release(ch_b1_key_release),
.ch_b1_key_off(ch_b1_key_off),
.ch_c1_key_release(ch_c1_key_release),
.ch_c1_key_off(ch_c1_key_off),
.ch_d1_key_release(ch_d1_key_release),
.ch_d1_key_off(ch_d1_key_off),
.\reg_ar_a1[7] (\reg_ar_a1[7] ),
.\reg_ar_a1[6] (\reg_ar_a1[6] ),
.\reg_ar_a1[5] (\reg_ar_a1[5] ),
.\reg_ar_a1[4] (\reg_ar_a1[4] ),
.\reg_ar_a1[3] (\reg_ar_a1[3] ),
.\reg_ar_a1[2] (\reg_ar_a1[2] ),
.\reg_ar_a1[1] (\reg_ar_a1[1] ),
.\reg_ar_a1[0] (\reg_ar_a1[0] ),
.\reg_dr_a1[7] (\reg_dr_a1[7] ),
.\reg_dr_a1[6] (\reg_dr_a1[6] ),
.\reg_dr_a1[5] (\reg_dr_a1[5] ),
.\reg_dr_a1[4] (\reg_dr_a1[4] ),
.\reg_dr_a1[3] (\reg_dr_a1[3] ),
.\reg_dr_a1[2] (\reg_dr_a1[2] ),
.\reg_dr_a1[1] (\reg_dr_a1[1] ),
.\reg_dr_a1[0] (\reg_dr_a1[0] ),
.\reg_sr_a1[7] (\reg_sr_a1[7] ),
.\reg_sr_a1[6] (\reg_sr_a1[6] ),
.\reg_sr_a1[5] (\reg_sr_a1[5] ),
.\reg_sr_a1[4] (\reg_sr_a1[4] ),
.\reg_sr_a1[3] (\reg_sr_a1[3] ),
.\reg_sr_a1[2] (\reg_sr_a1[2] ),
.\reg_sr_a1[1] (\reg_sr_a1[1] ),
.\reg_sr_a1[0] (\reg_sr_a1[0] ),
.\reg_rr_a1[7] (\reg_rr_a1[7] ),
.\reg_rr_a1[6] (\reg_rr_a1[6] ),
.\reg_rr_a1[5] (\reg_rr_a1[5] ),
.\reg_rr_a1[4] (\reg_rr_a1[4] ),
.\reg_rr_a1[3] (\reg_rr_a1[3] ),
.\reg_rr_a1[2] (\reg_rr_a1[2] ),
.\reg_rr_a1[1] (\reg_rr_a1[1] ),
.\reg_rr_a1[0] (\reg_rr_a1[0] ),
.\reg_sl_a1[5] (\reg_sl_a1[5] ),
.\reg_sl_a1[4] (\reg_sl_a1[4] ),
.\reg_sl_a1[3] (\reg_sl_a1[3] ),
.\reg_sl_a1[2] (\reg_sl_a1[2] ),
.\reg_sl_a1[1] (\reg_sl_a1[1] ),
.\reg_sl_a1[0] (\reg_sl_a1[0] ),
.\reg_wave_length_a1[1] (\reg_wave_length_a1[1] ),
.\reg_wave_length_a1[0] (\reg_wave_length_a1[0] ),
.\reg_frequency_count_a1[11] (\reg_frequency_count_a1[11] ),
.\reg_frequency_count_a1[10] (\reg_frequency_count_a1[10] ),
.\reg_frequency_count_a1[9] (\reg_frequency_count_a1[9] ),
.\reg_frequency_count_a1[8] (\reg_frequency_count_a1[8] ),
.\reg_frequency_count_a1[7] (\reg_frequency_count_a1[7] ),
.\reg_frequency_count_a1[6] (\reg_frequency_count_a1[6] ),
.\reg_frequency_count_a1[5] (\reg_frequency_count_a1[5] ),
.\reg_frequency_count_a1[4] (\reg_frequency_count_a1[4] ),
.\reg_frequency_count_a1[3] (\reg_frequency_count_a1[3] ),
.\reg_frequency_count_a1[2] (\reg_frequency_count_a1[2] ),
.\reg_frequency_count_a1[1] (\reg_frequency_count_a1[1] ),
.\reg_frequency_count_a1[0] (\reg_frequency_count_a1[0] ),
.\reg_noise_sel_a1[1] (\reg_noise_sel_a1[1] ),
.\reg_noise_sel_a1[0] (\reg_noise_sel_a1[0] ),
.\reg_ar_b1[7] (\reg_ar_b1[7] ),
.\reg_ar_b1[6] (\reg_ar_b1[6] ),
.\reg_ar_b1[5] (\reg_ar_b1[5] ),
.\reg_ar_b1[4] (\reg_ar_b1[4] ),
.\reg_ar_b1[3] (\reg_ar_b1[3] ),
.\reg_ar_b1[2] (\reg_ar_b1[2] ),
.\reg_ar_b1[1] (\reg_ar_b1[1] ),
.\reg_ar_b1[0] (\reg_ar_b1[0] ),
.\reg_dr_b1[7] (\reg_dr_b1[7] ),
.\reg_dr_b1[6] (\reg_dr_b1[6] ),
.\reg_dr_b1[5] (\reg_dr_b1[5] ),
.\reg_dr_b1[4] (\reg_dr_b1[4] ),
.\reg_dr_b1[3] (\reg_dr_b1[3] ),
.\reg_dr_b1[2] (\reg_dr_b1[2] ),
.\reg_dr_b1[1] (\reg_dr_b1[1] ),
.\reg_dr_b1[0] (\reg_dr_b1[0] ),
.\reg_sr_b1[7] (\reg_sr_b1[7] ),
.\reg_sr_b1[6] (\reg_sr_b1[6] ),
.\reg_sr_b1[5] (\reg_sr_b1[5] ),
.\reg_sr_b1[4] (\reg_sr_b1[4] ),
.\reg_sr_b1[3] (\reg_sr_b1[3] ),
.\reg_sr_b1[2] (\reg_sr_b1[2] ),
.\reg_sr_b1[1] (\reg_sr_b1[1] ),
.\reg_sr_b1[0] (\reg_sr_b1[0] ),
.\reg_rr_b1[7] (\reg_rr_b1[7] ),
.\reg_rr_b1[6] (\reg_rr_b1[6] ),
.\reg_rr_b1[5] (\reg_rr_b1[5] ),
.\reg_rr_b1[4] (\reg_rr_b1[4] ),
.\reg_rr_b1[3] (\reg_rr_b1[3] ),
.\reg_rr_b1[2] (\reg_rr_b1[2] ),
.\reg_rr_b1[1] (\reg_rr_b1[1] ),
.\reg_rr_b1[0] (\reg_rr_b1[0] ),
.\reg_sl_b1[5] (\reg_sl_b1[5] ),
.\reg_sl_b1[4] (\reg_sl_b1[4] ),
.\reg_sl_b1[3] (\reg_sl_b1[3] ),
.\reg_sl_b1[2] (\reg_sl_b1[2] ),
.\reg_sl_b1[1] (\reg_sl_b1[1] ),
.\reg_sl_b1[0] (\reg_sl_b1[0] ),
.\reg_wave_length_b1[1] (\reg_wave_length_b1[1] ),
.\reg_wave_length_b1[0] (\reg_wave_length_b1[0] ),
.\reg_frequency_count_b1[11] (\reg_frequency_count_b1[11] ),
.\reg_frequency_count_b1[10] (\reg_frequency_count_b1[10] ),
.\reg_frequency_count_b1[9] (\reg_frequency_count_b1[9] ),
.\reg_frequency_count_b1[8] (\reg_frequency_count_b1[8] ),
.\reg_frequency_count_b1[7] (\reg_frequency_count_b1[7] ),
.\reg_frequency_count_b1[6] (\reg_frequency_count_b1[6] ),
.\reg_frequency_count_b1[5] (\reg_frequency_count_b1[5] ),
.\reg_frequency_count_b1[4] (\reg_frequency_count_b1[4] ),
.\reg_frequency_count_b1[3] (\reg_frequency_count_b1[3] ),
.\reg_frequency_count_b1[2] (\reg_frequency_count_b1[2] ),
.\reg_frequency_count_b1[1] (\reg_frequency_count_b1[1] ),
.\reg_frequency_count_b1[0] (\reg_frequency_count_b1[0] ),
.\reg_noise_sel_b1[1] (\reg_noise_sel_b1[1] ),
.\reg_noise_sel_b1[0] (\reg_noise_sel_b1[0] ),
.\reg_ar_c1[7] (\reg_ar_c1[7] ),
.\reg_ar_c1[6] (\reg_ar_c1[6] ),
.\reg_ar_c1[5] (\reg_ar_c1[5] ),
.\reg_ar_c1[4] (\reg_ar_c1[4] ),
.\reg_ar_c1[3] (\reg_ar_c1[3] ),
.\reg_ar_c1[2] (\reg_ar_c1[2] ),
.\reg_ar_c1[1] (\reg_ar_c1[1] ),
.\reg_ar_c1[0] (\reg_ar_c1[0] ),
.\reg_dr_c1[7] (\reg_dr_c1[7] ),
.\reg_dr_c1[6] (\reg_dr_c1[6] ),
.\reg_dr_c1[5] (\reg_dr_c1[5] ),
.\reg_dr_c1[4] (\reg_dr_c1[4] ),
.\reg_dr_c1[3] (\reg_dr_c1[3] ),
.\reg_dr_c1[2] (\reg_dr_c1[2] ),
.\reg_dr_c1[1] (\reg_dr_c1[1] ),
.\reg_dr_c1[0] (\reg_dr_c1[0] ),
.\reg_sr_c1[7] (\reg_sr_c1[7] ),
.\reg_sr_c1[6] (\reg_sr_c1[6] ),
.\reg_sr_c1[5] (\reg_sr_c1[5] ),
.\reg_sr_c1[4] (\reg_sr_c1[4] ),
.\reg_sr_c1[3] (\reg_sr_c1[3] ),
.\reg_sr_c1[2] (\reg_sr_c1[2] ),
.\reg_sr_c1[1] (\reg_sr_c1[1] ),
.\reg_sr_c1[0] (\reg_sr_c1[0] ),
.\reg_rr_c1[7] (\reg_rr_c1[7] ),
.\reg_rr_c1[6] (\reg_rr_c1[6] ),
.\reg_rr_c1[5] (\reg_rr_c1[5] ),
.\reg_rr_c1[4] (\reg_rr_c1[4] ),
.\reg_rr_c1[3] (\reg_rr_c1[3] ),
.\reg_rr_c1[2] (\reg_rr_c1[2] ),
.\reg_rr_c1[1] (\reg_rr_c1[1] ),
.\reg_rr_c1[0] (\reg_rr_c1[0] ),
.\reg_sl_c1[5] (\reg_sl_c1[5] ),
.\reg_sl_c1[4] (\reg_sl_c1[4] ),
.\reg_sl_c1[3] (\reg_sl_c1[3] ),
.\reg_sl_c1[2] (\reg_sl_c1[2] ),
.\reg_sl_c1[1] (\reg_sl_c1[1] ),
.\reg_sl_c1[0] (\reg_sl_c1[0] ),
.\reg_wave_length_c1[1] (\reg_wave_length_c1[1] ),
.\reg_wave_length_c1[0] (\reg_wave_length_c1[0] ),
.\reg_frequency_count_c1[11] (\reg_frequency_count_c1[11] ),
.\reg_frequency_count_c1[10] (\reg_frequency_count_c1[10] ),
.\reg_frequency_count_c1[9] (\reg_frequency_count_c1[9] ),
.\reg_frequency_count_c1[8] (\reg_frequency_count_c1[8] ),
.\reg_frequency_count_c1[7] (\reg_frequency_count_c1[7] ),
.\reg_frequency_count_c1[6] (\reg_frequency_count_c1[6] ),
.\reg_frequency_count_c1[5] (\reg_frequency_count_c1[5] ),
.\reg_frequency_count_c1[4] (\reg_frequency_count_c1[4] ),
.\reg_frequency_count_c1[3] (\reg_frequency_count_c1[3] ),
.\reg_frequency_count_c1[2] (\reg_frequency_count_c1[2] ),
.\reg_frequency_count_c1[1] (\reg_frequency_count_c1[1] ),
.\reg_frequency_count_c1[0] (\reg_frequency_count_c1[0] ),
.\reg_noise_sel_c1[1] (\reg_noise_sel_c1[1] ),
.\reg_noise_sel_c1[0] (\reg_noise_sel_c1[0] ),
.\reg_dr_d1[7] (\reg_dr_d1[7] ),
.\reg_dr_d1[6] (\reg_dr_d1[6] ),
.\reg_dr_d1[5] (\reg_dr_d1[5] ),
.\reg_dr_d1[4] (\reg_dr_d1[4] ),
.\reg_dr_d1[3] (\reg_dr_d1[3] ),
.\reg_dr_d1[2] (\reg_dr_d1[2] ),
.\reg_dr_d1[1] (\reg_dr_d1[1] ),
.\reg_dr_d1[0] (\reg_dr_d1[0] ),
.\reg_sr_d1[7] (\reg_sr_d1[7] ),
.\reg_sr_d1[6] (\reg_sr_d1[6] ),
.\reg_sr_d1[5] (\reg_sr_d1[5] ),
.\reg_sr_d1[4] (\reg_sr_d1[4] ),
.\reg_sr_d1[3] (\reg_sr_d1[3] ),
.\reg_sr_d1[2] (\reg_sr_d1[2] ),
.\reg_sr_d1[1] (\reg_sr_d1[1] ),
.\reg_sr_d1[0] (\reg_sr_d1[0] ),
.\reg_rr_d1[7] (\reg_rr_d1[7] ),
.\reg_rr_d1[6] (\reg_rr_d1[6] ),
.\reg_rr_d1[5] (\reg_rr_d1[5] ),
.\reg_rr_d1[4] (\reg_rr_d1[4] ),
.\reg_rr_d1[3] (\reg_rr_d1[3] ),
.\reg_rr_d1[2] (\reg_rr_d1[2] ),
.\reg_rr_d1[1] (\reg_rr_d1[1] ),
.\reg_rr_d1[0] (\reg_rr_d1[0] ),
.\reg_sl_d1[5] (\reg_sl_d1[5] ),
.\reg_sl_d1[4] (\reg_sl_d1[4] ),
.\reg_sl_d1[3] (\reg_sl_d1[3] ),
.\reg_sl_d1[2] (\reg_sl_d1[2] ),
.\reg_sl_d1[1] (\reg_sl_d1[1] ),
.\reg_sl_d1[0] (\reg_sl_d1[0] ),
.\reg_wave_length_d1[1] (\reg_wave_length_d1[1] ),
.\reg_wave_length_d1[0] (\reg_wave_length_d1[0] ),
.\reg_frequency_count_d1[11] (\reg_frequency_count_d1[11] ),
.\reg_frequency_count_d1[10] (\reg_frequency_count_d1[10] ),
.\reg_frequency_count_d1[9] (\reg_frequency_count_d1[9] ),
.\reg_frequency_count_d1[8] (\reg_frequency_count_d1[8] ),
.\reg_frequency_count_d1[7] (\reg_frequency_count_d1[7] ),
.\reg_frequency_count_d1[6] (\reg_frequency_count_d1[6] ),
.\reg_frequency_count_d1[5] (\reg_frequency_count_d1[5] ),
.\reg_frequency_count_d1[4] (\reg_frequency_count_d1[4] ),
.\reg_frequency_count_d1[3] (\reg_frequency_count_d1[3] ),
.\reg_frequency_count_d1[2] (\reg_frequency_count_d1[2] ),
.\reg_frequency_count_d1[1] (\reg_frequency_count_d1[1] ),
.\reg_frequency_count_d1[0] (\reg_frequency_count_d1[0] ),
.\reg_noise_sel_d1[1] (\reg_noise_sel_d1[1] ),
.\reg_noise_sel_d1[0] (\reg_noise_sel_d1[0] ),
.\reg_ar_d1[0] (\reg_ar_d1[0] ),
.\reg_ar_d1[1] (\reg_ar_d1[1] ),
.\reg_ar_d1[2] (\reg_ar_d1[2] ),
.\reg_ar_d1[3] (\reg_ar_d1[3] ),
.\reg_ar_d1[4] (\reg_ar_d1[4] ),
.\reg_ar_d1[5] (\reg_ar_d1[5] ),
.\reg_ar_d1[6] (\reg_ar_d1[6] ),
.\reg_ar_d1[7] (\reg_ar_d1[7] ),
.\ext_memory_address[20] (\ext_memory_address[20] ),
.\ext_memory_address[19] (\ext_memory_address[19] ),
.\ext_memory_address[18] (\ext_memory_address[18] ),
.\ext_memory_address[17] (\ext_memory_address[17] ),
.\ext_memory_address[16] (\ext_memory_address[16] ),
.\ext_memory_address[15] (\ext_memory_address[15] ),
.\ext_memory_address[14] (\ext_memory_address[14] ),
.\ext_memory_address[13] (\ext_memory_address[13] ) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module wts_for_cartridge ( slot_a,clk,slot_nreset,slot_nsltsl,slot_nmerq,slot_nrd,slot_nwr,sw_mono,mem_a,left_out,right_out,slot_nint,mem_ncs,slot_d);
input [14:0] slot_a;
input clk;
input slot_nreset;
input slot_nsltsl;
input slot_nmerq;
input slot_nrd;
input slot_nwr;
input sw_mono;
output [7:0] mem_a;
output [11:0] left_out;
output [11:0] right_out;
output slot_nint;
output mem_ncs;
inout [7:0] slot_d;
wire slot_a_3;
wire slot_a_5;
wire slot_a_7;
wire slot_a_9;
wire slot_a_11;
wire slot_a_13;
wire slot_a_15;
wire slot_a_17;
wire slot_a_19;
wire slot_a_21;
wire slot_a_23;
wire slot_a_25;
wire slot_a_27;
wire slot_a_29;
wire slot_a_31;
wire clk_3;
wire slot_nreset_3;
wire slot_nsltsl_3;
wire slot_nmerq_3;
wire slot_nrd_3;
wire slot_nwr_3;
wire sw_mono_3;
wire slot_d_2;
wire slot_d_4;
wire slot_d_6;
wire slot_d_8;
wire slot_d_10;
wire slot_d_12;
wire slot_d_14;
wire slot_d_16;
wire GND;
wire ff_nwr1;
wire ff_nrd2;
wire ff_nwr2;
wire ff_nrd1;
wire \w_mono_out[0]_1 ;
wire \w_mono_out[0]_1_0_COUT ;
wire \w_mono_out[1]_1 ;
wire \w_mono_out[1]_1_0_COUT ;
wire \w_mono_out[2]_1 ;
wire \w_mono_out[2]_1_0_COUT ;
wire \w_mono_out[3]_1 ;
wire \w_mono_out[3]_1_0_COUT ;
wire \w_mono_out[4]_1 ;
wire \w_mono_out[4]_1_0_COUT ;
wire \w_mono_out[5]_1 ;
wire \w_mono_out[5]_1_0_COUT ;
wire \w_mono_out[6]_1 ;
wire \w_mono_out[6]_1_0_COUT ;
wire \w_mono_out[7]_1 ;
wire \w_mono_out[7]_1_0_COUT ;
wire \w_mono_out[8]_1 ;
wire \w_mono_out[8]_1_0_COUT ;
wire \w_mono_out[9]_1 ;
wire \w_mono_out[9]_1_0_COUT ;
wire \w_mono_out[10]_1 ;
wire \w_mono_out[10]_1_0_COUT ;
wire \w_mono_out[11]_1 ;
wire \w_mono_out[11]_1_0_COUT ;
wire \left_out[11]_3 ;
wire \left_out[10]_3 ;
wire \left_out[9]_3 ;
wire \left_out[8]_3 ;
wire \left_out[7]_3 ;
wire \left_out[6]_3 ;
wire \left_out[5]_3 ;
wire \left_out[4]_3 ;
wire \left_out[3]_3 ;
wire \left_out[2]_3 ;
wire \left_out[1]_3 ;
wire \left_out[0]_3 ;
wire \right_out[11]_3 ;
wire \right_out[10]_3 ;
wire \right_out[9]_3 ;
wire \right_out[8]_3 ;
wire \right_out[7]_3 ;
wire \right_out[6]_3 ;
wire \right_out[5]_3 ;
wire \right_out[4]_3 ;
wire \right_out[3]_3 ;
wire \right_out[2]_3 ;
wire \right_out[1]_3 ;
wire \right_out[0]_3 ;
wire w_rdreq;
wire mem_ncs_6;
wire \slot_d[0] ;
wire n84;
wire \ff_sram_id[3] ;
wire \ff_active[2] ;
wire \ff_active[1] ;
wire \ff_active[0] ;
wire \ff_left_out[10] ;
wire \ff_left_out[9] ;
wire \ff_left_out[8] ;
wire \ff_left_out[7] ;
wire \ff_left_out[6] ;
wire \ff_left_out[5] ;
wire \ff_left_out[4] ;
wire \ff_left_out[3] ;
wire \ff_left_out[2] ;
wire \ff_left_out[1] ;
wire \ff_left_out[0] ;
wire \ff_right_out[11] ;
wire \ff_right_out[10] ;
wire \ff_right_out[9] ;
wire \ff_right_out[8] ;
wire \ff_right_out[7] ;
wire \ff_right_out[6] ;
wire \ff_right_out[5] ;
wire \ff_right_out[4] ;
wire \ff_right_out[3] ;
wire \ff_right_out[2] ;
wire \ff_right_out[1] ;
wire \ff_right_out[0] ;
wire \ff_left_out[11] ;
wire \w_sram_a0[4] ;
wire \w_sram_a1[4] ;
wire \w_sram_a1[3] ;
wire \w_sram_a1[2] ;
wire \w_sram_a1[1] ;
wire \w_sram_a1[0] ;
wire \timer1_address[1] ;
wire \timer1_address[1]_11 ;
wire \timer1_address[0] ;
wire \timer1_address[0]_11 ;
wire o;
wire o_603;
wire o_609;
wire o_611;
wire \w_state_out[1] ;
wire \w_state_out[2] ;
wire n3;
wire n3_17;
wire n3_19;
wire n3_21;
wire n3_23;
wire n3_25;
wire n3_27;
wire o_15;
wire o_17;
wire o_19;
wire o_21;
wire o_23;
wire o_25;
wire o_27;
wire o_29;
wire \w_state_out[1]_5 ;
wire \w_state_out[2]_5 ;
wire \w_state_out[0] ;
wire n1;
wire n2;
wire n3_15;
wire n3_17_0;
wire n3_19_1;
wire n3_21_2;
wire n3_23_3;
wire n3_25_4;
wire n3_27_5;
wire o_17_6;
wire o_19_7;
wire o_21_8;
wire o_23_9;
wire o_25_10;
wire o_27_11;
wire o_31;
wire \wave_address_out[5] ;
wire \wave_address_out[6] ;
wire \wave_address_out[4] ;
wire \frequency_count_out[6] ;
wire \wave_address_out[5]_7 ;
wire \wave_address_out[6]_7 ;
wire \frequency_count_out[11] ;
wire \wave_address_out[0] ;
wire ram_array;
wire ram_array_4_DO1;
wire ram_array_4_DO2;
wire ram_array_4_DO3;
wire ram_array_4_DO4;
wire ram_array_4_DO5;
wire ram_array_4_DO6;
wire ram_array_4_DO7;
wire ram_array_5;
wire ram_array_4_DO1_0;
wire ram_array_4_DO2_0;
wire ram_array_4_DO3_0;
wire ram_array_4_DO4_0;
wire ram_array_4_DO5_0;
wire ram_array_4_DO6_0;
wire ram_array_4_DO7_0;
wire \ff_noise[17] ;
wire \ff_noise[17]_3 ;
wire \ff_noise[17]_3_12 ;
wire \ff_noise[17]_3_13 ;
wire ff_nint2;
wire ff_nint1;
wire nint;
wire n55;
wire \reg_noise_sel_a0[1] ;
wire \reg_noise_sel_a0[0] ;
wire \reg_ar_a0[7] ;
wire \reg_ar_a0[6] ;
wire \reg_ar_a0[5] ;
wire \reg_ar_a0[4] ;
wire \reg_ar_a0[3] ;
wire \reg_ar_a0[2] ;
wire \reg_ar_a0[1] ;
wire \reg_ar_a0[0] ;
wire \reg_dr_a0[7] ;
wire \reg_dr_a0[6] ;
wire \reg_dr_a0[5] ;
wire \reg_dr_a0[4] ;
wire \reg_dr_a0[3] ;
wire \reg_dr_a0[2] ;
wire \reg_dr_a0[1] ;
wire \reg_dr_a0[0] ;
wire \reg_sr_a0[7] ;
wire \reg_sr_a0[6] ;
wire \reg_sr_a0[5] ;
wire \reg_sr_a0[4] ;
wire \reg_sr_a0[3] ;
wire \reg_sr_a0[2] ;
wire \reg_sr_a0[1] ;
wire \reg_sr_a0[0] ;
wire \reg_rr_a0[7] ;
wire \reg_rr_a0[6] ;
wire \reg_rr_a0[5] ;
wire \reg_rr_a0[4] ;
wire \reg_rr_a0[3] ;
wire \reg_rr_a0[2] ;
wire \reg_rr_a0[1] ;
wire \reg_rr_a0[0] ;
wire \reg_sl_a0[5] ;
wire \reg_sl_a0[4] ;
wire \reg_sl_a0[3] ;
wire \reg_sl_a0[2] ;
wire \reg_sl_a0[1] ;
wire \reg_sl_a0[0] ;
wire \reg_wave_length_a0[1] ;
wire \reg_wave_length_a0[0] ;
wire \reg_frequency_count_a0[11] ;
wire \reg_frequency_count_a0[10] ;
wire \reg_frequency_count_a0[9] ;
wire \reg_frequency_count_a0[8] ;
wire \reg_frequency_count_a0[7] ;
wire \reg_frequency_count_a0[6] ;
wire \reg_frequency_count_a0[5] ;
wire \reg_frequency_count_a0[4] ;
wire \reg_frequency_count_a0[3] ;
wire \reg_frequency_count_a0[2] ;
wire \reg_frequency_count_a0[1] ;
wire \reg_frequency_count_a0[0] ;
wire \reg_noise_sel_b0[1] ;
wire \reg_noise_sel_b0[0] ;
wire \reg_ar_b0[7] ;
wire \reg_ar_b0[6] ;
wire \reg_ar_b0[5] ;
wire \reg_ar_b0[4] ;
wire \reg_ar_b0[3] ;
wire \reg_ar_b0[2] ;
wire \reg_ar_b0[1] ;
wire \reg_ar_b0[0] ;
wire \reg_dr_b0[7] ;
wire \reg_dr_b0[6] ;
wire \reg_dr_b0[5] ;
wire \reg_dr_b0[4] ;
wire \reg_dr_b0[3] ;
wire \reg_dr_b0[2] ;
wire \reg_dr_b0[1] ;
wire \reg_dr_b0[0] ;
wire \reg_sr_b0[7] ;
wire \reg_sr_b0[6] ;
wire \reg_sr_b0[5] ;
wire \reg_sr_b0[4] ;
wire \reg_sr_b0[3] ;
wire \reg_sr_b0[2] ;
wire \reg_sr_b0[1] ;
wire \reg_sr_b0[0] ;
wire \reg_rr_b0[7] ;
wire \reg_rr_b0[6] ;
wire \reg_rr_b0[5] ;
wire \reg_rr_b0[4] ;
wire \reg_rr_b0[3] ;
wire \reg_rr_b0[2] ;
wire \reg_rr_b0[1] ;
wire \reg_rr_b0[0] ;
wire \reg_sl_b0[5] ;
wire \reg_sl_b0[4] ;
wire \reg_sl_b0[3] ;
wire \reg_sl_b0[2] ;
wire \reg_sl_b0[1] ;
wire \reg_sl_b0[0] ;
wire \reg_wave_length_b0[1] ;
wire \reg_wave_length_b0[0] ;
wire \reg_frequency_count_b0[11] ;
wire \reg_frequency_count_b0[10] ;
wire \reg_frequency_count_b0[9] ;
wire \reg_frequency_count_b0[8] ;
wire \reg_frequency_count_b0[7] ;
wire \reg_frequency_count_b0[6] ;
wire \reg_frequency_count_b0[5] ;
wire \reg_frequency_count_b0[4] ;
wire \reg_frequency_count_b0[3] ;
wire \reg_frequency_count_b0[2] ;
wire \reg_frequency_count_b0[1] ;
wire \reg_frequency_count_b0[0] ;
wire \reg_noise_sel_c0[1] ;
wire \reg_noise_sel_c0[0] ;
wire \reg_ar_c0[7] ;
wire \reg_ar_c0[6] ;
wire \reg_ar_c0[5] ;
wire \reg_ar_c0[4] ;
wire \reg_ar_c0[3] ;
wire \reg_ar_c0[2] ;
wire \reg_ar_c0[1] ;
wire \reg_ar_c0[0] ;
wire \reg_dr_c0[7] ;
wire \reg_dr_c0[6] ;
wire \reg_dr_c0[5] ;
wire \reg_dr_c0[4] ;
wire \reg_dr_c0[3] ;
wire \reg_dr_c0[2] ;
wire \reg_dr_c0[1] ;
wire \reg_dr_c0[0] ;
wire \reg_sr_c0[7] ;
wire \reg_sr_c0[6] ;
wire \reg_sr_c0[5] ;
wire \reg_sr_c0[4] ;
wire \reg_sr_c0[3] ;
wire \reg_sr_c0[2] ;
wire \reg_sr_c0[1] ;
wire \reg_sr_c0[0] ;
wire \reg_rr_c0[7] ;
wire \reg_rr_c0[6] ;
wire \reg_rr_c0[5] ;
wire \reg_rr_c0[4] ;
wire \reg_rr_c0[3] ;
wire \reg_rr_c0[2] ;
wire \reg_rr_c0[1] ;
wire \reg_rr_c0[0] ;
wire \reg_sl_c0[5] ;
wire \reg_sl_c0[4] ;
wire \reg_sl_c0[3] ;
wire \reg_sl_c0[2] ;
wire \reg_sl_c0[1] ;
wire \reg_sl_c0[0] ;
wire \reg_wave_length_c0[1] ;
wire \reg_wave_length_c0[0] ;
wire \reg_frequency_count_c0[11] ;
wire \reg_frequency_count_c0[10] ;
wire \reg_frequency_count_c0[9] ;
wire \reg_frequency_count_c0[8] ;
wire \reg_frequency_count_c0[7] ;
wire \reg_frequency_count_c0[6] ;
wire \reg_frequency_count_c0[5] ;
wire \reg_frequency_count_c0[4] ;
wire \reg_frequency_count_c0[3] ;
wire \reg_frequency_count_c0[2] ;
wire \reg_frequency_count_c0[1] ;
wire \reg_frequency_count_c0[0] ;
wire \reg_noise_sel_d0[1] ;
wire \reg_noise_sel_d0[0] ;
wire \reg_dr_d0[7] ;
wire \reg_dr_d0[6] ;
wire \reg_dr_d0[5] ;
wire \reg_dr_d0[4] ;
wire \reg_dr_d0[3] ;
wire \reg_dr_d0[2] ;
wire \reg_dr_d0[1] ;
wire \reg_dr_d0[0] ;
wire \reg_sr_d0[7] ;
wire \reg_sr_d0[6] ;
wire \reg_sr_d0[5] ;
wire \reg_sr_d0[4] ;
wire \reg_sr_d0[3] ;
wire \reg_sr_d0[2] ;
wire \reg_sr_d0[1] ;
wire \reg_sr_d0[0] ;
wire \reg_rr_d0[7] ;
wire \reg_rr_d0[6] ;
wire \reg_rr_d0[5] ;
wire \reg_rr_d0[4] ;
wire \reg_rr_d0[3] ;
wire \reg_rr_d0[2] ;
wire \reg_rr_d0[1] ;
wire \reg_rr_d0[0] ;
wire \reg_sl_d0[5] ;
wire \reg_sl_d0[4] ;
wire \reg_sl_d0[3] ;
wire \reg_sl_d0[2] ;
wire \reg_sl_d0[1] ;
wire \reg_sl_d0[0] ;
wire \reg_wave_length_d0[1] ;
wire \reg_wave_length_d0[0] ;
wire \reg_frequency_count_d0[11] ;
wire \reg_frequency_count_d0[10] ;
wire \reg_frequency_count_d0[9] ;
wire \reg_frequency_count_d0[8] ;
wire \reg_frequency_count_d0[7] ;
wire \reg_frequency_count_d0[6] ;
wire \reg_frequency_count_d0[5] ;
wire \reg_frequency_count_d0[4] ;
wire \reg_frequency_count_d0[3] ;
wire \reg_frequency_count_d0[2] ;
wire \reg_frequency_count_d0[1] ;
wire \reg_frequency_count_d0[0] ;
wire ff_reg_clone_key_a1;
wire ff_reg_clone_key_b1;
wire ff_reg_clone_key_c1;
wire ff_reg_clone_key_d1;
wire \ff_rddata[6] ;
wire \ff_rddata[3] ;
wire \ff_rddata[2] ;
wire \ff_rddata[1] ;
wire \ff_rddata[0] ;
wire ch_a0_key_release;
wire ch_a0_key_off;
wire ch_b0_key_release;
wire ch_b0_key_off;
wire ch_c0_key_release;
wire ch_c0_key_off;
wire ch_d0_key_release;
wire ch_d0_key_off;
wire \ff_rddata[7] ;
wire \ff_rddata[5] ;
wire \ff_rddata[4] ;
wire ext_memory_nactive;
wire \ext_memory_address[20] ;
wire \ext_memory_address[19] ;
wire \ext_memory_address[18] ;
wire \ext_memory_address[17] ;
wire \ext_memory_address[16] ;
wire \ext_memory_address[15] ;
wire \ext_memory_address[14] ;
wire \ext_memory_address[13] ;
wire VCC;
IBUF slot_a_ibuf10075 (
.I(slot_a[0]),
.O(slot_a_3) 
);
IBUF slot_a_ibuf10076 (
.I(slot_a[1]),
.O(slot_a_5) 
);
IBUF slot_a_ibuf10077 (
.I(slot_a[2]),
.O(slot_a_7) 
);
IBUF slot_a_ibuf10078 (
.I(slot_a[3]),
.O(slot_a_9) 
);
IBUF slot_a_ibuf10079 (
.I(slot_a[4]),
.O(slot_a_11) 
);
IBUF slot_a_ibuf10080 (
.I(slot_a[5]),
.O(slot_a_13) 
);
IBUF slot_a_ibuf10081 (
.I(slot_a[6]),
.O(slot_a_15) 
);
IBUF slot_a_ibuf10082 (
.I(slot_a[7]),
.O(slot_a_17) 
);
IBUF slot_a_ibuf10083 (
.I(slot_a[8]),
.O(slot_a_19) 
);
IBUF slot_a_ibuf10084 (
.I(slot_a[9]),
.O(slot_a_21) 
);
IBUF slot_a_ibuf10085 (
.I(slot_a[10]),
.O(slot_a_23) 
);
IBUF slot_a_ibuf10086 (
.I(slot_a[11]),
.O(slot_a_25) 
);
IBUF slot_a_ibuf10087 (
.I(slot_a[12]),
.O(slot_a_27) 
);
IBUF slot_a_ibuf10088 (
.I(slot_a[13]),
.O(slot_a_29) 
);
IBUF slot_a_ibuf10089 (
.I(slot_a[14]),
.O(slot_a_31) 
);
IBUF clk_ibuf10090 (
.I(clk),
.O(clk_3) 
);
IBUF slot_nreset_ibuf10091 (
.I(slot_nreset),
.O(slot_nreset_3) 
);
IBUF slot_nsltsl_ibuf10092 (
.I(slot_nsltsl),
.O(slot_nsltsl_3) 
);
IBUF slot_nmerq_ibuf10093 (
.I(slot_nmerq),
.O(slot_nmerq_3) 
);
IBUF slot_nrd_ibuf10094 (
.I(slot_nrd),
.O(slot_nrd_3) 
);
IBUF slot_nwr_ibuf10095 (
.I(slot_nwr),
.O(slot_nwr_3) 
);
IBUF sw_mono_ibuf10096 (
.I(sw_mono),
.O(sw_mono_3) 
);
IOBUF slot_d_iobuf10097 (
.I(\ff_rddata[0] ),
.OEN(\slot_d[0] ),
.O(slot_d_2),
.IO(slot_d[0]) 
);
IOBUF slot_d_iobuf10099 (
.I(\ff_rddata[1] ),
.OEN(\slot_d[0] ),
.O(slot_d_4),
.IO(slot_d[1]) 
);
IOBUF slot_d_iobuf10101 (
.I(\ff_rddata[2] ),
.OEN(\slot_d[0] ),
.O(slot_d_6),
.IO(slot_d[2]) 
);
IOBUF slot_d_iobuf10103 (
.I(\ff_rddata[3] ),
.OEN(\slot_d[0] ),
.O(slot_d_8),
.IO(slot_d[3]) 
);
IOBUF slot_d_iobuf10105 (
.I(\ff_rddata[4] ),
.OEN(\slot_d[0] ),
.O(slot_d_10),
.IO(slot_d[4]) 
);
IOBUF slot_d_iobuf10107 (
.I(\ff_rddata[5] ),
.OEN(\slot_d[0] ),
.O(slot_d_12),
.IO(slot_d[5]) 
);
IOBUF slot_d_iobuf10109 (
.I(\ff_rddata[6] ),
.OEN(\slot_d[0] ),
.O(slot_d_14),
.IO(slot_d[6]) 
);
IOBUF slot_d_iobuf10111 (
.I(\ff_rddata[7] ),
.OEN(\slot_d[0] ),
.O(slot_d_16),
.IO(slot_d[7]) 
);
GND GND_ins10113 (
.G(GND) 
);
TBUF slot_nint_ins10114 (
.I(GND),
.OEN(nint),
.O(slot_nint) 
);
OBUF mem_a_obuf10190 (
.I(\ext_memory_address[13] ),
.O(mem_a[0]) 
);
OBUF mem_a_obuf10191 (
.I(\ext_memory_address[14] ),
.O(mem_a[1]) 
);
OBUF mem_a_obuf10192 (
.I(\ext_memory_address[15] ),
.O(mem_a[2]) 
);
OBUF mem_a_obuf10193 (
.I(\ext_memory_address[16] ),
.O(mem_a[3]) 
);
OBUF mem_a_obuf10194 (
.I(\ext_memory_address[17] ),
.O(mem_a[4]) 
);
OBUF mem_a_obuf10195 (
.I(\ext_memory_address[18] ),
.O(mem_a[5]) 
);
OBUF mem_a_obuf10196 (
.I(\ext_memory_address[19] ),
.O(mem_a[6]) 
);
OBUF mem_a_obuf10197 (
.I(\ext_memory_address[20] ),
.O(mem_a[7]) 
);
OBUF left_out_obuf10198 (
.I(\left_out[0]_3 ),
.O(left_out[0]) 
);
OBUF left_out_obuf10199 (
.I(\left_out[1]_3 ),
.O(left_out[1]) 
);
OBUF left_out_obuf10200 (
.I(\left_out[2]_3 ),
.O(left_out[2]) 
);
OBUF left_out_obuf10201 (
.I(\left_out[3]_3 ),
.O(left_out[3]) 
);
OBUF left_out_obuf10202 (
.I(\left_out[4]_3 ),
.O(left_out[4]) 
);
OBUF left_out_obuf10203 (
.I(\left_out[5]_3 ),
.O(left_out[5]) 
);
OBUF left_out_obuf10204 (
.I(\left_out[6]_3 ),
.O(left_out[6]) 
);
OBUF left_out_obuf10205 (
.I(\left_out[7]_3 ),
.O(left_out[7]) 
);
OBUF left_out_obuf10206 (
.I(\left_out[8]_3 ),
.O(left_out[8]) 
);
OBUF left_out_obuf10207 (
.I(\left_out[9]_3 ),
.O(left_out[9]) 
);
OBUF left_out_obuf10208 (
.I(\left_out[10]_3 ),
.O(left_out[10]) 
);
OBUF left_out_obuf10209 (
.I(\left_out[11]_3 ),
.O(left_out[11]) 
);
OBUF right_out_obuf10210 (
.I(\right_out[0]_3 ),
.O(right_out[0]) 
);
OBUF right_out_obuf10211 (
.I(\right_out[1]_3 ),
.O(right_out[1]) 
);
OBUF right_out_obuf10212 (
.I(\right_out[2]_3 ),
.O(right_out[2]) 
);
OBUF right_out_obuf10213 (
.I(\right_out[3]_3 ),
.O(right_out[3]) 
);
OBUF right_out_obuf10214 (
.I(\right_out[4]_3 ),
.O(right_out[4]) 
);
OBUF right_out_obuf10215 (
.I(\right_out[5]_3 ),
.O(right_out[5]) 
);
OBUF right_out_obuf10216 (
.I(\right_out[6]_3 ),
.O(right_out[6]) 
);
OBUF right_out_obuf10217 (
.I(\right_out[7]_3 ),
.O(right_out[7]) 
);
OBUF right_out_obuf10218 (
.I(\right_out[8]_3 ),
.O(right_out[8]) 
);
OBUF right_out_obuf10219 (
.I(\right_out[9]_3 ),
.O(right_out[9]) 
);
OBUF right_out_obuf10220 (
.I(\right_out[10]_3 ),
.O(right_out[10]) 
);
OBUF right_out_obuf10221 (
.I(\right_out[11]_3 ),
.O(right_out[11]) 
);
OBUF mem_ncs_obuf10222 (
.I(mem_ncs_6),
.O(mem_ncs) 
);
DFFP ff_nwr1_ins11357 (
.D(slot_nwr_3),
.CLK(clk_3),
.PRESET(n84),
.Q(ff_nwr1) 
);
DFFP ff_nrd2_ins11358 (
.D(ff_nrd1),
.CLK(clk_3),
.PRESET(n84),
.Q(ff_nrd2) 
);
DFFP ff_nwr2_ins11359 (
.D(ff_nwr1),
.CLK(clk_3),
.PRESET(n84),
.Q(ff_nwr2) 
);
DFFP ff_nrd1_ins11360 (
.D(slot_nrd_3),
.CLK(clk_3),
.PRESET(n84),
.Q(ff_nrd1) 
);
ALU \w_mono_out[0]_1_ins14747  (
.I0(\ff_left_out[0] ),
.I1(\ff_right_out[0] ),
.I3(GND),
.CIN(GND),
.SUM(\w_mono_out[0]_1 ),
.COUT(\w_mono_out[0]_1_0_COUT ) 
);
defparam \w_mono_out[0]_1_ins14747 .ALU_MODE=0;
ALU \w_mono_out[1]_1_ins14748  (
.I0(\ff_left_out[1] ),
.I1(\ff_right_out[1] ),
.I3(GND),
.CIN(\w_mono_out[0]_1_0_COUT ),
.SUM(\w_mono_out[1]_1 ),
.COUT(\w_mono_out[1]_1_0_COUT ) 
);
defparam \w_mono_out[1]_1_ins14748 .ALU_MODE=0;
ALU \w_mono_out[2]_1_ins14749  (
.I0(\ff_left_out[2] ),
.I1(\ff_right_out[2] ),
.I3(GND),
.CIN(\w_mono_out[1]_1_0_COUT ),
.SUM(\w_mono_out[2]_1 ),
.COUT(\w_mono_out[2]_1_0_COUT ) 
);
defparam \w_mono_out[2]_1_ins14749 .ALU_MODE=0;
ALU \w_mono_out[3]_1_ins14750  (
.I0(\ff_left_out[3] ),
.I1(\ff_right_out[3] ),
.I3(GND),
.CIN(\w_mono_out[2]_1_0_COUT ),
.SUM(\w_mono_out[3]_1 ),
.COUT(\w_mono_out[3]_1_0_COUT ) 
);
defparam \w_mono_out[3]_1_ins14750 .ALU_MODE=0;
ALU \w_mono_out[4]_1_ins14751  (
.I0(\ff_left_out[4] ),
.I1(\ff_right_out[4] ),
.I3(GND),
.CIN(\w_mono_out[3]_1_0_COUT ),
.SUM(\w_mono_out[4]_1 ),
.COUT(\w_mono_out[4]_1_0_COUT ) 
);
defparam \w_mono_out[4]_1_ins14751 .ALU_MODE=0;
ALU \w_mono_out[5]_1_ins14752  (
.I0(\ff_left_out[5] ),
.I1(\ff_right_out[5] ),
.I3(GND),
.CIN(\w_mono_out[4]_1_0_COUT ),
.SUM(\w_mono_out[5]_1 ),
.COUT(\w_mono_out[5]_1_0_COUT ) 
);
defparam \w_mono_out[5]_1_ins14752 .ALU_MODE=0;
ALU \w_mono_out[6]_1_ins14753  (
.I0(\ff_left_out[6] ),
.I1(\ff_right_out[6] ),
.I3(GND),
.CIN(\w_mono_out[5]_1_0_COUT ),
.SUM(\w_mono_out[6]_1 ),
.COUT(\w_mono_out[6]_1_0_COUT ) 
);
defparam \w_mono_out[6]_1_ins14753 .ALU_MODE=0;
ALU \w_mono_out[7]_1_ins14754  (
.I0(\ff_left_out[7] ),
.I1(\ff_right_out[7] ),
.I3(GND),
.CIN(\w_mono_out[6]_1_0_COUT ),
.SUM(\w_mono_out[7]_1 ),
.COUT(\w_mono_out[7]_1_0_COUT ) 
);
defparam \w_mono_out[7]_1_ins14754 .ALU_MODE=0;
ALU \w_mono_out[8]_1_ins14755  (
.I0(\ff_left_out[8] ),
.I1(\ff_right_out[8] ),
.I3(GND),
.CIN(\w_mono_out[7]_1_0_COUT ),
.SUM(\w_mono_out[8]_1 ),
.COUT(\w_mono_out[8]_1_0_COUT ) 
);
defparam \w_mono_out[8]_1_ins14755 .ALU_MODE=0;
ALU \w_mono_out[9]_1_ins14756  (
.I0(\ff_left_out[9] ),
.I1(\ff_right_out[9] ),
.I3(GND),
.CIN(\w_mono_out[8]_1_0_COUT ),
.SUM(\w_mono_out[9]_1 ),
.COUT(\w_mono_out[9]_1_0_COUT ) 
);
defparam \w_mono_out[9]_1_ins14756 .ALU_MODE=0;
ALU \w_mono_out[10]_1_ins14757  (
.I0(\ff_left_out[10] ),
.I1(\ff_right_out[10] ),
.I3(GND),
.CIN(\w_mono_out[9]_1_0_COUT ),
.SUM(\w_mono_out[10]_1 ),
.COUT(\w_mono_out[10]_1_0_COUT ) 
);
defparam \w_mono_out[10]_1_ins14757 .ALU_MODE=0;
ALU \w_mono_out[11]_1_ins14758  (
.I0(\ff_left_out[11] ),
.I1(\ff_right_out[11] ),
.I3(GND),
.CIN(\w_mono_out[10]_1_0_COUT ),
.SUM(\w_mono_out[11]_1 ),
.COUT(\w_mono_out[11]_1_0_COUT ) 
);
defparam \w_mono_out[11]_1_ins14758 .ALU_MODE=0;
LUT3 \left_out[11]_ins15995  (
.I0(\w_mono_out[11]_1_0_COUT ),
.I1(\ff_left_out[11] ),
.I2(sw_mono_3),
.F(\left_out[11]_3 ) 
);
defparam \left_out[11]_ins15995 .INIT=8'hAC;
LUT3 \left_out[10]_ins15996  (
.I0(\ff_left_out[10] ),
.I1(\w_mono_out[11]_1 ),
.I2(sw_mono_3),
.F(\left_out[10]_3 ) 
);
defparam \left_out[10]_ins15996 .INIT=8'hCA;
LUT3 \left_out[9]_ins15997  (
.I0(\ff_left_out[9] ),
.I1(\w_mono_out[10]_1 ),
.I2(sw_mono_3),
.F(\left_out[9]_3 ) 
);
defparam \left_out[9]_ins15997 .INIT=8'hCA;
LUT3 \left_out[8]_ins15998  (
.I0(\ff_left_out[8] ),
.I1(\w_mono_out[9]_1 ),
.I2(sw_mono_3),
.F(\left_out[8]_3 ) 
);
defparam \left_out[8]_ins15998 .INIT=8'hCA;
LUT3 \left_out[7]_ins15999  (
.I0(\ff_left_out[7] ),
.I1(\w_mono_out[8]_1 ),
.I2(sw_mono_3),
.F(\left_out[7]_3 ) 
);
defparam \left_out[7]_ins15999 .INIT=8'hCA;
LUT3 \left_out[6]_ins16000  (
.I0(\ff_left_out[6] ),
.I1(\w_mono_out[7]_1 ),
.I2(sw_mono_3),
.F(\left_out[6]_3 ) 
);
defparam \left_out[6]_ins16000 .INIT=8'hCA;
LUT3 \left_out[5]_ins16001  (
.I0(\ff_left_out[5] ),
.I1(\w_mono_out[6]_1 ),
.I2(sw_mono_3),
.F(\left_out[5]_3 ) 
);
defparam \left_out[5]_ins16001 .INIT=8'hCA;
LUT3 \left_out[4]_ins16002  (
.I0(\ff_left_out[4] ),
.I1(\w_mono_out[5]_1 ),
.I2(sw_mono_3),
.F(\left_out[4]_3 ) 
);
defparam \left_out[4]_ins16002 .INIT=8'hCA;
LUT3 \left_out[3]_ins16003  (
.I0(\ff_left_out[3] ),
.I1(\w_mono_out[4]_1 ),
.I2(sw_mono_3),
.F(\left_out[3]_3 ) 
);
defparam \left_out[3]_ins16003 .INIT=8'hCA;
LUT3 \left_out[2]_ins16004  (
.I0(\ff_left_out[2] ),
.I1(\w_mono_out[3]_1 ),
.I2(sw_mono_3),
.F(\left_out[2]_3 ) 
);
defparam \left_out[2]_ins16004 .INIT=8'hCA;
LUT3 \left_out[1]_ins16005  (
.I0(\ff_left_out[1] ),
.I1(\w_mono_out[2]_1 ),
.I2(sw_mono_3),
.F(\left_out[1]_3 ) 
);
defparam \left_out[1]_ins16005 .INIT=8'hCA;
LUT3 \left_out[0]_ins16006  (
.I0(\ff_left_out[0] ),
.I1(\w_mono_out[1]_1 ),
.I2(sw_mono_3),
.F(\left_out[0]_3 ) 
);
defparam \left_out[0]_ins16006 .INIT=8'hCA;
LUT3 \right_out[11]_ins16007  (
.I0(\ff_right_out[11] ),
.I1(\w_mono_out[11]_1_0_COUT ),
.I2(sw_mono_3),
.F(\right_out[11]_3 ) 
);
defparam \right_out[11]_ins16007 .INIT=8'hCA;
LUT3 \right_out[10]_ins16008  (
.I0(\ff_right_out[10] ),
.I1(\w_mono_out[11]_1 ),
.I2(sw_mono_3),
.F(\right_out[10]_3 ) 
);
defparam \right_out[10]_ins16008 .INIT=8'hCA;
LUT3 \right_out[9]_ins16009  (
.I0(\ff_right_out[9] ),
.I1(\w_mono_out[10]_1 ),
.I2(sw_mono_3),
.F(\right_out[9]_3 ) 
);
defparam \right_out[9]_ins16009 .INIT=8'hCA;
LUT3 \right_out[8]_ins16010  (
.I0(\ff_right_out[8] ),
.I1(\w_mono_out[9]_1 ),
.I2(sw_mono_3),
.F(\right_out[8]_3 ) 
);
defparam \right_out[8]_ins16010 .INIT=8'hCA;
LUT3 \right_out[7]_ins16011  (
.I0(\ff_right_out[7] ),
.I1(\w_mono_out[8]_1 ),
.I2(sw_mono_3),
.F(\right_out[7]_3 ) 
);
defparam \right_out[7]_ins16011 .INIT=8'hCA;
LUT3 \right_out[6]_ins16012  (
.I0(\ff_right_out[6] ),
.I1(\w_mono_out[7]_1 ),
.I2(sw_mono_3),
.F(\right_out[6]_3 ) 
);
defparam \right_out[6]_ins16012 .INIT=8'hCA;
LUT3 \right_out[5]_ins16013  (
.I0(\ff_right_out[5] ),
.I1(\w_mono_out[6]_1 ),
.I2(sw_mono_3),
.F(\right_out[5]_3 ) 
);
defparam \right_out[5]_ins16013 .INIT=8'hCA;
LUT3 \right_out[4]_ins16014  (
.I0(\ff_right_out[4] ),
.I1(\w_mono_out[5]_1 ),
.I2(sw_mono_3),
.F(\right_out[4]_3 ) 
);
defparam \right_out[4]_ins16014 .INIT=8'hCA;
LUT3 \right_out[3]_ins16015  (
.I0(\ff_right_out[3] ),
.I1(\w_mono_out[4]_1 ),
.I2(sw_mono_3),
.F(\right_out[3]_3 ) 
);
defparam \right_out[3]_ins16015 .INIT=8'hCA;
LUT3 \right_out[2]_ins16016  (
.I0(\ff_right_out[2] ),
.I1(\w_mono_out[3]_1 ),
.I2(sw_mono_3),
.F(\right_out[2]_3 ) 
);
defparam \right_out[2]_ins16016 .INIT=8'hCA;
LUT3 \right_out[1]_ins16017  (
.I0(\ff_right_out[1] ),
.I1(\w_mono_out[2]_1 ),
.I2(sw_mono_3),
.F(\right_out[1]_3 ) 
);
defparam \right_out[1]_ins16017 .INIT=8'hCA;
LUT3 \right_out[0]_ins16018  (
.I0(\ff_right_out[0] ),
.I1(\w_mono_out[1]_1 ),
.I2(sw_mono_3),
.F(\right_out[0]_3 ) 
);
defparam \right_out[0]_ins16018 .INIT=8'hCA;
LUT4 w_rdreq_ins16019 (
.I0(slot_nsltsl_3),
.I1(slot_nmerq_3),
.I2(ff_nrd1),
.I3(ff_nrd2),
.F(w_rdreq) 
);
defparam w_rdreq_ins16019.INIT=16'h0100;
LUT2 mem_ncs_ins16020 (
.I0(slot_nsltsl_3),
.I1(ext_memory_nactive),
.F(mem_ncs_6) 
);
defparam mem_ncs_ins16020.INIT=4'hE;
LUT3 \slot_d[0]_ins16835  (
.I0(slot_nsltsl_3),
.I1(slot_nrd_3),
.I2(ext_memory_nactive),
.F(\slot_d[0] ) 
);
defparam \slot_d[0]_ins16835 .INIT=8'hEF;
INV n84_ins18239 (
.I(slot_nreset_3),
.O(n84) 
);
u_wts_core u_wts_core (
.clk_3(clk_3),
.n84(n84),
.slot_d_14(slot_d_14),
.slot_d_12(slot_d_12),
.slot_d_10(slot_d_10),
.slot_d_16(slot_d_16),
.slot_d_8(slot_d_8),
.slot_d_6(slot_d_6),
.slot_d_4(slot_d_4),
.slot_d_2(slot_d_2),
.slot_a_11(slot_a_11),
.slot_a_9(slot_a_9),
.slot_a_7(slot_a_7),
.slot_a_5(slot_a_5),
.slot_a_3(slot_a_3),
.w_rdreq(w_rdreq),
.slot_a_29(slot_a_29),
.slot_a_31(slot_a_31),
.slot_a_15(slot_a_15),
.slot_a_13(slot_a_13),
.slot_a_23(slot_a_23),
.slot_a_21(slot_a_21),
.slot_a_25(slot_a_25),
.slot_a_17(slot_a_17),
.ff_nrd2(ff_nrd2),
.slot_nsltsl_3(slot_nsltsl_3),
.ff_nwr1(ff_nwr1),
.slot_nmerq_3(slot_nmerq_3),
.ff_nwr2(ff_nwr2),
.slot_a_27(slot_a_27),
.slot_a_19(slot_a_19),
.\ff_sram_id[3] (\ff_sram_id[3] ),
.\ff_active[2] (\ff_active[2] ),
.\ff_active[1] (\ff_active[1] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_left_out[10] (\ff_left_out[10] ),
.\ff_left_out[9] (\ff_left_out[9] ),
.\ff_left_out[8] (\ff_left_out[8] ),
.\ff_left_out[7] (\ff_left_out[7] ),
.\ff_left_out[6] (\ff_left_out[6] ),
.\ff_left_out[5] (\ff_left_out[5] ),
.\ff_left_out[4] (\ff_left_out[4] ),
.\ff_left_out[3] (\ff_left_out[3] ),
.\ff_left_out[2] (\ff_left_out[2] ),
.\ff_left_out[1] (\ff_left_out[1] ),
.\ff_left_out[0] (\ff_left_out[0] ),
.\ff_right_out[11] (\ff_right_out[11] ),
.\ff_right_out[10] (\ff_right_out[10] ),
.\ff_right_out[9] (\ff_right_out[9] ),
.\ff_right_out[8] (\ff_right_out[8] ),
.\ff_right_out[7] (\ff_right_out[7] ),
.\ff_right_out[6] (\ff_right_out[6] ),
.\ff_right_out[5] (\ff_right_out[5] ),
.\ff_right_out[4] (\ff_right_out[4] ),
.\ff_right_out[3] (\ff_right_out[3] ),
.\ff_right_out[2] (\ff_right_out[2] ),
.\ff_right_out[1] (\ff_right_out[1] ),
.\ff_right_out[0] (\ff_right_out[0] ),
.\ff_left_out[11] (\ff_left_out[11] ),
.\w_sram_a0[4] (\w_sram_a0[4] ),
.\w_sram_a1[4] (\w_sram_a1[4] ),
.\w_sram_a1[3] (\w_sram_a1[3] ),
.\w_sram_a1[2] (\w_sram_a1[2] ),
.\w_sram_a1[1] (\w_sram_a1[1] ),
.\w_sram_a1[0] (\w_sram_a1[0] ),
.\timer1_address[1] (\timer1_address[1] ),
.\timer1_address[1]_11 (\timer1_address[1]_11 ),
.\timer1_address[0] (\timer1_address[0] ),
.\timer1_address[0]_11 (\timer1_address[0]_11 ),
.o(o),
.o_603(o_603),
.o_609(o_609),
.o_611(o_611),
.\w_state_out[1] (\w_state_out[1] ),
.\w_state_out[2] (\w_state_out[2] ),
.n3(n3),
.n3_17(n3_17),
.n3_19(n3_19),
.n3_21(n3_21),
.n3_23(n3_23),
.n3_25(n3_25),
.n3_27(n3_27),
.o_15(o_15),
.o_17(o_17),
.o_19(o_19),
.o_21(o_21),
.o_23(o_23),
.o_25(o_25),
.o_27(o_27),
.o_29(o_29),
.\w_state_out[1]_5 (\w_state_out[1]_5 ),
.\w_state_out[2]_5 (\w_state_out[2]_5 ),
.\w_state_out[0] (\w_state_out[0] ),
.n1(n1),
.n2(n2),
.n3_15(n3_15),
.n3_17_0(n3_17_0),
.n3_19_1(n3_19_1),
.n3_21_2(n3_21_2),
.n3_23_3(n3_23_3),
.n3_25_4(n3_25_4),
.n3_27_5(n3_27_5),
.o_17_6(o_17_6),
.o_19_7(o_19_7),
.o_21_8(o_21_8),
.o_23_9(o_23_9),
.o_25_10(o_25_10),
.o_27_11(o_27_11),
.o_31(o_31),
.\wave_address_out[5] (\wave_address_out[5] ),
.\wave_address_out[6] (\wave_address_out[6] ),
.\wave_address_out[4] (\wave_address_out[4] ),
.\frequency_count_out[6] (\frequency_count_out[6] ),
.\wave_address_out[5]_7 (\wave_address_out[5]_7 ),
.\wave_address_out[6]_7 (\wave_address_out[6]_7 ),
.\frequency_count_out[11] (\frequency_count_out[11] ),
.\wave_address_out[0] (\wave_address_out[0] ),
.ram_array(ram_array),
.ram_array_4_DO1(ram_array_4_DO1),
.ram_array_4_DO2(ram_array_4_DO2),
.ram_array_4_DO3(ram_array_4_DO3),
.ram_array_4_DO4(ram_array_4_DO4),
.ram_array_4_DO5(ram_array_4_DO5),
.ram_array_4_DO6(ram_array_4_DO6),
.ram_array_4_DO7(ram_array_4_DO7),
.ram_array_5(ram_array_5),
.ram_array_4_DO1_0(ram_array_4_DO1_0),
.ram_array_4_DO2_0(ram_array_4_DO2_0),
.ram_array_4_DO3_0(ram_array_4_DO3_0),
.ram_array_4_DO4_0(ram_array_4_DO4_0),
.ram_array_4_DO5_0(ram_array_4_DO5_0),
.ram_array_4_DO6_0(ram_array_4_DO6_0),
.ram_array_4_DO7_0(ram_array_4_DO7_0),
.\ff_noise[17] (\ff_noise[17] ),
.\ff_noise[17]_3 (\ff_noise[17]_3 ),
.\ff_noise[17]_3_12 (\ff_noise[17]_3_12 ),
.\ff_noise[17]_3_13 (\ff_noise[17]_3_13 ),
.ff_nint2(ff_nint2),
.ff_nint1(ff_nint1),
.nint(nint),
.n55(n55),
.\reg_noise_sel_a0[1] (\reg_noise_sel_a0[1] ),
.\reg_noise_sel_a0[0] (\reg_noise_sel_a0[0] ),
.\reg_ar_a0[7] (\reg_ar_a0[7] ),
.\reg_ar_a0[6] (\reg_ar_a0[6] ),
.\reg_ar_a0[5] (\reg_ar_a0[5] ),
.\reg_ar_a0[4] (\reg_ar_a0[4] ),
.\reg_ar_a0[3] (\reg_ar_a0[3] ),
.\reg_ar_a0[2] (\reg_ar_a0[2] ),
.\reg_ar_a0[1] (\reg_ar_a0[1] ),
.\reg_ar_a0[0] (\reg_ar_a0[0] ),
.\reg_dr_a0[7] (\reg_dr_a0[7] ),
.\reg_dr_a0[6] (\reg_dr_a0[6] ),
.\reg_dr_a0[5] (\reg_dr_a0[5] ),
.\reg_dr_a0[4] (\reg_dr_a0[4] ),
.\reg_dr_a0[3] (\reg_dr_a0[3] ),
.\reg_dr_a0[2] (\reg_dr_a0[2] ),
.\reg_dr_a0[1] (\reg_dr_a0[1] ),
.\reg_dr_a0[0] (\reg_dr_a0[0] ),
.\reg_sr_a0[7] (\reg_sr_a0[7] ),
.\reg_sr_a0[6] (\reg_sr_a0[6] ),
.\reg_sr_a0[5] (\reg_sr_a0[5] ),
.\reg_sr_a0[4] (\reg_sr_a0[4] ),
.\reg_sr_a0[3] (\reg_sr_a0[3] ),
.\reg_sr_a0[2] (\reg_sr_a0[2] ),
.\reg_sr_a0[1] (\reg_sr_a0[1] ),
.\reg_sr_a0[0] (\reg_sr_a0[0] ),
.\reg_rr_a0[7] (\reg_rr_a0[7] ),
.\reg_rr_a0[6] (\reg_rr_a0[6] ),
.\reg_rr_a0[5] (\reg_rr_a0[5] ),
.\reg_rr_a0[4] (\reg_rr_a0[4] ),
.\reg_rr_a0[3] (\reg_rr_a0[3] ),
.\reg_rr_a0[2] (\reg_rr_a0[2] ),
.\reg_rr_a0[1] (\reg_rr_a0[1] ),
.\reg_rr_a0[0] (\reg_rr_a0[0] ),
.\reg_sl_a0[5] (\reg_sl_a0[5] ),
.\reg_sl_a0[4] (\reg_sl_a0[4] ),
.\reg_sl_a0[3] (\reg_sl_a0[3] ),
.\reg_sl_a0[2] (\reg_sl_a0[2] ),
.\reg_sl_a0[1] (\reg_sl_a0[1] ),
.\reg_sl_a0[0] (\reg_sl_a0[0] ),
.\reg_wave_length_a0[1] (\reg_wave_length_a0[1] ),
.\reg_wave_length_a0[0] (\reg_wave_length_a0[0] ),
.\reg_frequency_count_a0[11] (\reg_frequency_count_a0[11] ),
.\reg_frequency_count_a0[10] (\reg_frequency_count_a0[10] ),
.\reg_frequency_count_a0[9] (\reg_frequency_count_a0[9] ),
.\reg_frequency_count_a0[8] (\reg_frequency_count_a0[8] ),
.\reg_frequency_count_a0[7] (\reg_frequency_count_a0[7] ),
.\reg_frequency_count_a0[6] (\reg_frequency_count_a0[6] ),
.\reg_frequency_count_a0[5] (\reg_frequency_count_a0[5] ),
.\reg_frequency_count_a0[4] (\reg_frequency_count_a0[4] ),
.\reg_frequency_count_a0[3] (\reg_frequency_count_a0[3] ),
.\reg_frequency_count_a0[2] (\reg_frequency_count_a0[2] ),
.\reg_frequency_count_a0[1] (\reg_frequency_count_a0[1] ),
.\reg_frequency_count_a0[0] (\reg_frequency_count_a0[0] ),
.\reg_noise_sel_b0[1] (\reg_noise_sel_b0[1] ),
.\reg_noise_sel_b0[0] (\reg_noise_sel_b0[0] ),
.\reg_ar_b0[7] (\reg_ar_b0[7] ),
.\reg_ar_b0[6] (\reg_ar_b0[6] ),
.\reg_ar_b0[5] (\reg_ar_b0[5] ),
.\reg_ar_b0[4] (\reg_ar_b0[4] ),
.\reg_ar_b0[3] (\reg_ar_b0[3] ),
.\reg_ar_b0[2] (\reg_ar_b0[2] ),
.\reg_ar_b0[1] (\reg_ar_b0[1] ),
.\reg_ar_b0[0] (\reg_ar_b0[0] ),
.\reg_dr_b0[7] (\reg_dr_b0[7] ),
.\reg_dr_b0[6] (\reg_dr_b0[6] ),
.\reg_dr_b0[5] (\reg_dr_b0[5] ),
.\reg_dr_b0[4] (\reg_dr_b0[4] ),
.\reg_dr_b0[3] (\reg_dr_b0[3] ),
.\reg_dr_b0[2] (\reg_dr_b0[2] ),
.\reg_dr_b0[1] (\reg_dr_b0[1] ),
.\reg_dr_b0[0] (\reg_dr_b0[0] ),
.\reg_sr_b0[7] (\reg_sr_b0[7] ),
.\reg_sr_b0[6] (\reg_sr_b0[6] ),
.\reg_sr_b0[5] (\reg_sr_b0[5] ),
.\reg_sr_b0[4] (\reg_sr_b0[4] ),
.\reg_sr_b0[3] (\reg_sr_b0[3] ),
.\reg_sr_b0[2] (\reg_sr_b0[2] ),
.\reg_sr_b0[1] (\reg_sr_b0[1] ),
.\reg_sr_b0[0] (\reg_sr_b0[0] ),
.\reg_rr_b0[7] (\reg_rr_b0[7] ),
.\reg_rr_b0[6] (\reg_rr_b0[6] ),
.\reg_rr_b0[5] (\reg_rr_b0[5] ),
.\reg_rr_b0[4] (\reg_rr_b0[4] ),
.\reg_rr_b0[3] (\reg_rr_b0[3] ),
.\reg_rr_b0[2] (\reg_rr_b0[2] ),
.\reg_rr_b0[1] (\reg_rr_b0[1] ),
.\reg_rr_b0[0] (\reg_rr_b0[0] ),
.\reg_sl_b0[5] (\reg_sl_b0[5] ),
.\reg_sl_b0[4] (\reg_sl_b0[4] ),
.\reg_sl_b0[3] (\reg_sl_b0[3] ),
.\reg_sl_b0[2] (\reg_sl_b0[2] ),
.\reg_sl_b0[1] (\reg_sl_b0[1] ),
.\reg_sl_b0[0] (\reg_sl_b0[0] ),
.\reg_wave_length_b0[1] (\reg_wave_length_b0[1] ),
.\reg_wave_length_b0[0] (\reg_wave_length_b0[0] ),
.\reg_frequency_count_b0[11] (\reg_frequency_count_b0[11] ),
.\reg_frequency_count_b0[10] (\reg_frequency_count_b0[10] ),
.\reg_frequency_count_b0[9] (\reg_frequency_count_b0[9] ),
.\reg_frequency_count_b0[8] (\reg_frequency_count_b0[8] ),
.\reg_frequency_count_b0[7] (\reg_frequency_count_b0[7] ),
.\reg_frequency_count_b0[6] (\reg_frequency_count_b0[6] ),
.\reg_frequency_count_b0[5] (\reg_frequency_count_b0[5] ),
.\reg_frequency_count_b0[4] (\reg_frequency_count_b0[4] ),
.\reg_frequency_count_b0[3] (\reg_frequency_count_b0[3] ),
.\reg_frequency_count_b0[2] (\reg_frequency_count_b0[2] ),
.\reg_frequency_count_b0[1] (\reg_frequency_count_b0[1] ),
.\reg_frequency_count_b0[0] (\reg_frequency_count_b0[0] ),
.\reg_noise_sel_c0[1] (\reg_noise_sel_c0[1] ),
.\reg_noise_sel_c0[0] (\reg_noise_sel_c0[0] ),
.\reg_ar_c0[7] (\reg_ar_c0[7] ),
.\reg_ar_c0[6] (\reg_ar_c0[6] ),
.\reg_ar_c0[5] (\reg_ar_c0[5] ),
.\reg_ar_c0[4] (\reg_ar_c0[4] ),
.\reg_ar_c0[3] (\reg_ar_c0[3] ),
.\reg_ar_c0[2] (\reg_ar_c0[2] ),
.\reg_ar_c0[1] (\reg_ar_c0[1] ),
.\reg_ar_c0[0] (\reg_ar_c0[0] ),
.\reg_dr_c0[7] (\reg_dr_c0[7] ),
.\reg_dr_c0[6] (\reg_dr_c0[6] ),
.\reg_dr_c0[5] (\reg_dr_c0[5] ),
.\reg_dr_c0[4] (\reg_dr_c0[4] ),
.\reg_dr_c0[3] (\reg_dr_c0[3] ),
.\reg_dr_c0[2] (\reg_dr_c0[2] ),
.\reg_dr_c0[1] (\reg_dr_c0[1] ),
.\reg_dr_c0[0] (\reg_dr_c0[0] ),
.\reg_sr_c0[7] (\reg_sr_c0[7] ),
.\reg_sr_c0[6] (\reg_sr_c0[6] ),
.\reg_sr_c0[5] (\reg_sr_c0[5] ),
.\reg_sr_c0[4] (\reg_sr_c0[4] ),
.\reg_sr_c0[3] (\reg_sr_c0[3] ),
.\reg_sr_c0[2] (\reg_sr_c0[2] ),
.\reg_sr_c0[1] (\reg_sr_c0[1] ),
.\reg_sr_c0[0] (\reg_sr_c0[0] ),
.\reg_rr_c0[7] (\reg_rr_c0[7] ),
.\reg_rr_c0[6] (\reg_rr_c0[6] ),
.\reg_rr_c0[5] (\reg_rr_c0[5] ),
.\reg_rr_c0[4] (\reg_rr_c0[4] ),
.\reg_rr_c0[3] (\reg_rr_c0[3] ),
.\reg_rr_c0[2] (\reg_rr_c0[2] ),
.\reg_rr_c0[1] (\reg_rr_c0[1] ),
.\reg_rr_c0[0] (\reg_rr_c0[0] ),
.\reg_sl_c0[5] (\reg_sl_c0[5] ),
.\reg_sl_c0[4] (\reg_sl_c0[4] ),
.\reg_sl_c0[3] (\reg_sl_c0[3] ),
.\reg_sl_c0[2] (\reg_sl_c0[2] ),
.\reg_sl_c0[1] (\reg_sl_c0[1] ),
.\reg_sl_c0[0] (\reg_sl_c0[0] ),
.\reg_wave_length_c0[1] (\reg_wave_length_c0[1] ),
.\reg_wave_length_c0[0] (\reg_wave_length_c0[0] ),
.\reg_frequency_count_c0[11] (\reg_frequency_count_c0[11] ),
.\reg_frequency_count_c0[10] (\reg_frequency_count_c0[10] ),
.\reg_frequency_count_c0[9] (\reg_frequency_count_c0[9] ),
.\reg_frequency_count_c0[8] (\reg_frequency_count_c0[8] ),
.\reg_frequency_count_c0[7] (\reg_frequency_count_c0[7] ),
.\reg_frequency_count_c0[6] (\reg_frequency_count_c0[6] ),
.\reg_frequency_count_c0[5] (\reg_frequency_count_c0[5] ),
.\reg_frequency_count_c0[4] (\reg_frequency_count_c0[4] ),
.\reg_frequency_count_c0[3] (\reg_frequency_count_c0[3] ),
.\reg_frequency_count_c0[2] (\reg_frequency_count_c0[2] ),
.\reg_frequency_count_c0[1] (\reg_frequency_count_c0[1] ),
.\reg_frequency_count_c0[0] (\reg_frequency_count_c0[0] ),
.\reg_noise_sel_d0[1] (\reg_noise_sel_d0[1] ),
.\reg_noise_sel_d0[0] (\reg_noise_sel_d0[0] ),
.\reg_dr_d0[7] (\reg_dr_d0[7] ),
.\reg_dr_d0[6] (\reg_dr_d0[6] ),
.\reg_dr_d0[5] (\reg_dr_d0[5] ),
.\reg_dr_d0[4] (\reg_dr_d0[4] ),
.\reg_dr_d0[3] (\reg_dr_d0[3] ),
.\reg_dr_d0[2] (\reg_dr_d0[2] ),
.\reg_dr_d0[1] (\reg_dr_d0[1] ),
.\reg_dr_d0[0] (\reg_dr_d0[0] ),
.\reg_sr_d0[7] (\reg_sr_d0[7] ),
.\reg_sr_d0[6] (\reg_sr_d0[6] ),
.\reg_sr_d0[5] (\reg_sr_d0[5] ),
.\reg_sr_d0[4] (\reg_sr_d0[4] ),
.\reg_sr_d0[3] (\reg_sr_d0[3] ),
.\reg_sr_d0[2] (\reg_sr_d0[2] ),
.\reg_sr_d0[1] (\reg_sr_d0[1] ),
.\reg_sr_d0[0] (\reg_sr_d0[0] ),
.\reg_rr_d0[7] (\reg_rr_d0[7] ),
.\reg_rr_d0[6] (\reg_rr_d0[6] ),
.\reg_rr_d0[5] (\reg_rr_d0[5] ),
.\reg_rr_d0[4] (\reg_rr_d0[4] ),
.\reg_rr_d0[3] (\reg_rr_d0[3] ),
.\reg_rr_d0[2] (\reg_rr_d0[2] ),
.\reg_rr_d0[1] (\reg_rr_d0[1] ),
.\reg_rr_d0[0] (\reg_rr_d0[0] ),
.\reg_sl_d0[5] (\reg_sl_d0[5] ),
.\reg_sl_d0[4] (\reg_sl_d0[4] ),
.\reg_sl_d0[3] (\reg_sl_d0[3] ),
.\reg_sl_d0[2] (\reg_sl_d0[2] ),
.\reg_sl_d0[1] (\reg_sl_d0[1] ),
.\reg_sl_d0[0] (\reg_sl_d0[0] ),
.\reg_wave_length_d0[1] (\reg_wave_length_d0[1] ),
.\reg_wave_length_d0[0] (\reg_wave_length_d0[0] ),
.\reg_frequency_count_d0[11] (\reg_frequency_count_d0[11] ),
.\reg_frequency_count_d0[10] (\reg_frequency_count_d0[10] ),
.\reg_frequency_count_d0[9] (\reg_frequency_count_d0[9] ),
.\reg_frequency_count_d0[8] (\reg_frequency_count_d0[8] ),
.\reg_frequency_count_d0[7] (\reg_frequency_count_d0[7] ),
.\reg_frequency_count_d0[6] (\reg_frequency_count_d0[6] ),
.\reg_frequency_count_d0[5] (\reg_frequency_count_d0[5] ),
.\reg_frequency_count_d0[4] (\reg_frequency_count_d0[4] ),
.\reg_frequency_count_d0[3] (\reg_frequency_count_d0[3] ),
.\reg_frequency_count_d0[2] (\reg_frequency_count_d0[2] ),
.\reg_frequency_count_d0[1] (\reg_frequency_count_d0[1] ),
.\reg_frequency_count_d0[0] (\reg_frequency_count_d0[0] ),
.ff_reg_clone_key_a1(ff_reg_clone_key_a1),
.ff_reg_clone_key_b1(ff_reg_clone_key_b1),
.ff_reg_clone_key_c1(ff_reg_clone_key_c1),
.ff_reg_clone_key_d1(ff_reg_clone_key_d1),
.\ff_rddata[6] (\ff_rddata[6] ),
.\ff_rddata[3] (\ff_rddata[3] ),
.\ff_rddata[2] (\ff_rddata[2] ),
.\ff_rddata[1] (\ff_rddata[1] ),
.\ff_rddata[0] (\ff_rddata[0] ),
.ch_a0_key_release(ch_a0_key_release),
.ch_a0_key_off(ch_a0_key_off),
.ch_b0_key_release(ch_b0_key_release),
.ch_b0_key_off(ch_b0_key_off),
.ch_c0_key_release(ch_c0_key_release),
.ch_c0_key_off(ch_c0_key_off),
.ch_d0_key_release(ch_d0_key_release),
.ch_d0_key_off(ch_d0_key_off),
.\ff_rddata[7] (\ff_rddata[7] ),
.\ff_rddata[5] (\ff_rddata[5] ),
.\ff_rddata[4] (\ff_rddata[4] ),
.ext_memory_nactive(ext_memory_nactive),
.\ext_memory_address[20] (\ext_memory_address[20] ),
.\ext_memory_address[19] (\ext_memory_address[19] ),
.\ext_memory_address[18] (\ext_memory_address[18] ),
.\ext_memory_address[17] (\ext_memory_address[17] ),
.\ext_memory_address[16] (\ext_memory_address[16] ),
.\ext_memory_address[15] (\ext_memory_address[15] ),
.\ext_memory_address[14] (\ext_memory_address[14] ),
.\ext_memory_address[13] (\ext_memory_address[13] ) 
);
VCC VCC_cZ (
.V(VCC)
);
endmodule
