
;; Function TIM_DMAErrorCCxN (TIM_DMAErrorCCxN, funcdef_no=396, decl_uid=9990, cgraph_uid=400, symbol_order=399)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;; 2 succs { 3 4 }
;; 3 succs { 8 }
;; 4 succs { 5 6 }
;; 5 succs { 8 }
;; 6 succs { 7 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;; 2 succs { 3 4 }
;; 3 succs { 8 }
;; 4 succs { 5 6 }
;; 5 succs { 8 }
;; 6 succs { 7 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 135 uninteresting
Reg 117 uninteresting
Ignoring reg 118, has equiv memory
Reg 119 uninteresting
Ignoring reg 123, has equiv memory
Reg 124: local to bb 5 def dominates all uses has unique first use
Reg 126: local to bb 5 def dominates all uses has unique first use
Ignoring reg 128, has equiv memory
Reg 129: local to bb 7 def dominates all uses has unique first use
Reg 131: local to bb 7 def dominates all uses has unique first use
Reg 133 uninteresting
Ignoring reg 124 with equiv init insn
Ignoring reg 126 with equiv init insn
Ignoring reg 129 with equiv init insn
Ignoring reg 131 with equiv init insn
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;; 2 succs { 3 4 }
;; 3 succs { 8 }
;; 4 succs { 5 6 }
;; 5 succs { 8 }
;; 6 succs { 7 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 118: (insn_list:REG_DEP_TRUE 10 (nil))
init_insns for 119: (insn_list:REG_DEP_TRUE 15 (nil))
init_insns for 123: (insn_list:REG_DEP_TRUE 27 (nil))
init_insns for 124: (insn_list:REG_DEP_TRUE 32 (nil))
init_insns for 126: (insn_list:REG_DEP_TRUE 36 (nil))
init_insns for 128: (insn_list:REG_DEP_TRUE 44 (nil))
init_insns for 129: (insn_list:REG_DEP_TRUE 49 (nil))
init_insns for 131: (insn_list:REG_DEP_TRUE 53 (nil))
init_insns for 133: (insn_list:REG_DEP_TRUE 63 (nil))

Pass 1 for finding pseudo/allocno costs

    r135: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r116,l0) costs: LO_REGS:2000,2000 HI_REGS:6000,6000 CALLER_SAVE_REGS:6000,6000 EVEN_REG:6000,6000 GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:145410,145410 VFP_LO_REGS:145410,145410 ALL_REGS:130410,130410 MEM:96940,96940
  a1(r133,l0) costs: GENERAL_REGS:0,0 MEM:20000,20000
  a2(r131,l0) costs: GENERAL_REGS:0,0 MEM:2940,2940
  a3(r129,l0) costs: GENERAL_REGS:0,0 MEM:2940,2940
  a4(r117,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:62850,62850 VFP_LO_REGS:62850,62850 ALL_REGS:62850,62850 MEM:41900,41900
  a5(r128,l0) costs: LO_REGS:0,0 HI_REGS:980,980 CALLER_SAVE_REGS:980,980 EVEN_REG:980,980 GENERAL_REGS:980,980 VFP_D0_D7_REGS:14700,14700 VFP_LO_REGS:14700,14700 ALL_REGS:14700,14700 MEM:0,0
  a6(r126,l0) costs: GENERAL_REGS:0,0 MEM:4200,4200
  a7(r124,l0) costs: GENERAL_REGS:0,0 MEM:4200,4200
  a8(r123,l0) costs: LO_REGS:0,0 HI_REGS:1400,1400 CALLER_SAVE_REGS:1400,1400 EVEN_REG:1400,1400 GENERAL_REGS:1400,1400 VFP_D0_D7_REGS:21000,21000 VFP_LO_REGS:21000,21000 ALL_REGS:21000,21000 MEM:0,0
  a9(r119,l0) costs: GENERAL_REGS:0,0 MEM:9000,9000
  a10(r118,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:0,0
  a11(r135,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 65(l0): point = 0
   Insn 63(l0): point = 2
   Insn 61(l0): point = 4
   Insn 60(l0): point = 6
   Insn 55(l0): point = 9
   Insn 51(l0): point = 11
   Insn 53(l0): point = 13
   Insn 49(l0): point = 15
   Insn 46(l0): point = 18
   Insn 45(l0): point = 20
   Insn 44(l0): point = 22
   Insn 94(l0): point = 25
   Insn 38(l0): point = 27
   Insn 34(l0): point = 29
   Insn 36(l0): point = 31
   Insn 32(l0): point = 33
   Insn 29(l0): point = 36
   Insn 28(l0): point = 38
   Insn 27(l0): point = 40
   Insn 92(l0): point = 43
   Insn 21(l0): point = 45
   Insn 17(l0): point = 47
   Insn 15(l0): point = 49
   Insn 12(l0): point = 52
   Insn 11(l0): point = 54
   Insn 10(l0): point = 56
   Insn 7(l0): point = 58
   Insn 2(l0): point = 60
   Insn 91(l0): point = 62
 a0(r116): [1..58]
 a1(r133): [1..2]
 a2(r131): [10..13]
 a3(r129): [12..15]
 a4(r117): [52..60] [36..42] [21..24]
 a5(r128): [21..22]
 a6(r126): [28..31]
 a7(r124): [30..33]
 a8(r123): [39..40]
 a9(r119): [46..49]
 a10(r118): [55..56]
 a11(r135): [61..62]
Compressing live ranges: from 65 to 16 - 24%
Ranges after the compression:
 a0(r116): [0..13]
 a1(r133): [0..1]
 a2(r131): [2..3]
 a3(r129): [2..3]
 a4(r117): [12..13] [8..9] [4..5]
 a5(r128): [4..5]
 a6(r126): [6..7]
 a7(r124): [6..7]
 a8(r123): [8..9]
 a9(r119): [10..11]
 a10(r118): [12..13]
 a11(r135): [14..15]
+++Allocating 88 bytes for conflict table (uncompressed size 96)
;; a0(r116,l0) conflicts: a1(r133,l0) a2(r131,l0) a3(r129,l0) a5(r128,l0) a4(r117,l0) a6(r126,l0) a7(r124,l0) a8(r123,l0) a9(r119,l0) a10(r118,l0)
;;     total conflict hard regs: 12 14
;;     conflict hard regs: 12 14

;; a1(r133,l0) conflicts: a0(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r131,l0) conflicts: a0(r116,l0) a3(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r129,l0) conflicts: a0(r116,l0) a2(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r117,l0) conflicts: a0(r116,l0) a5(r128,l0) a8(r123,l0) a10(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r128,l0) conflicts: a0(r116,l0) a4(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r126,l0) conflicts: a0(r116,l0) a7(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r124,l0) conflicts: a0(r116,l0) a6(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r123,l0) conflicts: a0(r116,l0) a4(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r119,l0) conflicts: a0(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r118,l0) conflicts: a0(r116,l0) a4(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r135,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a4(r117)<->a11(r135)@1000:move
  pref0:a0(r116)<-hr0@1000
  pref1:a11(r135)<-hr0@2000
  regions=1, blocks=9, points=16
    allocnos=12 (big 0), copies=1, conflicts=0, ranges=14

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 8 7 6 5 4 3 2
    all: 0r116 1r133 2r131 3r129 4r117 5r128 6r126 7r124 8r123 9r119 10r118 11r135
    modified regnos: 116 117 118 119 123 124 126 128 129 131 133 135
    border:
    Pressure: GENERAL_REGS=4
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@286360
          2:( 0-11)@189880
            3:( 0-7)@0
      Allocno a0r116 of GENERAL_REGS(14) has 12 avail. regs  0-11, node:  0-11 (confl regs =  12-106)
      Allocno a1r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r128 of LO_REGS(8) has 8 avail. regs  0-7, node:  0-7 (confl regs =  8-106)
      Allocno a6r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r123 of LO_REGS(8) has 8 avail. regs  0-7, node:  0-7 (confl regs =  8-106)
      Allocno a9r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r118 of LO_REGS(8) has 8 avail. regs  0-7, node:  0-7 (confl regs =  8-106)
      Allocno a11r135 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a4r117-a11r135 (freq=1000):
        Result (freq=6190): a4r117(4190) a11r135(2000)
      Pushing a3(r129,l0)(cost 0)
      Pushing a2(r131,l0)(cost 0)
      Pushing a7(r124,l0)(cost 0)
      Pushing a6(r126,l0)(cost 0)
      Pushing a9(r119,l0)(cost 0)
      Pushing a5(r128,l0)(cost 0)
      Pushing a8(r123,l0)(cost 0)
      Pushing a10(r118,l0)(cost 0)
      Pushing a1(r133,l0)(cost 0)
      Pushing a11(r135,l0)(cost 0)
      Pushing a4(r117,l0)(cost 0)
      Pushing a0(r116,l0)(cost 0)
      Popping a0(r116,l0)  -- assign reg 4
      Popping a4(r117,l0)  -- assign reg 0
      Popping a11(r135,l0)  -- assign reg 0
      Popping a1(r133,l0)  -- assign reg 3
      Popping a10(r118,l0)  -- assign reg 3
      Popping a8(r123,l0)  -- assign reg 3
      Popping a5(r128,l0)  -- assign reg 3
      Popping a9(r119,l0)  -- assign reg 3
      Popping a6(r126,l0)  -- assign reg 3
      Popping a7(r124,l0)  -- assign reg 2
      Popping a2(r131,l0)  -- assign reg 3
      Popping a3(r129,l0)  -- assign reg 2
Disposition:
    0:r116 l0     4    4:r117 l0     0   10:r118 l0     3    9:r119 l0     3
    8:r123 l0     3    7:r124 l0     2    6:r126 l0     3    5:r128 l0     3
    3:r129 l0     2    2:r131 l0     3    1:r133 l0     3   11:r135 l0     0
New iteration of spill/restore move
+++Costs: overall -26000, reg -26000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


TIM_DMAErrorCCxN

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={4d,3u} r101={1d} r102={1d,8u} r103={1d,7u} r104={1d} r105={1d} r106={1d} r116={1d,12u,3e} r117={1d,4u} r118={1d,1u} r119={1d,2u} r123={1d,1u} r124={1d,1u} r126={1d,1u} r128={1d,1u} r129={1d,1u} r131={1d,1u} r133={1d,1u} r135={1d,1u} 
;;    total ref usage 189{122d,64u,3e} in 43{42 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 91 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3634:3 -1
     (nil))
(insn 91 6 2 2 (set (reg:SI 135)
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3633:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(insn 2 91 7 2 (set (reg/v/f:SI 117 [ hdma ])
        (reg:SI 135)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3633:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(insn 7 2 8 2 (set (reg/v/f:SI 116 [ htim ])
        (mem/f:SI (plus:SI (reg/v/f:SI 117 [ hdma ])
                (const_int 40 [0x28])) [9 hdma_6(D)->Parent+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3634:22 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 8 7 9 2 (var_location:SI htim (reg/v/f:SI 116 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3634:22 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3636:3 -1
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 118 [ htim_7->hdma[1] ])
        (mem/f:SI (plus:SI (reg/v/f:SI 116 [ htim ])
                (const_int 36 [0x24])) [5 htim_7->hdma[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3636:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (plus:SI (reg/v/f:SI 116 [ htim ])
                (const_int 36 [0x24])) [5 htim_7->hdma[1]+0 S4 A32])
        (nil)))
(insn 11 10 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 118 [ htim_7->hdma[1] ])
            (reg/v/f:SI 117 [ hdma ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3636:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 118 [ htim_7->hdma[1] ])
        (nil)))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3636:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 24)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 14 13 15 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3638:5 -1
     (nil))
(insn 15 14 17 3 (set (reg:SI 119)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3638:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 17 15 18 3 (set (mem:QI (plus:SI (reg/v/f:SI 116 [ htim ])
                (const_int 28 [0x1c])) [0 htim_7->Channel+0 S1 A32])
        (subreg:QI (reg:SI 119) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3638:19 263 {*arm_movqi_insn}
     (nil))
(debug_insn 18 17 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3639:5 -1
     (nil))
(insn 21 18 92 3 (set (mem/v:QI (plus:SI (reg/v/f:SI 116 [ htim ])
                (const_int 68 [0x44])) [0 htim_7->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 119) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3639:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(jump_insn 92 21 93 3 (set (pc)
        (label_ref 56)) 284 {*arm_jump}
     (nil)
 -> 56)
(barrier 93 92 24)
(code_label 24 93 25 4 2 (nil) [1 uses])
(note 25 24 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 27 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3641:8 -1
     (nil))
(insn 27 26 28 4 (set (reg/f:SI 123 [ htim_7->hdma[2] ])
        (mem/f:SI (plus:SI (reg/v/f:SI 116 [ htim ])
                (const_int 40 [0x28])) [5 htim_7->hdma[2]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3641:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (plus:SI (reg/v/f:SI 116 [ htim ])
                (const_int 40 [0x28])) [5 htim_7->hdma[2]+0 S4 A32])
        (nil)))
(insn 28 27 29 4 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 123 [ htim_7->hdma[2] ])
            (reg/v/f:SI 117 [ hdma ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3641:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 123 [ htim_7->hdma[2] ])
        (nil)))
(jump_insn 29 28 30 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3641:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 41)
(note 30 29 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3643:5 -1
     (nil))
(insn 32 31 36 5 (set (reg:SI 124)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3643:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 36 32 34 5 (set (reg:SI 126)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3644:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 34 36 35 5 (set (mem:QI (plus:SI (reg/v/f:SI 116 [ htim ])
                (const_int 28 [0x1c])) [0 htim_7->Channel+0 S1 A32])
        (subreg:QI (reg:SI 124) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3643:19 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 124)
        (nil)))
(debug_insn 35 34 38 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3644:5 -1
     (nil))
(insn 38 35 94 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 116 [ htim ])
                (const_int 69 [0x45])) [0 htim_7->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 126) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3644:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(jump_insn 94 38 95 5 (set (pc)
        (label_ref 56)) 284 {*arm_jump}
     (nil)
 -> 56)
(barrier 95 94 41)
(code_label 41 95 42 6 4 (nil) [1 uses])
(note 42 41 43 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3646:8 -1
     (nil))
(insn 44 43 45 6 (set (reg/f:SI 128 [ htim_7->hdma[3] ])
        (mem/f:SI (plus:SI (reg/v/f:SI 116 [ htim ])
                (const_int 44 [0x2c])) [5 htim_7->hdma[3]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3646:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (plus:SI (reg/v/f:SI 116 [ htim ])
                (const_int 44 [0x2c])) [5 htim_7->hdma[3]+0 S4 A32])
        (nil)))
(insn 45 44 46 6 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 128 [ htim_7->hdma[3] ])
            (reg/v/f:SI 117 [ hdma ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3646:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 128 [ htim_7->hdma[3] ])
        (expr_list:REG_DEAD (reg/v/f:SI 117 [ hdma ])
            (nil))))
(jump_insn 46 45 47 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 56)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3646:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 56)
(note 47 46 48 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 48 47 49 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3648:5 -1
     (nil))
(insn 49 48 53 7 (set (reg:SI 129)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3648:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 53 49 51 7 (set (reg:SI 131)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3649:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 51 53 52 7 (set (mem:QI (plus:SI (reg/v/f:SI 116 [ htim ])
                (const_int 28 [0x1c])) [0 htim_7->Channel+0 S1 A32])
        (subreg:QI (reg:SI 129) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3648:19 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(debug_insn 52 51 55 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3649:5 -1
     (nil))
(insn 55 52 56 7 (set (mem/v:QI (plus:SI (reg/v/f:SI 116 [ htim ])
                (const_int 70 [0x46])) [0 htim_7->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 131) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3649:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(code_label 56 55 57 8 3 (nil) [3 uses])
(note 57 56 58 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 58 57 59 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3654:3 -1
     (nil))
(debug_insn 59 58 60 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3659:3 -1
     (nil))
(insn 60 59 61 8 (set (reg:SI 0 r0)
        (reg/v/f:SI 116 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3659:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 61 60 62 8 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_TIM_ErrorCallback") [flags 0x41]  <function_decl 0000000006bc6000 HAL_TIM_ErrorCallback>) [0 HAL_TIM_ErrorCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3659:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_TIM_ErrorCallback") [flags 0x41]  <function_decl 0000000006bc6000 HAL_TIM_ErrorCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 62 61 63 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3662:3 -1
     (nil))
(insn 63 62 65 8 (set (reg:SI 133)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3662:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 65 63 96 8 (set (mem:QI (plus:SI (reg/v/f:SI 116 [ htim ])
                (const_int 28 [0x1c])) [0 htim_7->Channel+0 S1 A32])
        (subreg:QI (reg:SI 133) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3662:17 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 133)
        (expr_list:REG_DEAD (reg/v/f:SI 116 [ htim ])
            (nil))))
(note 96 65 0 NOTE_INSN_DELETED)

;; Function TIM_DMADelayPulseNCplt (TIM_DMADelayPulseNCplt, funcdef_no=395, decl_uid=9988, cgraph_uid=399, symbol_order=398)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14
;; 2 succs { 3 5 }
;; 3 succs { 4 14 }
;; 4 succs { 14 }
;; 5 succs { 6 8 }
;; 6 succs { 7 14 }
;; 7 succs { 14 }
;; 8 succs { 9 11 }
;; 9 succs { 10 14 }
;; 10 succs { 14 }
;; 11 succs { 12 14 }
;; 12 succs { 13 14 }
;; 13 succs { 14 }
;; 14 succs { 1 }
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14
;; 2 succs { 3 5 }
;; 3 succs { 4 14 }
;; 4 succs { 14 }
;; 5 succs { 6 8 }
;; 6 succs { 7 14 }
;; 7 succs { 14 }
;; 8 succs { 9 11 }
;; 9 succs { 10 14 }
;; 10 succs { 14 }
;; 11 succs { 12 14 }
;; 12 succs { 13 14 }
;; 13 succs { 14 }
;; 14 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 149 uninteresting
Reg 122 uninteresting
Reg 121 uninteresting (no unique first use)
Reg 123 uninteresting
Reg 124 uninteresting
Reg 126 uninteresting
Reg 129 uninteresting
Reg 130 uninteresting
Reg 132 uninteresting
Reg 133 uninteresting
Reg 135 uninteresting
Reg 136 uninteresting
Reg 138 uninteresting
Reg 139 uninteresting
Reg 141 uninteresting
Reg 142 uninteresting
Reg 144 uninteresting
Reg 145 uninteresting
Reg 147 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14
;; 2 succs { 3 5 }
;; 3 succs { 4 14 }
;; 4 succs { 14 }
;; 5 succs { 6 8 }
;; 6 succs { 7 14 }
;; 7 succs { 14 }
;; 8 succs { 9 11 }
;; 9 succs { 10 14 }
;; 10 succs { 14 }
;; 11 succs { 12 14 }
;; 12 succs { 13 14 }
;; 13 succs { 14 }
;; 14 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 124: (insn_list:REG_DEP_TRUE 15 (nil))
init_insns for 130: (insn_list:REG_DEP_TRUE 41 (nil))
init_insns for 133: (insn_list:REG_DEP_TRUE 51 (nil))
init_insns for 136: (insn_list:REG_DEP_TRUE 64 (nil))
init_insns for 139: (insn_list:REG_DEP_TRUE 73 (nil))
init_insns for 142: (insn_list:REG_DEP_TRUE 86 (nil))
init_insns for 145: (insn_list:REG_DEP_TRUE 95 (nil))
init_insns for 147: (insn_list:REG_DEP_TRUE 105 (nil))

Pass 1 for finding pseudo/allocno costs

    r149: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r121,l0) costs: LO_REGS:2000,2000 HI_REGS:6000,6000 CALLER_SAVE_REGS:6000,6000 EVEN_REG:6000,6000 GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:115065,115065 VFP_LO_REGS:115065,115065 ALL_REGS:100065,100065 MEM:76710,76710
  a1(r147,l0) costs: GENERAL_REGS:0,0 MEM:20000,20000
  a2(r145,l0) costs: GENERAL_REGS:0,0 MEM:1020,1020
  a3(r144,l0) costs: LO_REGS:0,0 HI_REGS:408,408 CALLER_SAVE_REGS:408,408 EVEN_REG:408,408 GENERAL_REGS:408,408 VFP_D0_D7_REGS:3060,3060 VFP_LO_REGS:3060,3060 ALL_REGS:3060,3060 MEM:2040,2040
  a4(r141,l0) costs: LO_REGS:0,0 HI_REGS:686,686 CALLER_SAVE_REGS:686,686 EVEN_REG:686,686 GENERAL_REGS:686,686 VFP_D0_D7_REGS:11820,11820 VFP_LO_REGS:11820,11820 ALL_REGS:11820,11820 MEM:7880,7880
  a5(r142,l0) costs: GENERAL_REGS:0,0 MEM:2040,2040
  a6(r122,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:67995,67995 VFP_LO_REGS:67995,67995 ALL_REGS:67995,67995 MEM:45330,45330
  a7(r139,l0) costs: GENERAL_REGS:0,0 MEM:1460,1460
  a8(r138,l0) costs: LO_REGS:0,0 HI_REGS:588,588 CALLER_SAVE_REGS:588,588 EVEN_REG:588,588 GENERAL_REGS:588,588 VFP_D0_D7_REGS:4410,4410 VFP_LO_REGS:4410,4410 ALL_REGS:4410,4410 MEM:2940,2940
  a9(r135,l0) costs: LO_REGS:0,0 HI_REGS:980,980 CALLER_SAVE_REGS:980,980 EVEN_REG:980,980 GENERAL_REGS:980,980 VFP_D0_D7_REGS:16905,16905 VFP_LO_REGS:16905,16905 ALL_REGS:16905,16905 MEM:11270,11270
  a10(r136,l0) costs: GENERAL_REGS:0,0 MEM:2940,2940
  a11(r133,l0) costs: GENERAL_REGS:0,0 MEM:2100,2100
  a12(r132,l0) costs: LO_REGS:0,0 HI_REGS:840,840 CALLER_SAVE_REGS:840,840 EVEN_REG:840,840 GENERAL_REGS:840,840 VFP_D0_D7_REGS:6300,6300 VFP_LO_REGS:6300,6300 ALL_REGS:6300,6300 MEM:4200,4200
  a13(r129,l0) costs: LO_REGS:0,0 HI_REGS:1400,1400 CALLER_SAVE_REGS:1400,1400 EVEN_REG:1400,1400 GENERAL_REGS:1400,1400 VFP_D0_D7_REGS:24150,24150 VFP_LO_REGS:24150,24150 ALL_REGS:24150,24150 MEM:16100,16100
  a14(r130,l0) costs: GENERAL_REGS:0,0 MEM:4200,4200
  a15(r124,l0) costs: GENERAL_REGS:0,0 MEM:7500,7500
  a16(r126,l0) costs: LO_REGS:0,0 HI_REGS:1200,1200 CALLER_SAVE_REGS:1200,1200 EVEN_REG:1200,1200 GENERAL_REGS:1200,1200 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:9000,9000 MEM:6000,6000
  a17(r123,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:34500,34500 VFP_LO_REGS:34500,34500 ALL_REGS:34500,34500 MEM:23000,23000
  a18(r149,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 107(l0): point = 0
   Insn 105(l0): point = 2
   Insn 103(l0): point = 4
   Insn 102(l0): point = 6
   Insn 97(l0): point = 9
   Insn 95(l0): point = 11
   Insn 92(l0): point = 14
   Insn 90(l0): point = 16
   Insn 88(l0): point = 18
   Insn 86(l0): point = 20
   Insn 83(l0): point = 23
   Insn 82(l0): point = 25
   Insn 81(l0): point = 27
   Insn 115(l0): point = 30
   Insn 75(l0): point = 32
   Insn 73(l0): point = 34
   Insn 70(l0): point = 37
   Insn 68(l0): point = 39
   Insn 66(l0): point = 41
   Insn 64(l0): point = 43
   Insn 61(l0): point = 46
   Insn 60(l0): point = 48
   Insn 59(l0): point = 50
   Insn 113(l0): point = 53
   Insn 53(l0): point = 55
   Insn 51(l0): point = 57
   Insn 48(l0): point = 60
   Insn 46(l0): point = 62
   Insn 43(l0): point = 64
   Insn 41(l0): point = 66
   Insn 38(l0): point = 69
   Insn 37(l0): point = 71
   Insn 36(l0): point = 73
   Insn 111(l0): point = 76
   Insn 30(l0): point = 78
   Insn 21(l0): point = 81
   Insn 19(l0): point = 83
   Insn 17(l0): point = 85
   Insn 15(l0): point = 87
   Insn 12(l0): point = 90
   Insn 11(l0): point = 92
   Insn 10(l0): point = 94
   Insn 7(l0): point = 96
   Insn 2(l0): point = 98
   Insn 110(l0): point = 100
 a0(r121): [1..96]
 a1(r147): [1..2]
 a2(r145): [10..11]
 a3(r144): [15..16]
 a4(r141): [17..27]
 a5(r142): [19..20]
 a6(r122): [90..98] [69..75] [46..52] [26..29]
 a7(r139): [33..34]
 a8(r138): [38..39]
 a9(r135): [40..50]
 a10(r136): [42..43]
 a11(r133): [56..57]
 a12(r132): [61..62]
 a13(r129): [63..73]
 a14(r130): [65..66]
 a15(r124): [79..87]
 a16(r126): [82..83]
 a17(r123): [84..94]
 a18(r149): [99..100]
Compressing live ranges: from 103 to 34 - 33%
Ranges after the compression:
 a0(r121): [0..31]
 a1(r147): [0..1]
 a2(r145): [2..3]
 a3(r144): [4..5]
 a4(r141): [6..9]
 a5(r142): [6..7]
 a6(r122): [30..31] [24..25] [16..17] [8..9]
 a7(r139): [10..11]
 a8(r138): [12..13]
 a9(r135): [14..17]
 a10(r136): [14..15]
 a11(r133): [18..19]
 a12(r132): [20..21]
 a13(r129): [22..25]
 a14(r130): [22..23]
 a15(r124): [26..29]
 a16(r126): [26..27]
 a17(r123): [28..31]
 a18(r149): [32..33]
+++Allocating 144 bytes for conflict table (uncompressed size 152)
;; a0(r121,l0) conflicts: a1(r147,l0) a2(r145,l0) a3(r144,l0) a5(r142,l0) a4(r141,l0) a6(r122,l0) a7(r139,l0) a8(r138,l0) a10(r136,l0) a9(r135,l0) a11(r133,l0) a12(r132,l0) a14(r130,l0) a13(r129,l0) a16(r126,l0) a15(r124,l0) a17(r123,l0)
;;     total conflict hard regs: 12 14
;;     conflict hard regs: 12 14

;; a1(r147,l0) conflicts: a0(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r145,l0) conflicts: a0(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r144,l0) conflicts: a0(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r141,l0) conflicts: a0(r121,l0) a5(r142,l0) a6(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r142,l0) conflicts: a0(r121,l0) a4(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r122,l0) conflicts: a0(r121,l0) a4(r141,l0) a9(r135,l0) a13(r129,l0) a17(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r139,l0) conflicts: a0(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r138,l0) conflicts: a0(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r135,l0) conflicts: a0(r121,l0) a6(r122,l0) a10(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r136,l0) conflicts: a0(r121,l0) a9(r135,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r133,l0) conflicts: a0(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r132,l0) conflicts: a0(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r129,l0) conflicts: a0(r121,l0) a6(r122,l0) a14(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r130,l0) conflicts: a0(r121,l0) a13(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r124,l0) conflicts: a0(r121,l0) a16(r126,l0) a17(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r126,l0) conflicts: a0(r121,l0) a15(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r123,l0) conflicts: a0(r121,l0) a6(r122,l0) a15(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r149,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a6(r122)<->a18(r149)@1000:move
  pref0:a0(r121)<-hr0@1000
  pref1:a18(r149)<-hr0@2000
  regions=1, blocks=15, points=34
    allocnos=19 (big 0), copies=1, conflicts=0, ranges=22

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r121 1r147 2r145 3r144 4r141 5r142 6r122 7r139 8r138 9r135 10r136 11r133 12r132 13r129 14r130 15r124 16r126 17r123 18r149
    modified regnos: 121 122 123 124 126 129 130 132 133 135 136 138 139 141 142 144 145 147 149
    border:
    Pressure: GENERAL_REGS=4
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@436040
          2:( 0-11)@149420
      Allocno a0r121 of GENERAL_REGS(14) has 12 avail. regs  0-11, node:  0-11 (confl regs =  12-106)
      Allocno a1r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r145 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r144 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r141 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r142 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r139 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r138 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r135 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r149 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a6r122-a18r149 (freq=1000):
        Result (freq=6533): a6r122(4533) a18r149(2000)
      Pushing a2(r145,l0)(cost 0)
      Pushing a7(r139,l0)(cost 0)
      Pushing a5(r142,l0)(cost 0)
      Pushing a3(r144,l0)(cost 0)
      Pushing a11(r133,l0)(cost 0)
      Pushing a10(r136,l0)(cost 0)
        Making a0(r121,l0) colorable
      Pushing a8(r138,l0)(cost 0)
      Pushing a14(r130,l0)(cost 0)
      Pushing a12(r132,l0)(cost 0)
      Pushing a16(r126,l0)(cost 0)
      Pushing a15(r124,l0)(cost 0)
      Pushing a4(r141,l0)(cost 0)
      Pushing a9(r135,l0)(cost 0)
      Pushing a13(r129,l0)(cost 0)
      Pushing a1(r147,l0)(cost 0)
      Pushing a17(r123,l0)(cost 0)
      Pushing a18(r149,l0)(cost 0)
      Pushing a6(r122,l0)(cost 0)
      Pushing a0(r121,l0)(cost 74710)
      Popping a0(r121,l0)  -- assign reg 4
      Popping a6(r122,l0)  -- assign reg 0
      Popping a18(r149,l0)  -- assign reg 0
      Popping a17(r123,l0)  -- assign reg 3
      Popping a1(r147,l0)  -- assign reg 3
      Popping a13(r129,l0)  -- assign reg 3
      Popping a9(r135,l0)  -- assign reg 3
      Popping a4(r141,l0)  -- assign reg 3
      Popping a15(r124,l0)  -- assign reg 2
      Popping a16(r126,l0)  -- assign reg 3
      Popping a12(r132,l0)  -- assign reg 3
      Popping a14(r130,l0)  -- assign reg 2
      Popping a8(r138,l0)  -- assign reg 3
      Popping a10(r136,l0)  -- assign reg 2
      Popping a11(r133,l0)  -- assign reg 3
      Popping a3(r144,l0)  -- assign reg 3
      Popping a5(r142,l0)  -- assign reg 2
      Popping a7(r139,l0)  -- assign reg 3
      Popping a2(r145,l0)  -- assign reg 3
Disposition:
    0:r121 l0     4    6:r122 l0     0   17:r123 l0     3   15:r124 l0     2
   16:r126 l0     3   13:r129 l0     3   14:r130 l0     2   12:r132 l0     3
   11:r133 l0     3    9:r135 l0     3   10:r136 l0     2    8:r138 l0     3
    7:r139 l0     3    4:r141 l0     3    5:r142 l0     2    3:r144 l0     3
    2:r145 l0     3    1:r147 l0     3   18:r149 l0     0
New iteration of spill/restore move
+++Costs: overall -26000, reg -26000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


TIM_DMADelayPulseNCplt

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,14u} r12={2d} r13={1d,15u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={9d,4u} r101={1d} r102={1d,14u} r103={1d,13u} r104={1d} r105={1d} r106={1d} r121={1d,15u} r122={1d,5u} r123={1d,2u} r124={1d,2u} r126={1d,1u} r129={1d,2u} r130={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,2u} r136={1d,1u} r138={1d,1u} r139={1d,1u} r141={1d,2u} r142={1d,1u} r144={1d,1u} r145={1d,1u} r147={1d,1u} r149={1d,1u} 
;;    total ref usage 238{134d,104u,0e} in 66{65 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 110 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3575:3 -1
     (nil))
(insn 110 6 2 2 (set (reg:SI 149)
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3574:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(insn 2 110 7 2 (set (reg/v/f:SI 122 [ hdma ])
        (reg:SI 149)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3574:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(insn 7 2 8 2 (set (reg/v/f:SI 121 [ htim ])
        (mem/f:SI (plus:SI (reg/v/f:SI 122 [ hdma ])
                (const_int 40 [0x28])) [9 hdma_11(D)->Parent+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3575:22 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 8 7 9 2 (var_location:SI htim (reg/v/f:SI 121 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3575:22 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3577:3 -1
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 123 [ htim_12->hdma[1] ])
        (mem/f:SI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 36 [0x24])) [5 htim_12->hdma[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3577:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 123 [ htim_12->hdma[1] ])
            (reg/v/f:SI 122 [ hdma ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3577:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 33)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3577:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 33)
(note 13 12 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 20 13 14 3 NOTE_INSN_DELETED)
(debug_insn 14 20 15 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3579:5 -1
     (nil))
(insn 15 14 17 3 (set (reg:SI 124)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3579:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 17 15 18 3 (set (mem:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 28 [0x1c])) [0 htim_12->Channel+0 S1 A32])
        (subreg:QI (reg:SI 124) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3579:19 263 {*arm_movqi_insn}
     (nil))
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3581:5 -1
     (nil))
(insn 19 18 21 3 (set (reg:SI 126 [ hdma_11(D)->Init.Mode ])
        (mem:SI (plus:SI (reg/f:SI 123 [ htim_12->hdma[1] ])
                (const_int 28 [0x1c])) [1 hdma_11(D)->Init.Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3581:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 123 [ htim_12->hdma[1] ])
        (nil)))
(jump_insn 21 19 26 3 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 126 [ hdma_11(D)->Init.Mode ])
                        (const_int 0 [0]))
                    (label_ref:SI 98)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3581:8 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 126 [ hdma_11(D)->Init.Mode ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 98)
(note 26 21 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 27 26 30 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3583:7 -1
     (nil))
(insn 30 27 111 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 68 [0x44])) [0 htim_12->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 124) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3583:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 124)
        (nil)))
(jump_insn 111 30 112 4 (set (pc)
        (label_ref 98)) 284 {*arm_jump}
     (nil)
 -> 98)
(barrier 112 111 33)
(code_label 33 112 34 5 11 (nil) [1 uses])
(note 34 33 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3586:8 -1
     (nil))
(insn 36 35 37 5 (set (reg/f:SI 129 [ htim_12->hdma[2] ])
        (mem/f:SI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 40 [0x28])) [5 htim_12->hdma[2]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3586:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 36 38 5 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 129 [ htim_12->hdma[2] ])
            (reg/v/f:SI 122 [ hdma ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3586:11 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 38 37 39 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 56)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3586:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 56)
(note 39 38 47 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 47 39 40 6 NOTE_INSN_DELETED)
(debug_insn 40 47 41 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3588:5 -1
     (nil))
(insn 41 40 43 6 (set (reg:SI 130)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3588:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 43 41 44 6 (set (mem:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 28 [0x1c])) [0 htim_12->Channel+0 S1 A32])
        (subreg:QI (reg:SI 130) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3588:19 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(debug_insn 44 43 46 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3590:5 -1
     (nil))
(insn 46 44 48 6 (set (reg:SI 132 [ hdma_11(D)->Init.Mode ])
        (mem:SI (plus:SI (reg/f:SI 129 [ htim_12->hdma[2] ])
                (const_int 28 [0x1c])) [1 hdma_11(D)->Init.Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3590:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 129 [ htim_12->hdma[2] ])
        (nil)))
(jump_insn 48 46 49 6 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 132 [ hdma_11(D)->Init.Mode ])
                        (const_int 0 [0]))
                    (label_ref:SI 98)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3590:8 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 132 [ hdma_11(D)->Init.Mode ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 98)
(note 49 48 50 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3592:7 -1
     (nil))
(insn 51 50 53 7 (set (reg:SI 133)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3592:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 53 51 113 7 (set (mem/v:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 69 [0x45])) [0 htim_12->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 133) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3592:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
(jump_insn 113 53 114 7 (set (pc)
        (label_ref 98)) 284 {*arm_jump}
     (nil)
 -> 98)
(barrier 114 113 56)
(code_label 56 114 57 8 14 (nil) [1 uses])
(note 57 56 58 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 58 57 59 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3595:8 -1
     (nil))
(insn 59 58 60 8 (set (reg/f:SI 135 [ htim_12->hdma[3] ])
        (mem/f:SI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 44 [0x2c])) [5 htim_12->hdma[3]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3595:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 59 61 8 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 135 [ htim_12->hdma[3] ])
            (reg/v/f:SI 122 [ hdma ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3595:11 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 61 60 62 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 78)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3595:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 78)
(note 62 61 69 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 69 62 63 9 NOTE_INSN_DELETED)
(debug_insn 63 69 64 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3597:5 -1
     (nil))
(insn 64 63 66 9 (set (reg:SI 136)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3597:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 66 64 67 9 (set (mem:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 28 [0x1c])) [0 htim_12->Channel+0 S1 A32])
        (subreg:QI (reg:SI 136) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3597:19 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(debug_insn 67 66 68 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3599:5 -1
     (nil))
(insn 68 67 70 9 (set (reg:SI 138 [ hdma_11(D)->Init.Mode ])
        (mem:SI (plus:SI (reg/f:SI 135 [ htim_12->hdma[3] ])
                (const_int 28 [0x1c])) [1 hdma_11(D)->Init.Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3599:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 135 [ htim_12->hdma[3] ])
        (nil)))
(jump_insn 70 68 71 9 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 138 [ hdma_11(D)->Init.Mode ])
                        (const_int 0 [0]))
                    (label_ref:SI 98)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3599:8 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 138 [ hdma_11(D)->Init.Mode ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 98)
(note 71 70 72 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 72 71 73 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3601:7 -1
     (nil))
(insn 73 72 75 10 (set (reg:SI 139)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3601:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 75 73 115 10 (set (mem/v:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 70 [0x46])) [0 htim_12->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 139) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3601:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(jump_insn 115 75 116 10 (set (pc)
        (label_ref 98)) 284 {*arm_jump}
     (nil)
 -> 98)
(barrier 116 115 78)
(code_label 78 116 79 11 16 (nil) [1 uses])
(note 79 78 80 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 80 79 81 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3604:8 -1
     (nil))
(insn 81 80 82 11 (set (reg/f:SI 141 [ htim_12->hdma[4] ])
        (mem/f:SI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 48 [0x30])) [5 htim_12->hdma[4]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3604:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 82 81 83 11 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 141 [ htim_12->hdma[4] ])
            (reg/v/f:SI 122 [ hdma ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3604:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 122 [ hdma ])
        (nil)))
(jump_insn 83 82 84 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 98)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3604:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 98)
(note 84 83 91 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 91 84 85 12 NOTE_INSN_DELETED)
(debug_insn 85 91 86 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3606:5 -1
     (nil))
(insn 86 85 88 12 (set (reg:SI 142)
        (const_int 8 [0x8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3606:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 8 [0x8])
        (nil)))
(insn 88 86 89 12 (set (mem:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 28 [0x1c])) [0 htim_12->Channel+0 S1 A32])
        (subreg:QI (reg:SI 142) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3606:19 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (nil)))
(debug_insn 89 88 90 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3608:5 -1
     (nil))
(insn 90 89 92 12 (set (reg:SI 144 [ hdma_11(D)->Init.Mode ])
        (mem:SI (plus:SI (reg/f:SI 141 [ htim_12->hdma[4] ])
                (const_int 28 [0x1c])) [1 hdma_11(D)->Init.Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3608:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 141 [ htim_12->hdma[4] ])
        (nil)))
(jump_insn 92 90 93 12 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 144 [ hdma_11(D)->Init.Mode ])
                        (const_int 0 [0]))
                    (label_ref:SI 98)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3608:8 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 144 [ hdma_11(D)->Init.Mode ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 98)
(note 93 92 94 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 94 93 95 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3610:7 -1
     (nil))
(insn 95 94 97 13 (set (reg:SI 145)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3610:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 97 95 98 13 (set (mem/v:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 71 [0x47])) [0 htim_12->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 145) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3610:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (nil)))
(code_label 98 97 99 14 13 (nil) [8 uses])
(note 99 98 100 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 100 99 101 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3616:3 -1
     (nil))
(debug_insn 101 100 102 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3621:3 -1
     (nil))
(insn 102 101 103 14 (set (reg:SI 0 r0)
        (reg/v/f:SI 121 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3621:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 103 102 104 14 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_TIM_PWM_PulseFinishedCallback") [flags 0x41]  <function_decl 0000000006bc3c00 HAL_TIM_PWM_PulseFinishedCallback>) [0 HAL_TIM_PWM_PulseFinishedCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3621:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_TIM_PWM_PulseFinishedCallback") [flags 0x41]  <function_decl 0000000006bc3c00 HAL_TIM_PWM_PulseFinishedCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 104 103 105 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3624:3 -1
     (nil))
(insn 105 104 107 14 (set (reg:SI 147)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3624:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 107 105 117 14 (set (mem:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 28 [0x1c])) [0 htim_12->Channel+0 S1 A32])
        (subreg:QI (reg:SI 147) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3624:17 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_DEAD (reg/v/f:SI 121 [ htim ])
            (nil))))
(note 117 107 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_HallSensor_MspInit (HAL_TIMEx_HallSensor_MspInit, funcdef_no=331, decl_uid=9445, cgraph_uid=335, symbol_order=334)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs



Compressing live ranges: from 1 to 0 - 0%
Ranges after the compression:
+++Allocating 0 bytes for conflict table (uncompressed size 0)

  regions=1, blocks=3, points=0
    allocnos=0 (big 0), copies=0, conflicts=0, ranges=0

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all:
    modified regnos:
    border:
    Pressure:
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
Disposition:
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_HallSensor_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(note 9 6 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_HallSensor_Init (HAL_TIMEx_HallSensor_Init, funcdef_no=329, decl_uid=9441, cgraph_uid=333, symbol_order=332)

Starting decreasing number of live ranges...
rescanning insn with uid = 12.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;; 2 succs { 6 3 }
;; 3 succs { 4 5 }
;; 4 succs { 5 }
;; 5 succs { 7 }
;; 6 succs { 7 }
;; 7 succs { 1 }
Will split live ranges of parameters at BB 3
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;; 2 succs { 6 3 }
;; 3 succs { 4 5 }
;; 4 succs { 5 }
;; 5 succs { 7 }
;; 6 succs { 7 }
;; 7 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 181: local to bb 2 def dominates all uses has unique first use
Reg 182 uninteresting
Reg 143: def dominates all uses has unique first use
Reg 142 uninteresting
Reg 146 uninteresting
Reg 113: def dominates all uses has unique first use
Reg 149 uninteresting
Reg 119: local to bb 5 def dominates all uses has unique first use
Reg 156: local to bb 5 def dominates all uses has unique first use
Reg 120: local to bb 5 def dominates all uses has unique first use
Reg 165: local to bb 5 def dominates all uses has unique first use
Reg 121 uninteresting
Reg 122 uninteresting
Reg 124 uninteresting
Reg 125: local to bb 5 def dominates all uses has unique first use
Reg 159: local to bb 5 def dominates all uses has unique first use
Reg 126 uninteresting
Reg 127: local to bb 5 def dominates all uses has unique first use
Reg 129 uninteresting
Reg 130 uninteresting
Reg 131 uninteresting
Reg 133 uninteresting
Reg 134 uninteresting
Reg 161: local to bb 5 def dominates all uses has unique first use
Reg 136: local to bb 5 def dominates all uses has unique first use
Reg 168: local to bb 5 def dominates all uses has unique first use
Reg 137: local to bb 5 def dominates all uses has unique first use
Reg 139 uninteresting
Reg 140 uninteresting
Reg 113 not local to one basic block
Found def insn 58 for 119 to be not moveable
Found def insn 59 for 120 to be not moveable
Found def insn 68 for 125 to be not moveable
Found def insn 72 for 127 to be not moveable
Found def insn 116 for 136 to be not moveable
Found def insn 117 for 137 to be not moveable
Reg 143 not local to one basic block
Found def insn 64 for 156 to be not moveable
Ignoring reg 159 with equiv init insn
Ignoring reg 161 with equiv init insn
Found def insn 108 for 165 to be not moveable
Ignoring reg 168 with equiv init insn
Found def insn 165 for 181 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;; 2 succs { 6 3 }
;; 3 succs { 4 5 }
;; 4 succs { 5 }
;; 5 succs { 7 }
;; 6 succs { 7 }
;; 7 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 149: (insn_list:REG_DEP_TRUE 39 (nil))
init_insns for 159: (insn_list:REG_DEP_TRUE 90 (nil))
init_insns for 161: (insn_list:REG_DEP_TRUE 96 (nil))
init_insns for 168: (insn_list:REG_DEP_TRUE 126 (nil))

Pass 1 for finding pseudo/allocno costs

    r182: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r181: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    a33 (r181,l0) best GENERAL_REGS, allocno ALL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r165: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r156: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r141,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:44985,44985 VFP_LO_REGS:44985,44985 ALL_REGS:29985,29985 MEM:29990,29990
  a1(r142,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:181470,181470 VFP_LO_REGS:181470,181470 ALL_REGS:181470,181470 MEM:120980,120980
  a2(r168,l0) costs: GENERAL_REGS:0,0 MEM:57330,57330
  a3(r136,l0) costs: LO_REGS:0,0 HI_REGS:1638,1638 CALLER_SAVE_REGS:1638,1638 EVEN_REG:1638,1638 GENERAL_REGS:1638,1638 VFP_D0_D7_REGS:61425,61425 VFP_LO_REGS:61425,61425 ALL_REGS:61425,61425 MEM:40950,40950
  a4(r140,l0) costs: LO_REGS:0,0 HI_REGS:1638,1638 CALLER_SAVE_REGS:1638,1638 EVEN_REG:1638,1638 GENERAL_REGS:1638,1638 VFP_D0_D7_REGS:24570,24570 VFP_LO_REGS:24570,24570 ALL_REGS:24570,24570 MEM:16380,16380
  a5(r139,l0) costs: LO_REGS:0,0 HI_REGS:1638,1638 CALLER_SAVE_REGS:1638,1638 EVEN_REG:1638,1638 GENERAL_REGS:1638,1638 VFP_D0_D7_REGS:24570,24570 VFP_LO_REGS:24570,24570 ALL_REGS:24570,24570 MEM:16380,16380
  a6(r138,l0) costs: LO_REGS:0,0 HI_REGS:1638,1638 CALLER_SAVE_REGS:1638,1638 EVEN_REG:1638,1638 GENERAL_REGS:1638,1638 VFP_D0_D7_REGS:49140,49140 VFP_LO_REGS:49140,49140 ALL_REGS:49140,49140 MEM:32760,32760
  a7(r137,l0) costs: LO_REGS:0,0 HI_REGS:1638,1638 CALLER_SAVE_REGS:1638,1638 EVEN_REG:1638,1638 GENERAL_REGS:1638,1638 VFP_D0_D7_REGS:24570,24570 VFP_LO_REGS:24570,24570 ALL_REGS:24570,24570 MEM:16380,16380
  a8(r159,l0) costs: LO_REGS:0,0 HI_REGS:8190,8190 CALLER_SAVE_REGS:8190,8190 EVEN_REG:8190,8190 GENERAL_REGS:8190,8190 VFP_D0_D7_REGS:85995,85995 VFP_LO_REGS:85995,85995 ALL_REGS:85995,85995 MEM:57330,57330
  a9(r161,l0) costs: LO_REGS:0,0 HI_REGS:1638,1638 CALLER_SAVE_REGS:1638,1638 EVEN_REG:1638,1638 GENERAL_REGS:1638,1638 VFP_D0_D7_REGS:24570,24570 VFP_LO_REGS:24570,24570 ALL_REGS:24570,24570 MEM:16380,16380
  a10(r119,l0) costs: LO_REGS:1638,1638 HI_REGS:4914,4914 CALLER_SAVE_REGS:4914,4914 EVEN_REG:4914,4914 GENERAL_REGS:3276,3276 VFP_D0_D7_REGS:208845,208845 VFP_LO_REGS:208845,208845 ALL_REGS:196560,196560 MEM:139230,139230
  a11(r134,l0) costs: LO_REGS:0,0 HI_REGS:1638,1638 CALLER_SAVE_REGS:1638,1638 EVEN_REG:1638,1638 GENERAL_REGS:1638,1638 VFP_D0_D7_REGS:24570,24570 VFP_LO_REGS:24570,24570 ALL_REGS:24570,24570 MEM:16380,16380
  a12(r133,l0) costs: LO_REGS:0,0 HI_REGS:1638,1638 CALLER_SAVE_REGS:1638,1638 EVEN_REG:1638,1638 GENERAL_REGS:1638,1638 VFP_D0_D7_REGS:24570,24570 VFP_LO_REGS:24570,24570 ALL_REGS:24570,24570 MEM:16380,16380
  a13(r132,l0) costs: LO_REGS:0,0 HI_REGS:1638,1638 CALLER_SAVE_REGS:1638,1638 EVEN_REG:1638,1638 GENERAL_REGS:1638,1638 VFP_D0_D7_REGS:49140,49140 VFP_LO_REGS:49140,49140 ALL_REGS:49140,49140 MEM:32760,32760
  a14(r131,l0) costs: LO_REGS:0,0 HI_REGS:1638,1638 CALLER_SAVE_REGS:1638,1638 EVEN_REG:1638,1638 GENERAL_REGS:1638,1638 VFP_D0_D7_REGS:24570,24570 VFP_LO_REGS:24570,24570 ALL_REGS:24570,24570 MEM:16380,16380
  a15(r130,l0) costs: LO_REGS:0,0 HI_REGS:1638,1638 CALLER_SAVE_REGS:1638,1638 EVEN_REG:1638,1638 GENERAL_REGS:1638,1638 VFP_D0_D7_REGS:24570,24570 VFP_LO_REGS:24570,24570 ALL_REGS:24570,24570 MEM:16380,16380
  a16(r129,l0) costs: LO_REGS:0,0 HI_REGS:1638,1638 CALLER_SAVE_REGS:1638,1638 EVEN_REG:1638,1638 GENERAL_REGS:1638,1638 VFP_D0_D7_REGS:24570,24570 VFP_LO_REGS:24570,24570 ALL_REGS:24570,24570 MEM:16380,16380
  a17(r128,l0) costs: LO_REGS:0,0 HI_REGS:1638,1638 CALLER_SAVE_REGS:1638,1638 EVEN_REG:1638,1638 GENERAL_REGS:1638,1638 VFP_D0_D7_REGS:49140,49140 VFP_LO_REGS:49140,49140 ALL_REGS:49140,49140 MEM:32760,32760
  a18(r127,l0) costs: LO_REGS:0,0 HI_REGS:1638,1638 CALLER_SAVE_REGS:1638,1638 EVEN_REG:1638,1638 GENERAL_REGS:1638,1638 VFP_D0_D7_REGS:24570,24570 VFP_LO_REGS:24570,24570 ALL_REGS:24570,24570 MEM:16380,16380
  a19(r165,l0) costs: LO_REGS:0,0 HI_REGS:3276,3276 CALLER_SAVE_REGS:3276,3276 EVEN_REG:3276,3276 GENERAL_REGS:3276,3276 VFP_D0_D7_REGS:24570,24570 VFP_LO_REGS:24570,24570 ALL_REGS:24570,24570 MEM:16380,16380
  a20(r126,l0) costs: LO_REGS:0,0 HI_REGS:1638,1638 CALLER_SAVE_REGS:1638,1638 EVEN_REG:1638,1638 GENERAL_REGS:1638,1638 VFP_D0_D7_REGS:24570,24570 VFP_LO_REGS:24570,24570 ALL_REGS:24570,24570 MEM:16380,16380
  a21(r125,l0) costs: LO_REGS:0,0 HI_REGS:1638,1638 CALLER_SAVE_REGS:1638,1638 EVEN_REG:1638,1638 GENERAL_REGS:1638,1638 VFP_D0_D7_REGS:24570,24570 VFP_LO_REGS:24570,24570 ALL_REGS:24570,24570 MEM:16380,16380
  a22(r124,l0) costs: LO_REGS:0,0 HI_REGS:1638,1638 CALLER_SAVE_REGS:1638,1638 EVEN_REG:1638,1638 GENERAL_REGS:1638,1638 VFP_D0_D7_REGS:24570,24570 VFP_LO_REGS:24570,24570 ALL_REGS:24570,24570 MEM:16380,16380
  a23(r156,l0) costs: LO_REGS:0,0 HI_REGS:1638,1638 CALLER_SAVE_REGS:1638,1638 EVEN_REG:1638,1638 GENERAL_REGS:1638,1638 VFP_D0_D7_REGS:24570,24570 VFP_LO_REGS:24570,24570 ALL_REGS:24570,24570 MEM:16380,16380
  a24(r122,l0) costs: LO_REGS:0,0 HI_REGS:1638,1638 CALLER_SAVE_REGS:1638,1638 EVEN_REG:1638,1638 GENERAL_REGS:1638,1638 VFP_D0_D7_REGS:24570,24570 VFP_LO_REGS:24570,24570 ALL_REGS:24570,24570 MEM:16380,16380
  a25(r121,l0) costs: LO_REGS:0,0 HI_REGS:1638,1638 CALLER_SAVE_REGS:1638,1638 EVEN_REG:1638,1638 GENERAL_REGS:1638,1638 VFP_D0_D7_REGS:24570,24570 VFP_LO_REGS:24570,24570 ALL_REGS:24570,24570 MEM:16380,16380
  a26(r120,l0) costs: LO_REGS:0,0 HI_REGS:1638,1638 CALLER_SAVE_REGS:1638,1638 EVEN_REG:1638,1638 GENERAL_REGS:1638,1638 VFP_D0_D7_REGS:24570,24570 VFP_LO_REGS:24570,24570 ALL_REGS:24570,24570 MEM:16380,16380
  a27(r143,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:64140,64140 VFP_LO_REGS:64140,64140 ALL_REGS:64140,64140 MEM:42760,42760
  a28(r152,l0) costs: LO_REGS:1638,1638 HI_REGS:4914,4914 CALLER_SAVE_REGS:4914,4914 EVEN_REG:4914,4914 GENERAL_REGS:3276,3276 VFP_D0_D7_REGS:36855,36855 VFP_LO_REGS:36855,36855 ALL_REGS:24570,24570 MEM:24570,24570
  a29(r151,l0) costs: GENERAL_REGS:1638,1638 VFP_D0_D7_REGS:61425,61425 VFP_LO_REGS:61425,61425 ALL_REGS:49140,49140 MEM:40950,40950
  a30(r149,l0) costs: GENERAL_REGS:0,0 MEM:16380,16380
  a31(r113,l0) costs: GENERAL_REGS:0,0 MEM:10890,10890
  a32(r146,l0) costs: LO_REGS:0,0 HI_REGS:1638,1638 CALLER_SAVE_REGS:1638,1638 EVEN_REG:1638,1638 GENERAL_REGS:1638,1638 VFP_D0_D7_REGS:36855,36855 VFP_LO_REGS:36855,36855 ALL_REGS:36855,36855 MEM:24570,24570
  a33(r181,l0) costs: LO_REGS:2000,2000 HI_REGS:4000,4000 CALLER_SAVE_REGS:4000,4000 EVEN_REG:4000,4000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a34(r182,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 157(l0): point = 0
   Insn 156(l0): point = 2
   Insn 6(l0): point = 5
   Insn 167(l0): point = 8
   Insn 148(l0): point = 10
   Insn 144(l0): point = 12
   Insn 140(l0): point = 14
   Insn 136(l0): point = 16
   Insn 132(l0): point = 18
   Insn 128(l0): point = 20
   Insn 124(l0): point = 22
   Insn 123(l0): point = 24
   Insn 122(l0): point = 26
   Insn 120(l0): point = 28
   Insn 174(l0): point = 30
   Insn 173(l0): point = 32
   Insn 5(l0): point = 34
   Insn 117(l0): point = 36
   Insn 126(l0): point = 38
   Insn 116(l0): point = 40
   Insn 114(l0): point = 42
   Insn 106(l0): point = 44
   Insn 103(l0): point = 46
   Insn 100(l0): point = 48
   Insn 97(l0): point = 50
   Insn 94(l0): point = 52
   Insn 91(l0): point = 54
   Insn 113(l0): point = 56
   Insn 96(l0): point = 58
   Insn 88(l0): point = 60
   Insn 87(l0): point = 62
   Insn 86(l0): point = 64
   Insn 84(l0): point = 66
   Insn 172(l0): point = 68
   Insn 171(l0): point = 70
   Insn 81(l0): point = 72
   Insn 79(l0): point = 74
   Insn 78(l0): point = 76
   Insn 77(l0): point = 78
   Insn 75(l0): point = 80
   Insn 170(l0): point = 82
   Insn 169(l0): point = 84
   Insn 112(l0): point = 86
   Insn 72(l0): point = 88
   Insn 109(l0): point = 90
   Insn 70(l0): point = 92
   Insn 69(l0): point = 94
   Insn 90(l0): point = 96
   Insn 68(l0): point = 98
   Insn 66(l0): point = 100
   Insn 65(l0): point = 102
   Insn 63(l0): point = 104
   Insn 61(l0): point = 106
   Insn 60(l0): point = 108
   Insn 108(l0): point = 110
   Insn 59(l0): point = 112
   Insn 64(l0): point = 114
   Insn 58(l0): point = 116
   Insn 56(l0): point = 118
   Insn 53(l0): point = 120
   Insn 55(l0): point = 122
   Insn 54(l0): point = 124
   Insn 52(l0): point = 126
   Insn 47(l0): point = 128
   Insn 46(l0): point = 130
   Insn 45(l0): point = 132
   Insn 44(l0): point = 134
   Insn 41(l0): point = 136
   Insn 39(l0): point = 138
   Insn 164(l0): point = 140
   Insn 35(l0): point = 143
   Insn 32(l0): point = 145
   Insn 27(l0): point = 148
   Insn 26(l0): point = 150
   Insn 23(l0): point = 152
   Insn 12(l0): point = 155
   Insn 11(l0): point = 157
   Insn 3(l0): point = 159
   Insn 166(l0): point = 161
   Insn 165(l0): point = 163
 a0(r141): [8..34] [3..5]
 a1(r142): [11..157]
 a2(r168): [11..38]
 a3(r136): [23..40]
 a4(r140): [23..24]
 a5(r139): [25..26]
 a6(r138): [29..32]
 a7(r137): [33..36]
 a8(r159): [35..96]
 a9(r161): [51..58]
 a10(r119): [57..116]
 a11(r134): [61..62]
 a12(r133): [63..64]
 a13(r132): [67..70]
 a14(r131): [71..72]
 a15(r130): [75..76]
 a16(r129): [77..78]
 a17(r128): [81..84]
 a18(r127): [85..88]
 a19(r165): [91..110]
 a20(r126): [93..94]
 a21(r125): [95..98]
 a22(r124): [101..102]
 a23(r156): [103..114]
 a24(r122): [103..104]
 a25(r121): [107..108]
 a26(r120): [109..112]
 a27(r143): [111..159]
 a28(r152): [131..134]
 a29(r151): [133..140]
 a30(r149): [137..138]
 a31(r113): [146..150]
 a32(r146): [149..152]
 a33(r181): [158..163]
 a34(r182): [160..161]
Compressing live ranges: from 166 to 54 - 32%
Ranges after the compression:
 a0(r141): [0..9]
 a1(r142): [2..49]
 a2(r168): [2..11]
 a3(r136): [2..11]
 a4(r140): [2..3]
 a5(r139): [4..5]
 a6(r138): [6..7]
 a7(r137): [8..11]
 a8(r159): [10..33]
 a9(r161): [12..13]
 a10(r119): [12..43]
 a11(r134): [14..15]
 a12(r133): [16..17]
 a13(r132): [18..19]
 a14(r131): [20..21]
 a15(r130): [22..23]
 a16(r129): [24..25]
 a17(r128): [26..27]
 a18(r127): [28..29]
 a19(r165): [30..41]
 a20(r126): [30..31]
 a21(r125): [32..33]
 a22(r124): [34..35]
 a23(r156): [36..43]
 a24(r122): [36..37]
 a25(r121): [38..39]
 a26(r120): [40..43]
 a27(r143): [42..51]
 a28(r152): [44..45]
 a29(r151): [44..47]
 a30(r149): [46..47]
 a31(r113): [48..49]
 a32(r146): [48..49]
 a33(r181): [50..53]
 a34(r182): [52..53]
+++Allocating 280 bytes for conflict table (uncompressed size 280)
;; a0(r141,l0) conflicts: a4(r140,l0) a2(r168,l0) a3(r136,l0) a1(r142,l0) a5(r139,l0) a6(r138,l0) a7(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r142,l0) conflicts: a0(r141,l0) a4(r140,l0) a2(r168,l0) a3(r136,l0) a5(r139,l0) a6(r138,l0) a7(r137,l0) a8(r159,l0) a9(r161,l0) a10(r119,l0) a11(r134,l0) a12(r133,l0) a13(r132,l0) a14(r131,l0) a15(r130,l0) a16(r129,l0) a17(r128,l0) a18(r127,l0) a20(r126,l0) a19(r165,l0) a21(r125,l0) a22(r124,l0) a24(r122,l0) a23(r156,l0) a25(r121,l0) a26(r120,l0) a27(r143,l0) a28(r152,l0) a29(r151,l0) a30(r149,l0) a31(r113,l0) a32(r146,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a2(r168,l0) conflicts: a0(r141,l0) a4(r140,l0) a3(r136,l0) a1(r142,l0) a5(r139,l0) a6(r138,l0) a7(r137,l0) a8(r159,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r136,l0) conflicts: a0(r141,l0) a4(r140,l0) a2(r168,l0) a1(r142,l0) a5(r139,l0) a6(r138,l0) a7(r137,l0) a8(r159,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r140,l0) conflicts: a0(r141,l0) a2(r168,l0) a3(r136,l0) a1(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r139,l0) conflicts: a0(r141,l0) a2(r168,l0) a3(r136,l0) a1(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r138,l0) conflicts: a0(r141,l0) a2(r168,l0) a3(r136,l0) a1(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r137,l0) conflicts: a0(r141,l0) a2(r168,l0) a3(r136,l0) a1(r142,l0) a8(r159,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r159,l0) conflicts: a2(r168,l0) a3(r136,l0) a1(r142,l0) a7(r137,l0) a9(r161,l0) a10(r119,l0) a11(r134,l0) a12(r133,l0) a13(r132,l0) a14(r131,l0) a15(r130,l0) a16(r129,l0) a17(r128,l0) a18(r127,l0) a20(r126,l0) a19(r165,l0) a21(r125,l0)
;;     total conflict hard regs: 0-1 12 14
;;     conflict hard regs: 0-1 12 14

;; a9(r161,l0) conflicts: a1(r142,l0) a8(r159,l0) a10(r119,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1

;; a10(r119,l0) conflicts: a1(r142,l0) a8(r159,l0) a9(r161,l0) a11(r134,l0) a12(r133,l0) a13(r132,l0) a14(r131,l0) a15(r130,l0) a16(r129,l0) a17(r128,l0) a18(r127,l0) a20(r126,l0) a19(r165,l0) a21(r125,l0) a22(r124,l0) a24(r122,l0) a23(r156,l0) a25(r121,l0) a26(r120,l0) a27(r143,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a11(r134,l0) conflicts: a1(r142,l0) a8(r159,l0) a10(r119,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a12(r133,l0) conflicts: a1(r142,l0) a8(r159,l0) a10(r119,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a13(r132,l0) conflicts: a1(r142,l0) a8(r159,l0) a10(r119,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a14(r131,l0) conflicts: a1(r142,l0) a8(r159,l0) a10(r119,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a15(r130,l0) conflicts: a1(r142,l0) a8(r159,l0) a10(r119,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a16(r129,l0) conflicts: a1(r142,l0) a8(r159,l0) a10(r119,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a17(r128,l0) conflicts: a1(r142,l0) a8(r159,l0) a10(r119,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a18(r127,l0) conflicts: a1(r142,l0) a8(r159,l0) a10(r119,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a19(r165,l0) conflicts: a1(r142,l0) a8(r159,l0) a10(r119,l0) a20(r126,l0) a21(r125,l0) a22(r124,l0) a24(r122,l0) a23(r156,l0) a25(r121,l0) a26(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r126,l0) conflicts: a1(r142,l0) a8(r159,l0) a10(r119,l0) a19(r165,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r125,l0) conflicts: a1(r142,l0) a8(r159,l0) a10(r119,l0) a19(r165,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r124,l0) conflicts: a1(r142,l0) a10(r119,l0) a19(r165,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r156,l0) conflicts: a1(r142,l0) a10(r119,l0) a19(r165,l0) a24(r122,l0) a25(r121,l0) a26(r120,l0) a27(r143,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r122,l0) conflicts: a1(r142,l0) a10(r119,l0) a19(r165,l0) a23(r156,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r121,l0) conflicts: a1(r142,l0) a10(r119,l0) a19(r165,l0) a23(r156,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r120,l0) conflicts: a1(r142,l0) a10(r119,l0) a19(r165,l0) a23(r156,l0) a27(r143,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r143,l0) conflicts: a1(r142,l0) a10(r119,l0) a23(r156,l0) a26(r120,l0) a28(r152,l0) a29(r151,l0) a30(r149,l0) a31(r113,l0) a32(r146,l0) a33(r181,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a28(r152,l0) conflicts: a1(r142,l0) a27(r143,l0) a29(r151,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a29(r151,l0) conflicts: a1(r142,l0) a27(r143,l0) a28(r152,l0) a30(r149,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a30(r149,l0) conflicts: a1(r142,l0) a27(r143,l0) a29(r151,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a31(r113,l0) conflicts: a1(r142,l0) a27(r143,l0) a32(r146,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a32(r146,l0) conflicts: a1(r142,l0) a27(r143,l0) a31(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a33(r181,l0) conflicts: a27(r143,l0) a34(r182,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a34(r182,l0) conflicts: a33(r181,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0


  cp0:a25(r121)<->a26(r120)@102:shuffle
  cp1:a22(r124)<->a24(r122)@102:shuffle
  cp2:a22(r124)<->a23(r156)@102:shuffle
  cp3:a20(r126)<->a21(r125)@102:shuffle
  cp4:a17(r128)<->a18(r127)@102:shuffle
  cp5:a15(r130)<->a16(r129)@102:shuffle
  cp6:a13(r132)<->a14(r131)@102:shuffle
  cp7:a11(r134)<->a12(r133)@102:shuffle
  cp8:a0(r141)<->a8(r159)@819:move
  cp9:a6(r138)<->a7(r137)@102:shuffle
  cp10:a4(r140)<->a5(r139)@102:shuffle
  cp11:a27(r143)<->a34(r182)@1000:move
  cp12:a1(r142)<->a33(r181)@1000:move
  pref0:a0(r141)<-hr0@2000
  pref1:a29(r151)<-hr1@1638
  pref2:a28(r152)<-hr0@1638
  pref3:a10(r119)<-hr0@1638
  pref4:a33(r181)<-hr0@1000
  pref5:a34(r182)<-hr1@2000
  regions=1, blocks=8, points=54
    allocnos=35 (big 0), copies=13, conflicts=0, ranges=35

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 7 6 5 4 3 2
    all: 0r141 1r142 2r168 3r136 4r140 5r139 6r138 7r137 8r159 9r161 10r119 11r134 12r133 13r132 14r131 15r130 16r129 17r128 18r127 19r165 20r126 21r125 22r124 23r156 24r122 25r121 26r120 27r143 28r152 29r151 30r149 31r113 32r146 33r181 34r182
    modified regnos: 113 119 120 121 122 124 125 126 127 128 129 130 131 132 133 134 136 137 138 139 140 141 142 143 146 149 151 152 156 159 161 165 168 181 182
    border:
    Pressure: GENERAL_REGS=8
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@856356
          2:( 0 2-12 14)@790340
            3:( 2-12 14)@219680
              4:( 2-11)@114660
                5:( 4-11)@323480
      Allocno a0r141 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r142 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a2r168 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r140 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r139 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r138 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r159 of GENERAL_REGS(14) has 10 avail. regs  2-11, node:  2-11 (confl regs =  0-1 12-106)
      Allocno a9r161 of GENERAL_REGS(14) has 12 avail. regs  2-12 14, node:  2-12 14 (confl regs =  0-1 13 15-106)
      Allocno a10r119 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a11r134 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a12r133 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a13r132 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a14r131 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a15r130 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a16r129 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a17r128 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a18r127 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a19r165 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r156 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a25r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a26r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a27r143 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a28r152 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Allocno a29r151 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a30r149 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a31r113 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, ^node:  0-12 14 (confl regs =  0 13 15-106)
      Allocno a32r146 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, ^node:  0-12 14 (confl regs =  0 13 15-106)
      Allocno a33r181 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Allocno a34r182 of ALL_REGS(46) has 13 avail. regs  1-12 14, ^node:  0-12 14 (confl regs =  0 13 15 48-106)
      Forming thread by copy 8:a0r141-a8r159 (freq=819):
        Result (freq=7732): a0r141(1999) a8r159(5733)
      Forming thread by copy 0:a25r121-a26r120 (freq=102):
        Result (freq=3276): a25r121(1638) a26r120(1638)
      Forming thread by copy 1:a22r124-a24r122 (freq=102):
        Result (freq=3276): a22r124(1638) a24r122(1638)
      Forming thread by copy 3:a20r126-a21r125 (freq=102):
        Result (freq=3276): a20r126(1638) a21r125(1638)
      Forming thread by copy 4:a17r128-a18r127 (freq=102):
        Result (freq=4914): a17r128(3276) a18r127(1638)
      Forming thread by copy 5:a15r130-a16r129 (freq=102):
        Result (freq=3276): a15r130(1638) a16r129(1638)
      Forming thread by copy 6:a13r132-a14r131 (freq=102):
        Result (freq=4914): a13r132(3276) a14r131(1638)
      Forming thread by copy 7:a11r134-a12r133 (freq=102):
        Result (freq=3276): a11r134(1638) a12r133(1638)
      Forming thread by copy 9:a6r138-a7r137 (freq=102):
        Result (freq=4914): a6r138(3276) a7r137(1638)
      Forming thread by copy 10:a4r140-a5r139 (freq=102):
        Result (freq=3276): a4r140(1638) a5r139(1638)
      Pushing a31(r113,l0)(cost 0)
      Pushing a30(r149,l0)(cost 0)
      Pushing a28(r152,l0)(cost 0)
      Forming thread by copy 11:a27r143-a34r182 (freq=1000):
        Result (freq=6276): a27r143(4276) a34r182(2000)
        Making a27(r143,l0) colorable
      Pushing a23(r156,l0)(cost 0)
      Pushing a19(r165,l0)(cost 0)
      Pushing a9(r161,l0)(cost 0)
      Pushing a34(r182,l0)(cost 0)
      Pushing a33(r181,l0)(cost 0)
      Pushing a32(r146,l0)(cost 0)
      Pushing a29(r151,l0)(cost 0)
      Pushing a26(r120,l0)(cost 0)
      Pushing a25(r121,l0)(cost 0)
      Pushing a24(r122,l0)(cost 0)
      Pushing a22(r124,l0)(cost 0)
      Pushing a21(r125,l0)(cost 0)
        Making a10(r119,l0) colorable
      Pushing a20(r126,l0)(cost 0)
      Pushing a16(r129,l0)(cost 0)
      Pushing a15(r130,l0)(cost 0)
      Pushing a12(r133,l0)(cost 0)
      Pushing a11(r134,l0)(cost 0)
        Making a8(r159,l0) colorable
      Pushing a5(r139,l0)(cost 0)
      Pushing a4(r140,l0)(cost 0)
      Pushing a3(r136,l0)(cost 0)
      Pushing a18(r127,l0)(cost 0)
      Pushing a17(r128,l0)(cost 0)
      Pushing a14(r131,l0)(cost 0)
      Pushing a13(r132,l0)(cost 0)
      Forming thread by copy 12:a1r142-a33r181 (freq=1000):
        Result (freq=14098): a1r142(12098) a33r181(2000)
        Making a1(r142,l0) colorable
      Pushing a7(r137,l0)(cost 0)
      Pushing a6(r138,l0)(cost 0)
      Pushing a2(r168,l0)(cost 0)
      Pushing a27(r143,l0)(cost 42760)
      Pushing a0(r141,l0)(cost 0)
      Pushing a8(r159,l0)(cost 57330)
      Pushing a10(r119,l0)(cost 140868)
      Pushing a1(r142,l0)(cost 118980)
      Popping a1(r142,l0)  -- assign reg 4
      Popping a10(r119,l0)  -- assign reg 0
      Popping a8(r159,l0)  -- assign reg 5
      Popping a0(r141,l0)  -- assign reg 0
      Popping a27(r143,l0)  -- assign reg 5
      Popping a2(r168,l0)  -- assign reg 3
      Popping a6(r138,l0)  -- assign reg 2
      Popping a7(r137,l0)  -- assign reg 2
      Popping a13(r132,l0)  -- assign reg 3
      Popping a14(r131,l0)  -- assign reg 3
      Popping a17(r128,l0)  -- assign reg 3
      Popping a18(r127,l0)  -- assign reg 3
      Popping a3(r136,l0)  -- assign reg 1
      Popping a4(r140,l0)  -- assign reg 2
      Popping a5(r139,l0)  -- assign reg 2
      Popping a11(r134,l0)  -- assign reg 3
      Popping a12(r133,l0)  -- assign reg 3
      Popping a15(r130,l0)  -- assign reg 3
      Popping a16(r129,l0)  -- assign reg 3
      Popping a20(r126,l0)  -- assign reg 3
      Popping a21(r125,l0)  -- assign reg 3
      Popping a22(r124,l0)  -- assign reg 3
      Popping a24(r122,l0)  -- assign reg 3
      Popping a25(r121,l0)  -- assign reg 2
      Popping a26(r120,l0)  -- assign reg 2
      Popping a29(r151,l0)  -- assign reg 1
      Popping a32(r146,l0)  -- assign reg 3
      Popping a33(r181,l0)  -- assign reg 0
      Popping a34(r182,l0)  -- assign reg 1
      Popping a9(r161,l0)  -- assign reg 3
      Popping a19(r165,l0)  -- assign reg 1
      Popping a23(r156,l0)  -- assign reg 6
      Popping a28(r152,l0)  -- assign reg 0
      Popping a30(r149,l0)  -- assign reg 3
      Popping a31(r113,l0)  -- assign reg 2
Disposition:
   31:r113 l0     2   10:r119 l0     0   26:r120 l0     2   25:r121 l0     2
   24:r122 l0     3   22:r124 l0     3   21:r125 l0     3   20:r126 l0     3
   18:r127 l0     3   17:r128 l0     3   16:r129 l0     3   15:r130 l0     3
   14:r131 l0     3   13:r132 l0     3   12:r133 l0     3   11:r134 l0     3
    3:r136 l0     1    7:r137 l0     2    6:r138 l0     2    5:r139 l0     2
    4:r140 l0     2    0:r141 l0     0    1:r142 l0     4   27:r143 l0     5
   32:r146 l0     3   30:r149 l0     3   29:r151 l0     1   28:r152 l0     0
   23:r156 l0     6    8:r159 l0     5    9:r161 l0     3   19:r165 l0     1
    2:r168 l0     3   33:r181 l0     0   34:r182 l0     1
New iteration of spill/restore move
+++Costs: overall -93208, reg -93208, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_HallSensor_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={9d,7u} r1={8d,4u} r2={6d,1u} r3={6d,1u} r7={1d,7u} r12={8d} r13={1d,11u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={6d} r101={4d} r102={1d,15u} r103={1d,6u} r104={4d} r105={4d} r106={4d} r113={1d,1u} r119={1d,15u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={2d,2u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={2d,2u} r133={1d,1u} r134={1d,1u} r136={1d,4u} r137={1d,1u} r138={2d,2u} r139={1d,1u} r140={1d,1u} r141={2d,1u} r142={1d,14u} r143={1d,4u} r146={1d,2u} r149={1d,1u} r151={2d,2u} r152={1d,1u} r156={1d,1u} r159={1d,6u} r161={1d,1u} r165={1d,1u} r168={1d,6u} r181={1d,1u} r182={1d,1u} 
;;    total ref usage 535{400d,135u,0e} in 119{115 regular + 4 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 7 4 2 NOTE_INSN_DELETED)
(note 4 2 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":159:3 -1
     (nil))
(debug_insn 10 9 165 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":162:3 -1
     (nil))
(insn 165 10 166 2 (set (reg:SI 181)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":158:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 166 165 3 2 (set (reg:SI 182)
        (reg:SI 1 r1 [ sConfig ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":158:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ sConfig ])
        (nil)))
(insn 3 166 11 2 (set (reg/v/f:SI 143 [ sConfig ])
        (reg:SI 182)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":158:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 182)
        (nil)))
(insn 11 3 12 2 (set (reg/v/f:SI 142 [ htim ])
        (reg:SI 181)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":162:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 181)
        (nil)))
(jump_insn 12 11 13 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v/f:SI 142 [ htim ])
                        (const_int 0 [0]))
                    (label_ref:SI 162)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":162:6 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 194239900 (nil)))
 -> 162)
(note 13 12 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 25 13 14 3 NOTE_INSN_DELETED)
(debug_insn 14 25 15 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":168:3 -1
     (nil))
(debug_insn 15 14 16 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":169:3 -1
     (nil))
(debug_insn 16 15 17 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":170:3 -1
     (nil))
(debug_insn 17 16 18 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":171:3 -1
     (nil))
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":172:3 -1
     (nil))
(debug_insn 19 18 20 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":173:3 -1
     (nil))
(debug_insn 20 19 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":174:3 -1
     (nil))
(debug_insn 21 20 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":176:3 -1
     (nil))
(insn 23 21 26 3 (set (reg:SI 146 [ htim_32(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 142 [ htim ])
                    (const_int 61 [0x3d])) [0 htim_32(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":176:11 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 26 23 27 3 (set (reg:SI 113 [ _1 ])
        (and:SI (reg:SI 146 [ htim_32(D)->State ])
            (const_int 255 [0xff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":176:6 90 {*arm_andsi3_insn}
     (nil))
(jump_insn 27 26 28 3 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 146 [ htim_32(D)->State ])
                        (const_int 0 [0]))
                    (label_ref 36)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":176:6 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 146 [ htim_32(D)->State ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 719407028 (nil))))
 -> 36)
(note 28 27 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 29 28 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":179:5 -1
     (nil))
(insn 32 29 33 4 (set (mem:QI (plus:SI (reg/v/f:SI 142 [ htim ])
                (const_int 60 [0x3c])) [0 htim_32(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 113 [ _1 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":179:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(debug_insn 33 32 35 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":193:5 -1
     (nil))
(call_insn 35 33 36 4 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_TIMEx_HallSensor_MspInit") [flags 0x3]  <function_decl 0000000006be4b00 HAL_TIMEx_HallSensor_MspInit>) [0 HAL_TIMEx_HallSensor_MspInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":193:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_TIMEx_HallSensor_MspInit") [flags 0x3]  <function_decl 0000000006be4b00 HAL_TIMEx_HallSensor_MspInit>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(code_label 36 35 37 5 25 (nil) [1 uses])
(note 37 36 49 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 49 37 50 5 NOTE_INSN_DELETED)
(note 50 49 51 5 NOTE_INSN_DELETED)
(note 51 50 73 5 NOTE_INSN_DELETED)
(note 73 51 82 5 NOTE_INSN_DELETED)
(note 82 73 111 5 NOTE_INSN_DELETED)
(note 111 82 118 5 NOTE_INSN_DELETED)
(note 118 111 38 5 NOTE_INSN_DELETED)
(debug_insn 38 118 164 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":198:3 -1
     (nil))
(insn 164 38 39 5 (set (reg/f:SI 151)
        (reg/v/f:SI 142 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":201:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 164 41 5 (set (reg:SI 149)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":198:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 41 39 42 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 142 [ htim ])
                (const_int 61 [0x3d])) [0 htim_32(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 149) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":198:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(debug_insn 42 41 44 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":201:3 -1
     (nil))
(insn 44 42 45 5 (set (reg/f:SI 152 [ htim_32(D)->Instance ])
        (mem/f:SI (post_inc:SI (reg/f:SI 151)) [3 htim_32(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":201:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_INC (reg/f:SI 151)
        (nil)))
(insn 45 44 46 5 (set (reg:SI 1 r1)
        (reg/f:SI 151)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":201:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 151)
        (nil)))
(insn 46 45 47 5 (set (reg:SI 0 r0)
        (reg/f:SI 152 [ htim_32(D)->Instance ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":201:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 152 [ htim_32(D)->Instance ])
        (nil)))
(call_insn 47 46 48 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_Base_SetConfig") [flags 0x41]  <function_decl 0000000006bc6a00 TIM_Base_SetConfig>) [0 TIM_Base_SetConfig S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":201:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_Base_SetConfig") [flags 0x41]  <function_decl 0000000006bc6a00 TIM_Base_SetConfig>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 48 47 52 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":204:3 -1
     (nil))
(insn 52 48 54 5 (set (reg:SI 3 r3)
        (mem:SI (plus:SI (reg/v/f:SI 143 [ sConfig ])
                (const_int 8 [0x8])) [1 sConfig_38(D)->IC1Filter+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":204:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 52 55 5 (set (reg:SI 1 r1)
        (mem:SI (reg/v/f:SI 143 [ sConfig ]) [1 sConfig_38(D)->IC1Polarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":204:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 54 53 5 (set (reg:SI 0 r0)
        (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_32(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":204:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 55 56 5 (set (reg:SI 2 r2)
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":204:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 56 53 57 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_TI1_SetConfig") [flags 0x41]  <function_decl 0000000006bc6b00 TIM_TI1_SetConfig>) [0 TIM_TI1_SetConfig S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":204:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_TI1_SetConfig") [flags 0x41]  <function_decl 0000000006bc6b00 TIM_TI1_SetConfig>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 57 56 58 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":207:3 -1
     (nil))
(insn 58 57 64 5 (set (reg/f:SI 119 [ _7 ])
        (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_32(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":207:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 58 59 5 (set (reg:SI 156 [ sConfig_38(D)->IC1Prescaler ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ sConfig ])
                (const_int 4 [0x4])) [1 sConfig_38(D)->IC1Prescaler+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":209:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 64 108 5 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 24 [0x18])) [1 _7->CCMR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":207:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 108 59 60 5 (set (reg:SI 165 [ sConfig_38(D)->Commutation_Delay ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ sConfig ])
                (const_int 12 [0xc])) [1 sConfig_38(D)->Commutation_Delay+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":229:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 143 [ sConfig ])
        (nil)))
(insn 60 108 61 5 (set (reg:SI 121 [ _9 ])
        (and:SI (reg:SI 120 [ _8 ])
            (const_int -13 [0xfffffffffffffff3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":207:25 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(insn 61 60 62 5 (set (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 24 [0x18])) [1 _7->CCMR1+0 S4 A32])
        (reg:SI 121 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":207:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(debug_insn 62 61 63 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":209:3 -1
     (nil))
(insn 63 62 65 5 (set (reg:SI 122 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 24 [0x18])) [1 _7->CCMR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":209:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 63 66 5 (set (reg:SI 124 [ _12 ])
        (ior:SI (reg:SI 122 [ _10 ])
            (reg:SI 156 [ sConfig_38(D)->IC1Prescaler ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":209:25 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 156 [ sConfig_38(D)->IC1Prescaler ])
        (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
            (nil))))
(insn 66 65 67 5 (set (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 24 [0x18])) [1 _7->CCMR1+0 S4 A32])
        (reg:SI 124 [ _12 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":209:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (nil)))
(debug_insn 67 66 68 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":212:3 -1
     (nil))
(insn 68 67 90 5 (set (reg:SI 125 [ _13 ])
        (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 4 [0x4])) [1 _7->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":212:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 90 68 69 5 (set (reg:SI 159)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":223:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 69 90 70 5 (set (reg:SI 126 [ _14 ])
        (ior:SI (reg:SI 125 [ _13 ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":212:23 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (nil)))
(insn 70 69 71 5 (set (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 4 [0x4])) [1 _7->CR2+0 S4 A32])
        (reg:SI 126 [ _14 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":212:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _14 ])
        (nil)))
(debug_insn 71 70 109 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":215:3 -1
     (nil))
(insn 109 71 72 5 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8])) [1 OC_Config.Pulse+0 S4 A32])
        (reg:SI 165 [ sConfig_38(D)->Commutation_Delay ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":229:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 165 [ sConfig_38(D)->Commutation_Delay ])
        (nil)))
(insn 72 109 112 5 (set (reg:SI 127 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 8 [0x8])) [1 _7->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":215:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 112 72 169 5 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -28 [0xffffffffffffffe4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":231:3 7 {*arm_addsi3}
     (nil))
(insn 169 112 170 5 (set (reg:SI 128 [ _16 ])
        (and:SI (reg:SI 127 [ _15 ])
            (const_int -3145729 [0xffffffffffcfffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":215:24 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (nil)))
(insn 170 169 75 5 (set (reg:SI 128 [ _16 ])
        (and:SI (reg:SI 128 [ _16 ])
            (const_int -113 [0xffffffffffffff8f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":215:24 90 {*arm_andsi3_insn}
     (nil))
(insn 75 170 76 5 (set (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 8 [0x8])) [1 _7->SMCR+0 S4 A32])
        (reg:SI 128 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":215:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _16 ])
        (nil)))
(debug_insn 76 75 77 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":216:3 -1
     (nil))
(insn 77 76 78 5 (set (reg:SI 129 [ _17 ])
        (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 8 [0x8])) [1 _7->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":216:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 78 77 79 5 (set (reg:SI 130 [ _18 ])
        (ior:SI (reg:SI 129 [ _17 ])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":216:24 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
        (nil)))
(insn 79 78 80 5 (set (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 8 [0x8])) [1 _7->SMCR+0 S4 A32])
        (reg:SI 130 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":216:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
        (nil)))
(debug_insn 80 79 81 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":219:3 -1
     (nil))
(insn 81 80 171 5 (set (reg:SI 131 [ _19 ])
        (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 8 [0x8])) [1 _7->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":219:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 171 81 172 5 (set (reg:SI 132 [ _20 ])
        (and:SI (reg:SI 131 [ _19 ])
            (const_int -65537 [0xfffffffffffeffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":219:24 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _19 ])
        (nil)))
(insn 172 171 84 5 (set (reg:SI 132 [ _20 ])
        (and:SI (reg:SI 132 [ _20 ])
            (const_int -8 [0xfffffffffffffff8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":219:24 90 {*arm_andsi3_insn}
     (nil))
(insn 84 172 85 5 (set (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 8 [0x8])) [1 _7->SMCR+0 S4 A32])
        (reg:SI 132 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":219:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _20 ])
        (nil)))
(debug_insn 85 84 86 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":220:3 -1
     (nil))
(insn 86 85 87 5 (set (reg:SI 133 [ _21 ])
        (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 8 [0x8])) [1 _7->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":220:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 87 86 88 5 (set (reg:SI 134 [ _22 ])
        (ior:SI (reg:SI 133 [ _21 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":220:24 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ _21 ])
        (nil)))
(insn 88 87 89 5 (set (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 8 [0x8])) [1 _7->SMCR+0 S4 A32])
        (reg:SI 134 [ _22 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":220:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134 [ _22 ])
        (nil)))
(debug_insn 89 88 96 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":223:3 -1
     (nil))
(insn 96 89 113 5 (set (reg:SI 161)
        (const_int 112 [0x70])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":225:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 112 [0x70])
        (nil)))
(insn 113 96 91 5 (set (reg:SI 0 r0)
        (reg/f:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":231:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 119 [ _7 ])
        (nil)))
(insn 91 113 92 5 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 OC_Config.OCFastMode+0 S4 A32])
        (reg:SI 159)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":223:24 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 92 91 94 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":224:3 -1
     (nil))
(insn 94 92 95 5 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 OC_Config.OCIdleState+0 S4 A32])
        (reg:SI 159)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":224:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 95 94 97 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":225:3 -1
     (nil))
(insn 97 95 98 5 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -28 [0xffffffffffffffe4])) [1 OC_Config.OCMode+0 S4 A32])
        (reg:SI 161)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":225:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
(debug_insn 98 97 100 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":226:3 -1
     (nil))
(insn 100 98 101 5 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 OC_Config.OCNIdleState+0 S4 A32])
        (reg:SI 159)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":226:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 101 100 103 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":227:3 -1
     (nil))
(insn 103 101 104 5 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -16 [0xfffffffffffffff0])) [1 OC_Config.OCNPolarity+0 S4 A32])
        (reg:SI 159)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":227:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 104 103 106 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":228:3 -1
     (nil))
(insn 106 104 107 5 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -20 [0xffffffffffffffec])) [1 OC_Config.OCPolarity+0 S4 A32])
        (reg:SI 159)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":228:24 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 107 106 110 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":229:3 -1
     (nil))
(debug_insn 110 107 114 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":231:3 -1
     (nil))
(call_insn 114 110 115 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_OC2_SetConfig") [flags 0x41]  <function_decl 0000000006bc6c00 TIM_OC2_SetConfig>) [0 TIM_OC2_SetConfig S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":231:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_OC2_SetConfig") [flags 0x41]  <function_decl 0000000006bc6c00 TIM_OC2_SetConfig>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 115 114 116 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":235:3 -1
     (nil))
(insn 116 115 126 5 (set (reg/f:SI 136 [ _24 ])
        (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_32(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":235:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 126 116 117 5 (set (reg:SI 168)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":239:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 117 126 5 5 (set (reg:SI 137 [ _25 ])
        (mem/v:SI (plus:SI (reg/f:SI 136 [ _24 ])
                (const_int 4 [0x4])) [1 _24->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":235:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 117 173 5 (set (reg:SI 141 [ <retval> ])
        (reg:SI 159)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":250:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 173 5 174 5 (set (reg:SI 138 [ _26 ])
        (and:SI (reg:SI 137 [ _25 ])
            (const_int -33554433 [0xfffffffffdffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":235:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ _25 ])
        (nil)))
(insn 174 173 120 5 (set (reg:SI 138 [ _26 ])
        (and:SI (reg:SI 138 [ _26 ])
            (const_int -113 [0xffffffffffffff8f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":235:23 90 {*arm_andsi3_insn}
     (nil))
(insn 120 174 121 5 (set (mem/v:SI (plus:SI (reg/f:SI 136 [ _24 ])
                (const_int 4 [0x4])) [1 _24->CR2+0 S4 A32])
        (reg:SI 138 [ _26 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":235:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138 [ _26 ])
        (nil)))
(debug_insn 121 120 122 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":236:3 -1
     (nil))
(insn 122 121 123 5 (set (reg:SI 139 [ _27 ])
        (mem/v:SI (plus:SI (reg/f:SI 136 [ _24 ])
                (const_int 4 [0x4])) [1 _24->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":236:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 123 122 124 5 (set (reg:SI 140 [ _28 ])
        (ior:SI (reg:SI 139 [ _27 ])
            (const_int 80 [0x50]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":236:23 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ _27 ])
        (nil)))
(insn 124 123 125 5 (set (mem/v:SI (plus:SI (reg/f:SI 136 [ _24 ])
                (const_int 4 [0x4])) [1 _24->CR2+0 S4 A32])
        (reg:SI 140 [ _28 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":236:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140 [ _28 ])
        (expr_list:REG_DEAD (reg/f:SI 136 [ _24 ])
            (nil))))
(debug_insn 125 124 128 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":239:3 -1
     (nil))
(insn 128 125 129 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 142 [ htim ])
                (const_int 72 [0x48])) [0 htim_32(D)->DMABurstState+0 S1 A32])
        (subreg:QI (reg:SI 168) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":239:23 263 {*arm_movqi_insn}
     (nil))
(debug_insn 129 128 132 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":242:3 -1
     (nil))
(insn 132 129 133 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 142 [ htim ])
                (const_int 62 [0x3e])) [0 htim_32(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 168) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":242:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 133 132 136 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":243:3 -1
     (nil))
(insn 136 133 137 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 142 [ htim ])
                (const_int 63 [0x3f])) [0 htim_32(D)->ChannelState[1]+0 S1 A8])
        (subreg:QI (reg:SI 168) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":243:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 137 136 140 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":244:3 -1
     (nil))
(insn 140 137 141 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 142 [ htim ])
                (const_int 68 [0x44])) [0 htim_32(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 168) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":244:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 141 140 144 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":245:3 -1
     (nil))
(insn 144 141 145 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 142 [ htim ])
                (const_int 69 [0x45])) [0 htim_32(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 168) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":245:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 145 144 148 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":248:3 -1
     (nil))
(insn 148 145 149 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 142 [ htim ])
                (const_int 61 [0x3d])) [0 htim_32(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 168) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":248:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 168)
        (expr_list:REG_DEAD (reg/v/f:SI 142 [ htim ])
            (nil))))
(debug_insn 149 148 167 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":250:3 -1
     (nil))
(jump_insn 167 149 168 5 (set (pc)
        (label_ref 150)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":250:10 284 {*arm_jump}
     (nil)
 -> 150)
(barrier 168 167 162)
(code_label 162 168 161 6 26 (nil) [1 uses])
(note 161 162 6 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 6 161 150 6 (set (reg:SI 141 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":164:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(code_label 150 6 151 7 24 (nil) [1 uses])
(note 151 150 156 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 156 151 157 7 (set (reg/i:SI 0 r0)
        (reg:SI 141 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":251:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 141 [ <retval> ])
        (nil)))
(insn 157 156 175 7 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":251:1 -1
     (nil))
(note 175 157 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_HallSensor_MspDeInit (HAL_TIMEx_HallSensor_MspDeInit, funcdef_no=399, decl_uid=9447, cgraph_uid=336, symbol_order=335)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs



Compressing live ranges: from 1 to 0 - 0%
Ranges after the compression:
+++Allocating 0 bytes for conflict table (uncompressed size 0)

  regions=1, blocks=3, points=0
    allocnos=0 (big 0), copies=0, conflicts=0, ranges=0

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all:
    modified regnos:
    border:
    Pressure:
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
Disposition:
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_HallSensor_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 11 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(note 11 8 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_HallSensor_DeInit (HAL_TIMEx_HallSensor_DeInit, funcdef_no=330, decl_uid=9443, cgraph_uid=334, symbol_order=333)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 3 5 }
;; 3 succs { 4 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 3 5 }
;; 3 succs { 4 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 143 uninteresting
Reg 121: def dominates all uses has unique first use
Reg 122: local to bb 2 def dominates all uses has unique first use
Reg 113: def dominates all uses has unique first use
Reg 114: local to bb 2 def dominates all uses has unique first use
Reg 124 uninteresting
Reg 116: local to bb 3 def dominates all uses has unique first use
Reg 126 uninteresting
Reg 118 uninteresting
Reg 119 uninteresting
Reg 128 uninteresting
Reg 113 not local to one basic block
Found def insn 14 for 114 to be not moveable
Found def insn 21 for 116 to be not moveable
Reg 121 not local to one basic block
Ignoring reg 122 with equiv init insn
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 3 5 }
;; 3 succs { 4 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 122: (insn_list:REG_DEP_TRUE 8 (nil))
init_insns for 124: (insn_list:REG_DEP_TRUE 15 (nil))
init_insns for 126: (insn_list:REG_DEP_TRUE 22 (nil))
init_insns for 128: (insn_list:REG_DEP_TRUE 38 (nil))

Pass 1 for finding pseudo/allocno costs

    r143: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r121,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:180000,180000 VFP_LO_REGS:180000,180000 ALL_REGS:165000,165000 MEM:120000,120000
  a1(r128,l0) costs: GENERAL_REGS:2000,2000 MEM:100000,100000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a3(r119,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a4(r118,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a5(r126,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a6(r116,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a7(r124,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a8(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a9(r122,l0) costs: GENERAL_REGS:0,0 MEM:20000,20000
  a10(r143,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 73(l0): point = 0
   Insn 60(l0): point = 2
   Insn 56(l0): point = 4
   Insn 52(l0): point = 6
   Insn 48(l0): point = 8
   Insn 72(l0): point = 10
   Insn 44(l0): point = 12
   Insn 65(l0): point = 14
   Insn 40(l0): point = 16
   Insn 38(l0): point = 18
   Insn 36(l0): point = 20
   Insn 35(l0): point = 22
   Insn 30(l0): point = 25
   Insn 29(l0): point = 27
   Insn 28(l0): point = 29
   Insn 25(l0): point = 32
   Insn 24(l0): point = 34
   Insn 22(l0): point = 36
   Insn 21(l0): point = 38
   Insn 18(l0): point = 41
   Insn 17(l0): point = 43
   Insn 15(l0): point = 45
   Insn 14(l0): point = 47
   Insn 10(l0): point = 49
   Insn 13(l0): point = 51
   Insn 8(l0): point = 53
   Insn 2(l0): point = 55
   Insn 75(l0): point = 57
 a0(r121): [3..55]
 a1(r128): [3..18]
 a2(r113): [26..51]
 a3(r119): [26..27]
 a4(r118): [28..29]
 a5(r126): [35..36]
 a6(r116): [35..38]
 a7(r124): [44..45]
 a8(r114): [44..47]
 a9(r122): [50..53]
 a10(r143): [56..57]
Compressing live ranges: from 60 to 14 - 23%
Ranges after the compression:
 a0(r121): [0..11]
 a1(r128): [0..1]
 a2(r113): [2..11]
 a3(r119): [2..3]
 a4(r118): [4..5]
 a5(r126): [6..7]
 a6(r116): [6..7]
 a7(r124): [8..9]
 a8(r114): [8..9]
 a9(r122): [10..11]
 a10(r143): [12..13]
+++Allocating 80 bytes for conflict table (uncompressed size 88)
;; a0(r121,l0) conflicts: a1(r128,l0) a3(r119,l0) a2(r113,l0) a4(r118,l0) a5(r126,l0) a6(r116,l0) a7(r124,l0) a8(r114,l0) a9(r122,l0)
;;     total conflict hard regs: 0 12 14
;;     conflict hard regs: 0 12 14

;; a1(r128,l0) conflicts: a0(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r121,l0) a3(r119,l0) a4(r118,l0) a5(r126,l0) a6(r116,l0) a7(r124,l0) a8(r114,l0) a9(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r119,l0) conflicts: a0(r121,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r118,l0) conflicts: a0(r121,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r126,l0) conflicts: a0(r121,l0) a2(r113,l0) a6(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r116,l0) conflicts: a0(r121,l0) a2(r113,l0) a5(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r124,l0) conflicts: a0(r121,l0) a2(r113,l0) a8(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r114,l0) conflicts: a0(r121,l0) a2(r113,l0) a7(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r122,l0) conflicts: a0(r121,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r143,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a3(r119)<->a4(r118)@31:shuffle
  cp1:a0(r121)<->a10(r143)@1000:move
  pref0:a0(r121)<-hr0@1000
  pref1:a1(r128)<-hr0@1000
  pref2:a10(r143)<-hr0@2000
  regions=1, blocks=6, points=14
    allocnos=11 (big 0), copies=2, conflicts=0, ranges=11

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 5 4 3 2
    all: 0r121 1r128 2r113 3r119 4r118 5r126 6r116 7r124 8r114 9r122 10r143
    modified regnos: 113 114 116 118 119 121 122 124 126 128 143
    border:
    Pressure: GENERAL_REGS=4
 Removing pref0:hr0@1000
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@556000
          2:( 1-11)@236000
      Allocno a0r121 of GENERAL_REGS(14) has 11 avail. regs  1-11, node:  1-11 (confl regs =  0 12-106)
      Allocno a1r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r143 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 1:a0r121-a10r143 (freq=1000):
        Result (freq=13000): a0r121(11000) a10r143(2000)
      Forming thread by copy 0:a3r119-a4r118 (freq=31):
        Result (freq=1000): a3r119(500) a4r118(500)
      Pushing a6(r116,l0)(cost 0)
      Pushing a5(r126,l0)(cost 0)
      Pushing a4(r118,l0)(cost 0)
      Pushing a3(r119,l0)(cost 0)
      Pushing a9(r122,l0)(cost 0)
      Pushing a8(r114,l0)(cost 0)
      Pushing a7(r124,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r128,l0)(cost 0)
      Pushing a10(r143,l0)(cost 0)
      Pushing a0(r121,l0)(cost 0)
      Popping a0(r121,l0)  -- assign reg 4
      Popping a10(r143,l0)  -- assign reg 0
      Popping a1(r128,l0)  -- assign reg 0
      Popping a2(r113,l0)  -- assign reg 3
      Popping a7(r124,l0)  -- assign reg 2
      Popping a8(r114,l0)  -- assign reg 1
      Popping a9(r122,l0)  -- assign reg 2
      Popping a3(r119,l0)  -- assign reg 2
      Popping a4(r118,l0)  -- assign reg 2
      Popping a5(r126,l0)  -- assign reg 2
      Popping a6(r116,l0)  -- assign reg 1
Disposition:
    2:r113 l0     3    8:r114 l0     1    6:r116 l0     1    4:r118 l0     2
    3:r119 l0     2    0:r121 l0     4    9:r122 l0     2    7:r124 l0     2
    5:r126 l0     2    1:r128 l0     0   10:r143 l0     0
New iteration of spill/restore move
+++Costs: overall -26000, reg -26000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_HallSensor_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={2d} r2={2d} r3={2d} r7={1d,5u} r12={2d} r13={1d,6u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,5u} r103={1d,4u} r104={1d} r105={1d} r106={1d} r113={1d,4u} r114={1d,1u} r116={1d,1u} r118={1d,1u} r119={1d,1u} r121={1d,10u} r122={1d,1u} r124={1d,1u} r126={1d,1u} r128={1d,8u} r143={1d,1u} 
;;    total ref usage 177{121d,56u,0e} in 46{45 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 16 2 NOTE_INSN_FUNCTION_BEG)
(note 16 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 16 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":261:3 -1
     (nil))
(debug_insn 7 6 75 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":263:3 -1
     (nil))
(insn 75 7 2 2 (set (reg:SI 143)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":259:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 75 8 2 (set (reg/v/f:SI 121 [ htim ])
        (reg:SI 143)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":259:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(insn 8 2 13 2 (set (reg:SI 122)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":263:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 13 8 10 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 121 [ htim ]) [3 htim_10(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 13 11 2 (set (mem/v:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 61 [0x3d])) [0 htim_10(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 122) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":263:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 -1
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 -1
     (nil))
(insn 14 12 15 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 17 2 (set (reg:SI 124)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 17 15 18 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 114 [ _2 ])
                        (reg:SI 124))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 124)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 31)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 31)
(note 19 18 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 23 19 20 3 NOTE_INSN_DELETED)
(debug_insn 20 23 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 -1
     (nil))
(insn 21 20 22 3 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 24 3 (set (reg:SI 126)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 24 22 25 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 116 [ _4 ])
                        (reg:SI 126))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 126)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))
(jump_insn 25 24 26 3 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 31)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 31)
(note 26 25 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 27 26 28 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 -1
     (nil))
(insn 28 27 29 4 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 28 30 4 (set (reg:SI 119 [ _7 ])
        (and:SI (reg:SI 118 [ _6 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 30 29 31 4 (set (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CR1+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(code_label 31 30 32 5 34 (nil) [2 uses])
(note 32 31 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 33 32 34 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 -1
     (nil))
(debug_insn 34 33 35 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":277:3 -1
     (nil))
(insn 35 34 36 5 (set (reg:SI 0 r0)
        (reg/v/f:SI 121 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":277:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 36 35 37 5 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_TIMEx_HallSensor_MspDeInit") [flags 0x3]  <function_decl 0000000006be4c00 HAL_TIMEx_HallSensor_MspDeInit>) [0 HAL_TIMEx_HallSensor_MspDeInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":277:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_TIMEx_HallSensor_MspDeInit") [flags 0x3]  <function_decl 0000000006be4c00 HAL_TIMEx_HallSensor_MspDeInit>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 37 36 38 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":281:3 -1
     (nil))
(insn 38 37 40 5 (set (reg:SI 128)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":281:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 40 38 41 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 72 [0x48])) [0 htim_10(D)->DMABurstState+0 S1 A32])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":281:23 263 {*arm_movqi_insn}
     (nil))
(debug_insn 41 40 65 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":284:3 -1
     (nil))
(insn 65 41 44 5 (set (mem:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 60 [0x3c])) [0 htim_10(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":293:3 263 {*arm_movqi_insn}
     (nil))
(insn 44 65 45 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 62 [0x3e])) [0 htim_10(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":284:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 45 44 72 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":285:3 -1
     (nil))
(insn 72 45 48 5 (set (reg/i:SI 0 r0)
        (reg:SI 128)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":296:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 48 72 49 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 63 [0x3f])) [0 htim_10(D)->ChannelState[1]+0 S1 A8])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":285:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 49 48 52 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":286:3 -1
     (nil))
(insn 52 49 53 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 68 [0x44])) [0 htim_10(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":286:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 53 52 56 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":287:3 -1
     (nil))
(insn 56 53 57 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 69 [0x45])) [0 htim_10(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":287:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 57 56 60 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":290:3 -1
     (nil))
(insn 60 57 61 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 61 [0x3d])) [0 htim_10(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":290:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 128)
        (expr_list:REG_DEAD (reg/v/f:SI 121 [ htim ])
            (nil))))
(debug_insn 61 60 62 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":293:3 -1
     (nil))
(debug_insn 62 61 66 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":293:3 -1
     (nil))
(debug_insn 66 62 67 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":293:3 -1
     (nil))
(debug_insn 67 66 73 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":295:3 -1
     (nil))
(insn 73 67 78 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":296:1 -1
     (nil))
(note 78 73 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_HallSensor_Start (HAL_TIMEx_HallSensor_Start, funcdef_no=333, decl_uid=9449, cgraph_uid=337, symbol_order=336)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21
;; 2 succs { 18 3 }
;; 3 succs { 21 4 }
;; 4 succs { 21 5 }
;; 5 succs { 21 6 }
;; 6 succs { 14 7 }
;; 7 succs { 14 8 }
;; 8 succs { 14 9 }
;; 9 succs { 14 10 }
;; 10 succs { 14 11 }
;; 11 succs { 14 12 }
;; 12 succs { 14 13 }
;; 13 succs { 14 17 }
;; 14 succs { 15 19 }
;; 15 succs { 16 20 }
;; 16 succs { 21 }
;; 17 succs { 21 }
;; 18 succs { 21 }
;; 19 succs { 21 }
;; 20 succs { 21 }
;; 21 succs { 1 }
Will split live ranges of parameters at BB 6
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21
;; 2 succs { 18 3 }
;; 3 succs { 21 4 }
;; 4 succs { 21 5 }
;; 5 succs { 21 6 }
;; 6 succs { 14 7 }
;; 7 succs { 14 8 }
;; 8 succs { 14 9 }
;; 9 succs { 14 10 }
;; 10 succs { 14 11 }
;; 11 succs { 14 12 }
;; 12 succs { 14 13 }
;; 13 succs { 14 17 }
;; 14 succs { 15 19 }
;; 15 succs { 16 20 }
;; 16 succs { 21 }
;; 17 succs { 21 }
;; 18 succs { 21 }
;; 19 succs { 21 }
;; 20 succs { 21 }
;; 21 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 156 uninteresting
Reg 125 uninteresting
Reg 128: local to bb 2 def dominates all uses has unique first use
Reg 131: local to bb 2 def dominates all uses has unique first use
Reg 134: local to bb 2 def dominates all uses has unique first use
Reg 137: local to bb 2 def dominates all uses has unique first use
Reg 120: def dominates all uses has unique first use
Reg 121: def dominates all uses has unique first use
Reg 122: def dominates all uses has unique first use
Reg 138 uninteresting
Reg 147 uninteresting
Reg 148 uninteresting
Reg 149 uninteresting
Reg 150 uninteresting
Reg 151 uninteresting
Reg 152 uninteresting
Reg 153 uninteresting
Reg 115: local to bb 14 def dominates all uses has unique first use
Reg 116: local to bb 16 def dominates all uses has unique first use
Reg 117 uninteresting
Reg 118: local to bb 17 def dominates all uses has unique first use
Reg 119 uninteresting
Found def insn 109 for 115 to be not moveable
Found def insn 121 for 116 to be not moveable
Found def insn 129 for 118 to be not moveable
Reg 120 not local to one basic block
Reg 121 not local to one basic block
Reg 122 not local to one basic block
Found def insn 16 for 128 to be not moveable
Found def insn 22 for 131 to be not moveable
Found def insn 28 for 134 to be not moveable
Found def insn 34 for 137 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21
;; 2 succs { 18 3 }
;; 3 succs { 21 4 }
;; 4 succs { 21 5 }
;; 5 succs { 21 6 }
;; 6 succs { 14 7 }
;; 7 succs { 14 8 }
;; 8 succs { 14 9 }
;; 9 succs { 14 10 }
;; 10 succs { 14 11 }
;; 11 succs { 14 12 }
;; 12 succs { 14 13 }
;; 13 succs { 14 17 }
;; 14 succs { 15 19 }
;; 15 succs { 16 20 }
;; 16 succs { 21 }
;; 17 succs { 21 }
;; 18 succs { 21 }
;; 19 succs { 21 }
;; 20 succs { 21 }
;; 21 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 138: (insn_list:REG_DEP_TRUE 53 (nil))
init_insns for 147: (insn_list:REG_DEP_TRUE 76 (nil))
init_insns for 148: (insn_list:REG_DEP_TRUE 83 (nil))
init_insns for 149: (insn_list:REG_DEP_TRUE 87 (nil))
init_insns for 150: (insn_list:REG_DEP_TRUE 91 (nil))
init_insns for 151: (insn_list:REG_DEP_TRUE 95 (nil))
init_insns for 152: (insn_list:REG_DEP_TRUE 99 (nil))
init_insns for 153: (insn_list:REG_DEP_TRUE 103 (nil))

Pass 1 for finding pseudo/allocno costs

    r156: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r153: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r124,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:53085,53085 VFP_LO_REGS:53085,53085 ALL_REGS:38085,38085 MEM:35390,35390
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:82,82 CALLER_SAVE_REGS:82,82 EVEN_REG:82,82 GENERAL_REGS:82,82 VFP_D0_D7_REGS:3600,3600 VFP_LO_REGS:3600,3600 ALL_REGS:3600,3600 MEM:2400,2400
  a2(r119,l0) costs: LO_REGS:0,0 HI_REGS:4,4 CALLER_SAVE_REGS:4,4 EVEN_REG:4,4 GENERAL_REGS:4,4 VFP_D0_D7_REGS:60,60 VFP_LO_REGS:60,60 ALL_REGS:60,60 MEM:40,40
  a3(r118,l0) costs: LO_REGS:0,0 HI_REGS:4,4 CALLER_SAVE_REGS:4,4 EVEN_REG:4,4 GENERAL_REGS:4,4 VFP_D0_D7_REGS:60,60 VFP_LO_REGS:60,60 ALL_REGS:60,60 MEM:40,40
  a4(r117,l0) costs: LO_REGS:0,0 HI_REGS:32,32 CALLER_SAVE_REGS:32,32 EVEN_REG:32,32 GENERAL_REGS:32,32 VFP_D0_D7_REGS:480,480 VFP_LO_REGS:480,480 ALL_REGS:480,480 MEM:320,320
  a5(r116,l0) costs: LO_REGS:0,0 HI_REGS:32,32 CALLER_SAVE_REGS:32,32 EVEN_REG:32,32 GENERAL_REGS:32,32 VFP_D0_D7_REGS:480,480 VFP_LO_REGS:480,480 ALL_REGS:480,480 MEM:320,320
  a6(r123,l0) costs: LO_REGS:0,0 HI_REGS:76,76 CALLER_SAVE_REGS:76,76 EVEN_REG:76,76 GENERAL_REGS:76,76 VFP_D0_D7_REGS:2655,2655 VFP_LO_REGS:2655,2655 ALL_REGS:2655,2655 MEM:1770,1770
  a7(r115,l0) costs: LO_REGS:0,0 HI_REGS:76,76 CALLER_SAVE_REGS:76,76 EVEN_REG:76,76 GENERAL_REGS:76,76 VFP_D0_D7_REGS:1140,1140 VFP_LO_REGS:1140,1140 ALL_REGS:1140,1140 MEM:760,760
  a8(r153,l0) costs: LO_REGS:0,0 HI_REGS:6,6 CALLER_SAVE_REGS:6,6 EVEN_REG:6,6 GENERAL_REGS:6,6 VFP_D0_D7_REGS:90,90 VFP_LO_REGS:90,90 ALL_REGS:90,90 MEM:60,60
  a9(r152,l0) costs: LO_REGS:0,0 HI_REGS:8,8 CALLER_SAVE_REGS:8,8 EVEN_REG:8,8 GENERAL_REGS:8,8 VFP_D0_D7_REGS:120,120 VFP_LO_REGS:120,120 ALL_REGS:120,120 MEM:80,80
  a10(r151,l0) costs: LO_REGS:0,0 HI_REGS:12,12 CALLER_SAVE_REGS:12,12 EVEN_REG:12,12 GENERAL_REGS:12,12 VFP_D0_D7_REGS:180,180 VFP_LO_REGS:180,180 ALL_REGS:180,180 MEM:120,120
  a11(r150,l0) costs: LO_REGS:0,0 HI_REGS:18,18 CALLER_SAVE_REGS:18,18 EVEN_REG:18,18 GENERAL_REGS:18,18 VFP_D0_D7_REGS:270,270 VFP_LO_REGS:270,270 ALL_REGS:270,270 MEM:180,180
  a12(r149,l0) costs: LO_REGS:0,0 HI_REGS:28,28 CALLER_SAVE_REGS:28,28 EVEN_REG:28,28 GENERAL_REGS:28,28 VFP_D0_D7_REGS:420,420 VFP_LO_REGS:420,420 ALL_REGS:420,420 MEM:280,280
  a13(r148,l0) costs: LO_REGS:0,0 HI_REGS:40,40 CALLER_SAVE_REGS:40,40 EVEN_REG:40,40 GENERAL_REGS:40,40 VFP_D0_D7_REGS:600,600 VFP_LO_REGS:600,600 ALL_REGS:600,600 MEM:400,400
  a14(r147,l0) costs: LO_REGS:0,0 HI_REGS:82,82 CALLER_SAVE_REGS:82,82 EVEN_REG:82,82 GENERAL_REGS:82,82 VFP_D0_D7_REGS:1230,1230 VFP_LO_REGS:1230,1230 ALL_REGS:1230,1230 MEM:820,820
  a15(r125,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:78690,78690 VFP_LO_REGS:78690,78690 ALL_REGS:78690,78690 MEM:52460,52460
  a16(r138,l0) costs: GENERAL_REGS:0,0 MEM:2050,2050
  a17(r122,l0) costs: GENERAL_REGS:82,82 VFP_D0_D7_REGS:18105,18105 VFP_LO_REGS:18105,18105 ALL_REGS:17490,17490 MEM:12070,12070
  a18(r121,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:18750,18750 VFP_LO_REGS:18750,18750 ALL_REGS:18750,18750 MEM:12500,12500
  a19(r120,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:22500,22500 VFP_LO_REGS:22500,22500 ALL_REGS:22500,22500 MEM:15000,15000
  a20(r128,l0) costs: GENERAL_REGS:0,0 MEM:30000,30000
  a21(r137,l0) costs: GENERAL_REGS:0,0 MEM:20000,20000
  a22(r134,l0) costs: GENERAL_REGS:0,0 MEM:20000,20000
  a23(r131,l0) costs: GENERAL_REGS:0,0 MEM:20000,20000
  a24(r156,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 139(l0): point = 0
   Insn 138(l0): point = 2
   Insn 10(l0): point = 5
   Insn 174(l0): point = 8
   Insn 6(l0): point = 10
   Insn 172(l0): point = 13
   Insn 9(l0): point = 15
   Insn 170(l0): point = 18
   Insn 131(l0): point = 20
   Insn 130(l0): point = 22
   Insn 5(l0): point = 24
   Insn 129(l0): point = 26
   Insn 168(l0): point = 29
   Insn 123(l0): point = 31
   Insn 122(l0): point = 33
   Insn 7(l0): point = 35
   Insn 121(l0): point = 37
   Insn 118(l0): point = 40
   Insn 117(l0): point = 42
   Insn 115(l0): point = 45
   Insn 114(l0): point = 47
   Insn 177(l0): point = 49
   Insn 176(l0): point = 51
   Insn 109(l0): point = 53
   Insn 105(l0): point = 56
   Insn 104(l0): point = 58
   Insn 103(l0): point = 60
   Insn 101(l0): point = 63
   Insn 100(l0): point = 65
   Insn 99(l0): point = 67
   Insn 97(l0): point = 70
   Insn 96(l0): point = 72
   Insn 95(l0): point = 74
   Insn 93(l0): point = 77
   Insn 92(l0): point = 79
   Insn 91(l0): point = 81
   Insn 89(l0): point = 84
   Insn 88(l0): point = 86
   Insn 87(l0): point = 88
   Insn 85(l0): point = 91
   Insn 84(l0): point = 93
   Insn 83(l0): point = 95
   Insn 81(l0): point = 98
   Insn 80(l0): point = 100
   Insn 78(l0): point = 103
   Insn 77(l0): point = 105
   Insn 76(l0): point = 107
   Insn 75(l0): point = 109
   Insn 73(l0): point = 111
   Insn 67(l0): point = 113
   Insn 71(l0): point = 115
   Insn 63(l0): point = 117
   Insn 70(l0): point = 119
   Insn 59(l0): point = 121
   Insn 72(l0): point = 123
   Insn 55(l0): point = 125
   Insn 53(l0): point = 127
   Insn 50(l0): point = 130
   Insn 49(l0): point = 132
   Insn 47(l0): point = 135
   Insn 46(l0): point = 137
   Insn 44(l0): point = 140
   Insn 43(l0): point = 142
   Insn 41(l0): point = 145
   Insn 40(l0): point = 147
   Insn 36(l0): point = 149
   Insn 30(l0): point = 151
   Insn 24(l0): point = 153
   Insn 18(l0): point = 155
   Insn 34(l0): point = 157
   Insn 28(l0): point = 159
   Insn 22(l0): point = 161
   Insn 16(l0): point = 163
   Insn 2(l0): point = 165
   Insn 167(l0): point = 167
 a0(r124): [130..155] [29..35] [18..24] [13..15] [8..10] [3..5]
 a1(r114): [32..109] [21..28]
 a2(r119): [21..22]
 a3(r118): [23..26]
 a4(r117): [32..33]
 a5(r116): [34..37]
 a6(r123): [43..51]
 a7(r115): [50..53]
 a8(r153): [59..60]
 a9(r152): [66..67]
 a10(r151): [73..74]
 a11(r150): [80..81]
 a12(r149): [87..88]
 a13(r148): [94..95]
 a14(r147): [106..107]
 a15(r125): [110..165]
 a16(r138): [114..127]
 a17(r122): [120..149]
 a18(r121): [138..151]
 a19(r120): [143..153]
 a20(r128): [148..163]
 a21(r137): [150..157]
 a22(r134): [152..159]
 a23(r131): [154..161]
 a24(r156): [166..167]
Compressing live ranges: from 170 to 42 - 24%
Ranges after the compression:
 a0(r124): [32..39] [0..13]
 a1(r114): [6..29]
 a2(r119): [6..7]
 a3(r118): [8..9]
 a4(r117): [10..11]
 a5(r116): [12..13]
 a6(r123): [14..15]
 a7(r115): [14..15]
 a8(r153): [16..17]
 a9(r152): [18..19]
 a10(r151): [20..21]
 a11(r150): [22..23]
 a12(r149): [24..25]
 a13(r148): [26..27]
 a14(r147): [28..29]
 a15(r125): [30..39]
 a16(r138): [30..31]
 a17(r122): [30..33]
 a18(r121): [32..35]
 a19(r120): [32..37]
 a20(r128): [32..39]
 a21(r137): [34..39]
 a22(r134): [36..39]
 a23(r131): [38..39]
 a24(r156): [40..41]
+++Allocating 192 bytes for conflict table (uncompressed size 200)
;; a0(r124,l0) conflicts: a2(r119,l0) a1(r114,l0) a3(r118,l0) a4(r117,l0) a5(r116,l0) a17(r122,l0) a15(r125,l0) a18(r121,l0) a19(r120,l0) a20(r128,l0) a21(r137,l0) a22(r134,l0) a23(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r124,l0) a2(r119,l0) a3(r118,l0) a4(r117,l0) a5(r116,l0) a6(r123,l0) a7(r115,l0) a8(r153,l0) a9(r152,l0) a10(r151,l0) a11(r150,l0) a12(r149,l0) a13(r148,l0) a14(r147,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r119,l0) conflicts: a0(r124,l0) a1(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r118,l0) conflicts: a0(r124,l0) a1(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r117,l0) conflicts: a0(r124,l0) a1(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r116,l0) conflicts: a0(r124,l0) a1(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r123,l0) conflicts: a1(r114,l0) a7(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r115,l0) conflicts: a1(r114,l0) a6(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r153,l0) conflicts: a1(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r152,l0) conflicts: a1(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r151,l0) conflicts: a1(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r150,l0) conflicts: a1(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r149,l0) conflicts: a1(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r148,l0) conflicts: a1(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r147,l0) conflicts: a1(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r125,l0) conflicts: a0(r124,l0) a16(r138,l0) a17(r122,l0) a18(r121,l0) a19(r120,l0) a20(r128,l0) a21(r137,l0) a22(r134,l0) a23(r131,l0)
;;     total conflict hard regs: 0-2 12 14
;;     conflict hard regs: 0-2 12 14

;; a16(r138,l0) conflicts: a17(r122,l0) a15(r125,l0)
;;     total conflict hard regs: 0-2
;;     conflict hard regs: 0-2

;; a17(r122,l0) conflicts: a0(r124,l0) a16(r138,l0) a15(r125,l0) a18(r121,l0) a19(r120,l0) a20(r128,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a18(r121,l0) conflicts: a0(r124,l0) a17(r122,l0) a15(r125,l0) a19(r120,l0) a20(r128,l0) a21(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r120,l0) conflicts: a0(r124,l0) a17(r122,l0) a15(r125,l0) a18(r121,l0) a20(r128,l0) a21(r137,l0) a22(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r128,l0) conflicts: a0(r124,l0) a17(r122,l0) a15(r125,l0) a18(r121,l0) a19(r120,l0) a21(r137,l0) a22(r134,l0) a23(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r137,l0) conflicts: a0(r124,l0) a15(r125,l0) a18(r121,l0) a19(r120,l0) a20(r128,l0) a22(r134,l0) a23(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r134,l0) conflicts: a0(r124,l0) a15(r125,l0) a19(r120,l0) a20(r128,l0) a21(r137,l0) a23(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r131,l0) conflicts: a0(r124,l0) a15(r125,l0) a20(r128,l0) a21(r137,l0) a22(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r156,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a2(r119)<->a3(r118)@1:shuffle
  cp1:a4(r117)<->a5(r116)@2:shuffle
  cp2:a15(r125)<->a24(r156)@1000:move
  cp3:a19(r120)<->a23(r131)@125:shuffle
  cp4:a18(r121)<->a22(r134)@125:shuffle
  cp5:a17(r122)<->a21(r137)@125:shuffle
  pref0:a0(r124)<-hr0@2000
  pref1:a17(r122)<-hr2@82
  pref2:a24(r156)<-hr0@2000
  regions=1, blocks=22, points=42
    allocnos=25 (big 0), copies=6, conflicts=0, ranges=26

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r124 1r114 2r119 3r118 4r117 5r116 6r123 7r115 8r153 9r152 10r151 11r150 12r149 13r148 14r147 15r125 16r138 17r122 18r121 19r120 20r128 21r137 22r134 23r131 24r156
    modified regnos: 114 115 116 117 118 119 120 121 122 123 124 125 128 131 134 137 138 147 148 149 150 151 152 153 156
    border:
    Pressure: GENERAL_REGS=6
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@440960
          2:( 1-12 14)@24304
            3:( 3-12 14)@4100
              4:( 3-11)@104920
      Allocno a0r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r153 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r152 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r151 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r150 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r149 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r148 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r125 of GENERAL_REGS(14) has 9 avail. regs  3-11, node:  3-11 (confl regs =  0-2 12-106)
      Allocno a16r138 of GENERAL_REGS(14) has 11 avail. regs  3-12 14, node:  3-12 14 (confl regs =  0-2 13 15-106)
      Allocno a17r122 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a18r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r156 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 3:a19r120-a23r131 (freq=125):
        Result (freq=3500): a19r120(1500) a23r131(2000)
      Forming thread by copy 4:a18r121-a22r134 (freq=125):
        Result (freq=3250): a18r121(1250) a22r134(2000)
      Forming thread by copy 5:a17r122-a21r137 (freq=125):
        Result (freq=3166): a17r122(1166) a21r137(2000)
      Forming thread by copy 1:a4r117-a5r116 (freq=2):
        Result (freq=64): a4r117(32) a5r116(32)
      Forming thread by copy 0:a2r119-a3r118 (freq=1):
        Result (freq=8): a2r119(4) a3r118(4)
      Pushing a8(r153,l0)(cost 0)
        Making a1(r114,l0) colorable
      Pushing a9(r152,l0)(cost 0)
      Pushing a3(r118,l0)(cost 0)
      Pushing a2(r119,l0)(cost 0)
      Pushing a10(r151,l0)(cost 0)
      Pushing a11(r150,l0)(cost 0)
      Pushing a12(r149,l0)(cost 0)
      Pushing a13(r148,l0)(cost 0)
      Pushing a5(r116,l0)(cost 0)
      Pushing a4(r117,l0)(cost 0)
      Pushing a7(r115,l0)(cost 0)
      Pushing a14(r147,l0)(cost 0)
      Pushing a6(r123,l0)(cost 0)
      Pushing a16(r138,l0)(cost 0)
      Forming thread by copy 2:a15r125-a24r156 (freq=1000):
        Result (freq=7246): a15r125(5246) a24r156(2000)
        Making a15(r125,l0) colorable
      Pushing a1(r114,l0)(cost 2400)
      Pushing a24(r156,l0)(cost 0)
      Pushing a0(r124,l0)(cost 0)
      Pushing a20(r128,l0)(cost 0)
      Pushing a17(r122,l0)(cost 0)
      Pushing a21(r137,l0)(cost 0)
      Pushing a18(r121,l0)(cost 0)
      Pushing a22(r134,l0)(cost 0)
      Pushing a19(r120,l0)(cost 0)
      Pushing a23(r131,l0)(cost 0)
      Pushing a15(r125,l0)(cost 52460)
      Popping a15(r125,l0)  -- assign reg 4
      Popping a23(r131,l0)  -- assign reg 3
      Popping a19(r120,l0)  -- assign reg 3
      Popping a22(r134,l0)  -- assign reg 1
      Popping a18(r121,l0)  -- assign reg 1
      Popping a21(r137,l0)  -- assign reg 2
      Popping a17(r122,l0)  -- assign reg 2
      Popping a20(r128,l0)  -- assign reg 12
      Popping a0(r124,l0)  -- assign reg 0
      Popping a24(r156,l0)  -- assign reg 0
      Popping a1(r114,l0)  -- assign reg 3
      Popping a16(r138,l0)  -- assign reg 3
      Popping a6(r123,l0)  -- assign reg 2
      Popping a14(r147,l0)  -- assign reg 2
      Popping a7(r115,l0)  -- assign reg 1
      Popping a4(r117,l0)  -- assign reg 2
      Popping a5(r116,l0)  -- assign reg 2
      Popping a13(r148,l0)  -- assign reg 2
      Popping a12(r149,l0)  -- assign reg 2
      Popping a11(r150,l0)  -- assign reg 2
      Popping a10(r151,l0)  -- assign reg 2
      Popping a2(r119,l0)  -- assign reg 2
      Popping a3(r118,l0)  -- assign reg 2
      Popping a9(r152,l0)  -- assign reg 2
      Popping a8(r153,l0)  -- assign reg 2
Disposition:
    1:r114 l0     3    7:r115 l0     1    5:r116 l0     2    4:r117 l0     2
    3:r118 l0     2    2:r119 l0     2   19:r120 l0     3   18:r121 l0     1
   17:r122 l0     2    6:r123 l0     2    0:r124 l0     0   15:r125 l0     4
   20:r128 l0    12   23:r131 l0     3   22:r134 l0     1   21:r137 l0     2
   16:r138 l0     3   14:r147 l0     2   13:r148 l0     2   12:r149 l0     2
   11:r150 l0     2   10:r151 l0     2    9:r152 l0     2    8:r153 l0     2
   24:r156 l0     0
New iteration of spill/restore move
+++Costs: overall -30082, reg -30082, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_HallSensor_Start

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={3d,1u} r3={2d} r7={1d,21u} r12={2d} r13={1d,22u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={15d,14u} r101={1d} r102={1d,21u} r103={1d,20u} r104={1d} r105={1d} r106={1d} r114={1d,13u,7e} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,2u} r121={1d,2u} r122={1d,3u} r123={2d,4u} r124={6d,2u} r125={1d,10u} r128={1d,2u} r131={1d,1u} r134={1d,1u} r137={1d,1u} r138={1d,4u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r156={1d,1u} 
;;    total ref usage 324{155d,162u,7e} in 97{96 regular + 1 call} insns.
(note 1 0 11 NOTE_INSN_DELETED)
(note 11 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 11 13 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 13 3 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":335:3 -1
     (nil))
(debug_insn 14 13 167 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":336:3 -1
     (nil))
(insn 167 14 2 2 (set (reg:SI 156)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":334:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 167 16 2 (set (reg/v/f:SI 125 [ htim ])
        (reg:SI 156)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":334:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))
(insn 16 2 22 2 (set (reg:SI 128 [ htim_11(D)->ChannelState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 125 [ htim ])
                    (const_int 62 [0x3e])) [0 htim_11(D)->ChannelState[0]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":336:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 22 16 28 2 (set (reg:SI 131 [ htim_11(D)->ChannelState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 125 [ htim ])
                    (const_int 63 [0x3f])) [0 htim_11(D)->ChannelState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":337:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 28 22 34 2 (set (reg:SI 134 [ htim_11(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 125 [ htim ])
                    (const_int 68 [0x44])) [0 htim_11(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":338:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 34 28 18 2 (set (reg:SI 137 [ htim_11(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 125 [ htim ])
                    (const_int 69 [0x45])) [0 htim_11(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":339:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 18 34 19 2 (set (reg/v:SI 124 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 128 [ htim_11(D)->ChannelState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":336:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 19 18 20 2 (var_location:QI channel_1_state (subreg:QI (reg/v:SI 124 [ <retval> ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":336:31 -1
     (nil))
(debug_insn 20 19 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":337:3 -1
     (nil))
(insn 24 20 25 2 (set (reg/v:SI 120 [ channel_2_state ])
        (zero_extend:SI (subreg:QI (reg:SI 131 [ htim_11(D)->ChannelState[1] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":337:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 131 [ htim_11(D)->ChannelState[1] ])
        (nil)))
(debug_insn 25 24 26 2 (var_location:QI channel_2_state (subreg:QI (reg/v:SI 120 [ channel_2_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":337:31 -1
     (nil))
(debug_insn 26 25 30 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":338:3 -1
     (nil))
(insn 30 26 31 2 (set (reg/v:SI 121 [ complementary_channel_1_state ])
        (zero_extend:SI (subreg:QI (reg:SI 134 [ htim_11(D)->ChannelNState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":338:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 134 [ htim_11(D)->ChannelNState[0] ])
        (nil)))
(debug_insn 31 30 32 2 (var_location:QI complementary_channel_1_state (subreg:QI (reg/v:SI 121 [ complementary_channel_1_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":338:31 -1
     (nil))
(debug_insn 32 31 36 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":339:3 -1
     (nil))
(insn 36 32 37 2 (set (reg/v:SI 122 [ complementary_channel_2_state ])
        (zero_extend:SI (subreg:QI (reg:SI 137 [ htim_11(D)->ChannelNState[1] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":339:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 137 [ htim_11(D)->ChannelNState[1] ])
        (nil)))
(debug_insn 37 36 38 2 (var_location:QI complementary_channel_2_state (subreg:QI (reg/v:SI 122 [ complementary_channel_2_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":339:31 -1
     (nil))
(debug_insn 38 37 39 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":342:3 -1
     (nil))
(debug_insn 39 38 40 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":345:3 -1
     (nil))
(insn 40 39 41 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 128 [ htim_11(D)->ChannelState[0] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":345:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 128 [ htim_11(D)->ChannelState[0] ])
        (nil)))
(jump_insn 41 40 42 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 144)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":345:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 144)
(note 42 41 43 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 120 [ channel_2_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":346:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 120 [ channel_2_state ])
        (nil)))
(jump_insn 44 43 45 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 132)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":346:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 132)
(note 45 44 46 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 121 [ complementary_channel_1_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":347:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 121 [ complementary_channel_1_state ])
        (nil)))
(jump_insn 47 46 48 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 132)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":347:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 132)
(note 48 47 49 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 122 [ complementary_channel_2_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":348:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 50 49 51 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 132)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":348:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 132)
(note 51 50 69 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 69 51 52 6 NOTE_INSN_DELETED)
(debug_insn 52 69 53 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":354:3 -1
     (nil))
(insn 53 52 55 6 (set (reg:SI 138)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":354:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 55 53 56 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 125 [ htim ])
                (const_int 62 [0x3e])) [0 htim_11(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 138) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":354:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 56 55 72 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":355:3 -1
     (nil))
(insn 72 56 59 6 (set (reg:SI 0 r0)
        (mem/f:SI (reg/v/f:SI 125 [ htim ]) [3 htim_11(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":362:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 72 60 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 125 [ htim ])
                (const_int 63 [0x3f])) [0 htim_11(D)->ChannelState[1]+0 S1 A8])
        (subreg:QI (reg:SI 138) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":355:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 60 59 70 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":356:3 -1
     (nil))
(insn 70 60 63 6 (set (reg:SI 2 r2)
        (reg/v:SI 122 [ complementary_channel_2_state ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":362:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 122 [ complementary_channel_2_state ])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(insn 63 70 64 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 125 [ htim ])
                (const_int 68 [0x44])) [0 htim_11(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 138) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":356:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 64 63 71 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":357:3 -1
     (nil))
(insn 71 64 67 6 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":362:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 71 68 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 125 [ htim ])
                (const_int 69 [0x45])) [0 htim_11(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 138) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":357:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(debug_insn 68 67 73 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":362:3 -1
     (nil))
(call_insn 73 68 74 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":362:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 74 73 75 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:3 -1
     (nil))
(insn 75 74 76 6 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 125 [ htim ]) [3 htim_11(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 125 [ htim ])
        (nil)))
(insn 76 75 77 6 (set (reg:SI 147)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073818624 [0x40012c00])
        (nil)))
(insn 77 76 78 6 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 147))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 78 77 79 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 106)
(note 79 78 80 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 7 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 81 80 82 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 106)
(note 82 81 83 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 83 82 84 8 (set (reg:SI 148)
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073742848 [0x40000400])
        (nil)))
(insn 84 83 85 8 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 148))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073742848 [0x40000400]))
            (nil))))
(jump_insn 85 84 86 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 106)
(note 86 85 87 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 87 86 88 9 (set (reg:SI 149)
        (const_int 1073743872 [0x40000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073743872 [0x40000800])
        (nil)))
(insn 88 87 89 9 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 149))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073743872 [0x40000800]))
            (nil))))
(jump_insn 89 88 90 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 106)
(note 90 89 91 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 91 90 92 10 (set (reg:SI 150)
        (const_int 1073744896 [0x40000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 92 91 93 10 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 150))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073744896 [0x40000c00]))
            (nil))))
(jump_insn 93 92 94 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 106)
(note 94 93 95 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 95 94 96 11 (set (reg:SI 151)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073820672 [0x40013400])
        (nil)))
(insn 96 95 97 11 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 151))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 97 96 98 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 106)
(note 98 97 99 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 99 98 100 12 (set (reg:SI 152)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073823744 [0x40014000])
        (nil)))
(insn 100 99 101 12 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 152))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 152)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 101 100 102 12 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 106)
(note 102 101 103 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 103 102 104 13 (set (reg:SI 153)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073827840 [0x40015000])
        (nil)))
(insn 104 103 105 13 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 153))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 105 104 106 13 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 126)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 126)
(code_label 106 105 107 14 38 (nil) [7 uses])
(note 107 106 110 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(note 110 107 108 14 NOTE_INSN_DELETED)
(debug_insn 108 110 109 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":367:5 -1
     (nil))
(insn 109 108 176 14 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":367:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 176 109 177 14 (set (reg/v:SI 123 [ tmpsmcr ])
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":367:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 65543 [0x10007])
        (nil)))
(insn 177 176 112 14 (set (reg/v:SI 123 [ tmpsmcr ])
        (and:SI (reg:SI 115 [ _3 ])
            (reg/v:SI 123 [ tmpsmcr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":367:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 112 177 113 14 (var_location:SI tmpsmcr (reg/v:SI 123 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":367:13 -1
     (nil))
(debug_insn 113 112 114 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":368:5 -1
     (nil))
(insn 114 113 115 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 123 [ tmpsmcr ])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":368:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 115 114 116 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 156)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":368:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 156)
(note 116 115 117 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 117 116 118 15 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 123 [ tmpsmcr ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":368:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 123 [ tmpsmcr ])
        (nil)))
(jump_insn 118 117 119 15 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 160)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":368:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 160)
(note 119 118 120 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 120 119 121 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":370:7 -1
     (nil))
(insn 121 120 7 16 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":370:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 121 122 16 (set (reg/v:SI 124 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":379:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 122 7 123 16 (set (reg:SI 117 [ _5 ])
        (ior:SI (reg:SI 116 [ _4 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":370:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 123 122 168 16 (set (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CR1+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":370:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(jump_insn 168 123 169 16 (set (pc)
        (label_ref 132)) 284 {*arm_jump}
     (nil)
 -> 132)
(barrier 169 168 126)
(code_label 126 169 127 17 39 (nil) [1 uses])
(note 127 126 128 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 128 127 129 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":375:5 -1
     (nil))
(insn 129 128 5 17 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":375:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 129 130 17 (set (reg/v:SI 124 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":379:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 130 5 131 17 (set (reg:SI 119 [ _7 ])
        (ior:SI (reg:SI 118 [ _6 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":375:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 131 130 170 17 (set (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CR1+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":375:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(jump_insn 170 131 171 17 (set (pc)
        (label_ref 132)) 284 {*arm_jump}
     (nil)
 -> 132)
(barrier 171 170 144)
(code_label 144 171 143 18 40 (nil) [1 uses])
(note 143 144 9 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 9 143 172 18 (set (reg/v:SI 124 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":350:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 172 9 173 18 (set (pc)
        (label_ref 132)) 284 {*arm_jump}
     (nil)
 -> 132)
(barrier 173 172 156)
(code_label 156 173 155 19 43 (nil) [1 uses])
(note 155 156 6 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 6 155 174 19 (set (reg/v:SI 124 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":379:10 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 174 6 175 19 (set (pc)
        (label_ref 132)) 284 {*arm_jump}
     (nil)
 -> 132)
(barrier 175 174 160)
(code_label 160 175 159 20 44 (nil) [1 uses])
(note 159 160 10 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 10 159 132 20 (set (reg/v:SI 124 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":379:10 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 132 10 133 21 37 (nil) [7 uses])
(note 133 132 138 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 138 133 139 21 (set (reg/i:SI 0 r0)
        (reg/v:SI 124 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":380:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 124 [ <retval> ])
        (nil)))
(insn 139 138 186 21 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":380:1 -1
     (nil))
(note 186 139 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_HallSensor_Stop (HAL_TIMEx_HallSensor_Stop, funcdef_no=334, decl_uid=9451, cgraph_uid=338, symbol_order=337)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 3 5 }
;; 3 succs { 4 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 137 uninteresting
Reg 122: def dominates all uses has unique first use
Reg 114: def dominates all uses has unique first use
Reg 124: local to bb 2 def dominates all uses has unique first use
Reg 115 uninteresting
Reg 117: local to bb 3 def dominates all uses has unique first use
Reg 126 uninteresting
Reg 119 uninteresting
Reg 120 uninteresting
Reg 128 uninteresting
Reg 114 not local to one basic block
Found def insn 23 for 117 to be not moveable
Reg 122 not local to one basic block
Ignoring reg 124 with equiv init insn
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 3 5 }
;; 3 succs { 4 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 124: (insn_list:REG_DEP_TRUE 17 (nil))
init_insns for 126: (insn_list:REG_DEP_TRUE 24 (nil))
init_insns for 128: (insn_list:REG_DEP_TRUE 37 (nil))

Pass 1 for finding pseudo/allocno costs

    r137: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r122,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:105000,105000 VFP_LO_REGS:105000,105000 ALL_REGS:105000,105000 MEM:70000,70000
  a1(r128,l0) costs: GENERAL_REGS:0,0 MEM:50000,50000
  a2(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a3(r120,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a4(r119,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a5(r126,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a6(r117,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a7(r124,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a8(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a9(r137,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 58(l0): point = 0
   Insn 51(l0): point = 2
   Insn 47(l0): point = 4
   Insn 43(l0): point = 6
   Insn 57(l0): point = 8
   Insn 39(l0): point = 10
   Insn 37(l0): point = 12
   Insn 32(l0): point = 15
   Insn 31(l0): point = 17
   Insn 30(l0): point = 19
   Insn 27(l0): point = 22
   Insn 26(l0): point = 24
   Insn 24(l0): point = 26
   Insn 23(l0): point = 28
   Insn 20(l0): point = 31
   Insn 19(l0): point = 33
   Insn 16(l0): point = 35
   Insn 17(l0): point = 37
   Insn 15(l0): point = 39
   Insn 12(l0): point = 41
   Insn 10(l0): point = 43
   Insn 11(l0): point = 45
   Insn 9(l0): point = 47
   Insn 2(l0): point = 49
   Insn 60(l0): point = 51
 a0(r122): [3..49]
 a1(r128): [3..12]
 a2(r114): [16..39]
 a3(r120): [16..17]
 a4(r119): [18..19]
 a5(r126): [25..26]
 a6(r117): [25..28]
 a7(r124): [34..37]
 a8(r115): [34..35]
 a9(r137): [50..51]
Compressing live ranges: from 54 to 12 - 22%
Ranges after the compression:
 a0(r122): [0..9]
 a1(r128): [0..1]
 a2(r114): [2..9]
 a3(r120): [2..3]
 a4(r119): [4..5]
 a5(r126): [6..7]
 a6(r117): [6..7]
 a7(r124): [8..9]
 a8(r115): [8..9]
 a9(r137): [10..11]
+++Allocating 72 bytes for conflict table (uncompressed size 80)
;; a0(r122,l0) conflicts: a1(r128,l0) a3(r120,l0) a2(r114,l0) a4(r119,l0) a5(r126,l0) a6(r117,l0) a7(r124,l0) a8(r115,l0)
;;     total conflict hard regs: 0-2 12 14
;;     conflict hard regs: 0-2 12 14

;; a1(r128,l0) conflicts: a0(r122,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r114,l0) conflicts: a0(r122,l0) a3(r120,l0) a4(r119,l0) a5(r126,l0) a6(r117,l0) a7(r124,l0) a8(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r120,l0) conflicts: a0(r122,l0) a2(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r119,l0) conflicts: a0(r122,l0) a2(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r126,l0) conflicts: a0(r122,l0) a2(r114,l0) a6(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r117,l0) conflicts: a0(r122,l0) a2(r114,l0) a5(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r124,l0) conflicts: a0(r122,l0) a2(r114,l0) a8(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r115,l0) conflicts: a0(r122,l0) a2(r114,l0) a7(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r137,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a3(r120)<->a4(r119)@31:shuffle
  cp1:a0(r122)<->a9(r137)@1000:move
  pref0:a9(r137)<-hr0@2000
  regions=1, blocks=6, points=12
    allocnos=10 (big 0), copies=2, conflicts=0, ranges=10

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 5 4 3 2
    all: 0r122 1r128 2r114 3r120 4r119 5r126 6r117 7r124 8r115 9r137
    modified regnos: 114 115 117 119 120 122 124 126 128 137
    border:
    Pressure: GENERAL_REGS=6
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@316000
          2:( 1-12 14)@100000
            3:( 3-11)@140000
      Allocno a0r122 of GENERAL_REGS(14) has 9 avail. regs  3-11, node:  3-11 (confl regs =  0-2 12-106)
      Allocno a1r128 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a2r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r137 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 1:a0r122-a9r137 (freq=1000):
        Result (freq=9000): a0r122(7000) a9r137(2000)
      Forming thread by copy 0:a3r120-a4r119 (freq=31):
        Result (freq=1000): a3r120(500) a4r119(500)
      Pushing a6(r117,l0)(cost 0)
      Pushing a5(r126,l0)(cost 0)
      Pushing a4(r119,l0)(cost 0)
      Pushing a3(r120,l0)(cost 0)
      Pushing a8(r115,l0)(cost 0)
      Pushing a7(r124,l0)(cost 0)
      Pushing a2(r114,l0)(cost 0)
      Pushing a1(r128,l0)(cost 0)
      Pushing a9(r137,l0)(cost 0)
      Pushing a0(r122,l0)(cost 0)
      Popping a0(r122,l0)  -- assign reg 4
      Popping a9(r137,l0)  -- assign reg 0
      Popping a1(r128,l0)  -- assign reg 3
      Popping a2(r114,l0)  -- assign reg 3
      Popping a7(r124,l0)  -- assign reg 2
      Popping a8(r115,l0)  -- assign reg 1
      Popping a3(r120,l0)  -- assign reg 2
      Popping a4(r119,l0)  -- assign reg 2
      Popping a5(r126,l0)  -- assign reg 2
      Popping a6(r117,l0)  -- assign reg 1
Disposition:
    2:r114 l0     3    8:r115 l0     1    6:r117 l0     1    4:r119 l0     2
    3:r120 l0     2    0:r122 l0     4    7:r124 l0     2    5:r126 l0     2
    1:r128 l0     3    9:r137 l0     0
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_HallSensor_Stop

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={3d,2u} r3={2d} r7={1d,5u} r12={2d} r13={1d,6u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,5u} r103={1d,4u} r104={1d} r105={1d} r106={1d} r114={1d,4u} r115={1d,1u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,6u} r124={1d,1u} r126={1d,1u} r128={1d,4u} r137={1d,1u} 
;;    total ref usage 172{122d,50u,0e} in 37{36 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 8 2 NOTE_INSN_FUNCTION_BEG)
(note 8 3 18 2 NOTE_INSN_DELETED)
(note 18 8 6 2 NOTE_INSN_DELETED)
(debug_insn 6 18 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":390:3 -1
     (nil))
(debug_insn 7 6 60 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":395:3 -1
     (nil))
(insn 60 7 2 2 (set (reg:SI 137)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":388:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 60 9 2 (set (reg/v/f:SI 122 [ htim ])
        (reg:SI 137)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":388:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(insn 9 2 11 2 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":395:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 9 10 2 (set (reg:SI 0 r0)
        (mem/f:SI (reg/v/f:SI 122 [ htim ]) [3 htim_11(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":395:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 11 12 2 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":395:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(call_insn 12 10 13 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":395:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 -1
     (nil))
(insn 15 14 17 2 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 122 [ htim ]) [3 htim_11(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 15 16 2 (set (reg:SI 124)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 16 17 19 2 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 32 [0x20])) [1 _2->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 16 20 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 115 [ _3 ])
                        (reg:SI 124))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 124)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(jump_insn 20 19 21 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 33)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 33)
(note 21 20 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 25 21 22 3 NOTE_INSN_DELETED)
(debug_insn 22 25 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 -1
     (nil))
(insn 23 22 24 3 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 32 [0x20])) [1 _2->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 26 3 (set (reg:SI 126)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 26 24 27 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 117 [ _5 ])
                        (reg:SI 126))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 126)
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(jump_insn 27 26 28 3 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 33)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 33)
(note 28 27 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 29 28 30 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 -1
     (nil))
(insn 30 29 31 4 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 4 (set (reg:SI 120 [ _8 ])
        (and:SI (reg:SI 119 [ _7 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 32 31 33 4 (set (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CR1+0 S4 A32])
        (reg:SI 120 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(code_label 33 32 34 5 56 (nil) [2 uses])
(note 34 33 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 -1
     (nil))
(debug_insn 36 35 37 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":401:3 -1
     (nil))
(insn 37 36 39 5 (set (reg:SI 128)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":401:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 39 37 40 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 122 [ htim ])
                (const_int 62 [0x3e])) [0 htim_11(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":401:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 40 39 57 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":402:3 -1
     (nil))
(insn 57 40 43 5 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":408:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 57 44 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 122 [ htim ])
                (const_int 63 [0x3f])) [0 htim_11(D)->ChannelState[1]+0 S1 A8])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":402:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 44 43 47 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":403:3 -1
     (nil))
(insn 47 44 48 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 122 [ htim ])
                (const_int 68 [0x44])) [0 htim_11(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":403:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 48 47 51 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":404:3 -1
     (nil))
(insn 51 48 52 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 122 [ htim ])
                (const_int 69 [0x45])) [0 htim_11(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":404:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 128)
        (expr_list:REG_DEAD (reg/v/f:SI 122 [ htim ])
            (nil))))
(debug_insn 52 51 58 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":407:3 -1
     (nil))
(insn 58 52 63 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":408:1 -1
     (nil))
(note 63 58 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_HallSensor_Start_IT (HAL_TIMEx_HallSensor_Start_IT, funcdef_no=335, decl_uid=9453, cgraph_uid=339, symbol_order=338)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21
;; 2 succs { 18 3 }
;; 3 succs { 21 4 }
;; 4 succs { 21 5 }
;; 5 succs { 21 6 }
;; 6 succs { 14 7 }
;; 7 succs { 14 8 }
;; 8 succs { 14 9 }
;; 9 succs { 14 10 }
;; 10 succs { 14 11 }
;; 11 succs { 14 12 }
;; 12 succs { 14 13 }
;; 13 succs { 14 17 }
;; 14 succs { 15 19 }
;; 15 succs { 16 20 }
;; 16 succs { 21 }
;; 17 succs { 21 }
;; 18 succs { 21 }
;; 19 succs { 21 }
;; 20 succs { 21 }
;; 21 succs { 1 }
Will split live ranges of parameters at BB 6
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21
;; 2 succs { 18 3 }
;; 3 succs { 21 4 }
;; 4 succs { 21 5 }
;; 5 succs { 21 6 }
;; 6 succs { 14 7 }
;; 7 succs { 14 8 }
;; 8 succs { 14 9 }
;; 9 succs { 14 10 }
;; 10 succs { 14 11 }
;; 11 succs { 14 12 }
;; 12 succs { 14 13 }
;; 13 succs { 14 17 }
;; 14 succs { 15 19 }
;; 15 succs { 16 20 }
;; 16 succs { 21 }
;; 17 succs { 21 }
;; 18 succs { 21 }
;; 19 succs { 21 }
;; 20 succs { 21 }
;; 21 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 157 uninteresting
Reg 127 uninteresting
Reg 130: local to bb 2 def dominates all uses has unique first use
Reg 133: local to bb 2 def dominates all uses has unique first use
Reg 136: local to bb 2 def dominates all uses has unique first use
Reg 139: local to bb 2 def dominates all uses has unique first use
Reg 122: def dominates all uses has unique first use
Reg 123: def dominates all uses has unique first use
Reg 124: def dominates all uses has unique first use
Reg 113: local to bb 6 def dominates all uses has unique first use
Reg 140 uninteresting
Reg 114: local to bb 6 def dominates all uses has unique first use
Reg 115 uninteresting
Reg 148 uninteresting
Reg 149 uninteresting
Reg 150 uninteresting
Reg 151 uninteresting
Reg 152 uninteresting
Reg 153 uninteresting
Reg 154 uninteresting
Reg 117: local to bb 14 def dominates all uses has unique first use
Reg 118: local to bb 16 def dominates all uses has unique first use
Reg 119 uninteresting
Reg 120: local to bb 17 def dominates all uses has unique first use
Reg 121 uninteresting
Found def insn 69 for 113 to be not moveable
Found def insn 70 for 114 to be not moveable
Found def insn 113 for 117 to be not moveable
Found def insn 125 for 118 to be not moveable
Found def insn 133 for 120 to be not moveable
Reg 122 not local to one basic block
Reg 123 not local to one basic block
Reg 124 not local to one basic block
Found def insn 16 for 130 to be not moveable
Found def insn 22 for 133 to be not moveable
Found def insn 28 for 136 to be not moveable
Found def insn 34 for 139 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21
;; 2 succs { 18 3 }
;; 3 succs { 21 4 }
;; 4 succs { 21 5 }
;; 5 succs { 21 6 }
;; 6 succs { 14 7 }
;; 7 succs { 14 8 }
;; 8 succs { 14 9 }
;; 9 succs { 14 10 }
;; 10 succs { 14 11 }
;; 11 succs { 14 12 }
;; 12 succs { 14 13 }
;; 13 succs { 14 17 }
;; 14 succs { 15 19 }
;; 15 succs { 16 20 }
;; 16 succs { 21 }
;; 17 succs { 21 }
;; 18 succs { 21 }
;; 19 succs { 21 }
;; 20 succs { 21 }
;; 21 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 140: (insn_list:REG_DEP_TRUE 53 (nil))
init_insns for 148: (insn_list:REG_DEP_TRUE 80 (nil))
init_insns for 149: (insn_list:REG_DEP_TRUE 87 (nil))
init_insns for 150: (insn_list:REG_DEP_TRUE 91 (nil))
init_insns for 151: (insn_list:REG_DEP_TRUE 95 (nil))
init_insns for 152: (insn_list:REG_DEP_TRUE 99 (nil))
init_insns for 153: (insn_list:REG_DEP_TRUE 103 (nil))
init_insns for 154: (insn_list:REG_DEP_TRUE 107 (nil))

Pass 1 for finding pseudo/allocno costs

    r157: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r154: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r153: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r126,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:53085,53085 VFP_LO_REGS:53085,53085 ALL_REGS:38085,38085 MEM:35390,35390
  a1(r116,l0) costs: LO_REGS:0,0 HI_REGS:82,82 CALLER_SAVE_REGS:82,82 EVEN_REG:82,82 GENERAL_REGS:82,82 VFP_D0_D7_REGS:3600,3600 VFP_LO_REGS:3600,3600 ALL_REGS:3600,3600 MEM:2400,2400
  a2(r121,l0) costs: LO_REGS:0,0 HI_REGS:4,4 CALLER_SAVE_REGS:4,4 EVEN_REG:4,4 GENERAL_REGS:4,4 VFP_D0_D7_REGS:60,60 VFP_LO_REGS:60,60 ALL_REGS:60,60 MEM:40,40
  a3(r120,l0) costs: LO_REGS:0,0 HI_REGS:4,4 CALLER_SAVE_REGS:4,4 EVEN_REG:4,4 GENERAL_REGS:4,4 VFP_D0_D7_REGS:60,60 VFP_LO_REGS:60,60 ALL_REGS:60,60 MEM:40,40
  a4(r119,l0) costs: LO_REGS:0,0 HI_REGS:32,32 CALLER_SAVE_REGS:32,32 EVEN_REG:32,32 GENERAL_REGS:32,32 VFP_D0_D7_REGS:480,480 VFP_LO_REGS:480,480 ALL_REGS:480,480 MEM:320,320
  a5(r118,l0) costs: LO_REGS:0,0 HI_REGS:32,32 CALLER_SAVE_REGS:32,32 EVEN_REG:32,32 GENERAL_REGS:32,32 VFP_D0_D7_REGS:480,480 VFP_LO_REGS:480,480 ALL_REGS:480,480 MEM:320,320
  a6(r125,l0) costs: LO_REGS:0,0 HI_REGS:76,76 CALLER_SAVE_REGS:76,76 EVEN_REG:76,76 GENERAL_REGS:76,76 VFP_D0_D7_REGS:2655,2655 VFP_LO_REGS:2655,2655 ALL_REGS:2655,2655 MEM:1770,1770
  a7(r117,l0) costs: LO_REGS:0,0 HI_REGS:76,76 CALLER_SAVE_REGS:76,76 EVEN_REG:76,76 GENERAL_REGS:76,76 VFP_D0_D7_REGS:1140,1140 VFP_LO_REGS:1140,1140 ALL_REGS:1140,1140 MEM:760,760
  a8(r154,l0) costs: LO_REGS:0,0 HI_REGS:6,6 CALLER_SAVE_REGS:6,6 EVEN_REG:6,6 GENERAL_REGS:6,6 VFP_D0_D7_REGS:90,90 VFP_LO_REGS:90,90 ALL_REGS:90,90 MEM:60,60
  a9(r153,l0) costs: LO_REGS:0,0 HI_REGS:8,8 CALLER_SAVE_REGS:8,8 EVEN_REG:8,8 GENERAL_REGS:8,8 VFP_D0_D7_REGS:120,120 VFP_LO_REGS:120,120 ALL_REGS:120,120 MEM:80,80
  a10(r152,l0) costs: LO_REGS:0,0 HI_REGS:12,12 CALLER_SAVE_REGS:12,12 EVEN_REG:12,12 GENERAL_REGS:12,12 VFP_D0_D7_REGS:180,180 VFP_LO_REGS:180,180 ALL_REGS:180,180 MEM:120,120
  a11(r151,l0) costs: LO_REGS:0,0 HI_REGS:18,18 CALLER_SAVE_REGS:18,18 EVEN_REG:18,18 GENERAL_REGS:18,18 VFP_D0_D7_REGS:270,270 VFP_LO_REGS:270,270 ALL_REGS:270,270 MEM:180,180
  a12(r150,l0) costs: LO_REGS:0,0 HI_REGS:28,28 CALLER_SAVE_REGS:28,28 EVEN_REG:28,28 GENERAL_REGS:28,28 VFP_D0_D7_REGS:420,420 VFP_LO_REGS:420,420 ALL_REGS:420,420 MEM:280,280
  a13(r149,l0) costs: LO_REGS:0,0 HI_REGS:40,40 CALLER_SAVE_REGS:40,40 EVEN_REG:40,40 GENERAL_REGS:40,40 VFP_D0_D7_REGS:600,600 VFP_LO_REGS:600,600 ALL_REGS:600,600 MEM:400,400
  a14(r148,l0) costs: LO_REGS:0,0 HI_REGS:82,82 CALLER_SAVE_REGS:82,82 EVEN_REG:82,82 GENERAL_REGS:82,82 VFP_D0_D7_REGS:1230,1230 VFP_LO_REGS:1230,1230 ALL_REGS:1230,1230 MEM:820,820
  a15(r127,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:78690,78690 VFP_LO_REGS:78690,78690 ALL_REGS:78690,78690 MEM:52460,52460
  a16(r113,l0) costs: LO_REGS:82,82 HI_REGS:246,246 CALLER_SAVE_REGS:246,246 EVEN_REG:246,246 GENERAL_REGS:164,164 VFP_D0_D7_REGS:3075,3075 VFP_LO_REGS:3075,3075 ALL_REGS:2460,2460 MEM:2050,2050
  a17(r115,l0) costs: LO_REGS:0,0 HI_REGS:82,82 CALLER_SAVE_REGS:82,82 EVEN_REG:82,82 GENERAL_REGS:82,82 VFP_D0_D7_REGS:1230,1230 VFP_LO_REGS:1230,1230 ALL_REGS:1230,1230 MEM:820,820
  a18(r114,l0) costs: LO_REGS:0,0 HI_REGS:82,82 CALLER_SAVE_REGS:82,82 EVEN_REG:82,82 GENERAL_REGS:82,82 VFP_D0_D7_REGS:1230,1230 VFP_LO_REGS:1230,1230 ALL_REGS:1230,1230 MEM:820,820
  a19(r124,l0) costs: GENERAL_REGS:82,82 VFP_D0_D7_REGS:18105,18105 VFP_LO_REGS:18105,18105 ALL_REGS:17490,17490 MEM:12070,12070
  a20(r140,l0) costs: GENERAL_REGS:0,0 MEM:2050,2050
  a21(r123,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:18750,18750 VFP_LO_REGS:18750,18750 ALL_REGS:18750,18750 MEM:12500,12500
  a22(r122,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:22500,22500 VFP_LO_REGS:22500,22500 ALL_REGS:22500,22500 MEM:15000,15000
  a23(r130,l0) costs: GENERAL_REGS:0,0 MEM:30000,30000
  a24(r139,l0) costs: GENERAL_REGS:0,0 MEM:20000,20000
  a25(r136,l0) costs: GENERAL_REGS:0,0 MEM:20000,20000
  a26(r133,l0) costs: GENERAL_REGS:0,0 MEM:20000,20000
  a27(r157,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 143(l0): point = 0
   Insn 142(l0): point = 2
   Insn 10(l0): point = 5
   Insn 178(l0): point = 8
   Insn 6(l0): point = 10
   Insn 176(l0): point = 13
   Insn 9(l0): point = 15
   Insn 174(l0): point = 18
   Insn 135(l0): point = 20
   Insn 134(l0): point = 22
   Insn 5(l0): point = 24
   Insn 133(l0): point = 26
   Insn 172(l0): point = 29
   Insn 127(l0): point = 31
   Insn 126(l0): point = 33
   Insn 7(l0): point = 35
   Insn 125(l0): point = 37
   Insn 122(l0): point = 40
   Insn 121(l0): point = 42
   Insn 119(l0): point = 45
   Insn 118(l0): point = 47
   Insn 181(l0): point = 49
   Insn 180(l0): point = 51
   Insn 113(l0): point = 53
   Insn 109(l0): point = 56
   Insn 108(l0): point = 58
   Insn 107(l0): point = 60
   Insn 105(l0): point = 63
   Insn 104(l0): point = 65
   Insn 103(l0): point = 67
   Insn 101(l0): point = 70
   Insn 100(l0): point = 72
   Insn 99(l0): point = 74
   Insn 97(l0): point = 77
   Insn 96(l0): point = 79
   Insn 95(l0): point = 81
   Insn 93(l0): point = 84
   Insn 92(l0): point = 86
   Insn 91(l0): point = 88
   Insn 89(l0): point = 91
   Insn 88(l0): point = 93
   Insn 87(l0): point = 95
   Insn 85(l0): point = 98
   Insn 84(l0): point = 100
   Insn 82(l0): point = 103
   Insn 81(l0): point = 105
   Insn 80(l0): point = 107
   Insn 79(l0): point = 109
   Insn 77(l0): point = 111
   Insn 76(l0): point = 113
   Insn 75(l0): point = 115
   Insn 72(l0): point = 117
   Insn 71(l0): point = 119
   Insn 74(l0): point = 121
   Insn 70(l0): point = 123
   Insn 67(l0): point = 125
   Insn 63(l0): point = 127
   Insn 59(l0): point = 129
   Insn 55(l0): point = 131
   Insn 53(l0): point = 133
   Insn 69(l0): point = 135
   Insn 50(l0): point = 138
   Insn 49(l0): point = 140
   Insn 47(l0): point = 143
   Insn 46(l0): point = 145
   Insn 44(l0): point = 148
   Insn 43(l0): point = 150
   Insn 41(l0): point = 153
   Insn 40(l0): point = 155
   Insn 36(l0): point = 157
   Insn 30(l0): point = 159
   Insn 24(l0): point = 161
   Insn 18(l0): point = 163
   Insn 34(l0): point = 165
   Insn 28(l0): point = 167
   Insn 22(l0): point = 169
   Insn 16(l0): point = 171
   Insn 2(l0): point = 173
   Insn 171(l0): point = 175
 a0(r126): [138..163] [29..35] [18..24] [13..15] [8..10] [3..5]
 a1(r116): [32..109] [21..28]
 a2(r121): [21..22]
 a3(r120): [23..26]
 a4(r119): [32..33]
 a5(r118): [34..37]
 a6(r125): [43..51]
 a7(r117): [50..53]
 a8(r154): [59..60]
 a9(r153): [66..67]
 a10(r152): [73..74]
 a11(r151): [80..81]
 a12(r150): [87..88]
 a13(r149): [94..95]
 a14(r148): [106..107]
 a15(r127): [110..173]
 a16(r113): [114..135]
 a17(r115): [118..119]
 a18(r114): [120..123]
 a19(r124): [122..157]
 a20(r140): [126..133]
 a21(r123): [146..159]
 a22(r122): [151..161]
 a23(r130): [156..171]
 a24(r139): [158..165]
 a25(r136): [160..167]
 a26(r133): [162..169]
 a27(r157): [174..175]
Compressing live ranges: from 178 to 46 - 25%
Ranges after the compression:
 a0(r126): [36..43] [0..13]
 a1(r116): [6..29]
 a2(r121): [6..7]
 a3(r120): [8..9]
 a4(r119): [10..11]
 a5(r118): [12..13]
 a6(r125): [14..15]
 a7(r117): [14..15]
 a8(r154): [16..17]
 a9(r153): [18..19]
 a10(r152): [20..21]
 a11(r151): [22..23]
 a12(r150): [24..25]
 a13(r149): [26..27]
 a14(r148): [28..29]
 a15(r127): [30..43]
 a16(r113): [30..35]
 a17(r115): [30..31]
 a18(r114): [32..33]
 a19(r124): [32..37]
 a20(r140): [34..35]
 a21(r123): [36..39]
 a22(r122): [36..41]
 a23(r130): [36..43]
 a24(r139): [38..43]
 a25(r136): [40..43]
 a26(r133): [42..43]
 a27(r157): [44..45]
+++Allocating 216 bytes for conflict table (uncompressed size 224)
;; a0(r126,l0) conflicts: a2(r121,l0) a1(r116,l0) a3(r120,l0) a4(r119,l0) a5(r118,l0) a15(r127,l0) a19(r124,l0) a21(r123,l0) a22(r122,l0) a23(r130,l0) a24(r139,l0) a25(r136,l0) a26(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r116,l0) conflicts: a0(r126,l0) a2(r121,l0) a3(r120,l0) a4(r119,l0) a5(r118,l0) a6(r125,l0) a7(r117,l0) a8(r154,l0) a9(r153,l0) a10(r152,l0) a11(r151,l0) a12(r150,l0) a13(r149,l0) a14(r148,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r121,l0) conflicts: a0(r126,l0) a1(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r120,l0) conflicts: a0(r126,l0) a1(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r119,l0) conflicts: a0(r126,l0) a1(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r118,l0) conflicts: a0(r126,l0) a1(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r125,l0) conflicts: a1(r116,l0) a7(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r117,l0) conflicts: a1(r116,l0) a6(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r154,l0) conflicts: a1(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r153,l0) conflicts: a1(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r152,l0) conflicts: a1(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r151,l0) conflicts: a1(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r150,l0) conflicts: a1(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r149,l0) conflicts: a1(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r148,l0) conflicts: a1(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r127,l0) conflicts: a0(r126,l0) a17(r115,l0) a16(r113,l0) a18(r114,l0) a19(r124,l0) a20(r140,l0) a21(r123,l0) a22(r122,l0) a23(r130,l0) a24(r139,l0) a25(r136,l0) a26(r133,l0)
;;     total conflict hard regs: 0-2 12 14
;;     conflict hard regs: 0-2 12 14

;; a16(r113,l0) conflicts: a17(r115,l0) a15(r127,l0) a18(r114,l0) a19(r124,l0) a20(r140,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a17(r115,l0) conflicts: a16(r113,l0) a15(r127,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2

;; a18(r114,l0) conflicts: a16(r113,l0) a15(r127,l0) a19(r124,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2

;; a19(r124,l0) conflicts: a0(r126,l0) a16(r113,l0) a15(r127,l0) a18(r114,l0) a20(r140,l0) a21(r123,l0) a22(r122,l0) a23(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r140,l0) conflicts: a16(r113,l0) a15(r127,l0) a19(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r123,l0) conflicts: a0(r126,l0) a15(r127,l0) a19(r124,l0) a22(r122,l0) a23(r130,l0) a24(r139,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r122,l0) conflicts: a0(r126,l0) a15(r127,l0) a19(r124,l0) a21(r123,l0) a23(r130,l0) a24(r139,l0) a25(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r130,l0) conflicts: a0(r126,l0) a15(r127,l0) a19(r124,l0) a21(r123,l0) a22(r122,l0) a24(r139,l0) a25(r136,l0) a26(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r139,l0) conflicts: a0(r126,l0) a15(r127,l0) a21(r123,l0) a22(r122,l0) a23(r130,l0) a25(r136,l0) a26(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r136,l0) conflicts: a0(r126,l0) a15(r127,l0) a22(r122,l0) a23(r130,l0) a24(r139,l0) a26(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r133,l0) conflicts: a0(r126,l0) a15(r127,l0) a23(r130,l0) a24(r139,l0) a25(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r157,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a2(r121)<->a3(r120)@1:shuffle
  cp1:a4(r119)<->a5(r118)@2:shuffle
  cp2:a17(r115)<->a18(r114)@5:shuffle
  cp3:a15(r127)<->a27(r157)@1000:move
  cp4:a22(r122)<->a26(r133)@125:shuffle
  cp5:a21(r123)<->a25(r136)@125:shuffle
  cp6:a19(r124)<->a24(r139)@125:shuffle
  pref0:a0(r126)<-hr0@2000
  pref1:a19(r124)<-hr2@82
  pref2:a16(r113)<-hr0@82
  pref3:a27(r157)<-hr0@2000
  regions=1, blocks=22, points=46
    allocnos=28 (big 0), copies=7, conflicts=0, ranges=29

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r126 1r116 2r121 3r120 4r119 5r118 6r125 7r117 8r154 9r153 10r152 11r151 12r150 13r149 14r148 15r127 16r113 17r115 18r114 19r124 20r140 21r123 22r122 23r130 24r139 25r136 26r133 27r157
    modified regnos: 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 130 133 136 139 140 148 149 150 151 152 153 154 157
    border:
    Pressure: GENERAL_REGS=6
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@469364
          2:( 0-1 3-12 14)@3280
            3:( 0 3-12 14)@4264
              4:( 3-11)@104920
      Allocno a0r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r154 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r153 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r152 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r151 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r150 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r149 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r148 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r127 of GENERAL_REGS(14) has 9 avail. regs  3-11, node:  3-11 (confl regs =  0-2 12-106)
      Allocno a16r113 of GENERAL_REGS(14) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15-106)
      Allocno a17r115 of GENERAL_REGS(14) has 13 avail. regs  0-1 3-12 14, node:  0-1 3-12 14 (confl regs =  2 13 15-106)
      Allocno a18r114 of GENERAL_REGS(14) has 13 avail. regs  0-1 3-12 14, node:  0-1 3-12 14 (confl regs =  2 13 15-106)
      Allocno a19r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r140 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r139 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a25r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a26r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a27r157 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 4:a22r122-a26r133 (freq=125):
        Result (freq=3500): a22r122(1500) a26r133(2000)
      Forming thread by copy 5:a21r123-a25r136 (freq=125):
        Result (freq=3250): a21r123(1250) a25r136(2000)
      Forming thread by copy 6:a19r124-a24r139 (freq=125):
        Result (freq=3166): a19r124(1166) a24r139(2000)
      Forming thread by copy 2:a17r115-a18r114 (freq=5):
        Result (freq=164): a17r115(82) a18r114(82)
      Forming thread by copy 1:a4r119-a5r118 (freq=2):
        Result (freq=64): a4r119(32) a5r118(32)
      Forming thread by copy 0:a2r121-a3r120 (freq=1):
        Result (freq=8): a2r121(4) a3r120(4)
      Pushing a8(r154,l0)(cost 0)
        Making a1(r116,l0) colorable
      Pushing a9(r153,l0)(cost 0)
      Pushing a3(r120,l0)(cost 0)
      Pushing a2(r121,l0)(cost 0)
      Pushing a10(r152,l0)(cost 0)
      Pushing a11(r151,l0)(cost 0)
      Pushing a12(r150,l0)(cost 0)
      Pushing a13(r149,l0)(cost 0)
      Pushing a5(r118,l0)(cost 0)
      Pushing a4(r119,l0)(cost 0)
      Pushing a7(r117,l0)(cost 0)
      Pushing a14(r148,l0)(cost 0)
      Pushing a17(r115,l0)(cost 0)
      Pushing a18(r114,l0)(cost 0)
      Pushing a16(r113,l0)(cost 0)
      Pushing a6(r125,l0)(cost 0)
      Pushing a20(r140,l0)(cost 0)
      Forming thread by copy 3:a15r127-a27r157 (freq=1000):
        Result (freq=7246): a15r127(5246) a27r157(2000)
        Making a15(r127,l0) colorable
      Pushing a1(r116,l0)(cost 2400)
      Pushing a27(r157,l0)(cost 0)
      Pushing a0(r126,l0)(cost 0)
      Pushing a23(r130,l0)(cost 0)
      Pushing a19(r124,l0)(cost 0)
      Pushing a24(r139,l0)(cost 0)
      Pushing a21(r123,l0)(cost 0)
      Pushing a25(r136,l0)(cost 0)
      Pushing a22(r122,l0)(cost 0)
      Pushing a26(r133,l0)(cost 0)
      Pushing a15(r127,l0)(cost 52460)
      Popping a15(r127,l0)  -- assign reg 4
      Popping a26(r133,l0)  -- assign reg 3
      Popping a22(r122,l0)  -- assign reg 3
      Popping a25(r136,l0)  -- assign reg 1
      Popping a21(r123,l0)  -- assign reg 1
      Popping a24(r139,l0)  -- assign reg 2
      Popping a19(r124,l0)  -- assign reg 2
      Popping a23(r130,l0)  -- assign reg 12
      Popping a0(r126,l0)  -- assign reg 0
      Popping a27(r157,l0)  -- assign reg 0
      Popping a1(r116,l0)  -- assign reg 3
      Popping a20(r140,l0)  -- assign reg 3
      Popping a6(r125,l0)  -- assign reg 2
      Popping a16(r113,l0)  -- assign reg 0
      Popping a18(r114,l0)  -- assign reg 3
      Popping a17(r115,l0)  -- assign reg 3
      Popping a14(r148,l0)  -- assign reg 2
      Popping a7(r117,l0)  -- assign reg 1
      Popping a4(r119,l0)  -- assign reg 2
      Popping a5(r118,l0)  -- assign reg 2
      Popping a13(r149,l0)  -- assign reg 2
      Popping a12(r150,l0)  -- assign reg 2
      Popping a11(r151,l0)  -- assign reg 2
      Popping a10(r152,l0)  -- assign reg 2
      Popping a2(r121,l0)  -- assign reg 2
      Popping a3(r120,l0)  -- assign reg 2
      Popping a9(r153,l0)  -- assign reg 2
      Popping a8(r154,l0)  -- assign reg 2
Disposition:
   16:r113 l0     0   18:r114 l0     3   17:r115 l0     3    1:r116 l0     3
    7:r117 l0     1    5:r118 l0     2    4:r119 l0     2    3:r120 l0     2
    2:r121 l0     2   22:r122 l0     3   21:r123 l0     1   19:r124 l0     2
    6:r125 l0     2    0:r126 l0     0   15:r127 l0     4   23:r130 l0    12
   26:r133 l0     3   25:r136 l0     1   24:r139 l0     2   20:r140 l0     3
   14:r148 l0     2   13:r149 l0     2   12:r150 l0     2   11:r151 l0     2
   10:r152 l0     2    9:r153 l0     2    8:r154 l0     2   27:r157 l0     0
New iteration of spill/restore move
+++Costs: overall -30164, reg -30164, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_HallSensor_Start_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={3d,1u} r3={2d} r7={1d,21u} r12={2d} r13={1d,22u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={15d,14u} r101={1d} r102={1d,21u} r103={1d,20u} r104={1d} r105={1d} r106={1d} r113={1d,3u} r114={1d,1u} r115={1d,1u} r116={1d,13u,7e} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,2u} r123={1d,2u} r124={1d,3u} r125={2d,4u} r126={6d,2u} r127={1d,10u} r130={1d,2u} r133={1d,1u} r136={1d,1u} r139={1d,1u} r140={1d,4u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r157={1d,1u} 
;;    total ref usage 332{158d,167u,7e} in 102{101 regular + 1 call} insns.
(note 1 0 11 NOTE_INSN_DELETED)
(note 11 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 11 13 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 13 3 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":417:3 -1
     (nil))
(debug_insn 14 13 171 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":418:3 -1
     (nil))
(insn 171 14 2 2 (set (reg:SI 157)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":416:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 171 16 2 (set (reg/v/f:SI 127 [ htim ])
        (reg:SI 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":416:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(insn 16 2 22 2 (set (reg:SI 130 [ htim_13(D)->ChannelState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 127 [ htim ])
                    (const_int 62 [0x3e])) [0 htim_13(D)->ChannelState[0]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":418:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 22 16 28 2 (set (reg:SI 133 [ htim_13(D)->ChannelState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 127 [ htim ])
                    (const_int 63 [0x3f])) [0 htim_13(D)->ChannelState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":419:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 28 22 34 2 (set (reg:SI 136 [ htim_13(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 127 [ htim ])
                    (const_int 68 [0x44])) [0 htim_13(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":420:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 34 28 18 2 (set (reg:SI 139 [ htim_13(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 127 [ htim ])
                    (const_int 69 [0x45])) [0 htim_13(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":421:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 18 34 19 2 (set (reg/v:SI 126 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 130 [ htim_13(D)->ChannelState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":418:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 19 18 20 2 (var_location:QI channel_1_state (subreg:QI (reg/v:SI 126 [ <retval> ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":418:31 -1
     (nil))
(debug_insn 20 19 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":419:3 -1
     (nil))
(insn 24 20 25 2 (set (reg/v:SI 122 [ channel_2_state ])
        (zero_extend:SI (subreg:QI (reg:SI 133 [ htim_13(D)->ChannelState[1] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":419:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 133 [ htim_13(D)->ChannelState[1] ])
        (nil)))
(debug_insn 25 24 26 2 (var_location:QI channel_2_state (subreg:QI (reg/v:SI 122 [ channel_2_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":419:31 -1
     (nil))
(debug_insn 26 25 30 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":420:3 -1
     (nil))
(insn 30 26 31 2 (set (reg/v:SI 123 [ complementary_channel_1_state ])
        (zero_extend:SI (subreg:QI (reg:SI 136 [ htim_13(D)->ChannelNState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":420:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 136 [ htim_13(D)->ChannelNState[0] ])
        (nil)))
(debug_insn 31 30 32 2 (var_location:QI complementary_channel_1_state (subreg:QI (reg/v:SI 123 [ complementary_channel_1_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":420:31 -1
     (nil))
(debug_insn 32 31 36 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":421:3 -1
     (nil))
(insn 36 32 37 2 (set (reg/v:SI 124 [ complementary_channel_2_state ])
        (zero_extend:SI (subreg:QI (reg:SI 139 [ htim_13(D)->ChannelNState[1] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":421:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 139 [ htim_13(D)->ChannelNState[1] ])
        (nil)))
(debug_insn 37 36 38 2 (var_location:QI complementary_channel_2_state (subreg:QI (reg/v:SI 124 [ complementary_channel_2_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":421:31 -1
     (nil))
(debug_insn 38 37 39 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":424:3 -1
     (nil))
(debug_insn 39 38 40 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":427:3 -1
     (nil))
(insn 40 39 41 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 130 [ htim_13(D)->ChannelState[0] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":427:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ htim_13(D)->ChannelState[0] ])
        (nil)))
(jump_insn 41 40 42 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 148)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":427:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 148)
(note 42 41 43 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 122 [ channel_2_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":428:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 122 [ channel_2_state ])
        (nil)))
(jump_insn 44 43 45 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 136)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":428:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 136)
(note 45 44 46 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 123 [ complementary_channel_1_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":429:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 123 [ complementary_channel_1_state ])
        (nil)))
(jump_insn 47 46 48 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 136)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":429:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 136)
(note 48 47 49 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 124 [ complementary_channel_2_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":430:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 50 49 51 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 136)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":430:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 136)
(note 51 50 52 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 69 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":436:3 -1
     (nil))
(insn 69 52 53 6 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 127 [ htim ]) [3 htim_13(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":442:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 69 55 6 (set (reg:SI 140)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":436:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 55 53 56 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 127 [ htim ])
                (const_int 62 [0x3e])) [0 htim_13(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 140) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":436:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 56 55 59 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":437:3 -1
     (nil))
(insn 59 56 60 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 127 [ htim ])
                (const_int 63 [0x3f])) [0 htim_13(D)->ChannelState[1]+0 S1 A8])
        (subreg:QI (reg:SI 140) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":437:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 60 59 63 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":438:3 -1
     (nil))
(insn 63 60 64 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 127 [ htim ])
                (const_int 68 [0x44])) [0 htim_13(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 140) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":438:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 64 63 67 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":439:3 -1
     (nil))
(insn 67 64 68 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 127 [ htim ])
                (const_int 69 [0x45])) [0 htim_13(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 140) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":439:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(debug_insn 68 67 70 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":442:3 -1
     (nil))
(insn 70 68 74 6 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":442:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 70 71 6 (set (reg:SI 2 r2)
        (reg/v:SI 124 [ complementary_channel_2_state ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":447:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 124 [ complementary_channel_2_state ])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(insn 71 74 72 6 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":442:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 72 71 73 6 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":442:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 73 72 75 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":447:3 -1
     (nil))
(insn 75 73 76 6 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":447:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 76 75 77 6 (set (reg:SI 0 r0)
        (reg/f:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":447:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(call_insn 77 76 78 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":447:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 78 77 79 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:3 -1
     (nil))
(insn 79 78 80 6 (set (reg/f:SI 116 [ _4 ])
        (mem/f:SI (reg/v/f:SI 127 [ htim ]) [3 htim_13(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 127 [ htim ])
        (nil)))
(insn 80 79 81 6 (set (reg:SI 148)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073818624 [0x40012c00])
        (nil)))
(insn 81 80 82 6 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 116 [ _4 ])
            (reg:SI 148))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 116 [ _4 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 82 81 83 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 110)
(note 83 82 84 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 84 83 85 7 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 116 [ _4 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 85 84 86 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 110)
(note 86 85 87 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 87 86 88 8 (set (reg:SI 149)
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073742848 [0x40000400])
        (nil)))
(insn 88 87 89 8 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 116 [ _4 ])
            (reg:SI 149))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 116 [ _4 ])
                (const_int 1073742848 [0x40000400]))
            (nil))))
(jump_insn 89 88 90 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 110)
(note 90 89 91 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 91 90 92 9 (set (reg:SI 150)
        (const_int 1073743872 [0x40000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073743872 [0x40000800])
        (nil)))
(insn 92 91 93 9 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 116 [ _4 ])
            (reg:SI 150))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 116 [ _4 ])
                (const_int 1073743872 [0x40000800]))
            (nil))))
(jump_insn 93 92 94 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 110)
(note 94 93 95 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 95 94 96 10 (set (reg:SI 151)
        (const_int 1073744896 [0x40000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 96 95 97 10 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 116 [ _4 ])
            (reg:SI 151))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 116 [ _4 ])
                (const_int 1073744896 [0x40000c00]))
            (nil))))
(jump_insn 97 96 98 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 110)
(note 98 97 99 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 99 98 100 11 (set (reg:SI 152)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073820672 [0x40013400])
        (nil)))
(insn 100 99 101 11 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 116 [ _4 ])
            (reg:SI 152))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 152)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 116 [ _4 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 101 100 102 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 110)
(note 102 101 103 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 103 102 104 12 (set (reg:SI 153)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073823744 [0x40014000])
        (nil)))
(insn 104 103 105 12 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 116 [ _4 ])
            (reg:SI 153))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 116 [ _4 ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 105 104 106 12 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 110)
(note 106 105 107 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 107 106 108 13 (set (reg:SI 154)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073827840 [0x40015000])
        (nil)))
(insn 108 107 109 13 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 116 [ _4 ])
            (reg:SI 154))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 154)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 116 [ _4 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 109 108 110 13 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 130)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 130)
(code_label 110 109 111 14 60 (nil) [7 uses])
(note 111 110 114 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(note 114 111 112 14 NOTE_INSN_DELETED)
(debug_insn 112 114 113 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":452:5 -1
     (nil))
(insn 113 112 180 14 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 116 [ _4 ])
                (const_int 8 [0x8])) [1 _4->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":452:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 180 113 181 14 (set (reg/v:SI 125 [ tmpsmcr ])
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":452:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 65543 [0x10007])
        (nil)))
(insn 181 180 116 14 (set (reg/v:SI 125 [ tmpsmcr ])
        (and:SI (reg:SI 117 [ _5 ])
            (reg/v:SI 125 [ tmpsmcr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":452:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(debug_insn 116 181 117 14 (var_location:SI tmpsmcr (reg/v:SI 125 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":452:13 -1
     (nil))
(debug_insn 117 116 118 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":453:5 -1
     (nil))
(insn 118 117 119 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ tmpsmcr ])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":453:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 119 118 120 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 160)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":453:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 160)
(note 120 119 121 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 121 120 122 15 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ tmpsmcr ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":453:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 125 [ tmpsmcr ])
        (nil)))
(jump_insn 122 121 123 15 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 164)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":453:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 164)
(note 123 122 124 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 124 123 125 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":455:7 -1
     (nil))
(insn 125 124 7 16 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (reg/f:SI 116 [ _4 ]) [1 _4->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":455:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 125 126 16 (set (reg/v:SI 126 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":464:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 126 7 127 16 (set (reg:SI 119 [ _7 ])
        (ior:SI (reg:SI 118 [ _6 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":455:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 127 126 172 16 (set (mem/v:SI (reg/f:SI 116 [ _4 ]) [1 _4->CR1+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":455:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (expr_list:REG_DEAD (reg/f:SI 116 [ _4 ])
            (nil))))
(jump_insn 172 127 173 16 (set (pc)
        (label_ref 136)) 284 {*arm_jump}
     (nil)
 -> 136)
(barrier 173 172 130)
(code_label 130 173 131 17 61 (nil) [1 uses])
(note 131 130 132 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 132 131 133 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":460:5 -1
     (nil))
(insn 133 132 5 17 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (reg/f:SI 116 [ _4 ]) [1 _4->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":460:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 133 134 17 (set (reg/v:SI 126 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":464:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 134 5 135 17 (set (reg:SI 121 [ _9 ])
        (ior:SI (reg:SI 120 [ _8 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":460:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(insn 135 134 174 17 (set (mem/v:SI (reg/f:SI 116 [ _4 ]) [1 _4->CR1+0 S4 A32])
        (reg:SI 121 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":460:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (expr_list:REG_DEAD (reg/f:SI 116 [ _4 ])
            (nil))))
(jump_insn 174 135 175 17 (set (pc)
        (label_ref 136)) 284 {*arm_jump}
     (nil)
 -> 136)
(barrier 175 174 148)
(code_label 148 175 147 18 62 (nil) [1 uses])
(note 147 148 9 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 9 147 176 18 (set (reg/v:SI 126 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":432:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 176 9 177 18 (set (pc)
        (label_ref 136)) 284 {*arm_jump}
     (nil)
 -> 136)
(barrier 177 176 160)
(code_label 160 177 159 19 65 (nil) [1 uses])
(note 159 160 6 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 6 159 178 19 (set (reg/v:SI 126 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":464:10 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 178 6 179 19 (set (pc)
        (label_ref 136)) 284 {*arm_jump}
     (nil)
 -> 136)
(barrier 179 178 164)
(code_label 164 179 163 20 66 (nil) [1 uses])
(note 163 164 10 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 10 163 136 20 (set (reg/v:SI 126 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":464:10 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 136 10 137 21 59 (nil) [7 uses])
(note 137 136 142 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 142 137 143 21 (set (reg/i:SI 0 r0)
        (reg/v:SI 126 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":465:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 126 [ <retval> ])
        (nil)))
(insn 143 142 190 21 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":465:1 -1
     (nil))
(note 190 143 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_HallSensor_Stop_IT (HAL_TIMEx_HallSensor_Stop_IT, funcdef_no=336, decl_uid=9455, cgraph_uid=340, symbol_order=339)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 3 5 }
;; 3 succs { 4 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 139 uninteresting
Reg 124: def dominates all uses has unique first use
Reg 114: def dominates all uses has unique first use
Reg 126: local to bb 2 def dominates all uses has unique first use
Reg 115 uninteresting
Reg 116 uninteresting
Reg 117 uninteresting
Reg 119: local to bb 3 def dominates all uses has unique first use
Reg 128 uninteresting
Reg 121 uninteresting
Reg 122 uninteresting
Reg 130 uninteresting
Reg 114 not local to one basic block
Found def insn 27 for 119 to be not moveable
Reg 124 not local to one basic block
Ignoring reg 126 with equiv init insn
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 3 5 }
;; 3 succs { 4 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 126: (insn_list:REG_DEP_TRUE 21 (nil))
init_insns for 128: (insn_list:REG_DEP_TRUE 28 (nil))
init_insns for 130: (insn_list:REG_DEP_TRUE 41 (nil))

Pass 1 for finding pseudo/allocno costs

    r139: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r124,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:105000,105000 VFP_LO_REGS:105000,105000 ALL_REGS:105000,105000 MEM:70000,70000
  a1(r130,l0) costs: GENERAL_REGS:0,0 MEM:50000,50000
  a2(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:75000,75000 VFP_LO_REGS:75000,75000 ALL_REGS:75000,75000 MEM:50000,50000
  a3(r122,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a4(r121,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a5(r128,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a6(r119,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a7(r126,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a8(r117,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a9(r116,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a10(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a11(r139,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 62(l0): point = 0
   Insn 55(l0): point = 2
   Insn 51(l0): point = 4
   Insn 47(l0): point = 6
   Insn 61(l0): point = 8
   Insn 43(l0): point = 10
   Insn 41(l0): point = 12
   Insn 36(l0): point = 15
   Insn 35(l0): point = 17
   Insn 34(l0): point = 19
   Insn 31(l0): point = 22
   Insn 30(l0): point = 24
   Insn 28(l0): point = 26
   Insn 27(l0): point = 28
   Insn 24(l0): point = 31
   Insn 23(l0): point = 33
   Insn 20(l0): point = 35
   Insn 17(l0): point = 37
   Insn 16(l0): point = 39
   Insn 15(l0): point = 41
   Insn 21(l0): point = 43
   Insn 14(l0): point = 45
   Insn 12(l0): point = 47
   Insn 10(l0): point = 49
   Insn 11(l0): point = 51
   Insn 9(l0): point = 53
   Insn 2(l0): point = 55
   Insn 64(l0): point = 57
 a0(r124): [3..55]
 a1(r130): [3..12]
 a2(r114): [16..45]
 a3(r122): [16..17]
 a4(r121): [18..19]
 a5(r128): [25..26]
 a6(r119): [25..28]
 a7(r126): [34..43]
 a8(r117): [34..35]
 a9(r116): [38..39]
 a10(r115): [40..41]
 a11(r139): [56..57]
Compressing live ranges: from 60 to 16 - 26%
Ranges after the compression:
 a0(r124): [0..13]
 a1(r130): [0..1]
 a2(r114): [2..13]
 a3(r122): [2..3]
 a4(r121): [4..5]
 a5(r128): [6..7]
 a6(r119): [6..7]
 a7(r126): [8..13]
 a8(r117): [8..9]
 a9(r116): [10..11]
 a10(r115): [12..13]
 a11(r139): [14..15]
+++Allocating 88 bytes for conflict table (uncompressed size 96)
;; a0(r124,l0) conflicts: a1(r130,l0) a3(r122,l0) a2(r114,l0) a4(r121,l0) a5(r128,l0) a6(r119,l0) a8(r117,l0) a7(r126,l0) a9(r116,l0) a10(r115,l0)
;;     total conflict hard regs: 0-2 12 14
;;     conflict hard regs: 0-2 12 14

;; a1(r130,l0) conflicts: a0(r124,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r114,l0) conflicts: a0(r124,l0) a3(r122,l0) a4(r121,l0) a5(r128,l0) a6(r119,l0) a8(r117,l0) a7(r126,l0) a9(r116,l0) a10(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r122,l0) conflicts: a0(r124,l0) a2(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r121,l0) conflicts: a0(r124,l0) a2(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r128,l0) conflicts: a0(r124,l0) a2(r114,l0) a6(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r119,l0) conflicts: a0(r124,l0) a2(r114,l0) a5(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r126,l0) conflicts: a0(r124,l0) a2(r114,l0) a8(r117,l0) a9(r116,l0) a10(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r117,l0) conflicts: a0(r124,l0) a2(r114,l0) a7(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r116,l0) conflicts: a0(r124,l0) a2(r114,l0) a7(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r115,l0) conflicts: a0(r124,l0) a2(r114,l0) a7(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r139,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a3(r122)<->a4(r121)@31:shuffle
  cp1:a0(r124)<->a11(r139)@1000:move
  cp2:a9(r116)<->a10(r115)@125:shuffle
  pref0:a11(r139)<-hr0@2000
  regions=1, blocks=6, points=16
    allocnos=12 (big 0), copies=3, conflicts=0, ranges=12

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 5 4 3 2
    all: 0r124 1r130 2r114 3r122 4r121 5r128 6r119 7r126 8r117 9r116 10r115 11r139
    modified regnos: 114 115 116 117 119 121 122 124 126 128 130 139
    border:
    Pressure: GENERAL_REGS=6
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@436000
          2:( 1-12 14)@100000
            3:( 3-11)@140000
      Allocno a0r124 of GENERAL_REGS(14) has 9 avail. regs  3-11, node:  3-11 (confl regs =  0-2 12-106)
      Allocno a1r130 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a2r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r139 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 2:a9r116-a10r115 (freq=125):
        Result (freq=4000): a9r116(2000) a10r115(2000)
      Forming thread by copy 0:a3r122-a4r121 (freq=31):
        Result (freq=1000): a3r122(500) a4r121(500)
      Pushing a6(r119,l0)(cost 0)
      Pushing a5(r128,l0)(cost 0)
      Forming thread by copy 1:a0r124-a11r139 (freq=1000):
        Result (freq=9000): a0r124(7000) a11r139(2000)
        Making a0(r124,l0) colorable
      Pushing a4(r121,l0)(cost 0)
      Pushing a3(r122,l0)(cost 0)
      Pushing a11(r139,l0)(cost 0)
      Pushing a8(r117,l0)(cost 0)
      Pushing a7(r126,l0)(cost 0)
      Pushing a10(r115,l0)(cost 0)
      Pushing a9(r116,l0)(cost 0)
      Pushing a2(r114,l0)(cost 0)
      Pushing a1(r130,l0)(cost 0)
      Pushing a0(r124,l0)(cost 70000)
      Popping a0(r124,l0)  -- assign reg 4
      Popping a1(r130,l0)  -- assign reg 3
      Popping a2(r114,l0)  -- assign reg 3
      Popping a9(r116,l0)  -- assign reg 2
      Popping a10(r115,l0)  -- assign reg 2
      Popping a7(r126,l0)  -- assign reg 1
      Popping a8(r117,l0)  -- assign reg 2
      Popping a11(r139,l0)  -- assign reg 0
      Popping a3(r122,l0)  -- assign reg 2
      Popping a4(r121,l0)  -- assign reg 2
      Popping a5(r128,l0)  -- assign reg 2
      Popping a6(r119,l0)  -- assign reg 1
Disposition:
    2:r114 l0     3   10:r115 l0     2    9:r116 l0     2    8:r117 l0     2
    6:r119 l0     1    4:r121 l0     2    3:r122 l0     2    0:r124 l0     4
    7:r126 l0     1    5:r128 l0     2    1:r130 l0     3   11:r139 l0     0
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_HallSensor_Stop_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={3d,2u} r3={2d} r7={1d,5u} r12={2d} r13={1d,6u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,5u} r103={1d,4u} r104={1d} r105={1d} r106={1d} r114={1d,6u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r119={1d,1u} r121={1d,1u} r122={1d,1u} r124={1d,6u} r126={1d,1u} r128={1d,1u} r130={1d,4u} r139={1d,1u} 
;;    total ref usage 178{124d,54u,0e} in 41{40 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 8 2 NOTE_INSN_FUNCTION_BEG)
(note 8 3 22 2 NOTE_INSN_DELETED)
(note 22 8 6 2 NOTE_INSN_DELETED)
(debug_insn 6 22 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":475:3 -1
     (nil))
(debug_insn 7 6 64 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":480:3 -1
     (nil))
(insn 64 7 2 2 (set (reg:SI 139)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":473:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 64 9 2 (set (reg/v/f:SI 124 [ htim ])
        (reg:SI 139)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":473:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(insn 9 2 11 2 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":480:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 9 10 2 (set (reg:SI 0 r0)
        (mem/f:SI (reg/v/f:SI 124 [ htim ]) [3 htim_13(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":480:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 11 12 2 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":480:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(call_insn 12 10 13 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":480:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":483:3 -1
     (nil))
(insn 14 13 21 2 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 124 [ htim ]) [3 htim_13(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":483:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 14 15 2 (set (reg:SI 126)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 15 21 16 2 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 _2->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":483:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 2 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":483:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 17 16 18 2 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 _2->DIER+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":483:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 -1
     (nil))
(insn 20 19 23 2 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 32 [0x20])) [1 _2->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 20 24 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 117 [ _5 ])
                        (reg:SI 126))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 126)
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(jump_insn 24 23 25 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 37)
(note 25 24 29 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 29 25 26 3 NOTE_INSN_DELETED)
(debug_insn 26 29 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 -1
     (nil))
(insn 27 26 28 3 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 32 [0x20])) [1 _2->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 30 3 (set (reg:SI 128)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 30 28 31 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 119 [ _7 ])
                        (reg:SI 128))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 128)
        (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
            (nil))))
(jump_insn 31 30 32 3 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 37)
(note 32 31 33 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 33 32 34 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 -1
     (nil))
(insn 34 33 35 4 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 4 (set (reg:SI 122 [ _10 ])
        (and:SI (reg:SI 121 [ _9 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(insn 36 35 37 4 (set (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CR1+0 S4 A32])
        (reg:SI 122 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(code_label 37 36 38 5 78 (nil) [2 uses])
(note 38 37 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 -1
     (nil))
(debug_insn 40 39 41 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":489:3 -1
     (nil))
(insn 41 40 43 5 (set (reg:SI 130)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":489:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 43 41 44 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 124 [ htim ])
                (const_int 62 [0x3e])) [0 htim_13(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 130) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":489:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 44 43 61 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":490:3 -1
     (nil))
(insn 61 44 47 5 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":496:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 47 61 48 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 124 [ htim ])
                (const_int 63 [0x3f])) [0 htim_13(D)->ChannelState[1]+0 S1 A8])
        (subreg:QI (reg:SI 130) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":490:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 48 47 51 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":491:3 -1
     (nil))
(insn 51 48 52 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 124 [ htim ])
                (const_int 68 [0x44])) [0 htim_13(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 130) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":491:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 52 51 55 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":492:3 -1
     (nil))
(insn 55 52 56 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 124 [ htim ])
                (const_int 69 [0x45])) [0 htim_13(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 130) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":492:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 130)
        (expr_list:REG_DEAD (reg/v/f:SI 124 [ htim ])
            (nil))))
(debug_insn 56 55 62 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":495:3 -1
     (nil))
(insn 62 56 67 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":496:1 -1
     (nil))
(note 67 62 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_HallSensor_Start_DMA (HAL_TIMEx_HallSensor_Start_DMA, funcdef_no=337, decl_uid=9459, cgraph_uid=341, symbol_order=340)

Starting decreasing number of live ranges...
rescanning insn with uid = 86.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 24 n_edges 40 count 24 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
;; 2 succs { 23 3 }
;; 3 succs { 22 4 }
;; 4 succs { 6 5 }
;; 5 succs { 23 }
;; 6 succs { 7 5 }
;; 7 succs { 8 9 }
;; 8 succs { 5 9 }
;; 9 succs { 5 10 }
;; 10 succs { 18 11 }
;; 11 succs { 18 12 }
;; 12 succs { 18 13 }
;; 13 succs { 18 14 }
;; 14 succs { 18 15 }
;; 15 succs { 18 16 }
;; 16 succs { 18 17 }
;; 17 succs { 18 21 }
;; 18 succs { 19 23 }
;; 19 succs { 20 23 }
;; 20 succs { 23 }
;; 21 succs { 23 }
;; 22 succs { 23 }
;; 23 succs { 1 }
Will split live ranges of parameters at BB 9
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
;; 2 succs { 23 3 }
;; 3 succs { 22 4 }
;; 4 succs { 6 5 }
;; 5 succs { 23 }
;; 6 succs { 7 5 }
;; 7 succs { 8 9 }
;; 8 succs { 5 9 }
;; 9 succs { 5 10 }
;; 10 succs { 18 11 }
;; 11 succs { 18 12 }
;; 12 succs { 18 13 }
;; 13 succs { 18 14 }
;; 14 succs { 18 15 }
;; 15 succs { 18 16 }
;; 16 succs { 18 17 }
;; 17 succs { 18 21 }
;; 18 succs { 19 23 }
;; 19 succs { 20 23 }
;; 20 succs { 23 }
;; 21 succs { 23 }
;; 22 succs { 23 }
;; 23 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 160 uninteresting
Reg 161: local to bb 2 def dominates all uses has unique first use
Reg 136: local to bb 2 def dominates all uses has unique first use
Reg 162: local to bb 2 def dominates all uses has unique first use
Reg 132: def dominates all uses has unique first use
Reg 133 uninteresting (no unique first use)
Reg 139 uninteresting
Reg 128 uninteresting (no unique first use)
Reg 140 uninteresting
Reg 114: local to bb 9 def dominates all uses has unique first use
Reg 145 uninteresting
Reg 146 uninteresting
Reg 147 uninteresting
Ignoring reg 149, has equiv memory
Reg 163 uninteresting
Reg 151: local to bb 10 def dominates all uses has unique first use
Reg 121 uninteresting
Reg 122 uninteresting
Reg 152 uninteresting
Reg 153 uninteresting
Reg 154 uninteresting
Reg 155 uninteresting
Reg 156 uninteresting
Reg 157 uninteresting
Reg 123: local to bb 18 def dominates all uses has unique first use
Reg 124 uninteresting
Reg 125 uninteresting
Reg 126 uninteresting
Reg 127 uninteresting
Found def insn 66 for 114 to be not moveable
Found def insn 127 for 123 to be not moveable
Reg 132 not local to one basic block
Found def insn 13 for 136 to be not moveable
Ignoring reg 151 with equiv init insn
Found def insn 191 for 161 to be not moveable
Found def insn 192 for 162 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
;; 2 succs { 23 3 }
;; 3 succs { 22 4 }
;; 4 succs { 6 5 }
;; 5 succs { 23 }
;; 6 succs { 7 5 }
;; 7 succs { 8 9 }
;; 8 succs { 5 9 }
;; 9 succs { 5 10 }
;; 10 succs { 18 11 }
;; 11 succs { 18 12 }
;; 12 succs { 18 13 }
;; 13 succs { 18 14 }
;; 14 succs { 18 15 }
;; 15 succs { 18 16 }
;; 16 succs { 18 17 }
;; 17 succs { 18 21 }
;; 18 succs { 19 23 }
;; 19 succs { 20 23 }
;; 20 succs { 23 }
;; 21 succs { 23 }
;; 22 succs { 23 }
;; 23 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 140: (insn_list:REG_DEP_TRUE 52 (nil))
init_insns for 145: (insn_list:REG_DEP_TRUE 67 (nil))
init_insns for 146: (insn_list:REG_DEP_TRUE 70 (nil))
init_insns for 147: (insn_list:REG_DEP_TRUE 73 (nil))
init_insns for 149: (insn_list:REG_DEP_TRUE 76 (nil))
init_insns for 151: (insn_list:REG_DEP_TRUE 94 (nil))
init_insns for 152: (insn_list:REG_DEP_TRUE 101 (nil))
init_insns for 153: (insn_list:REG_DEP_TRUE 105 (nil))
init_insns for 154: (insn_list:REG_DEP_TRUE 109 (nil))
init_insns for 155: (insn_list:REG_DEP_TRUE 113 (nil))
init_insns for 156: (insn_list:REG_DEP_TRUE 117 (nil))
init_insns for 157: (insn_list:REG_DEP_TRUE 121 (nil))

Pass 1 for finding pseudo/allocno costs

    r163: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    a19 (r163,l0) best GENERAL_REGS, allocno ALL_REGS
    r162: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r161: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r160: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r157: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r156: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r154: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r153: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r130,l0) costs: GENERAL_REGS:2322,2322 VFP_D0_D7_REGS:72825,72825 VFP_LO_REGS:72825,72825 ALL_REGS:57825,57825 MEM:48550,48550
  a1(r128,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:35490,35490 VFP_LO_REGS:35490,35490 ALL_REGS:35490,35490 MEM:23660,23660
  a2(r120,l0) costs: LO_REGS:0,0 HI_REGS:212,212 CALLER_SAVE_REGS:212,212 EVEN_REG:212,212 GENERAL_REGS:212,212 VFP_D0_D7_REGS:12690,12690 VFP_LO_REGS:12690,12690 ALL_REGS:12690,12690 MEM:8460,8460
  a3(r127,l0) costs: LO_REGS:0,0 HI_REGS:12,12 CALLER_SAVE_REGS:12,12 EVEN_REG:12,12 GENERAL_REGS:12,12 VFP_D0_D7_REGS:180,180 VFP_LO_REGS:180,180 ALL_REGS:180,180 MEM:120,120
  a4(r126,l0) costs: LO_REGS:0,0 HI_REGS:12,12 CALLER_SAVE_REGS:12,12 EVEN_REG:12,12 GENERAL_REGS:12,12 VFP_D0_D7_REGS:180,180 VFP_LO_REGS:180,180 ALL_REGS:180,180 MEM:120,120
  a5(r125,l0) costs: LO_REGS:0,0 HI_REGS:86,86 CALLER_SAVE_REGS:86,86 EVEN_REG:86,86 GENERAL_REGS:86,86 VFP_D0_D7_REGS:1290,1290 VFP_LO_REGS:1290,1290 ALL_REGS:1290,1290 MEM:860,860
  a6(r124,l0) costs: LO_REGS:0,0 HI_REGS:86,86 CALLER_SAVE_REGS:86,86 EVEN_REG:86,86 GENERAL_REGS:86,86 VFP_D0_D7_REGS:1290,1290 VFP_LO_REGS:1290,1290 ALL_REGS:1290,1290 MEM:860,860
  a7(r129,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:6990,6990 VFP_LO_REGS:6990,6990 ALL_REGS:6990,6990 MEM:4660,4660
  a8(r123,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a9(r157,l0) costs: LO_REGS:0,0 HI_REGS:16,16 CALLER_SAVE_REGS:16,16 EVEN_REG:16,16 GENERAL_REGS:16,16 VFP_D0_D7_REGS:240,240 VFP_LO_REGS:240,240 ALL_REGS:240,240 MEM:160,160
  a10(r156,l0) costs: LO_REGS:0,0 HI_REGS:24,24 CALLER_SAVE_REGS:24,24 EVEN_REG:24,24 GENERAL_REGS:24,24 VFP_D0_D7_REGS:360,360 VFP_LO_REGS:360,360 ALL_REGS:360,360 MEM:240,240
  a11(r155,l0) costs: LO_REGS:0,0 HI_REGS:34,34 CALLER_SAVE_REGS:34,34 EVEN_REG:34,34 GENERAL_REGS:34,34 VFP_D0_D7_REGS:510,510 VFP_LO_REGS:510,510 ALL_REGS:510,510 MEM:340,340
  a12(r154,l0) costs: LO_REGS:0,0 HI_REGS:50,50 CALLER_SAVE_REGS:50,50 EVEN_REG:50,50 GENERAL_REGS:50,50 VFP_D0_D7_REGS:750,750 VFP_LO_REGS:750,750 ALL_REGS:750,750 MEM:500,500
  a13(r153,l0) costs: LO_REGS:0,0 HI_REGS:72,72 CALLER_SAVE_REGS:72,72 EVEN_REG:72,72 GENERAL_REGS:72,72 VFP_D0_D7_REGS:1080,1080 VFP_LO_REGS:1080,1080 ALL_REGS:1080,1080 MEM:720,720
  a14(r152,l0) costs: LO_REGS:0,0 HI_REGS:104,104 CALLER_SAVE_REGS:104,104 EVEN_REG:104,104 GENERAL_REGS:104,104 VFP_D0_D7_REGS:1560,1560 VFP_LO_REGS:1560,1560 ALL_REGS:1560,1560 MEM:1040,1040
  a15(r151,l0) costs: LO_REGS:0,0 HI_REGS:212,212 CALLER_SAVE_REGS:212,212 EVEN_REG:212,212 GENERAL_REGS:212,212 VFP_D0_D7_REGS:3180,3180 VFP_LO_REGS:3180,3180 ALL_REGS:3180,3180 MEM:2120,2120
  a16(r122,l0) costs: LO_REGS:0,0 HI_REGS:212,212 CALLER_SAVE_REGS:212,212 EVEN_REG:212,212 GENERAL_REGS:212,212 VFP_D0_D7_REGS:3180,3180 VFP_LO_REGS:3180,3180 ALL_REGS:3180,3180 MEM:2120,2120
  a17(r121,l0) costs: LO_REGS:0,0 HI_REGS:212,212 CALLER_SAVE_REGS:212,212 EVEN_REG:212,212 GENERAL_REGS:212,212 VFP_D0_D7_REGS:3180,3180 VFP_LO_REGS:3180,3180 ALL_REGS:3180,3180 MEM:2120,2120
  a18(r131,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:61080,61080 VFP_LO_REGS:61080,61080 ALL_REGS:61080,61080 MEM:40720,40720
  a19(r163,l0) costs: LO_REGS:322,322 HI_REGS:644,644 CALLER_SAVE_REGS:644,644 EVEN_REG:644,644 GENERAL_REGS:322,322 VFP_D0_D7_REGS:7245,7245 VFP_LO_REGS:7245,7245 ALL_REGS:4830,4830 MEM:4830,4830
  a20(r114,l0) costs: LO_REGS:322,322 HI_REGS:966,966 CALLER_SAVE_REGS:966,966 EVEN_REG:966,966 GENERAL_REGS:644,644 VFP_D0_D7_REGS:14490,14490 VFP_LO_REGS:14490,14490 ALL_REGS:12075,12075 MEM:9660,9660
  a21(r149,l0) costs: LO_REGS:0,0 HI_REGS:322,322 CALLER_SAVE_REGS:322,322 EVEN_REG:322,322 GENERAL_REGS:322,322 VFP_D0_D7_REGS:4830,4830 VFP_LO_REGS:4830,4830 ALL_REGS:4830,4830 MEM:0,0
  a22(r132,l0) costs: LO_REGS:322,322 HI_REGS:1026,1026 CALLER_SAVE_REGS:1026,1026 EVEN_REG:1026,1026 GENERAL_REGS:704,704 VFP_D0_D7_REGS:22695,22695 VFP_LO_REGS:22695,22695 ALL_REGS:20280,20280 MEM:15130,15130
  a23(r133,l0) costs: LO_REGS:322,322 HI_REGS:822,822 CALLER_SAVE_REGS:822,822 EVEN_REG:822,822 GENERAL_REGS:500,500 VFP_D0_D7_REGS:21165,21165 VFP_LO_REGS:21165,21165 ALL_REGS:18750,18750 MEM:14110,14110
  a24(r147,l0) costs: LO_REGS:0,0 HI_REGS:644,644 CALLER_SAVE_REGS:644,644 EVEN_REG:644,644 GENERAL_REGS:644,644 VFP_D0_D7_REGS:4830,4830 VFP_LO_REGS:4830,4830 ALL_REGS:4830,4830 MEM:3220,3220
  a25(r146,l0) costs: LO_REGS:0,0 HI_REGS:644,644 CALLER_SAVE_REGS:644,644 EVEN_REG:644,644 GENERAL_REGS:644,644 VFP_D0_D7_REGS:4830,4830 VFP_LO_REGS:4830,4830 ALL_REGS:4830,4830 MEM:3220,3220
  a26(r145,l0) costs: LO_REGS:0,0 HI_REGS:644,644 CALLER_SAVE_REGS:644,644 EVEN_REG:644,644 GENERAL_REGS:644,644 VFP_D0_D7_REGS:4830,4830 VFP_LO_REGS:4830,4830 ALL_REGS:4830,4830 MEM:3220,3220
  a27(r140,l0) costs: GENERAL_REGS:0,0 MEM:4830,4830
  a28(r136,l0) costs: GENERAL_REGS:0,0 MEM:30000,30000
  a29(r139,l0) costs: GENERAL_REGS:0,0 MEM:20000,20000
  a30(r162,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a31(r161,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a32(r160,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 157(l0): point = 0
   Insn 156(l0): point = 2
   Insn 7(l0): point = 5
   Insn 198(l0): point = 8
   Insn 149(l0): point = 10
   Insn 148(l0): point = 12
   Insn 147(l0): point = 14
   Insn 196(l0): point = 17
   Insn 141(l0): point = 19
   Insn 140(l0): point = 21
   Insn 139(l0): point = 23
   Insn 136(l0): point = 26
   Insn 135(l0): point = 28
   Insn 133(l0): point = 31
   Insn 132(l0): point = 33
   Insn 201(l0): point = 35
   Insn 200(l0): point = 37
   Insn 127(l0): point = 39
   Insn 123(l0): point = 42
   Insn 122(l0): point = 44
   Insn 121(l0): point = 46
   Insn 119(l0): point = 49
   Insn 118(l0): point = 51
   Insn 117(l0): point = 53
   Insn 115(l0): point = 56
   Insn 114(l0): point = 58
   Insn 113(l0): point = 60
   Insn 111(l0): point = 63
   Insn 110(l0): point = 65
   Insn 109(l0): point = 67
   Insn 107(l0): point = 70
   Insn 106(l0): point = 72
   Insn 105(l0): point = 74
   Insn 103(l0): point = 77
   Insn 102(l0): point = 79
   Insn 101(l0): point = 81
   Insn 99(l0): point = 84
   Insn 98(l0): point = 86
   Insn 96(l0): point = 89
   Insn 95(l0): point = 91
   Insn 92(l0): point = 93
   Insn 91(l0): point = 95
   Insn 90(l0): point = 97
   Insn 94(l0): point = 99
   Insn 89(l0): point = 101
   Insn 194(l0): point = 104
   Insn 6(l0): point = 106
   Insn 41(l0): point = 109
   Insn 40(l0): point = 111
   Insn 48(l0): point = 114
   Insn 86(l0): point = 117
   Insn 85(l0): point = 119
   Insn 193(l0): point = 121
   Insn 82(l0): point = 123
   Insn 81(l0): point = 125
   Insn 80(l0): point = 127
   Insn 79(l0): point = 129
   Insn 78(l0): point = 131
   Insn 76(l0): point = 133
   Insn 74(l0): point = 135
   Insn 73(l0): point = 137
   Insn 71(l0): point = 139
   Insn 70(l0): point = 141
   Insn 68(l0): point = 143
   Insn 67(l0): point = 145
   Insn 66(l0): point = 147
   Insn 64(l0): point = 149
   Insn 62(l0): point = 151
   Insn 63(l0): point = 153
   Insn 58(l0): point = 155
   Insn 61(l0): point = 157
   Insn 54(l0): point = 159
   Insn 52(l0): point = 161
   Insn 45(l0): point = 164
   Insn 33(l0): point = 167
   Insn 32(l0): point = 169
   Insn 29(l0): point = 172
   Insn 28(l0): point = 174
   Insn 26(l0): point = 177
   Insn 25(l0): point = 179
   Insn 21(l0): point = 181
   Insn 19(l0): point = 183
   Insn 15(l0): point = 185
   Insn 4(l0): point = 187
   Insn 3(l0): point = 189
   Insn 192(l0): point = 191
   Insn 13(l0): point = 193
   Insn 191(l0): point = 195
   Insn 2(l0): point = 197
   Insn 190(l0): point = 199
 a0(r130): [170..185] [117..119] [8..106] [3..5]
 a1(r128): [167..181] [112..113] [6..7]
 a2(r120): [20..101] [11..16]
 a3(r127): [11..12]
 a4(r126): [13..14]
 a5(r125): [20..21]
 a6(r124): [22..23]
 a7(r129): [29..37]
 a8(r123): [36..39]
 a9(r157): [45..46]
 a10(r156): [52..53]
 a11(r155): [59..60]
 a12(r154): [66..67]
 a13(r153): [73..74]
 a14(r152): [80..81]
 a15(r151): [92..99]
 a16(r122): [94..95]
 a17(r121): [96..97]
 a18(r131): [109..197] [102..103]
 a19(r163): [120..121]
 a20(r114): [126..147]
 a21(r149): [128..133]
 a22(r132): [130..189] [109..116]
 a23(r133): [132..187] [109..116]
 a24(r147): [136..137]
 a25(r146): [140..141]
 a26(r145): [144..145]
 a27(r140): [156..161]
 a28(r136): [180..193]
 a29(r139): [182..183]
 a30(r162): [188..191]
 a31(r161): [190..195]
 a32(r160): [198..199]
Compressing live ranges: from 202 to 58 - 28%
Ranges after the compression:
 a0(r130): [48..51] [34..35] [4..31] [0..1]
 a1(r128): [48..49] [32..33] [2..3]
 a2(r120): [4..29]
 a3(r127): [4..5]
 a4(r126): [6..7]
 a5(r125): [8..9]
 a6(r124): [10..11]
 a7(r129): [12..13]
 a8(r123): [12..13]
 a9(r157): [14..15]
 a10(r156): [16..17]
 a11(r155): [18..19]
 a12(r154): [20..21]
 a13(r153): [22..23]
 a14(r152): [24..25]
 a15(r151): [26..29]
 a16(r122): [26..27]
 a17(r121): [28..29]
 a18(r131): [30..55]
 a19(r163): [36..37]
 a20(r114): [38..45]
 a21(r149): [38..39]
 a22(r132): [38..53] [32..33]
 a23(r133): [38..51] [32..33]
 a24(r147): [40..41]
 a25(r146): [42..43]
 a26(r145): [44..45]
 a27(r140): [46..47]
 a28(r136): [48..55]
 a29(r139): [50..51]
 a30(r162): [52..55]
 a31(r161): [54..55]
 a32(r160): [56..57]
+++Allocating 256 bytes for conflict table (uncompressed size 264)
;; a0(r130,l0) conflicts: a1(r128,l0) a3(r127,l0) a2(r120,l0) a4(r126,l0) a5(r125,l0) a6(r124,l0) a7(r129,l0) a8(r123,l0) a9(r157,l0) a10(r156,l0) a11(r155,l0) a12(r154,l0) a13(r153,l0) a14(r152,l0) a16(r122,l0) a15(r151,l0) a17(r121,l0) a18(r131,l0) a23(r133,l0) a22(r132,l0) a28(r136,l0) a29(r139,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r128,l0) conflicts: a0(r130,l0) a18(r131,l0) a23(r133,l0) a22(r132,l0) a28(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r120,l0) conflicts: a0(r130,l0) a3(r127,l0) a4(r126,l0) a5(r125,l0) a6(r124,l0) a7(r129,l0) a8(r123,l0) a9(r157,l0) a10(r156,l0) a11(r155,l0) a12(r154,l0) a13(r153,l0) a14(r152,l0) a16(r122,l0) a15(r151,l0) a17(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r127,l0) conflicts: a0(r130,l0) a2(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r126,l0) conflicts: a0(r130,l0) a2(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r125,l0) conflicts: a0(r130,l0) a2(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r124,l0) conflicts: a0(r130,l0) a2(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r129,l0) conflicts: a0(r130,l0) a2(r120,l0) a8(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r123,l0) conflicts: a0(r130,l0) a2(r120,l0) a7(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r157,l0) conflicts: a0(r130,l0) a2(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r156,l0) conflicts: a0(r130,l0) a2(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r155,l0) conflicts: a0(r130,l0) a2(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r154,l0) conflicts: a0(r130,l0) a2(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r153,l0) conflicts: a0(r130,l0) a2(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r152,l0) conflicts: a0(r130,l0) a2(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r151,l0) conflicts: a0(r130,l0) a2(r120,l0) a16(r122,l0) a17(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r122,l0) conflicts: a0(r130,l0) a2(r120,l0) a15(r151,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r121,l0) conflicts: a0(r130,l0) a2(r120,l0) a15(r151,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r131,l0) conflicts: a0(r130,l0) a1(r128,l0) a23(r133,l0) a22(r132,l0) a19(r163,l0) a21(r149,l0) a20(r114,l0) a24(r147,l0) a25(r146,l0) a26(r145,l0) a27(r140,l0) a28(r136,l0) a29(r139,l0) a30(r162,l0) a31(r161,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a19(r163,l0) conflicts: a18(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r114,l0) conflicts: a18(r131,l0) a23(r133,l0) a22(r132,l0) a21(r149,l0) a24(r147,l0) a25(r146,l0) a26(r145,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a21(r149,l0) conflicts: a18(r131,l0) a23(r133,l0) a22(r132,l0) a20(r114,l0)
;;     total conflict hard regs: 2-3
;;     conflict hard regs: 2-3

;; a22(r132,l0) conflicts: a0(r130,l0) a1(r128,l0) a18(r131,l0) a23(r133,l0) a21(r149,l0) a20(r114,l0) a24(r147,l0) a25(r146,l0) a26(r145,l0) a27(r140,l0) a28(r136,l0) a29(r139,l0) a30(r162,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a23(r133,l0) conflicts: a0(r130,l0) a1(r128,l0) a18(r131,l0) a22(r132,l0) a21(r149,l0) a20(r114,l0) a24(r147,l0) a25(r146,l0) a26(r145,l0) a27(r140,l0) a28(r136,l0) a29(r139,l0)
;;     total conflict hard regs: 0-2 12 14
;;     conflict hard regs: 0-2 12 14

;; a24(r147,l0) conflicts: a18(r131,l0) a23(r133,l0) a22(r132,l0) a20(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r146,l0) conflicts: a18(r131,l0) a23(r133,l0) a22(r132,l0) a20(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r145,l0) conflicts: a18(r131,l0) a23(r133,l0) a22(r132,l0) a20(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r140,l0) conflicts: a18(r131,l0) a23(r133,l0) a22(r132,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2

;; a28(r136,l0) conflicts: a0(r130,l0) a1(r128,l0) a18(r131,l0) a23(r133,l0) a22(r132,l0) a29(r139,l0) a30(r162,l0) a31(r161,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2

;; a29(r139,l0) conflicts: a0(r130,l0) a18(r131,l0) a23(r133,l0) a22(r132,l0) a28(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a30(r162,l0) conflicts: a18(r131,l0) a22(r132,l0) a28(r136,l0) a31(r161,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a31(r161,l0) conflicts: a18(r131,l0) a28(r136,l0) a30(r162,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2

;; a32(r160,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a3(r127)<->a4(r126)@1:shuffle
  cp1:a5(r125)<->a6(r124)@5:shuffle
  cp2:a16(r122)<->a17(r121)@13:shuffle
  cp3:a0(r130)<->a19(r163)@161:move
  cp4:a18(r131)<->a32(r160)@1000:move
  cp5:a22(r132)<->a31(r161)@1000:move
  cp6:a23(r133)<->a30(r162)@1000:move
  cp7:a1(r128)<->a29(r139)@125:shuffle
  pref0:a0(r130)<-hr0@2000
  pref1:a23(r133)<-hr3@322
  pref2:a22(r132)<-hr2@322
  pref3:a20(r114)<-hr0@322
  pref4:a19(r163)<-hr0@322
  pref5:a32(r160)<-hr0@2000
  pref6:a31(r161)<-hr1@2000
  pref7:a30(r162)<-hr2@2000
  pref8:a21(r149)<-hr1@20
  regions=1, blocks=24, points=58
    allocnos=33 (big 0), copies=8, conflicts=0, ranges=40

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r130 1r128 2r120 3r127 4r126 5r125 6r124 7r129 8r123 9r157 10r156 11r155 12r154 13r153 14r152 15r151 16r122 17r121 18r131 19r163 20r114 21r149 22r132 23r133 24r147 25r146 26r145 27r140 28r136 29r139 30r162 31r161 32r160
    modified regnos: 114 120 121 122 123 124 125 126 127 128 129 130 131 132 133 136 139 140 145 146 147 149 151 152 153 154 155 156 157 160 161 162 163
    border:
    Pressure: GENERAL_REGS=8
 Removing pref2:hr2@322
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@394652
          2:( 0-1 3-12 14)@185660
            3:( 0 3-12 14)@116000
              4:( 3-11)@27576
                5:( 4-11)@122326
      Allocno a0r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r157 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r156 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r155 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r154 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r153 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r152 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r151 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r131 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a19r163 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a20r114 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, ^node:  0 3-12 14 (confl regs =  1-3 13 15-106)
      Allocno a21r149 of LO_REGS(8) has 6 avail. regs  0-1 4-7, ^node:  0-1 3-12 14 (confl regs =  2-3 8-106)
      Allocno a22r132 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a23r133 of GENERAL_REGS(14) has 9 avail. regs  3-11, node:  3-11 (confl regs =  0-2 12-106)
      Allocno a24r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a25r146 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a26r145 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a27r140 of GENERAL_REGS(14) has 13 avail. regs  0-1 3-12 14, node:  0-1 3-12 14 (confl regs =  2 13 15-106)
      Allocno a28r136 of GENERAL_REGS(14) has 13 avail. regs  0-1 3-12 14, node:  0-1 3-12 14 (confl regs =  2 13 15-106)
      Allocno a29r139 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a30r162 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a31r161 of ALL_REGS(46) has 13 avail. regs  0-1 3-12 14, node:  0-1 3-12 14 (confl regs =  2 13 15 48-106)
      Allocno a32r160 of ALL_REGS(46) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15 48-106)
      Forming thread by copy 7:a1r128-a29r139 (freq=125):
        Result (freq=4366): a1r128(2366) a29r139(2000)
      Forming thread by copy 2:a16r122-a17r121 (freq=13):
        Result (freq=424): a16r122(212) a17r121(212)
      Forming thread by copy 1:a5r125-a6r124 (freq=5):
        Result (freq=172): a5r125(86) a6r124(86)
      Forming thread by copy 0:a3r127-a4r126 (freq=1):
        Result (freq=24): a3r127(12) a4r126(12)
      Pushing a9(r157,l0)(cost 0)
      Pushing a10(r156,l0)(cost 0)
      Pushing a4(r126,l0)(cost 0)
        Making a2(r120,l0) colorable
      Pushing a3(r127,l0)(cost 0)
      Pushing a11(r155,l0)(cost 0)
      Pushing a12(r154,l0)(cost 0)
      Pushing a13(r153,l0)(cost 0)
      Pushing a14(r152,l0)(cost 0)
      Pushing a6(r124,l0)(cost 0)
      Forming thread by copy 3:a0r130-a19r163 (freq=161):
        Result (freq=4177): a0r130(3855) a19r163(322)
        Making a0(r130,l0) colorable
      Pushing a5(r125,l0)(cost 0)
      Pushing a8(r123,l0)(cost 0)
      Pushing a15(r151,l0)(cost 0)
      Pushing a26(r145,l0)(cost 0)
      Pushing a25(r146,l0)(cost 0)
      Pushing a24(r147,l0)(cost 0)
      Pushing a21(r149,l0)(cost 0)
      Forming thread by copy 6:a23r133-a30r162 (freq=1000):
        Result (freq=3250): a23r133(1250) a30r162(2000)
        Making a23(r133,l0) colorable
      Pushing a23(r133,l0)(cost 13788)
      Pushing a19(r163,l0)(cost 0)
      Pushing a17(r121,l0)(cost 0)
      Pushing a16(r122,l0)(cost 0)
      Pushing a7(r129,l0)(cost 0)
      Pushing a27(r140,l0)(cost 0)
      Forming thread by copy 5:a22r132-a31r161 (freq=1000):
        Result (freq=3352): a22r132(1352) a31r161(2000)
        Making a22(r132,l0) colorable
      Pushing a20(r114,l0)(cost 0)
      Forming thread by copy 4:a18r131-a32r160 (freq=1000):
        Result (freq=5911): a18r131(3911) a32r160(2000)
        Making a18(r131,l0) colorable
      Pushing a2(r120,l0)(cost 8460)
      Pushing a32(r160,l0)(cost 0)
      Pushing a22(r132,l0)(cost 15452)
      Pushing a31(r161,l0)(cost 0)
      Pushing a30(r162,l0)(cost 0)
      Pushing a28(r136,l0)(cost 0)
      Pushing a0(r130,l0)(cost 50228)
      Pushing a29(r139,l0)(cost 0)
      Pushing a1(r128,l0)(cost 0)
      Pushing a18(r131,l0)(cost 40720)
      Popping a18(r131,l0)  -- assign reg 4
      Popping a1(r128,l0)  -- assign reg 12
      Popping a29(r139,l0)  -- assign reg 12
      Popping a0(r130,l0)  -- assign reg 0
      Popping a28(r136,l0)  -- assign reg 14
      Popping a30(r162,l0)  -- assign reg 2
      Popping a31(r161,l0)  -- assign reg 1
      Popping a22(r132,l0)  -- assign reg 5
      Popping a32(r160,l0)  -- assign reg 0
      Popping a2(r120,l0)  -- assign reg 3
      Popping a20(r114,l0)  -- assign reg 0
      Popping a27(r140,l0)  -- assign reg 1
      Popping a7(r129,l0)  -- assign reg 2
      Popping a16(r122,l0)  -- assign reg 2
      Popping a17(r121,l0)  -- assign reg 2
      Popping a19(r163,l0)  -- assign reg 0
      Popping a23(r133,l0)  -- assign reg 6
      Popping a21(r149,l0)  -- assign reg 1
      Popping a24(r147,l0)  -- assign reg 3
      Popping a25(r146,l0)  -- assign reg 3
      Popping a26(r145,l0)  -- assign reg 3
      Popping a15(r151,l0)  -- assign reg 1
      Popping a8(r123,l0)  -- assign reg 1
      Popping a5(r125,l0)  -- assign reg 2
      Popping a6(r124,l0)  -- assign reg 2
      Popping a14(r152,l0)  -- assign reg 2
      Popping a13(r153,l0)  -- assign reg 2
      Popping a12(r154,l0)  -- assign reg 2
      Popping a11(r155,l0)  -- assign reg 2
      Popping a3(r127,l0)  -- assign reg 2
      Popping a4(r126,l0)  -- assign reg 2
      Popping a10(r156,l0)  -- assign reg 2
      Popping a9(r157,l0)  -- assign reg 2
Disposition:
   20:r114 l0     0    2:r120 l0     3   17:r121 l0     2   16:r122 l0     2
    8:r123 l0     1    6:r124 l0     2    5:r125 l0     2    4:r126 l0     2
    3:r127 l0     2    1:r128 l0    12    7:r129 l0     2    0:r130 l0     0
   18:r131 l0     4   22:r132 l0     5   23:r133 l0     6   28:r136 l0    14
   29:r139 l0    12   27:r140 l0     1   26:r145 l0     3   25:r146 l0     3
   24:r147 l0     3   21:r149 l0     1   15:r151 l0     1   14:r152 l0     2
   13:r153 l0     2   12:r154 l0     2   11:r155 l0     2   10:r156 l0     2
    9:r157 l0     2   32:r160 l0     0   31:r161 l0     1   30:r162 l0     2
   19:r163 l0     0
New iteration of spill/restore move
+++Costs: overall -89904, reg -89904, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_HallSensor_Start_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,6u} r1={5d,3u} r2={5d,3u} r3={4d,1u} r7={1d,23u} r12={4d} r13={1d,25u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={19d,14u} r101={2d} r102={1d,23u} r103={1d,22u} r104={2d} r105={2d} r106={2d} r114={1d,4u} r120={1d,15u,7e} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,4u} r129={2d,4u} r130={4d,4u} r131={1d,8u,1e} r132={1d,2u} r133={1d,2u} r136={1d,2u} r139={1d,1u} r140={1d,2u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} 
;;    total ref usage 447{249d,190u,8e} in 113{111 regular + 2 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 8 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 5 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":507:3 -1
     (nil))
(debug_insn 11 10 190 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":508:3 -1
     (nil))
(insn 190 11 2 2 (set (reg:SI 160)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":506:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 190 191 2 (set (reg/v/f:SI 131 [ htim ])
        (reg:SI 160)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":506:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(insn 191 2 13 2 (set (reg:SI 161)
        (reg:SI 1 r1 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":506:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pData ])
        (nil)))
(insn 13 191 192 2 (set (reg:SI 136 [ htim_20(D)->ChannelState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 131 [ htim ])
                    (const_int 62 [0x3e])) [0 htim_20(D)->ChannelState[0]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":508:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 192 13 3 2 (set (reg:SI 162)
        (reg:SI 2 r2 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":506:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ Length ])
        (nil)))
(insn 3 192 4 2 (set (reg/v/f:SI 132 [ pData ])
        (reg:SI 161)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":506:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
(insn 4 3 15 2 (set (reg/v:SI 133 [ Length ])
        (reg:SI 162)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":506:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 162)
        (nil)))
(insn 15 4 16 2 (set (reg/v:SI 130 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 136 [ htim_20(D)->ChannelState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":508:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 16 15 17 2 (var_location:QI channel_1_state (subreg:QI (reg/v:SI 130 [ <retval> ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":508:31 -1
     (nil))
(debug_insn 17 16 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":509:3 -1
     (nil))
(insn 19 17 21 2 (set (reg:SI 139 [ htim_20(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 131 [ htim ])
                    (const_int 68 [0x44])) [0 htim_20(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":509:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 21 19 22 2 (set (reg/v:SI 128 [ complementary_channel_1_state ])
        (zero_extend:SI (subreg:QI (reg:SI 139 [ htim_20(D)->ChannelNState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":509:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 139 [ htim_20(D)->ChannelNState[0] ])
        (nil)))
(debug_insn 22 21 23 2 (var_location:QI complementary_channel_1_state (subreg:QI (reg/v:SI 128 [ complementary_channel_1_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":509:31 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":512:3 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":515:3 -1
     (nil))
(insn 25 24 26 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 136 [ htim_20(D)->ChannelState[0] ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":515:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ htim_20(D)->ChannelState[0] ])
        (nil)))
(jump_insn 26 25 27 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 150)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":515:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 150)
(note 27 26 28 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ complementary_channel_1_state ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":516:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":516:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 162)
(note 30 29 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":520:8 -1
     (nil))
(insn 32 31 33 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ <retval> ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":520:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 130 [ <retval> ])
        (nil)))
(jump_insn 33 32 39 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":520:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 37)
(code_label 39 33 34 5 83 (nil) [3 uses])
(note 34 39 6 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 6 34 194 5 (set (reg/v:SI 130 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":535:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 194 6 195 5 (set (pc)
        (label_ref 150)) 284 {*arm_jump}
     (nil)
 -> 150)
(barrier 195 194 37)
(code_label 37 195 38 6 82 (nil) [1 uses])
(note 38 37 40 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 40 38 41 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ complementary_channel_1_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":521:12 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 128 [ complementary_channel_1_state ])
        (nil)))
(jump_insn 41 40 42 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 39)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":521:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 39)
(note 42 41 44 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 44 42 43 7 NOTE_INSN_DELETED)
(debug_insn 43 44 45 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":523:5 -1
     (nil))
(jump_insn 45 43 46 7 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v/f:SI 132 [ pData ])
                        (const_int 0 [0]))
                    (label_ref 49)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":523:8 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 574129756 (nil)))
 -> 49)
(note 46 45 47 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 47 46 48 8 NOTE_INSN_DELETED)
(jump_insn 48 47 49 8 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 133 [ Length ])
                        (const_int 0 [0]))
                    (label_ref 39)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":523:25 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 39)
(code_label 49 48 50 9 84 (nil) [1 uses])
(note 50 49 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 60 50 77 9 NOTE_INSN_DELETED)
(note 77 60 83 9 NOTE_INSN_DELETED)
(note 83 77 51 9 NOTE_INSN_DELETED)
(debug_insn 51 83 52 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":529:7 -1
     (nil))
(insn 52 51 54 9 (set (reg:SI 140)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":529:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 54 52 55 9 (set (mem/v:QI (plus:SI (reg/v/f:SI 131 [ htim ])
                (const_int 62 [0x3e])) [0 htim_20(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 140) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":529:7 263 {*arm_movqi_insn}
     (nil))
(debug_insn 55 54 61 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":530:7 -1
     (nil))
(insn 61 55 58 9 (set (reg:SI 2 r2)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":541:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 61 59 9 (set (mem/v:QI (plus:SI (reg/v/f:SI 131 [ htim ])
                (const_int 68 [0x44])) [0 htim_20(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 140) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":530:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(debug_insn 59 58 63 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":541:3 -1
     (nil))
(insn 63 59 62 9 (set (reg:SI 0 r0)
        (mem/f:SI (reg/v/f:SI 131 [ htim ]) [3 htim_20(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":541:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 63 64 9 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":541:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 64 62 65 9 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":541:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 65 64 66 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":544:3 -1
     (nil))
(insn 66 65 67 9 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 131 [ htim ])
                (const_int 36 [0x24])) [5 htim_20(D)->hdma[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":544:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 66 68 9 (set (reg/f:SI 145)
        (symbol_ref:SI ("TIM_DMACaptureCplt") [flags 0x41]  <function_decl 0000000006c0d000 TIM_DMACaptureCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":544:48 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMACaptureCplt") [flags 0x41]  <function_decl 0000000006c0d000 TIM_DMACaptureCplt>)
        (nil)))
(insn 68 67 69 9 (set (mem/f:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 44 [0x2c])) [10 _2->XferCpltCallback+0 S4 A32])
        (reg/f:SI 145)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":544:48 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 145)
        (nil)))
(debug_insn 69 68 70 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":545:3 -1
     (nil))
(insn 70 69 71 9 (set (reg/f:SI 146)
        (symbol_ref:SI ("TIM_DMACaptureHalfCplt") [flags 0x41]  <function_decl 0000000006c0d100 TIM_DMACaptureHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":545:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMACaptureHalfCplt") [flags 0x41]  <function_decl 0000000006c0d100 TIM_DMACaptureHalfCplt>)
        (nil)))
(insn 71 70 72 9 (set (mem/f:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 48 [0x30])) [10 _2->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 146)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":545:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 146)
        (nil)))
(debug_insn 72 71 73 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":547:3 -1
     (nil))
(insn 73 72 74 9 (set (reg/f:SI 147)
        (symbol_ref:SI ("TIM_DMAError") [flags 0x41]  <function_decl 0000000006bc6f00 TIM_DMAError>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":547:49 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMAError") [flags 0x41]  <function_decl 0000000006bc6f00 TIM_DMAError>)
        (nil)))
(insn 74 73 75 9 (set (mem/f:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 52 [0x34])) [10 _2->XferErrorCallback+0 S4 A32])
        (reg/f:SI 147)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":547:49 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 147)
        (nil)))
(debug_insn 75 74 76 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:3 -1
     (nil))
(insn 76 75 78 9 (set (reg/f:SI 149 [ htim_20(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 131 [ htim ]) [3 htim_20(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:62 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 131 [ htim ]) [3 htim_20(D)->Instance+0 S4 A32])
        (nil)))
(insn 78 76 79 9 (set (reg:SI 3 r3)
        (reg/v:SI 133 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 133 [ Length ])
        (nil)))
(insn 79 78 80 9 (set (reg:SI 2 r2)
        (reg/v/f:SI 132 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 132 [ pData ])
        (nil)))
(insn 80 79 81 9 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 149 [ htim_20(D)->Instance ])
            (const_int 52 [0x34]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:7 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 149 [ htim_20(D)->Instance ])
        (nil)))
(insn 81 80 82 9 (set (reg:SI 0 r0)
        (reg/f:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
        (nil)))
(call_insn 82 81 193 9 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:7 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 193 82 85 9 (set (reg:SI 163)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 85 193 86 9 (set (reg/v:SI 130 [ <retval> ])
        (reg:SI 163)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 163)
        (nil)))
(jump_insn 86 85 87 9 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 130 [ <retval> ])
                        (const_int 0 [0]))
                    (label_ref 39)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:6 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 39)
(note 87 86 88 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 88 87 89 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":556:3 -1
     (nil))
(insn 89 88 94 10 (set (reg/f:SI 120 [ _9 ])
        (mem/f:SI (reg/v/f:SI 131 [ htim ]) [3 htim_20(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":556:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 131 [ htim ])
        (nil)))
(insn 94 89 90 10 (set (reg:SI 151)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073818624 [0x40012c00])
        (nil)))
(insn 90 94 91 10 (set (reg:SI 121 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 120 [ _9 ])
                (const_int 12 [0xc])) [1 _9->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":556:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 91 90 92 10 (set (reg:SI 122 [ _11 ])
        (ior:SI (reg:SI 121 [ _10 ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":556:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
        (nil)))
(insn 92 91 93 10 (set (mem/v:SI (plus:SI (reg/f:SI 120 [ _9 ])
                (const_int 12 [0xc])) [1 _9->DIER+0 S4 A32])
        (reg:SI 122 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":556:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _11 ])
        (nil)))
(debug_insn 93 92 95 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:3 -1
     (nil))
(insn 95 93 96 10 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 120 [ _9 ])
            (reg:SI 151))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 120 [ _9 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 96 95 97 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 124)
(note 97 96 98 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 98 97 99 11 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 120 [ _9 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 99 98 100 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 124)
(note 100 99 101 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 101 100 102 12 (set (reg:SI 152)
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073742848 [0x40000400])
        (nil)))
(insn 102 101 103 12 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 120 [ _9 ])
            (reg:SI 152))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 152)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 120 [ _9 ])
                (const_int 1073742848 [0x40000400]))
            (nil))))
(jump_insn 103 102 104 12 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 124)
(note 104 103 105 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 105 104 106 13 (set (reg:SI 153)
        (const_int 1073743872 [0x40000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073743872 [0x40000800])
        (nil)))
(insn 106 105 107 13 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 120 [ _9 ])
            (reg:SI 153))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 120 [ _9 ])
                (const_int 1073743872 [0x40000800]))
            (nil))))
(jump_insn 107 106 108 13 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 124)
(note 108 107 109 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 109 108 110 14 (set (reg:SI 154)
        (const_int 1073744896 [0x40000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 110 109 111 14 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 120 [ _9 ])
            (reg:SI 154))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 154)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 120 [ _9 ])
                (const_int 1073744896 [0x40000c00]))
            (nil))))
(jump_insn 111 110 112 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 124)
(note 112 111 113 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 113 112 114 15 (set (reg:SI 155)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073820672 [0x40013400])
        (nil)))
(insn 114 113 115 15 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 120 [ _9 ])
            (reg:SI 155))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 120 [ _9 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 115 114 116 15 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 124)
(note 116 115 117 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 117 116 118 16 (set (reg:SI 156)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073823744 [0x40014000])
        (nil)))
(insn 118 117 119 16 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 120 [ _9 ])
            (reg:SI 156))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 120 [ _9 ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 119 118 120 16 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 124)
(note 120 119 121 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 121 120 122 17 (set (reg:SI 157)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073827840 [0x40015000])
        (nil)))
(insn 122 121 123 17 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 120 [ _9 ])
            (reg:SI 157))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 120 [ _9 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 123 122 124 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 144)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 144)
(code_label 124 123 125 18 85 (nil) [7 uses])
(note 125 124 128 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(note 128 125 126 18 NOTE_INSN_DELETED)
(debug_insn 126 128 127 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":561:5 -1
     (nil))
(insn 127 126 200 18 (set (reg:SI 123 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 120 [ _9 ])
                (const_int 8 [0x8])) [1 _9->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":561:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 200 127 201 18 (set (reg/v:SI 129 [ tmpsmcr ])
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":561:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 65543 [0x10007])
        (nil)))
(insn 201 200 130 18 (set (reg/v:SI 129 [ tmpsmcr ])
        (and:SI (reg:SI 123 [ _12 ])
            (reg/v:SI 129 [ tmpsmcr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":561:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _12 ])
        (nil)))
(debug_insn 130 201 131 18 (var_location:SI tmpsmcr (reg/v:SI 129 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":561:13 -1
     (nil))
(debug_insn 131 130 132 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":562:5 -1
     (nil))
(insn 132 131 133 18 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 129 [ tmpsmcr ])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":562:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 133 132 134 18 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 150)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":562:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 150)
(note 134 133 135 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 135 134 136 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 129 [ tmpsmcr ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":562:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 129 [ tmpsmcr ])
        (nil)))
(jump_insn 136 135 137 19 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 150)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":562:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 150)
(note 137 136 138 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 138 137 139 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":564:7 -1
     (nil))
(insn 139 138 140 20 (set (reg:SI 124 [ _13 ])
        (mem/v:SI (reg/f:SI 120 [ _9 ]) [1 _9->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":564:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 140 139 141 20 (set (reg:SI 125 [ _14 ])
        (ior:SI (reg:SI 124 [ _13 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":564:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ _13 ])
        (nil)))
(insn 141 140 196 20 (set (mem/v:SI (reg/f:SI 120 [ _9 ]) [1 _9->CR1+0 S4 A32])
        (reg:SI 125 [ _14 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":564:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _14 ])
        (expr_list:REG_DEAD (reg/f:SI 120 [ _9 ])
            (nil))))
(jump_insn 196 141 197 20 (set (pc)
        (label_ref 150)) 284 {*arm_jump}
     (nil)
 -> 150)
(barrier 197 196 144)
(code_label 144 197 145 21 86 (nil) [1 uses])
(note 145 144 146 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 146 145 147 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":569:5 -1
     (nil))
(insn 147 146 148 21 (set (reg:SI 126 [ _15 ])
        (mem/v:SI (reg/f:SI 120 [ _9 ]) [1 _9->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":569:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 148 147 149 21 (set (reg:SI 127 [ _16 ])
        (ior:SI (reg:SI 126 [ _15 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":569:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _15 ])
        (nil)))
(insn 149 148 198 21 (set (mem/v:SI (reg/f:SI 120 [ _9 ]) [1 _9->CR1+0 S4 A32])
        (reg:SI 127 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":569:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _16 ])
        (expr_list:REG_DEAD (reg/f:SI 120 [ _9 ])
            (nil))))
(jump_insn 198 149 199 21 (set (pc)
        (label_ref 150)) 284 {*arm_jump}
     (nil)
 -> 150)
(barrier 199 198 162)
(code_label 162 199 161 22 87 (nil) [1 uses])
(note 161 162 7 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 7 161 150 22 (set (reg/v:SI 130 [ <retval> ])
        (reg/v:SI 128 [ complementary_channel_1_state ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":518:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 128 [ complementary_channel_1_state ])
        (expr_list:REG_EQUAL (const_int 2 [0x2])
            (nil))))
(code_label 150 7 151 23 81 (nil) [6 uses])
(note 151 150 156 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 156 151 157 23 (set (reg/i:SI 0 r0)
        (reg/v:SI 130 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":574:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 130 [ <retval> ])
        (nil)))
(insn 157 156 210 23 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":574:1 -1
     (nil))
(note 210 157 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_HallSensor_Stop_DMA (HAL_TIMEx_HallSensor_Stop_DMA, funcdef_no=338, decl_uid=9461, cgraph_uid=342, symbol_order=341)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 3 5 }
;; 3 succs { 4 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 138 uninteresting
Ignoring reg 114, has equiv memory
Reg 115 uninteresting
Reg 116 uninteresting
Reg 118: def dominates all uses has unique first use
Reg 129: local to bb 2 def dominates all uses has unique first use
Reg 119 uninteresting
Reg 121: local to bb 3 def dominates all uses has unique first use
Reg 131 uninteresting
Reg 123 uninteresting
Reg 124 uninteresting
Reg 133 uninteresting
Reg 118 not local to one basic block
Found def insn 32 for 121 to be not moveable
Ignoring reg 129 with equiv init insn
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 3 5 }
;; 3 succs { 4 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 114: (insn_list:REG_DEP_TRUE 14 (nil))
init_insns for 129: (insn_list:REG_DEP_TRUE 26 (nil))
init_insns for 131: (insn_list:REG_DEP_TRUE 33 (nil))
init_insns for 133: (insn_list:REG_DEP_TRUE 46 (nil))

Pass 1 for finding pseudo/allocno costs

    r138: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r126,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:120000,120000 VFP_LO_REGS:120000,120000 ALL_REGS:120000,120000 MEM:80000,80000
  a1(r133,l0) costs: GENERAL_REGS:0,0 MEM:30000,30000
  a2(r118,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a3(r124,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a4(r123,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a5(r131,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a6(r121,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a7(r129,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a8(r119,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a9(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:10000,10000
  a10(r116,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a11(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a12(r138,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 59(l0): point = 0
   Insn 52(l0): point = 2
   Insn 58(l0): point = 4
   Insn 48(l0): point = 6
   Insn 46(l0): point = 8
   Insn 41(l0): point = 11
   Insn 40(l0): point = 13
   Insn 39(l0): point = 15
   Insn 36(l0): point = 18
   Insn 35(l0): point = 20
   Insn 33(l0): point = 22
   Insn 32(l0): point = 24
   Insn 29(l0): point = 27
   Insn 28(l0): point = 29
   Insn 25(l0): point = 31
   Insn 26(l0): point = 33
   Insn 24(l0): point = 35
   Insn 21(l0): point = 37
   Insn 17(l0): point = 39
   Insn 16(l0): point = 41
   Insn 15(l0): point = 43
   Insn 20(l0): point = 45
   Insn 14(l0): point = 47
   Insn 12(l0): point = 49
   Insn 10(l0): point = 51
   Insn 11(l0): point = 53
   Insn 9(l0): point = 55
   Insn 2(l0): point = 57
   Insn 61(l0): point = 59
 a0(r126): [3..57]
 a1(r133): [3..8]
 a2(r118): [12..35]
 a3(r124): [12..13]
 a4(r123): [14..15]
 a5(r131): [21..22]
 a6(r121): [21..24]
 a7(r129): [30..33]
 a8(r119): [30..31]
 a9(r114): [40..47]
 a10(r116): [40..41]
 a11(r115): [42..43]
 a12(r138): [58..59]
Compressing live ranges: from 62 to 16 - 25%
Ranges after the compression:
 a0(r126): [0..13]
 a1(r133): [0..1]
 a2(r118): [2..9]
 a3(r124): [2..3]
 a4(r123): [4..5]
 a5(r131): [6..7]
 a6(r121): [6..7]
 a7(r129): [8..9]
 a8(r119): [8..9]
 a9(r114): [10..13]
 a10(r116): [10..11]
 a11(r115): [12..13]
 a12(r138): [14..15]
+++Allocating 96 bytes for conflict table (uncompressed size 104)
;; a0(r126,l0) conflicts: a1(r133,l0) a3(r124,l0) a2(r118,l0) a4(r123,l0) a5(r131,l0) a6(r121,l0) a7(r129,l0) a8(r119,l0) a10(r116,l0) a9(r114,l0) a11(r115,l0)
;;     total conflict hard regs: 0-2 12 14
;;     conflict hard regs: 0-2 12 14

;; a1(r133,l0) conflicts: a0(r126,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r118,l0) conflicts: a0(r126,l0) a3(r124,l0) a4(r123,l0) a5(r131,l0) a6(r121,l0) a7(r129,l0) a8(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r124,l0) conflicts: a0(r126,l0) a2(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r123,l0) conflicts: a0(r126,l0) a2(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r131,l0) conflicts: a0(r126,l0) a2(r118,l0) a6(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r121,l0) conflicts: a0(r126,l0) a2(r118,l0) a5(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r129,l0) conflicts: a0(r126,l0) a2(r118,l0) a8(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r119,l0) conflicts: a0(r126,l0) a2(r118,l0) a7(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r114,l0) conflicts: a0(r126,l0) a10(r116,l0) a11(r115,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a10(r116,l0) conflicts: a0(r126,l0) a9(r114,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a11(r115,l0) conflicts: a0(r126,l0) a9(r114,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a12(r138,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a3(r124)<->a4(r123)@31:shuffle
  cp1:a0(r126)<->a12(r138)@1000:move
  cp2:a10(r116)<->a11(r115)@125:shuffle
  pref0:a12(r138)<-hr0@2000
  regions=1, blocks=6, points=16
    allocnos=13 (big 0), copies=3, conflicts=0, ranges=13

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 5 4 3 2
    all: 0r126 1r133 2r118 3r124 4r123 5r131 6r121 7r129 8r119 9r114 10r116 11r115 12r138
    modified regnos: 114 115 116 118 119 121 123 124 126 129 131 133 138
    border:
    Pressure: GENERAL_REGS=6
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@316000
          2:( 1-12 14)@160000
            3:( 3-11)@160000
      Allocno a0r126 of GENERAL_REGS(14) has 9 avail. regs  3-11, node:  3-11 (confl regs =  0-2 12-106)
      Allocno a1r133 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a2r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r114 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a10r116 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a11r115 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a12r138 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 2:a10r116-a11r115 (freq=125):
        Result (freq=4000): a10r116(2000) a11r115(2000)
      Forming thread by copy 0:a3r124-a4r123 (freq=31):
        Result (freq=1000): a3r124(500) a4r123(500)
      Pushing a6(r121,l0)(cost 0)
      Pushing a5(r131,l0)(cost 0)
      Pushing a4(r123,l0)(cost 0)
      Forming thread by copy 1:a0r126-a12r138 (freq=1000):
        Result (freq=9000): a0r126(7000) a12r138(2000)
        Making a0(r126,l0) colorable
      Pushing a3(r124,l0)(cost 0)
      Pushing a12(r138,l0)(cost 0)
      Pushing a8(r119,l0)(cost 0)
      Pushing a7(r129,l0)(cost 0)
      Pushing a9(r114,l0)(cost 0)
      Pushing a2(r118,l0)(cost 0)
      Pushing a1(r133,l0)(cost 0)
      Pushing a11(r115,l0)(cost 0)
      Pushing a10(r116,l0)(cost 0)
      Pushing a0(r126,l0)(cost 80000)
      Popping a0(r126,l0)  -- assign reg 4
      Popping a10(r116,l0)  -- assign reg 3
      Popping a11(r115,l0)  -- assign reg 3
      Popping a1(r133,l0)  -- assign reg 3
      Popping a2(r118,l0)  -- assign reg 3
      Popping a9(r114,l0)  -- assign reg 2
      Popping a7(r129,l0)  -- assign reg 2
      Popping a8(r119,l0)  -- assign reg 1
      Popping a12(r138,l0)  -- assign reg 0
      Popping a3(r124,l0)  -- assign reg 2
      Popping a4(r123,l0)  -- assign reg 2
      Popping a5(r131,l0)  -- assign reg 2
      Popping a6(r121,l0)  -- assign reg 1
Disposition:
    9:r114 l0     2   11:r115 l0     3   10:r116 l0     3    2:r118 l0     3
    8:r119 l0     1    6:r121 l0     1    4:r123 l0     2    3:r124 l0     2
    0:r126 l0     4    7:r129 l0     2    5:r131 l0     2    1:r133 l0     3
   12:r138 l0     0
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_HallSensor_Stop_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,5u} r1={4d,1u} r2={4d,2u} r3={3d} r7={1d,5u} r12={4d} r13={1d,7u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={4d,2u} r101={2d} r102={1d,5u} r103={1d,4u} r104={2d} r105={2d} r106={2d} r114={1d,2u} r115={1d,1u} r116={1d,1u} r118={1d,4u} r119={1d,1u} r121={1d,1u} r123={1d,1u} r124={1d,1u} r126={1d,6u,1e} r129={1d,1u} r131={1d,1u} r133={1d,2u} r138={1d,1u} 
;;    total ref usage 262{207d,54u,1e} in 41{39 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 8 2 NOTE_INSN_FUNCTION_BEG)
(note 8 3 19 2 NOTE_INSN_DELETED)
(note 19 8 27 2 NOTE_INSN_DELETED)
(note 27 19 6 2 NOTE_INSN_DELETED)
(debug_insn 6 27 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":584:3 -1
     (nil))
(debug_insn 7 6 61 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":589:3 -1
     (nil))
(insn 61 7 2 2 (set (reg:SI 138)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":582:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 61 9 2 (set (reg/v/f:SI 126 [ htim ])
        (reg:SI 138)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":582:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 9 2 11 2 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":589:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 9 10 2 (set (reg:SI 0 r0)
        (mem/f:SI (reg/v/f:SI 126 [ htim ]) [3 htim_15(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":589:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 11 12 2 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":589:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(call_insn 12 10 13 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":589:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":593:3 -1
     (nil))
(insn 14 13 20 2 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 126 [ htim ]) [3 htim_15(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":593:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 126 [ htim ]) [3 htim_15(D)->Instance+0 S4 A32])
        (nil)))
(insn 20 14 15 2 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/v/f:SI 126 [ htim ])
                (const_int 36 [0x24])) [5 htim_15(D)->hdma[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":595:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 20 16 2 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 _2->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":593:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 2 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -513 [0xfffffffffffffdff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":593:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 17 16 18 2 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 _2->DIER+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":593:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(debug_insn 18 17 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":595:3 -1
     (nil))
(call_insn 21 18 22 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":595:9 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 22 21 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 -1
     (nil))
(insn 24 23 26 2 (set (reg/f:SI 118 [ _6 ])
        (mem/f:SI (reg/v/f:SI 126 [ htim ]) [3 htim_15(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 24 25 2 (set (reg:SI 129)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 25 26 28 2 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 25 29 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 119 [ _7 ])
                        (reg:SI 129))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 129)
        (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
            (nil))))
(jump_insn 29 28 30 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 42)
(note 30 29 34 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 34 30 31 3 NOTE_INSN_DELETED)
(debug_insn 31 34 32 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 -1
     (nil))
(insn 32 31 33 3 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 32 35 3 (set (reg:SI 131)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 35 33 36 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 121 [ _9 ])
                        (reg:SI 131))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 131)
        (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
            (nil))))
(jump_insn 36 35 37 3 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 42)
(note 37 36 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 39 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 -1
     (nil))
(insn 39 38 40 4 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (reg/f:SI 118 [ _6 ]) [1 _6->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 4 (set (reg:SI 124 [ _12 ])
        (and:SI (reg:SI 123 [ _11 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(insn 41 40 42 4 (set (mem/v:SI (reg/f:SI 118 [ _6 ]) [1 _6->CR1+0 S4 A32])
        (reg:SI 124 [ _12 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (expr_list:REG_DEAD (reg/f:SI 118 [ _6 ])
            (nil))))
(code_label 42 41 43 5 105 (nil) [2 uses])
(note 43 42 44 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 44 43 45 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 -1
     (nil))
(debug_insn 45 44 46 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":601:3 -1
     (nil))
(insn 46 45 48 5 (set (reg:SI 133)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":601:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 48 46 49 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 126 [ htim ])
                (const_int 62 [0x3e])) [0 htim_15(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 133) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":601:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 49 48 58 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":602:3 -1
     (nil))
(insn 58 49 52 5 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":606:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 58 53 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 126 [ htim ])
                (const_int 68 [0x44])) [0 htim_15(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 133) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":602:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 133)
        (expr_list:REG_DEAD (reg/v/f:SI 126 [ htim ])
            (nil))))
(debug_insn 53 52 59 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":605:3 -1
     (nil))
(insn 59 53 64 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":606:1 -1
     (nil))
(note 64 59 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_OCN_Start (HAL_TIMEx_OCN_Start, funcdef_no=339, decl_uid=9464, cgraph_uid=343, symbol_order=342)

Starting decreasing number of live ranges...
rescanning insn with uid = 19.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 36 n_edges 52 count 36 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
;; 2 succs { 3 5 }
;; 3 succs { 4 13 }
;; 4 succs { 29 }
;; 5 succs { 6 8 }
;; 6 succs { 7 14 }
;; 7 succs { 30 }
;; 8 succs { 9 11 }
;; 9 succs { 10 16 }
;; 10 succs { 31 }
;; 11 succs { 12 15 }
;; 12 succs { 32 }
;; 13 succs { 17 }
;; 14 succs { 17 }
;; 15 succs { 17 }
;; 16 succs { 17 }
;; 17 succs { 25 18 }
;; 18 succs { 25 19 }
;; 19 succs { 25 20 }
;; 20 succs { 25 21 }
;; 21 succs { 25 22 }
;; 22 succs { 25 23 }
;; 23 succs { 25 24 }
;; 24 succs { 25 28 }
;; 25 succs { 26 33 }
;; 26 succs { 27 34 }
;; 27 succs { 35 }
;; 28 succs { 35 }
;; 29 succs { 35 }
;; 30 succs { 35 }
;; 31 succs { 35 }
;; 32 succs { 35 }
;; 33 succs { 35 }
;; 34 succs { 35 }
;; 35 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 168: local to bb 2 def dominates all uses has unique first use
Reg 169: local to bb 2 def dominates all uses has unique first use
Reg 134 uninteresting (no unique first use)
Reg 135 uninteresting
Reg 138 uninteresting
Reg 141 uninteresting
Reg 144 uninteresting
Reg 147 uninteresting
Reg 148 uninteresting
Reg 150 uninteresting
Reg 154 uninteresting
Reg 152 uninteresting
Reg 128: local to bb 17 def dominates all uses has unique first use
Reg 157 uninteresting
Reg 127 uninteresting
Reg 130 uninteresting
Reg 131: local to bb 17 def dominates all uses has unique first use
Reg 159: local to bb 17 def dominates all uses has unique first use
Reg 132 uninteresting
Reg 118 uninteresting
Reg 119 uninteresting
Reg 160 uninteresting
Reg 161 uninteresting
Reg 162 uninteresting
Reg 163 uninteresting
Reg 164 uninteresting
Reg 165 uninteresting
Reg 120: local to bb 25 def dominates all uses has unique first use
Reg 121: local to bb 27 def dominates all uses has unique first use
Reg 122 uninteresting
Reg 123: local to bb 28 def dominates all uses has unique first use
Reg 124 uninteresting
Found def insn 165 for 120 to be not moveable
Found def insn 177 for 121 to be not moveable
Found def insn 185 for 123 to be not moveable
Found def insn 115 for 128 to be not moveable
Found def insn 120 for 131 to be not moveable
Ignoring reg 159 with equiv init insn
Found def insn 228 for 168 to be not moveable
Found def insn 229 for 169 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
;; 2 succs { 3 5 }
;; 3 succs { 4 13 }
;; 4 succs { 29 }
;; 5 succs { 6 8 }
;; 6 succs { 7 14 }
;; 7 succs { 30 }
;; 8 succs { 9 11 }
;; 9 succs { 10 16 }
;; 10 succs { 31 }
;; 11 succs { 12 15 }
;; 12 succs { 32 }
;; 13 succs { 17 }
;; 14 succs { 17 }
;; 15 succs { 17 }
;; 16 succs { 17 }
;; 17 succs { 25 18 }
;; 18 succs { 25 19 }
;; 19 succs { 25 20 }
;; 20 succs { 25 21 }
;; 21 succs { 25 22 }
;; 22 succs { 25 23 }
;; 23 succs { 25 24 }
;; 24 succs { 25 28 }
;; 25 succs { 26 33 }
;; 26 succs { 27 34 }
;; 27 succs { 35 }
;; 28 succs { 35 }
;; 29 succs { 35 }
;; 30 succs { 35 }
;; 31 succs { 35 }
;; 32 succs { 35 }
;; 33 succs { 35 }
;; 34 succs { 35 }
;; 35 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 148: (insn_list:REG_DEP_TRUE 71 (nil))
init_insns for 150: (insn_list:REG_DEP_TRUE 78 (nil))
init_insns for 152: (insn_list:REG_DEP_TRUE 90 (nil))
init_insns for 154: (insn_list:REG_DEP_TRUE 97 (nil))
init_insns for 157: (insn_list:REG_DEP_TRUE 111 (nil))
init_insns for 159: (insn_list:REG_DEP_TRUE 132 (nil))
init_insns for 160: (insn_list:REG_DEP_TRUE 139 (nil))
init_insns for 161: (insn_list:REG_DEP_TRUE 143 (nil))
init_insns for 162: (insn_list:REG_DEP_TRUE 147 (nil))
init_insns for 163: (insn_list:REG_DEP_TRUE 151 (nil))
init_insns for 164: (insn_list:REG_DEP_TRUE 155 (nil))
init_insns for 165: (insn_list:REG_DEP_TRUE 159 (nil))

Pass 1 for finding pseudo/allocno costs

    r169: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    a34 (r169,l0) best GENERAL_REGS, allocno ALL_REGS
    r168: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r165: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r160: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r133,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:44115,44115 VFP_LO_REGS:44115,44115 ALL_REGS:29115,29115 MEM:29410,29410
  a1(r117,l0) costs: LO_REGS:0,0 HI_REGS:1320,1320 CALLER_SAVE_REGS:1320,1320 EVEN_REG:1320,1320 GENERAL_REGS:1320,1320 VFP_D0_D7_REGS:118920,118920 VFP_LO_REGS:118920,118920 ALL_REGS:118920,118920 MEM:79280,79280
  a2(r124,l0) costs: LO_REGS:0,0 HI_REGS:76,76 CALLER_SAVE_REGS:76,76 EVEN_REG:76,76 GENERAL_REGS:76,76 VFP_D0_D7_REGS:1140,1140 VFP_LO_REGS:1140,1140 ALL_REGS:1140,1140 MEM:760,760
  a3(r123,l0) costs: LO_REGS:0,0 HI_REGS:76,76 CALLER_SAVE_REGS:76,76 EVEN_REG:76,76 GENERAL_REGS:76,76 VFP_D0_D7_REGS:1140,1140 VFP_LO_REGS:1140,1140 ALL_REGS:1140,1140 MEM:760,760
  a4(r122,l0) costs: LO_REGS:0,0 HI_REGS:540,540 CALLER_SAVE_REGS:540,540 EVEN_REG:540,540 GENERAL_REGS:540,540 VFP_D0_D7_REGS:8100,8100 VFP_LO_REGS:8100,8100 ALL_REGS:8100,8100 MEM:5400,5400
  a5(r121,l0) costs: LO_REGS:0,0 HI_REGS:540,540 CALLER_SAVE_REGS:540,540 EVEN_REG:540,540 GENERAL_REGS:540,540 VFP_D0_D7_REGS:8100,8100 VFP_LO_REGS:8100,8100 ALL_REGS:8100,8100 MEM:5400,5400
  a6(r125,l0) costs: LO_REGS:0,0 HI_REGS:1244,1244 CALLER_SAVE_REGS:1244,1244 EVEN_REG:1244,1244 GENERAL_REGS:1244,1244 VFP_D0_D7_REGS:43470,43470 VFP_LO_REGS:43470,43470 ALL_REGS:43470,43470 MEM:28980,28980
  a7(r120,l0) costs: LO_REGS:0,0 HI_REGS:1244,1244 CALLER_SAVE_REGS:1244,1244 EVEN_REG:1244,1244 GENERAL_REGS:1244,1244 VFP_D0_D7_REGS:18660,18660 VFP_LO_REGS:18660,18660 ALL_REGS:18660,18660 MEM:12440,12440
  a8(r165,l0) costs: LO_REGS:0,0 HI_REGS:108,108 CALLER_SAVE_REGS:108,108 EVEN_REG:108,108 GENERAL_REGS:108,108 VFP_D0_D7_REGS:1620,1620 VFP_LO_REGS:1620,1620 ALL_REGS:1620,1620 MEM:1080,1080
  a9(r164,l0) costs: LO_REGS:0,0 HI_REGS:154,154 CALLER_SAVE_REGS:154,154 EVEN_REG:154,154 GENERAL_REGS:154,154 VFP_D0_D7_REGS:2310,2310 VFP_LO_REGS:2310,2310 ALL_REGS:2310,2310 MEM:1540,1540
  a10(r163,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a11(r162,l0) costs: LO_REGS:0,0 HI_REGS:316,316 CALLER_SAVE_REGS:316,316 EVEN_REG:316,316 GENERAL_REGS:316,316 VFP_D0_D7_REGS:4740,4740 VFP_LO_REGS:4740,4740 ALL_REGS:4740,4740 MEM:3160,3160
  a12(r161,l0) costs: LO_REGS:0,0 HI_REGS:452,452 CALLER_SAVE_REGS:452,452 EVEN_REG:452,452 GENERAL_REGS:452,452 VFP_D0_D7_REGS:6780,6780 VFP_LO_REGS:6780,6780 ALL_REGS:6780,6780 MEM:4520,4520
  a13(r160,l0) costs: LO_REGS:0,0 HI_REGS:646,646 CALLER_SAVE_REGS:646,646 EVEN_REG:646,646 GENERAL_REGS:646,646 VFP_D0_D7_REGS:9690,9690 VFP_LO_REGS:9690,9690 ALL_REGS:9690,9690 MEM:6460,6460
  a14(r159,l0) costs: LO_REGS:0,0 HI_REGS:1320,1320 CALLER_SAVE_REGS:1320,1320 EVEN_REG:1320,1320 GENERAL_REGS:1320,1320 VFP_D0_D7_REGS:19800,19800 VFP_LO_REGS:19800,19800 ALL_REGS:19800,19800 MEM:13200,13200
  a15(r119,l0) costs: LO_REGS:0,0 HI_REGS:1320,1320 CALLER_SAVE_REGS:1320,1320 EVEN_REG:1320,1320 GENERAL_REGS:1320,1320 VFP_D0_D7_REGS:19800,19800 VFP_LO_REGS:19800,19800 ALL_REGS:19800,19800 MEM:13200,13200
  a16(r118,l0) costs: LO_REGS:0,0 HI_REGS:1320,1320 CALLER_SAVE_REGS:1320,1320 EVEN_REG:1320,1320 GENERAL_REGS:1320,1320 VFP_D0_D7_REGS:19800,19800 VFP_LO_REGS:19800,19800 ALL_REGS:19800,19800 MEM:13200,13200
  a17(r132,l0) costs: LO_REGS:0,0 HI_REGS:1320,1320 CALLER_SAVE_REGS:1320,1320 EVEN_REG:1320,1320 GENERAL_REGS:1320,1320 VFP_D0_D7_REGS:19800,19800 VFP_LO_REGS:19800,19800 ALL_REGS:19800,19800 MEM:13200,13200
  a18(r131,l0) costs: LO_REGS:0,0 HI_REGS:1320,1320 CALLER_SAVE_REGS:1320,1320 EVEN_REG:1320,1320 GENERAL_REGS:1320,1320 VFP_D0_D7_REGS:19800,19800 VFP_LO_REGS:19800,19800 ALL_REGS:19800,19800 MEM:13200,13200
  a19(r127,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:29700,29700 VFP_LO_REGS:29700,29700 ALL_REGS:29700,29700 MEM:19800,19800
  a20(r130,l0) costs: LO_REGS:0,0 HI_REGS:1320,1320 CALLER_SAVE_REGS:1320,1320 EVEN_REG:1320,1320 GENERAL_REGS:1320,1320 VFP_D0_D7_REGS:19800,19800 VFP_LO_REGS:19800,19800 ALL_REGS:19800,19800 MEM:13200,13200
  a21(r128,l0) costs: LO_REGS:0,0 HI_REGS:1320,1320 CALLER_SAVE_REGS:1320,1320 EVEN_REG:1320,1320 GENERAL_REGS:1320,1320 VFP_D0_D7_REGS:19800,19800 VFP_LO_REGS:19800,19800 ALL_REGS:19800,19800 MEM:13200,13200
  a22(r156,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:19800,19800 VFP_LO_REGS:19800,19800 ALL_REGS:19800,19800 MEM:13200,13200
  a23(r157,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:19800,19800 VFP_LO_REGS:19800,19800 ALL_REGS:19800,19800 MEM:13200,13200
  a24(r135,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:52350,52350 VFP_LO_REGS:52350,52350 ALL_REGS:52350,52350 MEM:34900,34900
  a25(r134,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:49770,49770 VFP_LO_REGS:49770,49770 ALL_REGS:49770,49770 MEM:33180,33180
  a26(r152,l0) costs: GENERAL_REGS:0,0 MEM:1480,1480
  a27(r154,l0) costs: GENERAL_REGS:0,0 MEM:2860,2860
  a28(r150,l0) costs: GENERAL_REGS:0,0 MEM:2240,2240
  a29(r148,l0) costs: GENERAL_REGS:0,0 MEM:6600,6600
  a30(r147,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:6510,6510 VFP_LO_REGS:6510,6510 ALL_REGS:6510,6510 MEM:4340,4340
  a31(r144,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3360,3360 VFP_LO_REGS:3360,3360 ALL_REGS:3360,3360 MEM:2240,2240
  a32(r141,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:5100,5100 VFP_LO_REGS:5100,5100 ALL_REGS:5100,5100 MEM:3400,3400
  a33(r138,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a34(r169,l0) costs: LO_REGS:2000,2000 HI_REGS:4000,4000 CALLER_SAVE_REGS:4000,4000 EVEN_REG:4000,4000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a35(r168,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 195(l0): point = 0
   Insn 194(l0): point = 2
   Insn 12(l0): point = 5
   Insn 264(l0): point = 8
   Insn 10(l0): point = 10
   Insn 262(l0): point = 13
   Insn 7(l0): point = 15
   Insn 260(l0): point = 18
   Insn 11(l0): point = 20
   Insn 258(l0): point = 23
   Insn 5(l0): point = 25
   Insn 256(l0): point = 28
   Insn 9(l0): point = 30
   Insn 254(l0): point = 33
   Insn 187(l0): point = 35
   Insn 186(l0): point = 37
   Insn 6(l0): point = 39
   Insn 185(l0): point = 41
   Insn 252(l0): point = 44
   Insn 179(l0): point = 46
   Insn 178(l0): point = 48
   Insn 8(l0): point = 50
   Insn 177(l0): point = 52
   Insn 174(l0): point = 55
   Insn 173(l0): point = 57
   Insn 171(l0): point = 60
   Insn 170(l0): point = 62
   Insn 267(l0): point = 64
   Insn 266(l0): point = 66
   Insn 165(l0): point = 68
   Insn 161(l0): point = 71
   Insn 160(l0): point = 73
   Insn 159(l0): point = 75
   Insn 157(l0): point = 78
   Insn 156(l0): point = 80
   Insn 155(l0): point = 82
   Insn 153(l0): point = 85
   Insn 152(l0): point = 87
   Insn 151(l0): point = 89
   Insn 149(l0): point = 92
   Insn 148(l0): point = 94
   Insn 147(l0): point = 96
   Insn 145(l0): point = 99
   Insn 144(l0): point = 101
   Insn 143(l0): point = 103
   Insn 141(l0): point = 106
   Insn 140(l0): point = 108
   Insn 139(l0): point = 110
   Insn 137(l0): point = 113
   Insn 136(l0): point = 115
   Insn 134(l0): point = 118
   Insn 133(l0): point = 120
   Insn 130(l0): point = 122
   Insn 129(l0): point = 124
   Insn 128(l0): point = 126
   Insn 122(l0): point = 128
   Insn 121(l0): point = 130
   Insn 132(l0): point = 132
   Insn 120(l0): point = 134
   Insn 118(l0): point = 136
   Insn 117(l0): point = 138
   Insn 112(l0): point = 140
   Insn 111(l0): point = 142
   Insn 115(l0): point = 144
   Insn 110(l0): point = 146
   Insn 103(l0): point = 148
   Insn 92(l0): point = 151
   Insn 90(l0): point = 153
   Insn 250(l0): point = 156
   Insn 99(l0): point = 158
   Insn 97(l0): point = 160
   Insn 248(l0): point = 163
   Insn 80(l0): point = 165
   Insn 78(l0): point = 167
   Insn 246(l0): point = 170
   Insn 73(l0): point = 172
   Insn 71(l0): point = 174
   Insn 244(l0): point = 177
   Insn 65(l0): point = 180
   Insn 64(l0): point = 182
   Insn 61(l0): point = 184
   Insn 240(l0): point = 187
   Insn 54(l0): point = 190
   Insn 53(l0): point = 192
   Insn 50(l0): point = 194
   Insn 47(l0): point = 197
   Insn 46(l0): point = 199
   Insn 236(l0): point = 202
   Insn 40(l0): point = 205
   Insn 39(l0): point = 207
   Insn 36(l0): point = 209
   Insn 33(l0): point = 212
   Insn 32(l0): point = 214
   Insn 232(l0): point = 217
   Insn 26(l0): point = 220
   Insn 25(l0): point = 222
   Insn 22(l0): point = 224
   Insn 19(l0): point = 227
   Insn 18(l0): point = 229
   Insn 2(l0): point = 231
   Insn 229(l0): point = 233
   Insn 228(l0): point = 235
 a0(r133): [44..50] [33..39] [28..30] [23..25] [18..20] [13..15] [8..10] [3..5]
 a1(r117): [47..148] [36..43]
 a2(r124): [36..37]
 a3(r123): [38..41]
 a4(r122): [47..48]
 a5(r121): [49..52]
 a6(r125): [58..66]
 a7(r120): [65..68]
 a8(r165): [74..75]
 a9(r164): [81..82]
 a10(r163): [88..89]
 a11(r162): [95..96]
 a12(r161): [102..103]
 a13(r160): [109..110]
 a14(r159): [121..132]
 a15(r119): [123..124]
 a16(r118): [125..126]
 a17(r132): [129..130]
 a18(r131): [131..134]
 a19(r127): [131..140]
 a20(r130): [137..138]
 a21(r128): [139..144]
 a22(r156): [141..146]
 a23(r157): [141..142]
 a24(r135): [220..229] [205..216] [190..201] [180..186] [147..176]
 a25(r134): [220..231] [205..216] [190..201] [180..186] [149..176]
 a26(r152): [152..153]
 a27(r154): [159..160]
 a28(r150): [166..167]
 a29(r148): [173..174]
 a30(r147): [183..184]
 a31(r144): [193..194]
 a32(r141): [208..209]
 a33(r138): [223..224]
 a34(r169): [230..233]
 a35(r168): [232..235]
Compressing live ranges: from 238 to 70 - 29%
Ranges after the compression:
 a0(r133): [0..19]
 a1(r117): [12..49]
 a2(r124): [12..13]
 a3(r123): [14..15]
 a4(r122): [16..17]
 a5(r121): [18..19]
 a6(r125): [20..21]
 a7(r120): [20..21]
 a8(r165): [22..23]
 a9(r164): [24..25]
 a10(r163): [26..27]
 a11(r162): [28..29]
 a12(r161): [30..31]
 a13(r160): [32..33]
 a14(r159): [34..41]
 a15(r119): [34..35]
 a16(r118): [36..37]
 a17(r132): [38..39]
 a18(r131): [40..41]
 a19(r127): [40..45]
 a20(r130): [42..43]
 a21(r128): [44..47]
 a22(r156): [46..47]
 a23(r157): [46..47]
 a24(r135): [48..65]
 a25(r134): [50..67]
 a26(r152): [50..51]
 a27(r154): [52..53]
 a28(r150): [54..55]
 a29(r148): [56..57]
 a30(r147): [58..59]
 a31(r144): [60..61]
 a32(r141): [62..63]
 a33(r138): [64..65]
 a34(r169): [66..69]
 a35(r168): [68..69]
+++Allocating 288 bytes for conflict table (uncompressed size 288)
;; a0(r133,l0) conflicts: a2(r124,l0) a1(r117,l0) a3(r123,l0) a4(r122,l0) a5(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r117,l0) conflicts: a0(r133,l0) a2(r124,l0) a3(r123,l0) a4(r122,l0) a5(r121,l0) a6(r125,l0) a7(r120,l0) a8(r165,l0) a9(r164,l0) a10(r163,l0) a11(r162,l0) a12(r161,l0) a13(r160,l0) a15(r119,l0) a14(r159,l0) a16(r118,l0) a17(r132,l0) a18(r131,l0) a19(r127,l0) a20(r130,l0) a21(r128,l0) a22(r156,l0) a23(r157,l0) a24(r135,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r124,l0) conflicts: a0(r133,l0) a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r123,l0) conflicts: a0(r133,l0) a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r122,l0) conflicts: a0(r133,l0) a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r121,l0) conflicts: a0(r133,l0) a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r125,l0) conflicts: a1(r117,l0) a7(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r120,l0) conflicts: a1(r117,l0) a6(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r165,l0) conflicts: a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r164,l0) conflicts: a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r163,l0) conflicts: a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r162,l0) conflicts: a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r161,l0) conflicts: a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r160,l0) conflicts: a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r159,l0) conflicts: a1(r117,l0) a15(r119,l0) a16(r118,l0) a17(r132,l0) a18(r131,l0) a19(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r119,l0) conflicts: a1(r117,l0) a14(r159,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r118,l0) conflicts: a1(r117,l0) a14(r159,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r132,l0) conflicts: a1(r117,l0) a14(r159,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r131,l0) conflicts: a1(r117,l0) a14(r159,l0) a19(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r127,l0) conflicts: a1(r117,l0) a14(r159,l0) a18(r131,l0) a20(r130,l0) a21(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r130,l0) conflicts: a1(r117,l0) a19(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r128,l0) conflicts: a1(r117,l0) a19(r127,l0) a22(r156,l0) a23(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r156,l0) conflicts: a1(r117,l0) a21(r128,l0) a23(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r157,l0) conflicts: a1(r117,l0) a21(r128,l0) a22(r156,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r135,l0) conflicts: a1(r117,l0) a26(r152,l0) a25(r134,l0) a27(r154,l0) a28(r150,l0) a29(r148,l0) a30(r147,l0) a31(r144,l0) a32(r141,l0) a33(r138,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r134,l0) conflicts: a24(r135,l0) a26(r152,l0) a27(r154,l0) a28(r150,l0) a29(r148,l0) a30(r147,l0) a31(r144,l0) a32(r141,l0) a33(r138,l0) a34(r169,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r152,l0) conflicts: a24(r135,l0) a25(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r154,l0) conflicts: a24(r135,l0) a25(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a28(r150,l0) conflicts: a24(r135,l0) a25(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a29(r148,l0) conflicts: a24(r135,l0) a25(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a30(r147,l0) conflicts: a24(r135,l0) a25(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a31(r144,l0) conflicts: a24(r135,l0) a25(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a32(r141,l0) conflicts: a24(r135,l0) a25(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a33(r138,l0) conflicts: a24(r135,l0) a25(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a34(r169,l0) conflicts: a25(r134,l0) a35(r168,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a35(r168,l0) conflicts: a34(r169,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1


  cp0:a2(r124)<->a3(r123)@4:shuffle
  cp1:a4(r122)<->a5(r121)@33:shuffle
  cp2:a22(r156)<->a24(r135)@82:shuffle
  cp3:a19(r127)<->a23(r157)@82:shuffle
  cp4:a19(r127)<->a22(r156)@82:shuffle
  cp5:a20(r130)<->a21(r128)@82:shuffle
  cp6:a17(r132)<->a19(r127)@82:shuffle
  cp7:a17(r132)<->a18(r131)@82:shuffle
  cp8:a15(r119)<->a16(r118)@82:shuffle
  cp9:a25(r134)<->a35(r168)@1000:move
  cp10:a24(r135)<->a34(r169)@1000:move
  pref0:a0(r133)<-hr0@2000
  pref1:a35(r168)<-hr0@2000
  pref2:a34(r169)<-hr1@2000
  regions=1, blocks=36, points=70
    allocnos=36 (big 0), copies=11, conflicts=0, ranges=36

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r133 1r117 2r124 3r123 4r122 5r121 6r125 7r120 8r165 9r164 10r163 11r162 12r161 13r160 14r159 15r119 16r118 17r132 18r131 19r127 20r130 21r128 22r156 23r157 24r135 25r134 26r152 27r154 28r150 29r148 30r147 31r144 32r141 33r138 34r169 35r168
    modified regnos: 117 118 119 120 121 122 123 124 125 127 128 130 131 132 133 134 135 138 141 144 147 148 150 152 154 156 157 159 160 161 162 163 164 165 168 169
    border:
    Pressure: GENERAL_REGS=4
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@1010460
          2:( 0 2-12 14)@116000
      Allocno a0r133 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r165 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r164 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r163 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r162 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r161 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r160 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r159 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r156 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r157 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r135 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a25r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a26r152 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a27r154 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a28r150 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a29r148 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a30r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a31r144 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a32r141 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a33r138 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a34r169 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a35r168 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Forming thread by copy 9:a25r134-a35r168 (freq=1000):
        Result (freq=5318): a25r134(3318) a35r168(2000)
      Forming thread by copy 10:a24r135-a34r169 (freq=1000):
        Result (freq=5490): a24r135(3490) a34r169(2000)
      Forming thread by copy 2:a22r156-a24r135 (freq=82):
        Result (freq=6810): a22r156(1320) a24r135(3490) a34r169(2000)
      Forming thread by copy 3:a19r127-a23r157 (freq=82):
        Result (freq=3300): a19r127(1980) a23r157(1320)
      Forming thread by copy 5:a20r130-a21r128 (freq=82):
        Result (freq=2640): a20r130(1320) a21r128(1320)
      Forming thread by copy 6:a17r132-a19r127 (freq=82):
        Result (freq=4620): a17r132(1320) a19r127(1980) a23r157(1320)
      Forming thread by copy 8:a15r119-a16r118 (freq=82):
        Result (freq=2640): a15r119(1320) a16r118(1320)
      Forming thread by copy 1:a4r122-a5r121 (freq=33):
        Result (freq=1080): a4r122(540) a5r121(540)
      Forming thread by copy 0:a2r124-a3r123 (freq=4):
        Result (freq=152): a2r124(76) a3r123(76)
      Pushing a8(r165,l0)(cost 0)
      Pushing a26(r152,l0)(cost 0)
      Pushing a3(r123,l0)(cost 0)
      Pushing a2(r124,l0)(cost 0)
      Pushing a9(r164,l0)(cost 0)
      Pushing a10(r163,l0)(cost 0)
      Pushing a31(r144,l0)(cost 0)
      Pushing a28(r150,l0)(cost 0)
      Pushing a27(r154,l0)(cost 0)
      Pushing a11(r162,l0)(cost 0)
      Pushing a32(r141,l0)(cost 0)
      Pushing a30(r147,l0)(cost 0)
      Pushing a12(r161,l0)(cost 0)
      Pushing a13(r160,l0)(cost 0)
      Pushing a29(r148,l0)(cost 0)
      Pushing a33(r138,l0)(cost 0)
      Pushing a5(r121,l0)(cost 0)
      Pushing a4(r122,l0)(cost 0)
      Pushing a7(r120,l0)(cost 0)
        Making a1(r117,l0) colorable
      Pushing a18(r131,l0)(cost 0)
      Pushing a14(r159,l0)(cost 0)
      Pushing a0(r133,l0)(cost 0)
      Pushing a21(r128,l0)(cost 0)
      Pushing a20(r130,l0)(cost 0)
      Pushing a16(r118,l0)(cost 0)
      Pushing a15(r119,l0)(cost 0)
      Pushing a6(r125,l0)(cost 0)
      Pushing a23(r157,l0)(cost 0)
      Pushing a17(r132,l0)(cost 0)
      Pushing a19(r127,l0)(cost 0)
      Pushing a35(r168,l0)(cost 0)
      Pushing a25(r134,l0)(cost 0)
      Pushing a22(r156,l0)(cost 0)
      Pushing a34(r169,l0)(cost 0)
      Pushing a24(r135,l0)(cost 0)
      Pushing a1(r117,l0)(cost 79280)
      Popping a1(r117,l0)  -- assign reg 3
      Popping a24(r135,l0)  -- assign reg 1
      Popping a34(r169,l0)  -- assign reg 1
      Popping a22(r156,l0)  -- assign reg 1
      Popping a25(r134,l0)  -- assign reg 0
      Popping a35(r168,l0)  -- assign reg 0
      Popping a19(r127,l0)  -- assign reg 1
      Popping a17(r132,l0)  -- assign reg 1
      Popping a23(r157,l0)  -- assign reg 2
      Popping a6(r125,l0)  -- assign reg 2
      Popping a15(r119,l0)  -- assign reg 2
      Popping a16(r118,l0)  -- assign reg 2
      Popping a20(r130,l0)  -- assign reg 2
      Popping a21(r128,l0)  -- assign reg 0
      Popping a0(r133,l0)  -- assign reg 0
      Popping a14(r159,l0)  -- assign reg 0
      Popping a18(r131,l0)  -- assign reg 2
      Popping a7(r120,l0)  -- assign reg 1
      Popping a4(r122,l0)  -- assign reg 2
      Popping a5(r121,l0)  -- assign reg 2
      Popping a33(r138,l0)  -- assign reg 3
      Popping a29(r148,l0)  -- assign reg 3
      Popping a13(r160,l0)  -- assign reg 2
      Popping a12(r161,l0)  -- assign reg 2
      Popping a30(r147,l0)  -- assign reg 3
      Popping a32(r141,l0)  -- assign reg 3
      Popping a11(r162,l0)  -- assign reg 2
      Popping a27(r154,l0)  -- assign reg 3
      Popping a28(r150,l0)  -- assign reg 3
      Popping a31(r144,l0)  -- assign reg 3
      Popping a10(r163,l0)  -- assign reg 2
      Popping a9(r164,l0)  -- assign reg 2
      Popping a2(r124,l0)  -- assign reg 2
      Popping a3(r123,l0)  -- assign reg 2
      Popping a26(r152,l0)  -- assign reg 3
      Popping a8(r165,l0)  -- assign reg 2
Assigning 0 to a20r130
Disposition:
    1:r117 l0     3   16:r118 l0     2   15:r119 l0     2    7:r120 l0     1
    5:r121 l0     2    4:r122 l0     2    3:r123 l0     2    2:r124 l0     2
    6:r125 l0     2   19:r127 l0     1   21:r128 l0     0   20:r130 l0     0
   18:r131 l0     2   17:r132 l0     1    0:r133 l0     0   25:r134 l0     0
   24:r135 l0     1   33:r138 l0     3   32:r141 l0     3   31:r144 l0     3
   30:r147 l0     3   29:r148 l0     3   28:r150 l0     3   26:r152 l0     3
   27:r154 l0     3   22:r156 l0     1   23:r157 l0     2   14:r159 l0     0
   13:r160 l0     2   12:r161 l0     2   11:r162 l0     2   10:r163 l0     2
    9:r164 l0     2    8:r165 l0     2   35:r168 l0     0   34:r169 l0     1
New iteration of spill/restore move
+++Costs: overall -82000, reg -82000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_OCN_Start

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,35u} r13={1d,35u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={17d,16u} r102={1d,35u} r103={1d,34u} r117={1d,20u,7e} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={2d,4u} r127={1d,3u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={8d,1u} r134={1d,9u} r135={1d,5u} r138={1d,1u} r141={1d,1u} r144={1d,1u} r147={1d,1u} r148={1d,1u} r150={1d,1u} r152={1d,1u} r154={1d,1u} r156={1d,1u,1e} r157={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r168={1d,1u} r169={1d,1u} 
;;    total ref usage 326{87d,231u,8e} in 127{127 regular + 0 call} insns.
(note 1 0 13 NOTE_INSN_DELETED)
(note 13 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 13 4 2 NOTE_INSN_DELETED)
(note 4 3 15 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 15 4 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":646:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":649:3 -1
     (nil))
(debug_insn 17 16 228 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:3 -1
     (nil))
(insn 228 17 229 2 (set (reg:SI 168)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":645:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 229 228 2 2 (set (reg:SI 169)
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":645:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(insn 2 229 18 2 (set (reg/v/f:SI 134 [ htim ])
        (reg:SI 168)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":645:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(insn 18 2 19 2 (set (reg/v:SI 135 [ Channel ])
        (reg:SI 169)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 169)
        (nil)))
(jump_insn 19 18 20 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 135 [ Channel ])
                        (const_int 0 [0]))
                    (label_ref 30)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 30)
(note 20 19 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 24 20 22 3 NOTE_INSN_DELETED)
(insn 22 24 25 3 (set (reg:SI 138 [ htim_19(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                    (const_int 68 [0x44])) [0 htim_19(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 25 22 26 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 138 [ htim_19(D)->ChannelNState[0] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138 [ htim_19(D)->ChannelNState[0] ])
        (nil)))
(jump_insn 26 25 231 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 230)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 230)
(note 231 26 232 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 232 231 233 4 (set (pc)
        (label_ref 200)) 284 {*arm_jump}
     (nil)
 -> 200)
(barrier 233 232 30)
(code_label 30 233 31 5 108 (nil) [1 uses])
(note 31 30 32 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 33 32 34 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 44)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 44)
(note 34 33 38 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 38 34 36 6 NOTE_INSN_DELETED)
(insn 36 38 39 6 (set (reg:SI 141 [ htim_19(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                    (const_int 69 [0x45])) [0 htim_19(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 39 36 40 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 141 [ htim_19(D)->ChannelNState[1] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ htim_19(D)->ChannelNState[1] ])
        (nil)))
(jump_insn 40 39 235 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 234)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 234)
(note 235 40 236 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(jump_insn 236 235 237 7 (set (pc)
        (label_ref 204)) 284 {*arm_jump}
     (nil)
 -> 204)
(barrier 237 236 44)
(code_label 44 237 45 8 111 (nil) [1 uses])
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 47 46 48 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 58)
(note 48 47 52 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 52 48 50 9 NOTE_INSN_DELETED)
(insn 50 52 53 9 (set (reg:SI 144 [ htim_19(D)->ChannelNState[2] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                    (const_int 70 [0x46])) [0 htim_19(D)->ChannelNState[2]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 53 50 54 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 144 [ htim_19(D)->ChannelNState[2] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 144 [ htim_19(D)->ChannelNState[2] ])
        (nil)))
(jump_insn 54 53 239 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 238)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 238)
(note 239 54 240 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(jump_insn 240 239 241 10 (set (pc)
        (label_ref 208)) 284 {*arm_jump}
     (nil)
 -> 208)
(barrier 241 240 58)
(code_label 58 241 59 11 113 (nil) [1 uses])
(note 59 58 63 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 63 59 61 11 NOTE_INSN_DELETED)
(insn 61 63 64 11 (set (reg:SI 147 [ htim_19(D)->ChannelNState[3] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                    (const_int 71 [0x47])) [0 htim_19(D)->ChannelNState[3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 64 61 65 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 147 [ htim_19(D)->ChannelNState[3] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 147 [ htim_19(D)->ChannelNState[3] ])
        (nil)))
(jump_insn 65 64 243 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 242)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 242)
(note 243 65 244 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(jump_insn 244 243 245 12 (set (pc)
        (label_ref 212)) 284 {*arm_jump}
     (nil)
 -> 212)
(barrier 245 244 230)
(code_label 230 245 70 13 129 (nil) [1 uses])
(note 70 230 71 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 71 70 73 13 (set (reg:SI 148)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 73 71 246 13 (set (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                (const_int 68 [0x44])) [0 htim_19(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 148) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(jump_insn 246 73 247 13 (set (pc)
        (label_ref 100)) 284 {*arm_jump}
     (nil)
 -> 100)
(barrier 247 246 234)
(code_label 234 247 77 14 130 (nil) [1 uses])
(note 77 234 78 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 78 77 80 14 (set (reg:SI 150)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 80 78 248 14 (set (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                (const_int 69 [0x45])) [0 htim_19(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 150) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(jump_insn 248 80 249 14 (set (pc)
        (label_ref 100)) 284 {*arm_jump}
     (nil)
 -> 100)
(barrier 249 248 242)
(code_label 242 249 84 15 132 (nil) [1 uses])
(note 84 242 85 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 85 84 97 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 -1
     (nil))
(insn 97 85 99 15 (set (reg:SI 154)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 99 97 250 15 (set (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                (const_int 71 [0x47])) [0 htim_19(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 154) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(jump_insn 250 99 251 15 (set (pc)
        (label_ref 100)) 284 {*arm_jump}
     (nil)
 -> 100)
(barrier 251 250 238)
(code_label 238 251 89 16 131 (nil) [1 uses])
(note 89 238 90 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 90 89 92 16 (set (reg:SI 152)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 92 90 100 16 (set (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                (const_int 70 [0x46])) [0 htim_19(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 152) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
(code_label 100 92 101 17 116 (nil) [3 uses])
(note 101 100 116 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(note 116 101 102 17 NOTE_INSN_DELETED)
(debug_insn 102 116 103 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(insn 103 102 104 17 (set (reg/f:SI 117 [ _5 ])
        (mem/f:SI (reg/v/f:SI 134 [ htim ]) [3 htim_19(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 134 [ htim ])
        (nil)))
(debug_insn 104 103 105 17 (var_location:SI TIMx (reg/f:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 105 104 106 17 (var_location:SI Channel (reg/v:SI 135 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 106 105 107 17 (var_location:SI ChannelNState (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 107 106 108 17 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 108 107 109 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 109 108 110 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(insn 110 109 115 17 (set (reg:SI 156)
        (and:SI (reg/v:SI 135 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 135 [ Channel ])
        (nil)))
(insn 115 110 111 17 (set (reg:SI 128 [ _34 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 32 [0x20])) [1 _5->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 111 115 112 17 (set (reg:SI 157)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 112 111 113 17 (set (reg/v:SI 127 [ tmp ])
        (ashift:SI (reg:SI 157)
            (reg:SI 156))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg:SI 156)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 156))
                (nil)))))
(debug_insn 113 112 114 17 (var_location:SI tmp (reg/v:SI 127 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 114 113 117 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 117 114 118 17 (set (reg:SI 130 [ _36 ])
        (and:SI (not:SI (reg/v:SI 127 [ tmp ]))
            (reg:SI 128 [ _34 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 128 [ _34 ])
        (nil)))
(insn 118 117 119 17 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 32 [0x20])) [1 _5->CCER+0 S4 A32])
        (reg:SI 130 [ _36 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ _36 ])
        (nil)))
(debug_insn 119 118 120 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 120 119 132 17 (set (reg:SI 131 [ _37 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 32 [0x20])) [1 _5->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 132 120 121 17 (set (reg:SI 159)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073818624 [0x40012c00])
        (nil)))
(insn 121 132 122 17 (set (reg:SI 132 [ _38 ])
        (ior:SI (reg/v:SI 127 [ tmp ])
            (reg:SI 131 [ _37 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _37 ])
        (expr_list:REG_DEAD (reg/v:SI 127 [ tmp ])
            (nil))))
(insn 122 121 123 17 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 32 [0x20])) [1 _5->CCER+0 S4 A32])
        (reg:SI 132 [ _38 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _38 ])
        (nil)))
(debug_insn 123 122 124 17 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 124 123 125 17 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 125 124 126 17 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 126 125 127 17 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 127 126 128 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":664:3 -1
     (nil))
(insn 128 127 129 17 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 68 [0x44])) [1 _5->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":664:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 129 128 130 17 (set (reg:SI 119 [ _7 ])
        (ior:SI (reg:SI 118 [ _6 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":664:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 130 129 131 17 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 68 [0x44])) [1 _5->BDTR+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":664:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(debug_insn 131 130 133 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:3 -1
     (nil))
(insn 133 131 134 17 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 159))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 134 133 135 17 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 162)
(note 135 134 136 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 136 135 137 18 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 137 136 138 18 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 162)
(note 138 137 139 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 139 138 140 19 (set (reg:SI 160)
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073742848 [0x40000400])
        (nil)))
(insn 140 139 141 19 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 160))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073742848 [0x40000400]))
            (nil))))
(jump_insn 141 140 142 19 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 162)
(note 142 141 143 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 143 142 144 20 (set (reg:SI 161)
        (const_int 1073743872 [0x40000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073743872 [0x40000800])
        (nil)))
(insn 144 143 145 20 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 161))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 161)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073743872 [0x40000800]))
            (nil))))
(jump_insn 145 144 146 20 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 162)
(note 146 145 147 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 147 146 148 21 (set (reg:SI 162)
        (const_int 1073744896 [0x40000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 148 147 149 21 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 162))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 162)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073744896 [0x40000c00]))
            (nil))))
(jump_insn 149 148 150 21 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 162)
(note 150 149 151 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 151 150 152 22 (set (reg:SI 163)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073820672 [0x40013400])
        (nil)))
(insn 152 151 153 22 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 163))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 153 152 154 22 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 162)
(note 154 153 155 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 155 154 156 23 (set (reg:SI 164)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073823744 [0x40014000])
        (nil)))
(insn 156 155 157 23 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 164))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 164)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 157 156 158 23 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 162)
(note 158 157 159 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 159 158 160 24 (set (reg:SI 165)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073827840 [0x40015000])
        (nil)))
(insn 160 159 161 24 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 165))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 161 160 162 24 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 182)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 182)
(code_label 162 161 163 25 118 (nil) [7 uses])
(note 163 162 166 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(note 166 163 164 25 NOTE_INSN_DELETED)
(debug_insn 164 166 165 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:5 -1
     (nil))
(insn 165 164 266 25 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 8 [0x8])) [1 _5->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 266 165 267 25 (set (reg/v:SI 125 [ tmpsmcr ])
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 65543 [0x10007])
        (nil)))
(insn 267 266 168 25 (set (reg/v:SI 125 [ tmpsmcr ])
        (and:SI (reg:SI 120 [ _8 ])
            (reg/v:SI 125 [ tmpsmcr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(debug_insn 168 267 169 25 (var_location:SI tmpsmcr (reg/v:SI 125 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:13 -1
     (nil))
(debug_insn 169 168 170 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:5 -1
     (nil))
(insn 170 169 171 25 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ tmpsmcr ])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 171 170 172 25 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 216)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 216)
(note 172 171 173 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 173 172 174 26 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ tmpsmcr ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 125 [ tmpsmcr ])
        (nil)))
(jump_insn 174 173 175 26 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 220)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 220)
(note 175 174 176 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 176 175 177 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":672:7 -1
     (nil))
(insn 177 176 8 27 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (reg/f:SI 117 [ _5 ]) [1 _5->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":672:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 177 178 27 (set (reg:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":681:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 178 8 179 27 (set (reg:SI 122 [ _10 ])
        (ior:SI (reg:SI 121 [ _9 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":672:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(insn 179 178 252 27 (set (mem/v:SI (reg/f:SI 117 [ _5 ]) [1 _5->CR1+0 S4 A32])
        (reg:SI 122 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":672:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (expr_list:REG_DEAD (reg/f:SI 117 [ _5 ])
            (nil))))
(jump_insn 252 179 253 27 (set (pc)
        (label_ref 188)) 284 {*arm_jump}
     (nil)
 -> 188)
(barrier 253 252 182)
(code_label 182 253 183 28 119 (nil) [1 uses])
(note 183 182 184 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 184 183 185 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":677:5 -1
     (nil))
(insn 185 184 6 28 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (reg/f:SI 117 [ _5 ]) [1 _5->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":677:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 185 186 28 (set (reg:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":681:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 186 6 187 28 (set (reg:SI 124 [ _12 ])
        (ior:SI (reg:SI 123 [ _11 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":677:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(insn 187 186 254 28 (set (mem/v:SI (reg/f:SI 117 [ _5 ]) [1 _5->CR1+0 S4 A32])
        (reg:SI 124 [ _12 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":677:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (expr_list:REG_DEAD (reg/f:SI 117 [ _5 ])
            (nil))))
(jump_insn 254 187 255 28 (set (pc)
        (label_ref 188)) 284 {*arm_jump}
     (nil)
 -> 188)
(barrier 255 254 200)
(code_label 200 255 199 29 120 (nil) [1 uses])
(note 199 200 9 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 9 199 256 29 (set (reg:SI 133 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":654:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 256 9 257 29 (set (pc)
        (label_ref 188)) 284 {*arm_jump}
     (nil)
 -> 188)
(barrier 257 256 204)
(code_label 204 257 203 30 121 (nil) [1 uses])
(note 203 204 5 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 5 203 258 30 (set (reg:SI 133 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":654:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 258 5 259 30 (set (pc)
        (label_ref 188)) 284 {*arm_jump}
     (nil)
 -> 188)
(barrier 259 258 208)
(code_label 208 259 207 31 122 (nil) [1 uses])
(note 207 208 11 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 11 207 260 31 (set (reg:SI 133 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":654:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 260 11 261 31 (set (pc)
        (label_ref 188)) 284 {*arm_jump}
     (nil)
 -> 188)
(barrier 261 260 212)
(code_label 212 261 211 32 123 (nil) [1 uses])
(note 211 212 7 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 7 211 262 32 (set (reg:SI 133 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":654:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 262 7 263 32 (set (pc)
        (label_ref 188)) 284 {*arm_jump}
     (nil)
 -> 188)
(barrier 263 262 216)
(code_label 216 263 215 33 124 (nil) [1 uses])
(note 215 216 10 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 10 215 264 33 (set (reg:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":681:10 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 264 10 265 33 (set (pc)
        (label_ref 188)) 284 {*arm_jump}
     (nil)
 -> 188)
(barrier 265 264 220)
(code_label 220 265 219 34 125 (nil) [1 uses])
(note 219 220 12 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 12 219 188 34 (set (reg:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":681:10 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 188 12 189 35 109 (nil) [7 uses])
(note 189 188 194 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 194 189 195 35 (set (reg/i:SI 0 r0)
        (reg:SI 133 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":682:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133 [ <retval> ])
        (nil)))
(insn 195 194 276 35 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":682:1 -1
     (nil))
(note 276 195 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_OCN_Stop (HAL_TIMEx_OCN_Stop, funcdef_no=340, decl_uid=9467, cgraph_uid=344, symbol_order=343)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
;; 2 succs { 3 5 }
;; 3 succs { 4 5 }
;; 4 succs { 5 }
;; 5 succs { 6 8 }
;; 6 succs { 7 8 }
;; 7 succs { 8 }
;; 8 succs { 9 10 }
;; 9 succs { 15 }
;; 10 succs { 11 12 }
;; 11 succs { 15 }
;; 12 succs { 13 14 }
;; 13 succs { 15 }
;; 14 succs { 15 }
;; 15 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 156 uninteresting
Reg 133 uninteresting (no unique first use)
Reg 157: local to bb 2 def dominates all uses has unique first use
Reg 113 uninteresting (no unique first use)
Reg 134: def dominates all uses has unique first use
Reg 128: local to bb 2 def dominates all uses has unique first use
Reg 137 uninteresting
Reg 136 uninteresting
Reg 130 uninteresting
Reg 131 uninteresting
Reg 114: local to bb 2 def dominates all uses has unique first use
Reg 139 uninteresting
Reg 116: local to bb 3 def dominates all uses has unique first use
Reg 141 uninteresting
Reg 118 uninteresting
Reg 119 uninteresting
Reg 120: local to bb 5 def dominates all uses has unique first use
Reg 143 uninteresting
Reg 122: local to bb 6 def dominates all uses has unique first use
Reg 145 uninteresting
Reg 124 uninteresting
Reg 125 uninteresting
Reg 147 uninteresting
Reg 149 uninteresting
Reg 151 uninteresting
Reg 153 uninteresting
Found def insn 34 for 114 to be not moveable
Found def insn 41 for 116 to be not moveable
Found def insn 56 for 120 to be not moveable
Found def insn 63 for 122 to be not moveable
Found def insn 18 for 128 to be not moveable
Reg 134 not local to one basic block
Found def insn 121 for 157 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
;; 2 succs { 3 5 }
;; 3 succs { 4 5 }
;; 4 succs { 5 }
;; 5 succs { 6 8 }
;; 6 succs { 7 8 }
;; 7 succs { 8 }
;; 8 succs { 9 10 }
;; 9 succs { 15 }
;; 10 succs { 11 12 }
;; 11 succs { 15 }
;; 12 succs { 13 14 }
;; 13 succs { 15 }
;; 14 succs { 15 }
;; 15 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 137: (insn_list:REG_DEP_TRUE 20 (nil))
init_insns for 139: (insn_list:REG_DEP_TRUE 35 (nil))
init_insns for 141: (insn_list:REG_DEP_TRUE 42 (nil))
init_insns for 143: (insn_list:REG_DEP_TRUE 57 (nil))
init_insns for 145: (insn_list:REG_DEP_TRUE 64 (nil))
init_insns for 147: (insn_list:REG_DEP_TRUE 80 (nil))
init_insns for 149: (insn_list:REG_DEP_TRUE 90 (nil))
init_insns for 151: (insn_list:REG_DEP_TRUE 100 (nil))
init_insns for 153: (insn_list:REG_DEP_TRUE 107 (nil))

Pass 1 for finding pseudo/allocno costs

    r157: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r156: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r133,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:44985,44985 VFP_LO_REGS:44985,44985 ALL_REGS:44985,44985 MEM:29990,29990
  a1(r153,l0) costs: GENERAL_REGS:0,0 MEM:4340,4340
  a2(r151,l0) costs: GENERAL_REGS:0,0 MEM:2240,2240
  a3(r134,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:57450,57450 VFP_LO_REGS:57450,57450 ALL_REGS:57450,57450 MEM:38300,38300
  a4(r149,l0) costs: GENERAL_REGS:0,0 MEM:3400,3400
  a5(r147,l0) costs: GENERAL_REGS:0,0 MEM:10000,10000
  a6(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:135000,135000 VFP_LO_REGS:135000,135000 ALL_REGS:135000,135000 MEM:90000,90000
  a7(r125,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a8(r124,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a9(r145,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a10(r122,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a11(r143,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a12(r120,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a13(r119,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a14(r118,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a15(r141,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a16(r116,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a17(r139,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a18(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a19(r131,l0) costs: LO_REGS:0,0 HI_REGS:4000,4000 CALLER_SAVE_REGS:4000,4000 EVEN_REG:4000,4000 GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a20(r130,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a21(r128,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a22(r136,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a23(r135,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a24(r137,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a25(r157,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a26(r156,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 118(l0): point = 0
   Insn 117(l0): point = 2
   Insn 109(l0): point = 5
   Insn 107(l0): point = 7
   Insn 126(l0): point = 10
   Insn 102(l0): point = 12
   Insn 100(l0): point = 14
   Insn 98(l0): point = 17
   Insn 97(l0): point = 19
   Insn 124(l0): point = 22
   Insn 92(l0): point = 24
   Insn 90(l0): point = 26
   Insn 88(l0): point = 29
   Insn 87(l0): point = 31
   Insn 122(l0): point = 34
   Insn 82(l0): point = 36
   Insn 80(l0): point = 38
   Insn 78(l0): point = 41
   Insn 72(l0): point = 44
   Insn 71(l0): point = 46
   Insn 70(l0): point = 48
   Insn 67(l0): point = 51
   Insn 66(l0): point = 53
   Insn 64(l0): point = 55
   Insn 63(l0): point = 57
   Insn 60(l0): point = 60
   Insn 59(l0): point = 62
   Insn 57(l0): point = 64
   Insn 56(l0): point = 66
   Insn 50(l0): point = 69
   Insn 49(l0): point = 71
   Insn 48(l0): point = 73
   Insn 45(l0): point = 76
   Insn 44(l0): point = 78
   Insn 42(l0): point = 80
   Insn 41(l0): point = 82
   Insn 38(l0): point = 85
   Insn 37(l0): point = 87
   Insn 35(l0): point = 89
   Insn 34(l0): point = 91
   Insn 27(l0): point = 93
   Insn 26(l0): point = 95
   Insn 24(l0): point = 97
   Insn 23(l0): point = 99
   Insn 21(l0): point = 101
   Insn 20(l0): point = 103
   Insn 19(l0): point = 105
   Insn 18(l0): point = 107
   Insn 3(l0): point = 109
   Insn 9(l0): point = 111
   Insn 121(l0): point = 113
   Insn 2(l0): point = 115
   Insn 120(l0): point = 117
 a0(r133): [37..115] [25..33] [13..21] [6..9]
 a1(r153): [6..7]
 a2(r151): [13..14]
 a3(r134): [41..109] [29..33] [20..21]
 a4(r149): [25..26]
 a5(r147): [37..38]
 a6(r113): [45..111]
 a7(r125): [45..46]
 a8(r124): [47..48]
 a9(r145): [54..55]
 a10(r122): [54..57]
 a11(r143): [63..64]
 a12(r120): [63..66]
 a13(r119): [70..71]
 a14(r118): [72..73]
 a15(r141): [79..80]
 a16(r116): [79..82]
 a17(r139): [88..89]
 a18(r114): [88..91]
 a19(r131): [94..95]
 a20(r130): [98..99]
 a21(r128): [100..107]
 a22(r136): [100..101]
 a23(r135): [102..105]
 a24(r137): [102..103]
 a25(r157): [110..113]
 a26(r156): [116..117]
Compressing live ranges: from 120 to 40 - 33%
Ranges after the compression:
 a0(r133): [0..37]
 a1(r153): [0..1]
 a2(r151): [2..3]
 a3(r134): [12..35] [8..9] [4..5]
 a4(r149): [6..7]
 a5(r147): [10..11]
 a6(r113): [12..37]
 a7(r125): [12..13]
 a8(r124): [14..15]
 a9(r145): [16..17]
 a10(r122): [16..17]
 a11(r143): [18..19]
 a12(r120): [18..19]
 a13(r119): [20..21]
 a14(r118): [22..23]
 a15(r141): [24..25]
 a16(r116): [24..25]
 a17(r139): [26..27]
 a18(r114): [26..27]
 a19(r131): [28..29]
 a20(r130): [30..31]
 a21(r128): [32..35]
 a22(r136): [32..33]
 a23(r135): [34..35]
 a24(r137): [34..35]
 a25(r157): [36..37]
 a26(r156): [38..39]
+++Allocating 208 bytes for conflict table (uncompressed size 216)
;; a0(r133,l0) conflicts: a1(r153,l0) a2(r151,l0) a3(r134,l0) a4(r149,l0) a5(r147,l0) a7(r125,l0) a6(r113,l0) a8(r124,l0) a9(r145,l0) a10(r122,l0) a11(r143,l0) a12(r120,l0) a13(r119,l0) a14(r118,l0) a15(r141,l0) a16(r116,l0) a17(r139,l0) a18(r114,l0) a19(r131,l0) a20(r130,l0) a22(r136,l0) a21(r128,l0) a23(r135,l0) a24(r137,l0) a25(r157,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a1(r153,l0) conflicts: a0(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r151,l0) conflicts: a0(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r134,l0) conflicts: a0(r133,l0) a7(r125,l0) a6(r113,l0) a8(r124,l0) a9(r145,l0) a10(r122,l0) a11(r143,l0) a12(r120,l0) a13(r119,l0) a14(r118,l0) a15(r141,l0) a16(r116,l0) a17(r139,l0) a18(r114,l0) a19(r131,l0) a20(r130,l0) a22(r136,l0) a21(r128,l0) a23(r135,l0) a24(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r149,l0) conflicts: a0(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r147,l0) conflicts: a0(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r113,l0) conflicts: a0(r133,l0) a3(r134,l0) a7(r125,l0) a8(r124,l0) a9(r145,l0) a10(r122,l0) a11(r143,l0) a12(r120,l0) a13(r119,l0) a14(r118,l0) a15(r141,l0) a16(r116,l0) a17(r139,l0) a18(r114,l0) a19(r131,l0) a20(r130,l0) a22(r136,l0) a21(r128,l0) a23(r135,l0) a24(r137,l0) a25(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r125,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r124,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r145,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0) a10(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r122,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0) a9(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r143,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0) a12(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r120,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0) a11(r143,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r119,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r118,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r141,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0) a16(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r116,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0) a15(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r139,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0) a18(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r114,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0) a17(r139,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r131,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r130,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r128,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0) a22(r136,l0) a23(r135,l0) a24(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r136,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0) a21(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r135,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0) a21(r128,l0) a24(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r137,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0) a21(r128,l0) a23(r135,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r157,l0) conflicts: a0(r133,l0) a6(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r156,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a7(r125)<->a8(r124)@31:shuffle
  cp1:a13(r119)<->a14(r118)@31:shuffle
  cp2:a0(r133)<->a26(r156)@1000:move
  cp3:a3(r134)<->a25(r157)@1000:move
  cp4:a22(r136)<->a24(r137)@125:shuffle
  cp5:a22(r136)<->a23(r135)@125:shuffle
  cp6:a20(r130)<->a21(r128)@125:shuffle
  cp7:a20(r130)<->a22(r136)@125:shuffle
  pref0:a26(r156)<-hr0@2000
  pref1:a25(r157)<-hr1@2000
  regions=1, blocks=16, points=40
    allocnos=27 (big 0), copies=8, conflicts=0, ranges=29

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 15 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r133 1r153 2r151 3r134 4r149 5r147 6r113 7r125 8r124 9r145 10r122 11r143 12r120 13r119 14r118 15r141 16r116 17r139 18r114 19r131 20r130 21r128 22r136 23r135 24r137 25r157 26r156
    modified regnos: 113 114 116 118 119 120 122 124 125 128 130 131 133 134 135 136 137 139 141 143 145 147 149 151 153 156 157
    border:
    Pressure: GENERAL_REGS=6
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@932560
          2:( 0 2-12 14)@175980
      Allocno a0r133 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a1r153 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r151 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r149 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r145 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r141 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r139 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r135 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a25r157 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a26r156 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Forming thread by copy 4:a22r136-a24r137 (freq=125):
        Result (freq=4000): a22r136(2000) a24r137(2000)
      Forming thread by copy 6:a20r130-a21r128 (freq=125):
        Result (freq=4000): a20r130(2000) a21r128(2000)
      Forming thread by copy 0:a7r125-a8r124 (freq=31):
        Result (freq=1000): a7r125(500) a8r124(500)
      Forming thread by copy 1:a13r119-a14r118 (freq=31):
        Result (freq=1000): a13r119(500) a14r118(500)
      Pushing a2(r151,l0)(cost 0)
      Pushing a4(r149,l0)(cost 0)
      Pushing a1(r153,l0)(cost 0)
      Pushing a16(r116,l0)(cost 0)
      Pushing a15(r141,l0)(cost 0)
      Pushing a14(r118,l0)(cost 0)
      Pushing a13(r119,l0)(cost 0)
      Pushing a10(r122,l0)(cost 0)
      Pushing a9(r145,l0)(cost 0)
      Pushing a8(r124,l0)(cost 0)
      Forming thread by copy 3:a3r134-a25r157 (freq=1000):
        Result (freq=5830): a3r134(3830) a25r157(2000)
        Making a3(r134,l0) colorable
      Pushing a7(r125,l0)(cost 0)
        Making a6(r113,l0) colorable
      Pushing a5(r147,l0)(cost 0)
      Pushing a26(r156,l0)(cost 0)
      Pushing a25(r157,l0)(cost 0)
      Forming thread by copy 2:a0r133-a26r156 (freq=1000):
        Result (freq=4999): a0r133(2999) a26r156(2000)
        Making a0(r133,l0) colorable
      Pushing a23(r135,l0)(cost 0)
      Pushing a19(r131,l0)(cost 0)
      Pushing a18(r114,l0)(cost 0)
      Pushing a17(r139,l0)(cost 0)
      Pushing a12(r120,l0)(cost 0)
      Pushing a11(r143,l0)(cost 0)
      Pushing a24(r137,l0)(cost 0)
      Pushing a22(r136,l0)(cost 0)
      Pushing a21(r128,l0)(cost 0)
      Pushing a20(r130,l0)(cost 0)
      Pushing a0(r133,l0)(cost 29990)
      Pushing a3(r134,l0)(cost 38300)
      Pushing a6(r113,l0)(cost 90000)
      Popping a6(r113,l0)  -- assign reg 3
      Popping a3(r134,l0)  -- assign reg 1
      Popping a0(r133,l0)  -- assign reg 0
      Popping a20(r130,l0)  -- assign reg 2
      Popping a21(r128,l0)  -- assign reg 2
      Popping a22(r136,l0)  -- assign reg 12
      Popping a24(r137,l0)  -- assign reg 12
      Popping a11(r143,l0)  -- assign reg 2
      Popping a12(r120,l0)  -- assign reg 4
      Popping a17(r139,l0)  -- assign reg 2
      Popping a18(r114,l0)  -- assign reg 4
      Popping a19(r131,l0)  -- assign reg 2
      Popping a23(r135,l0)  -- assign reg 4
      Popping a25(r157,l0)  -- assign reg 1
      Popping a26(r156,l0)  -- assign reg 0
      Popping a5(r147,l0)  -- assign reg 3
      Popping a7(r125,l0)  -- assign reg 2
      Popping a8(r124,l0)  -- assign reg 2
      Popping a9(r145,l0)  -- assign reg 2
      Popping a10(r122,l0)  -- assign reg 4
      Popping a13(r119,l0)  -- assign reg 2
      Popping a14(r118,l0)  -- assign reg 2
      Popping a15(r141,l0)  -- assign reg 2
      Popping a16(r116,l0)  -- assign reg 4
      Popping a1(r153,l0)  -- assign reg 3
      Popping a4(r149,l0)  -- assign reg 3
      Popping a2(r151,l0)  -- assign reg 3
Disposition:
    6:r113 l0     3   18:r114 l0     4   16:r116 l0     4   14:r118 l0     2
   13:r119 l0     2   12:r120 l0     4   10:r122 l0     4    8:r124 l0     2
    7:r125 l0     2   21:r128 l0     2   20:r130 l0     2   19:r131 l0     2
    0:r133 l0     0    3:r134 l0     1   23:r135 l0     4   22:r136 l0    12
   24:r137 l0    12   17:r139 l0     2   15:r141 l0     2   11:r143 l0     2
    9:r145 l0     2    5:r147 l0     3    4:r149 l0     3    2:r151 l0     3
    1:r153 l0     3   26:r156 l0     0   25:r157 l0     1
New iteration of spill/restore move
+++Costs: overall -56000, reg -56000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_OCN_Stop

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,15u} r13={1d,15u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={7d,6u} r102={1d,15u} r103={1d,14u} r113={1d,13u} r114={1d,1u} r116={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} r124={1d,1u} r125={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r133={1d,5u} r134={1d,6u} r135={1d,1u,1e} r136={1d,1u} r137={1d,1u} r139={1d,1u} r141={1d,1u} r143={1d,1u} r145={1d,1u} r147={1d,1u} r149={1d,1u} r151={1d,1u} r153={1d,1u} r156={1d,1u} r157={1d,1u} 
;;    total ref usage 178{60d,117u,1e} in 80{80 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 22 2 NOTE_INSN_FUNCTION_BEG)
(note 22 4 36 2 NOTE_INSN_DELETED)
(note 36 22 7 2 NOTE_INSN_DELETED)
(debug_insn 7 36 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":699:3 -1
     (nil))
(debug_insn 8 7 120 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(insn 120 8 2 2 (set (reg:SI 156)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":697:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 120 121 2 (set (reg/v/f:SI 133 [ htim ])
        (reg:SI 156)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":697:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))
(insn 121 2 9 2 (set (reg:SI 157)
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":697:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(insn 9 121 10 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 133 [ htim ]) [3 htim_18(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 10 9 3 2 (var_location:SI TIMx (reg/f:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(insn 3 10 11 2 (set (reg/v:SI 134 [ Channel ])
        (reg:SI 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":697:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(debug_insn 11 3 12 2 (var_location:SI Channel (reg/v:SI 134 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI ChannelNState (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI tmp (ashift:SI (const_int 4 [0x4])
        (and:SI (reg/v:SI 134 [ Channel ])
            (const_int 31 [0x1f])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 128 [ _28 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 18 20 2 (set (reg:SI 135)
        (and:SI (reg/v:SI 134 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (nil))
(insn 20 19 21 2 (set (reg:SI 137)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 21 20 23 2 (set (reg:SI 136 [ tmp ])
        (ashift:SI (reg:SI 137)
            (reg:SI 135))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_DEAD (reg:SI 135)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 135))
                (nil)))))
(insn 23 21 24 2 (set (reg:SI 130 [ _30 ])
        (and:SI (not:SI (reg:SI 136 [ tmp ]))
            (reg:SI 128 [ _28 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 136 [ tmp ])
        (expr_list:REG_DEAD (reg:SI 128 [ _28 ])
            (nil))))
(insn 24 23 25 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 130 [ _30 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ _30 ])
        (nil)))
(debug_insn 25 24 26 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 26 25 27 2 (set (reg:SI 131 [ _31 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 131 [ _31 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ _31 ])
        (nil)))
(debug_insn 28 27 29 2 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 29 28 30 2 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 30 29 31 2 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 31 30 32 2 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 32 31 33 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(debug_insn 33 32 34 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(insn 34 33 35 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 37 2 (set (reg:SI 139)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 37 35 38 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 114 [ _2 ])
                        (reg:SI 139))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(jump_insn 38 37 39 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 51)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 51)
(note 39 38 43 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 43 39 40 3 NOTE_INSN_DELETED)
(debug_insn 40 43 41 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(insn 41 40 42 3 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 44 3 (set (reg:SI 141)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 44 42 45 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 116 [ _4 ])
                        (reg:SI 141))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))
(jump_insn 45 44 46 3 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 51)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 51)
(note 46 45 47 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 47 46 48 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(insn 48 47 49 4 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 68 [0x44])) [1 _1->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 4 (set (reg:SI 119 [ _7 ])
        (and:SI (reg:SI 118 [ _6 ])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 50 49 51 4 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 68 [0x44])) [1 _1->BDTR+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(code_label 51 50 52 5 138 (nil) [2 uses])
(note 52 51 58 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 58 52 53 5 NOTE_INSN_DELETED)
(debug_insn 53 58 54 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(debug_insn 54 53 55 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(debug_insn 55 54 56 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(insn 56 55 57 5 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 59 5 (set (reg:SI 143)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 59 57 60 5 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 120 [ _8 ])
                        (reg:SI 143))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
            (nil))))
(jump_insn 60 59 61 5 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 73)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 73)
(note 61 60 65 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 65 61 62 6 NOTE_INSN_DELETED)
(debug_insn 62 65 63 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(insn 63 62 64 6 (set (reg:SI 122 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 66 6 (set (reg:SI 145)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 66 64 67 6 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 122 [ _10 ])
                        (reg:SI 145))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
            (nil))))
(jump_insn 67 66 68 6 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 73)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 73)
(note 68 67 69 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 69 68 70 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(insn 70 69 71 7 (set (reg:SI 124 [ _12 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 71 70 72 7 (set (reg:SI 125 [ _13 ])
        (and:SI (reg:SI 124 [ _12 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (nil)))
(insn 72 71 73 7 (set (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CR1+0 S4 A32])
        (reg:SI 125 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(code_label 73 72 74 8 139 (nil) [2 uses])
(note 74 73 77 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 77 74 75 8 NOTE_INSN_DELETED)
(debug_insn 75 77 76 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(debug_insn 76 75 78 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 -1
     (nil))
(jump_insn 78 76 79 8 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 134 [ Channel ])
                        (const_int 0 [0]))
                    (label_ref 85)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 85)
(note 79 78 80 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 82 9 (set (reg:SI 147)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 82 80 122 9 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 68 [0x44])) [0 htim_18(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 147) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ htim ])
            (nil))))
(jump_insn 122 82 123 9 (set (pc)
        (label_ref 110)) 284 {*arm_jump}
     (nil)
 -> 110)
(barrier 123 122 85)
(code_label 85 123 86 10 140 (nil) [1 uses])
(note 86 85 87 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 87 86 88 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 134 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 88 87 89 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 95)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 95)
(note 89 88 90 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 90 89 92 11 (set (reg:SI 149)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 92 90 124 11 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 69 [0x45])) [0 htim_18(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 149) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ htim ])
            (nil))))
(jump_insn 124 92 125 11 (set (pc)
        (label_ref 110)) 284 {*arm_jump}
     (nil)
 -> 110)
(barrier 125 124 95)
(code_label 95 125 96 12 142 (nil) [1 uses])
(note 96 95 97 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 98 12 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 134 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 134 [ Channel ])
        (nil)))
(jump_insn 98 97 99 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 105)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 105)
(note 99 98 100 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 100 99 102 13 (set (reg:SI 151)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 102 100 126 13 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 70 [0x46])) [0 htim_18(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 151) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ htim ])
            (nil))))
(jump_insn 126 102 127 13 (set (pc)
        (label_ref 110)) 284 {*arm_jump}
     (nil)
 -> 110)
(barrier 127 126 105)
(code_label 105 127 106 14 143 (nil) [1 uses])
(note 106 105 107 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 107 106 109 14 (set (reg:SI 153)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 109 107 110 14 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 71 [0x47])) [0 htim_18(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 153) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ htim ])
            (nil))))
(code_label 110 109 111 15 141 (nil) [3 uses])
(note 111 110 112 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 112 111 117 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":714:3 -1
     (nil))
(insn 117 112 118 15 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":715:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 117 132 15 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":715:1 -1
     (nil))
(note 132 118 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_OCN_Start_IT (HAL_TIMEx_OCN_Start_IT, funcdef_no=341, decl_uid=9470, cgraph_uid=345, symbol_order=344)

Starting decreasing number of live ranges...
rescanning insn with uid = 22.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 42 n_edges 63 count 42 (    1)
scanning new insn with uid = 361.
rescanning insn with uid = 166.
verify found no changes in insn with uid = 361.
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41
;; 2 succs { 3 5 }
;; 3 succs { 4 13 }
;; 4 succs { 34 }
;; 5 succs { 6 8 }
;; 6 succs { 7 15 }
;; 7 succs { 35 }
;; 8 succs { 9 11 }
;; 9 succs { 10 17 }
;; 10 succs { 36 }
;; 11 succs { 12 14 }
;; 12 succs { 37 }
;; 13 succs { 22 }
;; 14 succs { 15 16 }
;; 15 succs { 19 }
;; 16 succs { 17 18 }
;; 17 succs { 20 }
;; 18 succs { 38 21 19 20 }
;; 19 succs { 22 }
;; 20 succs { 22 }
;; 21 succs { 22 }
;; 22 succs { 30 23 }
;; 23 succs { 30 24 }
;; 24 succs { 30 25 }
;; 25 succs { 30 26 }
;; 26 succs { 30 27 }
;; 27 succs { 30 28 }
;; 28 succs { 30 29 }
;; 29 succs { 30 33 }
;; 30 succs { 31 39 }
;; 31 succs { 32 40 }
;; 32 succs { 41 }
;; 33 succs { 41 }
;; 34 succs { 41 }
;; 35 succs { 41 }
;; 36 succs { 41 }
;; 37 succs { 41 }
;; 38 succs { 41 }
;; 39 succs { 41 }
;; 40 succs { 41 }
;; 41 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 179: local to bb 2 def dominates all uses has unique first use
Reg 180: local to bb 2 def dominates all uses has unique first use
Reg 144 uninteresting (no unique first use)
Reg 145 uninteresting
Reg 148 uninteresting
Reg 151 uninteresting
Reg 154 uninteresting
Reg 157 uninteresting
Reg 158 uninteresting
Reg 118 uninteresting
Reg 119 uninteresting
Reg 160 uninteresting
Reg 162 uninteresting
Reg 164: local to bb 18 def dominates all uses has unique first use
Reg 166: local to bb 18 def dominates all uses has unique first use
Reg 120 uninteresting
Reg 121 uninteresting
Reg 122 uninteresting
Reg 123 uninteresting
Reg 124 uninteresting
Reg 125 uninteresting
Reg 126: local to bb 22 def dominates all uses has unique first use
Reg 127 uninteresting
Reg 138: local to bb 22 def dominates all uses has unique first use
Reg 168 uninteresting
Reg 137 uninteresting
Reg 140 uninteresting
Reg 141: local to bb 22 def dominates all uses has unique first use
Reg 170: local to bb 22 def dominates all uses has unique first use
Reg 142 uninteresting
Reg 128 uninteresting
Reg 129 uninteresting
Reg 171 uninteresting
Reg 172 uninteresting
Reg 173 uninteresting
Reg 174 uninteresting
Reg 175 uninteresting
Reg 176 uninteresting
Reg 130: local to bb 30 def dominates all uses has unique first use
Reg 131: local to bb 32 def dominates all uses has unique first use
Reg 132 uninteresting
Reg 133: local to bb 33 def dominates all uses has unique first use
Reg 134 uninteresting
Found def insn 161 for 126 to be not moveable
Found def insn 226 for 130 to be not moveable
Found def insn 238 for 131 to be not moveable
Found def insn 246 for 133 to be not moveable
Found def insn 176 for 138 to be not moveable
Found def insn 181 for 141 to be not moveable
Ignoring reg 164 with equiv init insn
Examining insn 118, def for 166
  all ok and transp
      Creating newreg=181 from oldreg=166
rescanning insn with uid = 118.
scanning new insn with uid = 362.
Ignoring reg 170 with equiv init insn
Found def insn 307 for 179 to be not moveable
Found def insn 308 for 180 to be not moveable
    New r181: setting preferred GENERAL_REGS, alternative NO_REGS
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41
;; 2 succs { 3 5 }
;; 3 succs { 4 13 }
;; 4 succs { 34 }
;; 5 succs { 6 8 }
;; 6 succs { 7 15 }
;; 7 succs { 35 }
;; 8 succs { 9 11 }
;; 9 succs { 10 17 }
;; 10 succs { 36 }
;; 11 succs { 12 14 }
;; 12 succs { 37 }
;; 13 succs { 22 }
;; 14 succs { 15 16 }
;; 15 succs { 19 }
;; 16 succs { 17 18 }
;; 17 succs { 20 }
;; 18 succs { 38 21 19 20 }
;; 19 succs { 22 }
;; 20 succs { 22 }
;; 21 succs { 22 }
;; 22 succs { 30 23 }
;; 23 succs { 30 24 }
;; 24 succs { 30 25 }
;; 25 succs { 30 26 }
;; 26 succs { 30 27 }
;; 27 succs { 30 28 }
;; 28 succs { 30 29 }
;; 29 succs { 30 33 }
;; 30 succs { 31 39 }
;; 31 succs { 32 40 }
;; 32 succs { 41 }
;; 33 succs { 41 }
;; 34 succs { 41 }
;; 35 succs { 41 }
;; 36 succs { 41 }
;; 37 succs { 41 }
;; 38 succs { 41 }
;; 39 succs { 41 }
;; 40 succs { 41 }
;; 41 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 42 n_edges 63 count 42 (    1)
init_insns for 158: (insn_list:REG_DEP_TRUE 74 (nil))
init_insns for 160: (insn_list:REG_DEP_TRUE 95 (nil))
init_insns for 162: (insn_list:REG_DEP_TRUE 106 (nil))
init_insns for 164: (insn_list:REG_DEP_TRUE 114 (nil))
init_insns for 168: (insn_list:REG_DEP_TRUE 172 (nil))
init_insns for 170: (insn_list:REG_DEP_TRUE 193 (nil))
init_insns for 171: (insn_list:REG_DEP_TRUE 200 (nil))
init_insns for 172: (insn_list:REG_DEP_TRUE 204 (nil))
init_insns for 173: (insn_list:REG_DEP_TRUE 208 (nil))
init_insns for 174: (insn_list:REG_DEP_TRUE 212 (nil))
init_insns for 175: (insn_list:REG_DEP_TRUE 216 (nil))
init_insns for 176: (insn_list:REG_DEP_TRUE 220 (nil))

Pass 1 for finding pseudo/allocno costs

    r181: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r180: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    a46 (r180,l0) best GENERAL_REGS, allocno ALL_REGS
    r179: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r176: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r175: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r174: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r173: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r171: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r170: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r166: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r164: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r143,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:46050,46050 VFP_LO_REGS:46050,46050 ALL_REGS:31050,31050 MEM:30700,30700
  a1(r117,l0) costs: LO_REGS:0,0 HI_REGS:1452,1452 CALLER_SAVE_REGS:1452,1452 EVEN_REG:1452,1452 GENERAL_REGS:1452,1452 VFP_D0_D7_REGS:135690,135690 VFP_LO_REGS:135690,135690 ALL_REGS:135690,135690 MEM:90460,90460
  a2(r134,l0) costs: LO_REGS:0,0 HI_REGS:60,60 CALLER_SAVE_REGS:60,60 EVEN_REG:60,60 GENERAL_REGS:60,60 VFP_D0_D7_REGS:900,900 VFP_LO_REGS:900,900 ALL_REGS:900,900 MEM:600,600
  a3(r133,l0) costs: LO_REGS:0,0 HI_REGS:60,60 CALLER_SAVE_REGS:60,60 EVEN_REG:60,60 GENERAL_REGS:60,60 VFP_D0_D7_REGS:900,900 VFP_LO_REGS:900,900 ALL_REGS:900,900 MEM:600,600
  a4(r132,l0) costs: LO_REGS:0,0 HI_REGS:432,432 CALLER_SAVE_REGS:432,432 EVEN_REG:432,432 GENERAL_REGS:432,432 VFP_D0_D7_REGS:6480,6480 VFP_LO_REGS:6480,6480 ALL_REGS:6480,6480 MEM:4320,4320
  a5(r131,l0) costs: LO_REGS:0,0 HI_REGS:432,432 CALLER_SAVE_REGS:432,432 EVEN_REG:432,432 GENERAL_REGS:432,432 VFP_D0_D7_REGS:6480,6480 VFP_LO_REGS:6480,6480 ALL_REGS:6480,6480 MEM:4320,4320
  a6(r135,l0) costs: LO_REGS:0,0 HI_REGS:994,994 CALLER_SAVE_REGS:994,994 EVEN_REG:994,994 GENERAL_REGS:994,994 VFP_D0_D7_REGS:34740,34740 VFP_LO_REGS:34740,34740 ALL_REGS:34740,34740 MEM:23160,23160
  a7(r130,l0) costs: LO_REGS:0,0 HI_REGS:994,994 CALLER_SAVE_REGS:994,994 EVEN_REG:994,994 GENERAL_REGS:994,994 VFP_D0_D7_REGS:14910,14910 VFP_LO_REGS:14910,14910 ALL_REGS:14910,14910 MEM:9940,9940
  a8(r176,l0) costs: LO_REGS:0,0 HI_REGS:86,86 CALLER_SAVE_REGS:86,86 EVEN_REG:86,86 GENERAL_REGS:86,86 VFP_D0_D7_REGS:1290,1290 VFP_LO_REGS:1290,1290 ALL_REGS:1290,1290 MEM:860,860
  a9(r175,l0) costs: LO_REGS:0,0 HI_REGS:124,124 CALLER_SAVE_REGS:124,124 EVEN_REG:124,124 GENERAL_REGS:124,124 VFP_D0_D7_REGS:1860,1860 VFP_LO_REGS:1860,1860 ALL_REGS:1860,1860 MEM:1240,1240
  a10(r174,l0) costs: LO_REGS:0,0 HI_REGS:176,176 CALLER_SAVE_REGS:176,176 EVEN_REG:176,176 GENERAL_REGS:176,176 VFP_D0_D7_REGS:2640,2640 VFP_LO_REGS:2640,2640 ALL_REGS:2640,2640 MEM:1760,1760
  a11(r173,l0) costs: LO_REGS:0,0 HI_REGS:252,252 CALLER_SAVE_REGS:252,252 EVEN_REG:252,252 GENERAL_REGS:252,252 VFP_D0_D7_REGS:3780,3780 VFP_LO_REGS:3780,3780 ALL_REGS:3780,3780 MEM:2520,2520
  a12(r172,l0) costs: LO_REGS:0,0 HI_REGS:362,362 CALLER_SAVE_REGS:362,362 EVEN_REG:362,362 GENERAL_REGS:362,362 VFP_D0_D7_REGS:5430,5430 VFP_LO_REGS:5430,5430 ALL_REGS:5430,5430 MEM:3620,3620
  a13(r171,l0) costs: LO_REGS:0,0 HI_REGS:516,516 CALLER_SAVE_REGS:516,516 EVEN_REG:516,516 GENERAL_REGS:516,516 VFP_D0_D7_REGS:7740,7740 VFP_LO_REGS:7740,7740 ALL_REGS:7740,7740 MEM:5160,5160
  a14(r170,l0) costs: LO_REGS:0,0 HI_REGS:1056,1056 CALLER_SAVE_REGS:1056,1056 EVEN_REG:1056,1056 GENERAL_REGS:1056,1056 VFP_D0_D7_REGS:15840,15840 VFP_LO_REGS:15840,15840 ALL_REGS:15840,15840 MEM:10560,10560
  a15(r129,l0) costs: LO_REGS:0,0 HI_REGS:1056,1056 CALLER_SAVE_REGS:1056,1056 EVEN_REG:1056,1056 GENERAL_REGS:1056,1056 VFP_D0_D7_REGS:15840,15840 VFP_LO_REGS:15840,15840 ALL_REGS:15840,15840 MEM:10560,10560
  a16(r128,l0) costs: LO_REGS:0,0 HI_REGS:1056,1056 CALLER_SAVE_REGS:1056,1056 EVEN_REG:1056,1056 GENERAL_REGS:1056,1056 VFP_D0_D7_REGS:15840,15840 VFP_LO_REGS:15840,15840 ALL_REGS:15840,15840 MEM:10560,10560
  a17(r142,l0) costs: LO_REGS:0,0 HI_REGS:1056,1056 CALLER_SAVE_REGS:1056,1056 EVEN_REG:1056,1056 GENERAL_REGS:1056,1056 VFP_D0_D7_REGS:15840,15840 VFP_LO_REGS:15840,15840 ALL_REGS:15840,15840 MEM:10560,10560
  a18(r141,l0) costs: LO_REGS:0,0 HI_REGS:1056,1056 CALLER_SAVE_REGS:1056,1056 EVEN_REG:1056,1056 GENERAL_REGS:1056,1056 VFP_D0_D7_REGS:15840,15840 VFP_LO_REGS:15840,15840 ALL_REGS:15840,15840 MEM:10560,10560
  a19(r137,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:23760,23760 VFP_LO_REGS:23760,23760 ALL_REGS:23760,23760 MEM:15840,15840
  a20(r140,l0) costs: LO_REGS:0,0 HI_REGS:1056,1056 CALLER_SAVE_REGS:1056,1056 EVEN_REG:1056,1056 GENERAL_REGS:1056,1056 VFP_D0_D7_REGS:15840,15840 VFP_LO_REGS:15840,15840 ALL_REGS:15840,15840 MEM:10560,10560
  a21(r138,l0) costs: LO_REGS:0,0 HI_REGS:1056,1056 CALLER_SAVE_REGS:1056,1056 EVEN_REG:1056,1056 GENERAL_REGS:1056,1056 VFP_D0_D7_REGS:15840,15840 VFP_LO_REGS:15840,15840 ALL_REGS:15840,15840 MEM:10560,10560
  a22(r167,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15840,15840 VFP_LO_REGS:15840,15840 ALL_REGS:15840,15840 MEM:10560,10560
  a23(r168,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15840,15840 VFP_LO_REGS:15840,15840 ALL_REGS:15840,15840 MEM:10560,10560
  a24(r127,l0) costs: LO_REGS:0,0 HI_REGS:1056,1056 CALLER_SAVE_REGS:1056,1056 EVEN_REG:1056,1056 GENERAL_REGS:1056,1056 VFP_D0_D7_REGS:15840,15840 VFP_LO_REGS:15840,15840 ALL_REGS:15840,15840 MEM:10560,10560
  a25(r126,l0) costs: LO_REGS:0,0 HI_REGS:1056,1056 CALLER_SAVE_REGS:1056,1056 EVEN_REG:1056,1056 GENERAL_REGS:1056,1056 VFP_D0_D7_REGS:15840,15840 VFP_LO_REGS:15840,15840 ALL_REGS:15840,15840 MEM:10560,10560
  a26(r145,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:61995,61995 VFP_LO_REGS:61995,61995 ALL_REGS:61995,61995 MEM:41330,41330
  a27(r125,l0) costs: LO_REGS:0,0 HI_REGS:264,264 CALLER_SAVE_REGS:264,264 EVEN_REG:264,264 GENERAL_REGS:264,264 VFP_D0_D7_REGS:3960,3960 VFP_LO_REGS:3960,3960 ALL_REGS:3960,3960 MEM:2640,2640
  a28(r124,l0) costs: LO_REGS:0,0 HI_REGS:264,264 CALLER_SAVE_REGS:264,264 EVEN_REG:264,264 GENERAL_REGS:264,264 VFP_D0_D7_REGS:3960,3960 VFP_LO_REGS:3960,3960 ALL_REGS:3960,3960 MEM:2640,2640
  a29(r144,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:53730,53730 VFP_LO_REGS:53730,53730 ALL_REGS:53730,53730 MEM:35820,35820
  a30(r123,l0) costs: LO_REGS:0,0 HI_REGS:264,264 CALLER_SAVE_REGS:264,264 EVEN_REG:264,264 GENERAL_REGS:264,264 VFP_D0_D7_REGS:3960,3960 VFP_LO_REGS:3960,3960 ALL_REGS:3960,3960 MEM:2640,2640
  a31(r122,l0) costs: LO_REGS:0,0 HI_REGS:264,264 CALLER_SAVE_REGS:264,264 EVEN_REG:264,264 GENERAL_REGS:264,264 VFP_D0_D7_REGS:3960,3960 VFP_LO_REGS:3960,3960 ALL_REGS:3960,3960 MEM:2640,2640
  a32(r121,l0) costs: LO_REGS:0,0 HI_REGS:264,264 CALLER_SAVE_REGS:264,264 EVEN_REG:264,264 GENERAL_REGS:264,264 VFP_D0_D7_REGS:3960,3960 VFP_LO_REGS:3960,3960 ALL_REGS:3960,3960 MEM:2640,2640
  a33(r120,l0) costs: LO_REGS:0,0 HI_REGS:264,264 CALLER_SAVE_REGS:264,264 EVEN_REG:264,264 GENERAL_REGS:264,264 VFP_D0_D7_REGS:3960,3960 VFP_LO_REGS:3960,3960 ALL_REGS:3960,3960 MEM:2640,2640
  a34(r166,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:10230,10230 VFP_LO_REGS:10230,10230 ALL_REGS:10230,10230 MEM:6820,6820
  a35(r181,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:10230,10230 VFP_LO_REGS:10230,10230 ALL_REGS:10230,10230 MEM:6820,6820
  a36(r164,l0) costs: GENERAL_REGS:0,0 MEM:6820,6820
  a37(r162,l0) costs: GENERAL_REGS:0,0 MEM:1480,1480
  a38(r160,l0) costs: GENERAL_REGS:0,0 MEM:2240,2240
  a39(r119,l0) costs: LO_REGS:0,0 HI_REGS:660,660 CALLER_SAVE_REGS:660,660 EVEN_REG:660,660 GENERAL_REGS:660,660 VFP_D0_D7_REGS:9900,9900 VFP_LO_REGS:9900,9900 ALL_REGS:9900,9900 MEM:6600,6600
  a40(r118,l0) costs: LO_REGS:0,0 HI_REGS:660,660 CALLER_SAVE_REGS:660,660 EVEN_REG:660,660 GENERAL_REGS:660,660 VFP_D0_D7_REGS:9900,9900 VFP_LO_REGS:9900,9900 ALL_REGS:9900,9900 MEM:6600,6600
  a41(r158,l0) costs: GENERAL_REGS:0,0 MEM:6600,6600
  a42(r157,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:6510,6510 VFP_LO_REGS:6510,6510 ALL_REGS:6510,6510 MEM:4340,4340
  a43(r154,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3360,3360 VFP_LO_REGS:3360,3360 ALL_REGS:3360,3360 MEM:2240,2240
  a44(r151,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:5100,5100 VFP_LO_REGS:5100,5100 ALL_REGS:5100,5100 MEM:3400,3400
  a45(r148,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a46(r180,l0) costs: LO_REGS:2000,2000 HI_REGS:4000,4000 CALLER_SAVE_REGS:4000,4000 EVEN_REG:4000,4000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a47(r179,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 257(l0): point = 0
   Insn 256(l0): point = 2
   Insn 13(l0): point = 5
   Insn 348(l0): point = 8
   Insn 9(l0): point = 10
   Insn 346(l0): point = 13
   Insn 5(l0): point = 15
   Insn 344(l0): point = 18
   Insn 10(l0): point = 20
   Insn 342(l0): point = 23
   Insn 12(l0): point = 25
   Insn 340(l0): point = 28
   Insn 6(l0): point = 30
   Insn 338(l0): point = 33
   Insn 11(l0): point = 35
   Insn 336(l0): point = 38
   Insn 248(l0): point = 40
   Insn 247(l0): point = 42
   Insn 7(l0): point = 44
   Insn 246(l0): point = 46
   Insn 334(l0): point = 49
   Insn 240(l0): point = 51
   Insn 239(l0): point = 53
   Insn 8(l0): point = 55
   Insn 238(l0): point = 57
   Insn 235(l0): point = 60
   Insn 234(l0): point = 62
   Insn 232(l0): point = 65
   Insn 231(l0): point = 67
   Insn 351(l0): point = 69
   Insn 350(l0): point = 71
   Insn 226(l0): point = 73
   Insn 222(l0): point = 76
   Insn 221(l0): point = 78
   Insn 220(l0): point = 80
   Insn 218(l0): point = 83
   Insn 217(l0): point = 85
   Insn 216(l0): point = 87
   Insn 214(l0): point = 90
   Insn 213(l0): point = 92
   Insn 212(l0): point = 94
   Insn 210(l0): point = 97
   Insn 209(l0): point = 99
   Insn 208(l0): point = 101
   Insn 206(l0): point = 104
   Insn 205(l0): point = 106
   Insn 204(l0): point = 108
   Insn 202(l0): point = 111
   Insn 201(l0): point = 113
   Insn 200(l0): point = 115
   Insn 198(l0): point = 118
   Insn 197(l0): point = 120
   Insn 195(l0): point = 123
   Insn 194(l0): point = 125
   Insn 191(l0): point = 127
   Insn 190(l0): point = 129
   Insn 189(l0): point = 131
   Insn 183(l0): point = 133
   Insn 182(l0): point = 135
   Insn 193(l0): point = 137
   Insn 181(l0): point = 139
   Insn 179(l0): point = 141
   Insn 178(l0): point = 143
   Insn 173(l0): point = 145
   Insn 172(l0): point = 147
   Insn 176(l0): point = 149
   Insn 163(l0): point = 151
   Insn 162(l0): point = 153
   Insn 171(l0): point = 155
   Insn 161(l0): point = 157
   Insn 153(l0): point = 160
   Insn 152(l0): point = 162
   Insn 151(l0): point = 164
   Insn 150(l0): point = 166
   Insn 332(l0): point = 169
   Insn 141(l0): point = 171
   Insn 140(l0): point = 173
   Insn 139(l0): point = 175
   Insn 138(l0): point = 177
   Insn 330(l0): point = 180
   Insn 129(l0): point = 182
   Insn 128(l0): point = 184
   Insn 127(l0): point = 186
   Insn 126(l0): point = 188
   Insn 119(l0): point = 191
   Insn 362(l0): point = 193
   Insn 116(l0): point = 195
   Insn 118(l0): point = 197
   Insn 114(l0): point = 199
   Insn 328(l0): point = 202
   Insn 108(l0): point = 204
   Insn 106(l0): point = 206
   Insn 104(l0): point = 209
   Insn 103(l0): point = 211
   Insn 326(l0): point = 214
   Insn 97(l0): point = 216
   Insn 95(l0): point = 218
   Insn 92(l0): point = 221
   Insn 91(l0): point = 223
   Insn 324(l0): point = 226
   Insn 82(l0): point = 228
   Insn 81(l0): point = 230
   Insn 80(l0): point = 232
   Insn 76(l0): point = 234
   Insn 74(l0): point = 236
   Insn 79(l0): point = 238
   Insn 322(l0): point = 241
   Insn 68(l0): point = 244
   Insn 67(l0): point = 246
   Insn 64(l0): point = 248
   Insn 318(l0): point = 251
   Insn 57(l0): point = 254
   Insn 56(l0): point = 256
   Insn 53(l0): point = 258
   Insn 50(l0): point = 261
   Insn 49(l0): point = 263
   Insn 314(l0): point = 266
   Insn 43(l0): point = 269
   Insn 42(l0): point = 271
   Insn 39(l0): point = 273
   Insn 36(l0): point = 276
   Insn 35(l0): point = 278
   Insn 311(l0): point = 281
   Insn 29(l0): point = 284
   Insn 28(l0): point = 286
   Insn 25(l0): point = 288
   Insn 22(l0): point = 291
   Insn 21(l0): point = 293
   Insn 2(l0): point = 295
   Insn 308(l0): point = 297
   Insn 307(l0): point = 299
 a0(r143): [49..55] [38..44] [33..35] [28..30] [23..25] [18..20] [13..15] [8..10] [3..5]
 a1(r117): [226..238] [180..188] [169..177] [52..166] [41..48]
 a2(r134): [41..42]
 a3(r133): [43..46]
 a4(r132): [52..53]
 a5(r131): [54..57]
 a6(r135): [63..71]
 a7(r130): [70..73]
 a8(r176): [79..80]
 a9(r175): [86..87]
 a10(r174): [93..94]
 a11(r173): [100..101]
 a12(r172): [107..108]
 a13(r171): [114..115]
 a14(r170): [126..137]
 a15(r129): [128..129]
 a16(r128): [130..131]
 a17(r142): [134..135]
 a18(r141): [136..139]
 a19(r137): [136..145]
 a20(r140): [142..143]
 a21(r138): [144..149]
 a22(r167): [146..155]
 a23(r168): [146..147]
 a24(r127): [152..153]
 a25(r126): [154..157]
 a26(r145): [284..293] [269..280] [254..265] [244..250] [156..240]
 a27(r125): [161..162]
 a28(r124): [163..164]
 a29(r144): [284..295] [269..280] [254..265] [244..250] [235..240] [189..225] [178..179] [167..168]
 a30(r123): [172..173]
 a31(r122): [174..175]
 a32(r121): [183..184]
 a33(r120): [185..186]
 a34(r166): [192..193]
 a35(r181): [194..197]
 a36(r164): [196..199]
 a37(r162): [205..206]
 a38(r160): [217..218]
 a39(r119): [229..230]
 a40(r118): [231..232]
 a41(r158): [235..236]
 a42(r157): [247..248]
 a43(r154): [257..258]
 a44(r151): [272..273]
 a45(r148): [287..288]
 a46(r180): [294..297]
 a47(r179): [296..299]
Compressing live ranges: from 302 to 98 - 32%
Ranges after the compression:
 a0(r143): [0..21]
 a1(r117): [80..85] [68..71] [62..65] [14..59]
 a2(r134): [14..15]
 a3(r133): [16..17]
 a4(r132): [18..19]
 a5(r131): [20..21]
 a6(r135): [22..23]
 a7(r130): [22..23]
 a8(r176): [24..25]
 a9(r175): [26..27]
 a10(r174): [28..29]
 a11(r173): [30..31]
 a12(r172): [32..33]
 a13(r171): [34..35]
 a14(r170): [36..43]
 a15(r129): [36..37]
 a16(r128): [38..39]
 a17(r142): [40..41]
 a18(r141): [42..43]
 a19(r137): [42..47]
 a20(r140): [44..45]
 a21(r138): [46..49]
 a22(r167): [48..53]
 a23(r168): [48..49]
 a24(r127): [50..51]
 a25(r126): [52..55]
 a26(r145): [54..93]
 a27(r125): [56..57]
 a28(r124): [58..59]
 a29(r144): [84..95] [72..79] [66..67] [60..61]
 a30(r123): [62..63]
 a31(r122): [64..65]
 a32(r121): [68..69]
 a33(r120): [70..71]
 a34(r166): [72..73]
 a35(r181): [74..75]
 a36(r164): [74..75]
 a37(r162): [76..77]
 a38(r160): [78..79]
 a39(r119): [80..81]
 a40(r118): [82..83]
 a41(r158): [84..85]
 a42(r157): [86..87]
 a43(r154): [88..89]
 a44(r151): [90..91]
 a45(r148): [92..93]
 a46(r180): [94..97]
 a47(r179): [96..97]
+++Allocating 384 bytes for conflict table (uncompressed size 384)
;; a0(r143,l0) conflicts: a2(r134,l0) a1(r117,l0) a3(r133,l0) a4(r132,l0) a5(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r117,l0) conflicts: a0(r143,l0) a2(r134,l0) a3(r133,l0) a4(r132,l0) a5(r131,l0) a6(r135,l0) a7(r130,l0) a8(r176,l0) a9(r175,l0) a10(r174,l0) a11(r173,l0) a12(r172,l0) a13(r171,l0) a15(r129,l0) a14(r170,l0) a16(r128,l0) a17(r142,l0) a18(r141,l0) a19(r137,l0) a20(r140,l0) a21(r138,l0) a23(r168,l0) a22(r167,l0) a24(r127,l0) a25(r126,l0) a26(r145,l0) a27(r125,l0) a28(r124,l0) a29(r144,l0) a30(r123,l0) a31(r122,l0) a32(r121,l0) a33(r120,l0) a39(r119,l0) a40(r118,l0) a41(r158,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r134,l0) conflicts: a0(r143,l0) a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r133,l0) conflicts: a0(r143,l0) a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r132,l0) conflicts: a0(r143,l0) a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r131,l0) conflicts: a0(r143,l0) a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r135,l0) conflicts: a1(r117,l0) a7(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r130,l0) conflicts: a1(r117,l0) a6(r135,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r176,l0) conflicts: a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r175,l0) conflicts: a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r174,l0) conflicts: a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r173,l0) conflicts: a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r172,l0) conflicts: a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r171,l0) conflicts: a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r170,l0) conflicts: a1(r117,l0) a15(r129,l0) a16(r128,l0) a17(r142,l0) a18(r141,l0) a19(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r129,l0) conflicts: a1(r117,l0) a14(r170,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r128,l0) conflicts: a1(r117,l0) a14(r170,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r142,l0) conflicts: a1(r117,l0) a14(r170,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r141,l0) conflicts: a1(r117,l0) a14(r170,l0) a19(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r137,l0) conflicts: a1(r117,l0) a14(r170,l0) a18(r141,l0) a20(r140,l0) a21(r138,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r140,l0) conflicts: a1(r117,l0) a19(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r138,l0) conflicts: a1(r117,l0) a19(r137,l0) a23(r168,l0) a22(r167,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r167,l0) conflicts: a1(r117,l0) a21(r138,l0) a23(r168,l0) a24(r127,l0) a25(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r168,l0) conflicts: a1(r117,l0) a21(r138,l0) a22(r167,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r127,l0) conflicts: a1(r117,l0) a22(r167,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r126,l0) conflicts: a1(r117,l0) a22(r167,l0) a26(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r145,l0) conflicts: a1(r117,l0) a25(r126,l0) a27(r125,l0) a28(r124,l0) a29(r144,l0) a30(r123,l0) a31(r122,l0) a32(r121,l0) a33(r120,l0) a34(r166,l0) a35(r181,l0) a36(r164,l0) a37(r162,l0) a38(r160,l0) a39(r119,l0) a40(r118,l0) a41(r158,l0) a42(r157,l0) a43(r154,l0) a44(r151,l0) a45(r148,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r125,l0) conflicts: a1(r117,l0) a26(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a28(r124,l0) conflicts: a1(r117,l0) a26(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a29(r144,l0) conflicts: a1(r117,l0) a26(r145,l0) a34(r166,l0) a35(r181,l0) a36(r164,l0) a37(r162,l0) a38(r160,l0) a41(r158,l0) a42(r157,l0) a43(r154,l0) a44(r151,l0) a45(r148,l0) a46(r180,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a30(r123,l0) conflicts: a1(r117,l0) a26(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a31(r122,l0) conflicts: a1(r117,l0) a26(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a32(r121,l0) conflicts: a1(r117,l0) a26(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a33(r120,l0) conflicts: a1(r117,l0) a26(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a34(r166,l0) conflicts: a26(r145,l0) a29(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a35(r181,l0) conflicts: a26(r145,l0) a29(r144,l0) a36(r164,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a36(r164,l0) conflicts: a26(r145,l0) a29(r144,l0) a35(r181,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a37(r162,l0) conflicts: a26(r145,l0) a29(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a38(r160,l0) conflicts: a26(r145,l0) a29(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a39(r119,l0) conflicts: a1(r117,l0) a26(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a40(r118,l0) conflicts: a1(r117,l0) a26(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a41(r158,l0) conflicts: a1(r117,l0) a26(r145,l0) a29(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a42(r157,l0) conflicts: a26(r145,l0) a29(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a43(r154,l0) conflicts: a26(r145,l0) a29(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a44(r151,l0) conflicts: a26(r145,l0) a29(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a45(r148,l0) conflicts: a26(r145,l0) a29(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a46(r180,l0) conflicts: a29(r144,l0) a47(r179,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a47(r179,l0) conflicts: a46(r180,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1


  cp0:a2(r134)<->a3(r133)@3:shuffle
  cp1:a4(r132)<->a5(r131)@27:shuffle
  cp2:a22(r167)<->a26(r145)@66:shuffle
  cp3:a24(r127)<->a25(r126)@66:shuffle
  cp4:a19(r137)<->a23(r168)@66:shuffle
  cp5:a19(r137)<->a22(r167)@66:shuffle
  cp6:a20(r140)<->a21(r138)@66:shuffle
  cp7:a17(r142)<->a19(r137)@66:shuffle
  cp8:a17(r142)<->a18(r141)@66:shuffle
  cp9:a15(r129)<->a16(r128)@66:shuffle
  cp10:a27(r125)<->a28(r124)@16:shuffle
  cp11:a30(r123)<->a31(r122)@16:shuffle
  cp12:a32(r121)<->a33(r120)@16:shuffle
  cp13:a34(r166)<->a35(r181)@341:move
  cp14:a39(r119)<->a40(r118)@41:shuffle
  cp15:a29(r144)<->a47(r179)@1000:move
  cp16:a26(r145)<->a46(r180)@1000:move
  pref0:a0(r143)<-hr0@2000
  pref1:a47(r179)<-hr0@2000
  pref2:a46(r180)<-hr1@2000
  regions=1, blocks=42, points=98
    allocnos=48 (big 0), copies=17, conflicts=0, ranges=54

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r143 1r117 2r134 3r133 4r132 5r131 6r135 7r130 8r176 9r175 10r174 11r173 12r172 13r171 14r170 15r129 16r128 17r142 18r141 19r137 20r140 21r138 22r167 23r168 24r127 25r126 26r145 27r125 28r124 29r144 30r123 31r122 32r121 33r120 34r166 35r181 36r164 37r162 38r160 39r119 40r118 41r158 42r157 43r154 44r151 45r148 46r180 47r179
    modified regnos: 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 137 138 140 141 142 143 144 145 148 151 154 157 158 160 162 164 166 167 168 170 171 172 173 174 175 176 179 180 181
    border:
    Pressure: GENERAL_REGS=4
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@1052420
          2:( 0 2-12 14)@116000
      Allocno a0r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r135 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r176 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r175 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r174 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r173 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r172 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r171 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r170 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r142 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r141 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r140 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r138 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r167 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r168 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a25r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a26r145 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a27r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a28r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a29r144 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a30r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a31r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a32r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a33r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a34r166 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a35r181 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a36r164 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a37r162 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a38r160 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a39r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a40r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a41r158 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a42r157 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a43r154 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a44r151 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a45r148 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a46r180 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a47r179 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Forming thread by copy 15:a29r144-a47r179 (freq=1000):
        Result (freq=5582): a29r144(3582) a47r179(2000)
      Forming thread by copy 13:a34r166-a35r181 (freq=341):
        Result (freq=1705): a34r166(1023) a35r181(682)
      Forming thread by copy 2:a22r167-a26r145 (freq=66):
        Result (freq=5189): a22r167(1056) a26r145(4133)
      Forming thread by copy 3:a24r127-a25r126 (freq=66):
        Result (freq=2112): a24r127(1056) a25r126(1056)
      Forming thread by copy 4:a19r137-a23r168 (freq=66):
        Result (freq=2640): a19r137(1584) a23r168(1056)
      Forming thread by copy 6:a20r140-a21r138 (freq=66):
        Result (freq=2112): a20r140(1056) a21r138(1056)
      Forming thread by copy 7:a17r142-a19r137 (freq=66):
        Result (freq=3696): a17r142(1056) a19r137(1584) a23r168(1056)
      Forming thread by copy 9:a15r129-a16r128 (freq=66):
        Result (freq=2112): a15r129(1056) a16r128(1056)
      Forming thread by copy 14:a39r119-a40r118 (freq=41):
        Result (freq=1320): a39r119(660) a40r118(660)
      Forming thread by copy 1:a4r132-a5r131 (freq=27):
        Result (freq=864): a4r132(432) a5r131(432)
      Forming thread by copy 10:a27r125-a28r124 (freq=16):
        Result (freq=528): a27r125(264) a28r124(264)
      Forming thread by copy 11:a30r123-a31r122 (freq=16):
        Result (freq=528): a30r123(264) a31r122(264)
      Forming thread by copy 12:a32r121-a33r120 (freq=16):
        Result (freq=528): a32r121(264) a33r120(264)
      Forming thread by copy 0:a2r134-a3r133 (freq=3):
        Result (freq=120): a2r134(60) a3r133(60)
      Pushing a8(r176,l0)(cost 0)
      Pushing a3(r133,l0)(cost 0)
      Pushing a2(r134,l0)(cost 0)
      Pushing a9(r175,l0)(cost 0)
      Pushing a37(r162,l0)(cost 0)
      Pushing a10(r174,l0)(cost 0)
      Pushing a43(r154,l0)(cost 0)
      Pushing a38(r160,l0)(cost 0)
      Pushing a11(r173,l0)(cost 0)
      Pushing a44(r151,l0)(cost 0)
      Pushing a12(r172,l0)(cost 0)
      Pushing a42(r157,l0)(cost 0)
      Pushing a13(r171,l0)(cost 0)
      Pushing a33(r120,l0)(cost 0)
      Pushing a32(r121,l0)(cost 0)
      Pushing a31(r122,l0)(cost 0)
      Forming thread by copy 16:a26r145-a46r180 (freq=1000):
        Result (freq=7189): a22r167(1056) a46r180(2000) a26r145(4133)
        Making a26(r145,l0) colorable
      Pushing a30(r123,l0)(cost 0)
      Pushing a28(r124,l0)(cost 0)
      Pushing a27(r125,l0)(cost 0)
      Pushing a41(r158,l0)(cost 0)
      Pushing a36(r164,l0)(cost 0)
      Pushing a5(r131,l0)(cost 0)
      Pushing a4(r132,l0)(cost 0)
      Pushing a7(r130,l0)(cost 0)
      Pushing a45(r148,l0)(cost 0)
      Pushing a18(r141,l0)(cost 0)
      Pushing a14(r170,l0)(cost 0)
      Pushing a40(r118,l0)(cost 0)
      Pushing a39(r119,l0)(cost 0)
      Pushing a35(r181,l0)(cost 0)
      Pushing a34(r166,l0)(cost 0)
      Pushing a46(r180,l0)(cost 0)
      Pushing a0(r143,l0)(cost 0)
        Making a1(r117,l0) colorable
      Pushing a25(r126,l0)(cost 0)
      Pushing a24(r127,l0)(cost 0)
      Pushing a21(r138,l0)(cost 0)
      Pushing a20(r140,l0)(cost 0)
      Pushing a16(r128,l0)(cost 0)
      Pushing a15(r129,l0)(cost 0)
      Pushing a6(r135,l0)(cost 0)
      Pushing a23(r168,l0)(cost 0)
      Pushing a17(r142,l0)(cost 0)
      Pushing a19(r137,l0)(cost 0)
      Pushing a22(r167,l0)(cost 0)
      Pushing a47(r179,l0)(cost 0)
      Pushing a29(r144,l0)(cost 0)
      Pushing a26(r145,l0)(cost 39330)
      Pushing a1(r117,l0)(cost 90460)
      Popping a1(r117,l0)  -- assign reg 3
      Popping a26(r145,l0)  -- assign reg 1
      Popping a29(r144,l0)  -- assign reg 0
      Popping a47(r179,l0)  -- assign reg 0
      Popping a22(r167,l0)  -- assign reg 1
      Popping a19(r137,l0)  -- assign reg 1
      Popping a17(r142,l0)  -- assign reg 1
      Popping a23(r168,l0)  -- assign reg 2
      Popping a6(r135,l0)  -- assign reg 2
      Popping a15(r129,l0)  -- assign reg 2
      Popping a16(r128,l0)  -- assign reg 2
      Popping a20(r140,l0)  -- assign reg 2
      Popping a21(r138,l0)  -- assign reg 0
      Popping a24(r127,l0)  -- assign reg 2
      Popping a25(r126,l0)  -- assign reg 2
      Popping a0(r143,l0)  -- assign reg 0
      Popping a46(r180,l0)  -- assign reg 1
      Popping a34(r166,l0)  -- assign reg 3
      Popping a35(r181,l0)  -- assign reg 3
      Popping a39(r119,l0)  -- assign reg 2
      Popping a40(r118,l0)  -- assign reg 2
      Popping a14(r170,l0)  -- assign reg 0
      Popping a18(r141,l0)  -- assign reg 2
      Popping a45(r148,l0)  -- assign reg 3
      Popping a7(r130,l0)  -- assign reg 1
      Popping a4(r132,l0)  -- assign reg 2
      Popping a5(r131,l0)  -- assign reg 2
      Popping a36(r164,l0)  -- assign reg 2
      Popping a41(r158,l0)  -- assign reg 2
      Popping a27(r125,l0)  -- assign reg 2
      Popping a28(r124,l0)  -- assign reg 2
      Popping a30(r123,l0)  -- assign reg 2
      Popping a31(r122,l0)  -- assign reg 2
      Popping a32(r121,l0)  -- assign reg 2
      Popping a33(r120,l0)  -- assign reg 2
      Popping a13(r171,l0)  -- assign reg 2
      Popping a42(r157,l0)  -- assign reg 3
      Popping a12(r172,l0)  -- assign reg 2
      Popping a44(r151,l0)  -- assign reg 3
      Popping a11(r173,l0)  -- assign reg 2
      Popping a38(r160,l0)  -- assign reg 3
      Popping a43(r154,l0)  -- assign reg 3
      Popping a10(r174,l0)  -- assign reg 2
      Popping a37(r162,l0)  -- assign reg 3
      Popping a9(r175,l0)  -- assign reg 2
      Popping a2(r134,l0)  -- assign reg 2
      Popping a3(r133,l0)  -- assign reg 2
      Popping a8(r176,l0)  -- assign reg 2
Assigning 0 to a20r140
Disposition:
    1:r117 l0     3   40:r118 l0     2   39:r119 l0     2   33:r120 l0     2
   32:r121 l0     2   31:r122 l0     2   30:r123 l0     2   28:r124 l0     2
   27:r125 l0     2   25:r126 l0     2   24:r127 l0     2   16:r128 l0     2
   15:r129 l0     2    7:r130 l0     1    5:r131 l0     2    4:r132 l0     2
    3:r133 l0     2    2:r134 l0     2    6:r135 l0     2   19:r137 l0     1
   21:r138 l0     0   20:r140 l0     0   18:r141 l0     2   17:r142 l0     1
    0:r143 l0     0   29:r144 l0     0   26:r145 l0     1   45:r148 l0     3
   44:r151 l0     3   43:r154 l0     3   42:r157 l0     3   41:r158 l0     2
   38:r160 l0     3   37:r162 l0     3   36:r164 l0     2   34:r166 l0     3
   22:r167 l0     1   23:r168 l0     2   14:r170 l0     0   13:r171 l0     2
   12:r172 l0     2   11:r173 l0     2   10:r174 l0     2    9:r175 l0     2
    8:r176 l0     2   47:r179 l0     0   46:r180 l0     1   35:r181 l0     3
New iteration of spill/restore move
+++Costs: overall -56000, reg -56000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_OCN_Start_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,4u} r1={1d,1u} r2={1d} r3={1d} r7={1d,41u} r13={1d,41u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={20d,18u} r102={1d,41u} r103={1d,40u} r117={4d,29u,7e} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={2d,4u} r137={1d,3u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={9d,1u} r144={1d,12u} r145={1d,8u} r148={1d,1u} r151={1d,1u} r154={1d,1u} r157={1d,1u} r158={1d,1u} r160={1d,1u} r162={1d,1u} r164={1d,1u} r166={1d,2u} r167={1d,1u,1e} r168={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} 
;;    total ref usage 400{106d,286u,8e} in 183{183 regular + 0 call} insns.
(note 1 0 14 NOTE_INSN_DELETED)
(note 14 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 14 4 2 NOTE_INSN_DELETED)
(note 4 3 287 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 287 4 16 2 (var_location:SI D#15 (reg:SI 0 r0 [ htim ])) -1
     (nil))
(debug_insn 16 287 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":731:3 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":731:21 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":732:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":735:3 -1
     (nil))
(debug_insn 20 19 307 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:3 -1
     (nil))
(insn 307 20 308 2 (set (reg:SI 179)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":730:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 308 307 2 2 (set (reg:SI 180)
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":730:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(insn 2 308 21 2 (set (reg/v/f:SI 144 [ htim ])
        (reg:SI 179)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":730:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 179)
        (nil)))
(insn 21 2 22 2 (set (reg/v:SI 145 [ Channel ])
        (reg:SI 180)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 180)
        (nil)))
(jump_insn 22 21 23 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 145 [ Channel ])
                        (const_int 0 [0]))
                    (label_ref 33)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 33)
(note 23 22 27 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 27 23 25 3 NOTE_INSN_DELETED)
(insn 25 27 28 3 (set (reg:SI 148 [ htim_33(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                    (const_int 68 [0x44])) [0 htim_33(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 28 25 29 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 148 [ htim_33(D)->ChannelNState[0] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 148 [ htim_33(D)->ChannelNState[0] ])
        (nil)))
(jump_insn 29 28 310 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 309)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 309)
(note 310 29 311 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 311 310 312 4 (set (pc)
        (label_ref 262)) 284 {*arm_jump}
     (nil)
 -> 262)
(barrier 312 311 33)
(code_label 33 312 34 5 149 (nil) [1 uses])
(note 34 33 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 36 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 36 35 37 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 47)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 47)
(note 37 36 41 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 41 37 39 6 NOTE_INSN_DELETED)
(insn 39 41 42 6 (set (reg:SI 151 [ htim_33(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                    (const_int 69 [0x45])) [0 htim_33(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 42 39 43 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 151 [ htim_33(D)->ChannelNState[1] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 151 [ htim_33(D)->ChannelNState[1] ])
        (nil)))
(jump_insn 43 42 313 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 93)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 93)
(note 313 43 314 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(jump_insn 314 313 315 7 (set (pc)
        (label_ref 266)) 284 {*arm_jump}
     (nil)
 -> 266)
(barrier 315 314 47)
(code_label 47 315 48 8 152 (nil) [1 uses])
(note 48 47 49 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 50 49 51 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 61)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 61)
(note 51 50 55 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 55 51 53 9 NOTE_INSN_DELETED)
(insn 53 55 56 9 (set (reg:SI 154 [ htim_33(D)->ChannelNState[2] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                    (const_int 70 [0x46])) [0 htim_33(D)->ChannelNState[2]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 56 53 57 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 154 [ htim_33(D)->ChannelNState[2] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 154 [ htim_33(D)->ChannelNState[2] ])
        (nil)))
(jump_insn 57 56 317 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 316)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 316)
(note 317 57 318 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(jump_insn 318 317 319 10 (set (pc)
        (label_ref 270)) 284 {*arm_jump}
     (nil)
 -> 270)
(barrier 319 318 61)
(code_label 61 319 62 11 154 (nil) [1 uses])
(note 62 61 66 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 66 62 64 11 NOTE_INSN_DELETED)
(insn 64 66 67 11 (set (reg:SI 157 [ htim_33(D)->ChannelNState[3] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                    (const_int 71 [0x47])) [0 htim_33(D)->ChannelNState[3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 67 64 68 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 157 [ htim_33(D)->ChannelNState[3] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 157 [ htim_33(D)->ChannelNState[3] ])
        (nil)))
(jump_insn 68 67 321 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 320)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 320)
(note 321 68 322 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(jump_insn 322 321 323 12 (set (pc)
        (label_ref 274)) 284 {*arm_jump}
     (nil)
 -> 274)
(barrier 323 322 309)
(code_label 309 323 73 13 175 (nil) [1 uses])
(note 73 309 79 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 79 73 74 13 (set (reg/f:SI 117 [ _5 ])
        (mem/f:SI (reg/v/f:SI 144 [ htim ]) [3 htim_33(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 79 76 13 (set (reg:SI 158)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 76 74 77 13 (set (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                (const_int 68 [0x44])) [0 htim_33(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 158) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 158)
        (expr_list:REG_DEAD (reg/v/f:SI 144 [ htim ])
            (nil))))
(debug_insn 77 76 78 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 -1
     (nil))
(debug_insn 78 77 80 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 -1
     (nil))
(insn 80 78 81 13 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 _5->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 80 82 13 (set (reg:SI 119 [ _7 ])
        (ior:SI (reg:SI 118 [ _6 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 82 81 83 13 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 _5->DIER+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(debug_insn 83 82 84 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":752:7 -1
     (nil))
(debug_insn 84 83 85 13 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 85 84 324 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":782:3 -1
     (nil))
(jump_insn 324 85 325 13 (set (pc)
        (label_ref 157)) 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 325 324 320)
(code_label 320 325 89 14 177 (nil) [1 uses])
(note 89 320 90 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 90 89 91 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 -1
     (nil))
(insn 91 90 92 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 92 91 93 14 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 101)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 101)
(code_label 93 92 94 15 153 (nil) [1 uses])
(note 94 93 95 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 95 94 97 15 (set (reg:SI 160)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 97 95 98 15 (set (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                (const_int 69 [0x45])) [0 htim_33(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 160) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(debug_insn 98 97 326 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 -1
     (nil))
(jump_insn 326 98 327 15 (set (pc)
        (label_ref 123)) 284 {*arm_jump}
     (nil)
 -> 123)
(barrier 327 326 101)
(code_label 101 327 102 16 157 (nil) [1 uses])
(note 102 101 103 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 103 102 104 16 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 104 103 316 16 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 112)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 112)
(code_label 316 104 105 17 176 (nil) [1 uses])
(note 105 316 106 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 106 105 108 17 (set (reg:SI 162)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 108 106 109 17 (set (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                (const_int 70 [0x46])) [0 htim_33(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 162) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 162)
        (nil)))
(debug_insn 109 108 328 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 -1
     (nil))
(jump_insn 328 109 329 17 (set (pc)
        (label_ref 135)) 284 {*arm_jump}
     (nil)
 -> 135)
(barrier 329 328 112)
(code_label 112 329 113 18 159 (nil) [1 uses])
(note 113 112 114 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 114 113 118 18 (set (reg:SI 164)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 118 114 116 18 (set (reg:SI 181 [166])
        (plus:SI (reg/v:SI 145 [ Channel ])
            (const_int -4 [0xfffffffffffffffc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 7 {*arm_addsi3}
     (nil))
(insn 116 118 117 18 (set (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                (const_int 71 [0x47])) [0 htim_33(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 164) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 164)
        (nil)))
(debug_insn 117 116 362 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 -1
     (nil))
(insn 362 117 119 18 (set (reg:SI 166)
        (reg:SI 181 [166])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 181 [166])
        (nil)))
(jump_insn 119 362 120 18 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 166)
                        (const_int 8 [0x8]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg:SI 166)
                                (const_int 4 [0x4]))
                            (label_ref:SI 120)) [0  S4 A32])
                    (label_ref:SI 278)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 120))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_DEAD (reg:SI 166)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (insn_list:REG_LABEL_TARGET 278 (insn_list:REG_LABEL_TARGET 249 (nil)))))
 -> 120)
(code_label 120 119 121 162 (nil) [2 uses])
(jump_table_data 121 120 122 (addr_diff_vec:SI (label_ref:SI 120)
         [
            (label_ref:SI 123)
            (label_ref:SI 278)
            (label_ref:SI 278)
            (label_ref:SI 278)
            (label_ref:SI 135)
            (label_ref:SI 278)
            (label_ref:SI 278)
            (label_ref:SI 278)
            (label_ref:SI 147)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 122 121 123)
(code_label 123 122 124 19 158 (nil) [2 uses])
(note 124 123 125 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 125 124 126 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 -1
     (nil))
(insn 126 125 127 19 (set (reg/f:SI 117 [ _5 ])
        (mem/f:SI (reg/v/f:SI 144 [ htim ]) [3 htim_33(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 144 [ htim ])
        (nil)))
(insn 127 126 128 19 (set (reg:SI 120 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 _8->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 128 127 129 19 (set (reg:SI 121 [ _10 ])
        (ior:SI (reg:SI 120 [ _9 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _9 ])
        (nil)))
(insn 129 128 130 19 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 _8->DIER+0 S4 A32])
        (reg:SI 121 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
        (nil)))
(debug_insn 130 129 131 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":759:7 -1
     (nil))
(debug_insn 131 130 132 19 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 132 131 330 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":782:3 -1
     (nil))
(jump_insn 330 132 331 19 (set (pc)
        (label_ref 157)) 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 331 330 135)
(code_label 135 331 136 20 160 (nil) [2 uses])
(note 136 135 137 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 137 136 138 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 -1
     (nil))
(insn 138 137 139 20 (set (reg/f:SI 117 [ _5 ])
        (mem/f:SI (reg/v/f:SI 144 [ htim ]) [3 htim_33(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 144 [ htim ])
        (nil)))
(insn 139 138 140 20 (set (reg:SI 122 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 _11->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 140 139 141 20 (set (reg:SI 123 [ _13 ])
        (ior:SI (reg:SI 122 [ _12 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _12 ])
        (nil)))
(insn 141 140 142 20 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 _11->DIER+0 S4 A32])
        (reg:SI 123 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ _13 ])
        (nil)))
(debug_insn 142 141 143 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":766:7 -1
     (nil))
(debug_insn 143 142 144 20 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 144 143 332 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":782:3 -1
     (nil))
(jump_insn 332 144 333 20 (set (pc)
        (label_ref 157)) 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 333 332 147)
(code_label 147 333 148 21 161 (nil) [1 uses])
(note 148 147 149 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 149 148 150 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 -1
     (nil))
(insn 150 149 151 21 (set (reg/f:SI 117 [ _5 ])
        (mem/f:SI (reg/v/f:SI 144 [ htim ]) [3 htim_33(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 144 [ htim ])
        (nil)))
(insn 151 150 152 21 (set (reg:SI 124 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 _14->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 152 151 153 21 (set (reg:SI 125 [ _16 ])
        (ior:SI (reg:SI 124 [ _15 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ _15 ])
        (nil)))
(insn 153 152 154 21 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 _14->DIER+0 S4 A32])
        (reg:SI 125 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _16 ])
        (nil)))
(debug_insn 154 153 155 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":774:7 -1
     (nil))
(debug_insn 155 154 156 21 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 156 155 157 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":782:3 -1
     (nil))
(code_label 157 156 158 22 156 (nil) [3 uses])
(note 158 157 177 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(note 177 158 159 22 NOTE_INSN_DELETED)
(debug_insn 159 177 160 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 -1
     (nil))
(debug_insn 160 159 161 22 (var_location:SI D#14 (mem/f:SI (debug_expr:SI D#15) [3 htim_33(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 -1
     (nil))
(insn 161 160 361 22 (set (reg:SI 126 [ _18 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 prephitmp_37->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 361 161 171 22 (var_location:SI D#16 (reg/v:SI 145 [ Channel ])) -1
     (nil))
(insn 171 361 162 22 (set (reg:SI 167)
        (and:SI (reg/v:SI 145 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 145 [ Channel ])
        (nil)))
(insn 162 171 163 22 (set (reg:SI 127 [ _19 ])
        (ior:SI (reg:SI 126 [ _18 ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _18 ])
        (nil)))
(insn 163 162 164 22 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 prephitmp_37->DIER+0 S4 A32])
        (reg:SI 127 [ _19 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _19 ])
        (nil)))
(debug_insn 164 163 165 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 165 164 166 22 (var_location:SI TIMx (debug_expr:SI D#14)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 166 165 167 22 (var_location:SI Channel (debug_expr:SI D#16)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 167 166 168 22 (var_location:SI ChannelNState (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 168 167 169 22 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 169 168 170 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 170 169 176 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(insn 176 170 172 22 (set (reg:SI 138 [ _54 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 32 [0x20])) [1 prephitmp_37->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 172 176 173 22 (set (reg:SI 168)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 173 172 174 22 (set (reg/v:SI 137 [ tmp ])
        (ashift:SI (reg:SI 168)
            (reg:SI 167))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 168)
        (expr_list:REG_DEAD (reg:SI 167)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 167))
                (nil)))))
(debug_insn 174 173 175 22 (var_location:SI tmp (reg/v:SI 137 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 175 174 178 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 178 175 179 22 (set (reg:SI 140 [ _56 ])
        (and:SI (not:SI (reg/v:SI 137 [ tmp ]))
            (reg:SI 138 [ _54 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 138 [ _54 ])
        (nil)))
(insn 179 178 180 22 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 32 [0x20])) [1 prephitmp_37->CCER+0 S4 A32])
        (reg:SI 140 [ _56 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140 [ _56 ])
        (nil)))
(debug_insn 180 179 181 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 181 180 193 22 (set (reg:SI 141 [ _57 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 32 [0x20])) [1 prephitmp_37->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 193 181 182 22 (set (reg:SI 170)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073818624 [0x40012c00])
        (nil)))
(insn 182 193 183 22 (set (reg:SI 142 [ _58 ])
        (ior:SI (reg/v:SI 137 [ tmp ])
            (reg:SI 141 [ _57 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ _57 ])
        (expr_list:REG_DEAD (reg/v:SI 137 [ tmp ])
            (nil))))
(insn 183 182 184 22 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 32 [0x20])) [1 prephitmp_37->CCER+0 S4 A32])
        (reg:SI 142 [ _58 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142 [ _58 ])
        (nil)))
(debug_insn 184 183 185 22 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 185 184 186 22 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 186 185 187 22 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 187 186 188 22 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 188 187 189 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":791:5 -1
     (nil))
(insn 189 188 190 22 (set (reg:SI 128 [ _20 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 68 [0x44])) [1 prephitmp_37->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":791:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 190 189 191 22 (set (reg:SI 129 [ _21 ])
        (ior:SI (reg:SI 128 [ _20 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":791:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 128 [ _20 ])
        (nil)))
(insn 191 190 192 22 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 68 [0x44])) [1 prephitmp_37->BDTR+0 S4 A32])
        (reg:SI 129 [ _21 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":791:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129 [ _21 ])
        (nil)))
(debug_insn 192 191 194 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:5 -1
     (nil))
(insn 194 192 195 22 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 170))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 170)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 195 194 196 22 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 223)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 223)
(note 196 195 197 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 197 196 198 23 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 198 197 199 23 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 223)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 223)
(note 199 198 200 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 200 199 201 24 (set (reg:SI 171)
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073742848 [0x40000400])
        (nil)))
(insn 201 200 202 24 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 171))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 171)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073742848 [0x40000400]))
            (nil))))
(jump_insn 202 201 203 24 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 223)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 223)
(note 203 202 204 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 204 203 205 25 (set (reg:SI 172)
        (const_int 1073743872 [0x40000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073743872 [0x40000800])
        (nil)))
(insn 205 204 206 25 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 172))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 172)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073743872 [0x40000800]))
            (nil))))
(jump_insn 206 205 207 25 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 223)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 223)
(note 207 206 208 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 208 207 209 26 (set (reg:SI 173)
        (const_int 1073744896 [0x40000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 209 208 210 26 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 173))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 173)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073744896 [0x40000c00]))
            (nil))))
(jump_insn 210 209 211 26 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 223)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 223)
(note 211 210 212 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 212 211 213 27 (set (reg:SI 174)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073820672 [0x40013400])
        (nil)))
(insn 213 212 214 27 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 174))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 174)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 214 213 215 27 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 223)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 223)
(note 215 214 216 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 216 215 217 28 (set (reg:SI 175)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073823744 [0x40014000])
        (nil)))
(insn 217 216 218 28 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 175))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 175)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 218 217 219 28 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 223)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 223)
(note 219 218 220 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 220 219 221 29 (set (reg:SI 176)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073827840 [0x40015000])
        (nil)))
(insn 221 220 222 29 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 176))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 176)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 222 221 223 29 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 243)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 243)
(code_label 223 222 224 30 163 (nil) [7 uses])
(note 224 223 227 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(note 227 224 225 30 NOTE_INSN_DELETED)
(debug_insn 225 227 226 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:7 -1
     (nil))
(insn 226 225 350 30 (set (reg:SI 130 [ _22 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 8 [0x8])) [1 prephitmp_37->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 350 226 351 30 (set (reg/v:SI 135 [ tmpsmcr ])
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 65543 [0x10007])
        (nil)))
(insn 351 350 229 30 (set (reg/v:SI 135 [ tmpsmcr ])
        (and:SI (reg:SI 130 [ _22 ])
            (reg/v:SI 135 [ tmpsmcr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _22 ])
        (nil)))
(debug_insn 229 351 230 30 (var_location:SI tmpsmcr (reg/v:SI 135 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:15 -1
     (nil))
(debug_insn 230 229 231 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:7 -1
     (nil))
(insn 231 230 232 30 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ tmpsmcr ])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 232 231 233 30 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 282)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 282)
(note 233 232 234 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 234 233 235 31 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ tmpsmcr ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 135 [ tmpsmcr ])
        (nil)))
(jump_insn 235 234 236 31 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 286)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 286)
(note 236 235 237 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 237 236 238 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":799:9 -1
     (nil))
(insn 238 237 8 32 (set (reg:SI 131 [ _23 ])
        (mem/v:SI (reg/f:SI 117 [ _5 ]) [1 prephitmp_37->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":799:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 238 239 32 (set (reg:SI 143 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":799:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 239 8 240 32 (set (reg:SI 132 [ _24 ])
        (ior:SI (reg:SI 131 [ _23 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":799:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _23 ])
        (nil)))
(insn 240 239 334 32 (set (mem/v:SI (reg/f:SI 117 [ _5 ]) [1 prephitmp_37->CR1+0 S4 A32])
        (reg:SI 132 [ _24 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":799:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _24 ])
        (expr_list:REG_DEAD (reg/f:SI 117 [ _5 ])
            (nil))))
(jump_insn 334 240 335 32 (set (pc)
        (label_ref 249)) 284 {*arm_jump}
     (nil)
 -> 249)
(barrier 335 334 243)
(code_label 243 335 244 33 164 (nil) [1 uses])
(note 244 243 245 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(debug_insn 245 244 246 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 -1
     (nil))
(insn 246 245 7 33 (set (reg:SI 133 [ _25 ])
        (mem/v:SI (reg/f:SI 117 [ _5 ]) [1 prephitmp_37->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 246 247 33 (set (reg:SI 143 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 247 7 248 33 (set (reg:SI 134 [ _26 ])
        (ior:SI (reg:SI 133 [ _25 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ _25 ])
        (nil)))
(insn 248 247 336 33 (set (mem/v:SI (reg/f:SI 117 [ _5 ]) [1 prephitmp_37->CR1+0 S4 A32])
        (reg:SI 134 [ _26 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134 [ _26 ])
        (expr_list:REG_DEAD (reg/f:SI 117 [ _5 ])
            (nil))))
(jump_insn 336 248 337 33 (set (pc)
        (label_ref 249)) 284 {*arm_jump}
     (nil)
 -> 249)
(barrier 337 336 262)
(code_label 262 337 261 34 165 (nil) [1 uses])
(note 261 262 11 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 11 261 338 34 (set (reg:SI 143 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":740:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 338 11 339 34 (set (pc)
        (label_ref 249)) 284 {*arm_jump}
     (nil)
 -> 249)
(barrier 339 338 266)
(code_label 266 339 265 35 166 (nil) [1 uses])
(note 265 266 6 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 6 265 340 35 (set (reg:SI 143 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":740:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 340 6 341 35 (set (pc)
        (label_ref 249)) 284 {*arm_jump}
     (nil)
 -> 249)
(barrier 341 340 270)
(code_label 270 341 269 36 167 (nil) [1 uses])
(note 269 270 12 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 12 269 342 36 (set (reg:SI 143 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":740:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 342 12 343 36 (set (pc)
        (label_ref 249)) 284 {*arm_jump}
     (nil)
 -> 249)
(barrier 343 342 274)
(code_label 274 343 273 37 168 (nil) [1 uses])
(note 273 274 10 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 10 273 344 37 (set (reg:SI 143 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":740:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 344 10 345 37 (set (pc)
        (label_ref 249)) 284 {*arm_jump}
     (nil)
 -> 249)
(barrier 345 344 278)
(code_label 278 345 277 38 169 (nil) [7 uses])
(note 277 278 5 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 5 277 346 38 (set (reg:SI 143 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 346 5 347 38 (set (pc)
        (label_ref 249)) 284 {*arm_jump}
     (nil)
 -> 249)
(barrier 347 346 282)
(code_label 282 347 281 39 170 (nil) [1 uses])
(note 281 282 9 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 9 281 348 39 (set (reg:SI 143 [ <retval> ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 348 9 349 39 (set (pc)
        (label_ref 249)) 284 {*arm_jump}
     (nil)
 -> 249)
(barrier 349 348 286)
(code_label 286 349 285 40 171 (nil) [1 uses])
(note 285 286 13 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 13 285 249 40 (set (reg:SI 143 [ <retval> ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 249 13 250 41 150 (nil) [8 uses])
(note 250 249 251 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(debug_insn 251 250 256 41 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(insn 256 251 257 41 (set (reg/i:SI 0 r0)
        (reg:SI 143 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":810:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143 [ <retval> ])
        (nil)))
(insn 257 256 360 41 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":810:1 -1
     (nil))
(note 360 257 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_OCN_Stop_IT (HAL_TIMEx_OCN_Stop_IT, funcdef_no=342, decl_uid=9473, cgraph_uid=346, symbol_order=345)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
;; 2 succs { 22 3 4 5 6 }
;; 3 succs { 7 }
;; 4 succs { 7 }
;; 5 succs { 7 }
;; 6 succs { 7 }
;; 7 succs { 8 9 }
;; 8 succs { 9 }
;; 9 succs { 10 12 }
;; 10 succs { 11 12 }
;; 11 succs { 12 }
;; 12 succs { 13 15 }
;; 13 succs { 14 15 }
;; 14 succs { 15 }
;; 15 succs { 16 17 }
;; 16 succs { 23 }
;; 17 succs { 18 19 }
;; 18 succs { 23 }
;; 19 succs { 20 21 }
;; 20 succs { 23 }
;; 21 succs { 23 }
;; 22 succs { 23 }
;; 23 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 171: local to bb 2 def dominates all uses has unique first use
Reg 170: local to bb 2 def dominates all uses has unique first use
Reg 146: def dominates all uses has unique first use
Reg 145 uninteresting (no unique first use)
Reg 113 uninteresting
Reg 114 uninteresting
Reg 116 uninteresting
Reg 117 uninteresting
Reg 118 uninteresting
Reg 119 uninteresting
Reg 120 uninteresting
Reg 121 uninteresting
Reg 140: local to bb 7 def dominates all uses has unique first use
Reg 149 uninteresting
Reg 148 uninteresting
Reg 142 uninteresting
Reg 143 uninteresting
Reg 137: local to bb 7 def dominates all uses has unique first use
Reg 151 uninteresting
Reg 123 uninteresting
Reg 124 uninteresting
Reg 125: local to bb 9 def dominates all uses has unique first use
Reg 153 uninteresting
Reg 127: local to bb 10 def dominates all uses has unique first use
Reg 155 uninteresting
Reg 129 uninteresting
Reg 130 uninteresting
Reg 131: local to bb 12 def dominates all uses has unique first use
Reg 157 uninteresting
Reg 133: local to bb 13 def dominates all uses has unique first use
Reg 159 uninteresting
Reg 135 uninteresting
Reg 136 uninteresting
Reg 161 uninteresting
Reg 163 uninteresting
Reg 165 uninteresting
Reg 167 uninteresting
Found def insn 110 for 125 to be not moveable
Found def insn 117 for 127 to be not moveable
Found def insn 132 for 131 to be not moveable
Found def insn 139 for 133 to be not moveable
Found def insn 94 for 137 to be not moveable
Found def insn 79 for 140 to be not moveable
Reg 146 not local to one basic block
Found def insn 201 for 170 to be not moveable
Found def insn 202 for 171 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
;; 2 succs { 22 3 4 5 6 }
;; 3 succs { 7 }
;; 4 succs { 7 }
;; 5 succs { 7 }
;; 6 succs { 7 }
;; 7 succs { 8 9 }
;; 8 succs { 9 }
;; 9 succs { 10 12 }
;; 10 succs { 11 12 }
;; 11 succs { 12 }
;; 12 succs { 13 15 }
;; 13 succs { 14 15 }
;; 14 succs { 15 }
;; 15 succs { 16 17 }
;; 16 succs { 23 }
;; 17 succs { 18 19 }
;; 18 succs { 23 }
;; 19 succs { 20 21 }
;; 20 succs { 23 }
;; 21 succs { 23 }
;; 22 succs { 23 }
;; 23 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 149: (insn_list:REG_DEP_TRUE 81 (nil))
init_insns for 151: (insn_list:REG_DEP_TRUE 97 (nil))
init_insns for 153: (insn_list:REG_DEP_TRUE 111 (nil))
init_insns for 155: (insn_list:REG_DEP_TRUE 118 (nil))
init_insns for 157: (insn_list:REG_DEP_TRUE 133 (nil))
init_insns for 159: (insn_list:REG_DEP_TRUE 140 (nil))
init_insns for 161: (insn_list:REG_DEP_TRUE 156 (nil))
init_insns for 163: (insn_list:REG_DEP_TRUE 166 (nil))
init_insns for 165: (insn_list:REG_DEP_TRUE 176 (nil))
init_insns for 167: (insn_list:REG_DEP_TRUE 183 (nil))

Pass 1 for finding pseudo/allocno costs

    r171: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r170: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r163: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r144,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:49920,49920 VFP_LO_REGS:49920,49920 ALL_REGS:34920,34920 MEM:33280,33280
  a1(r145,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:38985,38985 VFP_LO_REGS:38985,38985 ALL_REGS:38985,38985 MEM:25990,25990
  a2(r167,l0) costs: GENERAL_REGS:0,0 MEM:3480,3480
  a3(r165,l0) costs: GENERAL_REGS:0,0 MEM:1780,1780
  a4(r146,l0) costs: LO_REGS:0,0 HI_REGS:1600,1600 CALLER_SAVE_REGS:1600,1600 EVEN_REG:1600,1600 GENERAL_REGS:1600,1600 VFP_D0_D7_REGS:69960,69960 VFP_LO_REGS:69960,69960 ALL_REGS:69960,69960 MEM:46640,46640
  a5(r163,l0) costs: GENERAL_REGS:0,0 MEM:2720,2720
  a6(r161,l0) costs: GENERAL_REGS:0,0 MEM:8000,8000
  a7(r115,l0) costs: LO_REGS:0,0 HI_REGS:1600,1600 CALLER_SAVE_REGS:1600,1600 EVEN_REG:1600,1600 GENERAL_REGS:1600,1600 VFP_D0_D7_REGS:156000,156000 VFP_LO_REGS:156000,156000 ALL_REGS:156000,156000 MEM:104000,104000
  a8(r136,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a9(r135,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a10(r159,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:12000,12000 VFP_LO_REGS:12000,12000 ALL_REGS:12000,12000 MEM:8000,8000
  a11(r133,l0) costs: LO_REGS:0,0 HI_REGS:800,800 CALLER_SAVE_REGS:800,800 EVEN_REG:800,800 GENERAL_REGS:800,800 VFP_D0_D7_REGS:12000,12000 VFP_LO_REGS:12000,12000 ALL_REGS:12000,12000 MEM:8000,8000
  a12(r157,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a13(r131,l0) costs: LO_REGS:0,0 HI_REGS:1600,1600 CALLER_SAVE_REGS:1600,1600 EVEN_REG:1600,1600 GENERAL_REGS:1600,1600 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a14(r130,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a15(r129,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a16(r155,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:12000,12000 VFP_LO_REGS:12000,12000 ALL_REGS:12000,12000 MEM:8000,8000
  a17(r127,l0) costs: LO_REGS:0,0 HI_REGS:800,800 CALLER_SAVE_REGS:800,800 EVEN_REG:800,800 GENERAL_REGS:800,800 VFP_D0_D7_REGS:12000,12000 VFP_LO_REGS:12000,12000 ALL_REGS:12000,12000 MEM:8000,8000
  a18(r153,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a19(r125,l0) costs: LO_REGS:0,0 HI_REGS:1600,1600 CALLER_SAVE_REGS:1600,1600 EVEN_REG:1600,1600 GENERAL_REGS:1600,1600 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a20(r124,l0) costs: LO_REGS:0,0 HI_REGS:800,800 CALLER_SAVE_REGS:800,800 EVEN_REG:800,800 GENERAL_REGS:800,800 VFP_D0_D7_REGS:12000,12000 VFP_LO_REGS:12000,12000 ALL_REGS:12000,12000 MEM:8000,8000
  a21(r123,l0) costs: LO_REGS:0,0 HI_REGS:800,800 CALLER_SAVE_REGS:800,800 EVEN_REG:800,800 GENERAL_REGS:800,800 VFP_D0_D7_REGS:12000,12000 VFP_LO_REGS:12000,12000 ALL_REGS:12000,12000 MEM:8000,8000
  a22(r151,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a23(r137,l0) costs: LO_REGS:0,0 HI_REGS:1600,1600 CALLER_SAVE_REGS:1600,1600 EVEN_REG:1600,1600 GENERAL_REGS:1600,1600 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a24(r143,l0) costs: LO_REGS:0,0 HI_REGS:3200,3200 CALLER_SAVE_REGS:3200,3200 EVEN_REG:3200,3200 GENERAL_REGS:3200,3200 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a25(r142,l0) costs: LO_REGS:0,0 HI_REGS:1600,1600 CALLER_SAVE_REGS:1600,1600 EVEN_REG:1600,1600 GENERAL_REGS:1600,1600 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a26(r140,l0) costs: LO_REGS:0,0 HI_REGS:1600,1600 CALLER_SAVE_REGS:1600,1600 EVEN_REG:1600,1600 GENERAL_REGS:1600,1600 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a27(r148,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a28(r147,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a29(r149,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a30(r121,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a31(r120,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a32(r119,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a33(r118,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a34(r117,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a35(r116,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a36(r114,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a37(r113,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a38(r170,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a39(r171,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 195(l0): point = 0
   Insn 194(l0): point = 2
   Insn 9(l0): point = 5
   Insn 215(l0): point = 8
   Insn 7(l0): point = 10
   Insn 185(l0): point = 12
   Insn 183(l0): point = 14
   Insn 213(l0): point = 17
   Insn 5(l0): point = 19
   Insn 178(l0): point = 21
   Insn 176(l0): point = 23
   Insn 174(l0): point = 26
   Insn 173(l0): point = 28
   Insn 211(l0): point = 31
   Insn 8(l0): point = 33
   Insn 168(l0): point = 35
   Insn 166(l0): point = 37
   Insn 164(l0): point = 40
   Insn 163(l0): point = 42
   Insn 209(l0): point = 45
   Insn 6(l0): point = 47
   Insn 158(l0): point = 49
   Insn 156(l0): point = 51
   Insn 154(l0): point = 54
   Insn 148(l0): point = 57
   Insn 147(l0): point = 59
   Insn 146(l0): point = 61
   Insn 143(l0): point = 64
   Insn 142(l0): point = 66
   Insn 140(l0): point = 68
   Insn 139(l0): point = 70
   Insn 136(l0): point = 73
   Insn 135(l0): point = 75
   Insn 133(l0): point = 77
   Insn 132(l0): point = 79
   Insn 126(l0): point = 82
   Insn 125(l0): point = 84
   Insn 124(l0): point = 86
   Insn 121(l0): point = 89
   Insn 120(l0): point = 91
   Insn 118(l0): point = 93
   Insn 117(l0): point = 95
   Insn 114(l0): point = 98
   Insn 113(l0): point = 100
   Insn 111(l0): point = 102
   Insn 110(l0): point = 104
   Insn 105(l0): point = 107
   Insn 104(l0): point = 109
   Insn 103(l0): point = 111
   Insn 100(l0): point = 114
   Insn 99(l0): point = 116
   Insn 97(l0): point = 118
   Insn 94(l0): point = 120
   Insn 88(l0): point = 122
   Insn 87(l0): point = 124
   Insn 85(l0): point = 126
   Insn 84(l0): point = 128
   Insn 82(l0): point = 130
   Insn 81(l0): point = 132
   Insn 80(l0): point = 134
   Insn 79(l0): point = 136
   Insn 63(l0): point = 139
   Insn 62(l0): point = 141
   Insn 61(l0): point = 143
   Insn 60(l0): point = 145
   Insn 207(l0): point = 148
   Insn 51(l0): point = 150
   Insn 50(l0): point = 152
   Insn 49(l0): point = 154
   Insn 48(l0): point = 156
   Insn 205(l0): point = 159
   Insn 39(l0): point = 161
   Insn 38(l0): point = 163
   Insn 37(l0): point = 165
   Insn 36(l0): point = 167
   Insn 203(l0): point = 170
   Insn 27(l0): point = 172
   Insn 26(l0): point = 174
   Insn 25(l0): point = 176
   Insn 24(l0): point = 178
   Insn 17(l0): point = 181
   Insn 2(l0): point = 183
   Insn 3(l0): point = 185
   Insn 201(l0): point = 187
   Insn 202(l0): point = 189
 a0(r144): [45..47] [31..33] [17..19] [8..10] [3..5]
 a1(r145): [50..183] [36..44] [22..30] [13..16]
 a2(r167): [13..14]
 a3(r165): [22..23]
 a4(r146): [48..185] [40..44] [29..30]
 a5(r163): [36..37]
 a6(r161): [50..51]
 a7(r115): [170..178] [159..167] [148..156] [58..145]
 a8(r136): [58..59]
 a9(r135): [60..61]
 a10(r159): [67..68]
 a11(r133): [67..70]
 a12(r157): [76..77]
 a13(r131): [76..79]
 a14(r130): [83..84]
 a15(r129): [85..86]
 a16(r155): [92..93]
 a17(r127): [92..95]
 a18(r153): [101..102]
 a19(r125): [101..104]
 a20(r124): [108..109]
 a21(r123): [110..111]
 a22(r151): [117..118]
 a23(r137): [117..120]
 a24(r143): [123..124]
 a25(r142): [127..128]
 a26(r140): [129..136]
 a27(r148): [129..130]
 a28(r147): [131..134]
 a29(r149): [131..132]
 a30(r121): [140..141]
 a31(r120): [142..143]
 a32(r119): [151..152]
 a33(r118): [153..154]
 a34(r117): [162..163]
 a35(r116): [164..165]
 a36(r114): [173..174]
 a37(r113): [175..176]
 a38(r170): [184..187]
 a39(r171): [186..189]
Compressing live ranges: from 192 to 72 - 37%
Ranges after the compression:
 a0(r144): [18..19] [12..13] [6..7] [0..3]
 a1(r145): [20..67] [14..17] [8..11] [4..5]
 a2(r167): [4..5]
 a3(r165): [8..9]
 a4(r146): [20..69] [16..17] [10..11]
 a5(r163): [14..15]
 a6(r161): [20..21]
 a7(r115): [22..67]
 a8(r136): [22..23]
 a9(r135): [24..25]
 a10(r159): [26..27]
 a11(r133): [26..27]
 a12(r157): [28..29]
 a13(r131): [28..29]
 a14(r130): [30..31]
 a15(r129): [32..33]
 a16(r155): [34..35]
 a17(r127): [34..35]
 a18(r153): [36..37]
 a19(r125): [36..37]
 a20(r124): [38..39]
 a21(r123): [40..41]
 a22(r151): [42..43]
 a23(r137): [42..43]
 a24(r143): [44..45]
 a25(r142): [46..47]
 a26(r140): [48..51]
 a27(r148): [48..49]
 a28(r147): [50..51]
 a29(r149): [50..51]
 a30(r121): [52..53]
 a31(r120): [54..55]
 a32(r119): [56..57]
 a33(r118): [58..59]
 a34(r117): [60..61]
 a35(r116): [62..63]
 a36(r114): [64..65]
 a37(r113): [66..67]
 a38(r170): [68..71]
 a39(r171): [70..71]
+++Allocating 320 bytes for conflict table (uncompressed size 320)
;; a0(r144,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r145,l0) conflicts: a2(r167,l0) a3(r165,l0) a4(r146,l0) a5(r163,l0) a6(r161,l0) a8(r136,l0) a7(r115,l0) a9(r135,l0) a10(r159,l0) a11(r133,l0) a12(r157,l0) a13(r131,l0) a14(r130,l0) a15(r129,l0) a16(r155,l0) a17(r127,l0) a18(r153,l0) a19(r125,l0) a20(r124,l0) a21(r123,l0) a22(r151,l0) a23(r137,l0) a24(r143,l0) a25(r142,l0) a27(r148,l0) a26(r140,l0) a28(r147,l0) a29(r149,l0) a30(r121,l0) a31(r120,l0) a32(r119,l0) a33(r118,l0) a34(r117,l0) a35(r116,l0) a36(r114,l0) a37(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r167,l0) conflicts: a1(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r165,l0) conflicts: a1(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r146,l0) conflicts: a1(r145,l0) a6(r161,l0) a8(r136,l0) a7(r115,l0) a9(r135,l0) a10(r159,l0) a11(r133,l0) a12(r157,l0) a13(r131,l0) a14(r130,l0) a15(r129,l0) a16(r155,l0) a17(r127,l0) a18(r153,l0) a19(r125,l0) a20(r124,l0) a21(r123,l0) a22(r151,l0) a23(r137,l0) a24(r143,l0) a25(r142,l0) a27(r148,l0) a26(r140,l0) a28(r147,l0) a29(r149,l0) a30(r121,l0) a31(r120,l0) a32(r119,l0) a33(r118,l0) a34(r117,l0) a35(r116,l0) a36(r114,l0) a37(r113,l0) a38(r170,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r163,l0) conflicts: a1(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r161,l0) conflicts: a1(r145,l0) a4(r146,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r115,l0) conflicts: a1(r145,l0) a4(r146,l0) a8(r136,l0) a9(r135,l0) a10(r159,l0) a11(r133,l0) a12(r157,l0) a13(r131,l0) a14(r130,l0) a15(r129,l0) a16(r155,l0) a17(r127,l0) a18(r153,l0) a19(r125,l0) a20(r124,l0) a21(r123,l0) a22(r151,l0) a23(r137,l0) a24(r143,l0) a25(r142,l0) a27(r148,l0) a26(r140,l0) a28(r147,l0) a29(r149,l0) a30(r121,l0) a31(r120,l0) a32(r119,l0) a33(r118,l0) a34(r117,l0) a35(r116,l0) a36(r114,l0) a37(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r136,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r135,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r159,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r115,l0) a11(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r133,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r115,l0) a10(r159,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r157,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r115,l0) a13(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r131,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r115,l0) a12(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r130,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r129,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r155,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r115,l0) a17(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r127,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r115,l0) a16(r155,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r153,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r115,l0) a19(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r125,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r115,l0) a18(r153,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r124,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r123,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r151,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r115,l0) a23(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r137,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r115,l0) a22(r151,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r143,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r142,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r140,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r115,l0) a27(r148,l0) a28(r147,l0) a29(r149,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r148,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r115,l0) a26(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a28(r147,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r115,l0) a26(r140,l0) a29(r149,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a29(r149,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r115,l0) a26(r140,l0) a28(r147,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a30(r121,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a31(r120,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a32(r119,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a33(r118,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a34(r117,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a35(r116,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a36(r114,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a37(r113,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a38(r170,l0) conflicts: a4(r146,l0) a39(r171,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a39(r171,l0) conflicts: a38(r170,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0


  cp0:a0(r144)<->a4(r146)@400:move
  cp1:a8(r136)<->a9(r135)@25:shuffle
  cp2:a14(r130)<->a15(r129)@25:shuffle
  cp3:a20(r124)<->a21(r123)@50:shuffle
  cp4:a27(r148)<->a29(r149)@100:shuffle
  cp5:a27(r148)<->a28(r147)@100:shuffle
  cp6:a25(r142)<->a26(r140)@100:shuffle
  cp7:a25(r142)<->a27(r148)@100:shuffle
  cp8:a30(r121)<->a31(r120)@25:shuffle
  cp9:a32(r119)<->a33(r118)@25:shuffle
  cp10:a34(r117)<->a35(r116)@25:shuffle
  cp11:a36(r114)<->a37(r113)@25:shuffle
  cp12:a4(r146)<->a39(r171)@1000:move
  cp13:a1(r145)<->a38(r170)@1000:move
  pref0:a0(r144)<-hr0@2000
  pref1:a39(r171)<-hr1@2000
  pref2:a38(r170)<-hr0@2000
  regions=1, blocks=24, points=72
    allocnos=40 (big 0), copies=14, conflicts=0, ranges=48

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r144 1r145 2r167 3r165 4r146 5r163 6r161 7r115 8r136 9r135 10r159 11r133 12r157 13r131 14r130 15r129 16r155 17r127 18r153 19r125 20r124 21r123 22r151 23r137 24r143 25r142 26r140 27r148 28r147 29r149 30r121 31r120 32r119 33r118 34r117 35r116 36r114 37r113 38r170 39r171
    modified regnos: 113 114 115 116 117 118 119 120 121 123 124 125 127 129 130 131 133 135 136 137 140 142 143 144 145 146 147 148 149 151 153 155 157 159 161 163 165 167 170 171
    border:
    Pressure: GENERAL_REGS=6
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@1147780
          2:( 1-12 14)@116000
      Allocno a0r144 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r145 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r167 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r165 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r146 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r163 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r161 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r135 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r159 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r157 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r155 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r153 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r151 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a25r142 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a26r140 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a27r148 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a28r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a29r149 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a30r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a31r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a32r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a33r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a34r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a35r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a36r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a37r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a38r170 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a39r171 of ALL_REGS(46) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15 48-106)
      Forming thread by copy 0:a0r144-a4r146 (freq=400):
        Result (freq=7992): a0r144(2328) a4r146(5664)
      Forming thread by copy 4:a27r148-a29r149 (freq=100):
        Result (freq=3200): a27r148(1600) a29r149(1600)
      Forming thread by copy 6:a25r142-a26r140 (freq=100):
        Result (freq=3200): a25r142(1600) a26r140(1600)
      Forming thread by copy 3:a20r124-a21r123 (freq=50):
        Result (freq=1600): a20r124(800) a21r123(800)
      Forming thread by copy 1:a8r136-a9r135 (freq=25):
        Result (freq=800): a8r136(400) a9r135(400)
      Forming thread by copy 2:a14r130-a15r129 (freq=25):
        Result (freq=800): a14r130(400) a15r129(400)
      Forming thread by copy 8:a30r121-a31r120 (freq=25):
        Result (freq=800): a30r121(400) a31r120(400)
      Forming thread by copy 9:a32r119-a33r118 (freq=25):
        Result (freq=800): a32r119(400) a33r118(400)
      Forming thread by copy 10:a34r117-a35r116 (freq=25):
        Result (freq=800): a34r117(400) a35r116(400)
      Forming thread by copy 11:a36r114-a37r113 (freq=25):
        Result (freq=800): a36r114(400) a37r113(400)
      Pushing a3(r165,l0)(cost 0)
      Pushing a5(r163,l0)(cost 0)
      Pushing a2(r167,l0)(cost 0)
      Pushing a37(r113,l0)(cost 0)
      Pushing a36(r114,l0)(cost 0)
      Pushing a35(r116,l0)(cost 0)
      Pushing a34(r117,l0)(cost 0)
      Pushing a33(r118,l0)(cost 0)
      Pushing a32(r119,l0)(cost 0)
      Pushing a31(r120,l0)(cost 0)
      Pushing a30(r121,l0)(cost 0)
      Pushing a17(r127,l0)(cost 0)
      Pushing a16(r155,l0)(cost 0)
      Pushing a15(r129,l0)(cost 0)
      Pushing a14(r130,l0)(cost 0)
      Pushing a11(r133,l0)(cost 0)
      Pushing a10(r159,l0)(cost 0)
      Pushing a9(r135,l0)(cost 0)
      Pushing a8(r136,l0)(cost 0)
      Pushing a6(r161,l0)(cost 0)
      Pushing a28(r147,l0)(cost 0)
      Pushing a24(r143,l0)(cost 0)
      Pushing a23(r137,l0)(cost 0)
      Forming thread by copy 13:a1r145-a38r170 (freq=1000):
        Result (freq=4599): a1r145(2599) a38r170(2000)
        Making a1(r145,l0) colorable
        Making a7(r115,l0) colorable
      Pushing a22(r151,l0)(cost 0)
      Forming thread by copy 12:a4r146-a39r171 (freq=1000):
        Result (freq=9992): a0r144(2328) a39r171(2000) a4r146(5664)
        Making a4(r146,l0) colorable
      Pushing a21(r123,l0)(cost 0)
      Pushing a20(r124,l0)(cost 0)
      Pushing a19(r125,l0)(cost 0)
      Pushing a18(r153,l0)(cost 0)
      Pushing a13(r131,l0)(cost 0)
      Pushing a12(r157,l0)(cost 0)
      Pushing a39(r171,l0)(cost 0)
      Pushing a38(r170,l0)(cost 0)
      Pushing a29(r149,l0)(cost 0)
      Pushing a27(r148,l0)(cost 0)
      Pushing a26(r140,l0)(cost 0)
      Pushing a25(r142,l0)(cost 0)
      Pushing a1(r145,l0)(cost 25990)
      Pushing a0(r144,l0)(cost 0)
      Pushing a4(r146,l0)(cost 46640)
      Pushing a7(r115,l0)(cost 104000)
      Popping a7(r115,l0)  -- assign reg 3
      Popping a4(r146,l0)  -- assign reg 1
      Popping a0(r144,l0)  -- assign reg 0
      Popping a1(r145,l0)  -- assign reg 0
      Popping a25(r142,l0)  -- assign reg 2
      Popping a26(r140,l0)  -- assign reg 2
      Popping a27(r148,l0)  -- assign reg 12
      Popping a29(r149,l0)  -- assign reg 12
      Popping a38(r170,l0)  -- assign reg 0
      Popping a39(r171,l0)  -- assign reg 1
      Popping a12(r157,l0)  -- assign reg 2
      Popping a13(r131,l0)  -- assign reg 4
      Popping a18(r153,l0)  -- assign reg 2
      Popping a19(r125,l0)  -- assign reg 4
      Popping a20(r124,l0)  -- assign reg 2
      Popping a21(r123,l0)  -- assign reg 2
      Popping a22(r151,l0)  -- assign reg 2
      Popping a23(r137,l0)  -- assign reg 4
      Popping a24(r143,l0)  -- assign reg 2
      Popping a28(r147,l0)  -- assign reg 4
      Popping a6(r161,l0)  -- assign reg 3
      Popping a8(r136,l0)  -- assign reg 2
      Popping a9(r135,l0)  -- assign reg 2
      Popping a10(r159,l0)  -- assign reg 2
      Popping a11(r133,l0)  -- assign reg 4
      Popping a14(r130,l0)  -- assign reg 2
      Popping a15(r129,l0)  -- assign reg 2
      Popping a16(r155,l0)  -- assign reg 2
      Popping a17(r127,l0)  -- assign reg 4
      Popping a30(r121,l0)  -- assign reg 2
      Popping a31(r120,l0)  -- assign reg 2
      Popping a32(r119,l0)  -- assign reg 2
      Popping a33(r118,l0)  -- assign reg 2
      Popping a34(r117,l0)  -- assign reg 2
      Popping a35(r116,l0)  -- assign reg 2
      Popping a36(r114,l0)  -- assign reg 2
      Popping a37(r113,l0)  -- assign reg 2
      Popping a2(r167,l0)  -- assign reg 3
      Popping a5(r163,l0)  -- assign reg 3
      Popping a3(r165,l0)  -- assign reg 3
Disposition:
   37:r113 l0     2   36:r114 l0     2    7:r115 l0     3   35:r116 l0     2
   34:r117 l0     2   33:r118 l0     2   32:r119 l0     2   31:r120 l0     2
   30:r121 l0     2   21:r123 l0     2   20:r124 l0     2   19:r125 l0     4
   17:r127 l0     4   15:r129 l0     2   14:r130 l0     2   13:r131 l0     4
   11:r133 l0     4    9:r135 l0     2    8:r136 l0     2   23:r137 l0     4
   26:r140 l0     2   25:r142 l0     2   24:r143 l0     2    0:r144 l0     0
    1:r145 l0     0    4:r146 l0     1   28:r147 l0     4   27:r148 l0    12
   29:r149 l0    12   22:r151 l0     2   18:r153 l0     2   16:r155 l0     2
   12:r157 l0     2   10:r159 l0     2    6:r161 l0     3    5:r163 l0     3
    3:r165 l0     3    2:r167 l0     3   38:r170 l0     0   39:r171 l0     1
New iteration of spill/restore move
+++Costs: overall -58000, reg -58000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_OCN_Stop_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,23u} r13={1d,23u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={9d,7u} r102={1d,23u} r103={1d,22u} r113={1d,1u} r114={1d,1u} r115={4d,23u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r127={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r133={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,2u} r140={1d,1u} r142={1d,1u} r143={1d,1u} r144={5d,1u} r145={1d,9u} r146={1d,9u} r147={1d,1u,1e} r148={1d,1u} r149={1d,1u} r151={1d,1u} r153={1d,1u} r155={1d,1u} r157={1d,1u} r159={1d,1u} r161={1d,1u} r163={1d,1u} r165={1d,1u} r167={1d,1u} r170={1d,1u} r171={1d,1u} 
;;    total ref usage 264{82d,181u,1e} in 138{138 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 10 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 4 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":826:3 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":826:21 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":827:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":830:3 -1
     (nil))
(debug_insn 16 15 202 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":832:3 -1
     (nil))
(insn 202 16 201 2 (set (reg:SI 171)
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":825:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(insn 201 202 3 2 (set (reg:SI 170)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":825:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 201 2 2 (set (reg/v:SI 146 [ Channel ])
        (reg:SI 171)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":825:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 171)
        (nil)))
(insn 2 3 17 2 (set (reg/v/f:SI 145 [ htim ])
        (reg:SI 170)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":825:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 170)
        (nil)))
(jump_insn 17 2 18 2 (parallel [
            (set (pc)
                (if_then_else (leu (reg/v:SI 146 [ Channel ])
                        (const_int 12 [0xc]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg/v:SI 146 [ Channel ])
                                (const_int 4 [0x4]))
                            (label_ref:SI 18)) [0  S4 A32])
                    (label_ref:SI 200)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 18))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":832:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (insn_list:REG_LABEL_TARGET 200 (insn_list:REG_LABEL_TARGET 186 (nil))))
 -> 18)
(code_label 18 17 19 185 (nil) [2 uses])
(jump_table_data 19 18 20 (addr_diff_vec:SI (label_ref:SI 18)
         [
            (label_ref:SI 21)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 33)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 45)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 57)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 20 19 21)
(code_label 21 20 22 3 188 (nil) [1 uses])
(note 22 21 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 23 22 24 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 -1
     (nil))
(insn 24 23 25 3 (set (reg/f:SI 115 [ _4 ])
        (mem/f:SI (reg/v/f:SI 145 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 26 3 (set (reg:SI 113 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 25 27 3 (set (reg:SI 114 [ _3 ])
        (and:SI (reg:SI 113 [ _2 ])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _2 ])
        (nil)))
(insn 27 26 28 3 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])
        (reg:SI 114 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _3 ])
        (nil)))
(debug_insn 28 27 29 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":838:7 -1
     (nil))
(debug_insn 29 28 30 3 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 30 29 203 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":867:3 -1
     (nil))
(jump_insn 203 30 204 3 (set (pc)
        (label_ref 67)) 284 {*arm_jump}
     (nil)
 -> 67)
(barrier 204 203 33)
(code_label 33 204 34 4 187 (nil) [1 uses])
(note 34 33 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 -1
     (nil))
(insn 36 35 37 4 (set (reg/f:SI 115 [ _4 ])
        (mem/f:SI (reg/v/f:SI 145 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 36 38 4 (set (reg:SI 116 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 12 [0xc])) [1 _4->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 37 39 4 (set (reg:SI 117 [ _6 ])
        (and:SI (reg:SI 116 [ _5 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _5 ])
        (nil)))
(insn 39 38 40 4 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 12 [0xc])) [1 _4->DIER+0 S4 A32])
        (reg:SI 117 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _6 ])
        (nil)))
(debug_insn 40 39 41 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":845:7 -1
     (nil))
(debug_insn 41 40 42 4 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 42 41 205 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":867:3 -1
     (nil))
(jump_insn 205 42 206 4 (set (pc)
        (label_ref 67)) 284 {*arm_jump}
     (nil)
 -> 67)
(barrier 206 205 45)
(code_label 45 206 46 5 186 (nil) [1 uses])
(note 46 45 47 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 47 46 48 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 -1
     (nil))
(insn 48 47 49 5 (set (reg/f:SI 115 [ _4 ])
        (mem/f:SI (reg/v/f:SI 145 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 5 (set (reg:SI 118 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 12 [0xc])) [1 _7->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 49 51 5 (set (reg:SI 119 [ _9 ])
        (and:SI (reg:SI 118 [ _8 ])
            (const_int -9 [0xfffffffffffffff7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _8 ])
        (nil)))
(insn 51 50 52 5 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 12 [0xc])) [1 _7->DIER+0 S4 A32])
        (reg:SI 119 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _9 ])
        (nil)))
(debug_insn 52 51 53 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":852:7 -1
     (nil))
(debug_insn 53 52 54 5 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 54 53 207 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":867:3 -1
     (nil))
(jump_insn 207 54 208 5 (set (pc)
        (label_ref 67)) 284 {*arm_jump}
     (nil)
 -> 67)
(barrier 208 207 57)
(code_label 57 208 58 6 184 (nil) [1 uses])
(note 58 57 59 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 59 58 60 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 -1
     (nil))
(insn 60 59 61 6 (set (reg/f:SI 115 [ _4 ])
        (mem/f:SI (reg/v/f:SI 145 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 61 60 62 6 (set (reg:SI 120 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 12 [0xc])) [1 _10->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 6 (set (reg:SI 121 [ _12 ])
        (and:SI (reg:SI 120 [ _11 ])
            (const_int -17 [0xffffffffffffffef]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _11 ])
        (nil)))
(insn 63 62 64 6 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 12 [0xc])) [1 _10->DIER+0 S4 A32])
        (reg:SI 121 [ _12 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _12 ])
        (nil)))
(debug_insn 64 63 65 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":859:7 -1
     (nil))
(debug_insn 65 64 66 6 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 66 65 67 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":867:3 -1
     (nil))
(code_label 67 66 68 7 189 (nil) [3 uses])
(note 68 67 83 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 83 68 98 7 NOTE_INSN_DELETED)
(note 98 83 69 7 NOTE_INSN_DELETED)
(debug_insn 69 98 70 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 70 69 71 7 (var_location:SI D#17 (mem/f:SI (reg/v/f:SI 145 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 71 70 72 7 (var_location:SI TIMx (debug_expr:SI D#17)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 72 71 73 7 (var_location:SI Channel (reg/v:SI 146 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 73 72 74 7 (var_location:SI ChannelNState (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 74 73 75 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 75 74 76 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 76 75 77 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(debug_insn 77 76 78 7 (var_location:SI tmp (ashift:SI (const_int 4 [0x4])
        (and:SI (reg/v:SI 146 [ Channel ])
            (const_int 31 [0x1f])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 78 77 79 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 79 78 80 7 (set (reg:SI 140 [ _52 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 79 81 7 (set (reg:SI 147)
        (and:SI (reg/v:SI 146 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (nil))
(insn 81 80 82 7 (set (reg:SI 149)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 82 81 84 7 (set (reg:SI 148 [ tmp ])
        (ashift:SI (reg:SI 149)
            (reg:SI 147))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg:SI 147)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 147))
                (nil)))))
(insn 84 82 85 7 (set (reg:SI 142 [ _54 ])
        (and:SI (not:SI (reg:SI 148 [ tmp ]))
            (reg:SI 140 [ _52 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 148 [ tmp ])
        (expr_list:REG_DEAD (reg:SI 140 [ _52 ])
            (nil))))
(insn 85 84 86 7 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])
        (reg:SI 142 [ _54 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142 [ _54 ])
        (nil)))
(debug_insn 86 85 87 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 87 86 88 7 (set (reg:SI 143 [ _55 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 88 87 89 7 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])
        (reg:SI 143 [ _55 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143 [ _55 ])
        (nil)))
(debug_insn 89 88 90 7 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 90 89 91 7 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 91 90 92 7 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 92 91 93 7 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 93 92 94 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":873:5 -1
     (nil))
(insn 94 93 95 7 (set (reg/v:SI 137 [ tmpccer ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":873:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 95 94 96 7 (var_location:SI tmpccer (reg/v:SI 137 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":873:13 -1
     (nil))
(debug_insn 96 95 97 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":874:5 -1
     (nil))
(insn 97 96 99 7 (set (reg:SI 151)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":874:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 99 97 100 7 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg/v:SI 137 [ tmpccer ])
                        (reg:SI 151))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":874:8 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg/v:SI 137 [ tmpccer ])
            (nil))))
(jump_insn 100 99 101 7 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":874:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 106)
(note 101 100 102 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 102 101 103 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":876:7 -1
     (nil))
(insn 103 102 104 8 (set (reg:SI 123 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 12 [0xc])) [1 prephitmp_70->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":876:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 104 103 105 8 (set (reg:SI 124 [ _16 ])
        (and:SI (reg:SI 123 [ _15 ])
            (const_int -129 [0xffffffffffffff7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":876:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _15 ])
        (nil)))
(insn 105 104 106 8 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 12 [0xc])) [1 prephitmp_70->DIER+0 S4 A32])
        (reg:SI 124 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":876:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _16 ])
        (nil)))
(code_label 106 105 107 9 190 (nil) [1 uses])
(note 107 106 112 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 112 107 108 9 NOTE_INSN_DELETED)
(debug_insn 108 112 109 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(debug_insn 109 108 110 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(insn 110 109 111 9 (set (reg:SI 125 [ _17 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 111 110 113 9 (set (reg:SI 153)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 113 111 114 9 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 125 [ _17 ])
                        (reg:SI 153))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg:SI 125 [ _17 ])
            (nil))))
(jump_insn 114 113 115 9 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 127)
(note 115 114 119 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 119 115 116 10 NOTE_INSN_DELETED)
(debug_insn 116 119 117 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(insn 117 116 118 10 (set (reg:SI 127 [ _19 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 117 120 10 (set (reg:SI 155)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 120 118 121 10 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 127 [ _19 ])
                        (reg:SI 155))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_DEAD (reg:SI 127 [ _19 ])
            (nil))))
(jump_insn 121 120 122 10 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 127)
(note 122 121 123 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 123 122 124 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(insn 124 123 125 11 (set (reg:SI 129 [ _21 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 68 [0x44])) [1 prephitmp_70->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 125 124 126 11 (set (reg:SI 130 [ _22 ])
        (and:SI (reg:SI 129 [ _21 ])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _21 ])
        (nil)))
(insn 126 125 127 11 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 68 [0x44])) [1 prephitmp_70->BDTR+0 S4 A32])
        (reg:SI 130 [ _22 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ _22 ])
        (nil)))
(code_label 127 126 128 12 191 (nil) [2 uses])
(note 128 127 134 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 134 128 129 12 NOTE_INSN_DELETED)
(debug_insn 129 134 130 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(debug_insn 130 129 131 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(debug_insn 131 130 132 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(insn 132 131 133 12 (set (reg:SI 131 [ _23 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 133 132 135 12 (set (reg:SI 157)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 135 133 136 12 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 131 [ _23 ])
                        (reg:SI 157))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg:SI 131 [ _23 ])
            (nil))))
(jump_insn 136 135 137 12 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 149)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 149)
(note 137 136 141 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 141 137 138 13 NOTE_INSN_DELETED)
(debug_insn 138 141 139 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(insn 139 138 140 13 (set (reg:SI 133 [ _25 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 140 139 142 13 (set (reg:SI 159)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 142 140 143 13 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 133 [ _25 ])
                        (reg:SI 159))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_DEAD (reg:SI 133 [ _25 ])
            (nil))))
(jump_insn 143 142 144 13 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 149)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 149)
(note 144 143 145 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 145 144 146 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(insn 146 145 147 14 (set (reg:SI 135 [ _27 ])
        (mem/v:SI (reg/f:SI 115 [ _4 ]) [1 prephitmp_70->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 147 146 148 14 (set (reg:SI 136 [ _28 ])
        (and:SI (reg:SI 135 [ _27 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ _27 ])
        (nil)))
(insn 148 147 149 14 (set (mem/v:SI (reg/f:SI 115 [ _4 ]) [1 prephitmp_70->CR1+0 S4 A32])
        (reg:SI 136 [ _28 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136 [ _28 ])
        (expr_list:REG_DEAD (reg/f:SI 115 [ _4 ])
            (nil))))
(code_label 149 148 150 15 192 (nil) [2 uses])
(note 150 149 153 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 153 150 151 15 NOTE_INSN_DELETED)
(debug_insn 151 153 152 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(debug_insn 152 151 154 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 -1
     (nil))
(jump_insn 154 152 155 15 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 146 [ Channel ])
                        (const_int 0 [0]))
                    (label_ref 161)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 161)
(note 155 154 156 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 156 155 158 16 (set (reg:SI 161)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 158 156 6 16 (set (mem/v:QI (plus:SI (reg/v/f:SI 145 [ htim ])
                (const_int 68 [0x44])) [0 htim_35(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 161) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 161)
        (expr_list:REG_DEAD (reg/v/f:SI 145 [ htim ])
            (nil))))
(insn 6 158 209 16 (set (reg/v:SI 144 [ <retval> ])
        (reg/v:SI 146 [ Channel ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 146 [ Channel ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 209 6 210 16 (set (pc)
        (label_ref 186)) 284 {*arm_jump}
     (nil)
 -> 186)
(barrier 210 209 161)
(code_label 161 210 162 17 193 (nil) [1 uses])
(note 162 161 163 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 163 162 164 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 146 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 164 163 165 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 171)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 171)
(note 165 164 166 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 166 165 168 18 (set (reg:SI 163)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 168 166 8 18 (set (mem/v:QI (plus:SI (reg/v/f:SI 145 [ htim ])
                (const_int 69 [0x45])) [0 htim_35(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 163) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_DEAD (reg/v/f:SI 145 [ htim ])
            (nil))))
(insn 8 168 211 18 (set (reg/v:SI 144 [ <retval> ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 211 8 212 18 (set (pc)
        (label_ref 186)) 284 {*arm_jump}
     (nil)
 -> 186)
(barrier 212 211 171)
(code_label 171 212 172 19 194 (nil) [1 uses])
(note 172 171 173 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 173 172 174 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 146 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 146 [ Channel ])
        (nil)))
(jump_insn 174 173 175 19 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 181)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 181)
(note 175 174 176 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 176 175 178 20 (set (reg:SI 165)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 178 176 5 20 (set (mem/v:QI (plus:SI (reg/v/f:SI 145 [ htim ])
                (const_int 70 [0x46])) [0 htim_35(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 165) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg/v/f:SI 145 [ htim ])
            (nil))))
(insn 5 178 213 20 (set (reg/v:SI 144 [ <retval> ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 213 5 214 20 (set (pc)
        (label_ref 186)) 284 {*arm_jump}
     (nil)
 -> 186)
(barrier 214 213 181)
(code_label 181 214 182 21 195 (nil) [1 uses])
(note 182 181 183 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 183 182 185 21 (set (reg:SI 167)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 185 183 7 21 (set (mem/v:QI (plus:SI (reg/v/f:SI 145 [ htim ])
                (const_int 71 [0x47])) [0 htim_35(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 167) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_DEAD (reg/v/f:SI 145 [ htim ])
            (nil))))
(insn 7 185 215 21 (set (reg/v:SI 144 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 215 7 216 21 (set (pc)
        (label_ref 186)) 284 {*arm_jump}
     (nil)
 -> 186)
(barrier 216 215 200)
(code_label 200 216 199 22 196 (nil) [10 uses])
(note 199 200 9 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 9 199 186 22 (set (reg/v:SI 144 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":832:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(code_label 186 9 187 23 183 (nil) [4 uses])
(note 187 186 188 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 188 187 189 23 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 189 188 194 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":890:3 -1
     (nil))
(insn 194 189 195 23 (set (reg/i:SI 0 r0)
        (reg/v:SI 144 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":891:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 144 [ <retval> ])
        (nil)))
(insn 195 194 222 23 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":891:1 -1
     (nil))
(note 222 195 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_OCN_Start_DMA (HAL_TIMEx_OCN_Start_DMA, funcdef_no=343, decl_uid=9478, cgraph_uid=347, symbol_order=346)

Starting decreasing number of live ranges...
rescanning insn with uid = 22.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 62 n_edges 98 count 62 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61
;; 2 succs { 3 5 }
;; 3 succs { 4 11 }
;; 4 succs { 61 }
;; 5 succs { 6 7 }
;; 6 succs { 59 }
;; 7 succs { 8 9 }
;; 8 succs { 59 }
;; 9 succs { 59 }
;; 10 succs { 11 12 }
;; 11 succs { 57 }
;; 12 succs { 13 14 }
;; 13 succs { 57 }
;; 14 succs { 15 17 }
;; 15 succs { 55 16 }
;; 16 succs { 61 }
;; 17 succs { 52 18 }
;; 18 succs { 16 }
;; 19 succs { 20 21 }
;; 20 succs { 16 21 }
;; 21 succs { 22 23 }
;; 22 succs { 28 }
;; 23 succs { 24 25 }
;; 24 succs { 30 }
;; 25 succs { 26 27 }
;; 26 succs { 32 }
;; 27 succs { 48 28 30 32 34 }
;; 28 succs { 16 29 }
;; 29 succs { 36 }
;; 30 succs { 16 31 }
;; 31 succs { 36 }
;; 32 succs { 16 33 }
;; 33 succs { 36 }
;; 34 succs { 16 35 }
;; 35 succs { 36 }
;; 36 succs { 44 37 }
;; 37 succs { 44 38 }
;; 38 succs { 44 39 }
;; 39 succs { 44 40 }
;; 40 succs { 44 41 }
;; 41 succs { 44 42 }
;; 42 succs { 44 43 }
;; 43 succs { 44 47 }
;; 44 succs { 45 49 }
;; 45 succs { 46 50 }
;; 46 succs { 61 }
;; 47 succs { 61 }
;; 48 succs { 61 }
;; 49 succs { 61 }
;; 50 succs { 61 }
;; 51 succs { 61 }
;; 52 succs { 53 27 }
;; 53 succs { 54 27 }
;; 54 succs { 16 }
;; 55 succs { 56 26 }
;; 56 succs { 20 }
;; 57 succs { 19 58 }
;; 58 succs { 16 }
;; 59 succs { 60 10 }
;; 60 succs { 51 }
;; 61 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 257: local to bb 2 def dominates all uses has unique first use
Reg 258: local to bb 2 def dominates all uses has unique first use
Reg 259: local to bb 2 def dominates all uses has unique first use
Reg 260: local to bb 2 def dominates all uses has unique first use
Reg 177 uninteresting (no unique first use)
Reg 178 uninteresting (no unique first use)
Reg 176 uninteresting
Reg 181 uninteresting
Reg 184 uninteresting
Reg 189 uninteresting
Reg 194 uninteresting
Reg 199 uninteresting
Reg 204 uninteresting
Reg 209 uninteresting
Reg 212 uninteresting
Reg 213 uninteresting
Reg 215 uninteresting
Reg 217 uninteresting
Reg 219 uninteresting
Reg 120: local to bb 28 def dominates all uses has unique first use
Ignoring reg 225, has equiv memory
Reg 221 uninteresting
Reg 222 uninteresting
Reg 223 uninteresting
Reg 261 uninteresting
Reg 127 uninteresting
Reg 128 uninteresting
Reg 129: local to bb 30 def dominates all uses has unique first use
Ignoring reg 231, has equiv memory
Reg 227 uninteresting
Reg 228 uninteresting
Reg 229 uninteresting
Reg 262 uninteresting
Reg 137 uninteresting
Reg 138 uninteresting
Reg 139: local to bb 32 def dominates all uses has unique first use
Ignoring reg 237, has equiv memory
Reg 233 uninteresting
Reg 234 uninteresting
Reg 235 uninteresting
Reg 263 uninteresting
Reg 146 uninteresting
Reg 147 uninteresting
Reg 148: local to bb 34 def dominates all uses has unique first use
Ignoring reg 243, has equiv memory
Reg 239 uninteresting
Reg 240 uninteresting
Reg 241 uninteresting
Reg 264 uninteresting
Reg 155 uninteresting
Reg 156 uninteresting
Reg 169: local to bb 36 def dominates all uses has unique first use
Reg 246 uninteresting
Reg 168 uninteresting
Reg 171 uninteresting
Reg 172: local to bb 36 def dominates all uses has unique first use
Reg 248: local to bb 36 def dominates all uses has unique first use
Reg 173 uninteresting
Reg 157 uninteresting
Reg 158 uninteresting
Reg 249 uninteresting
Reg 250 uninteresting
Reg 251 uninteresting
Reg 252 uninteresting
Reg 253 uninteresting
Reg 254 uninteresting
Reg 159: local to bb 44 def dominates all uses has unique first use
Reg 160: local to bb 46 def dominates all uses has unique first use
Reg 161 uninteresting
Reg 162: local to bb 47 def dominates all uses has unique first use
Reg 163 uninteresting
Found def insn 186 for 120 to be not moveable
Found def insn 221 for 129 to be not moveable
Found def insn 256 for 139 to be not moveable
Found def insn 291 for 148 to be not moveable
Found def insn 386 for 159 to be not moveable
Found def insn 398 for 160 to be not moveable
Found def insn 406 for 162 to be not moveable
Found def insn 336 for 169 to be not moveable
Found def insn 341 for 172 to be not moveable
Ignoring reg 248 with equiv init insn
Found def insn 510 for 257 to be not moveable
Found def insn 511 for 258 to be not moveable
Found def insn 512 for 259 to be not moveable
Found def insn 513 for 260 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61
;; 2 succs { 3 5 }
;; 3 succs { 4 11 }
;; 4 succs { 61 }
;; 5 succs { 6 7 }
;; 6 succs { 59 }
;; 7 succs { 8 9 }
;; 8 succs { 59 }
;; 9 succs { 59 }
;; 10 succs { 11 12 }
;; 11 succs { 57 }
;; 12 succs { 13 14 }
;; 13 succs { 57 }
;; 14 succs { 15 17 }
;; 15 succs { 55 16 }
;; 16 succs { 61 }
;; 17 succs { 52 18 }
;; 18 succs { 16 }
;; 19 succs { 20 21 }
;; 20 succs { 16 21 }
;; 21 succs { 22 23 }
;; 22 succs { 28 }
;; 23 succs { 24 25 }
;; 24 succs { 30 }
;; 25 succs { 26 27 }
;; 26 succs { 32 }
;; 27 succs { 48 28 30 32 34 }
;; 28 succs { 16 29 }
;; 29 succs { 36 }
;; 30 succs { 16 31 }
;; 31 succs { 36 }
;; 32 succs { 16 33 }
;; 33 succs { 36 }
;; 34 succs { 16 35 }
;; 35 succs { 36 }
;; 36 succs { 44 37 }
;; 37 succs { 44 38 }
;; 38 succs { 44 39 }
;; 39 succs { 44 40 }
;; 40 succs { 44 41 }
;; 41 succs { 44 42 }
;; 42 succs { 44 43 }
;; 43 succs { 44 47 }
;; 44 succs { 45 49 }
;; 45 succs { 46 50 }
;; 46 succs { 61 }
;; 47 succs { 61 }
;; 48 succs { 61 }
;; 49 succs { 61 }
;; 50 succs { 61 }
;; 51 succs { 61 }
;; 52 succs { 53 27 }
;; 53 succs { 54 27 }
;; 54 succs { 16 }
;; 55 succs { 56 26 }
;; 56 succs { 20 }
;; 57 succs { 19 58 }
;; 58 succs { 16 }
;; 59 succs { 60 10 }
;; 60 succs { 51 }
;; 61 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 213: (insn_list:REG_DEP_TRUE 145 (nil))
init_insns for 215: (insn_list:REG_DEP_TRUE 156 (nil))
init_insns for 217: (insn_list:REG_DEP_TRUE 167 (nil))
init_insns for 219: (insn_list:REG_DEP_TRUE 175 (nil))
init_insns for 221: (insn_list:REG_DEP_TRUE 187 (nil))
init_insns for 222: (insn_list:REG_DEP_TRUE 190 (nil))
init_insns for 223: (insn_list:REG_DEP_TRUE 193 (nil))
init_insns for 225: (insn_list:REG_DEP_TRUE 196 (nil))
init_insns for 227: (insn_list:REG_DEP_TRUE 222 (nil))
init_insns for 228: (insn_list:REG_DEP_TRUE 225 (nil))
init_insns for 229: (insn_list:REG_DEP_TRUE 228 (nil))
init_insns for 231: (insn_list:REG_DEP_TRUE 231 (nil))
init_insns for 233: (insn_list:REG_DEP_TRUE 257 (nil))
init_insns for 234: (insn_list:REG_DEP_TRUE 260 (nil))
init_insns for 235: (insn_list:REG_DEP_TRUE 263 (nil))
init_insns for 237: (insn_list:REG_DEP_TRUE 266 (nil))
init_insns for 239: (insn_list:REG_DEP_TRUE 292 (nil))
init_insns for 240: (insn_list:REG_DEP_TRUE 295 (nil))
init_insns for 241: (insn_list:REG_DEP_TRUE 298 (nil))
init_insns for 243: (insn_list:REG_DEP_TRUE 301 (nil))
init_insns for 246: (insn_list:REG_DEP_TRUE 332 (nil))
init_insns for 248: (insn_list:REG_DEP_TRUE 353 (nil))
init_insns for 249: (insn_list:REG_DEP_TRUE 360 (nil))
init_insns for 250: (insn_list:REG_DEP_TRUE 364 (nil))
init_insns for 251: (insn_list:REG_DEP_TRUE 368 (nil))
init_insns for 252: (insn_list:REG_DEP_TRUE 372 (nil))
init_insns for 253: (insn_list:REG_DEP_TRUE 376 (nil))
init_insns for 254: (insn_list:REG_DEP_TRUE 380 (nil))

Pass 1 for finding pseudo/allocno costs

    r264: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r263: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r262: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r261: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r260: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r259: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r258: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    a74 (r258,l0) best GENERAL_REGS, allocno ALL_REGS
    r257: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r254: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r253: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r252: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r251: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r250: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r249: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r248: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r246: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r245: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r243: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r241: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r240: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r239: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r237: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r235: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r234: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r233: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r231: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r229: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r228: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r227: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r225: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r223: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r222: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r221: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r219: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r217: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r215: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r213: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r212: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r209: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r204: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r199: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r194: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r189: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r184: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r181: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r178: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r177: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r176: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r175: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r174: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r173: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r171: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r169: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r166: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r165: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r160: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r156: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r174,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:73050,73050 VFP_LO_REGS:73050,73050 ALL_REGS:58050,58050 MEM:48700,48700
  a1(r164,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:22485,22485 VFP_LO_REGS:22485,22485 ALL_REGS:22485,22485 MEM:14990,14990
  a2(r175,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:70950,70950 VFP_LO_REGS:70950,70950 ALL_REGS:70950,70950 MEM:47300,47300
  a3(r176,l0) costs: LO_REGS:0,0 HI_REGS:3426,3426 CALLER_SAVE_REGS:3426,3426 EVEN_REG:3426,3426 GENERAL_REGS:3426,3426 VFP_D0_D7_REGS:71670,71670 VFP_LO_REGS:71670,71670 ALL_REGS:71670,71670 MEM:47780,47780
  a4(r177,l0) costs: LO_REGS:736,736 HI_REGS:2504,2504 CALLER_SAVE_REGS:2504,2504 EVEN_REG:2504,2504 GENERAL_REGS:1768,1768 VFP_D0_D7_REGS:33780,33780 VFP_LO_REGS:33780,33780 ALL_REGS:28260,28260 MEM:22520,22520
  a5(r178,l0) costs: LO_REGS:736,736 HI_REGS:1780,1780 CALLER_SAVE_REGS:1780,1780 EVEN_REG:1780,1780 GENERAL_REGS:1044,1044 VFP_D0_D7_REGS:28350,28350 VFP_LO_REGS:28350,28350 ALL_REGS:22830,22830 MEM:18900,18900
  a6(r165,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:22860,22860 VFP_LO_REGS:22860,22860 ALL_REGS:22860,22860 MEM:15240,15240
  a7(r136,l0) costs: LO_REGS:0,0 HI_REGS:488,488 CALLER_SAVE_REGS:488,488 EVEN_REG:488,488 GENERAL_REGS:488,488 VFP_D0_D7_REGS:51405,51405 VFP_LO_REGS:51405,51405 ALL_REGS:51405,51405 MEM:34270,34270
  a8(r163,l0) costs: LO_REGS:0,0 HI_REGS:28,28 CALLER_SAVE_REGS:28,28 EVEN_REG:28,28 GENERAL_REGS:28,28 VFP_D0_D7_REGS:420,420 VFP_LO_REGS:420,420 ALL_REGS:420,420 MEM:280,280
  a9(r162,l0) costs: LO_REGS:0,0 HI_REGS:28,28 CALLER_SAVE_REGS:28,28 EVEN_REG:28,28 GENERAL_REGS:28,28 VFP_D0_D7_REGS:420,420 VFP_LO_REGS:420,420 ALL_REGS:420,420 MEM:280,280
  a10(r161,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a11(r160,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a12(r166,l0) costs: LO_REGS:0,0 HI_REGS:460,460 CALLER_SAVE_REGS:460,460 EVEN_REG:460,460 GENERAL_REGS:460,460 VFP_D0_D7_REGS:16080,16080 VFP_LO_REGS:16080,16080 ALL_REGS:16080,16080 MEM:10720,10720
  a13(r159,l0) costs: LO_REGS:0,0 HI_REGS:460,460 CALLER_SAVE_REGS:460,460 EVEN_REG:460,460 GENERAL_REGS:460,460 VFP_D0_D7_REGS:6900,6900 VFP_LO_REGS:6900,6900 ALL_REGS:6900,6900 MEM:4600,4600
  a14(r254,l0) costs: LO_REGS:0,0 HI_REGS:40,40 CALLER_SAVE_REGS:40,40 EVEN_REG:40,40 GENERAL_REGS:40,40 VFP_D0_D7_REGS:600,600 VFP_LO_REGS:600,600 ALL_REGS:600,600 MEM:400,400
  a15(r253,l0) costs: LO_REGS:0,0 HI_REGS:56,56 CALLER_SAVE_REGS:56,56 EVEN_REG:56,56 GENERAL_REGS:56,56 VFP_D0_D7_REGS:840,840 VFP_LO_REGS:840,840 ALL_REGS:840,840 MEM:560,560
  a16(r252,l0) costs: LO_REGS:0,0 HI_REGS:82,82 CALLER_SAVE_REGS:82,82 EVEN_REG:82,82 GENERAL_REGS:82,82 VFP_D0_D7_REGS:1230,1230 VFP_LO_REGS:1230,1230 ALL_REGS:1230,1230 MEM:820,820
  a17(r251,l0) costs: LO_REGS:0,0 HI_REGS:116,116 CALLER_SAVE_REGS:116,116 EVEN_REG:116,116 GENERAL_REGS:116,116 VFP_D0_D7_REGS:1740,1740 VFP_LO_REGS:1740,1740 ALL_REGS:1740,1740 MEM:1160,1160
  a18(r250,l0) costs: LO_REGS:0,0 HI_REGS:168,168 CALLER_SAVE_REGS:168,168 EVEN_REG:168,168 GENERAL_REGS:168,168 VFP_D0_D7_REGS:2520,2520 VFP_LO_REGS:2520,2520 ALL_REGS:2520,2520 MEM:1680,1680
  a19(r249,l0) costs: LO_REGS:0,0 HI_REGS:240,240 CALLER_SAVE_REGS:240,240 EVEN_REG:240,240 GENERAL_REGS:240,240 VFP_D0_D7_REGS:3600,3600 VFP_LO_REGS:3600,3600 ALL_REGS:3600,3600 MEM:2400,2400
  a20(r248,l0) costs: LO_REGS:0,0 HI_REGS:490,490 CALLER_SAVE_REGS:490,490 EVEN_REG:490,490 GENERAL_REGS:490,490 VFP_D0_D7_REGS:7350,7350 VFP_LO_REGS:7350,7350 ALL_REGS:7350,7350 MEM:4900,4900
  a21(r158,l0) costs: LO_REGS:0,0 HI_REGS:490,490 CALLER_SAVE_REGS:490,490 EVEN_REG:490,490 GENERAL_REGS:490,490 VFP_D0_D7_REGS:7350,7350 VFP_LO_REGS:7350,7350 ALL_REGS:7350,7350 MEM:4900,4900
  a22(r157,l0) costs: LO_REGS:0,0 HI_REGS:490,490 CALLER_SAVE_REGS:490,490 EVEN_REG:490,490 GENERAL_REGS:490,490 VFP_D0_D7_REGS:7350,7350 VFP_LO_REGS:7350,7350 ALL_REGS:7350,7350 MEM:4900,4900
  a23(r173,l0) costs: LO_REGS:0,0 HI_REGS:490,490 CALLER_SAVE_REGS:490,490 EVEN_REG:490,490 GENERAL_REGS:490,490 VFP_D0_D7_REGS:7350,7350 VFP_LO_REGS:7350,7350 ALL_REGS:7350,7350 MEM:4900,4900
  a24(r172,l0) costs: LO_REGS:0,0 HI_REGS:490,490 CALLER_SAVE_REGS:490,490 EVEN_REG:490,490 GENERAL_REGS:490,490 VFP_D0_D7_REGS:7350,7350 VFP_LO_REGS:7350,7350 ALL_REGS:7350,7350 MEM:4900,4900
  a25(r168,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:11025,11025 VFP_LO_REGS:11025,11025 ALL_REGS:11025,11025 MEM:7350,7350
  a26(r171,l0) costs: LO_REGS:0,0 HI_REGS:490,490 CALLER_SAVE_REGS:490,490 EVEN_REG:490,490 GENERAL_REGS:490,490 VFP_D0_D7_REGS:7350,7350 VFP_LO_REGS:7350,7350 ALL_REGS:7350,7350 MEM:4900,4900
  a27(r169,l0) costs: LO_REGS:0,0 HI_REGS:490,490 CALLER_SAVE_REGS:490,490 EVEN_REG:490,490 GENERAL_REGS:490,490 VFP_D0_D7_REGS:7350,7350 VFP_LO_REGS:7350,7350 ALL_REGS:7350,7350 MEM:4900,4900
  a28(r245,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7350,7350 VFP_LO_REGS:7350,7350 ALL_REGS:7350,7350 MEM:4900,4900
  a29(r246,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7350,7350 VFP_LO_REGS:7350,7350 ALL_REGS:7350,7350 MEM:4900,4900
  a30(r156,l0) costs: LO_REGS:0,0 HI_REGS:122,122 CALLER_SAVE_REGS:122,122 EVEN_REG:122,122 GENERAL_REGS:122,122 VFP_D0_D7_REGS:1830,1830 VFP_LO_REGS:1830,1830 ALL_REGS:1830,1830 MEM:1220,1220
  a31(r155,l0) costs: LO_REGS:0,0 HI_REGS:122,122 CALLER_SAVE_REGS:122,122 EVEN_REG:122,122 GENERAL_REGS:122,122 VFP_D0_D7_REGS:1830,1830 VFP_LO_REGS:1830,1830 ALL_REGS:1830,1830 MEM:1220,1220
  a32(r264,l0) costs: LO_REGS:184,184 HI_REGS:552,552 CALLER_SAVE_REGS:552,552 EVEN_REG:552,552 GENERAL_REGS:368,368 VFP_D0_D7_REGS:4140,4140 VFP_LO_REGS:4140,4140 ALL_REGS:2760,2760 MEM:2760,2760
  a33(r148,l0) costs: LO_REGS:184,184 HI_REGS:552,552 CALLER_SAVE_REGS:552,552 EVEN_REG:552,552 GENERAL_REGS:368,368 VFP_D0_D7_REGS:8280,8280 VFP_LO_REGS:8280,8280 ALL_REGS:6900,6900 MEM:5520,5520
  a34(r241,l0) costs: LO_REGS:0,0 HI_REGS:368,368 CALLER_SAVE_REGS:368,368 EVEN_REG:368,368 GENERAL_REGS:368,368 VFP_D0_D7_REGS:2760,2760 VFP_LO_REGS:2760,2760 ALL_REGS:2760,2760 MEM:1840,1840
  a35(r240,l0) costs: LO_REGS:0,0 HI_REGS:368,368 CALLER_SAVE_REGS:368,368 EVEN_REG:368,368 GENERAL_REGS:368,368 VFP_D0_D7_REGS:2760,2760 VFP_LO_REGS:2760,2760 ALL_REGS:2760,2760 MEM:1840,1840
  a36(r239,l0) costs: LO_REGS:0,0 HI_REGS:368,368 CALLER_SAVE_REGS:368,368 EVEN_REG:368,368 GENERAL_REGS:368,368 VFP_D0_D7_REGS:2760,2760 VFP_LO_REGS:2760,2760 ALL_REGS:2760,2760 MEM:1840,1840
  a37(r243,l0) costs: LO_REGS:0,0 HI_REGS:184,184 CALLER_SAVE_REGS:184,184 EVEN_REG:184,184 GENERAL_REGS:184,184 VFP_D0_D7_REGS:2760,2760 VFP_LO_REGS:2760,2760 ALL_REGS:2760,2760 MEM:0,0
  a38(r147,l0) costs: LO_REGS:0,0 HI_REGS:122,122 CALLER_SAVE_REGS:122,122 EVEN_REG:122,122 GENERAL_REGS:122,122 VFP_D0_D7_REGS:1830,1830 VFP_LO_REGS:1830,1830 ALL_REGS:1830,1830 MEM:1220,1220
  a39(r146,l0) costs: LO_REGS:0,0 HI_REGS:122,122 CALLER_SAVE_REGS:122,122 EVEN_REG:122,122 GENERAL_REGS:122,122 VFP_D0_D7_REGS:1830,1830 VFP_LO_REGS:1830,1830 ALL_REGS:1830,1830 MEM:1220,1220
  a40(r263,l0) costs: LO_REGS:184,184 HI_REGS:552,552 CALLER_SAVE_REGS:552,552 EVEN_REG:552,552 GENERAL_REGS:368,368 VFP_D0_D7_REGS:4140,4140 VFP_LO_REGS:4140,4140 ALL_REGS:2760,2760 MEM:2760,2760
  a41(r139,l0) costs: LO_REGS:184,184 HI_REGS:552,552 CALLER_SAVE_REGS:552,552 EVEN_REG:552,552 GENERAL_REGS:368,368 VFP_D0_D7_REGS:8280,8280 VFP_LO_REGS:8280,8280 ALL_REGS:6900,6900 MEM:5520,5520
  a42(r235,l0) costs: LO_REGS:0,0 HI_REGS:368,368 CALLER_SAVE_REGS:368,368 EVEN_REG:368,368 GENERAL_REGS:368,368 VFP_D0_D7_REGS:2760,2760 VFP_LO_REGS:2760,2760 ALL_REGS:2760,2760 MEM:1840,1840
  a43(r234,l0) costs: LO_REGS:0,0 HI_REGS:368,368 CALLER_SAVE_REGS:368,368 EVEN_REG:368,368 GENERAL_REGS:368,368 VFP_D0_D7_REGS:2760,2760 VFP_LO_REGS:2760,2760 ALL_REGS:2760,2760 MEM:1840,1840
  a44(r233,l0) costs: LO_REGS:0,0 HI_REGS:368,368 CALLER_SAVE_REGS:368,368 EVEN_REG:368,368 GENERAL_REGS:368,368 VFP_D0_D7_REGS:2760,2760 VFP_LO_REGS:2760,2760 ALL_REGS:2760,2760 MEM:1840,1840
  a45(r237,l0) costs: LO_REGS:0,0 HI_REGS:184,184 CALLER_SAVE_REGS:184,184 EVEN_REG:184,184 GENERAL_REGS:184,184 VFP_D0_D7_REGS:2760,2760 VFP_LO_REGS:2760,2760 ALL_REGS:2760,2760 MEM:0,0
  a46(r138,l0) costs: LO_REGS:0,0 HI_REGS:122,122 CALLER_SAVE_REGS:122,122 EVEN_REG:122,122 GENERAL_REGS:122,122 VFP_D0_D7_REGS:1830,1830 VFP_LO_REGS:1830,1830 ALL_REGS:1830,1830 MEM:1220,1220
  a47(r137,l0) costs: LO_REGS:0,0 HI_REGS:122,122 CALLER_SAVE_REGS:122,122 EVEN_REG:122,122 GENERAL_REGS:122,122 VFP_D0_D7_REGS:1830,1830 VFP_LO_REGS:1830,1830 ALL_REGS:1830,1830 MEM:1220,1220
  a48(r262,l0) costs: LO_REGS:184,184 HI_REGS:552,552 CALLER_SAVE_REGS:552,552 EVEN_REG:552,552 GENERAL_REGS:368,368 VFP_D0_D7_REGS:4140,4140 VFP_LO_REGS:4140,4140 ALL_REGS:2760,2760 MEM:2760,2760
  a49(r129,l0) costs: LO_REGS:184,184 HI_REGS:552,552 CALLER_SAVE_REGS:552,552 EVEN_REG:552,552 GENERAL_REGS:368,368 VFP_D0_D7_REGS:8280,8280 VFP_LO_REGS:8280,8280 ALL_REGS:6900,6900 MEM:5520,5520
  a50(r229,l0) costs: LO_REGS:0,0 HI_REGS:368,368 CALLER_SAVE_REGS:368,368 EVEN_REG:368,368 GENERAL_REGS:368,368 VFP_D0_D7_REGS:2760,2760 VFP_LO_REGS:2760,2760 ALL_REGS:2760,2760 MEM:1840,1840
  a51(r228,l0) costs: LO_REGS:0,0 HI_REGS:368,368 CALLER_SAVE_REGS:368,368 EVEN_REG:368,368 GENERAL_REGS:368,368 VFP_D0_D7_REGS:2760,2760 VFP_LO_REGS:2760,2760 ALL_REGS:2760,2760 MEM:1840,1840
  a52(r227,l0) costs: LO_REGS:0,0 HI_REGS:368,368 CALLER_SAVE_REGS:368,368 EVEN_REG:368,368 GENERAL_REGS:368,368 VFP_D0_D7_REGS:2760,2760 VFP_LO_REGS:2760,2760 ALL_REGS:2760,2760 MEM:1840,1840
  a53(r231,l0) costs: LO_REGS:0,0 HI_REGS:184,184 CALLER_SAVE_REGS:184,184 EVEN_REG:184,184 GENERAL_REGS:184,184 VFP_D0_D7_REGS:2760,2760 VFP_LO_REGS:2760,2760 ALL_REGS:2760,2760 MEM:0,0
  a54(r128,l0) costs: LO_REGS:0,0 HI_REGS:122,122 CALLER_SAVE_REGS:122,122 EVEN_REG:122,122 GENERAL_REGS:122,122 VFP_D0_D7_REGS:1830,1830 VFP_LO_REGS:1830,1830 ALL_REGS:1830,1830 MEM:1220,1220
  a55(r127,l0) costs: LO_REGS:0,0 HI_REGS:122,122 CALLER_SAVE_REGS:122,122 EVEN_REG:122,122 GENERAL_REGS:122,122 VFP_D0_D7_REGS:1830,1830 VFP_LO_REGS:1830,1830 ALL_REGS:1830,1830 MEM:1220,1220
  a56(r261,l0) costs: LO_REGS:184,184 HI_REGS:552,552 CALLER_SAVE_REGS:552,552 EVEN_REG:552,552 GENERAL_REGS:368,368 VFP_D0_D7_REGS:4140,4140 VFP_LO_REGS:4140,4140 ALL_REGS:2760,2760 MEM:2760,2760
  a57(r120,l0) costs: LO_REGS:184,184 HI_REGS:552,552 CALLER_SAVE_REGS:552,552 EVEN_REG:552,552 GENERAL_REGS:368,368 VFP_D0_D7_REGS:8280,8280 VFP_LO_REGS:8280,8280 ALL_REGS:6900,6900 MEM:5520,5520
  a58(r223,l0) costs: LO_REGS:0,0 HI_REGS:368,368 CALLER_SAVE_REGS:368,368 EVEN_REG:368,368 GENERAL_REGS:368,368 VFP_D0_D7_REGS:2760,2760 VFP_LO_REGS:2760,2760 ALL_REGS:2760,2760 MEM:1840,1840
  a59(r222,l0) costs: LO_REGS:0,0 HI_REGS:368,368 CALLER_SAVE_REGS:368,368 EVEN_REG:368,368 GENERAL_REGS:368,368 VFP_D0_D7_REGS:2760,2760 VFP_LO_REGS:2760,2760 ALL_REGS:2760,2760 MEM:1840,1840
  a60(r221,l0) costs: LO_REGS:0,0 HI_REGS:368,368 CALLER_SAVE_REGS:368,368 EVEN_REG:368,368 GENERAL_REGS:368,368 VFP_D0_D7_REGS:2760,2760 VFP_LO_REGS:2760,2760 ALL_REGS:2760,2760 MEM:1840,1840
  a61(r225,l0) costs: LO_REGS:0,0 HI_REGS:184,184 CALLER_SAVE_REGS:184,184 EVEN_REG:184,184 GENERAL_REGS:184,184 VFP_D0_D7_REGS:2760,2760 VFP_LO_REGS:2760,2760 ALL_REGS:2760,2760 MEM:0,0
  a62(r219,l0) costs: GENERAL_REGS:0,0 MEM:4800,4800
  a63(r217,l0) costs: GENERAL_REGS:0,0 MEM:1040,1040
  a64(r215,l0) costs: GENERAL_REGS:0,0 MEM:1560,1560
  a65(r213,l0) costs: GENERAL_REGS:0,0 MEM:4640,4640
  a66(r212,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:5100,5100 VFP_LO_REGS:5100,5100 ALL_REGS:5100,5100 MEM:3400,3400
  a67(r209,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:2610,2610 VFP_LO_REGS:2610,2610 ALL_REGS:2610,2610 MEM:1740,1740
  a68(r204,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3990,3990 VFP_LO_REGS:3990,3990 ALL_REGS:3990,3990 MEM:2660,2660
  a69(r199,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:11730,11730 VFP_LO_REGS:11730,11730 ALL_REGS:11730,11730 MEM:7820,7820
  a70(r194,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:6510,6510 VFP_LO_REGS:6510,6510 ALL_REGS:6510,6510 MEM:4340,4340
  a71(r189,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3360,3360 VFP_LO_REGS:3360,3360 ALL_REGS:3360,3360 MEM:2240,2240
  a72(r184,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:5100,5100 VFP_LO_REGS:5100,5100 ALL_REGS:5100,5100 MEM:3400,3400
  a73(r181,l0) costs: GENERAL_REGS:0,0 MEM:15000,15000
  a74(r258,l0) costs: LO_REGS:2000,2000 HI_REGS:4000,4000 CALLER_SAVE_REGS:4000,4000 EVEN_REG:4000,4000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a75(r260,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a76(r259,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a77(r257,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 454(l0): point = 0
   Insn 453(l0): point = 2
   Insn 558(l0): point = 5
   Insn 13(l0): point = 7
   Insn 571(l0): point = 10
   Insn 556(l0): point = 13
   Insn 12(l0): point = 15
   Insn 554(l0): point = 18
   Insn 10(l0): point = 20
   Insn 552(l0): point = 23
   Insn 7(l0): point = 25
   Insn 550(l0): point = 28
   Insn 408(l0): point = 30
   Insn 407(l0): point = 32
   Insn 11(l0): point = 34
   Insn 406(l0): point = 36
   Insn 548(l0): point = 39
   Insn 400(l0): point = 41
   Insn 399(l0): point = 43
   Insn 9(l0): point = 45
   Insn 398(l0): point = 47
   Insn 395(l0): point = 50
   Insn 394(l0): point = 52
   Insn 392(l0): point = 55
   Insn 391(l0): point = 57
   Insn 574(l0): point = 59
   Insn 573(l0): point = 61
   Insn 386(l0): point = 63
   Insn 382(l0): point = 66
   Insn 381(l0): point = 68
   Insn 380(l0): point = 70
   Insn 378(l0): point = 73
   Insn 377(l0): point = 75
   Insn 376(l0): point = 77
   Insn 374(l0): point = 80
   Insn 373(l0): point = 82
   Insn 372(l0): point = 84
   Insn 370(l0): point = 87
   Insn 369(l0): point = 89
   Insn 368(l0): point = 91
   Insn 366(l0): point = 94
   Insn 365(l0): point = 96
   Insn 364(l0): point = 98
   Insn 362(l0): point = 101
   Insn 361(l0): point = 103
   Insn 360(l0): point = 105
   Insn 358(l0): point = 108
   Insn 357(l0): point = 110
   Insn 355(l0): point = 113
   Insn 354(l0): point = 115
   Insn 351(l0): point = 117
   Insn 350(l0): point = 119
   Insn 349(l0): point = 121
   Insn 343(l0): point = 123
   Insn 342(l0): point = 125
   Insn 353(l0): point = 127
   Insn 341(l0): point = 129
   Insn 339(l0): point = 131
   Insn 338(l0): point = 133
   Insn 333(l0): point = 135
   Insn 332(l0): point = 137
   Insn 331(l0): point = 139
   Insn 336(l0): point = 141
   Insn 317(l0): point = 144
   Insn 316(l0): point = 146
   Insn 315(l0): point = 148
   Insn 314(l0): point = 150
   Insn 546(l0): point = 153
   Insn 282(l0): point = 155
   Insn 281(l0): point = 157
   Insn 280(l0): point = 159
   Insn 279(l0): point = 161
   Insn 544(l0): point = 164
   Insn 247(l0): point = 166
   Insn 246(l0): point = 168
   Insn 245(l0): point = 170
   Insn 244(l0): point = 172
   Insn 542(l0): point = 175
   Insn 212(l0): point = 177
   Insn 211(l0): point = 179
   Insn 210(l0): point = 181
   Insn 209(l0): point = 183
   Insn 531(l0): point = 186
   Insn 8(l0): point = 188
   Insn 276(l0): point = 191
   Insn 516(l0): point = 193
   Insn 272(l0): point = 195
   Insn 271(l0): point = 197
   Insn 264(l0): point = 199
   Insn 263(l0): point = 201
   Insn 261(l0): point = 203
   Insn 260(l0): point = 205
   Insn 258(l0): point = 207
   Insn 257(l0): point = 209
   Insn 269(l0): point = 211
   Insn 266(l0): point = 213
   Insn 270(l0): point = 215
   Insn 268(l0): point = 217
   Insn 256(l0): point = 219
   Insn 540(l0): point = 222
   Insn 169(l0): point = 224
   Insn 167(l0): point = 226
   Insn 311(l0): point = 229
   Insn 517(l0): point = 231
   Insn 307(l0): point = 233
   Insn 306(l0): point = 235
   Insn 299(l0): point = 237
   Insn 298(l0): point = 239
   Insn 296(l0): point = 241
   Insn 295(l0): point = 243
   Insn 293(l0): point = 245
   Insn 292(l0): point = 247
   Insn 304(l0): point = 249
   Insn 301(l0): point = 251
   Insn 305(l0): point = 253
   Insn 303(l0): point = 255
   Insn 291(l0): point = 257
   Insn 561(l0): point = 260
   Insn 138(l0): point = 263
   Insn 564(l0): point = 266
   Insn 431(l0): point = 269
   Insn 206(l0): point = 272
   Insn 514(l0): point = 274
   Insn 202(l0): point = 276
   Insn 201(l0): point = 278
   Insn 194(l0): point = 280
   Insn 193(l0): point = 282
   Insn 191(l0): point = 284
   Insn 190(l0): point = 286
   Insn 188(l0): point = 288
   Insn 187(l0): point = 290
   Insn 199(l0): point = 292
   Insn 196(l0): point = 294
   Insn 200(l0): point = 296
   Insn 198(l0): point = 298
   Insn 186(l0): point = 300
   Insn 536(l0): point = 303
   Insn 147(l0): point = 305
   Insn 145(l0): point = 307
   Insn 241(l0): point = 310
   Insn 515(l0): point = 312
   Insn 237(l0): point = 314
   Insn 236(l0): point = 316
   Insn 229(l0): point = 318
   Insn 228(l0): point = 320
   Insn 226(l0): point = 322
   Insn 225(l0): point = 324
   Insn 223(l0): point = 326
   Insn 222(l0): point = 328
   Insn 234(l0): point = 330
   Insn 231(l0): point = 332
   Insn 235(l0): point = 334
   Insn 233(l0): point = 336
   Insn 221(l0): point = 338
   Insn 179(l0): point = 341
   Insn 177(l0): point = 343
   Insn 175(l0): point = 345
   Insn 165(l0): point = 348
   Insn 164(l0): point = 350
   Insn 419(l0): point = 353
   Insn 422(l0): point = 356
   Insn 538(l0): point = 359
   Insn 158(l0): point = 361
   Insn 156(l0): point = 363
   Insn 154(l0): point = 366
   Insn 153(l0): point = 368
   Insn 143(l0): point = 371
   Insn 135(l0): point = 374
   Insn 534(l0): point = 377
   Insn 127(l0): point = 380
   Insn 126(l0): point = 382
   Insn 123(l0): point = 384
   Insn 567(l0): point = 387
   Insn 440(l0): point = 390
   Insn 116(l0): point = 393
   Insn 115(l0): point = 395
   Insn 112(l0): point = 397
   Insn 109(l0): point = 400
   Insn 108(l0): point = 402
   Insn 529(l0): point = 405
   Insn 103(l0): point = 407
   Insn 97(l0): point = 409
   Insn 94(l0): point = 412
   Insn 93(l0): point = 414
   Insn 527(l0): point = 417
   Insn 88(l0): point = 419
   Insn 82(l0): point = 421
   Insn 78(l0): point = 424
   Insn 447(l0): point = 427
   Insn 525(l0): point = 430
   Insn 72(l0): point = 432
   Insn 66(l0): point = 434
   Insn 523(l0): point = 437
   Insn 60(l0): point = 439
   Insn 54(l0): point = 441
   Insn 51(l0): point = 444
   Insn 50(l0): point = 446
   Insn 521(l0): point = 449
   Insn 45(l0): point = 451
   Insn 39(l0): point = 453
   Insn 36(l0): point = 456
   Insn 35(l0): point = 458
   Insn 519(l0): point = 461
   Insn 29(l0): point = 464
   Insn 28(l0): point = 466
   Insn 27(l0): point = 468
   Insn 25(l0): point = 470
   Insn 22(l0): point = 473
   Insn 21(l0): point = 475
   Insn 5(l0): point = 477
   Insn 4(l0): point = 479
   Insn 2(l0): point = 481
   Insn 513(l0): point = 483
   Insn 512(l0): point = 485
   Insn 511(l0): point = 487
   Insn 510(l0): point = 489
 a0(r174): [461..468] [186..188] [39..45] [28..34] [23..25] [18..20] [13..15] [3..7]
 a1(r164): [449..451] [437..439] [428..432]
 a2(r175): [464..481] [390..460] [380..386] [263..376] [191..259] [184..185] [173..174] [162..163] [151..152]
 a3(r176): [464..475] [390..460] [380..386] [263..376] [191..259] [140..185]
 a4(r177): [464..479] [390..460] [380..386] [335..376] [297..309] [263..271] [254..259] [216..228]
 a5(r178): [464..477] [390..460] [380..386] [337..376] [299..309] [263..271] [256..259] [218..228]
 a6(r165): [417..419] [405..407] [391..392]
 a7(r136): [175..183] [164..172] [153..161] [42..150] [31..38]
 a8(r163): [31..32]
 a9(r162): [33..36]
 a10(r161): [42..43]
 a11(r160): [44..47]
 a12(r166): [53..61]
 a13(r159): [60..63]
 a14(r254): [69..70]
 a15(r253): [76..77]
 a16(r252): [83..84]
 a17(r251): [90..91]
 a18(r250): [97..98]
 a19(r249): [104..105]
 a20(r248): [116..127]
 a21(r158): [118..119]
 a22(r157): [120..121]
 a23(r173): [124..125]
 a24(r172): [126..129]
 a25(r168): [126..135]
 a26(r171): [132..133]
 a27(r169): [134..141]
 a28(r245): [136..139]
 a29(r246): [136..137]
 a30(r156): [145..146]
 a31(r155): [147..148]
 a32(r264): [230..231]
 a33(r148): [236..257]
 a34(r241): [238..239]
 a35(r240): [242..243]
 a36(r239): [246..247]
 a37(r243): [250..251]
 a38(r147): [156..157]
 a39(r146): [158..159]
 a40(r263): [192..193]
 a41(r139): [198..219]
 a42(r235): [200..201]
 a43(r234): [204..205]
 a44(r233): [208..209]
 a45(r237): [212..213]
 a46(r138): [167..168]
 a47(r137): [169..170]
 a48(r262): [311..312]
 a49(r129): [317..338]
 a50(r229): [319..320]
 a51(r228): [323..324]
 a52(r227): [327..328]
 a53(r231): [331..332]
 a54(r128): [178..179]
 a55(r127): [180..181]
 a56(r261): [273..274]
 a57(r120): [279..300]
 a58(r223): [281..282]
 a59(r222): [285..286]
 a60(r221): [289..290]
 a61(r225): [293..294]
 a62(r219): [344..345]
 a63(r217): [225..226]
 a64(r215): [362..363]
 a65(r213): [306..307]
 a66(r212): [383..384]
 a67(r209): [396..397]
 a68(r204): [408..409]
 a69(r199): [420..421]
 a70(r194): [433..434]
 a71(r189): [440..441]
 a72(r184): [452..453]
 a73(r181): [467..470]
 a74(r258): [476..487]
 a75(r260): [478..483]
 a76(r259): [480..485]
 a77(r257): [482..489]
Compressing live ranges: from 492 to 166 - 33%
Ranges after the compression:
 a0(r174): [156..157] [70..71] [0..15]
 a1(r164): [152..153] [148..149] [144..145]
 a2(r175): [72..163] [68..69] [62..63] [56..57] [50..51]
 a3(r176): [72..157] [44..69]
 a4(r177): [124..161] [110..113] [96..99] [82..85]
 a5(r178): [124..159] [110..113] [96..99] [82..85]
 a6(r165): [140..141] [136..137] [132..133]
 a7(r136): [64..67] [58..61] [52..55] [8..49]
 a8(r163): [8..9]
 a9(r162): [10..11]
 a10(r161): [12..13]
 a11(r160): [14..15]
 a12(r166): [16..17]
 a13(r159): [16..17]
 a14(r254): [18..19]
 a15(r253): [20..21]
 a16(r252): [22..23]
 a17(r251): [24..25]
 a18(r250): [26..27]
 a19(r249): [28..29]
 a20(r248): [30..37]
 a21(r158): [30..31]
 a22(r157): [32..33]
 a23(r173): [34..35]
 a24(r172): [36..37]
 a25(r168): [36..41]
 a26(r171): [38..39]
 a27(r169): [40..45]
 a28(r245): [42..43]
 a29(r246): [42..43]
 a30(r156): [46..47]
 a31(r155): [48..49]
 a32(r264): [86..87]
 a33(r148): [88..97]
 a34(r241): [88..89]
 a35(r240): [90..91]
 a36(r239): [92..93]
 a37(r243): [94..95]
 a38(r147): [52..53]
 a39(r146): [54..55]
 a40(r263): [72..73]
 a41(r139): [74..83]
 a42(r235): [74..75]
 a43(r234): [76..77]
 a44(r233): [78..79]
 a45(r237): [80..81]
 a46(r138): [58..59]
 a47(r137): [60..61]
 a48(r262): [114..115]
 a49(r129): [116..125]
 a50(r229): [116..117]
 a51(r228): [118..119]
 a52(r227): [120..121]
 a53(r231): [122..123]
 a54(r128): [64..65]
 a55(r127): [66..67]
 a56(r261): [100..101]
 a57(r120): [102..111]
 a58(r223): [102..103]
 a59(r222): [104..105]
 a60(r221): [106..107]
 a61(r225): [108..109]
 a62(r219): [126..127]
 a63(r217): [84..85]
 a64(r215): [128..129]
 a65(r213): [112..113]
 a66(r212): [130..131]
 a67(r209): [134..135]
 a68(r204): [138..139]
 a69(r199): [142..143]
 a70(r194): [146..147]
 a71(r189): [150..151]
 a72(r184): [154..155]
 a73(r181): [156..157]
 a74(r258): [158..165]
 a75(r260): [160..165]
 a76(r259): [162..165]
 a77(r257): [164..165]
+++Allocating 736 bytes for conflict table (uncompressed size 1248)
;; a0(r174,l0) conflicts: a8(r163,l0) a7(r136,l0) a9(r162,l0) a10(r161,l0) a11(r160,l0) a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0) a73(r181,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r164,l0) conflicts: a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r175,l0) conflicts: a0(r174,l0) a3(r176,l0) a40(r263,l0) a42(r235,l0) a41(r139,l0) a43(r234,l0) a44(r233,l0) a45(r237,l0) a5(r178,l0) a4(r177,l0) a63(r217,l0) a32(r264,l0) a34(r241,l0) a33(r148,l0) a35(r240,l0) a36(r239,l0) a37(r243,l0) a56(r261,l0) a58(r223,l0) a57(r120,l0) a59(r222,l0) a60(r221,l0) a61(r225,l0) a65(r213,l0) a48(r262,l0) a50(r229,l0) a49(r129,l0) a51(r228,l0) a52(r227,l0) a53(r231,l0) a62(r219,l0) a64(r215,l0) a66(r212,l0) a6(r165,l0) a67(r209,l0) a68(r204,l0) a69(r199,l0) a1(r164,l0) a70(r194,l0) a71(r189,l0) a72(r184,l0) a73(r181,l0) a74(r258,l0) a75(r260,l0) a76(r259,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a3(r176,l0) conflicts: a0(r174,l0) a7(r136,l0) a27(r169,l0) a30(r156,l0) a31(r155,l0) a2(r175,l0) a38(r147,l0) a39(r146,l0) a46(r138,l0) a47(r137,l0) a54(r128,l0) a55(r127,l0) a40(r263,l0) a42(r235,l0) a41(r139,l0) a43(r234,l0) a44(r233,l0) a45(r237,l0) a5(r178,l0) a4(r177,l0) a63(r217,l0) a32(r264,l0) a34(r241,l0) a33(r148,l0) a35(r240,l0) a36(r239,l0) a37(r243,l0) a56(r261,l0) a58(r223,l0) a57(r120,l0) a59(r222,l0) a60(r221,l0) a61(r225,l0) a65(r213,l0) a48(r262,l0) a50(r229,l0) a49(r129,l0) a51(r228,l0) a52(r227,l0) a53(r231,l0) a62(r219,l0) a64(r215,l0) a66(r212,l0) a6(r165,l0) a67(r209,l0) a68(r204,l0) a69(r199,l0) a1(r164,l0) a70(r194,l0) a71(r189,l0) a72(r184,l0) a73(r181,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a4(r177,l0) conflicts: a0(r174,l0) a3(r176,l0) a2(r175,l0) a41(r139,l0) a5(r178,l0) a63(r217,l0) a33(r148,l0) a57(r120,l0) a65(r213,l0) a49(r129,l0) a62(r219,l0) a64(r215,l0) a66(r212,l0) a6(r165,l0) a67(r209,l0) a68(r204,l0) a69(r199,l0) a1(r164,l0) a70(r194,l0) a71(r189,l0) a72(r184,l0) a73(r181,l0) a74(r258,l0) a75(r260,l0)
;;     total conflict hard regs: 3
;;     conflict hard regs: 3

;; a5(r178,l0) conflicts: a0(r174,l0) a3(r176,l0) a2(r175,l0) a41(r139,l0) a4(r177,l0) a63(r217,l0) a33(r148,l0) a57(r120,l0) a65(r213,l0) a49(r129,l0) a62(r219,l0) a64(r215,l0) a66(r212,l0) a6(r165,l0) a67(r209,l0) a68(r204,l0) a69(r199,l0) a1(r164,l0) a70(r194,l0) a71(r189,l0) a72(r184,l0) a73(r181,l0) a74(r258,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r165,l0) conflicts: a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r136,l0) conflicts: a0(r174,l0) a8(r163,l0) a9(r162,l0) a10(r161,l0) a11(r160,l0) a12(r166,l0) a13(r159,l0) a14(r254,l0) a15(r253,l0) a16(r252,l0) a17(r251,l0) a18(r250,l0) a19(r249,l0) a21(r158,l0) a20(r248,l0) a22(r157,l0) a23(r173,l0) a24(r172,l0) a25(r168,l0) a26(r171,l0) a27(r169,l0) a28(r245,l0) a29(r246,l0) a3(r176,l0) a30(r156,l0) a31(r155,l0) a38(r147,l0) a39(r146,l0) a46(r138,l0) a47(r137,l0) a54(r128,l0) a55(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r163,l0) conflicts: a0(r174,l0) a7(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r162,l0) conflicts: a0(r174,l0) a7(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r161,l0) conflicts: a0(r174,l0) a7(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r160,l0) conflicts: a0(r174,l0) a7(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r166,l0) conflicts: a7(r136,l0) a13(r159,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r159,l0) conflicts: a7(r136,l0) a12(r166,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r254,l0) conflicts: a7(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r253,l0) conflicts: a7(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r252,l0) conflicts: a7(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r251,l0) conflicts: a7(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r250,l0) conflicts: a7(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r249,l0) conflicts: a7(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r248,l0) conflicts: a7(r136,l0) a21(r158,l0) a22(r157,l0) a23(r173,l0) a24(r172,l0) a25(r168,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r158,l0) conflicts: a7(r136,l0) a20(r248,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r157,l0) conflicts: a7(r136,l0) a20(r248,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r173,l0) conflicts: a7(r136,l0) a20(r248,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r172,l0) conflicts: a7(r136,l0) a20(r248,l0) a25(r168,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r168,l0) conflicts: a7(r136,l0) a20(r248,l0) a24(r172,l0) a26(r171,l0) a27(r169,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r171,l0) conflicts: a7(r136,l0) a25(r168,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r169,l0) conflicts: a7(r136,l0) a25(r168,l0) a28(r245,l0) a29(r246,l0) a3(r176,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a28(r245,l0) conflicts: a7(r136,l0) a27(r169,l0) a29(r246,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a29(r246,l0) conflicts: a7(r136,l0) a27(r169,l0) a28(r245,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a30(r156,l0) conflicts: a7(r136,l0) a3(r176,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a31(r155,l0) conflicts: a7(r136,l0) a3(r176,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a32(r264,l0) conflicts: a3(r176,l0) a2(r175,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a33(r148,l0) conflicts: a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0) a34(r241,l0) a35(r240,l0) a36(r239,l0) a37(r243,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a34(r241,l0) conflicts: a3(r176,l0) a2(r175,l0) a33(r148,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a35(r240,l0) conflicts: a3(r176,l0) a2(r175,l0) a33(r148,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a36(r239,l0) conflicts: a3(r176,l0) a2(r175,l0) a33(r148,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a37(r243,l0) conflicts: a3(r176,l0) a2(r175,l0) a33(r148,l0)
;;     total conflict hard regs: 1 3
;;     conflict hard regs: 1 3

;; a38(r147,l0) conflicts: a7(r136,l0) a3(r176,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a39(r146,l0) conflicts: a7(r136,l0) a3(r176,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a40(r263,l0) conflicts: a3(r176,l0) a2(r175,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a41(r139,l0) conflicts: a3(r176,l0) a2(r175,l0) a42(r235,l0) a43(r234,l0) a44(r233,l0) a45(r237,l0) a5(r178,l0) a4(r177,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a42(r235,l0) conflicts: a3(r176,l0) a2(r175,l0) a41(r139,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a43(r234,l0) conflicts: a3(r176,l0) a2(r175,l0) a41(r139,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a44(r233,l0) conflicts: a3(r176,l0) a2(r175,l0) a41(r139,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a45(r237,l0) conflicts: a3(r176,l0) a2(r175,l0) a41(r139,l0)
;;     total conflict hard regs: 1 3
;;     conflict hard regs: 1 3

;; a46(r138,l0) conflicts: a7(r136,l0) a3(r176,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a47(r137,l0) conflicts: a7(r136,l0) a3(r176,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a48(r262,l0) conflicts: a3(r176,l0) a2(r175,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a49(r129,l0) conflicts: a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0) a50(r229,l0) a51(r228,l0) a52(r227,l0) a53(r231,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a50(r229,l0) conflicts: a3(r176,l0) a2(r175,l0) a49(r129,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a51(r228,l0) conflicts: a3(r176,l0) a2(r175,l0) a49(r129,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a52(r227,l0) conflicts: a3(r176,l0) a2(r175,l0) a49(r129,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a53(r231,l0) conflicts: a3(r176,l0) a2(r175,l0) a49(r129,l0)
;;     total conflict hard regs: 1 3
;;     conflict hard regs: 1 3

;; a54(r128,l0) conflicts: a7(r136,l0) a3(r176,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a55(r127,l0) conflicts: a7(r136,l0) a3(r176,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a56(r261,l0) conflicts: a3(r176,l0) a2(r175,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a57(r120,l0) conflicts: a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0) a58(r223,l0) a59(r222,l0) a60(r221,l0) a61(r225,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a58(r223,l0) conflicts: a3(r176,l0) a2(r175,l0) a57(r120,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a59(r222,l0) conflicts: a3(r176,l0) a2(r175,l0) a57(r120,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a60(r221,l0) conflicts: a3(r176,l0) a2(r175,l0) a57(r120,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a61(r225,l0) conflicts: a3(r176,l0) a2(r175,l0) a57(r120,l0)
;;     total conflict hard regs: 1 3
;;     conflict hard regs: 1 3

;; a62(r219,l0) conflicts: a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a63(r217,l0) conflicts: a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a64(r215,l0) conflicts: a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a65(r213,l0) conflicts: a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a66(r212,l0) conflicts: a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a67(r209,l0) conflicts: a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a68(r204,l0) conflicts: a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a69(r199,l0) conflicts: a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a70(r194,l0) conflicts: a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a71(r189,l0) conflicts: a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a72(r184,l0) conflicts: a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a73(r181,l0) conflicts: a0(r174,l0) a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a74(r258,l0) conflicts: a2(r175,l0) a5(r178,l0) a4(r177,l0) a75(r260,l0) a76(r259,l0) a77(r257,l0)
;;     total conflict hard regs: 2-3
;;     conflict hard regs: 2-3

;; a75(r260,l0) conflicts: a2(r175,l0) a4(r177,l0) a74(r258,l0) a76(r259,l0) a77(r257,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a76(r259,l0) conflicts: a2(r175,l0) a74(r258,l0) a75(r260,l0) a77(r257,l0)
;;     total conflict hard regs: 3
;;     conflict hard regs: 3

;; a77(r257,l0) conflicts: a74(r258,l0) a75(r260,l0) a76(r259,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3


  cp0:a8(r163)<->a9(r162)@1:shuffle
  cp1:a10(r161)<->a11(r160)@12:shuffle
  cp2:a3(r176)<->a28(r245)@30:shuffle
  cp3:a25(r168)<->a29(r246)@30:shuffle
  cp4:a25(r168)<->a28(r245)@30:shuffle
  cp5:a26(r171)<->a27(r169)@30:shuffle
  cp6:a23(r173)<->a25(r168)@30:shuffle
  cp7:a23(r173)<->a24(r172)@30:shuffle
  cp8:a21(r158)<->a22(r157)@30:shuffle
  cp9:a30(r156)<->a31(r155)@7:shuffle
  cp10:a38(r147)<->a39(r146)@7:shuffle
  cp11:a46(r138)<->a47(r137)@7:shuffle
  cp12:a54(r128)<->a55(r127)@7:shuffle
  cp13:a6(r165)<->a68(r204)@16:shuffle
  cp14:a6(r165)<->a69(r199)@48:shuffle
  cp15:a1(r164)<->a70(r194)@27:shuffle
  cp16:a1(r164)<->a71(r189)@14:shuffle
  cp17:a1(r164)<->a72(r184)@21:shuffle
  cp18:a2(r175)<->a77(r257)@1000:move
  cp19:a4(r177)<->a76(r259)@1000:move
  cp20:a5(r178)<->a75(r260)@1000:move
  cp21:a3(r176)<->a74(r258)@1000:move
  pref0:a0(r174)<-hr0@2000
  pref1:a5(r178)<-hr3@736
  pref2:a4(r177)<-hr1@736
  pref3:a33(r148)<-hr0@184
  pref4:a32(r264)<-hr0@184
  pref5:a41(r139)<-hr0@184
  pref6:a40(r263)<-hr0@184
  pref7:a49(r129)<-hr0@184
  pref8:a48(r262)<-hr0@184
  pref9:a57(r120)<-hr0@184
  pref10:a56(r261)<-hr0@184
  pref11:a77(r257)<-hr0@2000
  pref12:a74(r258)<-hr1@2000
  pref13:a76(r259)<-hr2@2000
  pref14:a75(r260)<-hr3@2000
  pref15:a37(r243)<-hr2@11
  pref16:a45(r237)<-hr2@11
  pref17:a53(r231)<-hr2@11
  pref18:a61(r225)<-hr2@11
  regions=1, blocks=62, points=166
    allocnos=78 (big 0), copies=22, conflicts=0, ranges=98

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r174 1r164 2r175 3r176 4r177 5r178 6r165 7r136 8r163 9r162 10r161 11r160 12r166 13r159 14r254 15r253 16r252 17r251 18r250 19r249 20r248 21r158 22r157 23r173 24r172 25r168 26r171 27r169 28r245 29r246 30r156 31r155 32r264 33r148 34r241 35r240 36r239 37r243 38r147 39r146 40r263 41r139 42r235 43r234 44r233 45r237 46r138 47r137 48r262 49r129 50r229 51r228 52r227 53r231 54r128 55r127 56r261 57r120 58r223 59r222 60r221 61r225 62r219 63r217 64r215 65r213 66r212 67r209 68r204 69r199 70r194 71r189 72r184 73r181 74r258 75r260 76r259 77r257
    modified regnos: 120 127 128 129 136 137 138 139 146 147 148 155 156 157 158 159 160 161 162 163 164 165 166 168 169 171 172 173 174 175 176 177 178 181 184 189 194 199 204 209 212 213 215 217 219 221 222 223 225 227 228 229 231 233 234 235 237 239 240 241 243 245 246 248 249 250 251 252 253 254 257 258 259 260 261 262 263 264
    border:
    Pressure: GENERAL_REGS=8
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@709860
          2:( 0-2 4-12 14)@162512
            3:( 0-1 4-12 14)@116000
              4:( 0 4-12 14)@205792
                5:( 4-11)@190160
      Allocno a0r174 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r164 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r175 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a3r176 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a4r177 of GENERAL_REGS(14) has 13 avail. regs  0-2 4-12 14, node:  0-2 4-12 14 (confl regs =  3 13 15-106)
      Allocno a5r178 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r165 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r163 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r162 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r161 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r160 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r166 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r159 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r254 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r253 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r252 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r251 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r250 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r249 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r248 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r158 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r157 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r173 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r172 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a25r168 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a26r171 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a27r169 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a28r245 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a29r246 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a30r156 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a31r155 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a32r264 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a33r148 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a34r241 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a35r240 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a36r239 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a37r243 of LO_REGS(8) has 6 avail. regs  0 2 4-7, ^node:  0-2 4-12 14 (confl regs =  1 3 8-106)
      Allocno a38r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a39r146 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a40r263 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a41r139 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a42r235 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a43r234 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a44r233 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a45r237 of LO_REGS(8) has 6 avail. regs  0 2 4-7, ^node:  0-2 4-12 14 (confl regs =  1 3 8-106)
      Allocno a46r138 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a47r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a48r262 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a49r129 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a50r229 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a51r228 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a52r227 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a53r231 of LO_REGS(8) has 6 avail. regs  0 2 4-7, ^node:  0-2 4-12 14 (confl regs =  1 3 8-106)
      Allocno a54r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a55r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a56r261 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a57r120 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a58r223 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a59r222 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a60r221 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a61r225 of LO_REGS(8) has 6 avail. regs  0 2 4-7, ^node:  0-2 4-12 14 (confl regs =  1 3 8-106)
      Allocno a62r219 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a63r217 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a64r215 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a65r213 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a66r212 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a67r209 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a68r204 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a69r199 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a70r194 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a71r189 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a72r184 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a73r181 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a74r258 of ALL_REGS(46) has 12 avail. regs  0-1 4-12 14, node:  0-1 4-12 14 (confl regs =  2-3 13 15 48-106)
      Allocno a75r260 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a76r259 of ALL_REGS(46) has 13 avail. regs  0-2 4-12 14, node:  0-2 4-12 14 (confl regs =  3 13 15 48-106)
      Allocno a77r257 of ALL_REGS(46) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15 48-106)
      Forming thread by copy 14:a6r165-a69r199 (freq=48):
        Result (freq=2306): a6r165(1524) a69r199(782)
      Forming thread by copy 3:a25r168-a29r246 (freq=30):
        Result (freq=1225): a25r168(735) a29r246(490)
      Forming thread by copy 5:a26r171-a27r169 (freq=30):
        Result (freq=980): a26r171(490) a27r169(490)
      Forming thread by copy 6:a23r173-a25r168 (freq=30):
        Result (freq=1715): a23r173(490) a25r168(735) a29r246(490)
      Forming thread by copy 8:a21r158-a22r157 (freq=30):
        Result (freq=980): a21r158(490) a22r157(490)
      Forming thread by copy 15:a1r164-a70r194 (freq=27):
        Result (freq=1933): a1r164(1499) a70r194(434)
      Forming thread by copy 17:a1r164-a72r184 (freq=21):
        Result (freq=2273): a1r164(1499) a72r184(340) a70r194(434)
      Forming thread by copy 13:a6r165-a68r204 (freq=16):
        Result (freq=2572): a6r165(1524) a68r204(266) a69r199(782)
      Forming thread by copy 16:a1r164-a71r189 (freq=14):
        Result (freq=2497): a1r164(1499) a71r189(224) a72r184(340) a70r194(434)
      Forming thread by copy 1:a10r161-a11r160 (freq=12):
        Result (freq=400): a10r161(200) a11r160(200)
      Forming thread by copy 9:a30r156-a31r155 (freq=7):
        Result (freq=244): a30r156(122) a31r155(122)
      Forming thread by copy 10:a38r147-a39r146 (freq=7):
        Result (freq=244): a38r147(122) a39r146(122)
      Forming thread by copy 11:a46r138-a47r137 (freq=7):
        Result (freq=244): a46r138(122) a47r137(122)
      Forming thread by copy 12:a54r128-a55r127 (freq=7):
        Result (freq=244): a54r128(122) a55r127(122)
      Forming thread by copy 0:a8r163-a9r162 (freq=1):
        Result (freq=56): a8r163(28) a9r162(28)
      Pushing a14(r254,l0)(cost 0)
      Pushing a15(r253,l0)(cost 0)
      Pushing a9(r162,l0)(cost 0)
      Pushing a8(r163,l0)(cost 0)
      Pushing a16(r252,l0)(cost 0)
      Pushing a63(r217,l0)(cost 0)
      Pushing a17(r251,l0)(cost 0)
      Pushing a64(r215,l0)(cost 0)
      Pushing a18(r250,l0)(cost 0)
      Pushing a67(r209,l0)(cost 0)
      Pushing a61(r225,l0)(cost 0)
      Pushing a60(r221,l0)(cost 0)
      Pushing a59(r222,l0)(cost 0)
      Pushing a58(r223,l0)(cost 0)
      Pushing a56(r261,l0)(cost 0)
      Pushing a53(r231,l0)(cost 0)
      Pushing a52(r227,l0)(cost 0)
      Pushing a51(r228,l0)(cost 0)
      Pushing a50(r229,l0)(cost 0)
      Pushing a48(r262,l0)(cost 0)
      Pushing a45(r237,l0)(cost 0)
      Pushing a44(r233,l0)(cost 0)
      Pushing a43(r234,l0)(cost 0)
      Pushing a42(r235,l0)(cost 0)
      Pushing a40(r263,l0)(cost 0)
      Pushing a37(r243,l0)(cost 0)
      Pushing a36(r239,l0)(cost 0)
      Pushing a35(r240,l0)(cost 0)
      Pushing a34(r241,l0)(cost 0)
      Pushing a32(r264,l0)(cost 0)
      Pushing a19(r249,l0)(cost 0)
      Pushing a55(r127,l0)(cost 0)
      Pushing a54(r128,l0)(cost 0)
      Pushing a47(r137,l0)(cost 0)
      Pushing a46(r138,l0)(cost 0)
      Pushing a39(r146,l0)(cost 0)
      Pushing a38(r147,l0)(cost 0)
      Pushing a31(r155,l0)(cost 0)
      Pushing a30(r156,l0)(cost 0)
      Pushing a66(r212,l0)(cost 0)
      Pushing a11(r160,l0)(cost 0)
      Pushing a10(r161,l0)(cost 0)
      Pushing a57(r120,l0)(cost 0)
      Pushing a49(r129,l0)(cost 0)
      Pushing a41(r139,l0)(cost 0)
      Pushing a33(r148,l0)(cost 0)
      Pushing a13(r159,l0)(cost 0)
        Making a7(r136,l0) colorable
      Pushing a65(r213,l0)(cost 0)
      Pushing a62(r219,l0)(cost 0)
      Forming thread by copy 20:a5r178-a75r260 (freq=1000):
        Result (freq=3522): a5r178(1522) a75r260(2000)
        Making a5(r178,l0) colorable
      Pushing a28(r245,l0)(cost 0)
      Pushing a24(r172,l0)(cost 0)
      Pushing a20(r248,l0)(cost 0)
      Pushing a27(r169,l0)(cost 0)
      Pushing a26(r171,l0)(cost 0)
      Pushing a22(r157,l0)(cost 0)
      Pushing a21(r158,l0)(cost 0)
      Pushing a12(r166,l0)(cost 0)
      Pushing a73(r181,l0)(cost 0)
      Pushing a29(r246,l0)(cost 0)
      Pushing a23(r173,l0)(cost 0)
      Pushing a25(r168,l0)(cost 0)
      Pushing a77(r257,l0)(cost 0)
      Pushing a76(r259,l0)(cost 0)
      Pushing a5(r178,l0)(cost 19636)
      Forming thread by copy 19:a4r177-a76r259 (freq=1000):
        Result (freq=3884): a4r177(1884) a76r259(2000)
        Making a4(r177,l0) colorable
      Pushing a75(r260,l0)(cost 0)
      Pushing a74(r258,l0)(cost 0)
      Pushing a71(r189,l0)(cost 0)
      Pushing a72(r184,l0)(cost 0)
      Pushing a70(r194,l0)(cost 0)
      Forming thread by copy 18:a2r175-a77r257 (freq=1000):
        Result (freq=6362): a2r175(4362) a77r257(2000)
        Making a2(r175,l0) colorable
      Pushing a1(r164,l0)(cost 0)
      Forming thread by copy 21:a3r176-a74r258 (freq=1000):
        Result (freq=7018): a3r176(5018) a74r258(2000)
      Forming thread by copy 2:a3r176-a28r245 (freq=30):
        Result (freq=7508): a3r176(5018) a28r245(490) a74r258(2000)
        Making a3(r176,l0) colorable
      Pushing a68(r204,l0)(cost 0)
      Pushing a69(r199,l0)(cost 0)
      Pushing a6(r165,l0)(cost 0)
      Pushing a7(r136,l0)(cost 34270)
      Pushing a0(r174,l0)(cost 0)
      Pushing a4(r177,l0)(cost 23256)
      Pushing a2(r175,l0)(cost 47300)
      Pushing a3(r176,l0)(cost 47780)
      Popping a3(r176,l0)  -- assign reg 4
      Popping a2(r175,l0)  -- assign reg 5
      Popping a4(r177,l0)  -- assign reg 2
      Popping a0(r174,l0)  -- assign reg 0
      Popping a7(r136,l0)  -- assign reg 3
      Popping a6(r165,l0)  -- assign reg 1
      Popping a69(r199,l0)  -- assign reg 1
      Popping a68(r204,l0)  -- assign reg 1
      Popping a1(r164,l0)  -- assign reg 1
      Popping a70(r194,l0)  -- assign reg 1
      Popping a72(r184,l0)  -- assign reg 1
      Popping a71(r189,l0)  -- assign reg 1
      Popping a74(r258,l0)  -- assign reg 1
      Popping a75(r260,l0)  -- assign reg 3
      Popping a5(r178,l0)  -- assign reg 3
      Popping a76(r259,l0)  -- assign reg 2
      Popping a77(r257,l0)  -- assign reg 0
      Popping a25(r168,l0)  -- assign reg 4
      Popping a23(r173,l0)  -- assign reg 4
      Popping a29(r246,l0)  -- assign reg 2
      Popping a73(r181,l0)  -- assign reg 1
      Popping a12(r166,l0)  -- assign reg 2
      Popping a21(r158,l0)  -- assign reg 2
      Popping a22(r157,l0)  -- assign reg 2
      Popping a26(r171,l0)  -- assign reg 2
      Popping a27(r169,l0)  -- assign reg 0
      Popping a20(r248,l0)  -- assign reg 1
      Popping a24(r172,l0)  -- assign reg 2
      Popping a28(r245,l0)  -- assign reg 4
      Popping a62(r219,l0)  -- assign reg 1
      Popping a65(r213,l0)  -- assign reg 1
      Popping a13(r159,l0)  -- assign reg 1
      Popping a33(r148,l0)  -- assign reg 0
      Popping a41(r139,l0)  -- assign reg 0
      Popping a49(r129,l0)  -- assign reg 0
      Popping a57(r120,l0)  -- assign reg 0
      Popping a10(r161,l0)  -- assign reg 2
      Popping a11(r160,l0)  -- assign reg 2
      Popping a66(r212,l0)  -- assign reg 1
      Popping a30(r156,l0)  -- assign reg 2
      Popping a31(r155,l0)  -- assign reg 2
      Popping a38(r147,l0)  -- assign reg 2
      Popping a39(r146,l0)  -- assign reg 2
      Popping a46(r138,l0)  -- assign reg 2
      Popping a47(r137,l0)  -- assign reg 2
      Popping a54(r128,l0)  -- assign reg 2
      Popping a55(r127,l0)  -- assign reg 2
      Popping a19(r249,l0)  -- assign reg 2
      Popping a32(r264,l0)  -- assign reg 0
      Popping a34(r241,l0)  -- assign reg 6
      Popping a35(r240,l0)  -- assign reg 6
      Popping a36(r239,l0)  -- assign reg 6
      Popping a37(r243,l0)  -- assign reg 2
      Popping a40(r263,l0)  -- assign reg 0
      Popping a42(r235,l0)  -- assign reg 6
      Popping a43(r234,l0)  -- assign reg 6
      Popping a44(r233,l0)  -- assign reg 6
      Popping a45(r237,l0)  -- assign reg 2
      Popping a48(r262,l0)  -- assign reg 0
      Popping a50(r229,l0)  -- assign reg 6
      Popping a51(r228,l0)  -- assign reg 6
      Popping a52(r227,l0)  -- assign reg 6
      Popping a53(r231,l0)  -- assign reg 2
      Popping a56(r261,l0)  -- assign reg 0
      Popping a58(r223,l0)  -- assign reg 6
      Popping a59(r222,l0)  -- assign reg 6
      Popping a60(r221,l0)  -- assign reg 6
      Popping a61(r225,l0)  -- assign reg 2
      Popping a67(r209,l0)  -- assign reg 1
      Popping a18(r250,l0)  -- assign reg 2
      Popping a64(r215,l0)  -- assign reg 1
      Popping a17(r251,l0)  -- assign reg 2
      Popping a63(r217,l0)  -- assign reg 1
      Popping a16(r252,l0)  -- assign reg 2
      Popping a8(r163,l0)  -- assign reg 2
      Popping a9(r162,l0)  -- assign reg 2
      Popping a15(r253,l0)  -- assign reg 2
      Popping a14(r254,l0)  -- assign reg 2
Assigning 0 to a26r171
Disposition:
   57:r120 l0     0   55:r127 l0     2   54:r128 l0     2   49:r129 l0     0
    7:r136 l0     3   47:r137 l0     2   46:r138 l0     2   41:r139 l0     0
   39:r146 l0     2   38:r147 l0     2   33:r148 l0     0   31:r155 l0     2
   30:r156 l0     2   22:r157 l0     2   21:r158 l0     2   13:r159 l0     1
   11:r160 l0     2   10:r161 l0     2    9:r162 l0     2    8:r163 l0     2
    1:r164 l0     1    6:r165 l0     1   12:r166 l0     2   25:r168 l0     4
   27:r169 l0     0   26:r171 l0     0   24:r172 l0     2   23:r173 l0     4
    0:r174 l0     0    2:r175 l0     5    3:r176 l0     4    4:r177 l0     2
    5:r178 l0     3   73:r181 l0     1   72:r184 l0     1   71:r189 l0     1
   70:r194 l0     1   69:r199 l0     1   68:r204 l0     1   67:r209 l0     1
   66:r212 l0     1   65:r213 l0     1   64:r215 l0     1   63:r217 l0     1
   62:r219 l0     1   60:r221 l0     6   59:r222 l0     6   58:r223 l0     6
   61:r225 l0     2   52:r227 l0     6   51:r228 l0     6   50:r229 l0     6
   53:r231 l0     2   44:r233 l0     6   43:r234 l0     6   42:r235 l0     6
   45:r237 l0     2   36:r239 l0     6   35:r240 l0     6   34:r241 l0     6
   37:r243 l0     2   28:r245 l0     4   29:r246 l0     2   20:r248 l0     1
   19:r249 l0     2   18:r250 l0     2   17:r251 l0     2   16:r252 l0     2
   15:r253 l0     2   14:r254 l0     2   77:r257 l0     0   74:r258 l0     1
   76:r259 l0     2   75:r260 l0     3   56:r261 l0     0   48:r262 l0     0
   40:r263 l0     0   32:r264 l0     0
New iteration of spill/restore move
+++Costs: overall -125128, reg -125128, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_OCN_Start_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,12u} r1={9d,5u} r2={9d,5u} r3={9d,5u} r7={1d,61u} r12={8d} r13={1d,65u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={43d,19u} r101={4d} r102={1d,61u} r103={1d,60u} r104={4d} r105={4d} r106={4d} r120={1d,4u} r127={1d,1u} r128={1d,1u} r129={1d,4u} r136={4d,27u,7e} r137={1d,1u} r138={1d,1u} r139={1d,4u} r146={1d,1u} r147={1d,1u} r148={1d,4u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={3d,1u} r165={2d,1u} r166={2d,4u} r168={1d,3u} r169={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={8d,1u} r175={1d,24u,4e} r176={1d,13u} r177={1d,7u} r178={1d,6u} r181={1d,2u} r184={1d,1u} r189={1d,1u} r194={1d,1u} r199={1d,1u} r204={1d,1u} r209={1d,1u} r212={1d,1u} r213={1d,1u} r215={1d,1u} r217={1d,1u} r219={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r231={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r237={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r243={1d,1u} r245={1d,1u,1e} r246={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r257={1d,1u} r258={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} 
;;    total ref usage 970{497d,461u,12e} in 286{282 regular + 4 call} insns.
(note 1 0 14 NOTE_INSN_DELETED)
(note 14 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 14 6 2 NOTE_INSN_DELETED)
(note 6 3 473 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 473 6 16 2 (var_location:SI D#19 (reg:SI 0 r0 [ htim ])) -1
     (nil))
(debug_insn 16 473 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":909:3 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":909:21 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":910:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":913:3 -1
     (nil))
(debug_insn 20 19 510 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:3 -1
     (nil))
(insn 510 20 511 2 (set (reg:SI 257)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":908:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 511 510 512 2 (set (reg:SI 258)
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":908:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(insn 512 511 513 2 (set (reg:SI 259)
        (reg:SI 2 r2 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":908:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pData ])
        (nil)))
(insn 513 512 2 2 (set (reg:SI 260)
        (reg:SI 3 r3 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":908:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ Length ])
        (nil)))
(insn 2 513 4 2 (set (reg/v/f:SI 175 [ htim ])
        (reg:SI 257)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":908:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 257)
        (nil)))
(insn 4 2 5 2 (set (reg/v/f:SI 177 [ pData ])
        (reg:SI 259)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":908:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 259)
        (nil)))
(insn 5 4 21 2 (set (reg/v:SI 178 [ Length ])
        (reg:SI 260)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":908:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 260)
        (nil)))
(insn 21 5 22 2 (set (reg/v:SI 176 [ Channel ])
        (reg:SI 258)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 258)
        (nil)))
(jump_insn 22 21 23 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 176 [ Channel ])
                        (const_int 0 [0]))
                    (label_ref 33)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 33)
(note 23 22 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 25 23 27 3 (set (reg:SI 181 [ htim_64(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 68 [0x44])) [0 htim_64(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 27 25 28 3 (set (reg:SI 174 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 181 [ htim_64(D)->ChannelNState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 28 27 29 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 181 [ htim_64(D)->ChannelNState[0] ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 181 [ htim_64(D)->ChannelNState[0] ])
        (nil)))
(jump_insn 29 28 518 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 79)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 840525100 (nil)))
 -> 79)
(note 518 29 519 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 519 518 520 4 (set (pc)
        (label_ref 472)) 284 {*arm_jump}
     (nil)
 -> 472)
(barrier 520 519 33)
(code_label 33 520 34 5 202 (nil) [1 uses])
(note 34 33 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 36 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 36 35 37 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 48)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 48)
(note 37 36 41 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 41 37 42 6 NOTE_INSN_DELETED)
(note 42 41 43 6 NOTE_INSN_DELETED)
(note 43 42 39 6 NOTE_INSN_DELETED)
(insn 39 43 45 6 (set (reg:SI 184 [ htim_64(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 69 [0x45])) [0 htim_64(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 45 39 521 6 (parallel [
            (set (reg:SI 164 [ iftmp.21_65 ])
                (eq:SI (reg:SI 184 [ htim_64(D)->ChannelNState[1] ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 330 {*compare_scc}
     (expr_list:REG_DEAD (reg:SI 184 [ htim_64(D)->ChannelNState[1] ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (nil))))
(jump_insn 521 45 522 6 (set (pc)
        (label_ref 444)) 284 {*arm_jump}
     (nil)
 -> 444)
(barrier 522 521 48)
(code_label 48 522 49 7 205 (nil) [1 uses])
(note 49 48 50 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 51 50 52 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 63)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 63)
(note 52 51 56 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 56 52 57 8 NOTE_INSN_DELETED)
(note 57 56 58 8 NOTE_INSN_DELETED)
(note 58 57 54 8 NOTE_INSN_DELETED)
(insn 54 58 60 8 (set (reg:SI 189 [ htim_64(D)->ChannelNState[2] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 70 [0x46])) [0 htim_64(D)->ChannelNState[2]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 60 54 523 8 (parallel [
            (set (reg:SI 164 [ iftmp.21_65 ])
                (eq:SI (reg:SI 189 [ htim_64(D)->ChannelNState[2] ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 330 {*compare_scc}
     (expr_list:REG_DEAD (reg:SI 189 [ htim_64(D)->ChannelNState[2] ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (nil))))
(jump_insn 523 60 524 8 (set (pc)
        (label_ref 444)) 284 {*arm_jump}
     (nil)
 -> 444)
(barrier 524 523 63)
(code_label 63 524 64 9 207 (nil) [1 uses])
(note 64 63 68 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 68 64 69 9 NOTE_INSN_DELETED)
(note 69 68 70 9 NOTE_INSN_DELETED)
(note 70 69 66 9 NOTE_INSN_DELETED)
(insn 66 70 72 9 (set (reg:SI 194 [ htim_64(D)->ChannelNState[3] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 71 [0x47])) [0 htim_64(D)->ChannelNState[3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 72 66 525 9 (parallel [
            (set (reg:SI 164 [ iftmp.21_65 ])
                (eq:SI (reg:SI 194 [ htim_64(D)->ChannelNState[3] ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 330 {*compare_scc}
     (expr_list:REG_DEAD (reg:SI 194 [ htim_64(D)->ChannelNState[3] ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (nil))))
(jump_insn 525 72 526 9 (set (pc)
        (label_ref 444)) 284 {*arm_jump}
     (nil)
 -> 444)
(barrier 526 525 569)
(code_label 569 526 75 10 245 (nil) [1 uses])
(note 75 569 77 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 77 75 76 10 NOTE_INSN_DELETED)
(debug_insn 76 77 78 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:8 -1
     (nil))
(jump_insn 78 76 79 10 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 176 [ Channel ])
                        (const_int 0 [0]))
                    (label_ref 91)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 91)
(code_label 79 78 80 11 204 (nil) [1 uses])
(note 80 79 84 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 84 80 85 11 NOTE_INSN_DELETED)
(note 85 84 86 11 NOTE_INSN_DELETED)
(note 86 85 82 11 NOTE_INSN_DELETED)
(insn 82 86 88 11 (set (reg:SI 199 [ htim_64(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 68 [0x44])) [0 htim_64(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 88 82 527 11 (parallel [
            (set (reg:SI 165 [ iftmp.22_72 ])
                (eq:SI (reg:SI 199 [ htim_64(D)->ChannelNState[0] ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 330 {*compare_scc}
     (expr_list:REG_DEAD (reg:SI 199 [ htim_64(D)->ChannelNState[0] ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (nil))))
(jump_insn 527 88 528 11 (set (pc)
        (label_ref 436)) 284 {*arm_jump}
     (nil)
 -> 436)
(barrier 528 527 91)
(code_label 91 528 92 12 208 (nil) [1 uses])
(note 92 91 93 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 93 92 94 12 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 94 93 95 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 106)
(note 95 94 99 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 99 95 100 13 NOTE_INSN_DELETED)
(note 100 99 101 13 NOTE_INSN_DELETED)
(note 101 100 97 13 NOTE_INSN_DELETED)
(insn 97 101 103 13 (set (reg:SI 204 [ htim_64(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 69 [0x45])) [0 htim_64(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 103 97 529 13 (parallel [
            (set (reg:SI 165 [ iftmp.22_72 ])
                (eq:SI (reg:SI 204 [ htim_64(D)->ChannelNState[1] ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 330 {*compare_scc}
     (expr_list:REG_DEAD (reg:SI 204 [ htim_64(D)->ChannelNState[1] ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (nil))))
(jump_insn 529 103 530 13 (set (pc)
        (label_ref 436)) 284 {*arm_jump}
     (nil)
 -> 436)
(barrier 530 529 106)
(code_label 106 530 107 14 210 (nil) [1 uses])
(note 107 106 108 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 108 107 109 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 109 108 110 14 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 120)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 120)
(note 110 109 114 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 114 110 112 15 NOTE_INSN_DELETED)
(insn 112 114 115 15 (set (reg:SI 209 [ htim_64(D)->ChannelNState[2] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 70 [0x46])) [0 htim_64(D)->ChannelNState[2]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 115 112 116 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 209 [ htim_64(D)->ChannelNState[2] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 209 [ htim_64(D)->ChannelNState[2] ])
        (nil)))
(jump_insn 116 115 128 15 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 426)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 426)
(code_label 128 116 117 16 214 (nil) [8 uses])
(note 117 128 8 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 8 117 531 16 (set (reg:SI 174 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":933:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 531 8 532 16 (set (pc)
        (label_ref 472)) 284 {*arm_jump}
     (nil)
 -> 472)
(barrier 532 531 120)
(code_label 120 532 121 17 211 (nil) [1 uses])
(note 121 120 125 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(note 125 121 123 17 NOTE_INSN_DELETED)
(insn 123 125 126 17 (set (reg:SI 212 [ htim_64(D)->ChannelNState[3] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 71 [0x47])) [0 htim_64(D)->ChannelNState[3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 126 123 127 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 212 [ htim_64(D)->ChannelNState[3] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 212 [ htim_64(D)->ChannelNState[3] ])
        (nil)))
(jump_insn 127 126 533 17 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 415)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 415)
(note 533 127 534 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(jump_insn 534 533 535 18 (set (pc)
        (label_ref 128)) 284 {*arm_jump}
     (nil)
 -> 128)
(barrier 535 534 438)
(code_label 438 535 132 19 229 (nil) [1 uses])
(note 132 438 134 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(note 134 132 133 19 NOTE_INSN_DELETED)
(debug_insn 133 134 135 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:5 -1
     (nil))
(jump_insn 135 133 429 19 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v/f:SI 177 [ pData ])
                        (const_int 0 [0]))
                    (label_ref 139)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:8 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 139)
(code_label 429 135 136 20 227 (nil) [1 uses])
(note 136 429 137 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(note 137 136 138 20 NOTE_INSN_DELETED)
(jump_insn 138 137 139 20 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 178 [ Length ])
                        (const_int 0 [0]))
                    (label_ref 128)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:25 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 128)
(code_label 139 138 140 21 215 (nil) [1 uses])
(note 140 139 142 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(note 142 140 141 21 NOTE_INSN_DELETED)
(debug_insn 141 142 143 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 -1
     (nil))
(jump_insn 143 141 144 21 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 176 [ Channel ])
                        (const_int 0 [0]))
                    (label_ref 151)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 300975468 (nil)))
 -> 151)
(note 144 143 145 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 145 144 147 22 (set (reg:SI 213)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 147 145 148 22 (set (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 68 [0x44])) [0 htim_64(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 213) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 213)
        (nil)))
(debug_insn 148 147 536 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 -1
     (nil))
(jump_insn 536 148 537 22 (set (pc)
        (label_ref 183)) 284 {*arm_jump}
     (nil)
 -> 183)
(barrier 537 536 151)
(code_label 151 537 152 23 216 (nil) [1 uses])
(note 152 151 153 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 153 152 154 23 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 154 153 155 23 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 136404516 (nil)))
 -> 162)
(note 155 154 156 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 156 155 158 24 (set (reg:SI 215)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 158 156 159 24 (set (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 69 [0x45])) [0 htim_64(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 215) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 215)
        (nil)))
(debug_insn 159 158 538 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 -1
     (nil))
(jump_insn 538 159 539 24 (set (pc)
        (label_ref 218)) 284 {*arm_jump}
     (nil)
 -> 218)
(barrier 539 538 162)
(code_label 162 539 163 25 218 (nil) [1 uses])
(note 163 162 164 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 164 163 165 25 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 165 164 432 25 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 173)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 173)
(code_label 432 165 166 26 228 (nil) [1 uses])
(note 166 432 167 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 167 166 169 26 (set (reg:SI 217)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 169 167 170 26 (set (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 70 [0x46])) [0 htim_64(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 217) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 217)
        (nil)))
(debug_insn 170 169 540 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 -1
     (nil))
(jump_insn 540 170 541 26 (set (pc)
        (label_ref 253)) 284 {*arm_jump}
     (nil)
 -> 253)
(barrier 541 540 173)
(code_label 173 541 174 27 220 (nil) [3 uses])
(note 174 173 175 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 175 174 177 27 (set (reg:SI 219)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 177 175 178 27 (set (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 71 [0x47])) [0 htim_64(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 219) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 219)
        (nil)))
(debug_insn 178 177 179 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 -1
     (nil))
(jump_insn 179 178 180 27 (parallel [
            (set (pc)
                (if_then_else (leu (reg/v:SI 176 [ Channel ])
                        (const_int 12 [0xc]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg/v:SI 176 [ Channel ])
                                (const_int 4 [0x4]))
                            (label_ref:SI 180)) [0  S4 A32])
                    (label_ref:SI 459)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 180))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (insn_list:REG_LABEL_TARGET 459 (insn_list:REG_LABEL_TARGET 409 (nil))))
 -> 180)
(code_label 180 179 181 223 (nil) [2 uses])
(jump_table_data 181 180 182 (addr_diff_vec:SI (label_ref:SI 180)
         [
            (label_ref:SI 183)
            (label_ref:SI 459)
            (label_ref:SI 459)
            (label_ref:SI 459)
            (label_ref:SI 218)
            (label_ref:SI 459)
            (label_ref:SI 459)
            (label_ref:SI 459)
            (label_ref:SI 253)
            (label_ref:SI 459)
            (label_ref:SI 459)
            (label_ref:SI 459)
            (label_ref:SI 288)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 182 181 183)
(code_label 183 182 184 28 217 (nil) [2 uses])
(note 184 183 197 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(note 197 184 203 28 NOTE_INSN_DELETED)
(note 203 197 205 28 NOTE_INSN_DELETED)
(note 205 203 185 28 NOTE_INSN_DELETED)
(debug_insn 185 205 186 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":941:7 -1
     (nil))
(insn 186 185 198 28 (set (reg/f:SI 120 [ _9 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 36 [0x24])) [5 htim_64(D)->hdma[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":941:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 198 186 200 28 (set (reg:SI 3 r3)
        (reg/v:SI 178 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 178 [ Length ])
        (nil)))
(insn 200 198 196 28 (set (reg:SI 1 r1)
        (reg/v/f:SI 177 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 177 [ pData ])
        (nil)))
(insn 196 200 199 28 (set (reg/f:SI 225 [ htim_64(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:83 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_64(D)->Instance+0 S4 A32])
        (nil)))
(insn 199 196 187 28 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 225 [ htim_64(D)->Instance ])
            (const_int 52 [0x34]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 225 [ htim_64(D)->Instance ])
        (nil)))
(insn 187 199 188 28 (set (reg/f:SI 221)
        (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":941:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)
        (nil)))
(insn 188 187 189 28 (set (mem/f:SI (plus:SI (reg/f:SI 120 [ _9 ])
                (const_int 44 [0x2c])) [10 _9->XferCpltCallback+0 S4 A32])
        (reg/f:SI 221)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":941:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 221)
        (nil)))
(debug_insn 189 188 190 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":942:7 -1
     (nil))
(insn 190 189 191 28 (set (reg/f:SI 222)
        (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":942:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)
        (nil)))
(insn 191 190 192 28 (set (mem/f:SI (plus:SI (reg/f:SI 120 [ _9 ])
                (const_int 48 [0x30])) [10 _9->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 222)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":942:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 222)
        (nil)))
(debug_insn 192 191 193 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":945:7 -1
     (nil))
(insn 193 192 194 28 (set (reg/f:SI 223)
        (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":945:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)
        (nil)))
(insn 194 193 195 28 (set (mem/f:SI (plus:SI (reg/f:SI 120 [ _9 ])
                (const_int 52 [0x34])) [10 _9->XferErrorCallback+0 S4 A32])
        (reg/f:SI 223)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":945:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 223)
        (nil)))
(debug_insn 195 194 201 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:7 -1
     (nil))
(insn 201 195 202 28 (set (reg:SI 0 r0)
        (reg/f:SI 120 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120 [ _9 ])
        (nil)))
(call_insn 202 201 514 28 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 514 202 206 28 (set (reg:SI 261)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 206 514 207 28 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 261)
                        (const_int 0 [0]))
                    (label_ref 128)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:10 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 261)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 365072228 (nil))))
 -> 128)
(note 207 206 208 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 208 207 209 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 -1
     (nil))
(insn 209 208 210 29 (set (reg/f:SI 136 [ _26 ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 175 [ htim ])
        (nil)))
(insn 210 209 211 29 (set (reg:SI 127 [ _17 ])
        (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 12 [0xc])) [1 _16->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 211 210 212 29 (set (reg:SI 128 [ _18 ])
        (ior:SI (reg:SI 127 [ _17 ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _17 ])
        (nil)))
(insn 212 211 213 29 (set (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 12 [0xc])) [1 _16->DIER+0 S4 A32])
        (reg:SI 128 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _18 ])
        (nil)))
(debug_insn 213 212 214 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":956:7 -1
     (nil))
(debug_insn 214 213 215 29 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 215 214 542 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1027:3 -1
     (nil))
(jump_insn 542 215 543 29 (set (pc)
        (label_ref 321)) 284 {*arm_jump}
     (nil)
 -> 321)
(barrier 543 542 218)
(code_label 218 543 219 30 219 (nil) [2 uses])
(note 219 218 232 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(note 232 219 238 30 NOTE_INSN_DELETED)
(note 238 232 240 30 NOTE_INSN_DELETED)
(note 240 238 220 30 NOTE_INSN_DELETED)
(debug_insn 220 240 221 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":962:7 -1
     (nil))
(insn 221 220 233 30 (set (reg/f:SI 129 [ _19 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 40 [0x28])) [5 htim_64(D)->hdma[2]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":962:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 233 221 235 30 (set (reg:SI 3 r3)
        (reg/v:SI 178 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 178 [ Length ])
        (nil)))
(insn 235 233 231 30 (set (reg:SI 1 r1)
        (reg/v/f:SI 177 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 177 [ pData ])
        (nil)))
(insn 231 235 234 30 (set (reg/f:SI 231 [ htim_64(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:83 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_64(D)->Instance+0 S4 A32])
        (nil)))
(insn 234 231 222 30 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 231 [ htim_64(D)->Instance ])
            (const_int 56 [0x38]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 231 [ htim_64(D)->Instance ])
        (nil)))
(insn 222 234 223 30 (set (reg/f:SI 227)
        (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":962:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)
        (nil)))
(insn 223 222 224 30 (set (mem/f:SI (plus:SI (reg/f:SI 129 [ _19 ])
                (const_int 44 [0x2c])) [10 _19->XferCpltCallback+0 S4 A32])
        (reg/f:SI 227)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":962:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 227)
        (nil)))
(debug_insn 224 223 225 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":963:7 -1
     (nil))
(insn 225 224 226 30 (set (reg/f:SI 228)
        (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":963:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)
        (nil)))
(insn 226 225 227 30 (set (mem/f:SI (plus:SI (reg/f:SI 129 [ _19 ])
                (const_int 48 [0x30])) [10 _19->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 228)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":963:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 228)
        (nil)))
(debug_insn 227 226 228 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":966:7 -1
     (nil))
(insn 228 227 229 30 (set (reg/f:SI 229)
        (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":966:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)
        (nil)))
(insn 229 228 230 30 (set (mem/f:SI (plus:SI (reg/f:SI 129 [ _19 ])
                (const_int 52 [0x34])) [10 _19->XferErrorCallback+0 S4 A32])
        (reg/f:SI 229)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":966:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 229)
        (nil)))
(debug_insn 230 229 236 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:7 -1
     (nil))
(insn 236 230 237 30 (set (reg:SI 0 r0)
        (reg/f:SI 129 [ _19 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 129 [ _19 ])
        (nil)))
(call_insn 237 236 515 30 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 515 237 241 30 (set (reg:SI 262)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 241 515 242 30 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 262)
                        (const_int 0 [0]))
                    (label_ref 128)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:10 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 262)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 365072228 (nil))))
 -> 128)
(note 242 241 243 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(debug_insn 243 242 244 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 -1
     (nil))
(insn 244 243 245 31 (set (reg/f:SI 136 [ _26 ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 175 [ htim ])
        (nil)))
(insn 245 244 246 31 (set (reg:SI 137 [ _27 ])
        (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 12 [0xc])) [1 _26->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 246 245 247 31 (set (reg:SI 138 [ _28 ])
        (ior:SI (reg:SI 137 [ _27 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ _27 ])
        (nil)))
(insn 247 246 248 31 (set (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 12 [0xc])) [1 _26->DIER+0 S4 A32])
        (reg:SI 138 [ _28 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138 [ _28 ])
        (nil)))
(debug_insn 248 247 249 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":977:7 -1
     (nil))
(debug_insn 249 248 250 31 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 250 249 544 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1027:3 -1
     (nil))
(jump_insn 544 250 545 31 (set (pc)
        (label_ref 321)) 284 {*arm_jump}
     (nil)
 -> 321)
(barrier 545 544 253)
(code_label 253 545 254 32 221 (nil) [2 uses])
(note 254 253 267 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(note 267 254 273 32 NOTE_INSN_DELETED)
(note 273 267 275 32 NOTE_INSN_DELETED)
(note 275 273 255 32 NOTE_INSN_DELETED)
(debug_insn 255 275 256 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":983:7 -1
     (nil))
(insn 256 255 268 32 (set (reg/f:SI 139 [ _29 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 44 [0x2c])) [5 htim_64(D)->hdma[3]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":983:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 268 256 270 32 (set (reg:SI 3 r3)
        (reg/v:SI 178 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 178 [ Length ])
        (nil)))
(insn 270 268 266 32 (set (reg:SI 1 r1)
        (reg/v/f:SI 177 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 177 [ pData ])
        (nil)))
(insn 266 270 269 32 (set (reg/f:SI 237 [ htim_64(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:83 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_64(D)->Instance+0 S4 A32])
        (nil)))
(insn 269 266 257 32 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 237 [ htim_64(D)->Instance ])
            (const_int 60 [0x3c]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 237 [ htim_64(D)->Instance ])
        (nil)))
(insn 257 269 258 32 (set (reg/f:SI 233)
        (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":983:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)
        (nil)))
(insn 258 257 259 32 (set (mem/f:SI (plus:SI (reg/f:SI 139 [ _29 ])
                (const_int 44 [0x2c])) [10 _29->XferCpltCallback+0 S4 A32])
        (reg/f:SI 233)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":983:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 233)
        (nil)))
(debug_insn 259 258 260 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":984:7 -1
     (nil))
(insn 260 259 261 32 (set (reg/f:SI 234)
        (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":984:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)
        (nil)))
(insn 261 260 262 32 (set (mem/f:SI (plus:SI (reg/f:SI 139 [ _29 ])
                (const_int 48 [0x30])) [10 _29->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 234)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":984:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 234)
        (nil)))
(debug_insn 262 261 263 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":987:7 -1
     (nil))
(insn 263 262 264 32 (set (reg/f:SI 235)
        (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":987:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)
        (nil)))
(insn 264 263 265 32 (set (mem/f:SI (plus:SI (reg/f:SI 139 [ _29 ])
                (const_int 52 [0x34])) [10 _29->XferErrorCallback+0 S4 A32])
        (reg/f:SI 235)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":987:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 235)
        (nil)))
(debug_insn 265 264 271 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:7 -1
     (nil))
(insn 271 265 272 32 (set (reg:SI 0 r0)
        (reg/f:SI 139 [ _29 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 139 [ _29 ])
        (nil)))
(call_insn 272 271 516 32 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 516 272 276 32 (set (reg:SI 263)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 276 516 277 32 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 263)
                        (const_int 0 [0]))
                    (label_ref 128)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:10 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 263)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 365072228 (nil))))
 -> 128)
(note 277 276 278 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(debug_insn 278 277 279 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 -1
     (nil))
(insn 279 278 280 33 (set (reg/f:SI 136 [ _26 ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 175 [ htim ])
        (nil)))
(insn 280 279 281 33 (set (reg:SI 146 [ _37 ])
        (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 12 [0xc])) [1 _36->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 281 280 282 33 (set (reg:SI 147 [ _38 ])
        (ior:SI (reg:SI 146 [ _37 ])
            (const_int 2048 [0x800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 146 [ _37 ])
        (nil)))
(insn 282 281 283 33 (set (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 12 [0xc])) [1 _36->DIER+0 S4 A32])
        (reg:SI 147 [ _38 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 147 [ _38 ])
        (nil)))
(debug_insn 283 282 284 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":998:7 -1
     (nil))
(debug_insn 284 283 285 33 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 285 284 546 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1027:3 -1
     (nil))
(jump_insn 546 285 547 33 (set (pc)
        (label_ref 321)) 284 {*arm_jump}
     (nil)
 -> 321)
(barrier 547 546 288)
(code_label 288 547 289 34 222 (nil) [1 uses])
(note 289 288 302 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(note 302 289 308 34 NOTE_INSN_DELETED)
(note 308 302 310 34 NOTE_INSN_DELETED)
(note 310 308 290 34 NOTE_INSN_DELETED)
(debug_insn 290 310 291 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1004:7 -1
     (nil))
(insn 291 290 303 34 (set (reg/f:SI 148 [ _39 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 48 [0x30])) [5 htim_64(D)->hdma[4]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1004:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 303 291 305 34 (set (reg:SI 3 r3)
        (reg/v:SI 178 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 178 [ Length ])
        (nil)))
(insn 305 303 301 34 (set (reg:SI 1 r1)
        (reg/v/f:SI 177 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 177 [ pData ])
        (nil)))
(insn 301 305 304 34 (set (reg/f:SI 243 [ htim_64(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:83 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_64(D)->Instance+0 S4 A32])
        (nil)))
(insn 304 301 292 34 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 243 [ htim_64(D)->Instance ])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 243 [ htim_64(D)->Instance ])
        (nil)))
(insn 292 304 293 34 (set (reg/f:SI 239)
        (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1004:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)
        (nil)))
(insn 293 292 294 34 (set (mem/f:SI (plus:SI (reg/f:SI 148 [ _39 ])
                (const_int 44 [0x2c])) [10 _39->XferCpltCallback+0 S4 A32])
        (reg/f:SI 239)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1004:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 239)
        (nil)))
(debug_insn 294 293 295 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1005:7 -1
     (nil))
(insn 295 294 296 34 (set (reg/f:SI 240)
        (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1005:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)
        (nil)))
(insn 296 295 297 34 (set (mem/f:SI (plus:SI (reg/f:SI 148 [ _39 ])
                (const_int 48 [0x30])) [10 _39->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 240)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1005:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 240)
        (nil)))
(debug_insn 297 296 298 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1008:7 -1
     (nil))
(insn 298 297 299 34 (set (reg/f:SI 241)
        (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1008:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)
        (nil)))
(insn 299 298 300 34 (set (mem/f:SI (plus:SI (reg/f:SI 148 [ _39 ])
                (const_int 52 [0x34])) [10 _39->XferErrorCallback+0 S4 A32])
        (reg/f:SI 241)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1008:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 241)
        (nil)))
(debug_insn 300 299 306 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:7 -1
     (nil))
(insn 306 300 307 34 (set (reg:SI 0 r0)
        (reg/f:SI 148 [ _39 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 148 [ _39 ])
        (nil)))
(call_insn 307 306 517 34 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 517 307 311 34 (set (reg:SI 264)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 311 517 312 34 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 264)
                        (const_int 0 [0]))
                    (label_ref 128)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:10 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 264)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 365072228 (nil))))
 -> 128)
(note 312 311 313 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 313 312 314 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 -1
     (nil))
(insn 314 313 315 35 (set (reg/f:SI 136 [ _26 ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 175 [ htim ])
        (nil)))
(insn 315 314 316 35 (set (reg:SI 155 [ _47 ])
        (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 12 [0xc])) [1 _46->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 316 315 317 35 (set (reg:SI 156 [ _48 ])
        (ior:SI (reg:SI 155 [ _47 ])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 155 [ _47 ])
        (nil)))
(insn 317 316 318 35 (set (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 12 [0xc])) [1 _46->DIER+0 S4 A32])
        (reg:SI 156 [ _48 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 156 [ _48 ])
        (nil)))
(debug_insn 318 317 319 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1019:7 -1
     (nil))
(debug_insn 319 318 320 35 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 320 319 321 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1027:3 -1
     (nil))
(code_label 321 320 322 36 224 (nil) [3 uses])
(note 322 321 337 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(note 337 322 323 36 NOTE_INSN_DELETED)
(debug_insn 323 337 324 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 324 323 325 36 (var_location:SI D#18 (mem/f:SI (debug_expr:SI D#19) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 325 324 326 36 (var_location:SI TIMx (debug_expr:SI D#18)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 326 325 327 36 (var_location:SI Channel (reg/v:SI 176 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 327 326 328 36 (var_location:SI ChannelNState (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 328 327 329 36 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 329 328 330 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 330 329 336 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(insn 336 330 331 36 (set (reg:SI 169 [ _106 ])
        (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 331 336 332 36 (set (reg:SI 245)
        (and:SI (reg/v:SI 176 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 176 [ Channel ])
        (nil)))
(insn 332 331 333 36 (set (reg:SI 246)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 333 332 334 36 (set (reg/v:SI 168 [ tmp ])
        (ashift:SI (reg:SI 246)
            (reg:SI 245))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 246)
        (expr_list:REG_DEAD (reg:SI 245)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 245))
                (nil)))))
(debug_insn 334 333 335 36 (var_location:SI tmp (reg/v:SI 168 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 335 334 338 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 338 335 339 36 (set (reg:SI 171 [ _108 ])
        (and:SI (not:SI (reg/v:SI 168 [ tmp ]))
            (reg:SI 169 [ _106 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 169 [ _106 ])
        (nil)))
(insn 339 338 340 36 (set (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])
        (reg:SI 171 [ _108 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 171 [ _108 ])
        (nil)))
(debug_insn 340 339 341 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 341 340 353 36 (set (reg:SI 172 [ _109 ])
        (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 353 341 342 36 (set (reg:SI 248)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073818624 [0x40012c00])
        (nil)))
(insn 342 353 343 36 (set (reg:SI 173 [ _110 ])
        (ior:SI (reg/v:SI 168 [ tmp ])
            (reg:SI 172 [ _109 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 172 [ _109 ])
        (expr_list:REG_DEAD (reg/v:SI 168 [ tmp ])
            (nil))))
(insn 343 342 344 36 (set (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])
        (reg:SI 173 [ _110 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 173 [ _110 ])
        (nil)))
(debug_insn 344 343 345 36 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 345 344 346 36 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 346 345 347 36 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 347 346 348 36 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 348 347 349 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1033:5 -1
     (nil))
(insn 349 348 350 36 (set (reg:SI 157 [ _50 ])
        (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 68 [0x44])) [1 prephitmp_70->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1033:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 350 349 351 36 (set (reg:SI 158 [ _51 ])
        (ior:SI (reg:SI 157 [ _50 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1033:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 157 [ _50 ])
        (nil)))
(insn 351 350 352 36 (set (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 68 [0x44])) [1 prephitmp_70->BDTR+0 S4 A32])
        (reg:SI 158 [ _51 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1033:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 158 [ _51 ])
        (nil)))
(debug_insn 352 351 354 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:5 -1
     (nil))
(insn 354 352 355 36 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 136 [ _26 ])
            (reg:SI 248))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 248)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 136 [ _26 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 355 354 356 36 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 383)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 383)
(note 356 355 357 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 357 356 358 37 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 136 [ _26 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 358 357 359 37 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 383)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 383)
(note 359 358 360 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 360 359 361 38 (set (reg:SI 249)
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073742848 [0x40000400])
        (nil)))
(insn 361 360 362 38 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 136 [ _26 ])
            (reg:SI 249))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 249)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 136 [ _26 ])
                (const_int 1073742848 [0x40000400]))
            (nil))))
(jump_insn 362 361 363 38 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 383)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 383)
(note 363 362 364 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 364 363 365 39 (set (reg:SI 250)
        (const_int 1073743872 [0x40000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073743872 [0x40000800])
        (nil)))
(insn 365 364 366 39 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 136 [ _26 ])
            (reg:SI 250))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 250)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 136 [ _26 ])
                (const_int 1073743872 [0x40000800]))
            (nil))))
(jump_insn 366 365 367 39 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 383)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 383)
(note 367 366 368 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 368 367 369 40 (set (reg:SI 251)
        (const_int 1073744896 [0x40000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 369 368 370 40 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 136 [ _26 ])
            (reg:SI 251))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 251)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 136 [ _26 ])
                (const_int 1073744896 [0x40000c00]))
            (nil))))
(jump_insn 370 369 371 40 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 383)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 383)
(note 371 370 372 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 372 371 373 41 (set (reg:SI 252)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073820672 [0x40013400])
        (nil)))
(insn 373 372 374 41 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 136 [ _26 ])
            (reg:SI 252))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 252)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 136 [ _26 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 374 373 375 41 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 383)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 383)
(note 375 374 376 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 376 375 377 42 (set (reg:SI 253)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073823744 [0x40014000])
        (nil)))
(insn 377 376 378 42 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 136 [ _26 ])
            (reg:SI 253))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 253)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 136 [ _26 ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 378 377 379 42 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 383)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 383)
(note 379 378 380 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 380 379 381 43 (set (reg:SI 254)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073827840 [0x40015000])
        (nil)))
(insn 381 380 382 43 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 136 [ _26 ])
            (reg:SI 254))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 254)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 136 [ _26 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 382 381 383 43 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 403)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 403)
(code_label 383 382 384 44 225 (nil) [7 uses])
(note 384 383 387 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(note 387 384 385 44 NOTE_INSN_DELETED)
(debug_insn 385 387 386 44 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:7 -1
     (nil))
(insn 386 385 573 44 (set (reg:SI 159 [ _52 ])
        (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 8 [0x8])) [1 prephitmp_70->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 573 386 574 44 (set (reg/v:SI 166 [ tmpsmcr ])
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 65543 [0x10007])
        (nil)))
(insn 574 573 389 44 (set (reg/v:SI 166 [ tmpsmcr ])
        (and:SI (reg:SI 159 [ _52 ])
            (reg/v:SI 166 [ tmpsmcr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 159 [ _52 ])
        (nil)))
(debug_insn 389 574 390 44 (var_location:SI tmpsmcr (reg/v:SI 166 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:15 -1
     (nil))
(debug_insn 390 389 391 44 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:7 -1
     (nil))
(insn 391 390 392 44 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 166 [ tmpsmcr ])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 392 391 393 44 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 463)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 463)
(note 393 392 394 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 394 393 395 45 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 166 [ tmpsmcr ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 166 [ tmpsmcr ])
        (nil)))
(jump_insn 395 394 396 45 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 467)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 467)
(note 396 395 397 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(debug_insn 397 396 398 46 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1041:9 -1
     (nil))
(insn 398 397 9 46 (set (reg:SI 160 [ _53 ])
        (mem/v:SI (reg/f:SI 136 [ _26 ]) [1 prephitmp_70->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1041:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 398 399 46 (set (reg:SI 174 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1041:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 399 9 400 46 (set (reg:SI 161 [ _54 ])
        (ior:SI (reg:SI 160 [ _53 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1041:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 160 [ _53 ])
        (nil)))
(insn 400 399 548 46 (set (mem/v:SI (reg/f:SI 136 [ _26 ]) [1 prephitmp_70->CR1+0 S4 A32])
        (reg:SI 161 [ _54 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1041:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 161 [ _54 ])
        (expr_list:REG_DEAD (reg/f:SI 136 [ _26 ])
            (nil))))
(jump_insn 548 400 549 46 (set (pc)
        (label_ref 472)) 284 {*arm_jump}
     (nil)
 -> 472)
(barrier 549 548 403)
(code_label 403 549 404 47 226 (nil) [1 uses])
(note 404 403 405 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(debug_insn 405 404 406 47 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 -1
     (nil))
(insn 406 405 11 47 (set (reg:SI 162 [ _55 ])
        (mem/v:SI (reg/f:SI 136 [ _26 ]) [1 prephitmp_70->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 406 407 47 (set (reg:SI 174 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 407 11 408 47 (set (reg:SI 163 [ _56 ])
        (ior:SI (reg:SI 162 [ _55 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 162 [ _55 ])
        (nil)))
(insn 408 407 550 47 (set (mem/v:SI (reg/f:SI 136 [ _26 ]) [1 prephitmp_70->CR1+0 S4 A32])
        (reg:SI 163 [ _56 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 163 [ _56 ])
        (expr_list:REG_DEAD (reg/f:SI 136 [ _26 ])
            (nil))))
(jump_insn 550 408 551 47 (set (pc)
        (label_ref 472)) 284 {*arm_jump}
     (nil)
 -> 472)
(barrier 551 550 459)
(code_label 459 551 458 48 231 (nil) [10 uses])
(note 458 459 7 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(insn 7 458 552 48 (set (reg:SI 174 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 552 7 553 48 (set (pc)
        (label_ref 472)) 284 {*arm_jump}
     (nil)
 -> 472)
(barrier 553 552 463)
(code_label 463 553 462 49 232 (nil) [1 uses])
(note 462 463 10 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(insn 10 462 554 49 (set (reg:SI 174 [ <retval> ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 554 10 555 49 (set (pc)
        (label_ref 472)) 284 {*arm_jump}
     (nil)
 -> 472)
(barrier 555 554 467)
(code_label 467 555 466 50 233 (nil) [1 uses])
(note 466 467 12 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(insn 12 466 556 50 (set (reg:SI 174 [ <retval> ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 556 12 557 50 (set (pc)
        (label_ref 472)) 284 {*arm_jump}
     (nil)
 -> 472)
(barrier 557 556 471)
(code_label 471 557 470 51 234 (nil) [1 uses])
(note 470 471 13 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(insn 13 470 411 51 (set (reg:SI 174 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":918:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 411 13 558 51 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(jump_insn 558 411 559 51 (set (pc)
        (label_ref 472)) 284 {*arm_jump}
     (nil)
 -> 472)
(barrier 559 558 415)
(code_label 415 559 416 52 213 (nil) [1 uses])
(note 416 415 418 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(note 418 416 417 52 NOTE_INSN_DELETED)
(debug_insn 417 418 419 52 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:5 -1
     (nil))
(jump_insn 419 417 420 52 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v/f:SI 177 [ pData ])
                        (const_int 0 [0]))
                    (label_ref 173)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:8 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 173)
(note 420 419 421 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(note 421 420 422 53 NOTE_INSN_DELETED)
(jump_insn 422 421 560 53 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 178 [ Length ])
                        (const_int 0 [0]))
                    (label_ref:SI 173)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:25 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669588 (nil)))
 -> 173)
(note 560 422 561 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(jump_insn 561 560 562 54 (set (pc)
        (label_ref 128)) 284 {*arm_jump}
     (nil)
 -> 128)
(barrier 562 561 426)
(code_label 426 562 427 55 212 (nil) [1 uses])
(note 427 426 430 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(note 430 427 428 55 NOTE_INSN_DELETED)
(debug_insn 428 430 431 55 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:5 -1
     (nil))
(jump_insn 431 428 563 55 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v/f:SI 177 [ pData ])
                        (const_int 0 [0]))
                    (label_ref:SI 432)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:8 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619268 (nil)))
 -> 432)
(note 563 431 564 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(jump_insn 564 563 565 56 (set (pc)
        (label_ref 429)) 284 {*arm_jump}
     (nil)
 -> 429)
(barrier 565 564 436)
(code_label 436 565 437 57 209 (nil) [2 uses])
(note 437 436 439 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(note 439 437 440 57 NOTE_INSN_DELETED)
(jump_insn 440 439 566 57 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 165 [ iftmp.22_72 ])
                        (const_int 0 [0]))
                    (label_ref 438)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 165 [ iftmp.22_72 ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 708669604 (nil))))
 -> 438)
(note 566 440 567 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(jump_insn 567 566 568 58 (set (pc)
        (label_ref 128)) 284 {*arm_jump}
     (nil)
 -> 128)
(barrier 568 567 444)
(code_label 444 568 445 59 206 (nil) [3 uses])
(note 445 444 446 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(note 446 445 447 59 NOTE_INSN_DELETED)
(jump_insn 447 446 570 59 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 164 [ iftmp.21_65 ])
                        (const_int 0 [0]))
                    (label_ref:SI 569)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 164 [ iftmp.21_65 ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 840525100 (nil))))
 -> 569)
(note 570 447 571 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(jump_insn 571 570 572 60 (set (pc)
        (label_ref 471)) 284 {*arm_jump}
     (nil)
 -> 471)
(barrier 572 571 472)
(code_label 472 572 455 61 235 (nil) [8 uses])
(note 455 472 453 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(insn 453 455 454 61 (set (reg/i:SI 0 r0)
        (reg:SI 174 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1052:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 174 [ <retval> ])
        (nil)))
(insn 454 453 583 61 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1052:1 -1
     (nil))
(note 583 454 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_OCN_Stop_DMA (HAL_TIMEx_OCN_Stop_DMA, funcdef_no=344, decl_uid=9481, cgraph_uid=348, symbol_order=347)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21
;; 2 succs { 20 3 4 5 6 }
;; 3 succs { 7 }
;; 4 succs { 7 }
;; 5 succs { 7 }
;; 6 succs { 7 }
;; 7 succs { 8 10 }
;; 8 succs { 9 10 }
;; 9 succs { 10 }
;; 10 succs { 11 13 }
;; 11 succs { 12 13 }
;; 12 succs { 13 }
;; 13 succs { 14 15 }
;; 14 succs { 21 }
;; 15 succs { 16 17 }
;; 16 succs { 21 }
;; 17 succs { 18 19 }
;; 18 succs { 21 }
;; 19 succs { 21 }
;; 20 succs { 21 }
;; 21 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 177: local to bb 2 def dominates all uses has unique first use
Reg 176: local to bb 2 def dominates all uses has unique first use
Reg 150: def dominates all uses has unique first use
Ignoring reg 113, has equiv memory
Reg 114 uninteresting
Reg 115 uninteresting
Ignoring reg 117, has equiv memory
Reg 118 uninteresting
Reg 119 uninteresting
Ignoring reg 121, has equiv memory
Reg 122 uninteresting
Reg 123 uninteresting
Ignoring reg 125, has equiv memory
Reg 126 uninteresting
Reg 127 uninteresting
Reg 129 uninteresting (no unique first use)
Reg 144: local to bb 7 def dominates all uses has unique first use
Reg 157 uninteresting
Reg 156 uninteresting
Reg 146 uninteresting
Reg 147 uninteresting
Reg 130: local to bb 7 def dominates all uses has unique first use
Reg 159 uninteresting
Reg 132: local to bb 8 def dominates all uses has unique first use
Reg 161 uninteresting
Reg 134 uninteresting
Reg 135 uninteresting
Reg 136: local to bb 10 def dominates all uses has unique first use
Reg 163 uninteresting
Reg 138: local to bb 11 def dominates all uses has unique first use
Reg 165 uninteresting
Reg 140 uninteresting
Reg 141 uninteresting
Reg 167 uninteresting
Reg 169 uninteresting
Reg 171 uninteresting
Reg 173 uninteresting
Found def insn 110 for 130 to be not moveable
Found def insn 117 for 132 to be not moveable
Found def insn 132 for 136 to be not moveable
Found def insn 139 for 138 to be not moveable
Found def insn 94 for 144 to be not moveable
Reg 150 not local to one basic block
Found def insn 201 for 176 to be not moveable
Found def insn 202 for 177 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21
;; 2 succs { 20 3 4 5 6 }
;; 3 succs { 7 }
;; 4 succs { 7 }
;; 5 succs { 7 }
;; 6 succs { 7 }
;; 7 succs { 8 10 }
;; 8 succs { 9 10 }
;; 9 succs { 10 }
;; 10 succs { 11 13 }
;; 11 succs { 12 13 }
;; 12 succs { 13 }
;; 13 succs { 14 15 }
;; 14 succs { 21 }
;; 15 succs { 16 17 }
;; 16 succs { 21 }
;; 17 succs { 18 19 }
;; 18 succs { 21 }
;; 19 succs { 21 }
;; 20 succs { 21 }
;; 21 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 113: (insn_list:REG_DEP_TRUE 23 (nil))
init_insns for 117: (insn_list:REG_DEP_TRUE 39 (nil))
init_insns for 121: (insn_list:REG_DEP_TRUE 55 (nil))
init_insns for 125: (insn_list:REG_DEP_TRUE 71 (nil))
init_insns for 157: (insn_list:REG_DEP_TRUE 96 (nil))
init_insns for 159: (insn_list:REG_DEP_TRUE 111 (nil))
init_insns for 161: (insn_list:REG_DEP_TRUE 118 (nil))
init_insns for 163: (insn_list:REG_DEP_TRUE 133 (nil))
init_insns for 165: (insn_list:REG_DEP_TRUE 140 (nil))
init_insns for 167: (insn_list:REG_DEP_TRUE 156 (nil))
init_insns for 169: (insn_list:REG_DEP_TRUE 166 (nil))
init_insns for 171: (insn_list:REG_DEP_TRUE 176 (nil))
init_insns for 173: (insn_list:REG_DEP_TRUE 183 (nil))

Pass 1 for finding pseudo/allocno costs

    r177: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r176: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r173: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r171: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r169: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r163: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r148,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:49920,49920 VFP_LO_REGS:49920,49920 ALL_REGS:34920,34920 MEM:33280,33280
  a1(r149,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:74985,74985 VFP_LO_REGS:74985,74985 ALL_REGS:74985,74985 MEM:49990,49990
  a2(r173,l0) costs: GENERAL_REGS:0,0 MEM:3480,3480
  a3(r171,l0) costs: GENERAL_REGS:0,0 MEM:1780,1780
  a4(r150,l0) costs: LO_REGS:0,0 HI_REGS:1600,1600 CALLER_SAVE_REGS:1600,1600 EVEN_REG:1600,1600 GENERAL_REGS:1600,1600 VFP_D0_D7_REGS:69960,69960 VFP_LO_REGS:69960,69960 ALL_REGS:69960,69960 MEM:46640,46640
  a5(r169,l0) costs: GENERAL_REGS:0,0 MEM:2720,2720
  a6(r167,l0) costs: GENERAL_REGS:0,0 MEM:8000,8000
  a7(r129,l0) costs: LO_REGS:0,0 HI_REGS:1600,1600 CALLER_SAVE_REGS:1600,1600 EVEN_REG:1600,1600 GENERAL_REGS:1600,1600 VFP_D0_D7_REGS:108000,108000 VFP_LO_REGS:108000,108000 ALL_REGS:108000,108000 MEM:72000,72000
  a8(r141,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a9(r140,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a10(r165,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:12000,12000 VFP_LO_REGS:12000,12000 ALL_REGS:12000,12000 MEM:8000,8000
  a11(r138,l0) costs: LO_REGS:0,0 HI_REGS:800,800 CALLER_SAVE_REGS:800,800 EVEN_REG:800,800 GENERAL_REGS:800,800 VFP_D0_D7_REGS:12000,12000 VFP_LO_REGS:12000,12000 ALL_REGS:12000,12000 MEM:8000,8000
  a12(r163,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a13(r136,l0) costs: LO_REGS:0,0 HI_REGS:1600,1600 CALLER_SAVE_REGS:1600,1600 EVEN_REG:1600,1600 GENERAL_REGS:1600,1600 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a14(r135,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a15(r134,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a16(r161,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:12000,12000 VFP_LO_REGS:12000,12000 ALL_REGS:12000,12000 MEM:8000,8000
  a17(r132,l0) costs: LO_REGS:0,0 HI_REGS:800,800 CALLER_SAVE_REGS:800,800 EVEN_REG:800,800 GENERAL_REGS:800,800 VFP_D0_D7_REGS:12000,12000 VFP_LO_REGS:12000,12000 ALL_REGS:12000,12000 MEM:8000,8000
  a18(r159,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a19(r130,l0) costs: LO_REGS:0,0 HI_REGS:1600,1600 CALLER_SAVE_REGS:1600,1600 EVEN_REG:1600,1600 GENERAL_REGS:1600,1600 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a20(r147,l0) costs: LO_REGS:0,0 HI_REGS:3200,3200 CALLER_SAVE_REGS:3200,3200 EVEN_REG:3200,3200 GENERAL_REGS:3200,3200 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a21(r146,l0) costs: LO_REGS:0,0 HI_REGS:1600,1600 CALLER_SAVE_REGS:1600,1600 EVEN_REG:1600,1600 GENERAL_REGS:1600,1600 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a22(r144,l0) costs: LO_REGS:0,0 HI_REGS:1600,1600 CALLER_SAVE_REGS:1600,1600 EVEN_REG:1600,1600 GENERAL_REGS:1600,1600 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a23(r156,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a24(r155,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a25(r157,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a26(r125,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:9000,9000 MEM:2000,2000
  a27(r127,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a28(r126,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a29(r121,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:9000,9000 MEM:2000,2000
  a30(r123,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a31(r122,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a32(r117,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:9000,9000 MEM:2000,2000
  a33(r119,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a34(r118,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a35(r113,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:9000,9000 MEM:2000,2000
  a36(r115,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a37(r114,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a38(r176,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a39(r177,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 195(l0): point = 0
   Insn 194(l0): point = 2
   Insn 9(l0): point = 5
   Insn 215(l0): point = 8
   Insn 7(l0): point = 10
   Insn 185(l0): point = 12
   Insn 183(l0): point = 14
   Insn 213(l0): point = 17
   Insn 5(l0): point = 19
   Insn 178(l0): point = 21
   Insn 176(l0): point = 23
   Insn 174(l0): point = 26
   Insn 173(l0): point = 28
   Insn 211(l0): point = 31
   Insn 8(l0): point = 33
   Insn 168(l0): point = 35
   Insn 166(l0): point = 37
   Insn 164(l0): point = 40
   Insn 163(l0): point = 42
   Insn 209(l0): point = 45
   Insn 6(l0): point = 47
   Insn 158(l0): point = 49
   Insn 156(l0): point = 51
   Insn 154(l0): point = 54
   Insn 148(l0): point = 57
   Insn 147(l0): point = 59
   Insn 146(l0): point = 61
   Insn 143(l0): point = 64
   Insn 142(l0): point = 66
   Insn 140(l0): point = 68
   Insn 139(l0): point = 70
   Insn 136(l0): point = 73
   Insn 135(l0): point = 75
   Insn 133(l0): point = 77
   Insn 132(l0): point = 79
   Insn 126(l0): point = 82
   Insn 125(l0): point = 84
   Insn 124(l0): point = 86
   Insn 121(l0): point = 89
   Insn 120(l0): point = 91
   Insn 118(l0): point = 93
   Insn 117(l0): point = 95
   Insn 114(l0): point = 98
   Insn 113(l0): point = 100
   Insn 111(l0): point = 102
   Insn 110(l0): point = 104
   Insn 103(l0): point = 106
   Insn 102(l0): point = 108
   Insn 100(l0): point = 110
   Insn 99(l0): point = 112
   Insn 97(l0): point = 114
   Insn 96(l0): point = 116
   Insn 94(l0): point = 118
   Insn 95(l0): point = 120
   Insn 85(l0): point = 122
   Insn 78(l0): point = 125
   Insn 74(l0): point = 127
   Insn 73(l0): point = 129
   Insn 72(l0): point = 131
   Insn 77(l0): point = 133
   Insn 71(l0): point = 135
   Insn 207(l0): point = 138
   Insn 62(l0): point = 140
   Insn 58(l0): point = 142
   Insn 57(l0): point = 144
   Insn 56(l0): point = 146
   Insn 61(l0): point = 148
   Insn 55(l0): point = 150
   Insn 205(l0): point = 153
   Insn 46(l0): point = 155
   Insn 42(l0): point = 157
   Insn 41(l0): point = 159
   Insn 40(l0): point = 161
   Insn 45(l0): point = 163
   Insn 39(l0): point = 165
   Insn 203(l0): point = 168
   Insn 30(l0): point = 170
   Insn 26(l0): point = 172
   Insn 25(l0): point = 174
   Insn 24(l0): point = 176
   Insn 29(l0): point = 178
   Insn 23(l0): point = 180
   Insn 16(l0): point = 183
   Insn 2(l0): point = 185
   Insn 3(l0): point = 187
   Insn 201(l0): point = 189
   Insn 202(l0): point = 191
 a0(r148): [45..47] [31..33] [17..19] [8..10] [3..5]
 a1(r149): [50..185] [36..44] [22..30] [13..16]
 a2(r173): [13..14]
 a3(r171): [22..23]
 a4(r150): [48..187] [40..44] [29..30]
 a5(r169): [36..37]
 a6(r167): [50..51]
 a7(r129): [58..122]
 a8(r141): [58..59]
 a9(r140): [60..61]
 a10(r165): [67..68]
 a11(r138): [67..70]
 a12(r163): [76..77]
 a13(r136): [76..79]
 a14(r135): [83..84]
 a15(r134): [85..86]
 a16(r161): [92..93]
 a17(r132): [92..95]
 a18(r159): [101..102]
 a19(r130): [101..104]
 a20(r147): [107..108]
 a21(r146): [111..112]
 a22(r144): [113..118]
 a23(r156): [113..114]
 a24(r155): [115..120]
 a25(r157): [115..116]
 a26(r125): [128..135]
 a27(r127): [128..129]
 a28(r126): [130..131]
 a29(r121): [143..150]
 a30(r123): [143..144]
 a31(r122): [145..146]
 a32(r117): [158..165]
 a33(r119): [158..159]
 a34(r118): [160..161]
 a35(r113): [173..180]
 a36(r115): [173..174]
 a37(r114): [175..176]
 a38(r176): [186..189]
 a39(r177): [188..191]
Compressing live ranges: from 194 to 66 - 34%
Ranges after the compression:
 a0(r148): [18..19] [12..13] [6..7] [0..3]
 a1(r149): [20..61] [14..17] [8..11] [4..5]
 a2(r173): [4..5]
 a3(r171): [8..9]
 a4(r150): [20..63] [16..17] [10..11]
 a5(r169): [14..15]
 a6(r167): [20..21]
 a7(r129): [22..45]
 a8(r141): [22..23]
 a9(r140): [24..25]
 a10(r165): [26..27]
 a11(r138): [26..27]
 a12(r163): [28..29]
 a13(r136): [28..29]
 a14(r135): [30..31]
 a15(r134): [32..33]
 a16(r161): [34..35]
 a17(r132): [34..35]
 a18(r159): [36..37]
 a19(r130): [36..37]
 a20(r147): [38..39]
 a21(r146): [40..41]
 a22(r144): [42..45]
 a23(r156): [42..43]
 a24(r155): [44..45]
 a25(r157): [44..45]
 a26(r125): [46..49]
 a27(r127): [46..47]
 a28(r126): [48..49]
 a29(r121): [50..53]
 a30(r123): [50..51]
 a31(r122): [52..53]
 a32(r117): [54..57]
 a33(r119): [54..55]
 a34(r118): [56..57]
 a35(r113): [58..61]
 a36(r115): [58..59]
 a37(r114): [60..61]
 a38(r176): [62..65]
 a39(r177): [64..65]
+++Allocating 320 bytes for conflict table (uncompressed size 320)
;; a0(r148,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r149,l0) conflicts: a2(r173,l0) a3(r171,l0) a4(r150,l0) a5(r169,l0) a6(r167,l0) a8(r141,l0) a7(r129,l0) a9(r140,l0) a10(r165,l0) a11(r138,l0) a12(r163,l0) a13(r136,l0) a14(r135,l0) a15(r134,l0) a16(r161,l0) a17(r132,l0) a18(r159,l0) a19(r130,l0) a20(r147,l0) a21(r146,l0) a23(r156,l0) a22(r144,l0) a24(r155,l0) a25(r157,l0) a27(r127,l0) a26(r125,l0) a28(r126,l0) a30(r123,l0) a29(r121,l0) a31(r122,l0) a33(r119,l0) a32(r117,l0) a34(r118,l0) a36(r115,l0) a35(r113,l0) a37(r114,l0)
;;     total conflict hard regs: 0 12 14
;;     conflict hard regs: 0 12 14

;; a2(r173,l0) conflicts: a1(r149,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r171,l0) conflicts: a1(r149,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r150,l0) conflicts: a1(r149,l0) a6(r167,l0) a8(r141,l0) a7(r129,l0) a9(r140,l0) a10(r165,l0) a11(r138,l0) a12(r163,l0) a13(r136,l0) a14(r135,l0) a15(r134,l0) a16(r161,l0) a17(r132,l0) a18(r159,l0) a19(r130,l0) a20(r147,l0) a21(r146,l0) a23(r156,l0) a22(r144,l0) a24(r155,l0) a25(r157,l0) a27(r127,l0) a26(r125,l0) a28(r126,l0) a30(r123,l0) a29(r121,l0) a31(r122,l0) a33(r119,l0) a32(r117,l0) a34(r118,l0) a36(r115,l0) a35(r113,l0) a37(r114,l0) a38(r176,l0)
;;     total conflict hard regs: 0 12 14
;;     conflict hard regs: 0 12 14

;; a5(r169,l0) conflicts: a1(r149,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r167,l0) conflicts: a1(r149,l0) a4(r150,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r129,l0) conflicts: a1(r149,l0) a4(r150,l0) a8(r141,l0) a9(r140,l0) a10(r165,l0) a11(r138,l0) a12(r163,l0) a13(r136,l0) a14(r135,l0) a15(r134,l0) a16(r161,l0) a17(r132,l0) a18(r159,l0) a19(r130,l0) a20(r147,l0) a21(r146,l0) a23(r156,l0) a22(r144,l0) a24(r155,l0) a25(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r141,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r140,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r165,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0) a11(r138,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r138,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0) a10(r165,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r163,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0) a13(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r136,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0) a12(r163,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r135,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r134,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r161,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0) a17(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r132,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0) a16(r161,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r159,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0) a19(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r130,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0) a18(r159,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r147,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r146,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r144,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0) a23(r156,l0) a24(r155,l0) a25(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r156,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0) a22(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r155,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0) a22(r144,l0) a25(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r157,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0) a22(r144,l0) a24(r155,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r125,l0) conflicts: a1(r149,l0) a4(r150,l0) a27(r127,l0) a28(r126,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a27(r127,l0) conflicts: a1(r149,l0) a4(r150,l0) a26(r125,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a28(r126,l0) conflicts: a1(r149,l0) a4(r150,l0) a26(r125,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a29(r121,l0) conflicts: a1(r149,l0) a4(r150,l0) a30(r123,l0) a31(r122,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a30(r123,l0) conflicts: a1(r149,l0) a4(r150,l0) a29(r121,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a31(r122,l0) conflicts: a1(r149,l0) a4(r150,l0) a29(r121,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a32(r117,l0) conflicts: a1(r149,l0) a4(r150,l0) a33(r119,l0) a34(r118,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a33(r119,l0) conflicts: a1(r149,l0) a4(r150,l0) a32(r117,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a34(r118,l0) conflicts: a1(r149,l0) a4(r150,l0) a32(r117,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a35(r113,l0) conflicts: a1(r149,l0) a4(r150,l0) a36(r115,l0) a37(r114,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a36(r115,l0) conflicts: a1(r149,l0) a4(r150,l0) a35(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a37(r114,l0) conflicts: a1(r149,l0) a4(r150,l0) a35(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a38(r176,l0) conflicts: a4(r150,l0) a39(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a39(r177,l0) conflicts: a38(r176,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0


  cp0:a0(r148)<->a4(r150)@400:move
  cp1:a8(r141)<->a9(r140)@25:shuffle
  cp2:a14(r135)<->a15(r134)@25:shuffle
  cp3:a23(r156)<->a25(r157)@100:shuffle
  cp4:a23(r156)<->a24(r155)@100:shuffle
  cp5:a21(r146)<->a22(r144)@100:shuffle
  cp6:a21(r146)<->a23(r156)@100:shuffle
  cp7:a27(r127)<->a28(r126)@25:shuffle
  cp8:a30(r123)<->a31(r122)@25:shuffle
  cp9:a33(r119)<->a34(r118)@25:shuffle
  cp10:a36(r115)<->a37(r114)@25:shuffle
  cp11:a4(r150)<->a39(r177)@1000:move
  cp12:a1(r149)<->a38(r176)@1000:move
  pref0:a0(r148)<-hr0@2000
  pref1:a39(r177)<-hr1@2000
  pref2:a38(r176)<-hr0@2000
  regions=1, blocks=22, points=66
    allocnos=40 (big 0), copies=13, conflicts=0, ranges=48

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r148 1r149 2r173 3r171 4r150 5r169 6r167 7r129 8r141 9r140 10r165 11r138 12r163 13r136 14r135 15r134 16r161 17r132 18r159 19r130 20r147 21r146 22r144 23r156 24r155 25r157 26r125 27r127 28r126 29r121 30r123 31r122 32r117 33r119 34r118 35r113 36r115 37r114 38r176 39r177
    modified regnos: 113 114 115 117 118 119 121 122 123 125 126 127 129 130 132 134 135 136 138 140 141 144 146 147 148 149 150 155 156 157 159 161 163 165 167 169 171 173 176 177
    border:
    Pressure: GENERAL_REGS=6
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@778520
          2:( 1-12 14)@196000
            3:( 1-11)@193260
      Allocno a0r148 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r149 of GENERAL_REGS(14) has 11 avail. regs  1-11, node:  1-11 (confl regs =  0 12-106)
      Allocno a2r173 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r171 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r150 of GENERAL_REGS(14) has 11 avail. regs  1-11, node:  1-11 (confl regs =  0 12-106)
      Allocno a5r169 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r167 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r141 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r140 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r165 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r138 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r163 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r135 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r161 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r159 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r146 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r144 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r156 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r155 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a25r157 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a26r125 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a27r127 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a28r126 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a29r121 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a30r123 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a31r122 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a32r117 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a33r119 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a34r118 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a35r113 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a36r115 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a37r114 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a38r176 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a39r177 of ALL_REGS(46) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15 48-106)
      Forming thread by copy 0:a0r148-a4r150 (freq=400):
        Result (freq=7992): a0r148(2328) a4r150(5664)
      Forming thread by copy 3:a23r156-a25r157 (freq=100):
        Result (freq=3200): a23r156(1600) a25r157(1600)
      Forming thread by copy 5:a21r146-a22r144 (freq=100):
        Result (freq=3200): a21r146(1600) a22r144(1600)
      Forming thread by copy 1:a8r141-a9r140 (freq=25):
        Result (freq=800): a8r141(400) a9r140(400)
      Forming thread by copy 2:a14r135-a15r134 (freq=25):
        Result (freq=800): a14r135(400) a15r134(400)
      Forming thread by copy 7:a27r127-a28r126 (freq=25):
        Result (freq=800): a27r127(400) a28r126(400)
      Forming thread by copy 8:a30r123-a31r122 (freq=25):
        Result (freq=800): a30r123(400) a31r122(400)
      Forming thread by copy 9:a33r119-a34r118 (freq=25):
        Result (freq=800): a33r119(400) a34r118(400)
      Forming thread by copy 10:a36r115-a37r114 (freq=25):
        Result (freq=800): a36r115(400) a37r114(400)
      Pushing a3(r171,l0)(cost 0)
      Pushing a5(r169,l0)(cost 0)
      Pushing a2(r173,l0)(cost 0)
      Pushing a35(r113,l0)(cost 0)
      Pushing a32(r117,l0)(cost 0)
      Pushing a29(r121,l0)(cost 0)
      Pushing a26(r125,l0)(cost 0)
      Pushing a37(r114,l0)(cost 0)
      Pushing a36(r115,l0)(cost 0)
      Pushing a34(r118,l0)(cost 0)
      Pushing a33(r119,l0)(cost 0)
      Pushing a31(r122,l0)(cost 0)
      Pushing a30(r123,l0)(cost 0)
      Pushing a28(r126,l0)(cost 0)
      Pushing a27(r127,l0)(cost 0)
      Pushing a17(r132,l0)(cost 0)
      Pushing a16(r161,l0)(cost 0)
      Pushing a15(r134,l0)(cost 0)
      Pushing a14(r135,l0)(cost 0)
      Pushing a11(r138,l0)(cost 0)
      Pushing a10(r165,l0)(cost 0)
      Pushing a9(r140,l0)(cost 0)
        Making a7(r129,l0) colorable
      Pushing a8(r141,l0)(cost 0)
      Pushing a6(r167,l0)(cost 0)
      Pushing a24(r155,l0)(cost 0)
      Pushing a20(r147,l0)(cost 0)
      Forming thread by copy 12:a1r149-a38r176 (freq=1000):
        Result (freq=6199): a1r149(4199) a38r176(2000)
        Making a1(r149,l0) colorable
      Pushing a19(r130,l0)(cost 0)
      Forming thread by copy 11:a4r150-a39r177 (freq=1000):
        Result (freq=9992): a0r148(2328) a39r177(2000) a4r150(5664)
        Making a4(r150,l0) colorable
      Pushing a18(r159,l0)(cost 0)
      Pushing a13(r136,l0)(cost 0)
      Pushing a12(r163,l0)(cost 0)
      Pushing a39(r177,l0)(cost 0)
      Pushing a38(r176,l0)(cost 0)
      Pushing a25(r157,l0)(cost 0)
      Pushing a23(r156,l0)(cost 0)
      Pushing a22(r144,l0)(cost 0)
      Pushing a21(r146,l0)(cost 0)
      Pushing a1(r149,l0)(cost 49990)
      Pushing a7(r129,l0)(cost 72000)
      Pushing a0(r148,l0)(cost 0)
      Pushing a4(r150,l0)(cost 46640)
      Popping a4(r150,l0)  -- assign reg 4
      Popping a0(r148,l0)  -- assign reg 0
      Popping a7(r129,l0)  -- assign reg 3
      Popping a1(r149,l0)  -- assign reg 5
      Popping a21(r146,l0)  -- assign reg 2
      Popping a22(r144,l0)  -- assign reg 2
      Popping a23(r156,l0)  -- assign reg 1
      Popping a25(r157,l0)  -- assign reg 1
      Popping a38(r176,l0)  -- assign reg 0
      Popping a39(r177,l0)  -- assign reg 1
      Popping a12(r163,l0)  -- assign reg 2
      Popping a13(r136,l0)  -- assign reg 1
      Popping a18(r159,l0)  -- assign reg 2
      Popping a19(r130,l0)  -- assign reg 1
      Popping a20(r147,l0)  -- assign reg 2
      Popping a24(r155,l0)  -- assign reg 0
      Popping a6(r167,l0)  -- assign reg 3
      Popping a8(r141,l0)  -- assign reg 2
      Popping a9(r140,l0)  -- assign reg 2
      Popping a10(r165,l0)  -- assign reg 2
      Popping a11(r138,l0)  -- assign reg 1
      Popping a14(r135,l0)  -- assign reg 2
      Popping a15(r134,l0)  -- assign reg 2
      Popping a16(r161,l0)  -- assign reg 2
      Popping a17(r132,l0)  -- assign reg 1
      Popping a27(r127,l0)  -- assign reg 3
      Popping a28(r126,l0)  -- assign reg 3
      Popping a30(r123,l0)  -- assign reg 3
      Popping a31(r122,l0)  -- assign reg 3
      Popping a33(r119,l0)  -- assign reg 3
      Popping a34(r118,l0)  -- assign reg 3
      Popping a36(r115,l0)  -- assign reg 3
      Popping a37(r114,l0)  -- assign reg 3
      Popping a26(r125,l0)  -- assign reg 2
      Popping a29(r121,l0)  -- assign reg 2
      Popping a32(r117,l0)  -- assign reg 2
      Popping a35(r113,l0)  -- assign reg 2
      Popping a2(r173,l0)  -- assign reg 3
      Popping a5(r169,l0)  -- assign reg 3
      Popping a3(r171,l0)  -- assign reg 3
Disposition:
   35:r113 l0     2   37:r114 l0     3   36:r115 l0     3   32:r117 l0     2
   34:r118 l0     3   33:r119 l0     3   29:r121 l0     2   31:r122 l0     3
   30:r123 l0     3   26:r125 l0     2   28:r126 l0     3   27:r127 l0     3
    7:r129 l0     3   19:r130 l0     1   17:r132 l0     1   15:r134 l0     2
   14:r135 l0     2   13:r136 l0     1   11:r138 l0     1    9:r140 l0     2
    8:r141 l0     2   22:r144 l0     2   21:r146 l0     2   20:r147 l0     2
    0:r148 l0     0    1:r149 l0     5    4:r150 l0     4   24:r155 l0     0
   23:r156 l0     1   25:r157 l0     1   18:r159 l0     2   16:r161 l0     2
   12:r163 l0     2   10:r165 l0     2    6:r167 l0     3    5:r169 l0     3
    3:r171 l0     3    2:r173 l0     3   38:r176 l0     0   39:r177 l0     1
New iteration of spill/restore move
+++Costs: overall -58000, reg -58000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_OCN_Stop_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,7u} r1={5d,1u} r2={5d} r3={5d} r7={1d,21u} r12={8d} r13={1d,25u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={12d,6u} r101={4d} r102={1d,21u} r103={1d,20u} r104={4d} r105={4d} r106={4d} r113={1d,2u} r114={1d,1u} r115={1d,1u} r117={1d,2u} r118={1d,1u} r119={1d,1u} r121={1d,2u} r122={1d,1u} r123={1d,1u} r125={1d,2u} r126={1d,1u} r127={1d,1u} r129={1d,13u} r130={1d,1u} r132={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} r148={5d,1u} r149={1d,13u,4e} r150={1d,9u} r155={1d,1u,1e} r156={1d,1u} r157={1d,1u} r159={1d,1u} r161={1d,1u} r163={1d,1u} r165={1d,1u} r167={1d,1u} r169={1d,1u} r171={1d,1u} r173={1d,1u} r176={1d,1u} r177={1d,1u} 
;;    total ref usage 588{406d,177u,5e} in 138{134 regular + 4 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 10 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 4 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1068:3 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1068:21 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1071:3 -1
     (nil))
(debug_insn 15 14 202 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1073:3 -1
     (nil))
(insn 202 15 201 2 (set (reg:SI 177)
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1067:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(insn 201 202 3 2 (set (reg:SI 176)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1067:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 201 2 2 (set (reg/v:SI 150 [ Channel ])
        (reg:SI 177)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1067:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 177)
        (nil)))
(insn 2 3 16 2 (set (reg/v/f:SI 149 [ htim ])
        (reg:SI 176)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1067:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 176)
        (nil)))
(jump_insn 16 2 17 2 (parallel [
            (set (pc)
                (if_then_else (leu (reg/v:SI 150 [ Channel ])
                        (const_int 12 [0xc]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg/v:SI 150 [ Channel ])
                                (const_int 4 [0x4]))
                            (label_ref:SI 17)) [0  S4 A32])
                    (label_ref:SI 200)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 17))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1073:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (insn_list:REG_LABEL_TARGET 200 (insn_list:REG_LABEL_TARGET 186 (nil))))
 -> 17)
(code_label 17 16 18 256 (nil) [2 uses])
(jump_table_data 18 17 19 (addr_diff_vec:SI (label_ref:SI 17)
         [
            (label_ref:SI 20)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 36)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 52)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 68)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 19 18 20)
(code_label 20 19 21 3 259 (nil) [1 uses])
(note 21 20 28 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 28 21 22 3 NOTE_INSN_DELETED)
(debug_insn 22 28 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 -1
     (nil))
(insn 23 22 29 3 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])
        (nil)))
(insn 29 23 24 3 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 36 [0x24])) [5 htim_35(D)->hdma[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1079:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 29 25 3 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 26 3 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -513 [0xfffffffffffffdff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 26 25 27 3 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 27 26 30 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1079:7 -1
     (nil))
(call_insn 30 27 31 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1079:13 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 31 30 32 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1080:7 -1
     (nil))
(debug_insn 32 31 33 3 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 33 32 203 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1112:3 -1
     (nil))
(jump_insn 203 33 204 3 (set (pc)
        (label_ref 82)) 284 {*arm_jump}
     (nil)
 -> 82)
(barrier 204 203 36)
(code_label 36 204 37 4 258 (nil) [1 uses])
(note 37 36 44 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 44 37 38 4 NOTE_INSN_DELETED)
(debug_insn 38 44 39 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 -1
     (nil))
(insn 39 38 45 4 (set (reg/f:SI 117 [ _5 ])
        (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])
        (nil)))
(insn 45 39 40 4 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 40 [0x28])) [5 htim_35(D)->hdma[2]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1087:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 45 41 4 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 _5->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 42 4 (set (reg:SI 119 [ _7 ])
        (and:SI (reg:SI 118 [ _6 ])
            (const_int -1025 [0xfffffffffffffbff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 42 41 43 4 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 _5->DIER+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (expr_list:REG_DEAD (reg/f:SI 117 [ _5 ])
            (nil))))
(debug_insn 43 42 46 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1087:7 -1
     (nil))
(call_insn 46 43 47 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1087:13 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 47 46 48 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1088:7 -1
     (nil))
(debug_insn 48 47 49 4 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 49 48 205 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1112:3 -1
     (nil))
(jump_insn 205 49 206 4 (set (pc)
        (label_ref 82)) 284 {*arm_jump}
     (nil)
 -> 82)
(barrier 206 205 52)
(code_label 52 206 53 5 257 (nil) [1 uses])
(note 53 52 60 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 60 53 54 5 NOTE_INSN_DELETED)
(debug_insn 54 60 55 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 -1
     (nil))
(insn 55 54 61 5 (set (reg/f:SI 121 [ _9 ])
        (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])
        (nil)))
(insn 61 55 56 5 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 44 [0x2c])) [5 htim_35(D)->hdma[3]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1095:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 56 61 57 5 (set (reg:SI 122 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 121 [ _9 ])
                (const_int 12 [0xc])) [1 _9->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 58 5 (set (reg:SI 123 [ _11 ])
        (and:SI (reg:SI 122 [ _10 ])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(insn 58 57 59 5 (set (mem/v:SI (plus:SI (reg/f:SI 121 [ _9 ])
                (const_int 12 [0xc])) [1 _9->DIER+0 S4 A32])
        (reg:SI 123 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (expr_list:REG_DEAD (reg/f:SI 121 [ _9 ])
            (nil))))
(debug_insn 59 58 62 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1095:7 -1
     (nil))
(call_insn 62 59 63 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1095:13 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 63 62 64 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1096:7 -1
     (nil))
(debug_insn 64 63 65 5 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 65 64 207 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1112:3 -1
     (nil))
(jump_insn 207 65 208 5 (set (pc)
        (label_ref 82)) 284 {*arm_jump}
     (nil)
 -> 82)
(barrier 208 207 68)
(code_label 68 208 69 6 255 (nil) [1 uses])
(note 69 68 76 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 76 69 70 6 NOTE_INSN_DELETED)
(debug_insn 70 76 71 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 -1
     (nil))
(insn 71 70 77 6 (set (reg/f:SI 125 [ _13 ])
        (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])
        (nil)))
(insn 77 71 72 6 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 48 [0x30])) [5 htim_35(D)->hdma[4]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1103:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 77 73 6 (set (reg:SI 126 [ _14 ])
        (mem/v:SI (plus:SI (reg/f:SI 125 [ _13 ])
                (const_int 12 [0xc])) [1 _13->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 72 74 6 (set (reg:SI 127 [ _15 ])
        (and:SI (reg:SI 126 [ _14 ])
            (const_int -4097 [0xffffffffffffefff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _14 ])
        (nil)))
(insn 74 73 75 6 (set (mem/v:SI (plus:SI (reg/f:SI 125 [ _13 ])
                (const_int 12 [0xc])) [1 _13->DIER+0 S4 A32])
        (reg:SI 127 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (expr_list:REG_DEAD (reg/f:SI 125 [ _13 ])
            (nil))))
(debug_insn 75 74 78 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1103:7 -1
     (nil))
(call_insn 78 75 79 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1103:13 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 79 78 80 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1104:7 -1
     (nil))
(debug_insn 80 79 81 6 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 81 80 82 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1112:3 -1
     (nil))
(code_label 82 81 83 7 260 (nil) [3 uses])
(note 83 82 98 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 98 83 112 7 NOTE_INSN_DELETED)
(note 112 98 84 7 NOTE_INSN_DELETED)
(debug_insn 84 112 85 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(insn 85 84 86 7 (set (reg/f:SI 129 [ _17 ])
        (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 86 85 87 7 (var_location:SI TIMx (reg/f:SI 129 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 87 86 88 7 (var_location:SI Channel (reg/v:SI 150 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 88 87 89 7 (var_location:SI ChannelNState (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 89 88 90 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 90 89 91 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 91 90 92 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(debug_insn 92 91 93 7 (var_location:SI tmp (ashift:SI (const_int 4 [0x4])
        (and:SI (reg/v:SI 150 [ Channel ])
            (const_int 31 [0x1f])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 93 92 95 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 95 93 94 7 (set (reg:SI 155)
        (and:SI (reg/v:SI 150 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (nil))
(insn 94 95 96 7 (set (reg:SI 144 [ _54 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _17 ])
                (const_int 32 [0x20])) [1 _17->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 96 94 97 7 (set (reg:SI 157)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 97 96 99 7 (set (reg:SI 156 [ tmp ])
        (ashift:SI (reg:SI 157)
            (reg:SI 155))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg:SI 155)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 155))
                (nil)))))
(insn 99 97 100 7 (set (reg:SI 146 [ _56 ])
        (and:SI (not:SI (reg:SI 156 [ tmp ]))
            (reg:SI 144 [ _54 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 156 [ tmp ])
        (expr_list:REG_DEAD (reg:SI 144 [ _54 ])
            (nil))))
(insn 100 99 101 7 (set (mem/v:SI (plus:SI (reg/f:SI 129 [ _17 ])
                (const_int 32 [0x20])) [1 _17->CCER+0 S4 A32])
        (reg:SI 146 [ _56 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 146 [ _56 ])
        (nil)))
(debug_insn 101 100 102 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 102 101 103 7 (set (reg:SI 147 [ _57 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _17 ])
                (const_int 32 [0x20])) [1 _17->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 103 102 104 7 (set (mem/v:SI (plus:SI (reg/f:SI 129 [ _17 ])
                (const_int 32 [0x20])) [1 _17->CCER+0 S4 A32])
        (reg:SI 147 [ _57 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 147 [ _57 ])
        (nil)))
(debug_insn 104 103 105 7 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 105 104 106 7 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 106 105 107 7 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 107 106 108 7 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 108 107 109 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(debug_insn 109 108 110 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(insn 110 109 111 7 (set (reg:SI 130 [ _18 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _17 ])
                (const_int 32 [0x20])) [1 _17->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 111 110 113 7 (set (reg:SI 159)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 113 111 114 7 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 130 [ _18 ])
                        (reg:SI 159))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
            (nil))))
(jump_insn 114 113 115 7 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 127)
(note 115 114 119 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 119 115 116 8 NOTE_INSN_DELETED)
(debug_insn 116 119 117 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(insn 117 116 118 8 (set (reg:SI 132 [ _20 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _17 ])
                (const_int 32 [0x20])) [1 _17->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 117 120 8 (set (reg:SI 161)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 120 118 121 8 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 132 [ _20 ])
                        (reg:SI 161))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 161)
        (expr_list:REG_DEAD (reg:SI 132 [ _20 ])
            (nil))))
(jump_insn 121 120 122 8 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 127)
(note 122 121 123 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 123 122 124 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(insn 124 123 125 9 (set (reg:SI 134 [ _22 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _17 ])
                (const_int 68 [0x44])) [1 _17->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 125 124 126 9 (set (reg:SI 135 [ _23 ])
        (and:SI (reg:SI 134 [ _22 ])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ _22 ])
        (nil)))
(insn 126 125 127 9 (set (mem/v:SI (plus:SI (reg/f:SI 129 [ _17 ])
                (const_int 68 [0x44])) [1 _17->BDTR+0 S4 A32])
        (reg:SI 135 [ _23 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135 [ _23 ])
        (nil)))
(code_label 127 126 128 10 261 (nil) [2 uses])
(note 128 127 134 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 134 128 129 10 NOTE_INSN_DELETED)
(debug_insn 129 134 130 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(debug_insn 130 129 131 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(debug_insn 131 130 132 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(insn 132 131 133 10 (set (reg:SI 136 [ _24 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _17 ])
                (const_int 32 [0x20])) [1 _17->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 133 132 135 10 (set (reg:SI 163)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 135 133 136 10 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 136 [ _24 ])
                        (reg:SI 163))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_DEAD (reg:SI 136 [ _24 ])
            (nil))))
(jump_insn 136 135 137 10 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 149)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 149)
(note 137 136 141 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 141 137 138 11 NOTE_INSN_DELETED)
(debug_insn 138 141 139 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(insn 139 138 140 11 (set (reg:SI 138 [ _26 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _17 ])
                (const_int 32 [0x20])) [1 _17->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 140 139 142 11 (set (reg:SI 165)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 142 140 143 11 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 138 [ _26 ])
                        (reg:SI 165))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg:SI 138 [ _26 ])
            (nil))))
(jump_insn 143 142 144 11 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 149)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 149)
(note 144 143 145 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 145 144 146 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(insn 146 145 147 12 (set (reg:SI 140 [ _28 ])
        (mem/v:SI (reg/f:SI 129 [ _17 ]) [1 _17->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 147 146 148 12 (set (reg:SI 141 [ _29 ])
        (and:SI (reg:SI 140 [ _28 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ _28 ])
        (nil)))
(insn 148 147 149 12 (set (mem/v:SI (reg/f:SI 129 [ _17 ]) [1 _17->CR1+0 S4 A32])
        (reg:SI 141 [ _29 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 141 [ _29 ])
        (expr_list:REG_DEAD (reg/f:SI 129 [ _17 ])
            (nil))))
(code_label 149 148 150 13 262 (nil) [2 uses])
(note 150 149 153 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 153 150 151 13 NOTE_INSN_DELETED)
(debug_insn 151 153 152 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(debug_insn 152 151 154 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 -1
     (nil))
(jump_insn 154 152 155 13 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 150 [ Channel ])
                        (const_int 0 [0]))
                    (label_ref 161)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 161)
(note 155 154 156 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 156 155 158 14 (set (reg:SI 167)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 158 156 6 14 (set (mem/v:QI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 68 [0x44])) [0 htim_35(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 167) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_DEAD (reg/v/f:SI 149 [ htim ])
            (nil))))
(insn 6 158 209 14 (set (reg/v:SI 148 [ <retval> ])
        (reg/v:SI 150 [ Channel ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 150 [ Channel ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 209 6 210 14 (set (pc)
        (label_ref 186)) 284 {*arm_jump}
     (nil)
 -> 186)
(barrier 210 209 161)
(code_label 161 210 162 15 263 (nil) [1 uses])
(note 162 161 163 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 163 162 164 15 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 150 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 164 163 165 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 171)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 171)
(note 165 164 166 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 166 165 168 16 (set (reg:SI 169)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 168 166 8 16 (set (mem/v:QI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 69 [0x45])) [0 htim_35(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 169) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 169)
        (expr_list:REG_DEAD (reg/v/f:SI 149 [ htim ])
            (nil))))
(insn 8 168 211 16 (set (reg/v:SI 148 [ <retval> ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 211 8 212 16 (set (pc)
        (label_ref 186)) 284 {*arm_jump}
     (nil)
 -> 186)
(barrier 212 211 171)
(code_label 171 212 172 17 264 (nil) [1 uses])
(note 172 171 173 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 173 172 174 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 150 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 150 [ Channel ])
        (nil)))
(jump_insn 174 173 175 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 181)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 181)
(note 175 174 176 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 176 175 178 18 (set (reg:SI 171)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 178 176 5 18 (set (mem/v:QI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 70 [0x46])) [0 htim_35(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 171) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 171)
        (expr_list:REG_DEAD (reg/v/f:SI 149 [ htim ])
            (nil))))
(insn 5 178 213 18 (set (reg/v:SI 148 [ <retval> ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 213 5 214 18 (set (pc)
        (label_ref 186)) 284 {*arm_jump}
     (nil)
 -> 186)
(barrier 214 213 181)
(code_label 181 214 182 19 265 (nil) [1 uses])
(note 182 181 183 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 183 182 185 19 (set (reg:SI 173)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 185 183 7 19 (set (mem/v:QI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 71 [0x47])) [0 htim_35(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 173) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 173)
        (expr_list:REG_DEAD (reg/v/f:SI 149 [ htim ])
            (nil))))
(insn 7 185 215 19 (set (reg/v:SI 148 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 215 7 216 19 (set (pc)
        (label_ref 186)) 284 {*arm_jump}
     (nil)
 -> 186)
(barrier 216 215 200)
(code_label 200 216 199 20 266 (nil) [10 uses])
(note 199 200 9 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 9 199 186 20 (set (reg/v:SI 148 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1073:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(code_label 186 9 187 21 254 (nil) [4 uses])
(note 187 186 188 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 188 187 189 21 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 189 188 194 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1128:3 -1
     (nil))
(insn 194 189 195 21 (set (reg/i:SI 0 r0)
        (reg/v:SI 148 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1129:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 148 [ <retval> ])
        (nil)))
(insn 195 194 221 21 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1129:1 -1
     (nil))
(note 221 195 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_PWMN_Start (HAL_TIMEx_PWMN_Start, funcdef_no=417, decl_uid=9484, cgraph_uid=349, symbol_order=348)

Starting decreasing number of live ranges...
rescanning insn with uid = 21.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 36 n_edges 52 count 36 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
;; 2 succs { 3 5 }
;; 3 succs { 4 13 }
;; 4 succs { 29 }
;; 5 succs { 6 8 }
;; 6 succs { 7 14 }
;; 7 succs { 30 }
;; 8 succs { 9 11 }
;; 9 succs { 10 16 }
;; 10 succs { 31 }
;; 11 succs { 12 15 }
;; 12 succs { 32 }
;; 13 succs { 17 }
;; 14 succs { 17 }
;; 15 succs { 17 }
;; 16 succs { 17 }
;; 17 succs { 25 18 }
;; 18 succs { 25 19 }
;; 19 succs { 25 20 }
;; 20 succs { 25 21 }
;; 21 succs { 25 22 }
;; 22 succs { 25 23 }
;; 23 succs { 25 24 }
;; 24 succs { 25 28 }
;; 25 succs { 26 33 }
;; 26 succs { 27 34 }
;; 27 succs { 35 }
;; 28 succs { 35 }
;; 29 succs { 35 }
;; 30 succs { 35 }
;; 31 succs { 35 }
;; 32 succs { 35 }
;; 33 succs { 35 }
;; 34 succs { 35 }
;; 35 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 168: local to bb 2 def dominates all uses has unique first use
Reg 169: local to bb 2 def dominates all uses has unique first use
Reg 134 uninteresting (no unique first use)
Reg 135 uninteresting
Reg 138 uninteresting
Reg 141 uninteresting
Reg 144 uninteresting
Reg 147 uninteresting
Reg 148 uninteresting
Reg 150 uninteresting
Reg 154 uninteresting
Reg 152 uninteresting
Reg 120: local to bb 17 def dominates all uses has unique first use
Reg 157 uninteresting
Reg 119 uninteresting
Reg 122 uninteresting
Reg 123: local to bb 17 def dominates all uses has unique first use
Reg 159: local to bb 17 def dominates all uses has unique first use
Reg 124 uninteresting
Reg 125 uninteresting
Reg 126 uninteresting
Reg 160 uninteresting
Reg 161 uninteresting
Reg 162 uninteresting
Reg 163 uninteresting
Reg 164 uninteresting
Reg 165 uninteresting
Reg 127: local to bb 25 def dominates all uses has unique first use
Reg 129: local to bb 27 def dominates all uses has unique first use
Reg 130 uninteresting
Reg 131: local to bb 28 def dominates all uses has unique first use
Reg 132 uninteresting
Found def insn 116 for 120 to be not moveable
Found def insn 121 for 123 to be not moveable
Found def insn 166 for 127 to be not moveable
Found def insn 178 for 129 to be not moveable
Found def insn 186 for 131 to be not moveable
Ignoring reg 159 with equiv init insn
Found def insn 233 for 168 to be not moveable
Found def insn 234 for 169 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
;; 2 succs { 3 5 }
;; 3 succs { 4 13 }
;; 4 succs { 29 }
;; 5 succs { 6 8 }
;; 6 succs { 7 14 }
;; 7 succs { 30 }
;; 8 succs { 9 11 }
;; 9 succs { 10 16 }
;; 10 succs { 31 }
;; 11 succs { 12 15 }
;; 12 succs { 32 }
;; 13 succs { 17 }
;; 14 succs { 17 }
;; 15 succs { 17 }
;; 16 succs { 17 }
;; 17 succs { 25 18 }
;; 18 succs { 25 19 }
;; 19 succs { 25 20 }
;; 20 succs { 25 21 }
;; 21 succs { 25 22 }
;; 22 succs { 25 23 }
;; 23 succs { 25 24 }
;; 24 succs { 25 28 }
;; 25 succs { 26 33 }
;; 26 succs { 27 34 }
;; 27 succs { 35 }
;; 28 succs { 35 }
;; 29 succs { 35 }
;; 30 succs { 35 }
;; 31 succs { 35 }
;; 32 succs { 35 }
;; 33 succs { 35 }
;; 34 succs { 35 }
;; 35 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 148: (insn_list:REG_DEP_TRUE 73 (nil))
init_insns for 150: (insn_list:REG_DEP_TRUE 80 (nil))
init_insns for 152: (insn_list:REG_DEP_TRUE 92 (nil))
init_insns for 154: (insn_list:REG_DEP_TRUE 99 (nil))
init_insns for 157: (insn_list:REG_DEP_TRUE 112 (nil))
init_insns for 159: (insn_list:REG_DEP_TRUE 133 (nil))
init_insns for 160: (insn_list:REG_DEP_TRUE 140 (nil))
init_insns for 161: (insn_list:REG_DEP_TRUE 144 (nil))
init_insns for 162: (insn_list:REG_DEP_TRUE 148 (nil))
init_insns for 163: (insn_list:REG_DEP_TRUE 152 (nil))
init_insns for 164: (insn_list:REG_DEP_TRUE 156 (nil))
init_insns for 165: (insn_list:REG_DEP_TRUE 160 (nil))

Pass 1 for finding pseudo/allocno costs

    r169: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    a34 (r169,l0) best GENERAL_REGS, allocno ALL_REGS
    r168: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r165: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r160: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r133,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:44115,44115 VFP_LO_REGS:44115,44115 ALL_REGS:29115,29115 MEM:29410,29410
  a1(r117,l0) costs: LO_REGS:0,0 HI_REGS:1320,1320 CALLER_SAVE_REGS:1320,1320 EVEN_REG:1320,1320 GENERAL_REGS:1320,1320 VFP_D0_D7_REGS:118920,118920 VFP_LO_REGS:118920,118920 ALL_REGS:118920,118920 MEM:79280,79280
  a2(r132,l0) costs: LO_REGS:0,0 HI_REGS:76,76 CALLER_SAVE_REGS:76,76 EVEN_REG:76,76 GENERAL_REGS:76,76 VFP_D0_D7_REGS:1140,1140 VFP_LO_REGS:1140,1140 ALL_REGS:1140,1140 MEM:760,760
  a3(r131,l0) costs: LO_REGS:0,0 HI_REGS:76,76 CALLER_SAVE_REGS:76,76 EVEN_REG:76,76 GENERAL_REGS:76,76 VFP_D0_D7_REGS:1140,1140 VFP_LO_REGS:1140,1140 ALL_REGS:1140,1140 MEM:760,760
  a4(r130,l0) costs: LO_REGS:0,0 HI_REGS:540,540 CALLER_SAVE_REGS:540,540 EVEN_REG:540,540 GENERAL_REGS:540,540 VFP_D0_D7_REGS:8100,8100 VFP_LO_REGS:8100,8100 ALL_REGS:8100,8100 MEM:5400,5400
  a5(r129,l0) costs: LO_REGS:0,0 HI_REGS:540,540 CALLER_SAVE_REGS:540,540 EVEN_REG:540,540 GENERAL_REGS:540,540 VFP_D0_D7_REGS:8100,8100 VFP_LO_REGS:8100,8100 ALL_REGS:8100,8100 MEM:5400,5400
  a6(r128,l0) costs: LO_REGS:0,0 HI_REGS:1244,1244 CALLER_SAVE_REGS:1244,1244 EVEN_REG:1244,1244 GENERAL_REGS:1244,1244 VFP_D0_D7_REGS:43470,43470 VFP_LO_REGS:43470,43470 ALL_REGS:43470,43470 MEM:28980,28980
  a7(r127,l0) costs: LO_REGS:0,0 HI_REGS:1244,1244 CALLER_SAVE_REGS:1244,1244 EVEN_REG:1244,1244 GENERAL_REGS:1244,1244 VFP_D0_D7_REGS:18660,18660 VFP_LO_REGS:18660,18660 ALL_REGS:18660,18660 MEM:12440,12440
  a8(r165,l0) costs: LO_REGS:0,0 HI_REGS:108,108 CALLER_SAVE_REGS:108,108 EVEN_REG:108,108 GENERAL_REGS:108,108 VFP_D0_D7_REGS:1620,1620 VFP_LO_REGS:1620,1620 ALL_REGS:1620,1620 MEM:1080,1080
  a9(r164,l0) costs: LO_REGS:0,0 HI_REGS:154,154 CALLER_SAVE_REGS:154,154 EVEN_REG:154,154 GENERAL_REGS:154,154 VFP_D0_D7_REGS:2310,2310 VFP_LO_REGS:2310,2310 ALL_REGS:2310,2310 MEM:1540,1540
  a10(r163,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a11(r162,l0) costs: LO_REGS:0,0 HI_REGS:316,316 CALLER_SAVE_REGS:316,316 EVEN_REG:316,316 GENERAL_REGS:316,316 VFP_D0_D7_REGS:4740,4740 VFP_LO_REGS:4740,4740 ALL_REGS:4740,4740 MEM:3160,3160
  a12(r161,l0) costs: LO_REGS:0,0 HI_REGS:452,452 CALLER_SAVE_REGS:452,452 EVEN_REG:452,452 GENERAL_REGS:452,452 VFP_D0_D7_REGS:6780,6780 VFP_LO_REGS:6780,6780 ALL_REGS:6780,6780 MEM:4520,4520
  a13(r160,l0) costs: LO_REGS:0,0 HI_REGS:646,646 CALLER_SAVE_REGS:646,646 EVEN_REG:646,646 GENERAL_REGS:646,646 VFP_D0_D7_REGS:9690,9690 VFP_LO_REGS:9690,9690 ALL_REGS:9690,9690 MEM:6460,6460
  a14(r159,l0) costs: LO_REGS:0,0 HI_REGS:1320,1320 CALLER_SAVE_REGS:1320,1320 EVEN_REG:1320,1320 GENERAL_REGS:1320,1320 VFP_D0_D7_REGS:19800,19800 VFP_LO_REGS:19800,19800 ALL_REGS:19800,19800 MEM:13200,13200
  a15(r126,l0) costs: LO_REGS:0,0 HI_REGS:1320,1320 CALLER_SAVE_REGS:1320,1320 EVEN_REG:1320,1320 GENERAL_REGS:1320,1320 VFP_D0_D7_REGS:19800,19800 VFP_LO_REGS:19800,19800 ALL_REGS:19800,19800 MEM:13200,13200
  a16(r125,l0) costs: LO_REGS:0,0 HI_REGS:1320,1320 CALLER_SAVE_REGS:1320,1320 EVEN_REG:1320,1320 GENERAL_REGS:1320,1320 VFP_D0_D7_REGS:19800,19800 VFP_LO_REGS:19800,19800 ALL_REGS:19800,19800 MEM:13200,13200
  a17(r124,l0) costs: LO_REGS:0,0 HI_REGS:1320,1320 CALLER_SAVE_REGS:1320,1320 EVEN_REG:1320,1320 GENERAL_REGS:1320,1320 VFP_D0_D7_REGS:19800,19800 VFP_LO_REGS:19800,19800 ALL_REGS:19800,19800 MEM:13200,13200
  a18(r123,l0) costs: LO_REGS:0,0 HI_REGS:1320,1320 CALLER_SAVE_REGS:1320,1320 EVEN_REG:1320,1320 GENERAL_REGS:1320,1320 VFP_D0_D7_REGS:19800,19800 VFP_LO_REGS:19800,19800 ALL_REGS:19800,19800 MEM:13200,13200
  a19(r119,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:29700,29700 VFP_LO_REGS:29700,29700 ALL_REGS:29700,29700 MEM:19800,19800
  a20(r122,l0) costs: LO_REGS:0,0 HI_REGS:1320,1320 CALLER_SAVE_REGS:1320,1320 EVEN_REG:1320,1320 GENERAL_REGS:1320,1320 VFP_D0_D7_REGS:19800,19800 VFP_LO_REGS:19800,19800 ALL_REGS:19800,19800 MEM:13200,13200
  a21(r120,l0) costs: LO_REGS:0,0 HI_REGS:1320,1320 CALLER_SAVE_REGS:1320,1320 EVEN_REG:1320,1320 GENERAL_REGS:1320,1320 VFP_D0_D7_REGS:19800,19800 VFP_LO_REGS:19800,19800 ALL_REGS:19800,19800 MEM:13200,13200
  a22(r156,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:19800,19800 VFP_LO_REGS:19800,19800 ALL_REGS:19800,19800 MEM:13200,13200
  a23(r157,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:19800,19800 VFP_LO_REGS:19800,19800 ALL_REGS:19800,19800 MEM:13200,13200
  a24(r135,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:52350,52350 VFP_LO_REGS:52350,52350 ALL_REGS:52350,52350 MEM:34900,34900
  a25(r134,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:49770,49770 VFP_LO_REGS:49770,49770 ALL_REGS:49770,49770 MEM:33180,33180
  a26(r152,l0) costs: GENERAL_REGS:0,0 MEM:1480,1480
  a27(r154,l0) costs: GENERAL_REGS:0,0 MEM:2860,2860
  a28(r150,l0) costs: GENERAL_REGS:0,0 MEM:2240,2240
  a29(r148,l0) costs: GENERAL_REGS:0,0 MEM:6600,6600
  a30(r147,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:6510,6510 VFP_LO_REGS:6510,6510 ALL_REGS:6510,6510 MEM:4340,4340
  a31(r144,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3360,3360 VFP_LO_REGS:3360,3360 ALL_REGS:3360,3360 MEM:2240,2240
  a32(r141,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:5100,5100 VFP_LO_REGS:5100,5100 ALL_REGS:5100,5100 MEM:3400,3400
  a33(r138,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a34(r169,l0) costs: LO_REGS:2000,2000 HI_REGS:4000,4000 CALLER_SAVE_REGS:4000,4000 EVEN_REG:4000,4000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a35(r168,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 200(l0): point = 0
   Insn 199(l0): point = 2
   Insn 12(l0): point = 5
   Insn 269(l0): point = 8
   Insn 10(l0): point = 10
   Insn 267(l0): point = 13
   Insn 7(l0): point = 15
   Insn 265(l0): point = 18
   Insn 6(l0): point = 20
   Insn 263(l0): point = 23
   Insn 11(l0): point = 25
   Insn 261(l0): point = 28
   Insn 9(l0): point = 30
   Insn 259(l0): point = 33
   Insn 188(l0): point = 35
   Insn 187(l0): point = 37
   Insn 5(l0): point = 39
   Insn 186(l0): point = 41
   Insn 257(l0): point = 44
   Insn 180(l0): point = 46
   Insn 179(l0): point = 48
   Insn 8(l0): point = 50
   Insn 178(l0): point = 52
   Insn 175(l0): point = 55
   Insn 174(l0): point = 57
   Insn 172(l0): point = 60
   Insn 171(l0): point = 62
   Insn 272(l0): point = 64
   Insn 271(l0): point = 66
   Insn 166(l0): point = 68
   Insn 162(l0): point = 71
   Insn 161(l0): point = 73
   Insn 160(l0): point = 75
   Insn 158(l0): point = 78
   Insn 157(l0): point = 80
   Insn 156(l0): point = 82
   Insn 154(l0): point = 85
   Insn 153(l0): point = 87
   Insn 152(l0): point = 89
   Insn 150(l0): point = 92
   Insn 149(l0): point = 94
   Insn 148(l0): point = 96
   Insn 146(l0): point = 99
   Insn 145(l0): point = 101
   Insn 144(l0): point = 103
   Insn 142(l0): point = 106
   Insn 141(l0): point = 108
   Insn 140(l0): point = 110
   Insn 138(l0): point = 113
   Insn 137(l0): point = 115
   Insn 135(l0): point = 118
   Insn 134(l0): point = 120
   Insn 131(l0): point = 122
   Insn 130(l0): point = 124
   Insn 129(l0): point = 126
   Insn 123(l0): point = 128
   Insn 122(l0): point = 130
   Insn 133(l0): point = 132
   Insn 121(l0): point = 134
   Insn 119(l0): point = 136
   Insn 118(l0): point = 138
   Insn 113(l0): point = 140
   Insn 112(l0): point = 142
   Insn 116(l0): point = 144
   Insn 111(l0): point = 146
   Insn 105(l0): point = 148
   Insn 94(l0): point = 151
   Insn 92(l0): point = 153
   Insn 255(l0): point = 156
   Insn 101(l0): point = 158
   Insn 99(l0): point = 160
   Insn 253(l0): point = 163
   Insn 82(l0): point = 165
   Insn 80(l0): point = 167
   Insn 251(l0): point = 170
   Insn 75(l0): point = 172
   Insn 73(l0): point = 174
   Insn 249(l0): point = 177
   Insn 67(l0): point = 180
   Insn 66(l0): point = 182
   Insn 63(l0): point = 184
   Insn 245(l0): point = 187
   Insn 56(l0): point = 190
   Insn 55(l0): point = 192
   Insn 52(l0): point = 194
   Insn 49(l0): point = 197
   Insn 48(l0): point = 199
   Insn 241(l0): point = 202
   Insn 42(l0): point = 205
   Insn 41(l0): point = 207
   Insn 38(l0): point = 209
   Insn 35(l0): point = 212
   Insn 34(l0): point = 214
   Insn 237(l0): point = 217
   Insn 28(l0): point = 220
   Insn 27(l0): point = 222
   Insn 24(l0): point = 224
   Insn 21(l0): point = 227
   Insn 20(l0): point = 229
   Insn 2(l0): point = 231
   Insn 234(l0): point = 233
   Insn 233(l0): point = 235
 a0(r133): [44..50] [33..39] [28..30] [23..25] [18..20] [13..15] [8..10] [3..5]
 a1(r117): [47..148] [36..43]
 a2(r132): [36..37]
 a3(r131): [38..41]
 a4(r130): [47..48]
 a5(r129): [49..52]
 a6(r128): [58..66]
 a7(r127): [65..68]
 a8(r165): [74..75]
 a9(r164): [81..82]
 a10(r163): [88..89]
 a11(r162): [95..96]
 a12(r161): [102..103]
 a13(r160): [109..110]
 a14(r159): [121..132]
 a15(r126): [123..124]
 a16(r125): [125..126]
 a17(r124): [129..130]
 a18(r123): [131..134]
 a19(r119): [131..140]
 a20(r122): [137..138]
 a21(r120): [139..144]
 a22(r156): [141..146]
 a23(r157): [141..142]
 a24(r135): [220..229] [205..216] [190..201] [180..186] [147..176]
 a25(r134): [220..231] [205..216] [190..201] [180..186] [149..176]
 a26(r152): [152..153]
 a27(r154): [159..160]
 a28(r150): [166..167]
 a29(r148): [173..174]
 a30(r147): [183..184]
 a31(r144): [193..194]
 a32(r141): [208..209]
 a33(r138): [223..224]
 a34(r169): [230..233]
 a35(r168): [232..235]
Compressing live ranges: from 238 to 70 - 29%
Ranges after the compression:
 a0(r133): [0..19]
 a1(r117): [12..49]
 a2(r132): [12..13]
 a3(r131): [14..15]
 a4(r130): [16..17]
 a5(r129): [18..19]
 a6(r128): [20..21]
 a7(r127): [20..21]
 a8(r165): [22..23]
 a9(r164): [24..25]
 a10(r163): [26..27]
 a11(r162): [28..29]
 a12(r161): [30..31]
 a13(r160): [32..33]
 a14(r159): [34..41]
 a15(r126): [34..35]
 a16(r125): [36..37]
 a17(r124): [38..39]
 a18(r123): [40..41]
 a19(r119): [40..45]
 a20(r122): [42..43]
 a21(r120): [44..47]
 a22(r156): [46..47]
 a23(r157): [46..47]
 a24(r135): [48..65]
 a25(r134): [50..67]
 a26(r152): [50..51]
 a27(r154): [52..53]
 a28(r150): [54..55]
 a29(r148): [56..57]
 a30(r147): [58..59]
 a31(r144): [60..61]
 a32(r141): [62..63]
 a33(r138): [64..65]
 a34(r169): [66..69]
 a35(r168): [68..69]
+++Allocating 288 bytes for conflict table (uncompressed size 288)
;; a0(r133,l0) conflicts: a2(r132,l0) a1(r117,l0) a3(r131,l0) a4(r130,l0) a5(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r117,l0) conflicts: a0(r133,l0) a2(r132,l0) a3(r131,l0) a4(r130,l0) a5(r129,l0) a6(r128,l0) a7(r127,l0) a8(r165,l0) a9(r164,l0) a10(r163,l0) a11(r162,l0) a12(r161,l0) a13(r160,l0) a15(r126,l0) a14(r159,l0) a16(r125,l0) a17(r124,l0) a18(r123,l0) a19(r119,l0) a20(r122,l0) a21(r120,l0) a22(r156,l0) a23(r157,l0) a24(r135,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r132,l0) conflicts: a0(r133,l0) a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r131,l0) conflicts: a0(r133,l0) a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r130,l0) conflicts: a0(r133,l0) a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r129,l0) conflicts: a0(r133,l0) a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r128,l0) conflicts: a1(r117,l0) a7(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r127,l0) conflicts: a1(r117,l0) a6(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r165,l0) conflicts: a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r164,l0) conflicts: a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r163,l0) conflicts: a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r162,l0) conflicts: a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r161,l0) conflicts: a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r160,l0) conflicts: a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r159,l0) conflicts: a1(r117,l0) a15(r126,l0) a16(r125,l0) a17(r124,l0) a18(r123,l0) a19(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r126,l0) conflicts: a1(r117,l0) a14(r159,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r125,l0) conflicts: a1(r117,l0) a14(r159,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r124,l0) conflicts: a1(r117,l0) a14(r159,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r123,l0) conflicts: a1(r117,l0) a14(r159,l0) a19(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r119,l0) conflicts: a1(r117,l0) a14(r159,l0) a18(r123,l0) a20(r122,l0) a21(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r122,l0) conflicts: a1(r117,l0) a19(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r120,l0) conflicts: a1(r117,l0) a19(r119,l0) a22(r156,l0) a23(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r156,l0) conflicts: a1(r117,l0) a21(r120,l0) a23(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r157,l0) conflicts: a1(r117,l0) a21(r120,l0) a22(r156,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r135,l0) conflicts: a1(r117,l0) a26(r152,l0) a25(r134,l0) a27(r154,l0) a28(r150,l0) a29(r148,l0) a30(r147,l0) a31(r144,l0) a32(r141,l0) a33(r138,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r134,l0) conflicts: a24(r135,l0) a26(r152,l0) a27(r154,l0) a28(r150,l0) a29(r148,l0) a30(r147,l0) a31(r144,l0) a32(r141,l0) a33(r138,l0) a34(r169,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r152,l0) conflicts: a24(r135,l0) a25(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r154,l0) conflicts: a24(r135,l0) a25(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a28(r150,l0) conflicts: a24(r135,l0) a25(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a29(r148,l0) conflicts: a24(r135,l0) a25(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a30(r147,l0) conflicts: a24(r135,l0) a25(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a31(r144,l0) conflicts: a24(r135,l0) a25(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a32(r141,l0) conflicts: a24(r135,l0) a25(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a33(r138,l0) conflicts: a24(r135,l0) a25(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a34(r169,l0) conflicts: a25(r134,l0) a35(r168,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a35(r168,l0) conflicts: a34(r169,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1


  cp0:a2(r132)<->a3(r131)@4:shuffle
  cp1:a4(r130)<->a5(r129)@33:shuffle
  cp2:a22(r156)<->a24(r135)@82:shuffle
  cp3:a19(r119)<->a23(r157)@82:shuffle
  cp4:a19(r119)<->a22(r156)@82:shuffle
  cp5:a20(r122)<->a21(r120)@82:shuffle
  cp6:a17(r124)<->a19(r119)@82:shuffle
  cp7:a17(r124)<->a18(r123)@82:shuffle
  cp8:a15(r126)<->a16(r125)@82:shuffle
  cp9:a25(r134)<->a35(r168)@1000:move
  cp10:a24(r135)<->a34(r169)@1000:move
  pref0:a0(r133)<-hr0@2000
  pref1:a35(r168)<-hr0@2000
  pref2:a34(r169)<-hr1@2000
  regions=1, blocks=36, points=70
    allocnos=36 (big 0), copies=11, conflicts=0, ranges=36

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r133 1r117 2r132 3r131 4r130 5r129 6r128 7r127 8r165 9r164 10r163 11r162 12r161 13r160 14r159 15r126 16r125 17r124 18r123 19r119 20r122 21r120 22r156 23r157 24r135 25r134 26r152 27r154 28r150 29r148 30r147 31r144 32r141 33r138 34r169 35r168
    modified regnos: 117 119 120 122 123 124 125 126 127 128 129 130 131 132 133 134 135 138 141 144 147 148 150 152 154 156 157 159 160 161 162 163 164 165 168 169
    border:
    Pressure: GENERAL_REGS=4
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@1010460
          2:( 0 2-12 14)@116000
      Allocno a0r133 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r165 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r164 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r163 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r162 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r161 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r160 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r159 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r156 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r157 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r135 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a25r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a26r152 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a27r154 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a28r150 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a29r148 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a30r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a31r144 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a32r141 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a33r138 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a34r169 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a35r168 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Forming thread by copy 9:a25r134-a35r168 (freq=1000):
        Result (freq=5318): a25r134(3318) a35r168(2000)
      Forming thread by copy 10:a24r135-a34r169 (freq=1000):
        Result (freq=5490): a24r135(3490) a34r169(2000)
      Forming thread by copy 2:a22r156-a24r135 (freq=82):
        Result (freq=6810): a22r156(1320) a24r135(3490) a34r169(2000)
      Forming thread by copy 3:a19r119-a23r157 (freq=82):
        Result (freq=3300): a19r119(1980) a23r157(1320)
      Forming thread by copy 5:a20r122-a21r120 (freq=82):
        Result (freq=2640): a20r122(1320) a21r120(1320)
      Forming thread by copy 6:a17r124-a19r119 (freq=82):
        Result (freq=4620): a17r124(1320) a19r119(1980) a23r157(1320)
      Forming thread by copy 8:a15r126-a16r125 (freq=82):
        Result (freq=2640): a15r126(1320) a16r125(1320)
      Forming thread by copy 1:a4r130-a5r129 (freq=33):
        Result (freq=1080): a4r130(540) a5r129(540)
      Forming thread by copy 0:a2r132-a3r131 (freq=4):
        Result (freq=152): a2r132(76) a3r131(76)
      Pushing a8(r165,l0)(cost 0)
      Pushing a26(r152,l0)(cost 0)
      Pushing a3(r131,l0)(cost 0)
      Pushing a2(r132,l0)(cost 0)
      Pushing a9(r164,l0)(cost 0)
      Pushing a10(r163,l0)(cost 0)
      Pushing a31(r144,l0)(cost 0)
      Pushing a28(r150,l0)(cost 0)
      Pushing a27(r154,l0)(cost 0)
      Pushing a11(r162,l0)(cost 0)
      Pushing a32(r141,l0)(cost 0)
      Pushing a30(r147,l0)(cost 0)
      Pushing a12(r161,l0)(cost 0)
      Pushing a13(r160,l0)(cost 0)
      Pushing a29(r148,l0)(cost 0)
      Pushing a33(r138,l0)(cost 0)
      Pushing a5(r129,l0)(cost 0)
      Pushing a4(r130,l0)(cost 0)
      Pushing a7(r127,l0)(cost 0)
        Making a1(r117,l0) colorable
      Pushing a18(r123,l0)(cost 0)
      Pushing a14(r159,l0)(cost 0)
      Pushing a0(r133,l0)(cost 0)
      Pushing a21(r120,l0)(cost 0)
      Pushing a20(r122,l0)(cost 0)
      Pushing a16(r125,l0)(cost 0)
      Pushing a15(r126,l0)(cost 0)
      Pushing a6(r128,l0)(cost 0)
      Pushing a23(r157,l0)(cost 0)
      Pushing a17(r124,l0)(cost 0)
      Pushing a19(r119,l0)(cost 0)
      Pushing a35(r168,l0)(cost 0)
      Pushing a25(r134,l0)(cost 0)
      Pushing a22(r156,l0)(cost 0)
      Pushing a34(r169,l0)(cost 0)
      Pushing a24(r135,l0)(cost 0)
      Pushing a1(r117,l0)(cost 79280)
      Popping a1(r117,l0)  -- assign reg 3
      Popping a24(r135,l0)  -- assign reg 1
      Popping a34(r169,l0)  -- assign reg 1
      Popping a22(r156,l0)  -- assign reg 1
      Popping a25(r134,l0)  -- assign reg 0
      Popping a35(r168,l0)  -- assign reg 0
      Popping a19(r119,l0)  -- assign reg 1
      Popping a17(r124,l0)  -- assign reg 1
      Popping a23(r157,l0)  -- assign reg 2
      Popping a6(r128,l0)  -- assign reg 2
      Popping a15(r126,l0)  -- assign reg 2
      Popping a16(r125,l0)  -- assign reg 2
      Popping a20(r122,l0)  -- assign reg 2
      Popping a21(r120,l0)  -- assign reg 0
      Popping a0(r133,l0)  -- assign reg 0
      Popping a14(r159,l0)  -- assign reg 0
      Popping a18(r123,l0)  -- assign reg 2
      Popping a7(r127,l0)  -- assign reg 1
      Popping a4(r130,l0)  -- assign reg 2
      Popping a5(r129,l0)  -- assign reg 2
      Popping a33(r138,l0)  -- assign reg 3
      Popping a29(r148,l0)  -- assign reg 3
      Popping a13(r160,l0)  -- assign reg 2
      Popping a12(r161,l0)  -- assign reg 2
      Popping a30(r147,l0)  -- assign reg 3
      Popping a32(r141,l0)  -- assign reg 3
      Popping a11(r162,l0)  -- assign reg 2
      Popping a27(r154,l0)  -- assign reg 3
      Popping a28(r150,l0)  -- assign reg 3
      Popping a31(r144,l0)  -- assign reg 3
      Popping a10(r163,l0)  -- assign reg 2
      Popping a9(r164,l0)  -- assign reg 2
      Popping a2(r132,l0)  -- assign reg 2
      Popping a3(r131,l0)  -- assign reg 2
      Popping a26(r152,l0)  -- assign reg 3
      Popping a8(r165,l0)  -- assign reg 2
Assigning 0 to a20r122
Disposition:
    1:r117 l0     3   19:r119 l0     1   21:r120 l0     0   20:r122 l0     0
   18:r123 l0     2   17:r124 l0     1   16:r125 l0     2   15:r126 l0     2
    7:r127 l0     1    6:r128 l0     2    5:r129 l0     2    4:r130 l0     2
    3:r131 l0     2    2:r132 l0     2    0:r133 l0     0   25:r134 l0     0
   24:r135 l0     1   33:r138 l0     3   32:r141 l0     3   31:r144 l0     3
   30:r147 l0     3   29:r148 l0     3   28:r150 l0     3   26:r152 l0     3
   27:r154 l0     3   22:r156 l0     1   23:r157 l0     2   14:r159 l0     0
   13:r160 l0     2   12:r161 l0     2   11:r162 l0     2   10:r163 l0     2
    9:r164 l0     2    8:r165 l0     2   35:r168 l0     0   34:r169 l0     1
New iteration of spill/restore move
+++Costs: overall -82000, reg -82000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_PWMN_Start

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,35u} r13={1d,35u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={17d,16u} r102={1d,35u} r103={1d,34u} r117={1d,20u,7e} r119={1d,3u} r120={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={2d,4u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={8d,1u} r134={1d,10u} r135={1d,5u} r138={1d,1u} r141={1d,1u} r144={1d,1u} r147={1d,1u} r148={1d,1u} r150={1d,1u} r152={1d,1u} r154={1d,1u} r156={1d,1u,1e} r157={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r168={1d,1u} r169={1d,2u} 
;;    total ref usage 328{87d,233u,8e} in 132{132 regular + 0 call} insns.
(note 1 0 13 NOTE_INSN_DELETED)
(note 13 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 13 4 2 NOTE_INSN_DELETED)
(note 4 3 233 2 NOTE_INSN_FUNCTION_BEG)
(insn 233 4 234 2 (set (reg:SI 168)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1176:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 234 233 2 2 (set (reg:SI 169)
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1176:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(insn 2 234 15 2 (set (reg/v/f:SI 134 [ htim ])
        (reg:SI 168)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1176:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(debug_insn 15 2 16 2 (var_location:SI htim (reg/v/f:SI 134 [ htim ])) -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI Channel (reg:SI 169)) -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":646:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":649:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:3 -1
     (nil))
(insn 20 19 21 2 (set (reg/v:SI 135 [ Channel ])
        (reg:SI 169)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 169)
        (nil)))
(jump_insn 21 20 22 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 135 [ Channel ])
                        (const_int 0 [0]))
                    (label_ref 32)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 32)
(note 22 21 26 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 26 22 24 3 NOTE_INSN_DELETED)
(insn 24 26 27 3 (set (reg:SI 138 [ htim_2(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                    (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 27 24 28 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 138 [ htim_2(D)->ChannelNState[0] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138 [ htim_2(D)->ChannelNState[0] ])
        (nil)))
(jump_insn 28 27 236 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 235)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 235)
(note 236 28 237 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 237 236 238 4 (set (pc)
        (label_ref 205)) 284 {*arm_jump}
     (nil)
 -> 205)
(barrier 238 237 32)
(code_label 32 238 33 5 270 (nil) [1 uses])
(note 33 32 34 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 35 34 36 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 46)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 46)
(note 36 35 40 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 40 36 38 6 NOTE_INSN_DELETED)
(insn 38 40 41 6 (set (reg:SI 141 [ htim_2(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                    (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 41 38 42 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 141 [ htim_2(D)->ChannelNState[1] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ htim_2(D)->ChannelNState[1] ])
        (nil)))
(jump_insn 42 41 240 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 239)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 239)
(note 240 42 241 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(jump_insn 241 240 242 7 (set (pc)
        (label_ref 209)) 284 {*arm_jump}
     (nil)
 -> 209)
(barrier 242 241 46)
(code_label 46 242 47 8 273 (nil) [1 uses])
(note 47 46 48 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 49 48 50 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 50 49 54 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 54 50 52 9 NOTE_INSN_DELETED)
(insn 52 54 55 9 (set (reg:SI 144 [ htim_2(D)->ChannelNState[2] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                    (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 55 52 56 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 144 [ htim_2(D)->ChannelNState[2] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 144 [ htim_2(D)->ChannelNState[2] ])
        (nil)))
(jump_insn 56 55 244 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 243)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669612 (nil)))
 -> 243)
(note 244 56 245 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(jump_insn 245 244 246 10 (set (pc)
        (label_ref 213)) 284 {*arm_jump}
     (nil)
 -> 213)
(barrier 246 245 60)
(code_label 60 246 61 11 275 (nil) [1 uses])
(note 61 60 65 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 65 61 63 11 NOTE_INSN_DELETED)
(insn 63 65 66 11 (set (reg:SI 147 [ htim_2(D)->ChannelNState[3] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                    (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 66 63 67 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 147 [ htim_2(D)->ChannelNState[3] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 147 [ htim_2(D)->ChannelNState[3] ])
        (nil)))
(jump_insn 67 66 248 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 247)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 247)
(note 248 67 249 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(jump_insn 249 248 250 12 (set (pc)
        (label_ref 217)) 284 {*arm_jump}
     (nil)
 -> 217)
(barrier 250 249 235)
(code_label 235 250 72 13 291 (nil) [1 uses])
(note 72 235 73 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 73 72 75 13 (set (reg:SI 148)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 75 73 251 13 (set (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 148) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(jump_insn 251 75 252 13 (set (pc)
        (label_ref 102)) 284 {*arm_jump}
     (nil)
 -> 102)
(barrier 252 251 239)
(code_label 239 252 79 14 292 (nil) [1 uses])
(note 79 239 80 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 82 14 (set (reg:SI 150)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 82 80 253 14 (set (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 150) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(jump_insn 253 82 254 14 (set (pc)
        (label_ref 102)) 284 {*arm_jump}
     (nil)
 -> 102)
(barrier 254 253 247)
(code_label 247 254 86 15 294 (nil) [1 uses])
(note 86 247 87 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 87 86 99 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 -1
     (nil))
(insn 99 87 101 15 (set (reg:SI 154)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 101 99 255 15 (set (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 154) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(jump_insn 255 101 256 15 (set (pc)
        (label_ref 102)) 284 {*arm_jump}
     (nil)
 -> 102)
(barrier 256 255 243)
(code_label 243 256 91 16 293 (nil) [1 uses])
(note 91 243 92 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 92 91 94 16 (set (reg:SI 152)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 94 92 102 16 (set (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 152) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
(code_label 102 94 103 17 278 (nil) [3 uses])
(note 103 102 117 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(note 117 103 104 17 NOTE_INSN_DELETED)
(debug_insn 104 117 105 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(insn 105 104 106 17 (set (reg/f:SI 117 [ _15 ])
        (mem/f:SI (reg/v/f:SI 134 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 134 [ htim ])
        (nil)))
(debug_insn 106 105 107 17 (var_location:SI TIMx (reg/f:SI 117 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 107 106 108 17 (var_location:SI Channel (reg/v:SI 135 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 108 107 109 17 (var_location:SI ChannelNState (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 109 108 110 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 110 109 111 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(insn 111 110 116 17 (set (reg:SI 156)
        (and:SI (reg/v:SI 135 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 135 [ Channel ])
        (nil)))
(insn 116 111 112 17 (set (reg:SI 120 [ _18 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _15 ])
                (const_int 32 [0x20])) [1 _15->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 112 116 113 17 (set (reg:SI 157)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 113 112 114 17 (set (reg/v:SI 119 [ tmp ])
        (ashift:SI (reg:SI 157)
            (reg:SI 156))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg:SI 156)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 156))
                (nil)))))
(debug_insn 114 113 115 17 (var_location:SI tmp (reg/v:SI 119 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 115 114 118 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 118 115 119 17 (set (reg:SI 122 [ _20 ])
        (and:SI (not:SI (reg/v:SI 119 [ tmp ]))
            (reg:SI 120 [ _18 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 120 [ _18 ])
        (nil)))
(insn 119 118 120 17 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _15 ])
                (const_int 32 [0x20])) [1 _15->CCER+0 S4 A32])
        (reg:SI 122 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _20 ])
        (nil)))
(debug_insn 120 119 121 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 121 120 133 17 (set (reg:SI 123 [ _21 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _15 ])
                (const_int 32 [0x20])) [1 _15->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 133 121 122 17 (set (reg:SI 159)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073818624 [0x40012c00])
        (nil)))
(insn 122 133 123 17 (set (reg:SI 124 [ _22 ])
        (ior:SI (reg/v:SI 119 [ tmp ])
            (reg:SI 123 [ _21 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _21 ])
        (expr_list:REG_DEAD (reg/v:SI 119 [ tmp ])
            (nil))))
(insn 123 122 124 17 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _15 ])
                (const_int 32 [0x20])) [1 _15->CCER+0 S4 A32])
        (reg:SI 124 [ _22 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _22 ])
        (nil)))
(debug_insn 124 123 125 17 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 125 124 126 17 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 126 125 127 17 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 127 126 128 17 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 128 127 129 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":664:3 -1
     (nil))
(insn 129 128 130 17 (set (reg:SI 125 [ _23 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _15 ])
                (const_int 68 [0x44])) [1 _15->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":664:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 130 129 131 17 (set (reg:SI 126 [ _24 ])
        (ior:SI (reg:SI 125 [ _23 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":664:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _23 ])
        (nil)))
(insn 131 130 132 17 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _15 ])
                (const_int 68 [0x44])) [1 _15->BDTR+0 S4 A32])
        (reg:SI 126 [ _24 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":664:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _24 ])
        (nil)))
(debug_insn 132 131 134 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:3 -1
     (nil))
(insn 134 132 135 17 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _15 ])
            (reg:SI 159))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _15 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 135 134 136 17 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 163)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 163)
(note 136 135 137 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 137 136 138 18 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _15 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 138 137 139 18 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 163)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 163)
(note 139 138 140 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 140 139 141 19 (set (reg:SI 160)
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073742848 [0x40000400])
        (nil)))
(insn 141 140 142 19 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _15 ])
            (reg:SI 160))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _15 ])
                (const_int 1073742848 [0x40000400]))
            (nil))))
(jump_insn 142 141 143 19 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 163)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 163)
(note 143 142 144 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 144 143 145 20 (set (reg:SI 161)
        (const_int 1073743872 [0x40000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073743872 [0x40000800])
        (nil)))
(insn 145 144 146 20 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _15 ])
            (reg:SI 161))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 161)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _15 ])
                (const_int 1073743872 [0x40000800]))
            (nil))))
(jump_insn 146 145 147 20 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 163)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 163)
(note 147 146 148 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 148 147 149 21 (set (reg:SI 162)
        (const_int 1073744896 [0x40000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 149 148 150 21 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _15 ])
            (reg:SI 162))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 162)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _15 ])
                (const_int 1073744896 [0x40000c00]))
            (nil))))
(jump_insn 150 149 151 21 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 163)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 163)
(note 151 150 152 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 152 151 153 22 (set (reg:SI 163)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073820672 [0x40013400])
        (nil)))
(insn 153 152 154 22 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _15 ])
            (reg:SI 163))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _15 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 154 153 155 22 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 163)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 163)
(note 155 154 156 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 156 155 157 23 (set (reg:SI 164)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073823744 [0x40014000])
        (nil)))
(insn 157 156 158 23 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _15 ])
            (reg:SI 164))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 164)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _15 ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 158 157 159 23 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 163)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 163)
(note 159 158 160 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 160 159 161 24 (set (reg:SI 165)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073827840 [0x40015000])
        (nil)))
(insn 161 160 162 24 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _15 ])
            (reg:SI 165))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _15 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 162 161 163 24 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 183)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 183)
(code_label 163 162 164 25 280 (nil) [7 uses])
(note 164 163 167 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(note 167 164 165 25 NOTE_INSN_DELETED)
(debug_insn 165 167 166 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:5 -1
     (nil))
(insn 166 165 271 25 (set (reg:SI 127 [ _25 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _15 ])
                (const_int 8 [0x8])) [1 _15->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 271 166 272 25 (set (reg/v:SI 128 [ tmpsmcr ])
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 65543 [0x10007])
        (nil)))
(insn 272 271 169 25 (set (reg/v:SI 128 [ tmpsmcr ])
        (and:SI (reg:SI 127 [ _25 ])
            (reg/v:SI 128 [ tmpsmcr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _25 ])
        (nil)))
(debug_insn 169 272 170 25 (var_location:SI tmpsmcr (reg/v:SI 128 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:13 -1
     (nil))
(debug_insn 170 169 171 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:5 -1
     (nil))
(insn 171 170 172 25 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ tmpsmcr ])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 172 171 173 25 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 221)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 221)
(note 173 172 174 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 174 173 175 26 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ tmpsmcr ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 128 [ tmpsmcr ])
        (nil)))
(jump_insn 175 174 176 26 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 225)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 225)
(note 176 175 177 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 177 176 178 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":672:7 -1
     (nil))
(insn 178 177 8 27 (set (reg:SI 129 [ _27 ])
        (mem/v:SI (reg/f:SI 117 [ _15 ]) [1 _15->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":672:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 178 179 27 (set (reg:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":681:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 179 8 180 27 (set (reg:SI 130 [ _28 ])
        (ior:SI (reg:SI 129 [ _27 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":672:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _27 ])
        (nil)))
(insn 180 179 257 27 (set (mem/v:SI (reg/f:SI 117 [ _15 ]) [1 _15->CR1+0 S4 A32])
        (reg:SI 130 [ _28 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":672:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ _28 ])
        (expr_list:REG_DEAD (reg/f:SI 117 [ _15 ])
            (nil))))
(jump_insn 257 180 258 27 (set (pc)
        (label_ref 189)) 284 {*arm_jump}
     (nil)
 -> 189)
(barrier 258 257 183)
(code_label 183 258 184 28 281 (nil) [1 uses])
(note 184 183 185 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 185 184 186 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":677:5 -1
     (nil))
(insn 186 185 5 28 (set (reg:SI 131 [ _29 ])
        (mem/v:SI (reg/f:SI 117 [ _15 ]) [1 _15->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":677:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 186 187 28 (set (reg:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":681:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 187 5 188 28 (set (reg:SI 132 [ _30 ])
        (ior:SI (reg:SI 131 [ _29 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":677:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _29 ])
        (nil)))
(insn 188 187 259 28 (set (mem/v:SI (reg/f:SI 117 [ _15 ]) [1 _15->CR1+0 S4 A32])
        (reg:SI 132 [ _30 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":677:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _30 ])
        (expr_list:REG_DEAD (reg/f:SI 117 [ _15 ])
            (nil))))
(jump_insn 259 188 260 28 (set (pc)
        (label_ref 189)) 284 {*arm_jump}
     (nil)
 -> 189)
(barrier 260 259 205)
(code_label 205 260 204 29 282 (nil) [1 uses])
(note 204 205 9 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 9 204 261 29 (set (reg:SI 133 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":654:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 261 9 262 29 (set (pc)
        (label_ref 189)) 284 {*arm_jump}
     (nil)
 -> 189)
(barrier 262 261 209)
(code_label 209 262 208 30 283 (nil) [1 uses])
(note 208 209 11 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 11 208 263 30 (set (reg:SI 133 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":654:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 263 11 264 30 (set (pc)
        (label_ref 189)) 284 {*arm_jump}
     (nil)
 -> 189)
(barrier 264 263 213)
(code_label 213 264 212 31 284 (nil) [1 uses])
(note 212 213 6 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 6 212 265 31 (set (reg:SI 133 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":654:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 265 6 266 31 (set (pc)
        (label_ref 189)) 284 {*arm_jump}
     (nil)
 -> 189)
(barrier 266 265 217)
(code_label 217 266 216 32 285 (nil) [1 uses])
(note 216 217 7 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 7 216 267 32 (set (reg:SI 133 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":654:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 267 7 268 32 (set (pc)
        (label_ref 189)) 284 {*arm_jump}
     (nil)
 -> 189)
(barrier 268 267 221)
(code_label 221 268 220 33 286 (nil) [1 uses])
(note 220 221 10 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 10 220 269 33 (set (reg:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":681:10 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 269 10 270 33 (set (pc)
        (label_ref 189)) 284 {*arm_jump}
     (nil)
 -> 189)
(barrier 270 269 225)
(code_label 225 270 224 34 287 (nil) [1 uses])
(note 224 225 12 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 12 224 189 34 (set (reg:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":681:10 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 189 12 190 35 271 (nil) [7 uses])
(note 190 189 191 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 191 190 192 35 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 192 191 193 35 (var_location:SI Channel (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 193 192 194 35 (var_location:SI tmpsmcr (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 194 193 199 35 (var_location:SI tmp (clobber (const_int 0 [0]))) -1
     (nil))
(insn 199 194 200 35 (set (reg/i:SI 0 r0)
        (reg:SI 133 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1176:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133 [ <retval> ])
        (nil)))
(insn 200 199 281 35 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1176:19 -1
     (nil))
(note 281 200 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_PWMN_Stop (HAL_TIMEx_PWMN_Stop, funcdef_no=419, decl_uid=9487, cgraph_uid=350, symbol_order=349)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
;; 2 succs { 3 5 }
;; 3 succs { 4 5 }
;; 4 succs { 5 }
;; 5 succs { 6 8 }
;; 6 succs { 7 8 }
;; 7 succs { 8 }
;; 8 succs { 9 10 }
;; 9 succs { 15 }
;; 10 succs { 11 12 }
;; 11 succs { 15 }
;; 12 succs { 13 14 }
;; 13 succs { 15 }
;; 14 succs { 15 }
;; 15 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 156 uninteresting
Reg 133 uninteresting (no unique first use)
Reg 157: local to bb 2 def dominates all uses has unique first use
Reg 113 uninteresting (no unique first use)
Reg 134: def dominates all uses has unique first use
Reg 116: local to bb 2 def dominates all uses has unique first use
Reg 137 uninteresting
Reg 136 uninteresting
Reg 118 uninteresting
Reg 119 uninteresting
Reg 120: local to bb 2 def dominates all uses has unique first use
Reg 139 uninteresting
Reg 122: local to bb 3 def dominates all uses has unique first use
Reg 141 uninteresting
Reg 124 uninteresting
Reg 125 uninteresting
Reg 126: local to bb 5 def dominates all uses has unique first use
Reg 143 uninteresting
Reg 128: local to bb 6 def dominates all uses has unique first use
Reg 145 uninteresting
Reg 130 uninteresting
Reg 131 uninteresting
Reg 147 uninteresting
Reg 149 uninteresting
Reg 151 uninteresting
Reg 153 uninteresting
Found def insn 19 for 116 to be not moveable
Found def insn 35 for 120 to be not moveable
Found def insn 42 for 122 to be not moveable
Found def insn 57 for 126 to be not moveable
Found def insn 64 for 128 to be not moveable
Reg 134 not local to one basic block
Found def insn 125 for 157 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
;; 2 succs { 3 5 }
;; 3 succs { 4 5 }
;; 4 succs { 5 }
;; 5 succs { 6 8 }
;; 6 succs { 7 8 }
;; 7 succs { 8 }
;; 8 succs { 9 10 }
;; 9 succs { 15 }
;; 10 succs { 11 12 }
;; 11 succs { 15 }
;; 12 succs { 13 14 }
;; 13 succs { 15 }
;; 14 succs { 15 }
;; 15 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 137: (insn_list:REG_DEP_TRUE 21 (nil))
init_insns for 139: (insn_list:REG_DEP_TRUE 36 (nil))
init_insns for 141: (insn_list:REG_DEP_TRUE 43 (nil))
init_insns for 143: (insn_list:REG_DEP_TRUE 58 (nil))
init_insns for 145: (insn_list:REG_DEP_TRUE 65 (nil))
init_insns for 147: (insn_list:REG_DEP_TRUE 81 (nil))
init_insns for 149: (insn_list:REG_DEP_TRUE 91 (nil))
init_insns for 151: (insn_list:REG_DEP_TRUE 101 (nil))
init_insns for 153: (insn_list:REG_DEP_TRUE 108 (nil))

Pass 1 for finding pseudo/allocno costs

    r157: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r156: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r133,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:44985,44985 VFP_LO_REGS:44985,44985 ALL_REGS:44985,44985 MEM:29990,29990
  a1(r153,l0) costs: GENERAL_REGS:0,0 MEM:4340,4340
  a2(r151,l0) costs: GENERAL_REGS:0,0 MEM:2240,2240
  a3(r134,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:57450,57450 VFP_LO_REGS:57450,57450 ALL_REGS:57450,57450 MEM:38300,38300
  a4(r149,l0) costs: GENERAL_REGS:0,0 MEM:3400,3400
  a5(r147,l0) costs: GENERAL_REGS:0,0 MEM:10000,10000
  a6(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:135000,135000 VFP_LO_REGS:135000,135000 ALL_REGS:135000,135000 MEM:90000,90000
  a7(r131,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a8(r130,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a9(r145,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a10(r128,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a11(r143,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a12(r126,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a13(r125,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a14(r124,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a15(r141,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a16(r122,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a17(r139,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a18(r120,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a19(r119,l0) costs: LO_REGS:0,0 HI_REGS:4000,4000 CALLER_SAVE_REGS:4000,4000 EVEN_REG:4000,4000 GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a20(r118,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a21(r116,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a22(r136,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a23(r135,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a24(r137,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a25(r157,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a26(r156,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 122(l0): point = 0
   Insn 121(l0): point = 2
   Insn 110(l0): point = 5
   Insn 108(l0): point = 7
   Insn 130(l0): point = 10
   Insn 103(l0): point = 12
   Insn 101(l0): point = 14
   Insn 99(l0): point = 17
   Insn 98(l0): point = 19
   Insn 128(l0): point = 22
   Insn 93(l0): point = 24
   Insn 91(l0): point = 26
   Insn 89(l0): point = 29
   Insn 88(l0): point = 31
   Insn 126(l0): point = 34
   Insn 83(l0): point = 36
   Insn 81(l0): point = 38
   Insn 79(l0): point = 41
   Insn 73(l0): point = 44
   Insn 72(l0): point = 46
   Insn 71(l0): point = 48
   Insn 68(l0): point = 51
   Insn 67(l0): point = 53
   Insn 65(l0): point = 55
   Insn 64(l0): point = 57
   Insn 61(l0): point = 60
   Insn 60(l0): point = 62
   Insn 58(l0): point = 64
   Insn 57(l0): point = 66
   Insn 51(l0): point = 69
   Insn 50(l0): point = 71
   Insn 49(l0): point = 73
   Insn 46(l0): point = 76
   Insn 45(l0): point = 78
   Insn 43(l0): point = 80
   Insn 42(l0): point = 82
   Insn 39(l0): point = 85
   Insn 38(l0): point = 87
   Insn 36(l0): point = 89
   Insn 35(l0): point = 91
   Insn 28(l0): point = 93
   Insn 27(l0): point = 95
   Insn 25(l0): point = 97
   Insn 24(l0): point = 99
   Insn 22(l0): point = 101
   Insn 21(l0): point = 103
   Insn 20(l0): point = 105
   Insn 19(l0): point = 107
   Insn 3(l0): point = 109
   Insn 11(l0): point = 111
   Insn 125(l0): point = 113
   Insn 2(l0): point = 115
   Insn 124(l0): point = 117
 a0(r133): [37..115] [25..33] [13..21] [6..9]
 a1(r153): [6..7]
 a2(r151): [13..14]
 a3(r134): [41..109] [29..33] [20..21]
 a4(r149): [25..26]
 a5(r147): [37..38]
 a6(r113): [45..111]
 a7(r131): [45..46]
 a8(r130): [47..48]
 a9(r145): [54..55]
 a10(r128): [54..57]
 a11(r143): [63..64]
 a12(r126): [63..66]
 a13(r125): [70..71]
 a14(r124): [72..73]
 a15(r141): [79..80]
 a16(r122): [79..82]
 a17(r139): [88..89]
 a18(r120): [88..91]
 a19(r119): [94..95]
 a20(r118): [98..99]
 a21(r116): [100..107]
 a22(r136): [100..101]
 a23(r135): [102..105]
 a24(r137): [102..103]
 a25(r157): [110..113]
 a26(r156): [116..117]
Compressing live ranges: from 120 to 40 - 33%
Ranges after the compression:
 a0(r133): [0..37]
 a1(r153): [0..1]
 a2(r151): [2..3]
 a3(r134): [12..35] [8..9] [4..5]
 a4(r149): [6..7]
 a5(r147): [10..11]
 a6(r113): [12..37]
 a7(r131): [12..13]
 a8(r130): [14..15]
 a9(r145): [16..17]
 a10(r128): [16..17]
 a11(r143): [18..19]
 a12(r126): [18..19]
 a13(r125): [20..21]
 a14(r124): [22..23]
 a15(r141): [24..25]
 a16(r122): [24..25]
 a17(r139): [26..27]
 a18(r120): [26..27]
 a19(r119): [28..29]
 a20(r118): [30..31]
 a21(r116): [32..35]
 a22(r136): [32..33]
 a23(r135): [34..35]
 a24(r137): [34..35]
 a25(r157): [36..37]
 a26(r156): [38..39]
+++Allocating 208 bytes for conflict table (uncompressed size 216)
;; a0(r133,l0) conflicts: a1(r153,l0) a2(r151,l0) a3(r134,l0) a4(r149,l0) a5(r147,l0) a7(r131,l0) a6(r113,l0) a8(r130,l0) a9(r145,l0) a10(r128,l0) a11(r143,l0) a12(r126,l0) a13(r125,l0) a14(r124,l0) a15(r141,l0) a16(r122,l0) a17(r139,l0) a18(r120,l0) a19(r119,l0) a20(r118,l0) a22(r136,l0) a21(r116,l0) a23(r135,l0) a24(r137,l0) a25(r157,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a1(r153,l0) conflicts: a0(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r151,l0) conflicts: a0(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r134,l0) conflicts: a0(r133,l0) a7(r131,l0) a6(r113,l0) a8(r130,l0) a9(r145,l0) a10(r128,l0) a11(r143,l0) a12(r126,l0) a13(r125,l0) a14(r124,l0) a15(r141,l0) a16(r122,l0) a17(r139,l0) a18(r120,l0) a19(r119,l0) a20(r118,l0) a22(r136,l0) a21(r116,l0) a23(r135,l0) a24(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r149,l0) conflicts: a0(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r147,l0) conflicts: a0(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r113,l0) conflicts: a0(r133,l0) a3(r134,l0) a7(r131,l0) a8(r130,l0) a9(r145,l0) a10(r128,l0) a11(r143,l0) a12(r126,l0) a13(r125,l0) a14(r124,l0) a15(r141,l0) a16(r122,l0) a17(r139,l0) a18(r120,l0) a19(r119,l0) a20(r118,l0) a22(r136,l0) a21(r116,l0) a23(r135,l0) a24(r137,l0) a25(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r131,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r130,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r145,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0) a10(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r128,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0) a9(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r143,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0) a12(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r126,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0) a11(r143,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r125,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r124,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r141,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0) a16(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r122,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0) a15(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r139,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0) a18(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r120,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0) a17(r139,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r119,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r118,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r116,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0) a22(r136,l0) a23(r135,l0) a24(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r136,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0) a21(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r135,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0) a21(r116,l0) a24(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r137,l0) conflicts: a0(r133,l0) a3(r134,l0) a6(r113,l0) a21(r116,l0) a23(r135,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r157,l0) conflicts: a0(r133,l0) a6(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r156,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a7(r131)<->a8(r130)@31:shuffle
  cp1:a13(r125)<->a14(r124)@31:shuffle
  cp2:a0(r133)<->a26(r156)@1000:move
  cp3:a3(r134)<->a25(r157)@1000:move
  cp4:a22(r136)<->a24(r137)@125:shuffle
  cp5:a22(r136)<->a23(r135)@125:shuffle
  cp6:a20(r118)<->a21(r116)@125:shuffle
  cp7:a20(r118)<->a22(r136)@125:shuffle
  pref0:a26(r156)<-hr0@2000
  pref1:a25(r157)<-hr1@2000
  regions=1, blocks=16, points=40
    allocnos=27 (big 0), copies=8, conflicts=0, ranges=29

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 15 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r133 1r153 2r151 3r134 4r149 5r147 6r113 7r131 8r130 9r145 10r128 11r143 12r126 13r125 14r124 15r141 16r122 17r139 18r120 19r119 20r118 21r116 22r136 23r135 24r137 25r157 26r156
    modified regnos: 113 116 118 119 120 122 124 125 126 128 130 131 133 134 135 136 137 139 141 143 145 147 149 151 153 156 157
    border:
    Pressure: GENERAL_REGS=6
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@932560
          2:( 0 2-12 14)@175980
      Allocno a0r133 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a1r153 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r151 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r149 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r145 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r141 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r139 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r135 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a25r157 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a26r156 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Forming thread by copy 4:a22r136-a24r137 (freq=125):
        Result (freq=4000): a22r136(2000) a24r137(2000)
      Forming thread by copy 6:a20r118-a21r116 (freq=125):
        Result (freq=4000): a20r118(2000) a21r116(2000)
      Forming thread by copy 0:a7r131-a8r130 (freq=31):
        Result (freq=1000): a7r131(500) a8r130(500)
      Forming thread by copy 1:a13r125-a14r124 (freq=31):
        Result (freq=1000): a13r125(500) a14r124(500)
      Pushing a2(r151,l0)(cost 0)
      Pushing a4(r149,l0)(cost 0)
      Pushing a1(r153,l0)(cost 0)
      Pushing a16(r122,l0)(cost 0)
      Pushing a15(r141,l0)(cost 0)
      Pushing a14(r124,l0)(cost 0)
      Pushing a13(r125,l0)(cost 0)
      Pushing a10(r128,l0)(cost 0)
      Pushing a9(r145,l0)(cost 0)
      Pushing a8(r130,l0)(cost 0)
      Forming thread by copy 3:a3r134-a25r157 (freq=1000):
        Result (freq=5830): a3r134(3830) a25r157(2000)
        Making a3(r134,l0) colorable
      Pushing a7(r131,l0)(cost 0)
        Making a6(r113,l0) colorable
      Pushing a5(r147,l0)(cost 0)
      Pushing a26(r156,l0)(cost 0)
      Pushing a25(r157,l0)(cost 0)
      Forming thread by copy 2:a0r133-a26r156 (freq=1000):
        Result (freq=4999): a0r133(2999) a26r156(2000)
        Making a0(r133,l0) colorable
      Pushing a23(r135,l0)(cost 0)
      Pushing a19(r119,l0)(cost 0)
      Pushing a18(r120,l0)(cost 0)
      Pushing a17(r139,l0)(cost 0)
      Pushing a12(r126,l0)(cost 0)
      Pushing a11(r143,l0)(cost 0)
      Pushing a24(r137,l0)(cost 0)
      Pushing a22(r136,l0)(cost 0)
      Pushing a21(r116,l0)(cost 0)
      Pushing a20(r118,l0)(cost 0)
      Pushing a0(r133,l0)(cost 29990)
      Pushing a3(r134,l0)(cost 38300)
      Pushing a6(r113,l0)(cost 90000)
      Popping a6(r113,l0)  -- assign reg 3
      Popping a3(r134,l0)  -- assign reg 1
      Popping a0(r133,l0)  -- assign reg 0
      Popping a20(r118,l0)  -- assign reg 2
      Popping a21(r116,l0)  -- assign reg 2
      Popping a22(r136,l0)  -- assign reg 12
      Popping a24(r137,l0)  -- assign reg 12
      Popping a11(r143,l0)  -- assign reg 2
      Popping a12(r126,l0)  -- assign reg 4
      Popping a17(r139,l0)  -- assign reg 2
      Popping a18(r120,l0)  -- assign reg 4
      Popping a19(r119,l0)  -- assign reg 2
      Popping a23(r135,l0)  -- assign reg 4
      Popping a25(r157,l0)  -- assign reg 1
      Popping a26(r156,l0)  -- assign reg 0
      Popping a5(r147,l0)  -- assign reg 3
      Popping a7(r131,l0)  -- assign reg 2
      Popping a8(r130,l0)  -- assign reg 2
      Popping a9(r145,l0)  -- assign reg 2
      Popping a10(r128,l0)  -- assign reg 4
      Popping a13(r125,l0)  -- assign reg 2
      Popping a14(r124,l0)  -- assign reg 2
      Popping a15(r141,l0)  -- assign reg 2
      Popping a16(r122,l0)  -- assign reg 4
      Popping a1(r153,l0)  -- assign reg 3
      Popping a4(r149,l0)  -- assign reg 3
      Popping a2(r151,l0)  -- assign reg 3
Disposition:
    6:r113 l0     3   21:r116 l0     2   20:r118 l0     2   19:r119 l0     2
   18:r120 l0     4   16:r122 l0     4   14:r124 l0     2   13:r125 l0     2
   12:r126 l0     4   10:r128 l0     4    8:r130 l0     2    7:r131 l0     2
    0:r133 l0     0    3:r134 l0     1   23:r135 l0     4   22:r136 l0    12
   24:r137 l0    12   17:r139 l0     2   15:r141 l0     2   11:r143 l0     2
    9:r145 l0     2    5:r147 l0     3    4:r149 l0     3    2:r151 l0     3
    1:r153 l0     3   26:r156 l0     0   25:r157 l0     1
New iteration of spill/restore move
+++Costs: overall -56000, reg -56000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_PWMN_Stop

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,15u} r13={1d,15u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={7d,6u} r102={1d,15u} r103={1d,14u} r113={1d,13u} r116={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r133={1d,6u} r134={1d,7u} r135={1d,1u,1e} r136={1d,1u} r137={1d,1u} r139={1d,1u} r141={1d,1u} r143={1d,1u} r145={1d,1u} r147={1d,1u} r149={1d,1u} r151={1d,1u} r153={1d,1u} r156={1d,1u} r157={1d,1u} 
;;    total ref usage 180{60d,119u,1e} in 84{84 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 23 2 NOTE_INSN_FUNCTION_BEG)
(note 23 4 37 2 NOTE_INSN_DELETED)
(note 37 23 124 2 NOTE_INSN_DELETED)
(insn 124 37 2 2 (set (reg:SI 156)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1227:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 124 7 2 (set (reg/v/f:SI 133 [ htim ])
        (reg:SI 156)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1227:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))
(debug_insn 7 2 125 2 (var_location:SI htim (reg/v/f:SI 133 [ htim ])) -1
     (nil))
(insn 125 7 11 2 (set (reg:SI 157)
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1227:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(insn 11 125 3 2 (set (reg/f:SI 113 [ _6 ])
        (mem/f:SI (reg/v/f:SI 133 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 3 11 8 2 (set (reg/v:SI 134 [ Channel ])
        (reg:SI 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1227:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(debug_insn 8 3 9 2 (var_location:SI Channel (reg/v:SI 134 [ Channel ])) -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":699:3 -1
     (nil))
(debug_insn 10 9 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 12 10 13 2 (var_location:SI TIMx (reg/f:SI 113 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI Channel (reg/v:SI 134 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI ChannelNState (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI tmp (ashift:SI (const_int 4 [0x4])
        (and:SI (reg/v:SI 134 [ Channel ])
            (const_int 31 [0x1f])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 116 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 2 (set (reg:SI 135)
        (and:SI (reg/v:SI 134 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (nil))
(insn 21 20 22 2 (set (reg:SI 137)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 22 21 24 2 (set (reg:SI 136 [ tmp ])
        (ashift:SI (reg:SI 137)
            (reg:SI 135))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_DEAD (reg:SI 135)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 135))
                (nil)))))
(insn 24 22 25 2 (set (reg:SI 118 [ _11 ])
        (and:SI (not:SI (reg:SI 136 [ tmp ]))
            (reg:SI 116 [ _9 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 136 [ tmp ])
        (expr_list:REG_DEAD (reg:SI 116 [ _9 ])
            (nil))))
(insn 25 24 26 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])
        (reg:SI 118 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _11 ])
        (nil)))
(debug_insn 26 25 27 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 27 26 28 2 (set (reg:SI 119 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])
        (reg:SI 119 [ _12 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _12 ])
        (nil)))
(debug_insn 29 28 30 2 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 30 29 31 2 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 31 30 32 2 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 32 31 33 2 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 33 32 34 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(debug_insn 34 33 35 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(insn 35 34 36 2 (set (reg:SI 120 [ _13 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 38 2 (set (reg:SI 139)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 38 36 39 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 120 [ _13 ])
                        (reg:SI 139))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_DEAD (reg:SI 120 [ _13 ])
            (nil))))
(jump_insn 39 38 40 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 52)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 52)
(note 40 39 44 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 44 40 41 3 NOTE_INSN_DELETED)
(debug_insn 41 44 42 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(insn 42 41 43 3 (set (reg:SI 122 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 42 45 3 (set (reg:SI 141)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 45 43 46 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 122 [ _15 ])
                        (reg:SI 141))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_DEAD (reg:SI 122 [ _15 ])
            (nil))))
(jump_insn 46 45 47 3 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 52)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 52)
(note 47 46 48 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 48 47 49 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(insn 49 48 50 4 (set (reg:SI 124 [ _17 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 68 [0x44])) [1 _6->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 49 51 4 (set (reg:SI 125 [ _18 ])
        (and:SI (reg:SI 124 [ _17 ])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ _17 ])
        (nil)))
(insn 51 50 52 4 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 68 [0x44])) [1 _6->BDTR+0 S4 A32])
        (reg:SI 125 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _18 ])
        (nil)))
(code_label 52 51 53 5 300 (nil) [2 uses])
(note 53 52 59 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 59 53 54 5 NOTE_INSN_DELETED)
(debug_insn 54 59 55 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(debug_insn 55 54 56 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(debug_insn 56 55 57 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(insn 57 56 58 5 (set (reg:SI 126 [ _19 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 60 5 (set (reg:SI 143)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 60 58 61 5 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 126 [ _19 ])
                        (reg:SI 143))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_DEAD (reg:SI 126 [ _19 ])
            (nil))))
(jump_insn 61 60 62 5 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 74)
(note 62 61 66 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 66 62 63 6 NOTE_INSN_DELETED)
(debug_insn 63 66 64 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(insn 64 63 65 6 (set (reg:SI 128 [ _21 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 64 67 6 (set (reg:SI 145)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 67 65 68 6 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 128 [ _21 ])
                        (reg:SI 145))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_DEAD (reg:SI 128 [ _21 ])
            (nil))))
(jump_insn 68 67 69 6 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 74)
(note 69 68 70 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 70 69 71 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(insn 71 70 72 7 (set (reg:SI 130 [ _23 ])
        (mem/v:SI (reg/f:SI 113 [ _6 ]) [1 _6->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 7 (set (reg:SI 131 [ _24 ])
        (and:SI (reg:SI 130 [ _23 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _23 ])
        (nil)))
(insn 73 72 74 7 (set (mem/v:SI (reg/f:SI 113 [ _6 ]) [1 _6->CR1+0 S4 A32])
        (reg:SI 131 [ _24 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ _24 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _6 ])
            (nil))))
(code_label 74 73 75 8 301 (nil) [2 uses])
(note 75 74 78 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 78 75 76 8 NOTE_INSN_DELETED)
(debug_insn 76 78 77 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(debug_insn 77 76 79 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 -1
     (nil))
(jump_insn 79 77 80 8 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 134 [ Channel ])
                        (const_int 0 [0]))
                    (label_ref 86)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 86)
(note 80 79 81 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 81 80 83 9 (set (reg:SI 147)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 83 81 126 9 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 147) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ htim ])
            (nil))))
(jump_insn 126 83 127 9 (set (pc)
        (label_ref 111)) 284 {*arm_jump}
     (nil)
 -> 111)
(barrier 127 126 86)
(code_label 86 127 87 10 302 (nil) [1 uses])
(note 87 86 88 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 88 87 89 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 134 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 89 88 90 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 96)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 96)
(note 90 89 91 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 91 90 93 11 (set (reg:SI 149)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 93 91 128 11 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 149) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ htim ])
            (nil))))
(jump_insn 128 93 129 11 (set (pc)
        (label_ref 111)) 284 {*arm_jump}
     (nil)
 -> 111)
(barrier 129 128 96)
(code_label 96 129 97 12 304 (nil) [1 uses])
(note 97 96 98 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 98 97 99 12 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 134 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 134 [ Channel ])
        (nil)))
(jump_insn 99 98 100 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 106)
(note 100 99 101 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 101 100 103 13 (set (reg:SI 151)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 103 101 130 13 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 151) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ htim ])
            (nil))))
(jump_insn 130 103 131 13 (set (pc)
        (label_ref 111)) 284 {*arm_jump}
     (nil)
 -> 111)
(barrier 131 130 106)
(code_label 106 131 107 14 305 (nil) [1 uses])
(note 107 106 108 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 108 107 110 14 (set (reg:SI 153)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 110 108 111 14 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 153) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ htim ])
            (nil))))
(code_label 111 110 112 15 303 (nil) [3 uses])
(note 112 111 113 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 113 112 114 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":714:3 -1
     (nil))
(debug_insn 114 113 115 15 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 115 114 116 15 (var_location:SI Channel (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 116 115 121 15 (var_location:SI tmp (clobber (const_int 0 [0]))) -1
     (nil))
(insn 121 116 122 15 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1227:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 122 121 136 15 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1227:19 -1
     (nil))
(note 136 122 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_PWMN_Start_IT (HAL_TIMEx_PWMN_Start_IT, funcdef_no=421, decl_uid=9490, cgraph_uid=351, symbol_order=350)

Starting decreasing number of live ranges...
rescanning insn with uid = 24.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 42 n_edges 63 count 42 (    1)
scanning new insn with uid = 366.
rescanning insn with uid = 168.
verify found no changes in insn with uid = 366.
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41
;; 2 succs { 3 5 }
;; 3 succs { 4 13 }
;; 4 succs { 34 }
;; 5 succs { 6 8 }
;; 6 succs { 7 15 }
;; 7 succs { 35 }
;; 8 succs { 9 11 }
;; 9 succs { 10 17 }
;; 10 succs { 36 }
;; 11 succs { 12 14 }
;; 12 succs { 37 }
;; 13 succs { 22 }
;; 14 succs { 15 16 }
;; 15 succs { 19 }
;; 16 succs { 17 18 }
;; 17 succs { 20 }
;; 18 succs { 38 21 19 20 }
;; 19 succs { 22 }
;; 20 succs { 22 }
;; 21 succs { 22 }
;; 22 succs { 30 23 }
;; 23 succs { 30 24 }
;; 24 succs { 30 25 }
;; 25 succs { 30 26 }
;; 26 succs { 30 27 }
;; 27 succs { 30 28 }
;; 28 succs { 30 29 }
;; 29 succs { 30 33 }
;; 30 succs { 31 39 }
;; 31 succs { 32 40 }
;; 32 succs { 41 }
;; 33 succs { 41 }
;; 34 succs { 41 }
;; 35 succs { 41 }
;; 36 succs { 41 }
;; 37 succs { 41 }
;; 38 succs { 41 }
;; 39 succs { 41 }
;; 40 succs { 41 }
;; 41 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 179: local to bb 2 def dominates all uses has unique first use
Reg 180: local to bb 2 def dominates all uses has unique first use
Reg 144 uninteresting (no unique first use)
Reg 145 uninteresting
Reg 148 uninteresting
Reg 151 uninteresting
Reg 154 uninteresting
Reg 157 uninteresting
Reg 158 uninteresting
Reg 118 uninteresting
Reg 119 uninteresting
Reg 160 uninteresting
Reg 162 uninteresting
Reg 164: local to bb 18 def dominates all uses has unique first use
Reg 166: local to bb 18 def dominates all uses has unique first use
Reg 120 uninteresting
Reg 121 uninteresting
Reg 122 uninteresting
Reg 123 uninteresting
Reg 124 uninteresting
Reg 125 uninteresting
Reg 126: local to bb 22 def dominates all uses has unique first use
Reg 127 uninteresting
Reg 130: local to bb 22 def dominates all uses has unique first use
Reg 168 uninteresting
Reg 129 uninteresting
Reg 132 uninteresting
Reg 133: local to bb 22 def dominates all uses has unique first use
Reg 170: local to bb 22 def dominates all uses has unique first use
Reg 134 uninteresting
Reg 135 uninteresting
Reg 136 uninteresting
Reg 171 uninteresting
Reg 172 uninteresting
Reg 173 uninteresting
Reg 174 uninteresting
Reg 175 uninteresting
Reg 176 uninteresting
Reg 137: local to bb 30 def dominates all uses has unique first use
Reg 139: local to bb 32 def dominates all uses has unique first use
Reg 140 uninteresting
Reg 141: local to bb 33 def dominates all uses has unique first use
Reg 142 uninteresting
Found def insn 163 for 126 to be not moveable
Found def insn 177 for 130 to be not moveable
Found def insn 182 for 133 to be not moveable
Found def insn 227 for 137 to be not moveable
Found def insn 239 for 139 to be not moveable
Found def insn 247 for 141 to be not moveable
Ignoring reg 164 with equiv init insn
Examining insn 120, def for 166
  all ok and transp
      Creating newreg=181 from oldreg=166
rescanning insn with uid = 120.
scanning new insn with uid = 367.
Ignoring reg 170 with equiv init insn
Found def insn 312 for 179 to be not moveable
Found def insn 313 for 180 to be not moveable
    New r181: setting preferred GENERAL_REGS, alternative NO_REGS
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41
;; 2 succs { 3 5 }
;; 3 succs { 4 13 }
;; 4 succs { 34 }
;; 5 succs { 6 8 }
;; 6 succs { 7 15 }
;; 7 succs { 35 }
;; 8 succs { 9 11 }
;; 9 succs { 10 17 }
;; 10 succs { 36 }
;; 11 succs { 12 14 }
;; 12 succs { 37 }
;; 13 succs { 22 }
;; 14 succs { 15 16 }
;; 15 succs { 19 }
;; 16 succs { 17 18 }
;; 17 succs { 20 }
;; 18 succs { 38 21 19 20 }
;; 19 succs { 22 }
;; 20 succs { 22 }
;; 21 succs { 22 }
;; 22 succs { 30 23 }
;; 23 succs { 30 24 }
;; 24 succs { 30 25 }
;; 25 succs { 30 26 }
;; 26 succs { 30 27 }
;; 27 succs { 30 28 }
;; 28 succs { 30 29 }
;; 29 succs { 30 33 }
;; 30 succs { 31 39 }
;; 31 succs { 32 40 }
;; 32 succs { 41 }
;; 33 succs { 41 }
;; 34 succs { 41 }
;; 35 succs { 41 }
;; 36 succs { 41 }
;; 37 succs { 41 }
;; 38 succs { 41 }
;; 39 succs { 41 }
;; 40 succs { 41 }
;; 41 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 42 n_edges 63 count 42 (    1)
init_insns for 158: (insn_list:REG_DEP_TRUE 76 (nil))
init_insns for 160: (insn_list:REG_DEP_TRUE 97 (nil))
init_insns for 162: (insn_list:REG_DEP_TRUE 108 (nil))
init_insns for 164: (insn_list:REG_DEP_TRUE 116 (nil))
init_insns for 168: (insn_list:REG_DEP_TRUE 173 (nil))
init_insns for 170: (insn_list:REG_DEP_TRUE 194 (nil))
init_insns for 171: (insn_list:REG_DEP_TRUE 201 (nil))
init_insns for 172: (insn_list:REG_DEP_TRUE 205 (nil))
init_insns for 173: (insn_list:REG_DEP_TRUE 209 (nil))
init_insns for 174: (insn_list:REG_DEP_TRUE 213 (nil))
init_insns for 175: (insn_list:REG_DEP_TRUE 217 (nil))
init_insns for 176: (insn_list:REG_DEP_TRUE 221 (nil))

Pass 1 for finding pseudo/allocno costs

    r181: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r180: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    a46 (r180,l0) best GENERAL_REGS, allocno ALL_REGS
    r179: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r176: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r175: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r174: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r173: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r171: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r170: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r166: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r164: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r143,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:46050,46050 VFP_LO_REGS:46050,46050 ALL_REGS:31050,31050 MEM:30700,30700
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:1452,1452 CALLER_SAVE_REGS:1452,1452 EVEN_REG:1452,1452 GENERAL_REGS:1452,1452 VFP_D0_D7_REGS:135690,135690 VFP_LO_REGS:135690,135690 ALL_REGS:135690,135690 MEM:90460,90460
  a2(r142,l0) costs: LO_REGS:0,0 HI_REGS:60,60 CALLER_SAVE_REGS:60,60 EVEN_REG:60,60 GENERAL_REGS:60,60 VFP_D0_D7_REGS:900,900 VFP_LO_REGS:900,900 ALL_REGS:900,900 MEM:600,600
  a3(r141,l0) costs: LO_REGS:0,0 HI_REGS:60,60 CALLER_SAVE_REGS:60,60 EVEN_REG:60,60 GENERAL_REGS:60,60 VFP_D0_D7_REGS:900,900 VFP_LO_REGS:900,900 ALL_REGS:900,900 MEM:600,600
  a4(r140,l0) costs: LO_REGS:0,0 HI_REGS:432,432 CALLER_SAVE_REGS:432,432 EVEN_REG:432,432 GENERAL_REGS:432,432 VFP_D0_D7_REGS:6480,6480 VFP_LO_REGS:6480,6480 ALL_REGS:6480,6480 MEM:4320,4320
  a5(r139,l0) costs: LO_REGS:0,0 HI_REGS:432,432 CALLER_SAVE_REGS:432,432 EVEN_REG:432,432 GENERAL_REGS:432,432 VFP_D0_D7_REGS:6480,6480 VFP_LO_REGS:6480,6480 ALL_REGS:6480,6480 MEM:4320,4320
  a6(r138,l0) costs: LO_REGS:0,0 HI_REGS:994,994 CALLER_SAVE_REGS:994,994 EVEN_REG:994,994 GENERAL_REGS:994,994 VFP_D0_D7_REGS:34740,34740 VFP_LO_REGS:34740,34740 ALL_REGS:34740,34740 MEM:23160,23160
  a7(r137,l0) costs: LO_REGS:0,0 HI_REGS:994,994 CALLER_SAVE_REGS:994,994 EVEN_REG:994,994 GENERAL_REGS:994,994 VFP_D0_D7_REGS:14910,14910 VFP_LO_REGS:14910,14910 ALL_REGS:14910,14910 MEM:9940,9940
  a8(r176,l0) costs: LO_REGS:0,0 HI_REGS:86,86 CALLER_SAVE_REGS:86,86 EVEN_REG:86,86 GENERAL_REGS:86,86 VFP_D0_D7_REGS:1290,1290 VFP_LO_REGS:1290,1290 ALL_REGS:1290,1290 MEM:860,860
  a9(r175,l0) costs: LO_REGS:0,0 HI_REGS:124,124 CALLER_SAVE_REGS:124,124 EVEN_REG:124,124 GENERAL_REGS:124,124 VFP_D0_D7_REGS:1860,1860 VFP_LO_REGS:1860,1860 ALL_REGS:1860,1860 MEM:1240,1240
  a10(r174,l0) costs: LO_REGS:0,0 HI_REGS:176,176 CALLER_SAVE_REGS:176,176 EVEN_REG:176,176 GENERAL_REGS:176,176 VFP_D0_D7_REGS:2640,2640 VFP_LO_REGS:2640,2640 ALL_REGS:2640,2640 MEM:1760,1760
  a11(r173,l0) costs: LO_REGS:0,0 HI_REGS:252,252 CALLER_SAVE_REGS:252,252 EVEN_REG:252,252 GENERAL_REGS:252,252 VFP_D0_D7_REGS:3780,3780 VFP_LO_REGS:3780,3780 ALL_REGS:3780,3780 MEM:2520,2520
  a12(r172,l0) costs: LO_REGS:0,0 HI_REGS:362,362 CALLER_SAVE_REGS:362,362 EVEN_REG:362,362 GENERAL_REGS:362,362 VFP_D0_D7_REGS:5430,5430 VFP_LO_REGS:5430,5430 ALL_REGS:5430,5430 MEM:3620,3620
  a13(r171,l0) costs: LO_REGS:0,0 HI_REGS:516,516 CALLER_SAVE_REGS:516,516 EVEN_REG:516,516 GENERAL_REGS:516,516 VFP_D0_D7_REGS:7740,7740 VFP_LO_REGS:7740,7740 ALL_REGS:7740,7740 MEM:5160,5160
  a14(r170,l0) costs: LO_REGS:0,0 HI_REGS:1056,1056 CALLER_SAVE_REGS:1056,1056 EVEN_REG:1056,1056 GENERAL_REGS:1056,1056 VFP_D0_D7_REGS:15840,15840 VFP_LO_REGS:15840,15840 ALL_REGS:15840,15840 MEM:10560,10560
  a15(r136,l0) costs: LO_REGS:0,0 HI_REGS:1056,1056 CALLER_SAVE_REGS:1056,1056 EVEN_REG:1056,1056 GENERAL_REGS:1056,1056 VFP_D0_D7_REGS:15840,15840 VFP_LO_REGS:15840,15840 ALL_REGS:15840,15840 MEM:10560,10560
  a16(r135,l0) costs: LO_REGS:0,0 HI_REGS:1056,1056 CALLER_SAVE_REGS:1056,1056 EVEN_REG:1056,1056 GENERAL_REGS:1056,1056 VFP_D0_D7_REGS:15840,15840 VFP_LO_REGS:15840,15840 ALL_REGS:15840,15840 MEM:10560,10560
  a17(r134,l0) costs: LO_REGS:0,0 HI_REGS:1056,1056 CALLER_SAVE_REGS:1056,1056 EVEN_REG:1056,1056 GENERAL_REGS:1056,1056 VFP_D0_D7_REGS:15840,15840 VFP_LO_REGS:15840,15840 ALL_REGS:15840,15840 MEM:10560,10560
  a18(r133,l0) costs: LO_REGS:0,0 HI_REGS:1056,1056 CALLER_SAVE_REGS:1056,1056 EVEN_REG:1056,1056 GENERAL_REGS:1056,1056 VFP_D0_D7_REGS:15840,15840 VFP_LO_REGS:15840,15840 ALL_REGS:15840,15840 MEM:10560,10560
  a19(r129,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:23760,23760 VFP_LO_REGS:23760,23760 ALL_REGS:23760,23760 MEM:15840,15840
  a20(r132,l0) costs: LO_REGS:0,0 HI_REGS:1056,1056 CALLER_SAVE_REGS:1056,1056 EVEN_REG:1056,1056 GENERAL_REGS:1056,1056 VFP_D0_D7_REGS:15840,15840 VFP_LO_REGS:15840,15840 ALL_REGS:15840,15840 MEM:10560,10560
  a21(r130,l0) costs: LO_REGS:0,0 HI_REGS:1056,1056 CALLER_SAVE_REGS:1056,1056 EVEN_REG:1056,1056 GENERAL_REGS:1056,1056 VFP_D0_D7_REGS:15840,15840 VFP_LO_REGS:15840,15840 ALL_REGS:15840,15840 MEM:10560,10560
  a22(r167,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15840,15840 VFP_LO_REGS:15840,15840 ALL_REGS:15840,15840 MEM:10560,10560
  a23(r168,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15840,15840 VFP_LO_REGS:15840,15840 ALL_REGS:15840,15840 MEM:10560,10560
  a24(r127,l0) costs: LO_REGS:0,0 HI_REGS:1056,1056 CALLER_SAVE_REGS:1056,1056 EVEN_REG:1056,1056 GENERAL_REGS:1056,1056 VFP_D0_D7_REGS:15840,15840 VFP_LO_REGS:15840,15840 ALL_REGS:15840,15840 MEM:10560,10560
  a25(r126,l0) costs: LO_REGS:0,0 HI_REGS:1056,1056 CALLER_SAVE_REGS:1056,1056 EVEN_REG:1056,1056 GENERAL_REGS:1056,1056 VFP_D0_D7_REGS:15840,15840 VFP_LO_REGS:15840,15840 ALL_REGS:15840,15840 MEM:10560,10560
  a26(r145,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:61995,61995 VFP_LO_REGS:61995,61995 ALL_REGS:61995,61995 MEM:41330,41330
  a27(r125,l0) costs: LO_REGS:0,0 HI_REGS:264,264 CALLER_SAVE_REGS:264,264 EVEN_REG:264,264 GENERAL_REGS:264,264 VFP_D0_D7_REGS:3960,3960 VFP_LO_REGS:3960,3960 ALL_REGS:3960,3960 MEM:2640,2640
  a28(r124,l0) costs: LO_REGS:0,0 HI_REGS:264,264 CALLER_SAVE_REGS:264,264 EVEN_REG:264,264 GENERAL_REGS:264,264 VFP_D0_D7_REGS:3960,3960 VFP_LO_REGS:3960,3960 ALL_REGS:3960,3960 MEM:2640,2640
  a29(r144,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:53730,53730 VFP_LO_REGS:53730,53730 ALL_REGS:53730,53730 MEM:35820,35820
  a30(r123,l0) costs: LO_REGS:0,0 HI_REGS:264,264 CALLER_SAVE_REGS:264,264 EVEN_REG:264,264 GENERAL_REGS:264,264 VFP_D0_D7_REGS:3960,3960 VFP_LO_REGS:3960,3960 ALL_REGS:3960,3960 MEM:2640,2640
  a31(r122,l0) costs: LO_REGS:0,0 HI_REGS:264,264 CALLER_SAVE_REGS:264,264 EVEN_REG:264,264 GENERAL_REGS:264,264 VFP_D0_D7_REGS:3960,3960 VFP_LO_REGS:3960,3960 ALL_REGS:3960,3960 MEM:2640,2640
  a32(r121,l0) costs: LO_REGS:0,0 HI_REGS:264,264 CALLER_SAVE_REGS:264,264 EVEN_REG:264,264 GENERAL_REGS:264,264 VFP_D0_D7_REGS:3960,3960 VFP_LO_REGS:3960,3960 ALL_REGS:3960,3960 MEM:2640,2640
  a33(r120,l0) costs: LO_REGS:0,0 HI_REGS:264,264 CALLER_SAVE_REGS:264,264 EVEN_REG:264,264 GENERAL_REGS:264,264 VFP_D0_D7_REGS:3960,3960 VFP_LO_REGS:3960,3960 ALL_REGS:3960,3960 MEM:2640,2640
  a34(r166,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:10230,10230 VFP_LO_REGS:10230,10230 ALL_REGS:10230,10230 MEM:6820,6820
  a35(r181,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:10230,10230 VFP_LO_REGS:10230,10230 ALL_REGS:10230,10230 MEM:6820,6820
  a36(r164,l0) costs: GENERAL_REGS:0,0 MEM:6820,6820
  a37(r162,l0) costs: GENERAL_REGS:0,0 MEM:1480,1480
  a38(r160,l0) costs: GENERAL_REGS:0,0 MEM:2240,2240
  a39(r119,l0) costs: LO_REGS:0,0 HI_REGS:660,660 CALLER_SAVE_REGS:660,660 EVEN_REG:660,660 GENERAL_REGS:660,660 VFP_D0_D7_REGS:9900,9900 VFP_LO_REGS:9900,9900 ALL_REGS:9900,9900 MEM:6600,6600
  a40(r118,l0) costs: LO_REGS:0,0 HI_REGS:660,660 CALLER_SAVE_REGS:660,660 EVEN_REG:660,660 GENERAL_REGS:660,660 VFP_D0_D7_REGS:9900,9900 VFP_LO_REGS:9900,9900 ALL_REGS:9900,9900 MEM:6600,6600
  a41(r158,l0) costs: GENERAL_REGS:0,0 MEM:6600,6600
  a42(r157,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:6510,6510 VFP_LO_REGS:6510,6510 ALL_REGS:6510,6510 MEM:4340,4340
  a43(r154,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3360,3360 VFP_LO_REGS:3360,3360 ALL_REGS:3360,3360 MEM:2240,2240
  a44(r151,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:5100,5100 VFP_LO_REGS:5100,5100 ALL_REGS:5100,5100 MEM:3400,3400
  a45(r148,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a46(r180,l0) costs: LO_REGS:2000,2000 HI_REGS:4000,4000 CALLER_SAVE_REGS:4000,4000 EVEN_REG:4000,4000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a47(r179,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 262(l0): point = 0
   Insn 261(l0): point = 2
   Insn 13(l0): point = 5
   Insn 353(l0): point = 8
   Insn 7(l0): point = 10
   Insn 351(l0): point = 13
   Insn 5(l0): point = 15
   Insn 349(l0): point = 18
   Insn 10(l0): point = 20
   Insn 347(l0): point = 23
   Insn 8(l0): point = 25
   Insn 345(l0): point = 28
   Insn 12(l0): point = 30
   Insn 343(l0): point = 33
   Insn 11(l0): point = 35
   Insn 341(l0): point = 38
   Insn 249(l0): point = 40
   Insn 248(l0): point = 42
   Insn 6(l0): point = 44
   Insn 247(l0): point = 46
   Insn 339(l0): point = 49
   Insn 241(l0): point = 51
   Insn 240(l0): point = 53
   Insn 9(l0): point = 55
   Insn 239(l0): point = 57
   Insn 236(l0): point = 60
   Insn 235(l0): point = 62
   Insn 233(l0): point = 65
   Insn 232(l0): point = 67
   Insn 356(l0): point = 69
   Insn 355(l0): point = 71
   Insn 227(l0): point = 73
   Insn 223(l0): point = 76
   Insn 222(l0): point = 78
   Insn 221(l0): point = 80
   Insn 219(l0): point = 83
   Insn 218(l0): point = 85
   Insn 217(l0): point = 87
   Insn 215(l0): point = 90
   Insn 214(l0): point = 92
   Insn 213(l0): point = 94
   Insn 211(l0): point = 97
   Insn 210(l0): point = 99
   Insn 209(l0): point = 101
   Insn 207(l0): point = 104
   Insn 206(l0): point = 106
   Insn 205(l0): point = 108
   Insn 203(l0): point = 111
   Insn 202(l0): point = 113
   Insn 201(l0): point = 115
   Insn 199(l0): point = 118
   Insn 198(l0): point = 120
   Insn 196(l0): point = 123
   Insn 195(l0): point = 125
   Insn 192(l0): point = 127
   Insn 191(l0): point = 129
   Insn 190(l0): point = 131
   Insn 184(l0): point = 133
   Insn 183(l0): point = 135
   Insn 194(l0): point = 137
   Insn 182(l0): point = 139
   Insn 180(l0): point = 141
   Insn 179(l0): point = 143
   Insn 174(l0): point = 145
   Insn 173(l0): point = 147
   Insn 177(l0): point = 149
   Insn 165(l0): point = 151
   Insn 164(l0): point = 153
   Insn 172(l0): point = 155
   Insn 163(l0): point = 157
   Insn 155(l0): point = 160
   Insn 154(l0): point = 162
   Insn 153(l0): point = 164
   Insn 152(l0): point = 166
   Insn 337(l0): point = 169
   Insn 143(l0): point = 171
   Insn 142(l0): point = 173
   Insn 141(l0): point = 175
   Insn 140(l0): point = 177
   Insn 335(l0): point = 180
   Insn 131(l0): point = 182
   Insn 130(l0): point = 184
   Insn 129(l0): point = 186
   Insn 128(l0): point = 188
   Insn 121(l0): point = 191
   Insn 367(l0): point = 193
   Insn 118(l0): point = 195
   Insn 120(l0): point = 197
   Insn 116(l0): point = 199
   Insn 333(l0): point = 202
   Insn 110(l0): point = 204
   Insn 108(l0): point = 206
   Insn 106(l0): point = 209
   Insn 105(l0): point = 211
   Insn 331(l0): point = 214
   Insn 99(l0): point = 216
   Insn 97(l0): point = 218
   Insn 94(l0): point = 221
   Insn 93(l0): point = 223
   Insn 329(l0): point = 226
   Insn 84(l0): point = 228
   Insn 83(l0): point = 230
   Insn 82(l0): point = 232
   Insn 78(l0): point = 234
   Insn 76(l0): point = 236
   Insn 81(l0): point = 238
   Insn 327(l0): point = 241
   Insn 70(l0): point = 244
   Insn 69(l0): point = 246
   Insn 66(l0): point = 248
   Insn 323(l0): point = 251
   Insn 59(l0): point = 254
   Insn 58(l0): point = 256
   Insn 55(l0): point = 258
   Insn 52(l0): point = 261
   Insn 51(l0): point = 263
   Insn 319(l0): point = 266
   Insn 45(l0): point = 269
   Insn 44(l0): point = 271
   Insn 41(l0): point = 273
   Insn 38(l0): point = 276
   Insn 37(l0): point = 278
   Insn 316(l0): point = 281
   Insn 31(l0): point = 284
   Insn 30(l0): point = 286
   Insn 27(l0): point = 288
   Insn 24(l0): point = 291
   Insn 23(l0): point = 293
   Insn 2(l0): point = 295
   Insn 313(l0): point = 297
   Insn 312(l0): point = 299
 a0(r143): [49..55] [38..44] [33..35] [28..30] [23..25] [18..20] [13..15] [8..10] [3..5]
 a1(r114): [226..238] [180..188] [169..177] [52..166] [41..48]
 a2(r142): [41..42]
 a3(r141): [43..46]
 a4(r140): [52..53]
 a5(r139): [54..57]
 a6(r138): [63..71]
 a7(r137): [70..73]
 a8(r176): [79..80]
 a9(r175): [86..87]
 a10(r174): [93..94]
 a11(r173): [100..101]
 a12(r172): [107..108]
 a13(r171): [114..115]
 a14(r170): [126..137]
 a15(r136): [128..129]
 a16(r135): [130..131]
 a17(r134): [134..135]
 a18(r133): [136..139]
 a19(r129): [136..145]
 a20(r132): [142..143]
 a21(r130): [144..149]
 a22(r167): [146..155]
 a23(r168): [146..147]
 a24(r127): [152..153]
 a25(r126): [154..157]
 a26(r145): [284..293] [269..280] [254..265] [244..250] [156..240]
 a27(r125): [161..162]
 a28(r124): [163..164]
 a29(r144): [284..295] [269..280] [254..265] [244..250] [235..240] [189..225] [178..179] [167..168]
 a30(r123): [172..173]
 a31(r122): [174..175]
 a32(r121): [183..184]
 a33(r120): [185..186]
 a34(r166): [192..193]
 a35(r181): [194..197]
 a36(r164): [196..199]
 a37(r162): [205..206]
 a38(r160): [217..218]
 a39(r119): [229..230]
 a40(r118): [231..232]
 a41(r158): [235..236]
 a42(r157): [247..248]
 a43(r154): [257..258]
 a44(r151): [272..273]
 a45(r148): [287..288]
 a46(r180): [294..297]
 a47(r179): [296..299]
Compressing live ranges: from 302 to 98 - 32%
Ranges after the compression:
 a0(r143): [0..21]
 a1(r114): [80..85] [68..71] [62..65] [14..59]
 a2(r142): [14..15]
 a3(r141): [16..17]
 a4(r140): [18..19]
 a5(r139): [20..21]
 a6(r138): [22..23]
 a7(r137): [22..23]
 a8(r176): [24..25]
 a9(r175): [26..27]
 a10(r174): [28..29]
 a11(r173): [30..31]
 a12(r172): [32..33]
 a13(r171): [34..35]
 a14(r170): [36..43]
 a15(r136): [36..37]
 a16(r135): [38..39]
 a17(r134): [40..41]
 a18(r133): [42..43]
 a19(r129): [42..47]
 a20(r132): [44..45]
 a21(r130): [46..49]
 a22(r167): [48..53]
 a23(r168): [48..49]
 a24(r127): [50..51]
 a25(r126): [52..55]
 a26(r145): [54..93]
 a27(r125): [56..57]
 a28(r124): [58..59]
 a29(r144): [84..95] [72..79] [66..67] [60..61]
 a30(r123): [62..63]
 a31(r122): [64..65]
 a32(r121): [68..69]
 a33(r120): [70..71]
 a34(r166): [72..73]
 a35(r181): [74..75]
 a36(r164): [74..75]
 a37(r162): [76..77]
 a38(r160): [78..79]
 a39(r119): [80..81]
 a40(r118): [82..83]
 a41(r158): [84..85]
 a42(r157): [86..87]
 a43(r154): [88..89]
 a44(r151): [90..91]
 a45(r148): [92..93]
 a46(r180): [94..97]
 a47(r179): [96..97]
+++Allocating 384 bytes for conflict table (uncompressed size 384)
;; a0(r143,l0) conflicts: a2(r142,l0) a1(r114,l0) a3(r141,l0) a4(r140,l0) a5(r139,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r143,l0) a2(r142,l0) a3(r141,l0) a4(r140,l0) a5(r139,l0) a6(r138,l0) a7(r137,l0) a8(r176,l0) a9(r175,l0) a10(r174,l0) a11(r173,l0) a12(r172,l0) a13(r171,l0) a15(r136,l0) a14(r170,l0) a16(r135,l0) a17(r134,l0) a18(r133,l0) a19(r129,l0) a20(r132,l0) a21(r130,l0) a23(r168,l0) a22(r167,l0) a24(r127,l0) a25(r126,l0) a26(r145,l0) a27(r125,l0) a28(r124,l0) a29(r144,l0) a30(r123,l0) a31(r122,l0) a32(r121,l0) a33(r120,l0) a39(r119,l0) a40(r118,l0) a41(r158,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r142,l0) conflicts: a0(r143,l0) a1(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r141,l0) conflicts: a0(r143,l0) a1(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r140,l0) conflicts: a0(r143,l0) a1(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r139,l0) conflicts: a0(r143,l0) a1(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r138,l0) conflicts: a1(r114,l0) a7(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r137,l0) conflicts: a1(r114,l0) a6(r138,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r176,l0) conflicts: a1(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r175,l0) conflicts: a1(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r174,l0) conflicts: a1(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r173,l0) conflicts: a1(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r172,l0) conflicts: a1(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r171,l0) conflicts: a1(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r170,l0) conflicts: a1(r114,l0) a15(r136,l0) a16(r135,l0) a17(r134,l0) a18(r133,l0) a19(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r136,l0) conflicts: a1(r114,l0) a14(r170,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r135,l0) conflicts: a1(r114,l0) a14(r170,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r134,l0) conflicts: a1(r114,l0) a14(r170,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r133,l0) conflicts: a1(r114,l0) a14(r170,l0) a19(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r129,l0) conflicts: a1(r114,l0) a14(r170,l0) a18(r133,l0) a20(r132,l0) a21(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r132,l0) conflicts: a1(r114,l0) a19(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r130,l0) conflicts: a1(r114,l0) a19(r129,l0) a23(r168,l0) a22(r167,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r167,l0) conflicts: a1(r114,l0) a21(r130,l0) a23(r168,l0) a24(r127,l0) a25(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r168,l0) conflicts: a1(r114,l0) a21(r130,l0) a22(r167,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r127,l0) conflicts: a1(r114,l0) a22(r167,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r126,l0) conflicts: a1(r114,l0) a22(r167,l0) a26(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r145,l0) conflicts: a1(r114,l0) a25(r126,l0) a27(r125,l0) a28(r124,l0) a29(r144,l0) a30(r123,l0) a31(r122,l0) a32(r121,l0) a33(r120,l0) a34(r166,l0) a35(r181,l0) a36(r164,l0) a37(r162,l0) a38(r160,l0) a39(r119,l0) a40(r118,l0) a41(r158,l0) a42(r157,l0) a43(r154,l0) a44(r151,l0) a45(r148,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r125,l0) conflicts: a1(r114,l0) a26(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a28(r124,l0) conflicts: a1(r114,l0) a26(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a29(r144,l0) conflicts: a1(r114,l0) a26(r145,l0) a34(r166,l0) a35(r181,l0) a36(r164,l0) a37(r162,l0) a38(r160,l0) a41(r158,l0) a42(r157,l0) a43(r154,l0) a44(r151,l0) a45(r148,l0) a46(r180,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a30(r123,l0) conflicts: a1(r114,l0) a26(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a31(r122,l0) conflicts: a1(r114,l0) a26(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a32(r121,l0) conflicts: a1(r114,l0) a26(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a33(r120,l0) conflicts: a1(r114,l0) a26(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a34(r166,l0) conflicts: a26(r145,l0) a29(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a35(r181,l0) conflicts: a26(r145,l0) a29(r144,l0) a36(r164,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a36(r164,l0) conflicts: a26(r145,l0) a29(r144,l0) a35(r181,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a37(r162,l0) conflicts: a26(r145,l0) a29(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a38(r160,l0) conflicts: a26(r145,l0) a29(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a39(r119,l0) conflicts: a1(r114,l0) a26(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a40(r118,l0) conflicts: a1(r114,l0) a26(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a41(r158,l0) conflicts: a1(r114,l0) a26(r145,l0) a29(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a42(r157,l0) conflicts: a26(r145,l0) a29(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a43(r154,l0) conflicts: a26(r145,l0) a29(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a44(r151,l0) conflicts: a26(r145,l0) a29(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a45(r148,l0) conflicts: a26(r145,l0) a29(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a46(r180,l0) conflicts: a29(r144,l0) a47(r179,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a47(r179,l0) conflicts: a46(r180,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1


  cp0:a2(r142)<->a3(r141)@3:shuffle
  cp1:a4(r140)<->a5(r139)@27:shuffle
  cp2:a22(r167)<->a26(r145)@66:shuffle
  cp3:a24(r127)<->a25(r126)@66:shuffle
  cp4:a19(r129)<->a23(r168)@66:shuffle
  cp5:a19(r129)<->a22(r167)@66:shuffle
  cp6:a20(r132)<->a21(r130)@66:shuffle
  cp7:a17(r134)<->a19(r129)@66:shuffle
  cp8:a17(r134)<->a18(r133)@66:shuffle
  cp9:a15(r136)<->a16(r135)@66:shuffle
  cp10:a27(r125)<->a28(r124)@16:shuffle
  cp11:a30(r123)<->a31(r122)@16:shuffle
  cp12:a32(r121)<->a33(r120)@16:shuffle
  cp13:a34(r166)<->a35(r181)@341:move
  cp14:a39(r119)<->a40(r118)@41:shuffle
  cp15:a29(r144)<->a47(r179)@1000:move
  cp16:a26(r145)<->a46(r180)@1000:move
  pref0:a0(r143)<-hr0@2000
  pref1:a47(r179)<-hr0@2000
  pref2:a46(r180)<-hr1@2000
  regions=1, blocks=42, points=98
    allocnos=48 (big 0), copies=17, conflicts=0, ranges=54

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r143 1r114 2r142 3r141 4r140 5r139 6r138 7r137 8r176 9r175 10r174 11r173 12r172 13r171 14r170 15r136 16r135 17r134 18r133 19r129 20r132 21r130 22r167 23r168 24r127 25r126 26r145 27r125 28r124 29r144 30r123 31r122 32r121 33r120 34r166 35r181 36r164 37r162 38r160 39r119 40r118 41r158 42r157 43r154 44r151 45r148 46r180 47r179
    modified regnos: 114 118 119 120 121 122 123 124 125 126 127 129 130 132 133 134 135 136 137 138 139 140 141 142 143 144 145 148 151 154 157 158 160 162 164 166 167 168 170 171 172 173 174 175 176 179 180 181
    border:
    Pressure: GENERAL_REGS=4
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@1052420
          2:( 0 2-12 14)@116000
      Allocno a0r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r142 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r141 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r140 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r139 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r138 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r176 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r175 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r174 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r173 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r172 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r171 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r170 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r135 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r167 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r168 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a25r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a26r145 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a27r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a28r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a29r144 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a30r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a31r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a32r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a33r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a34r166 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a35r181 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a36r164 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a37r162 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a38r160 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a39r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a40r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a41r158 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a42r157 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a43r154 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a44r151 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a45r148 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a46r180 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a47r179 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Forming thread by copy 15:a29r144-a47r179 (freq=1000):
        Result (freq=5582): a29r144(3582) a47r179(2000)
      Forming thread by copy 13:a34r166-a35r181 (freq=341):
        Result (freq=1705): a34r166(1023) a35r181(682)
      Forming thread by copy 2:a22r167-a26r145 (freq=66):
        Result (freq=5189): a22r167(1056) a26r145(4133)
      Forming thread by copy 3:a24r127-a25r126 (freq=66):
        Result (freq=2112): a24r127(1056) a25r126(1056)
      Forming thread by copy 4:a19r129-a23r168 (freq=66):
        Result (freq=2640): a19r129(1584) a23r168(1056)
      Forming thread by copy 6:a20r132-a21r130 (freq=66):
        Result (freq=2112): a20r132(1056) a21r130(1056)
      Forming thread by copy 7:a17r134-a19r129 (freq=66):
        Result (freq=3696): a17r134(1056) a19r129(1584) a23r168(1056)
      Forming thread by copy 9:a15r136-a16r135 (freq=66):
        Result (freq=2112): a15r136(1056) a16r135(1056)
      Forming thread by copy 14:a39r119-a40r118 (freq=41):
        Result (freq=1320): a39r119(660) a40r118(660)
      Forming thread by copy 1:a4r140-a5r139 (freq=27):
        Result (freq=864): a4r140(432) a5r139(432)
      Forming thread by copy 10:a27r125-a28r124 (freq=16):
        Result (freq=528): a27r125(264) a28r124(264)
      Forming thread by copy 11:a30r123-a31r122 (freq=16):
        Result (freq=528): a30r123(264) a31r122(264)
      Forming thread by copy 12:a32r121-a33r120 (freq=16):
        Result (freq=528): a32r121(264) a33r120(264)
      Forming thread by copy 0:a2r142-a3r141 (freq=3):
        Result (freq=120): a2r142(60) a3r141(60)
      Pushing a8(r176,l0)(cost 0)
      Pushing a3(r141,l0)(cost 0)
      Pushing a2(r142,l0)(cost 0)
      Pushing a9(r175,l0)(cost 0)
      Pushing a37(r162,l0)(cost 0)
      Pushing a10(r174,l0)(cost 0)
      Pushing a43(r154,l0)(cost 0)
      Pushing a38(r160,l0)(cost 0)
      Pushing a11(r173,l0)(cost 0)
      Pushing a44(r151,l0)(cost 0)
      Pushing a12(r172,l0)(cost 0)
      Pushing a42(r157,l0)(cost 0)
      Pushing a13(r171,l0)(cost 0)
      Pushing a33(r120,l0)(cost 0)
      Pushing a32(r121,l0)(cost 0)
      Pushing a31(r122,l0)(cost 0)
      Forming thread by copy 16:a26r145-a46r180 (freq=1000):
        Result (freq=7189): a22r167(1056) a46r180(2000) a26r145(4133)
        Making a26(r145,l0) colorable
      Pushing a30(r123,l0)(cost 0)
      Pushing a28(r124,l0)(cost 0)
      Pushing a27(r125,l0)(cost 0)
      Pushing a41(r158,l0)(cost 0)
      Pushing a36(r164,l0)(cost 0)
      Pushing a5(r139,l0)(cost 0)
      Pushing a4(r140,l0)(cost 0)
      Pushing a7(r137,l0)(cost 0)
      Pushing a45(r148,l0)(cost 0)
      Pushing a18(r133,l0)(cost 0)
      Pushing a14(r170,l0)(cost 0)
      Pushing a40(r118,l0)(cost 0)
      Pushing a39(r119,l0)(cost 0)
      Pushing a35(r181,l0)(cost 0)
      Pushing a34(r166,l0)(cost 0)
      Pushing a46(r180,l0)(cost 0)
      Pushing a0(r143,l0)(cost 0)
        Making a1(r114,l0) colorable
      Pushing a25(r126,l0)(cost 0)
      Pushing a24(r127,l0)(cost 0)
      Pushing a21(r130,l0)(cost 0)
      Pushing a20(r132,l0)(cost 0)
      Pushing a16(r135,l0)(cost 0)
      Pushing a15(r136,l0)(cost 0)
      Pushing a6(r138,l0)(cost 0)
      Pushing a23(r168,l0)(cost 0)
      Pushing a17(r134,l0)(cost 0)
      Pushing a19(r129,l0)(cost 0)
      Pushing a22(r167,l0)(cost 0)
      Pushing a47(r179,l0)(cost 0)
      Pushing a29(r144,l0)(cost 0)
      Pushing a26(r145,l0)(cost 39330)
      Pushing a1(r114,l0)(cost 90460)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a26(r145,l0)  -- assign reg 1
      Popping a29(r144,l0)  -- assign reg 0
      Popping a47(r179,l0)  -- assign reg 0
      Popping a22(r167,l0)  -- assign reg 1
      Popping a19(r129,l0)  -- assign reg 1
      Popping a17(r134,l0)  -- assign reg 1
      Popping a23(r168,l0)  -- assign reg 2
      Popping a6(r138,l0)  -- assign reg 2
      Popping a15(r136,l0)  -- assign reg 2
      Popping a16(r135,l0)  -- assign reg 2
      Popping a20(r132,l0)  -- assign reg 2
      Popping a21(r130,l0)  -- assign reg 0
      Popping a24(r127,l0)  -- assign reg 2
      Popping a25(r126,l0)  -- assign reg 2
      Popping a0(r143,l0)  -- assign reg 0
      Popping a46(r180,l0)  -- assign reg 1
      Popping a34(r166,l0)  -- assign reg 3
      Popping a35(r181,l0)  -- assign reg 3
      Popping a39(r119,l0)  -- assign reg 2
      Popping a40(r118,l0)  -- assign reg 2
      Popping a14(r170,l0)  -- assign reg 0
      Popping a18(r133,l0)  -- assign reg 2
      Popping a45(r148,l0)  -- assign reg 3
      Popping a7(r137,l0)  -- assign reg 1
      Popping a4(r140,l0)  -- assign reg 2
      Popping a5(r139,l0)  -- assign reg 2
      Popping a36(r164,l0)  -- assign reg 2
      Popping a41(r158,l0)  -- assign reg 2
      Popping a27(r125,l0)  -- assign reg 2
      Popping a28(r124,l0)  -- assign reg 2
      Popping a30(r123,l0)  -- assign reg 2
      Popping a31(r122,l0)  -- assign reg 2
      Popping a32(r121,l0)  -- assign reg 2
      Popping a33(r120,l0)  -- assign reg 2
      Popping a13(r171,l0)  -- assign reg 2
      Popping a42(r157,l0)  -- assign reg 3
      Popping a12(r172,l0)  -- assign reg 2
      Popping a44(r151,l0)  -- assign reg 3
      Popping a11(r173,l0)  -- assign reg 2
      Popping a38(r160,l0)  -- assign reg 3
      Popping a43(r154,l0)  -- assign reg 3
      Popping a10(r174,l0)  -- assign reg 2
      Popping a37(r162,l0)  -- assign reg 3
      Popping a9(r175,l0)  -- assign reg 2
      Popping a2(r142,l0)  -- assign reg 2
      Popping a3(r141,l0)  -- assign reg 2
      Popping a8(r176,l0)  -- assign reg 2
Assigning 0 to a20r132
Disposition:
    1:r114 l0     3   40:r118 l0     2   39:r119 l0     2   33:r120 l0     2
   32:r121 l0     2   31:r122 l0     2   30:r123 l0     2   28:r124 l0     2
   27:r125 l0     2   25:r126 l0     2   24:r127 l0     2   19:r129 l0     1
   21:r130 l0     0   20:r132 l0     0   18:r133 l0     2   17:r134 l0     1
   16:r135 l0     2   15:r136 l0     2    7:r137 l0     1    6:r138 l0     2
    5:r139 l0     2    4:r140 l0     2    3:r141 l0     2    2:r142 l0     2
    0:r143 l0     0   29:r144 l0     0   26:r145 l0     1   45:r148 l0     3
   44:r151 l0     3   43:r154 l0     3   42:r157 l0     3   41:r158 l0     2
   38:r160 l0     3   37:r162 l0     3   36:r164 l0     2   34:r166 l0     3
   22:r167 l0     1   23:r168 l0     2   14:r170 l0     0   13:r171 l0     2
   12:r172 l0     2   11:r173 l0     2   10:r174 l0     2    9:r175 l0     2
    8:r176 l0     2   47:r179 l0     0   46:r180 l0     1   35:r181 l0     3
New iteration of spill/restore move
+++Costs: overall -56000, reg -56000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_PWMN_Start_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,4u} r1={1d,1u} r2={1d} r3={1d} r7={1d,41u} r13={1d,41u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={20d,18u} r102={1d,41u} r103={1d,40u} r114={4d,29u,7e} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r129={1d,3u} r130={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={2d,4u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={9d,1u} r144={1d,12u} r145={1d,8u} r148={1d,1u} r151={1d,1u} r154={1d,1u} r157={1d,1u} r158={1d,1u} r160={1d,1u} r162={1d,1u} r164={1d,1u} r166={1d,2u} r167={1d,1u,1e} r168={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r179={1d,1u} r180={1d,2u} r181={1d,1u} 
;;    total ref usage 401{106d,287u,8e} in 188{188 regular + 0 call} insns.
(note 1 0 14 NOTE_INSN_DELETED)
(note 14 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 14 4 2 NOTE_INSN_DELETED)
(note 4 3 292 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 292 4 16 2 (var_location:SI D#21 (reg:SI 0 r0 [ htim ])) -1
     (nil))
(debug_insn 16 292 312 2 (var_location:SI htim (debug_expr:SI D#21)) -1
     (nil))
(insn 312 16 313 2 (set (reg:SI 179)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1260:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 313 312 17 2 (set (reg:SI 180)
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1260:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(debug_insn 17 313 18 2 (var_location:SI Channel (reg:SI 180)) -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":731:3 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":731:21 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":732:3 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":735:3 -1
     (nil))
(debug_insn 22 21 2 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:3 -1
     (nil))
(insn 2 22 23 2 (set (reg/v/f:SI 144 [ htim ])
        (reg:SI 179)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1260:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 179)
        (nil)))
(insn 23 2 24 2 (set (reg/v:SI 145 [ Channel ])
        (reg:SI 180)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 180)
        (nil)))
(jump_insn 24 23 25 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 145 [ Channel ])
                        (const_int 0 [0]))
                    (label_ref 35)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 35)
(note 25 24 29 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 29 25 27 3 NOTE_INSN_DELETED)
(insn 27 29 30 3 (set (reg:SI 148 [ htim_2(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                    (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 30 27 31 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 148 [ htim_2(D)->ChannelNState[0] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 148 [ htim_2(D)->ChannelNState[0] ])
        (nil)))
(jump_insn 31 30 315 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 314)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 314)
(note 315 31 316 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 316 315 317 4 (set (pc)
        (label_ref 267)) 284 {*arm_jump}
     (nil)
 -> 267)
(barrier 317 316 35)
(code_label 35 317 36 5 311 (nil) [1 uses])
(note 36 35 37 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 37 36 38 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 38 37 39 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 49)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 49)
(note 39 38 43 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 43 39 41 6 NOTE_INSN_DELETED)
(insn 41 43 44 6 (set (reg:SI 151 [ htim_2(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                    (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 44 41 45 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 151 [ htim_2(D)->ChannelNState[1] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 151 [ htim_2(D)->ChannelNState[1] ])
        (nil)))
(jump_insn 45 44 318 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 95)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 95)
(note 318 45 319 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(jump_insn 319 318 320 7 (set (pc)
        (label_ref 271)) 284 {*arm_jump}
     (nil)
 -> 271)
(barrier 320 319 49)
(code_label 49 320 50 8 314 (nil) [1 uses])
(note 50 49 51 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 51 50 52 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 52 51 53 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 63)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 63)
(note 53 52 57 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 57 53 55 9 NOTE_INSN_DELETED)
(insn 55 57 58 9 (set (reg:SI 154 [ htim_2(D)->ChannelNState[2] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                    (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 58 55 59 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 154 [ htim_2(D)->ChannelNState[2] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 154 [ htim_2(D)->ChannelNState[2] ])
        (nil)))
(jump_insn 59 58 322 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 321)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 321)
(note 322 59 323 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(jump_insn 323 322 324 10 (set (pc)
        (label_ref 275)) 284 {*arm_jump}
     (nil)
 -> 275)
(barrier 324 323 63)
(code_label 63 324 64 11 316 (nil) [1 uses])
(note 64 63 68 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 68 64 66 11 NOTE_INSN_DELETED)
(insn 66 68 69 11 (set (reg:SI 157 [ htim_2(D)->ChannelNState[3] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                    (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 69 66 70 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 157 [ htim_2(D)->ChannelNState[3] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 157 [ htim_2(D)->ChannelNState[3] ])
        (nil)))
(jump_insn 70 69 326 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 325)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 325)
(note 326 70 327 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(jump_insn 327 326 328 12 (set (pc)
        (label_ref 279)) 284 {*arm_jump}
     (nil)
 -> 279)
(barrier 328 327 314)
(code_label 314 328 75 13 337 (nil) [1 uses])
(note 75 314 81 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 81 75 76 13 (set (reg/f:SI 114 [ prephitmp_7 ])
        (mem/f:SI (reg/v/f:SI 144 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 76 81 78 13 (set (reg:SI 158)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 78 76 79 13 (set (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 158) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 158)
        (expr_list:REG_DEAD (reg/v/f:SI 144 [ htim ])
            (nil))))
(debug_insn 79 78 80 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 -1
     (nil))
(debug_insn 80 79 82 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 -1
     (nil))
(insn 82 80 83 13 (set (reg:SI 118 [ _16 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 12 [0xc])) [1 _15->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 82 84 13 (set (reg:SI 119 [ _17 ])
        (ior:SI (reg:SI 118 [ _16 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _16 ])
        (nil)))
(insn 84 83 85 13 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 12 [0xc])) [1 _15->DIER+0 S4 A32])
        (reg:SI 119 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _17 ])
        (nil)))
(debug_insn 85 84 86 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":752:7 -1
     (nil))
(debug_insn 86 85 87 13 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 87 86 329 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":782:3 -1
     (nil))
(jump_insn 329 87 330 13 (set (pc)
        (label_ref 159)) 284 {*arm_jump}
     (nil)
 -> 159)
(barrier 330 329 325)
(code_label 325 330 91 14 339 (nil) [1 uses])
(note 91 325 92 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 92 91 93 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 -1
     (nil))
(insn 93 92 94 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 94 93 95 14 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 103)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 103)
(code_label 95 94 96 15 315 (nil) [1 uses])
(note 96 95 97 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 99 15 (set (reg:SI 160)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 99 97 100 15 (set (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 160) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(debug_insn 100 99 331 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 -1
     (nil))
(jump_insn 331 100 332 15 (set (pc)
        (label_ref 125)) 284 {*arm_jump}
     (nil)
 -> 125)
(barrier 332 331 103)
(code_label 103 332 104 16 319 (nil) [1 uses])
(note 104 103 105 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 105 104 106 16 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 106 105 321 16 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 114)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 114)
(code_label 321 106 107 17 338 (nil) [1 uses])
(note 107 321 108 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 108 107 110 17 (set (reg:SI 162)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 110 108 111 17 (set (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 162) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 162)
        (nil)))
(debug_insn 111 110 333 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 -1
     (nil))
(jump_insn 333 111 334 17 (set (pc)
        (label_ref 137)) 284 {*arm_jump}
     (nil)
 -> 137)
(barrier 334 333 114)
(code_label 114 334 115 18 321 (nil) [1 uses])
(note 115 114 116 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 116 115 120 18 (set (reg:SI 164)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 120 116 118 18 (set (reg:SI 181 [166])
        (plus:SI (reg/v:SI 145 [ Channel ])
            (const_int -4 [0xfffffffffffffffc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 7 {*arm_addsi3}
     (nil))
(insn 118 120 119 18 (set (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 164) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 164)
        (nil)))
(debug_insn 119 118 367 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 -1
     (nil))
(insn 367 119 121 18 (set (reg:SI 166)
        (reg:SI 181 [166])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 181 [166])
        (nil)))
(jump_insn 121 367 122 18 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 166)
                        (const_int 8 [0x8]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg:SI 166)
                                (const_int 4 [0x4]))
                            (label_ref:SI 122)) [0  S4 A32])
                    (label_ref:SI 283)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 122))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_DEAD (reg:SI 166)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (insn_list:REG_LABEL_TARGET 283 (insn_list:REG_LABEL_TARGET 250 (nil)))))
 -> 122)
(code_label 122 121 123 324 (nil) [2 uses])
(jump_table_data 123 122 124 (addr_diff_vec:SI (label_ref:SI 122)
         [
            (label_ref:SI 125)
            (label_ref:SI 283)
            (label_ref:SI 283)
            (label_ref:SI 283)
            (label_ref:SI 137)
            (label_ref:SI 283)
            (label_ref:SI 283)
            (label_ref:SI 283)
            (label_ref:SI 149)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 124 123 125)
(code_label 125 124 126 19 320 (nil) [2 uses])
(note 126 125 127 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 127 126 128 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 -1
     (nil))
(insn 128 127 129 19 (set (reg/f:SI 114 [ prephitmp_7 ])
        (mem/f:SI (reg/v/f:SI 144 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 144 [ htim ])
        (nil)))
(insn 129 128 130 19 (set (reg:SI 120 [ _19 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 12 [0xc])) [1 _18->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 130 129 131 19 (set (reg:SI 121 [ _20 ])
        (ior:SI (reg:SI 120 [ _19 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _19 ])
        (nil)))
(insn 131 130 132 19 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 12 [0xc])) [1 _18->DIER+0 S4 A32])
        (reg:SI 121 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _20 ])
        (nil)))
(debug_insn 132 131 133 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":759:7 -1
     (nil))
(debug_insn 133 132 134 19 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 134 133 335 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":782:3 -1
     (nil))
(jump_insn 335 134 336 19 (set (pc)
        (label_ref 159)) 284 {*arm_jump}
     (nil)
 -> 159)
(barrier 336 335 137)
(code_label 137 336 138 20 322 (nil) [2 uses])
(note 138 137 139 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 139 138 140 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 -1
     (nil))
(insn 140 139 141 20 (set (reg/f:SI 114 [ prephitmp_7 ])
        (mem/f:SI (reg/v/f:SI 144 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 144 [ htim ])
        (nil)))
(insn 141 140 142 20 (set (reg:SI 122 [ _22 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 12 [0xc])) [1 _21->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 142 141 143 20 (set (reg:SI 123 [ _23 ])
        (ior:SI (reg:SI 122 [ _22 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _22 ])
        (nil)))
(insn 143 142 144 20 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 12 [0xc])) [1 _21->DIER+0 S4 A32])
        (reg:SI 123 [ _23 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ _23 ])
        (nil)))
(debug_insn 144 143 145 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":766:7 -1
     (nil))
(debug_insn 145 144 146 20 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 146 145 337 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":782:3 -1
     (nil))
(jump_insn 337 146 338 20 (set (pc)
        (label_ref 159)) 284 {*arm_jump}
     (nil)
 -> 159)
(barrier 338 337 149)
(code_label 149 338 150 21 323 (nil) [1 uses])
(note 150 149 151 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 151 150 152 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 -1
     (nil))
(insn 152 151 153 21 (set (reg/f:SI 114 [ prephitmp_7 ])
        (mem/f:SI (reg/v/f:SI 144 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 144 [ htim ])
        (nil)))
(insn 153 152 154 21 (set (reg:SI 124 [ _25 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 12 [0xc])) [1 _24->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 154 153 155 21 (set (reg:SI 125 [ _26 ])
        (ior:SI (reg:SI 124 [ _25 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ _25 ])
        (nil)))
(insn 155 154 156 21 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 12 [0xc])) [1 _24->DIER+0 S4 A32])
        (reg:SI 125 [ _26 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _26 ])
        (nil)))
(debug_insn 156 155 157 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":774:7 -1
     (nil))
(debug_insn 157 156 158 21 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 158 157 159 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":782:3 -1
     (nil))
(code_label 159 158 160 22 318 (nil) [3 uses])
(note 160 159 178 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(note 178 160 161 22 NOTE_INSN_DELETED)
(debug_insn 161 178 162 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 -1
     (nil))
(debug_insn 162 161 163 22 (var_location:SI D#20 (mem/f:SI (debug_expr:SI D#21) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 -1
     (nil))
(insn 163 162 366 22 (set (reg:SI 126 [ _28 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 12 [0xc])) [1 prephitmp_7->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 366 163 172 22 (var_location:SI D#22 (reg/v:SI 145 [ Channel ])) -1
     (nil))
(insn 172 366 164 22 (set (reg:SI 167)
        (and:SI (reg/v:SI 145 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 145 [ Channel ])
        (nil)))
(insn 164 172 165 22 (set (reg:SI 127 [ _29 ])
        (ior:SI (reg:SI 126 [ _28 ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _28 ])
        (nil)))
(insn 165 164 166 22 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 12 [0xc])) [1 prephitmp_7->DIER+0 S4 A32])
        (reg:SI 127 [ _29 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _29 ])
        (nil)))
(debug_insn 166 165 167 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 167 166 168 22 (var_location:SI TIMx (debug_expr:SI D#20)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 168 167 169 22 (var_location:SI Channel (debug_expr:SI D#22)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 169 168 170 22 (var_location:SI ChannelNState (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 170 169 171 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 171 170 177 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(insn 177 171 173 22 (set (reg:SI 130 [ _32 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 32 [0x20])) [1 prephitmp_7->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 173 177 174 22 (set (reg:SI 168)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 174 173 175 22 (set (reg/v:SI 129 [ tmp ])
        (ashift:SI (reg:SI 168)
            (reg:SI 167))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 168)
        (expr_list:REG_DEAD (reg:SI 167)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 167))
                (nil)))))
(debug_insn 175 174 176 22 (var_location:SI tmp (reg/v:SI 129 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 176 175 179 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 179 176 180 22 (set (reg:SI 132 [ _34 ])
        (and:SI (not:SI (reg/v:SI 129 [ tmp ]))
            (reg:SI 130 [ _32 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 130 [ _32 ])
        (nil)))
(insn 180 179 181 22 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 32 [0x20])) [1 prephitmp_7->CCER+0 S4 A32])
        (reg:SI 132 [ _34 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _34 ])
        (nil)))
(debug_insn 181 180 182 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 182 181 194 22 (set (reg:SI 133 [ _35 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 32 [0x20])) [1 prephitmp_7->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 194 182 183 22 (set (reg:SI 170)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073818624 [0x40012c00])
        (nil)))
(insn 183 194 184 22 (set (reg:SI 134 [ _36 ])
        (ior:SI (reg/v:SI 129 [ tmp ])
            (reg:SI 133 [ _35 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ _35 ])
        (expr_list:REG_DEAD (reg/v:SI 129 [ tmp ])
            (nil))))
(insn 184 183 185 22 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 32 [0x20])) [1 prephitmp_7->CCER+0 S4 A32])
        (reg:SI 134 [ _36 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134 [ _36 ])
        (nil)))
(debug_insn 185 184 186 22 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 186 185 187 22 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 187 186 188 22 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 188 187 189 22 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 189 188 190 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":791:5 -1
     (nil))
(insn 190 189 191 22 (set (reg:SI 135 [ _37 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 68 [0x44])) [1 prephitmp_7->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":791:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 191 190 192 22 (set (reg:SI 136 [ _38 ])
        (ior:SI (reg:SI 135 [ _37 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":791:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ _37 ])
        (nil)))
(insn 192 191 193 22 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 68 [0x44])) [1 prephitmp_7->BDTR+0 S4 A32])
        (reg:SI 136 [ _38 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":791:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136 [ _38 ])
        (nil)))
(debug_insn 193 192 195 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:5 -1
     (nil))
(insn 195 193 196 22 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
            (reg:SI 170))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 170)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 196 195 197 22 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 224)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 224)
(note 197 196 198 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 198 197 199 23 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 199 198 200 23 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 224)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 224)
(note 200 199 201 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 201 200 202 24 (set (reg:SI 171)
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073742848 [0x40000400])
        (nil)))
(insn 202 201 203 24 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
            (reg:SI 171))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 171)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 1073742848 [0x40000400]))
            (nil))))
(jump_insn 203 202 204 24 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 224)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 224)
(note 204 203 205 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 205 204 206 25 (set (reg:SI 172)
        (const_int 1073743872 [0x40000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073743872 [0x40000800])
        (nil)))
(insn 206 205 207 25 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
            (reg:SI 172))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 172)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 1073743872 [0x40000800]))
            (nil))))
(jump_insn 207 206 208 25 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 224)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 224)
(note 208 207 209 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 209 208 210 26 (set (reg:SI 173)
        (const_int 1073744896 [0x40000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 210 209 211 26 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
            (reg:SI 173))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 173)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 1073744896 [0x40000c00]))
            (nil))))
(jump_insn 211 210 212 26 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 224)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 224)
(note 212 211 213 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 213 212 214 27 (set (reg:SI 174)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073820672 [0x40013400])
        (nil)))
(insn 214 213 215 27 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
            (reg:SI 174))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 174)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 215 214 216 27 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 224)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 224)
(note 216 215 217 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 217 216 218 28 (set (reg:SI 175)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073823744 [0x40014000])
        (nil)))
(insn 218 217 219 28 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
            (reg:SI 175))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 175)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 219 218 220 28 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 224)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 224)
(note 220 219 221 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 221 220 222 29 (set (reg:SI 176)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073827840 [0x40015000])
        (nil)))
(insn 222 221 223 29 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
            (reg:SI 176))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 176)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 223 222 224 29 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 244)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 244)
(code_label 224 223 225 30 325 (nil) [7 uses])
(note 225 224 228 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(note 228 225 226 30 NOTE_INSN_DELETED)
(debug_insn 226 228 227 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:7 -1
     (nil))
(insn 227 226 355 30 (set (reg:SI 137 [ _39 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 8 [0x8])) [1 prephitmp_7->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 355 227 356 30 (set (reg/v:SI 138 [ tmpsmcr ])
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 65543 [0x10007])
        (nil)))
(insn 356 355 230 30 (set (reg/v:SI 138 [ tmpsmcr ])
        (and:SI (reg:SI 137 [ _39 ])
            (reg/v:SI 138 [ tmpsmcr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ _39 ])
        (nil)))
(debug_insn 230 356 231 30 (var_location:SI tmpsmcr (reg/v:SI 138 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:15 -1
     (nil))
(debug_insn 231 230 232 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:7 -1
     (nil))
(insn 232 231 233 30 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 138 [ tmpsmcr ])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 233 232 234 30 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 287)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 287)
(note 234 233 235 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 235 234 236 31 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 138 [ tmpsmcr ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 138 [ tmpsmcr ])
        (nil)))
(jump_insn 236 235 237 31 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 291)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 291)
(note 237 236 238 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 238 237 239 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":799:9 -1
     (nil))
(insn 239 238 9 32 (set (reg:SI 139 [ _41 ])
        (mem/v:SI (reg/f:SI 114 [ prephitmp_7 ]) [1 prephitmp_7->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":799:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 239 240 32 (set (reg:SI 143 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":799:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 240 9 241 32 (set (reg:SI 140 [ _42 ])
        (ior:SI (reg:SI 139 [ _41 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":799:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ _41 ])
        (nil)))
(insn 241 240 339 32 (set (mem/v:SI (reg/f:SI 114 [ prephitmp_7 ]) [1 prephitmp_7->CR1+0 S4 A32])
        (reg:SI 140 [ _42 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":799:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140 [ _42 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ prephitmp_7 ])
            (nil))))
(jump_insn 339 241 340 32 (set (pc)
        (label_ref 250)) 284 {*arm_jump}
     (nil)
 -> 250)
(barrier 340 339 244)
(code_label 244 340 245 33 326 (nil) [1 uses])
(note 245 244 246 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(debug_insn 246 245 247 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 -1
     (nil))
(insn 247 246 6 33 (set (reg:SI 141 [ _43 ])
        (mem/v:SI (reg/f:SI 114 [ prephitmp_7 ]) [1 prephitmp_7->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 247 248 33 (set (reg:SI 143 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 248 6 249 33 (set (reg:SI 142 [ _44 ])
        (ior:SI (reg:SI 141 [ _43 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ _43 ])
        (nil)))
(insn 249 248 341 33 (set (mem/v:SI (reg/f:SI 114 [ prephitmp_7 ]) [1 prephitmp_7->CR1+0 S4 A32])
        (reg:SI 142 [ _44 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142 [ _44 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ prephitmp_7 ])
            (nil))))
(jump_insn 341 249 342 33 (set (pc)
        (label_ref 250)) 284 {*arm_jump}
     (nil)
 -> 250)
(barrier 342 341 267)
(code_label 267 342 266 34 327 (nil) [1 uses])
(note 266 267 11 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 11 266 343 34 (set (reg:SI 143 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":740:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 343 11 344 34 (set (pc)
        (label_ref 250)) 284 {*arm_jump}
     (nil)
 -> 250)
(barrier 344 343 271)
(code_label 271 344 270 35 328 (nil) [1 uses])
(note 270 271 12 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 12 270 345 35 (set (reg:SI 143 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":740:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 345 12 346 35 (set (pc)
        (label_ref 250)) 284 {*arm_jump}
     (nil)
 -> 250)
(barrier 346 345 275)
(code_label 275 346 274 36 329 (nil) [1 uses])
(note 274 275 8 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 8 274 347 36 (set (reg:SI 143 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":740:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 347 8 348 36 (set (pc)
        (label_ref 250)) 284 {*arm_jump}
     (nil)
 -> 250)
(barrier 348 347 279)
(code_label 279 348 278 37 330 (nil) [1 uses])
(note 278 279 10 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 10 278 349 37 (set (reg:SI 143 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":740:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 349 10 350 37 (set (pc)
        (label_ref 250)) 284 {*arm_jump}
     (nil)
 -> 250)
(barrier 350 349 283)
(code_label 283 350 282 38 331 (nil) [7 uses])
(note 282 283 5 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 5 282 351 38 (set (reg:SI 143 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 351 5 352 38 (set (pc)
        (label_ref 250)) 284 {*arm_jump}
     (nil)
 -> 250)
(barrier 352 351 287)
(code_label 287 352 286 39 332 (nil) [1 uses])
(note 286 287 7 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 7 286 353 39 (set (reg:SI 143 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:10 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 353 7 354 39 (set (pc)
        (label_ref 250)) 284 {*arm_jump}
     (nil)
 -> 250)
(barrier 354 353 291)
(code_label 291 354 290 40 333 (nil) [1 uses])
(note 290 291 13 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 13 290 250 40 (set (reg:SI 143 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:11 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 250 13 251 41 312 (nil) [8 uses])
(note 251 250 252 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(debug_insn 252 251 253 41 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 253 252 254 41 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 254 253 255 41 (var_location:SI Channel (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 255 254 256 41 (var_location:SI tmpsmcr (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 256 255 261 41 (var_location:SI tmp (clobber (const_int 0 [0]))) -1
     (nil))
(insn 261 256 262 41 (set (reg/i:SI 0 r0)
        (reg:SI 143 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1260:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143 [ <retval> ])
        (nil)))
(insn 262 261 365 41 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1260:19 -1
     (nil))
(note 365 262 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_PWMN_Stop_IT (HAL_TIMEx_PWMN_Stop_IT, funcdef_no=423, decl_uid=9493, cgraph_uid=352, symbol_order=351)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
;; 2 succs { 22 3 4 5 6 }
;; 3 succs { 7 }
;; 4 succs { 7 }
;; 5 succs { 7 }
;; 6 succs { 7 }
;; 7 succs { 8 9 }
;; 8 succs { 9 }
;; 9 succs { 10 12 }
;; 10 succs { 11 12 }
;; 11 succs { 12 }
;; 12 succs { 13 15 }
;; 13 succs { 14 15 }
;; 14 succs { 15 }
;; 15 succs { 16 17 }
;; 16 succs { 23 }
;; 17 succs { 18 19 }
;; 18 succs { 23 }
;; 19 succs { 20 21 }
;; 20 succs { 23 }
;; 21 succs { 23 }
;; 22 succs { 23 }
;; 23 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 171: local to bb 2 def dominates all uses has unique first use
Reg 170: local to bb 2 def dominates all uses has unique first use
Reg 146: def dominates all uses has unique first use
Reg 145 uninteresting (no unique first use)
Reg 114 uninteresting
Reg 115 uninteresting
Reg 116 uninteresting
Reg 117 uninteresting
Reg 118 uninteresting
Reg 119 uninteresting
Reg 120 uninteresting
Reg 121 uninteresting
Reg 124: local to bb 7 def dominates all uses has unique first use
Reg 149 uninteresting
Reg 148 uninteresting
Reg 126 uninteresting
Reg 127 uninteresting
Reg 128: local to bb 7 def dominates all uses has unique first use
Reg 151 uninteresting
Reg 130 uninteresting
Reg 131 uninteresting
Reg 132: local to bb 9 def dominates all uses has unique first use
Reg 153 uninteresting
Reg 134: local to bb 10 def dominates all uses has unique first use
Reg 155 uninteresting
Reg 136 uninteresting
Reg 137 uninteresting
Reg 138: local to bb 12 def dominates all uses has unique first use
Reg 157 uninteresting
Reg 140: local to bb 13 def dominates all uses has unique first use
Reg 159 uninteresting
Reg 142 uninteresting
Reg 143 uninteresting
Reg 161 uninteresting
Reg 163 uninteresting
Reg 165 uninteresting
Reg 167 uninteresting
Found def insn 80 for 124 to be not moveable
Found def insn 95 for 128 to be not moveable
Found def insn 111 for 132 to be not moveable
Found def insn 118 for 134 to be not moveable
Found def insn 133 for 138 to be not moveable
Found def insn 140 for 140 to be not moveable
Reg 146 not local to one basic block
Found def insn 207 for 170 to be not moveable
Found def insn 208 for 171 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
;; 2 succs { 22 3 4 5 6 }
;; 3 succs { 7 }
;; 4 succs { 7 }
;; 5 succs { 7 }
;; 6 succs { 7 }
;; 7 succs { 8 9 }
;; 8 succs { 9 }
;; 9 succs { 10 12 }
;; 10 succs { 11 12 }
;; 11 succs { 12 }
;; 12 succs { 13 15 }
;; 13 succs { 14 15 }
;; 14 succs { 15 }
;; 15 succs { 16 17 }
;; 16 succs { 23 }
;; 17 succs { 18 19 }
;; 18 succs { 23 }
;; 19 succs { 20 21 }
;; 20 succs { 23 }
;; 21 succs { 23 }
;; 22 succs { 23 }
;; 23 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 149: (insn_list:REG_DEP_TRUE 82 (nil))
init_insns for 151: (insn_list:REG_DEP_TRUE 98 (nil))
init_insns for 153: (insn_list:REG_DEP_TRUE 112 (nil))
init_insns for 155: (insn_list:REG_DEP_TRUE 119 (nil))
init_insns for 157: (insn_list:REG_DEP_TRUE 134 (nil))
init_insns for 159: (insn_list:REG_DEP_TRUE 141 (nil))
init_insns for 161: (insn_list:REG_DEP_TRUE 157 (nil))
init_insns for 163: (insn_list:REG_DEP_TRUE 167 (nil))
init_insns for 165: (insn_list:REG_DEP_TRUE 177 (nil))
init_insns for 167: (insn_list:REG_DEP_TRUE 184 (nil))

Pass 1 for finding pseudo/allocno costs

    r171: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r170: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r163: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r144,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:49920,49920 VFP_LO_REGS:49920,49920 ALL_REGS:34920,34920 MEM:33280,33280
  a1(r145,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:38985,38985 VFP_LO_REGS:38985,38985 ALL_REGS:38985,38985 MEM:25990,25990
  a2(r167,l0) costs: GENERAL_REGS:0,0 MEM:3480,3480
  a3(r165,l0) costs: GENERAL_REGS:0,0 MEM:1780,1780
  a4(r146,l0) costs: LO_REGS:0,0 HI_REGS:1600,1600 CALLER_SAVE_REGS:1600,1600 EVEN_REG:1600,1600 GENERAL_REGS:1600,1600 VFP_D0_D7_REGS:69960,69960 VFP_LO_REGS:69960,69960 ALL_REGS:69960,69960 MEM:46640,46640
  a5(r163,l0) costs: GENERAL_REGS:0,0 MEM:2720,2720
  a6(r161,l0) costs: GENERAL_REGS:0,0 MEM:8000,8000
  a7(r113,l0) costs: LO_REGS:0,0 HI_REGS:1600,1600 CALLER_SAVE_REGS:1600,1600 EVEN_REG:1600,1600 GENERAL_REGS:1600,1600 VFP_D0_D7_REGS:156000,156000 VFP_LO_REGS:156000,156000 ALL_REGS:156000,156000 MEM:104000,104000
  a8(r143,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a9(r142,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a10(r159,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:12000,12000 VFP_LO_REGS:12000,12000 ALL_REGS:12000,12000 MEM:8000,8000
  a11(r140,l0) costs: LO_REGS:0,0 HI_REGS:800,800 CALLER_SAVE_REGS:800,800 EVEN_REG:800,800 GENERAL_REGS:800,800 VFP_D0_D7_REGS:12000,12000 VFP_LO_REGS:12000,12000 ALL_REGS:12000,12000 MEM:8000,8000
  a12(r157,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a13(r138,l0) costs: LO_REGS:0,0 HI_REGS:1600,1600 CALLER_SAVE_REGS:1600,1600 EVEN_REG:1600,1600 GENERAL_REGS:1600,1600 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a14(r137,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a15(r136,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a16(r155,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:12000,12000 VFP_LO_REGS:12000,12000 ALL_REGS:12000,12000 MEM:8000,8000
  a17(r134,l0) costs: LO_REGS:0,0 HI_REGS:800,800 CALLER_SAVE_REGS:800,800 EVEN_REG:800,800 GENERAL_REGS:800,800 VFP_D0_D7_REGS:12000,12000 VFP_LO_REGS:12000,12000 ALL_REGS:12000,12000 MEM:8000,8000
  a18(r153,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a19(r132,l0) costs: LO_REGS:0,0 HI_REGS:1600,1600 CALLER_SAVE_REGS:1600,1600 EVEN_REG:1600,1600 GENERAL_REGS:1600,1600 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a20(r131,l0) costs: LO_REGS:0,0 HI_REGS:800,800 CALLER_SAVE_REGS:800,800 EVEN_REG:800,800 GENERAL_REGS:800,800 VFP_D0_D7_REGS:12000,12000 VFP_LO_REGS:12000,12000 ALL_REGS:12000,12000 MEM:8000,8000
  a21(r130,l0) costs: LO_REGS:0,0 HI_REGS:800,800 CALLER_SAVE_REGS:800,800 EVEN_REG:800,800 GENERAL_REGS:800,800 VFP_D0_D7_REGS:12000,12000 VFP_LO_REGS:12000,12000 ALL_REGS:12000,12000 MEM:8000,8000
  a22(r151,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a23(r128,l0) costs: LO_REGS:0,0 HI_REGS:1600,1600 CALLER_SAVE_REGS:1600,1600 EVEN_REG:1600,1600 GENERAL_REGS:1600,1600 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a24(r127,l0) costs: LO_REGS:0,0 HI_REGS:3200,3200 CALLER_SAVE_REGS:3200,3200 EVEN_REG:3200,3200 GENERAL_REGS:3200,3200 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a25(r126,l0) costs: LO_REGS:0,0 HI_REGS:1600,1600 CALLER_SAVE_REGS:1600,1600 EVEN_REG:1600,1600 GENERAL_REGS:1600,1600 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a26(r124,l0) costs: LO_REGS:0,0 HI_REGS:1600,1600 CALLER_SAVE_REGS:1600,1600 EVEN_REG:1600,1600 GENERAL_REGS:1600,1600 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a27(r148,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a28(r147,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a29(r149,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a30(r121,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a31(r120,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a32(r119,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a33(r118,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a34(r117,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a35(r116,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a36(r115,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a37(r114,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a38(r170,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a39(r171,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 201(l0): point = 0
   Insn 200(l0): point = 2
   Insn 9(l0): point = 5
   Insn 221(l0): point = 8
   Insn 5(l0): point = 10
   Insn 186(l0): point = 12
   Insn 184(l0): point = 14
   Insn 219(l0): point = 17
   Insn 8(l0): point = 19
   Insn 179(l0): point = 21
   Insn 177(l0): point = 23
   Insn 175(l0): point = 26
   Insn 174(l0): point = 28
   Insn 217(l0): point = 31
   Insn 7(l0): point = 33
   Insn 169(l0): point = 35
   Insn 167(l0): point = 37
   Insn 165(l0): point = 40
   Insn 164(l0): point = 42
   Insn 215(l0): point = 45
   Insn 6(l0): point = 47
   Insn 159(l0): point = 49
   Insn 157(l0): point = 51
   Insn 155(l0): point = 54
   Insn 149(l0): point = 57
   Insn 148(l0): point = 59
   Insn 147(l0): point = 61
   Insn 144(l0): point = 64
   Insn 143(l0): point = 66
   Insn 141(l0): point = 68
   Insn 140(l0): point = 70
   Insn 137(l0): point = 73
   Insn 136(l0): point = 75
   Insn 134(l0): point = 77
   Insn 133(l0): point = 79
   Insn 127(l0): point = 82
   Insn 126(l0): point = 84
   Insn 125(l0): point = 86
   Insn 122(l0): point = 89
   Insn 121(l0): point = 91
   Insn 119(l0): point = 93
   Insn 118(l0): point = 95
   Insn 115(l0): point = 98
   Insn 114(l0): point = 100
   Insn 112(l0): point = 102
   Insn 111(l0): point = 104
   Insn 106(l0): point = 107
   Insn 105(l0): point = 109
   Insn 104(l0): point = 111
   Insn 101(l0): point = 114
   Insn 100(l0): point = 116
   Insn 98(l0): point = 118
   Insn 95(l0): point = 120
   Insn 89(l0): point = 122
   Insn 88(l0): point = 124
   Insn 86(l0): point = 126
   Insn 85(l0): point = 128
   Insn 83(l0): point = 130
   Insn 82(l0): point = 132
   Insn 81(l0): point = 134
   Insn 80(l0): point = 136
   Insn 65(l0): point = 139
   Insn 64(l0): point = 141
   Insn 63(l0): point = 143
   Insn 62(l0): point = 145
   Insn 213(l0): point = 148
   Insn 53(l0): point = 150
   Insn 52(l0): point = 152
   Insn 51(l0): point = 154
   Insn 50(l0): point = 156
   Insn 211(l0): point = 159
   Insn 41(l0): point = 161
   Insn 40(l0): point = 163
   Insn 39(l0): point = 165
   Insn 38(l0): point = 167
   Insn 209(l0): point = 170
   Insn 29(l0): point = 172
   Insn 28(l0): point = 174
   Insn 27(l0): point = 176
   Insn 26(l0): point = 178
   Insn 19(l0): point = 181
   Insn 2(l0): point = 183
   Insn 3(l0): point = 185
   Insn 207(l0): point = 187
   Insn 208(l0): point = 189
 a0(r144): [45..47] [31..33] [17..19] [8..10] [3..5]
 a1(r145): [50..183] [36..44] [22..30] [13..16]
 a2(r167): [13..14]
 a3(r165): [22..23]
 a4(r146): [48..185] [40..44] [29..30]
 a5(r163): [36..37]
 a6(r161): [50..51]
 a7(r113): [170..178] [159..167] [148..156] [58..145]
 a8(r143): [58..59]
 a9(r142): [60..61]
 a10(r159): [67..68]
 a11(r140): [67..70]
 a12(r157): [76..77]
 a13(r138): [76..79]
 a14(r137): [83..84]
 a15(r136): [85..86]
 a16(r155): [92..93]
 a17(r134): [92..95]
 a18(r153): [101..102]
 a19(r132): [101..104]
 a20(r131): [108..109]
 a21(r130): [110..111]
 a22(r151): [117..118]
 a23(r128): [117..120]
 a24(r127): [123..124]
 a25(r126): [127..128]
 a26(r124): [129..136]
 a27(r148): [129..130]
 a28(r147): [131..134]
 a29(r149): [131..132]
 a30(r121): [140..141]
 a31(r120): [142..143]
 a32(r119): [151..152]
 a33(r118): [153..154]
 a34(r117): [162..163]
 a35(r116): [164..165]
 a36(r115): [173..174]
 a37(r114): [175..176]
 a38(r170): [184..187]
 a39(r171): [186..189]
Compressing live ranges: from 192 to 72 - 37%
Ranges after the compression:
 a0(r144): [18..19] [12..13] [6..7] [0..3]
 a1(r145): [20..67] [14..17] [8..11] [4..5]
 a2(r167): [4..5]
 a3(r165): [8..9]
 a4(r146): [20..69] [16..17] [10..11]
 a5(r163): [14..15]
 a6(r161): [20..21]
 a7(r113): [22..67]
 a8(r143): [22..23]
 a9(r142): [24..25]
 a10(r159): [26..27]
 a11(r140): [26..27]
 a12(r157): [28..29]
 a13(r138): [28..29]
 a14(r137): [30..31]
 a15(r136): [32..33]
 a16(r155): [34..35]
 a17(r134): [34..35]
 a18(r153): [36..37]
 a19(r132): [36..37]
 a20(r131): [38..39]
 a21(r130): [40..41]
 a22(r151): [42..43]
 a23(r128): [42..43]
 a24(r127): [44..45]
 a25(r126): [46..47]
 a26(r124): [48..51]
 a27(r148): [48..49]
 a28(r147): [50..51]
 a29(r149): [50..51]
 a30(r121): [52..53]
 a31(r120): [54..55]
 a32(r119): [56..57]
 a33(r118): [58..59]
 a34(r117): [60..61]
 a35(r116): [62..63]
 a36(r115): [64..65]
 a37(r114): [66..67]
 a38(r170): [68..71]
 a39(r171): [70..71]
+++Allocating 320 bytes for conflict table (uncompressed size 320)
;; a0(r144,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r145,l0) conflicts: a2(r167,l0) a3(r165,l0) a4(r146,l0) a5(r163,l0) a6(r161,l0) a8(r143,l0) a7(r113,l0) a9(r142,l0) a10(r159,l0) a11(r140,l0) a12(r157,l0) a13(r138,l0) a14(r137,l0) a15(r136,l0) a16(r155,l0) a17(r134,l0) a18(r153,l0) a19(r132,l0) a20(r131,l0) a21(r130,l0) a22(r151,l0) a23(r128,l0) a24(r127,l0) a25(r126,l0) a27(r148,l0) a26(r124,l0) a28(r147,l0) a29(r149,l0) a30(r121,l0) a31(r120,l0) a32(r119,l0) a33(r118,l0) a34(r117,l0) a35(r116,l0) a36(r115,l0) a37(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r167,l0) conflicts: a1(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r165,l0) conflicts: a1(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r146,l0) conflicts: a1(r145,l0) a6(r161,l0) a8(r143,l0) a7(r113,l0) a9(r142,l0) a10(r159,l0) a11(r140,l0) a12(r157,l0) a13(r138,l0) a14(r137,l0) a15(r136,l0) a16(r155,l0) a17(r134,l0) a18(r153,l0) a19(r132,l0) a20(r131,l0) a21(r130,l0) a22(r151,l0) a23(r128,l0) a24(r127,l0) a25(r126,l0) a27(r148,l0) a26(r124,l0) a28(r147,l0) a29(r149,l0) a30(r121,l0) a31(r120,l0) a32(r119,l0) a33(r118,l0) a34(r117,l0) a35(r116,l0) a36(r115,l0) a37(r114,l0) a38(r170,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r163,l0) conflicts: a1(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r161,l0) conflicts: a1(r145,l0) a4(r146,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r113,l0) conflicts: a1(r145,l0) a4(r146,l0) a8(r143,l0) a9(r142,l0) a10(r159,l0) a11(r140,l0) a12(r157,l0) a13(r138,l0) a14(r137,l0) a15(r136,l0) a16(r155,l0) a17(r134,l0) a18(r153,l0) a19(r132,l0) a20(r131,l0) a21(r130,l0) a22(r151,l0) a23(r128,l0) a24(r127,l0) a25(r126,l0) a27(r148,l0) a26(r124,l0) a28(r147,l0) a29(r149,l0) a30(r121,l0) a31(r120,l0) a32(r119,l0) a33(r118,l0) a34(r117,l0) a35(r116,l0) a36(r115,l0) a37(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r143,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r142,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r159,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r113,l0) a11(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r140,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r113,l0) a10(r159,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r157,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r113,l0) a13(r138,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r138,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r113,l0) a12(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r137,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r136,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r155,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r113,l0) a17(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r134,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r113,l0) a16(r155,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r153,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r113,l0) a19(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r132,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r113,l0) a18(r153,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r131,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r130,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r151,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r113,l0) a23(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r128,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r113,l0) a22(r151,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r127,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r126,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r124,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r113,l0) a27(r148,l0) a28(r147,l0) a29(r149,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r148,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r113,l0) a26(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a28(r147,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r113,l0) a26(r124,l0) a29(r149,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a29(r149,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r113,l0) a26(r124,l0) a28(r147,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a30(r121,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a31(r120,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a32(r119,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a33(r118,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a34(r117,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a35(r116,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a36(r115,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a37(r114,l0) conflicts: a1(r145,l0) a4(r146,l0) a7(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a38(r170,l0) conflicts: a4(r146,l0) a39(r171,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a39(r171,l0) conflicts: a38(r170,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0


  cp0:a0(r144)<->a4(r146)@400:move
  cp1:a8(r143)<->a9(r142)@25:shuffle
  cp2:a14(r137)<->a15(r136)@25:shuffle
  cp3:a20(r131)<->a21(r130)@50:shuffle
  cp4:a27(r148)<->a29(r149)@100:shuffle
  cp5:a27(r148)<->a28(r147)@100:shuffle
  cp6:a25(r126)<->a26(r124)@100:shuffle
  cp7:a25(r126)<->a27(r148)@100:shuffle
  cp8:a30(r121)<->a31(r120)@25:shuffle
  cp9:a32(r119)<->a33(r118)@25:shuffle
  cp10:a34(r117)<->a35(r116)@25:shuffle
  cp11:a36(r115)<->a37(r114)@25:shuffle
  cp12:a4(r146)<->a39(r171)@1000:move
  cp13:a1(r145)<->a38(r170)@1000:move
  pref0:a0(r144)<-hr0@2000
  pref1:a39(r171)<-hr1@2000
  pref2:a38(r170)<-hr0@2000
  regions=1, blocks=24, points=72
    allocnos=40 (big 0), copies=14, conflicts=0, ranges=48

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r144 1r145 2r167 3r165 4r146 5r163 6r161 7r113 8r143 9r142 10r159 11r140 12r157 13r138 14r137 15r136 16r155 17r134 18r153 19r132 20r131 21r130 22r151 23r128 24r127 25r126 26r124 27r148 28r147 29r149 30r121 31r120 32r119 33r118 34r117 35r116 36r115 37r114 38r170 39r171
    modified regnos: 113 114 115 116 117 118 119 120 121 124 126 127 128 130 131 132 134 136 137 138 140 142 143 144 145 146 147 148 149 151 153 155 157 159 161 163 165 167 170 171
    border:
    Pressure: GENERAL_REGS=6
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@1147780
          2:( 1-12 14)@116000
      Allocno a0r144 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r145 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r167 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r165 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r146 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r163 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r161 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r142 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r159 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r140 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r157 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r138 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r155 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r153 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r151 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a25r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a26r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a27r148 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a28r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a29r149 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a30r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a31r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a32r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a33r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a34r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a35r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a36r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a37r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a38r170 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a39r171 of ALL_REGS(46) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15 48-106)
      Forming thread by copy 0:a0r144-a4r146 (freq=400):
        Result (freq=7992): a0r144(2328) a4r146(5664)
      Forming thread by copy 4:a27r148-a29r149 (freq=100):
        Result (freq=3200): a27r148(1600) a29r149(1600)
      Forming thread by copy 6:a25r126-a26r124 (freq=100):
        Result (freq=3200): a25r126(1600) a26r124(1600)
      Forming thread by copy 3:a20r131-a21r130 (freq=50):
        Result (freq=1600): a20r131(800) a21r130(800)
      Forming thread by copy 1:a8r143-a9r142 (freq=25):
        Result (freq=800): a8r143(400) a9r142(400)
      Forming thread by copy 2:a14r137-a15r136 (freq=25):
        Result (freq=800): a14r137(400) a15r136(400)
      Forming thread by copy 8:a30r121-a31r120 (freq=25):
        Result (freq=800): a30r121(400) a31r120(400)
      Forming thread by copy 9:a32r119-a33r118 (freq=25):
        Result (freq=800): a32r119(400) a33r118(400)
      Forming thread by copy 10:a34r117-a35r116 (freq=25):
        Result (freq=800): a34r117(400) a35r116(400)
      Forming thread by copy 11:a36r115-a37r114 (freq=25):
        Result (freq=800): a36r115(400) a37r114(400)
      Pushing a3(r165,l0)(cost 0)
      Pushing a5(r163,l0)(cost 0)
      Pushing a2(r167,l0)(cost 0)
      Pushing a37(r114,l0)(cost 0)
      Pushing a36(r115,l0)(cost 0)
      Pushing a35(r116,l0)(cost 0)
      Pushing a34(r117,l0)(cost 0)
      Pushing a33(r118,l0)(cost 0)
      Pushing a32(r119,l0)(cost 0)
      Pushing a31(r120,l0)(cost 0)
      Pushing a30(r121,l0)(cost 0)
      Pushing a17(r134,l0)(cost 0)
      Pushing a16(r155,l0)(cost 0)
      Pushing a15(r136,l0)(cost 0)
      Pushing a14(r137,l0)(cost 0)
      Pushing a11(r140,l0)(cost 0)
      Pushing a10(r159,l0)(cost 0)
      Pushing a9(r142,l0)(cost 0)
      Pushing a8(r143,l0)(cost 0)
      Pushing a6(r161,l0)(cost 0)
      Pushing a28(r147,l0)(cost 0)
      Pushing a24(r127,l0)(cost 0)
      Pushing a23(r128,l0)(cost 0)
      Forming thread by copy 13:a1r145-a38r170 (freq=1000):
        Result (freq=4599): a1r145(2599) a38r170(2000)
        Making a1(r145,l0) colorable
        Making a7(r113,l0) colorable
      Pushing a22(r151,l0)(cost 0)
      Forming thread by copy 12:a4r146-a39r171 (freq=1000):
        Result (freq=9992): a0r144(2328) a39r171(2000) a4r146(5664)
        Making a4(r146,l0) colorable
      Pushing a21(r130,l0)(cost 0)
      Pushing a20(r131,l0)(cost 0)
      Pushing a19(r132,l0)(cost 0)
      Pushing a18(r153,l0)(cost 0)
      Pushing a13(r138,l0)(cost 0)
      Pushing a12(r157,l0)(cost 0)
      Pushing a39(r171,l0)(cost 0)
      Pushing a38(r170,l0)(cost 0)
      Pushing a29(r149,l0)(cost 0)
      Pushing a27(r148,l0)(cost 0)
      Pushing a26(r124,l0)(cost 0)
      Pushing a25(r126,l0)(cost 0)
      Pushing a1(r145,l0)(cost 25990)
      Pushing a0(r144,l0)(cost 0)
      Pushing a4(r146,l0)(cost 46640)
      Pushing a7(r113,l0)(cost 104000)
      Popping a7(r113,l0)  -- assign reg 3
      Popping a4(r146,l0)  -- assign reg 1
      Popping a0(r144,l0)  -- assign reg 0
      Popping a1(r145,l0)  -- assign reg 0
      Popping a25(r126,l0)  -- assign reg 2
      Popping a26(r124,l0)  -- assign reg 2
      Popping a27(r148,l0)  -- assign reg 12
      Popping a29(r149,l0)  -- assign reg 12
      Popping a38(r170,l0)  -- assign reg 0
      Popping a39(r171,l0)  -- assign reg 1
      Popping a12(r157,l0)  -- assign reg 2
      Popping a13(r138,l0)  -- assign reg 4
      Popping a18(r153,l0)  -- assign reg 2
      Popping a19(r132,l0)  -- assign reg 4
      Popping a20(r131,l0)  -- assign reg 2
      Popping a21(r130,l0)  -- assign reg 2
      Popping a22(r151,l0)  -- assign reg 2
      Popping a23(r128,l0)  -- assign reg 4
      Popping a24(r127,l0)  -- assign reg 2
      Popping a28(r147,l0)  -- assign reg 4
      Popping a6(r161,l0)  -- assign reg 3
      Popping a8(r143,l0)  -- assign reg 2
      Popping a9(r142,l0)  -- assign reg 2
      Popping a10(r159,l0)  -- assign reg 2
      Popping a11(r140,l0)  -- assign reg 4
      Popping a14(r137,l0)  -- assign reg 2
      Popping a15(r136,l0)  -- assign reg 2
      Popping a16(r155,l0)  -- assign reg 2
      Popping a17(r134,l0)  -- assign reg 4
      Popping a30(r121,l0)  -- assign reg 2
      Popping a31(r120,l0)  -- assign reg 2
      Popping a32(r119,l0)  -- assign reg 2
      Popping a33(r118,l0)  -- assign reg 2
      Popping a34(r117,l0)  -- assign reg 2
      Popping a35(r116,l0)  -- assign reg 2
      Popping a36(r115,l0)  -- assign reg 2
      Popping a37(r114,l0)  -- assign reg 2
      Popping a2(r167,l0)  -- assign reg 3
      Popping a5(r163,l0)  -- assign reg 3
      Popping a3(r165,l0)  -- assign reg 3
Disposition:
    7:r113 l0     3   37:r114 l0     2   36:r115 l0     2   35:r116 l0     2
   34:r117 l0     2   33:r118 l0     2   32:r119 l0     2   31:r120 l0     2
   30:r121 l0     2   26:r124 l0     2   25:r126 l0     2   24:r127 l0     2
   23:r128 l0     4   21:r130 l0     2   20:r131 l0     2   19:r132 l0     4
   17:r134 l0     4   15:r136 l0     2   14:r137 l0     2   13:r138 l0     4
   11:r140 l0     4    9:r142 l0     2    8:r143 l0     2    0:r144 l0     0
    1:r145 l0     0    4:r146 l0     1   28:r147 l0     4   27:r148 l0    12
   29:r149 l0    12   22:r151 l0     2   18:r153 l0     2   16:r155 l0     2
   12:r157 l0     2   10:r159 l0     2    6:r161 l0     3    5:r163 l0     3
    3:r165 l0     3    2:r167 l0     3   38:r170 l0     0   39:r171 l0     1
New iteration of spill/restore move
+++Costs: overall -58000, reg -58000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_PWMN_Stop_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,23u} r13={1d,23u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={9d,7u} r102={1d,23u} r103={1d,22u} r113={4d,23u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r124={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,2u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r134={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r140={1d,1u} r142={1d,1u} r143={1d,1u} r144={5d,1u} r145={1d,10u} r146={1d,10u} r147={1d,1u,1e} r148={1d,1u} r149={1d,1u} r151={1d,1u} r153={1d,1u} r155={1d,1u} r157={1d,1u} r159={1d,1u} r161={1d,1u} r163={1d,1u} r165={1d,1u} r167={1d,1u} r170={1d,1u} r171={1d,1u} 
;;    total ref usage 266{82d,183u,1e} in 144{144 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 10 208 2 NOTE_INSN_FUNCTION_BEG)
(insn 208 4 207 2 (set (reg:SI 171)
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1354:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(insn 207 208 3 2 (set (reg:SI 170)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1354:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 207 2 2 (set (reg/v:SI 146 [ Channel ])
        (reg:SI 171)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1354:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 171)
        (nil)))
(insn 2 3 12 2 (set (reg/v/f:SI 145 [ htim ])
        (reg:SI 170)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1354:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 170)
        (nil)))
(debug_insn 12 2 13 2 (var_location:SI htim (reg/v/f:SI 145 [ htim ])) -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI Channel (reg/v:SI 146 [ Channel ])) -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":826:3 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":826:21 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":827:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":830:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":832:3 -1
     (nil))
(jump_insn 19 18 20 2 (parallel [
            (set (pc)
                (if_then_else (leu (reg/v:SI 146 [ Channel ])
                        (const_int 12 [0xc]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg/v:SI 146 [ Channel ])
                                (const_int 4 [0x4]))
                            (label_ref:SI 20)) [0  S4 A32])
                    (label_ref:SI 206)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 20))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":832:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (insn_list:REG_LABEL_TARGET 206 (insn_list:REG_LABEL_TARGET 187 (nil))))
 -> 20)
(code_label 20 19 21 347 (nil) [2 uses])
(jump_table_data 21 20 22 (addr_diff_vec:SI (label_ref:SI 20)
         [
            (label_ref:SI 23)
            (label_ref:SI 206)
            (label_ref:SI 206)
            (label_ref:SI 206)
            (label_ref:SI 35)
            (label_ref:SI 206)
            (label_ref:SI 206)
            (label_ref:SI 206)
            (label_ref:SI 47)
            (label_ref:SI 206)
            (label_ref:SI 206)
            (label_ref:SI 206)
            (label_ref:SI 59)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 22 21 23)
(code_label 23 22 24 3 350 (nil) [1 uses])
(note 24 23 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 -1
     (nil))
(insn 26 25 27 3 (set (reg/f:SI 113 [ _6 ])
        (mem/f:SI (reg/v/f:SI 145 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 3 (set (reg:SI 114 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 _6->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 3 (set (reg:SI 115 [ _8 ])
        (and:SI (reg:SI 114 [ _7 ])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _7 ])
        (nil)))
(insn 29 28 30 3 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 _6->DIER+0 S4 A32])
        (reg:SI 115 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _8 ])
        (nil)))
(debug_insn 30 29 31 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":838:7 -1
     (nil))
(debug_insn 31 30 32 3 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 32 31 209 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":867:3 -1
     (nil))
(jump_insn 209 32 210 3 (set (pc)
        (label_ref 69)) 284 {*arm_jump}
     (nil)
 -> 69)
(barrier 210 209 35)
(code_label 35 210 36 4 349 (nil) [1 uses])
(note 36 35 37 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 37 36 38 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 -1
     (nil))
(insn 38 37 39 4 (set (reg/f:SI 113 [ _6 ])
        (mem/f:SI (reg/v/f:SI 145 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 38 40 4 (set (reg:SI 116 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 _9->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 4 (set (reg:SI 117 [ _11 ])
        (and:SI (reg:SI 116 [ _10 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _10 ])
        (nil)))
(insn 41 40 42 4 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 _9->DIER+0 S4 A32])
        (reg:SI 117 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _11 ])
        (nil)))
(debug_insn 42 41 43 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":845:7 -1
     (nil))
(debug_insn 43 42 44 4 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 44 43 211 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":867:3 -1
     (nil))
(jump_insn 211 44 212 4 (set (pc)
        (label_ref 69)) 284 {*arm_jump}
     (nil)
 -> 69)
(barrier 212 211 47)
(code_label 47 212 48 5 348 (nil) [1 uses])
(note 48 47 49 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 49 48 50 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 -1
     (nil))
(insn 50 49 51 5 (set (reg/f:SI 113 [ _6 ])
        (mem/f:SI (reg/v/f:SI 145 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 51 50 52 5 (set (reg:SI 118 [ _13 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 _12->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 51 53 5 (set (reg:SI 119 [ _14 ])
        (and:SI (reg:SI 118 [ _13 ])
            (const_int -9 [0xfffffffffffffff7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _13 ])
        (nil)))
(insn 53 52 54 5 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 _12->DIER+0 S4 A32])
        (reg:SI 119 [ _14 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _14 ])
        (nil)))
(debug_insn 54 53 55 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":852:7 -1
     (nil))
(debug_insn 55 54 56 5 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 56 55 213 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":867:3 -1
     (nil))
(jump_insn 213 56 214 5 (set (pc)
        (label_ref 69)) 284 {*arm_jump}
     (nil)
 -> 69)
(barrier 214 213 59)
(code_label 59 214 60 6 346 (nil) [1 uses])
(note 60 59 61 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 -1
     (nil))
(insn 62 61 63 6 (set (reg/f:SI 113 [ _6 ])
        (mem/f:SI (reg/v/f:SI 145 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 62 64 6 (set (reg:SI 120 [ _16 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 _15->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 65 6 (set (reg:SI 121 [ _17 ])
        (and:SI (reg:SI 120 [ _16 ])
            (const_int -17 [0xffffffffffffffef]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _16 ])
        (nil)))
(insn 65 64 66 6 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 _15->DIER+0 S4 A32])
        (reg:SI 121 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _17 ])
        (nil)))
(debug_insn 66 65 67 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":859:7 -1
     (nil))
(debug_insn 67 66 68 6 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 68 67 69 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":867:3 -1
     (nil))
(code_label 69 68 70 7 351 (nil) [3 uses])
(note 70 69 84 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 84 70 99 7 NOTE_INSN_DELETED)
(note 99 84 71 7 NOTE_INSN_DELETED)
(debug_insn 71 99 72 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 72 71 73 7 (var_location:SI D#23 (mem/f:SI (reg/v/f:SI 145 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 73 72 74 7 (var_location:SI TIMx (debug_expr:SI D#23)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 74 73 75 7 (var_location:SI Channel (reg/v:SI 146 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 75 74 76 7 (var_location:SI ChannelNState (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 76 75 77 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 77 76 78 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(debug_insn 78 77 79 7 (var_location:SI tmp (ashift:SI (const_int 4 [0x4])
        (and:SI (reg/v:SI 146 [ Channel ])
            (const_int 31 [0x1f])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 79 78 80 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 80 79 81 7 (set (reg:SI 124 [ _21 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 80 82 7 (set (reg:SI 147)
        (and:SI (reg/v:SI 146 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (nil))
(insn 82 81 83 7 (set (reg:SI 149)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 83 82 85 7 (set (reg:SI 148 [ tmp ])
        (ashift:SI (reg:SI 149)
            (reg:SI 147))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg:SI 147)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 147))
                (nil)))))
(insn 85 83 86 7 (set (reg:SI 126 [ _23 ])
        (and:SI (not:SI (reg:SI 148 [ tmp ]))
            (reg:SI 124 [ _21 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 148 [ tmp ])
        (expr_list:REG_DEAD (reg:SI 124 [ _21 ])
            (nil))))
(insn 86 85 87 7 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])
        (reg:SI 126 [ _23 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _23 ])
        (nil)))
(debug_insn 87 86 88 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 88 87 89 7 (set (reg:SI 127 [ _24 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 89 88 90 7 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])
        (reg:SI 127 [ _24 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _24 ])
        (nil)))
(debug_insn 90 89 91 7 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 91 90 92 7 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 92 91 93 7 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 93 92 94 7 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 94 93 95 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":873:5 -1
     (nil))
(insn 95 94 96 7 (set (reg/v:SI 128 [ tmpccer ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":873:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 96 95 97 7 (var_location:SI tmpccer (reg/v:SI 128 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":873:13 -1
     (nil))
(debug_insn 97 96 98 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":874:5 -1
     (nil))
(insn 98 97 100 7 (set (reg:SI 151)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":874:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 100 98 101 7 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg/v:SI 128 [ tmpccer ])
                        (reg:SI 151))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":874:8 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg/v:SI 128 [ tmpccer ])
            (nil))))
(jump_insn 101 100 102 7 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 107)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":874:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 107)
(note 102 101 103 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 103 102 104 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":876:7 -1
     (nil))
(insn 104 103 105 8 (set (reg:SI 130 [ _27 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 prephitmp_68->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":876:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 105 104 106 8 (set (reg:SI 131 [ _28 ])
        (and:SI (reg:SI 130 [ _27 ])
            (const_int -129 [0xffffffffffffff7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":876:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _27 ])
        (nil)))
(insn 106 105 107 8 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 prephitmp_68->DIER+0 S4 A32])
        (reg:SI 131 [ _28 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":876:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ _28 ])
        (nil)))
(code_label 107 106 108 9 352 (nil) [1 uses])
(note 108 107 113 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 113 108 109 9 NOTE_INSN_DELETED)
(debug_insn 109 113 110 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(debug_insn 110 109 111 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(insn 111 110 112 9 (set (reg:SI 132 [ _29 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 112 111 114 9 (set (reg:SI 153)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 114 112 115 9 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 132 [ _29 ])
                        (reg:SI 153))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg:SI 132 [ _29 ])
            (nil))))
(jump_insn 115 114 116 9 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 128)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 128)
(note 116 115 120 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 120 116 117 10 NOTE_INSN_DELETED)
(debug_insn 117 120 118 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(insn 118 117 119 10 (set (reg:SI 134 [ _31 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 119 118 121 10 (set (reg:SI 155)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 121 119 122 10 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 134 [ _31 ])
                        (reg:SI 155))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_DEAD (reg:SI 134 [ _31 ])
            (nil))))
(jump_insn 122 121 123 10 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 128)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 128)
(note 123 122 124 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 124 123 125 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(insn 125 124 126 11 (set (reg:SI 136 [ _33 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 68 [0x44])) [1 prephitmp_68->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 126 125 127 11 (set (reg:SI 137 [ _34 ])
        (and:SI (reg:SI 136 [ _33 ])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ _33 ])
        (nil)))
(insn 127 126 128 11 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 68 [0x44])) [1 prephitmp_68->BDTR+0 S4 A32])
        (reg:SI 137 [ _34 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137 [ _34 ])
        (nil)))
(code_label 128 127 129 12 353 (nil) [2 uses])
(note 129 128 135 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 135 129 130 12 NOTE_INSN_DELETED)
(debug_insn 130 135 131 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(debug_insn 131 130 132 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(debug_insn 132 131 133 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(insn 133 132 134 12 (set (reg:SI 138 [ _35 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 134 133 136 12 (set (reg:SI 157)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 136 134 137 12 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 138 [ _35 ])
                        (reg:SI 157))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg:SI 138 [ _35 ])
            (nil))))
(jump_insn 137 136 138 12 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 150)
(note 138 137 142 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 142 138 139 13 NOTE_INSN_DELETED)
(debug_insn 139 142 140 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(insn 140 139 141 13 (set (reg:SI 140 [ _37 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 141 140 143 13 (set (reg:SI 159)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 143 141 144 13 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 140 [ _37 ])
                        (reg:SI 159))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_DEAD (reg:SI 140 [ _37 ])
            (nil))))
(jump_insn 144 143 145 13 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 150)
(note 145 144 146 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 146 145 147 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(insn 147 146 148 14 (set (reg:SI 142 [ _39 ])
        (mem/v:SI (reg/f:SI 113 [ _6 ]) [1 prephitmp_68->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 148 147 149 14 (set (reg:SI 143 [ _40 ])
        (and:SI (reg:SI 142 [ _39 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 142 [ _39 ])
        (nil)))
(insn 149 148 150 14 (set (mem/v:SI (reg/f:SI 113 [ _6 ]) [1 prephitmp_68->CR1+0 S4 A32])
        (reg:SI 143 [ _40 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143 [ _40 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _6 ])
            (nil))))
(code_label 150 149 151 15 354 (nil) [2 uses])
(note 151 150 154 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 154 151 152 15 NOTE_INSN_DELETED)
(debug_insn 152 154 153 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(debug_insn 153 152 155 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 -1
     (nil))
(jump_insn 155 153 156 15 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 146 [ Channel ])
                        (const_int 0 [0]))
                    (label_ref 162)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 162)
(note 156 155 157 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 157 156 159 16 (set (reg:SI 161)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 159 157 6 16 (set (mem/v:QI (plus:SI (reg/v/f:SI 145 [ htim ])
                (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 161) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 161)
        (expr_list:REG_DEAD (reg/v/f:SI 145 [ htim ])
            (nil))))
(insn 6 159 215 16 (set (reg/v:SI 144 [ <retval> ])
        (reg/v:SI 146 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 146 [ Channel ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 215 6 216 16 (set (pc)
        (label_ref 187)) 284 {*arm_jump}
     (nil)
 -> 187)
(barrier 216 215 162)
(code_label 162 216 163 17 355 (nil) [1 uses])
(note 163 162 164 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 164 163 165 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 146 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 165 164 166 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 172)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 172)
(note 166 165 167 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 167 166 169 18 (set (reg:SI 163)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 169 167 7 18 (set (mem/v:QI (plus:SI (reg/v/f:SI 145 [ htim ])
                (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 163) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_DEAD (reg/v/f:SI 145 [ htim ])
            (nil))))
(insn 7 169 217 18 (set (reg/v:SI 144 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 217 7 218 18 (set (pc)
        (label_ref 187)) 284 {*arm_jump}
     (nil)
 -> 187)
(barrier 218 217 172)
(code_label 172 218 173 19 356 (nil) [1 uses])
(note 173 172 174 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 174 173 175 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 146 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 146 [ Channel ])
        (nil)))
(jump_insn 175 174 176 19 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 182)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 182)
(note 176 175 177 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 177 176 179 20 (set (reg:SI 165)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 179 177 8 20 (set (mem/v:QI (plus:SI (reg/v/f:SI 145 [ htim ])
                (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 165) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg/v/f:SI 145 [ htim ])
            (nil))))
(insn 8 179 219 20 (set (reg/v:SI 144 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 219 8 220 20 (set (pc)
        (label_ref 187)) 284 {*arm_jump}
     (nil)
 -> 187)
(barrier 220 219 182)
(code_label 182 220 183 21 357 (nil) [1 uses])
(note 183 182 184 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 184 183 186 21 (set (reg:SI 167)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 186 184 5 21 (set (mem/v:QI (plus:SI (reg/v/f:SI 145 [ htim ])
                (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 167) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_DEAD (reg/v/f:SI 145 [ htim ])
            (nil))))
(insn 5 186 221 21 (set (reg/v:SI 144 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 221 5 222 21 (set (pc)
        (label_ref 187)) 284 {*arm_jump}
     (nil)
 -> 187)
(barrier 222 221 206)
(code_label 206 222 205 22 358 (nil) [10 uses])
(note 205 206 9 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 9 205 187 22 (set (reg/v:SI 144 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":832:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(code_label 187 9 188 23 345 (nil) [4 uses])
(note 188 187 189 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 189 188 190 23 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 190 189 191 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":890:3 -1
     (nil))
(debug_insn 191 190 192 23 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 192 191 193 23 (var_location:SI Channel (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 193 192 194 23 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 194 193 195 23 (var_location:SI tmpccer (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 195 194 200 23 (var_location:SI tmp (clobber (const_int 0 [0]))) -1
     (nil))
(insn 200 195 201 23 (set (reg/i:SI 0 r0)
        (reg/v:SI 144 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1354:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 144 [ <retval> ])
        (nil)))
(insn 201 200 228 23 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1354:19 -1
     (nil))
(note 228 201 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_PWMN_Start_DMA (HAL_TIMEx_PWMN_Start_DMA, funcdef_no=425, decl_uid=9498, cgraph_uid=353, symbol_order=352)

Starting decreasing number of live ranges...
rescanning insn with uid = 26.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 62 n_edges 98 count 62 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61
;; 2 succs { 3 5 }
;; 3 succs { 4 11 }
;; 4 succs { 61 }
;; 5 succs { 6 7 }
;; 6 succs { 59 }
;; 7 succs { 8 9 }
;; 8 succs { 59 }
;; 9 succs { 59 }
;; 10 succs { 11 12 }
;; 11 succs { 57 }
;; 12 succs { 13 14 }
;; 13 succs { 57 }
;; 14 succs { 15 17 }
;; 15 succs { 55 16 }
;; 16 succs { 61 }
;; 17 succs { 52 18 }
;; 18 succs { 16 }
;; 19 succs { 20 21 }
;; 20 succs { 16 21 }
;; 21 succs { 22 23 }
;; 22 succs { 28 }
;; 23 succs { 24 25 }
;; 24 succs { 30 }
;; 25 succs { 26 27 }
;; 26 succs { 32 }
;; 27 succs { 48 28 30 32 34 }
;; 28 succs { 16 29 }
;; 29 succs { 36 }
;; 30 succs { 16 31 }
;; 31 succs { 36 }
;; 32 succs { 16 33 }
;; 33 succs { 36 }
;; 34 succs { 16 35 }
;; 35 succs { 36 }
;; 36 succs { 44 37 }
;; 37 succs { 44 38 }
;; 38 succs { 44 39 }
;; 39 succs { 44 40 }
;; 40 succs { 44 41 }
;; 41 succs { 44 42 }
;; 42 succs { 44 43 }
;; 43 succs { 44 47 }
;; 44 succs { 45 49 }
;; 45 succs { 46 50 }
;; 46 succs { 61 }
;; 47 succs { 61 }
;; 48 succs { 61 }
;; 49 succs { 61 }
;; 50 succs { 61 }
;; 51 succs { 61 }
;; 52 succs { 53 27 }
;; 53 succs { 54 27 }
;; 54 succs { 16 }
;; 55 succs { 56 26 }
;; 56 succs { 20 }
;; 57 succs { 19 58 }
;; 58 succs { 16 }
;; 59 succs { 60 10 }
;; 60 succs { 51 }
;; 61 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 257: local to bb 2 def dominates all uses has unique first use
Reg 258: local to bb 2 def dominates all uses has unique first use
Reg 259: local to bb 2 def dominates all uses has unique first use
Reg 260: local to bb 2 def dominates all uses has unique first use
Reg 177 uninteresting (no unique first use)
Reg 178 uninteresting (no unique first use)
Reg 176 uninteresting
Reg 181 uninteresting
Reg 184 uninteresting
Reg 189 uninteresting
Reg 194 uninteresting
Reg 199 uninteresting
Reg 204 uninteresting
Reg 209 uninteresting
Reg 212 uninteresting
Reg 213 uninteresting
Reg 215 uninteresting
Reg 217 uninteresting
Reg 219 uninteresting
Reg 123: local to bb 28 def dominates all uses has unique first use
Ignoring reg 225, has equiv memory
Reg 221 uninteresting
Reg 222 uninteresting
Reg 223 uninteresting
Reg 261 uninteresting
Reg 130 uninteresting
Reg 131 uninteresting
Reg 132: local to bb 30 def dominates all uses has unique first use
Ignoring reg 231, has equiv memory
Reg 227 uninteresting
Reg 228 uninteresting
Reg 229 uninteresting
Reg 262 uninteresting
Reg 139 uninteresting
Reg 140 uninteresting
Reg 141: local to bb 32 def dominates all uses has unique first use
Ignoring reg 237, has equiv memory
Reg 233 uninteresting
Reg 234 uninteresting
Reg 235 uninteresting
Reg 263 uninteresting
Reg 148 uninteresting
Reg 149 uninteresting
Reg 150: local to bb 34 def dominates all uses has unique first use
Ignoring reg 243, has equiv memory
Reg 239 uninteresting
Reg 240 uninteresting
Reg 241 uninteresting
Reg 264 uninteresting
Reg 157 uninteresting
Reg 158 uninteresting
Reg 161: local to bb 36 def dominates all uses has unique first use
Reg 246 uninteresting
Reg 160 uninteresting
Reg 163 uninteresting
Reg 164: local to bb 36 def dominates all uses has unique first use
Reg 248: local to bb 36 def dominates all uses has unique first use
Reg 165 uninteresting
Reg 166 uninteresting
Reg 167 uninteresting
Reg 249 uninteresting
Reg 250 uninteresting
Reg 251 uninteresting
Reg 252 uninteresting
Reg 253 uninteresting
Reg 254 uninteresting
Reg 168: local to bb 44 def dominates all uses has unique first use
Reg 170: local to bb 46 def dominates all uses has unique first use
Reg 171 uninteresting
Reg 172: local to bb 47 def dominates all uses has unique first use
Reg 173 uninteresting
Found def insn 190 for 123 to be not moveable
Found def insn 225 for 132 to be not moveable
Found def insn 260 for 141 to be not moveable
Found def insn 295 for 150 to be not moveable
Found def insn 339 for 161 to be not moveable
Found def insn 344 for 164 to be not moveable
Found def insn 389 for 168 to be not moveable
Found def insn 401 for 170 to be not moveable
Found def insn 409 for 172 to be not moveable
Ignoring reg 248 with equiv init insn
Found def insn 519 for 257 to be not moveable
Found def insn 520 for 258 to be not moveable
Found def insn 521 for 259 to be not moveable
Found def insn 522 for 260 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61
;; 2 succs { 3 5 }
;; 3 succs { 4 11 }
;; 4 succs { 61 }
;; 5 succs { 6 7 }
;; 6 succs { 59 }
;; 7 succs { 8 9 }
;; 8 succs { 59 }
;; 9 succs { 59 }
;; 10 succs { 11 12 }
;; 11 succs { 57 }
;; 12 succs { 13 14 }
;; 13 succs { 57 }
;; 14 succs { 15 17 }
;; 15 succs { 55 16 }
;; 16 succs { 61 }
;; 17 succs { 52 18 }
;; 18 succs { 16 }
;; 19 succs { 20 21 }
;; 20 succs { 16 21 }
;; 21 succs { 22 23 }
;; 22 succs { 28 }
;; 23 succs { 24 25 }
;; 24 succs { 30 }
;; 25 succs { 26 27 }
;; 26 succs { 32 }
;; 27 succs { 48 28 30 32 34 }
;; 28 succs { 16 29 }
;; 29 succs { 36 }
;; 30 succs { 16 31 }
;; 31 succs { 36 }
;; 32 succs { 16 33 }
;; 33 succs { 36 }
;; 34 succs { 16 35 }
;; 35 succs { 36 }
;; 36 succs { 44 37 }
;; 37 succs { 44 38 }
;; 38 succs { 44 39 }
;; 39 succs { 44 40 }
;; 40 succs { 44 41 }
;; 41 succs { 44 42 }
;; 42 succs { 44 43 }
;; 43 succs { 44 47 }
;; 44 succs { 45 49 }
;; 45 succs { 46 50 }
;; 46 succs { 61 }
;; 47 succs { 61 }
;; 48 succs { 61 }
;; 49 succs { 61 }
;; 50 succs { 61 }
;; 51 succs { 61 }
;; 52 succs { 53 27 }
;; 53 succs { 54 27 }
;; 54 succs { 16 }
;; 55 succs { 56 26 }
;; 56 succs { 20 }
;; 57 succs { 19 58 }
;; 58 succs { 16 }
;; 59 succs { 60 10 }
;; 60 succs { 51 }
;; 61 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 213: (insn_list:REG_DEP_TRUE 149 (nil))
init_insns for 215: (insn_list:REG_DEP_TRUE 160 (nil))
init_insns for 217: (insn_list:REG_DEP_TRUE 171 (nil))
init_insns for 219: (insn_list:REG_DEP_TRUE 179 (nil))
init_insns for 221: (insn_list:REG_DEP_TRUE 191 (nil))
init_insns for 222: (insn_list:REG_DEP_TRUE 194 (nil))
init_insns for 223: (insn_list:REG_DEP_TRUE 197 (nil))
init_insns for 225: (insn_list:REG_DEP_TRUE 200 (nil))
init_insns for 227: (insn_list:REG_DEP_TRUE 226 (nil))
init_insns for 228: (insn_list:REG_DEP_TRUE 229 (nil))
init_insns for 229: (insn_list:REG_DEP_TRUE 232 (nil))
init_insns for 231: (insn_list:REG_DEP_TRUE 235 (nil))
init_insns for 233: (insn_list:REG_DEP_TRUE 261 (nil))
init_insns for 234: (insn_list:REG_DEP_TRUE 264 (nil))
init_insns for 235: (insn_list:REG_DEP_TRUE 267 (nil))
init_insns for 237: (insn_list:REG_DEP_TRUE 270 (nil))
init_insns for 239: (insn_list:REG_DEP_TRUE 296 (nil))
init_insns for 240: (insn_list:REG_DEP_TRUE 299 (nil))
init_insns for 241: (insn_list:REG_DEP_TRUE 302 (nil))
init_insns for 243: (insn_list:REG_DEP_TRUE 305 (nil))
init_insns for 246: (insn_list:REG_DEP_TRUE 335 (nil))
init_insns for 248: (insn_list:REG_DEP_TRUE 356 (nil))
init_insns for 249: (insn_list:REG_DEP_TRUE 363 (nil))
init_insns for 250: (insn_list:REG_DEP_TRUE 367 (nil))
init_insns for 251: (insn_list:REG_DEP_TRUE 371 (nil))
init_insns for 252: (insn_list:REG_DEP_TRUE 375 (nil))
init_insns for 253: (insn_list:REG_DEP_TRUE 379 (nil))
init_insns for 254: (insn_list:REG_DEP_TRUE 383 (nil))

Pass 1 for finding pseudo/allocno costs

    r264: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r263: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r262: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r261: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r260: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r259: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r258: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    a74 (r258,l0) best GENERAL_REGS, allocno ALL_REGS
    r257: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r254: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r253: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r252: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r251: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r250: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r249: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r248: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r246: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r245: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r243: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r241: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r240: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r239: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r237: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r235: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r234: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r233: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r231: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r229: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r228: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r227: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r225: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r223: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r222: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r221: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r219: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r217: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r215: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r213: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r212: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r209: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r204: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r199: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r194: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r189: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r184: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r181: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r178: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r177: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r176: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r175: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r174: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r173: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r171: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r170: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r169: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r168: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r167: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r166: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r165: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r174,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:73050,73050 VFP_LO_REGS:73050,73050 ALL_REGS:58050,58050 MEM:48700,48700
  a1(r116,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:22485,22485 VFP_LO_REGS:22485,22485 ALL_REGS:22485,22485 MEM:14990,14990
  a2(r175,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:70950,70950 VFP_LO_REGS:70950,70950 ALL_REGS:70950,70950 MEM:47300,47300
  a3(r176,l0) costs: LO_REGS:0,0 HI_REGS:3426,3426 CALLER_SAVE_REGS:3426,3426 EVEN_REG:3426,3426 GENERAL_REGS:3426,3426 VFP_D0_D7_REGS:71670,71670 VFP_LO_REGS:71670,71670 ALL_REGS:71670,71670 MEM:47780,47780
  a4(r177,l0) costs: LO_REGS:736,736 HI_REGS:2504,2504 CALLER_SAVE_REGS:2504,2504 EVEN_REG:2504,2504 GENERAL_REGS:1768,1768 VFP_D0_D7_REGS:33780,33780 VFP_LO_REGS:33780,33780 ALL_REGS:28260,28260 MEM:22520,22520
  a5(r178,l0) costs: LO_REGS:736,736 HI_REGS:1780,1780 CALLER_SAVE_REGS:1780,1780 EVEN_REG:1780,1780 GENERAL_REGS:1044,1044 VFP_D0_D7_REGS:28350,28350 VFP_LO_REGS:28350,28350 ALL_REGS:22830,22830 MEM:18900,18900
  a6(r118,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:22860,22860 VFP_LO_REGS:22860,22860 ALL_REGS:22860,22860 MEM:15240,15240
  a7(r121,l0) costs: LO_REGS:0,0 HI_REGS:488,488 CALLER_SAVE_REGS:488,488 EVEN_REG:488,488 GENERAL_REGS:488,488 VFP_D0_D7_REGS:51405,51405 VFP_LO_REGS:51405,51405 ALL_REGS:51405,51405 MEM:34270,34270
  a8(r173,l0) costs: LO_REGS:0,0 HI_REGS:28,28 CALLER_SAVE_REGS:28,28 EVEN_REG:28,28 GENERAL_REGS:28,28 VFP_D0_D7_REGS:420,420 VFP_LO_REGS:420,420 ALL_REGS:420,420 MEM:280,280
  a9(r172,l0) costs: LO_REGS:0,0 HI_REGS:28,28 CALLER_SAVE_REGS:28,28 EVEN_REG:28,28 GENERAL_REGS:28,28 VFP_D0_D7_REGS:420,420 VFP_LO_REGS:420,420 ALL_REGS:420,420 MEM:280,280
  a10(r171,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a11(r170,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a12(r169,l0) costs: LO_REGS:0,0 HI_REGS:460,460 CALLER_SAVE_REGS:460,460 EVEN_REG:460,460 GENERAL_REGS:460,460 VFP_D0_D7_REGS:16080,16080 VFP_LO_REGS:16080,16080 ALL_REGS:16080,16080 MEM:10720,10720
  a13(r168,l0) costs: LO_REGS:0,0 HI_REGS:460,460 CALLER_SAVE_REGS:460,460 EVEN_REG:460,460 GENERAL_REGS:460,460 VFP_D0_D7_REGS:6900,6900 VFP_LO_REGS:6900,6900 ALL_REGS:6900,6900 MEM:4600,4600
  a14(r254,l0) costs: LO_REGS:0,0 HI_REGS:40,40 CALLER_SAVE_REGS:40,40 EVEN_REG:40,40 GENERAL_REGS:40,40 VFP_D0_D7_REGS:600,600 VFP_LO_REGS:600,600 ALL_REGS:600,600 MEM:400,400
  a15(r253,l0) costs: LO_REGS:0,0 HI_REGS:56,56 CALLER_SAVE_REGS:56,56 EVEN_REG:56,56 GENERAL_REGS:56,56 VFP_D0_D7_REGS:840,840 VFP_LO_REGS:840,840 ALL_REGS:840,840 MEM:560,560
  a16(r252,l0) costs: LO_REGS:0,0 HI_REGS:82,82 CALLER_SAVE_REGS:82,82 EVEN_REG:82,82 GENERAL_REGS:82,82 VFP_D0_D7_REGS:1230,1230 VFP_LO_REGS:1230,1230 ALL_REGS:1230,1230 MEM:820,820
  a17(r251,l0) costs: LO_REGS:0,0 HI_REGS:116,116 CALLER_SAVE_REGS:116,116 EVEN_REG:116,116 GENERAL_REGS:116,116 VFP_D0_D7_REGS:1740,1740 VFP_LO_REGS:1740,1740 ALL_REGS:1740,1740 MEM:1160,1160
  a18(r250,l0) costs: LO_REGS:0,0 HI_REGS:168,168 CALLER_SAVE_REGS:168,168 EVEN_REG:168,168 GENERAL_REGS:168,168 VFP_D0_D7_REGS:2520,2520 VFP_LO_REGS:2520,2520 ALL_REGS:2520,2520 MEM:1680,1680
  a19(r249,l0) costs: LO_REGS:0,0 HI_REGS:240,240 CALLER_SAVE_REGS:240,240 EVEN_REG:240,240 GENERAL_REGS:240,240 VFP_D0_D7_REGS:3600,3600 VFP_LO_REGS:3600,3600 ALL_REGS:3600,3600 MEM:2400,2400
  a20(r248,l0) costs: LO_REGS:0,0 HI_REGS:490,490 CALLER_SAVE_REGS:490,490 EVEN_REG:490,490 GENERAL_REGS:490,490 VFP_D0_D7_REGS:7350,7350 VFP_LO_REGS:7350,7350 ALL_REGS:7350,7350 MEM:4900,4900
  a21(r167,l0) costs: LO_REGS:0,0 HI_REGS:490,490 CALLER_SAVE_REGS:490,490 EVEN_REG:490,490 GENERAL_REGS:490,490 VFP_D0_D7_REGS:7350,7350 VFP_LO_REGS:7350,7350 ALL_REGS:7350,7350 MEM:4900,4900
  a22(r166,l0) costs: LO_REGS:0,0 HI_REGS:490,490 CALLER_SAVE_REGS:490,490 EVEN_REG:490,490 GENERAL_REGS:490,490 VFP_D0_D7_REGS:7350,7350 VFP_LO_REGS:7350,7350 ALL_REGS:7350,7350 MEM:4900,4900
  a23(r165,l0) costs: LO_REGS:0,0 HI_REGS:490,490 CALLER_SAVE_REGS:490,490 EVEN_REG:490,490 GENERAL_REGS:490,490 VFP_D0_D7_REGS:7350,7350 VFP_LO_REGS:7350,7350 ALL_REGS:7350,7350 MEM:4900,4900
  a24(r164,l0) costs: LO_REGS:0,0 HI_REGS:490,490 CALLER_SAVE_REGS:490,490 EVEN_REG:490,490 GENERAL_REGS:490,490 VFP_D0_D7_REGS:7350,7350 VFP_LO_REGS:7350,7350 ALL_REGS:7350,7350 MEM:4900,4900
  a25(r160,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:11025,11025 VFP_LO_REGS:11025,11025 ALL_REGS:11025,11025 MEM:7350,7350
  a26(r163,l0) costs: LO_REGS:0,0 HI_REGS:490,490 CALLER_SAVE_REGS:490,490 EVEN_REG:490,490 GENERAL_REGS:490,490 VFP_D0_D7_REGS:7350,7350 VFP_LO_REGS:7350,7350 ALL_REGS:7350,7350 MEM:4900,4900
  a27(r161,l0) costs: LO_REGS:0,0 HI_REGS:490,490 CALLER_SAVE_REGS:490,490 EVEN_REG:490,490 GENERAL_REGS:490,490 VFP_D0_D7_REGS:7350,7350 VFP_LO_REGS:7350,7350 ALL_REGS:7350,7350 MEM:4900,4900
  a28(r245,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7350,7350 VFP_LO_REGS:7350,7350 ALL_REGS:7350,7350 MEM:4900,4900
  a29(r246,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7350,7350 VFP_LO_REGS:7350,7350 ALL_REGS:7350,7350 MEM:4900,4900
  a30(r158,l0) costs: LO_REGS:0,0 HI_REGS:122,122 CALLER_SAVE_REGS:122,122 EVEN_REG:122,122 GENERAL_REGS:122,122 VFP_D0_D7_REGS:1830,1830 VFP_LO_REGS:1830,1830 ALL_REGS:1830,1830 MEM:1220,1220
  a31(r157,l0) costs: LO_REGS:0,0 HI_REGS:122,122 CALLER_SAVE_REGS:122,122 EVEN_REG:122,122 GENERAL_REGS:122,122 VFP_D0_D7_REGS:1830,1830 VFP_LO_REGS:1830,1830 ALL_REGS:1830,1830 MEM:1220,1220
  a32(r264,l0) costs: LO_REGS:184,184 HI_REGS:552,552 CALLER_SAVE_REGS:552,552 EVEN_REG:552,552 GENERAL_REGS:368,368 VFP_D0_D7_REGS:4140,4140 VFP_LO_REGS:4140,4140 ALL_REGS:2760,2760 MEM:2760,2760
  a33(r150,l0) costs: LO_REGS:184,184 HI_REGS:552,552 CALLER_SAVE_REGS:552,552 EVEN_REG:552,552 GENERAL_REGS:368,368 VFP_D0_D7_REGS:8280,8280 VFP_LO_REGS:8280,8280 ALL_REGS:6900,6900 MEM:5520,5520
  a34(r241,l0) costs: LO_REGS:0,0 HI_REGS:368,368 CALLER_SAVE_REGS:368,368 EVEN_REG:368,368 GENERAL_REGS:368,368 VFP_D0_D7_REGS:2760,2760 VFP_LO_REGS:2760,2760 ALL_REGS:2760,2760 MEM:1840,1840
  a35(r240,l0) costs: LO_REGS:0,0 HI_REGS:368,368 CALLER_SAVE_REGS:368,368 EVEN_REG:368,368 GENERAL_REGS:368,368 VFP_D0_D7_REGS:2760,2760 VFP_LO_REGS:2760,2760 ALL_REGS:2760,2760 MEM:1840,1840
  a36(r239,l0) costs: LO_REGS:0,0 HI_REGS:368,368 CALLER_SAVE_REGS:368,368 EVEN_REG:368,368 GENERAL_REGS:368,368 VFP_D0_D7_REGS:2760,2760 VFP_LO_REGS:2760,2760 ALL_REGS:2760,2760 MEM:1840,1840
  a37(r243,l0) costs: LO_REGS:0,0 HI_REGS:184,184 CALLER_SAVE_REGS:184,184 EVEN_REG:184,184 GENERAL_REGS:184,184 VFP_D0_D7_REGS:2760,2760 VFP_LO_REGS:2760,2760 ALL_REGS:2760,2760 MEM:0,0
  a38(r149,l0) costs: LO_REGS:0,0 HI_REGS:122,122 CALLER_SAVE_REGS:122,122 EVEN_REG:122,122 GENERAL_REGS:122,122 VFP_D0_D7_REGS:1830,1830 VFP_LO_REGS:1830,1830 ALL_REGS:1830,1830 MEM:1220,1220
  a39(r148,l0) costs: LO_REGS:0,0 HI_REGS:122,122 CALLER_SAVE_REGS:122,122 EVEN_REG:122,122 GENERAL_REGS:122,122 VFP_D0_D7_REGS:1830,1830 VFP_LO_REGS:1830,1830 ALL_REGS:1830,1830 MEM:1220,1220
  a40(r263,l0) costs: LO_REGS:184,184 HI_REGS:552,552 CALLER_SAVE_REGS:552,552 EVEN_REG:552,552 GENERAL_REGS:368,368 VFP_D0_D7_REGS:4140,4140 VFP_LO_REGS:4140,4140 ALL_REGS:2760,2760 MEM:2760,2760
  a41(r141,l0) costs: LO_REGS:184,184 HI_REGS:552,552 CALLER_SAVE_REGS:552,552 EVEN_REG:552,552 GENERAL_REGS:368,368 VFP_D0_D7_REGS:8280,8280 VFP_LO_REGS:8280,8280 ALL_REGS:6900,6900 MEM:5520,5520
  a42(r235,l0) costs: LO_REGS:0,0 HI_REGS:368,368 CALLER_SAVE_REGS:368,368 EVEN_REG:368,368 GENERAL_REGS:368,368 VFP_D0_D7_REGS:2760,2760 VFP_LO_REGS:2760,2760 ALL_REGS:2760,2760 MEM:1840,1840
  a43(r234,l0) costs: LO_REGS:0,0 HI_REGS:368,368 CALLER_SAVE_REGS:368,368 EVEN_REG:368,368 GENERAL_REGS:368,368 VFP_D0_D7_REGS:2760,2760 VFP_LO_REGS:2760,2760 ALL_REGS:2760,2760 MEM:1840,1840
  a44(r233,l0) costs: LO_REGS:0,0 HI_REGS:368,368 CALLER_SAVE_REGS:368,368 EVEN_REG:368,368 GENERAL_REGS:368,368 VFP_D0_D7_REGS:2760,2760 VFP_LO_REGS:2760,2760 ALL_REGS:2760,2760 MEM:1840,1840
  a45(r237,l0) costs: LO_REGS:0,0 HI_REGS:184,184 CALLER_SAVE_REGS:184,184 EVEN_REG:184,184 GENERAL_REGS:184,184 VFP_D0_D7_REGS:2760,2760 VFP_LO_REGS:2760,2760 ALL_REGS:2760,2760 MEM:0,0
  a46(r140,l0) costs: LO_REGS:0,0 HI_REGS:122,122 CALLER_SAVE_REGS:122,122 EVEN_REG:122,122 GENERAL_REGS:122,122 VFP_D0_D7_REGS:1830,1830 VFP_LO_REGS:1830,1830 ALL_REGS:1830,1830 MEM:1220,1220
  a47(r139,l0) costs: LO_REGS:0,0 HI_REGS:122,122 CALLER_SAVE_REGS:122,122 EVEN_REG:122,122 GENERAL_REGS:122,122 VFP_D0_D7_REGS:1830,1830 VFP_LO_REGS:1830,1830 ALL_REGS:1830,1830 MEM:1220,1220
  a48(r262,l0) costs: LO_REGS:184,184 HI_REGS:552,552 CALLER_SAVE_REGS:552,552 EVEN_REG:552,552 GENERAL_REGS:368,368 VFP_D0_D7_REGS:4140,4140 VFP_LO_REGS:4140,4140 ALL_REGS:2760,2760 MEM:2760,2760
  a49(r132,l0) costs: LO_REGS:184,184 HI_REGS:552,552 CALLER_SAVE_REGS:552,552 EVEN_REG:552,552 GENERAL_REGS:368,368 VFP_D0_D7_REGS:8280,8280 VFP_LO_REGS:8280,8280 ALL_REGS:6900,6900 MEM:5520,5520
  a50(r229,l0) costs: LO_REGS:0,0 HI_REGS:368,368 CALLER_SAVE_REGS:368,368 EVEN_REG:368,368 GENERAL_REGS:368,368 VFP_D0_D7_REGS:2760,2760 VFP_LO_REGS:2760,2760 ALL_REGS:2760,2760 MEM:1840,1840
  a51(r228,l0) costs: LO_REGS:0,0 HI_REGS:368,368 CALLER_SAVE_REGS:368,368 EVEN_REG:368,368 GENERAL_REGS:368,368 VFP_D0_D7_REGS:2760,2760 VFP_LO_REGS:2760,2760 ALL_REGS:2760,2760 MEM:1840,1840
  a52(r227,l0) costs: LO_REGS:0,0 HI_REGS:368,368 CALLER_SAVE_REGS:368,368 EVEN_REG:368,368 GENERAL_REGS:368,368 VFP_D0_D7_REGS:2760,2760 VFP_LO_REGS:2760,2760 ALL_REGS:2760,2760 MEM:1840,1840
  a53(r231,l0) costs: LO_REGS:0,0 HI_REGS:184,184 CALLER_SAVE_REGS:184,184 EVEN_REG:184,184 GENERAL_REGS:184,184 VFP_D0_D7_REGS:2760,2760 VFP_LO_REGS:2760,2760 ALL_REGS:2760,2760 MEM:0,0
  a54(r131,l0) costs: LO_REGS:0,0 HI_REGS:122,122 CALLER_SAVE_REGS:122,122 EVEN_REG:122,122 GENERAL_REGS:122,122 VFP_D0_D7_REGS:1830,1830 VFP_LO_REGS:1830,1830 ALL_REGS:1830,1830 MEM:1220,1220
  a55(r130,l0) costs: LO_REGS:0,0 HI_REGS:122,122 CALLER_SAVE_REGS:122,122 EVEN_REG:122,122 GENERAL_REGS:122,122 VFP_D0_D7_REGS:1830,1830 VFP_LO_REGS:1830,1830 ALL_REGS:1830,1830 MEM:1220,1220
  a56(r261,l0) costs: LO_REGS:184,184 HI_REGS:552,552 CALLER_SAVE_REGS:552,552 EVEN_REG:552,552 GENERAL_REGS:368,368 VFP_D0_D7_REGS:4140,4140 VFP_LO_REGS:4140,4140 ALL_REGS:2760,2760 MEM:2760,2760
  a57(r123,l0) costs: LO_REGS:184,184 HI_REGS:552,552 CALLER_SAVE_REGS:552,552 EVEN_REG:552,552 GENERAL_REGS:368,368 VFP_D0_D7_REGS:8280,8280 VFP_LO_REGS:8280,8280 ALL_REGS:6900,6900 MEM:5520,5520
  a58(r223,l0) costs: LO_REGS:0,0 HI_REGS:368,368 CALLER_SAVE_REGS:368,368 EVEN_REG:368,368 GENERAL_REGS:368,368 VFP_D0_D7_REGS:2760,2760 VFP_LO_REGS:2760,2760 ALL_REGS:2760,2760 MEM:1840,1840
  a59(r222,l0) costs: LO_REGS:0,0 HI_REGS:368,368 CALLER_SAVE_REGS:368,368 EVEN_REG:368,368 GENERAL_REGS:368,368 VFP_D0_D7_REGS:2760,2760 VFP_LO_REGS:2760,2760 ALL_REGS:2760,2760 MEM:1840,1840
  a60(r221,l0) costs: LO_REGS:0,0 HI_REGS:368,368 CALLER_SAVE_REGS:368,368 EVEN_REG:368,368 GENERAL_REGS:368,368 VFP_D0_D7_REGS:2760,2760 VFP_LO_REGS:2760,2760 ALL_REGS:2760,2760 MEM:1840,1840
  a61(r225,l0) costs: LO_REGS:0,0 HI_REGS:184,184 CALLER_SAVE_REGS:184,184 EVEN_REG:184,184 GENERAL_REGS:184,184 VFP_D0_D7_REGS:2760,2760 VFP_LO_REGS:2760,2760 ALL_REGS:2760,2760 MEM:0,0
  a62(r219,l0) costs: GENERAL_REGS:0,0 MEM:4800,4800
  a63(r217,l0) costs: GENERAL_REGS:0,0 MEM:1040,1040
  a64(r215,l0) costs: GENERAL_REGS:0,0 MEM:1560,1560
  a65(r213,l0) costs: GENERAL_REGS:0,0 MEM:4640,4640
  a66(r212,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:5100,5100 VFP_LO_REGS:5100,5100 ALL_REGS:5100,5100 MEM:3400,3400
  a67(r209,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:2610,2610 VFP_LO_REGS:2610,2610 ALL_REGS:2610,2610 MEM:1740,1740
  a68(r204,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3990,3990 VFP_LO_REGS:3990,3990 ALL_REGS:3990,3990 MEM:2660,2660
  a69(r199,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:11730,11730 VFP_LO_REGS:11730,11730 ALL_REGS:11730,11730 MEM:7820,7820
  a70(r194,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:6510,6510 VFP_LO_REGS:6510,6510 ALL_REGS:6510,6510 MEM:4340,4340
  a71(r189,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3360,3360 VFP_LO_REGS:3360,3360 ALL_REGS:3360,3360 MEM:2240,2240
  a72(r184,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:5100,5100 VFP_LO_REGS:5100,5100 ALL_REGS:5100,5100 MEM:3400,3400
  a73(r181,l0) costs: GENERAL_REGS:0,0 MEM:15000,15000
  a74(r258,l0) costs: LO_REGS:2000,2000 HI_REGS:4000,4000 CALLER_SAVE_REGS:4000,4000 EVEN_REG:4000,4000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a75(r260,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a76(r259,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a77(r257,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 463(l0): point = 0
   Insn 462(l0): point = 2
   Insn 567(l0): point = 5
   Insn 13(l0): point = 7
   Insn 580(l0): point = 10
   Insn 565(l0): point = 13
   Insn 12(l0): point = 15
   Insn 563(l0): point = 18
   Insn 10(l0): point = 20
   Insn 561(l0): point = 23
   Insn 7(l0): point = 25
   Insn 559(l0): point = 28
   Insn 411(l0): point = 30
   Insn 410(l0): point = 32
   Insn 8(l0): point = 34
   Insn 409(l0): point = 36
   Insn 557(l0): point = 39
   Insn 403(l0): point = 41
   Insn 402(l0): point = 43
   Insn 11(l0): point = 45
   Insn 401(l0): point = 47
   Insn 398(l0): point = 50
   Insn 397(l0): point = 52
   Insn 395(l0): point = 55
   Insn 394(l0): point = 57
   Insn 583(l0): point = 59
   Insn 582(l0): point = 61
   Insn 389(l0): point = 63
   Insn 385(l0): point = 66
   Insn 384(l0): point = 68
   Insn 383(l0): point = 70
   Insn 381(l0): point = 73
   Insn 380(l0): point = 75
   Insn 379(l0): point = 77
   Insn 377(l0): point = 80
   Insn 376(l0): point = 82
   Insn 375(l0): point = 84
   Insn 373(l0): point = 87
   Insn 372(l0): point = 89
   Insn 371(l0): point = 91
   Insn 369(l0): point = 94
   Insn 368(l0): point = 96
   Insn 367(l0): point = 98
   Insn 365(l0): point = 101
   Insn 364(l0): point = 103
   Insn 363(l0): point = 105
   Insn 361(l0): point = 108
   Insn 360(l0): point = 110
   Insn 358(l0): point = 113
   Insn 357(l0): point = 115
   Insn 354(l0): point = 117
   Insn 353(l0): point = 119
   Insn 352(l0): point = 121
   Insn 346(l0): point = 123
   Insn 345(l0): point = 125
   Insn 356(l0): point = 127
   Insn 344(l0): point = 129
   Insn 342(l0): point = 131
   Insn 341(l0): point = 133
   Insn 336(l0): point = 135
   Insn 335(l0): point = 137
   Insn 334(l0): point = 139
   Insn 339(l0): point = 141
   Insn 321(l0): point = 144
   Insn 320(l0): point = 146
   Insn 319(l0): point = 148
   Insn 318(l0): point = 150
   Insn 555(l0): point = 153
   Insn 286(l0): point = 155
   Insn 285(l0): point = 157
   Insn 284(l0): point = 159
   Insn 283(l0): point = 161
   Insn 553(l0): point = 164
   Insn 251(l0): point = 166
   Insn 250(l0): point = 168
   Insn 249(l0): point = 170
   Insn 248(l0): point = 172
   Insn 551(l0): point = 175
   Insn 216(l0): point = 177
   Insn 215(l0): point = 179
   Insn 214(l0): point = 181
   Insn 213(l0): point = 183
   Insn 540(l0): point = 186
   Insn 9(l0): point = 188
   Insn 280(l0): point = 191
   Insn 525(l0): point = 193
   Insn 276(l0): point = 195
   Insn 275(l0): point = 197
   Insn 268(l0): point = 199
   Insn 267(l0): point = 201
   Insn 265(l0): point = 203
   Insn 264(l0): point = 205
   Insn 262(l0): point = 207
   Insn 261(l0): point = 209
   Insn 273(l0): point = 211
   Insn 270(l0): point = 213
   Insn 274(l0): point = 215
   Insn 272(l0): point = 217
   Insn 260(l0): point = 219
   Insn 549(l0): point = 222
   Insn 173(l0): point = 224
   Insn 171(l0): point = 226
   Insn 315(l0): point = 229
   Insn 526(l0): point = 231
   Insn 311(l0): point = 233
   Insn 310(l0): point = 235
   Insn 303(l0): point = 237
   Insn 302(l0): point = 239
   Insn 300(l0): point = 241
   Insn 299(l0): point = 243
   Insn 297(l0): point = 245
   Insn 296(l0): point = 247
   Insn 308(l0): point = 249
   Insn 305(l0): point = 251
   Insn 309(l0): point = 253
   Insn 307(l0): point = 255
   Insn 295(l0): point = 257
   Insn 570(l0): point = 260
   Insn 142(l0): point = 263
   Insn 573(l0): point = 266
   Insn 440(l0): point = 269
   Insn 210(l0): point = 272
   Insn 523(l0): point = 274
   Insn 206(l0): point = 276
   Insn 205(l0): point = 278
   Insn 198(l0): point = 280
   Insn 197(l0): point = 282
   Insn 195(l0): point = 284
   Insn 194(l0): point = 286
   Insn 192(l0): point = 288
   Insn 191(l0): point = 290
   Insn 203(l0): point = 292
   Insn 200(l0): point = 294
   Insn 204(l0): point = 296
   Insn 202(l0): point = 298
   Insn 190(l0): point = 300
   Insn 545(l0): point = 303
   Insn 151(l0): point = 305
   Insn 149(l0): point = 307
   Insn 245(l0): point = 310
   Insn 524(l0): point = 312
   Insn 241(l0): point = 314
   Insn 240(l0): point = 316
   Insn 233(l0): point = 318
   Insn 232(l0): point = 320
   Insn 230(l0): point = 322
   Insn 229(l0): point = 324
   Insn 227(l0): point = 326
   Insn 226(l0): point = 328
   Insn 238(l0): point = 330
   Insn 235(l0): point = 332
   Insn 239(l0): point = 334
   Insn 237(l0): point = 336
   Insn 225(l0): point = 338
   Insn 183(l0): point = 341
   Insn 181(l0): point = 343
   Insn 179(l0): point = 345
   Insn 169(l0): point = 348
   Insn 168(l0): point = 350
   Insn 428(l0): point = 353
   Insn 431(l0): point = 356
   Insn 547(l0): point = 359
   Insn 162(l0): point = 361
   Insn 160(l0): point = 363
   Insn 158(l0): point = 366
   Insn 157(l0): point = 368
   Insn 147(l0): point = 371
   Insn 139(l0): point = 374
   Insn 543(l0): point = 377
   Insn 131(l0): point = 380
   Insn 130(l0): point = 382
   Insn 127(l0): point = 384
   Insn 576(l0): point = 387
   Insn 449(l0): point = 390
   Insn 120(l0): point = 393
   Insn 119(l0): point = 395
   Insn 116(l0): point = 397
   Insn 113(l0): point = 400
   Insn 112(l0): point = 402
   Insn 538(l0): point = 405
   Insn 107(l0): point = 407
   Insn 101(l0): point = 409
   Insn 98(l0): point = 412
   Insn 97(l0): point = 414
   Insn 536(l0): point = 417
   Insn 92(l0): point = 419
   Insn 86(l0): point = 421
   Insn 82(l0): point = 424
   Insn 456(l0): point = 427
   Insn 534(l0): point = 430
   Insn 76(l0): point = 432
   Insn 70(l0): point = 434
   Insn 532(l0): point = 437
   Insn 64(l0): point = 439
   Insn 58(l0): point = 441
   Insn 55(l0): point = 444
   Insn 54(l0): point = 446
   Insn 530(l0): point = 449
   Insn 49(l0): point = 451
   Insn 43(l0): point = 453
   Insn 40(l0): point = 456
   Insn 39(l0): point = 458
   Insn 528(l0): point = 461
   Insn 33(l0): point = 464
   Insn 32(l0): point = 466
   Insn 31(l0): point = 468
   Insn 29(l0): point = 470
   Insn 26(l0): point = 473
   Insn 25(l0): point = 475
   Insn 5(l0): point = 477
   Insn 4(l0): point = 479
   Insn 2(l0): point = 481
   Insn 522(l0): point = 483
   Insn 521(l0): point = 485
   Insn 520(l0): point = 487
   Insn 519(l0): point = 489
 a0(r174): [461..468] [186..188] [39..45] [28..34] [23..25] [18..20] [13..15] [3..7]
 a1(r116): [449..451] [437..439] [428..432]
 a2(r175): [464..481] [390..460] [380..386] [263..376] [191..259] [184..185] [173..174] [162..163] [151..152]
 a3(r176): [464..475] [390..460] [380..386] [263..376] [191..259] [140..185]
 a4(r177): [464..479] [390..460] [380..386] [335..376] [297..309] [263..271] [254..259] [216..228]
 a5(r178): [464..477] [390..460] [380..386] [337..376] [299..309] [263..271] [256..259] [218..228]
 a6(r118): [417..419] [405..407] [391..392]
 a7(r121): [175..183] [164..172] [153..161] [42..150] [31..38]
 a8(r173): [31..32]
 a9(r172): [33..36]
 a10(r171): [42..43]
 a11(r170): [44..47]
 a12(r169): [53..61]
 a13(r168): [60..63]
 a14(r254): [69..70]
 a15(r253): [76..77]
 a16(r252): [83..84]
 a17(r251): [90..91]
 a18(r250): [97..98]
 a19(r249): [104..105]
 a20(r248): [116..127]
 a21(r167): [118..119]
 a22(r166): [120..121]
 a23(r165): [124..125]
 a24(r164): [126..129]
 a25(r160): [126..135]
 a26(r163): [132..133]
 a27(r161): [134..141]
 a28(r245): [136..139]
 a29(r246): [136..137]
 a30(r158): [145..146]
 a31(r157): [147..148]
 a32(r264): [230..231]
 a33(r150): [236..257]
 a34(r241): [238..239]
 a35(r240): [242..243]
 a36(r239): [246..247]
 a37(r243): [250..251]
 a38(r149): [156..157]
 a39(r148): [158..159]
 a40(r263): [192..193]
 a41(r141): [198..219]
 a42(r235): [200..201]
 a43(r234): [204..205]
 a44(r233): [208..209]
 a45(r237): [212..213]
 a46(r140): [167..168]
 a47(r139): [169..170]
 a48(r262): [311..312]
 a49(r132): [317..338]
 a50(r229): [319..320]
 a51(r228): [323..324]
 a52(r227): [327..328]
 a53(r231): [331..332]
 a54(r131): [178..179]
 a55(r130): [180..181]
 a56(r261): [273..274]
 a57(r123): [279..300]
 a58(r223): [281..282]
 a59(r222): [285..286]
 a60(r221): [289..290]
 a61(r225): [293..294]
 a62(r219): [344..345]
 a63(r217): [225..226]
 a64(r215): [362..363]
 a65(r213): [306..307]
 a66(r212): [383..384]
 a67(r209): [396..397]
 a68(r204): [408..409]
 a69(r199): [420..421]
 a70(r194): [433..434]
 a71(r189): [440..441]
 a72(r184): [452..453]
 a73(r181): [467..470]
 a74(r258): [476..487]
 a75(r260): [478..483]
 a76(r259): [480..485]
 a77(r257): [482..489]
Compressing live ranges: from 492 to 166 - 33%
Ranges after the compression:
 a0(r174): [156..157] [70..71] [0..15]
 a1(r116): [152..153] [148..149] [144..145]
 a2(r175): [72..163] [68..69] [62..63] [56..57] [50..51]
 a3(r176): [72..157] [44..69]
 a4(r177): [124..161] [110..113] [96..99] [82..85]
 a5(r178): [124..159] [110..113] [96..99] [82..85]
 a6(r118): [140..141] [136..137] [132..133]
 a7(r121): [64..67] [58..61] [52..55] [8..49]
 a8(r173): [8..9]
 a9(r172): [10..11]
 a10(r171): [12..13]
 a11(r170): [14..15]
 a12(r169): [16..17]
 a13(r168): [16..17]
 a14(r254): [18..19]
 a15(r253): [20..21]
 a16(r252): [22..23]
 a17(r251): [24..25]
 a18(r250): [26..27]
 a19(r249): [28..29]
 a20(r248): [30..37]
 a21(r167): [30..31]
 a22(r166): [32..33]
 a23(r165): [34..35]
 a24(r164): [36..37]
 a25(r160): [36..41]
 a26(r163): [38..39]
 a27(r161): [40..45]
 a28(r245): [42..43]
 a29(r246): [42..43]
 a30(r158): [46..47]
 a31(r157): [48..49]
 a32(r264): [86..87]
 a33(r150): [88..97]
 a34(r241): [88..89]
 a35(r240): [90..91]
 a36(r239): [92..93]
 a37(r243): [94..95]
 a38(r149): [52..53]
 a39(r148): [54..55]
 a40(r263): [72..73]
 a41(r141): [74..83]
 a42(r235): [74..75]
 a43(r234): [76..77]
 a44(r233): [78..79]
 a45(r237): [80..81]
 a46(r140): [58..59]
 a47(r139): [60..61]
 a48(r262): [114..115]
 a49(r132): [116..125]
 a50(r229): [116..117]
 a51(r228): [118..119]
 a52(r227): [120..121]
 a53(r231): [122..123]
 a54(r131): [64..65]
 a55(r130): [66..67]
 a56(r261): [100..101]
 a57(r123): [102..111]
 a58(r223): [102..103]
 a59(r222): [104..105]
 a60(r221): [106..107]
 a61(r225): [108..109]
 a62(r219): [126..127]
 a63(r217): [84..85]
 a64(r215): [128..129]
 a65(r213): [112..113]
 a66(r212): [130..131]
 a67(r209): [134..135]
 a68(r204): [138..139]
 a69(r199): [142..143]
 a70(r194): [146..147]
 a71(r189): [150..151]
 a72(r184): [154..155]
 a73(r181): [156..157]
 a74(r258): [158..165]
 a75(r260): [160..165]
 a76(r259): [162..165]
 a77(r257): [164..165]
+++Allocating 736 bytes for conflict table (uncompressed size 1248)
;; a0(r174,l0) conflicts: a8(r173,l0) a7(r121,l0) a9(r172,l0) a10(r171,l0) a11(r170,l0) a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0) a73(r181,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r116,l0) conflicts: a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r175,l0) conflicts: a0(r174,l0) a3(r176,l0) a40(r263,l0) a42(r235,l0) a41(r141,l0) a43(r234,l0) a44(r233,l0) a45(r237,l0) a5(r178,l0) a4(r177,l0) a63(r217,l0) a32(r264,l0) a34(r241,l0) a33(r150,l0) a35(r240,l0) a36(r239,l0) a37(r243,l0) a56(r261,l0) a58(r223,l0) a57(r123,l0) a59(r222,l0) a60(r221,l0) a61(r225,l0) a65(r213,l0) a48(r262,l0) a50(r229,l0) a49(r132,l0) a51(r228,l0) a52(r227,l0) a53(r231,l0) a62(r219,l0) a64(r215,l0) a66(r212,l0) a6(r118,l0) a67(r209,l0) a68(r204,l0) a69(r199,l0) a1(r116,l0) a70(r194,l0) a71(r189,l0) a72(r184,l0) a73(r181,l0) a74(r258,l0) a75(r260,l0) a76(r259,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a3(r176,l0) conflicts: a0(r174,l0) a7(r121,l0) a27(r161,l0) a30(r158,l0) a31(r157,l0) a2(r175,l0) a38(r149,l0) a39(r148,l0) a46(r140,l0) a47(r139,l0) a54(r131,l0) a55(r130,l0) a40(r263,l0) a42(r235,l0) a41(r141,l0) a43(r234,l0) a44(r233,l0) a45(r237,l0) a5(r178,l0) a4(r177,l0) a63(r217,l0) a32(r264,l0) a34(r241,l0) a33(r150,l0) a35(r240,l0) a36(r239,l0) a37(r243,l0) a56(r261,l0) a58(r223,l0) a57(r123,l0) a59(r222,l0) a60(r221,l0) a61(r225,l0) a65(r213,l0) a48(r262,l0) a50(r229,l0) a49(r132,l0) a51(r228,l0) a52(r227,l0) a53(r231,l0) a62(r219,l0) a64(r215,l0) a66(r212,l0) a6(r118,l0) a67(r209,l0) a68(r204,l0) a69(r199,l0) a1(r116,l0) a70(r194,l0) a71(r189,l0) a72(r184,l0) a73(r181,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a4(r177,l0) conflicts: a0(r174,l0) a3(r176,l0) a2(r175,l0) a41(r141,l0) a5(r178,l0) a63(r217,l0) a33(r150,l0) a57(r123,l0) a65(r213,l0) a49(r132,l0) a62(r219,l0) a64(r215,l0) a66(r212,l0) a6(r118,l0) a67(r209,l0) a68(r204,l0) a69(r199,l0) a1(r116,l0) a70(r194,l0) a71(r189,l0) a72(r184,l0) a73(r181,l0) a74(r258,l0) a75(r260,l0)
;;     total conflict hard regs: 3
;;     conflict hard regs: 3

;; a5(r178,l0) conflicts: a0(r174,l0) a3(r176,l0) a2(r175,l0) a41(r141,l0) a4(r177,l0) a63(r217,l0) a33(r150,l0) a57(r123,l0) a65(r213,l0) a49(r132,l0) a62(r219,l0) a64(r215,l0) a66(r212,l0) a6(r118,l0) a67(r209,l0) a68(r204,l0) a69(r199,l0) a1(r116,l0) a70(r194,l0) a71(r189,l0) a72(r184,l0) a73(r181,l0) a74(r258,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r118,l0) conflicts: a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r121,l0) conflicts: a0(r174,l0) a8(r173,l0) a9(r172,l0) a10(r171,l0) a11(r170,l0) a12(r169,l0) a13(r168,l0) a14(r254,l0) a15(r253,l0) a16(r252,l0) a17(r251,l0) a18(r250,l0) a19(r249,l0) a21(r167,l0) a20(r248,l0) a22(r166,l0) a23(r165,l0) a24(r164,l0) a25(r160,l0) a26(r163,l0) a27(r161,l0) a28(r245,l0) a29(r246,l0) a3(r176,l0) a30(r158,l0) a31(r157,l0) a38(r149,l0) a39(r148,l0) a46(r140,l0) a47(r139,l0) a54(r131,l0) a55(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r173,l0) conflicts: a0(r174,l0) a7(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r172,l0) conflicts: a0(r174,l0) a7(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r171,l0) conflicts: a0(r174,l0) a7(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r170,l0) conflicts: a0(r174,l0) a7(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r169,l0) conflicts: a7(r121,l0) a13(r168,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r168,l0) conflicts: a7(r121,l0) a12(r169,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r254,l0) conflicts: a7(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r253,l0) conflicts: a7(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r252,l0) conflicts: a7(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r251,l0) conflicts: a7(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r250,l0) conflicts: a7(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r249,l0) conflicts: a7(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r248,l0) conflicts: a7(r121,l0) a21(r167,l0) a22(r166,l0) a23(r165,l0) a24(r164,l0) a25(r160,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r167,l0) conflicts: a7(r121,l0) a20(r248,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r166,l0) conflicts: a7(r121,l0) a20(r248,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r165,l0) conflicts: a7(r121,l0) a20(r248,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r164,l0) conflicts: a7(r121,l0) a20(r248,l0) a25(r160,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r160,l0) conflicts: a7(r121,l0) a20(r248,l0) a24(r164,l0) a26(r163,l0) a27(r161,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r163,l0) conflicts: a7(r121,l0) a25(r160,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r161,l0) conflicts: a7(r121,l0) a25(r160,l0) a28(r245,l0) a29(r246,l0) a3(r176,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a28(r245,l0) conflicts: a7(r121,l0) a27(r161,l0) a29(r246,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a29(r246,l0) conflicts: a7(r121,l0) a27(r161,l0) a28(r245,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a30(r158,l0) conflicts: a7(r121,l0) a3(r176,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a31(r157,l0) conflicts: a7(r121,l0) a3(r176,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a32(r264,l0) conflicts: a3(r176,l0) a2(r175,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a33(r150,l0) conflicts: a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0) a34(r241,l0) a35(r240,l0) a36(r239,l0) a37(r243,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a34(r241,l0) conflicts: a3(r176,l0) a2(r175,l0) a33(r150,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a35(r240,l0) conflicts: a3(r176,l0) a2(r175,l0) a33(r150,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a36(r239,l0) conflicts: a3(r176,l0) a2(r175,l0) a33(r150,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a37(r243,l0) conflicts: a3(r176,l0) a2(r175,l0) a33(r150,l0)
;;     total conflict hard regs: 1 3
;;     conflict hard regs: 1 3

;; a38(r149,l0) conflicts: a7(r121,l0) a3(r176,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a39(r148,l0) conflicts: a7(r121,l0) a3(r176,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a40(r263,l0) conflicts: a3(r176,l0) a2(r175,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a41(r141,l0) conflicts: a3(r176,l0) a2(r175,l0) a42(r235,l0) a43(r234,l0) a44(r233,l0) a45(r237,l0) a5(r178,l0) a4(r177,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a42(r235,l0) conflicts: a3(r176,l0) a2(r175,l0) a41(r141,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a43(r234,l0) conflicts: a3(r176,l0) a2(r175,l0) a41(r141,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a44(r233,l0) conflicts: a3(r176,l0) a2(r175,l0) a41(r141,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a45(r237,l0) conflicts: a3(r176,l0) a2(r175,l0) a41(r141,l0)
;;     total conflict hard regs: 1 3
;;     conflict hard regs: 1 3

;; a46(r140,l0) conflicts: a7(r121,l0) a3(r176,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a47(r139,l0) conflicts: a7(r121,l0) a3(r176,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a48(r262,l0) conflicts: a3(r176,l0) a2(r175,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a49(r132,l0) conflicts: a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0) a50(r229,l0) a51(r228,l0) a52(r227,l0) a53(r231,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a50(r229,l0) conflicts: a3(r176,l0) a2(r175,l0) a49(r132,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a51(r228,l0) conflicts: a3(r176,l0) a2(r175,l0) a49(r132,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a52(r227,l0) conflicts: a3(r176,l0) a2(r175,l0) a49(r132,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a53(r231,l0) conflicts: a3(r176,l0) a2(r175,l0) a49(r132,l0)
;;     total conflict hard regs: 1 3
;;     conflict hard regs: 1 3

;; a54(r131,l0) conflicts: a7(r121,l0) a3(r176,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a55(r130,l0) conflicts: a7(r121,l0) a3(r176,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a56(r261,l0) conflicts: a3(r176,l0) a2(r175,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a57(r123,l0) conflicts: a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0) a58(r223,l0) a59(r222,l0) a60(r221,l0) a61(r225,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a58(r223,l0) conflicts: a3(r176,l0) a2(r175,l0) a57(r123,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a59(r222,l0) conflicts: a3(r176,l0) a2(r175,l0) a57(r123,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a60(r221,l0) conflicts: a3(r176,l0) a2(r175,l0) a57(r123,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a61(r225,l0) conflicts: a3(r176,l0) a2(r175,l0) a57(r123,l0)
;;     total conflict hard regs: 1 3
;;     conflict hard regs: 1 3

;; a62(r219,l0) conflicts: a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a63(r217,l0) conflicts: a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a64(r215,l0) conflicts: a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a65(r213,l0) conflicts: a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a66(r212,l0) conflicts: a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a67(r209,l0) conflicts: a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a68(r204,l0) conflicts: a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a69(r199,l0) conflicts: a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a70(r194,l0) conflicts: a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a71(r189,l0) conflicts: a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a72(r184,l0) conflicts: a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a73(r181,l0) conflicts: a0(r174,l0) a3(r176,l0) a2(r175,l0) a5(r178,l0) a4(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a74(r258,l0) conflicts: a2(r175,l0) a5(r178,l0) a4(r177,l0) a75(r260,l0) a76(r259,l0) a77(r257,l0)
;;     total conflict hard regs: 2-3
;;     conflict hard regs: 2-3

;; a75(r260,l0) conflicts: a2(r175,l0) a4(r177,l0) a74(r258,l0) a76(r259,l0) a77(r257,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a76(r259,l0) conflicts: a2(r175,l0) a74(r258,l0) a75(r260,l0) a77(r257,l0)
;;     total conflict hard regs: 3
;;     conflict hard regs: 3

;; a77(r257,l0) conflicts: a74(r258,l0) a75(r260,l0) a76(r259,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3


  cp0:a8(r173)<->a9(r172)@1:shuffle
  cp1:a10(r171)<->a11(r170)@12:shuffle
  cp2:a3(r176)<->a28(r245)@30:shuffle
  cp3:a25(r160)<->a29(r246)@30:shuffle
  cp4:a25(r160)<->a28(r245)@30:shuffle
  cp5:a26(r163)<->a27(r161)@30:shuffle
  cp6:a23(r165)<->a25(r160)@30:shuffle
  cp7:a23(r165)<->a24(r164)@30:shuffle
  cp8:a21(r167)<->a22(r166)@30:shuffle
  cp9:a30(r158)<->a31(r157)@7:shuffle
  cp10:a38(r149)<->a39(r148)@7:shuffle
  cp11:a46(r140)<->a47(r139)@7:shuffle
  cp12:a54(r131)<->a55(r130)@7:shuffle
  cp13:a6(r118)<->a68(r204)@16:shuffle
  cp14:a6(r118)<->a69(r199)@48:shuffle
  cp15:a1(r116)<->a70(r194)@27:shuffle
  cp16:a1(r116)<->a71(r189)@14:shuffle
  cp17:a1(r116)<->a72(r184)@21:shuffle
  cp18:a2(r175)<->a77(r257)@1000:move
  cp19:a4(r177)<->a76(r259)@1000:move
  cp20:a5(r178)<->a75(r260)@1000:move
  cp21:a3(r176)<->a74(r258)@1000:move
  pref0:a0(r174)<-hr0@2000
  pref1:a5(r178)<-hr3@736
  pref2:a4(r177)<-hr1@736
  pref3:a33(r150)<-hr0@184
  pref4:a32(r264)<-hr0@184
  pref5:a41(r141)<-hr0@184
  pref6:a40(r263)<-hr0@184
  pref7:a49(r132)<-hr0@184
  pref8:a48(r262)<-hr0@184
  pref9:a57(r123)<-hr0@184
  pref10:a56(r261)<-hr0@184
  pref11:a77(r257)<-hr0@2000
  pref12:a74(r258)<-hr1@2000
  pref13:a76(r259)<-hr2@2000
  pref14:a75(r260)<-hr3@2000
  pref15:a37(r243)<-hr2@11
  pref16:a45(r237)<-hr2@11
  pref17:a53(r231)<-hr2@11
  pref18:a61(r225)<-hr2@11
  regions=1, blocks=62, points=166
    allocnos=78 (big 0), copies=22, conflicts=0, ranges=98

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r174 1r116 2r175 3r176 4r177 5r178 6r118 7r121 8r173 9r172 10r171 11r170 12r169 13r168 14r254 15r253 16r252 17r251 18r250 19r249 20r248 21r167 22r166 23r165 24r164 25r160 26r163 27r161 28r245 29r246 30r158 31r157 32r264 33r150 34r241 35r240 36r239 37r243 38r149 39r148 40r263 41r141 42r235 43r234 44r233 45r237 46r140 47r139 48r262 49r132 50r229 51r228 52r227 53r231 54r131 55r130 56r261 57r123 58r223 59r222 60r221 61r225 62r219 63r217 64r215 65r213 66r212 67r209 68r204 69r199 70r194 71r189 72r184 73r181 74r258 75r260 76r259 77r257
    modified regnos: 116 118 121 123 130 131 132 139 140 141 148 149 150 157 158 160 161 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 181 184 189 194 199 204 209 212 213 215 217 219 221 222 223 225 227 228 229 231 233 234 235 237 239 240 241 243 245 246 248 249 250 251 252 253 254 257 258 259 260 261 262 263 264
    border:
    Pressure: GENERAL_REGS=8
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@709860
          2:( 0-2 4-12 14)@162512
            3:( 0-1 4-12 14)@116000
              4:( 0 4-12 14)@205792
                5:( 4-11)@190160
      Allocno a0r174 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r175 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a3r176 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a4r177 of GENERAL_REGS(14) has 13 avail. regs  0-2 4-12 14, node:  0-2 4-12 14 (confl regs =  3 13 15-106)
      Allocno a5r178 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r173 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r172 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r171 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r170 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r169 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r168 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r254 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r253 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r252 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r251 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r250 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r249 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r248 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r167 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r166 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r165 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r164 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a25r160 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a26r163 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a27r161 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a28r245 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a29r246 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a30r158 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a31r157 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a32r264 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a33r150 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a34r241 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a35r240 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a36r239 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a37r243 of LO_REGS(8) has 6 avail. regs  0 2 4-7, ^node:  0-2 4-12 14 (confl regs =  1 3 8-106)
      Allocno a38r149 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a39r148 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a40r263 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a41r141 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a42r235 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a43r234 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a44r233 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a45r237 of LO_REGS(8) has 6 avail. regs  0 2 4-7, ^node:  0-2 4-12 14 (confl regs =  1 3 8-106)
      Allocno a46r140 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a47r139 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a48r262 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a49r132 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a50r229 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a51r228 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a52r227 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a53r231 of LO_REGS(8) has 6 avail. regs  0 2 4-7, ^node:  0-2 4-12 14 (confl regs =  1 3 8-106)
      Allocno a54r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a55r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a56r261 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a57r123 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a58r223 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a59r222 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a60r221 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a61r225 of LO_REGS(8) has 6 avail. regs  0 2 4-7, ^node:  0-2 4-12 14 (confl regs =  1 3 8-106)
      Allocno a62r219 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a63r217 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a64r215 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a65r213 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a66r212 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a67r209 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a68r204 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a69r199 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a70r194 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a71r189 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a72r184 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a73r181 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a74r258 of ALL_REGS(46) has 12 avail. regs  0-1 4-12 14, node:  0-1 4-12 14 (confl regs =  2-3 13 15 48-106)
      Allocno a75r260 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a76r259 of ALL_REGS(46) has 13 avail. regs  0-2 4-12 14, node:  0-2 4-12 14 (confl regs =  3 13 15 48-106)
      Allocno a77r257 of ALL_REGS(46) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15 48-106)
      Forming thread by copy 14:a6r118-a69r199 (freq=48):
        Result (freq=2306): a6r118(1524) a69r199(782)
      Forming thread by copy 3:a25r160-a29r246 (freq=30):
        Result (freq=1225): a25r160(735) a29r246(490)
      Forming thread by copy 5:a26r163-a27r161 (freq=30):
        Result (freq=980): a26r163(490) a27r161(490)
      Forming thread by copy 6:a23r165-a25r160 (freq=30):
        Result (freq=1715): a23r165(490) a25r160(735) a29r246(490)
      Forming thread by copy 8:a21r167-a22r166 (freq=30):
        Result (freq=980): a21r167(490) a22r166(490)
      Forming thread by copy 15:a1r116-a70r194 (freq=27):
        Result (freq=1933): a1r116(1499) a70r194(434)
      Forming thread by copy 17:a1r116-a72r184 (freq=21):
        Result (freq=2273): a1r116(1499) a72r184(340) a70r194(434)
      Forming thread by copy 13:a6r118-a68r204 (freq=16):
        Result (freq=2572): a6r118(1524) a68r204(266) a69r199(782)
      Forming thread by copy 16:a1r116-a71r189 (freq=14):
        Result (freq=2497): a1r116(1499) a71r189(224) a72r184(340) a70r194(434)
      Forming thread by copy 1:a10r171-a11r170 (freq=12):
        Result (freq=400): a10r171(200) a11r170(200)
      Forming thread by copy 9:a30r158-a31r157 (freq=7):
        Result (freq=244): a30r158(122) a31r157(122)
      Forming thread by copy 10:a38r149-a39r148 (freq=7):
        Result (freq=244): a38r149(122) a39r148(122)
      Forming thread by copy 11:a46r140-a47r139 (freq=7):
        Result (freq=244): a46r140(122) a47r139(122)
      Forming thread by copy 12:a54r131-a55r130 (freq=7):
        Result (freq=244): a54r131(122) a55r130(122)
      Forming thread by copy 0:a8r173-a9r172 (freq=1):
        Result (freq=56): a8r173(28) a9r172(28)
      Pushing a14(r254,l0)(cost 0)
      Pushing a15(r253,l0)(cost 0)
      Pushing a9(r172,l0)(cost 0)
      Pushing a8(r173,l0)(cost 0)
      Pushing a16(r252,l0)(cost 0)
      Pushing a63(r217,l0)(cost 0)
      Pushing a17(r251,l0)(cost 0)
      Pushing a64(r215,l0)(cost 0)
      Pushing a18(r250,l0)(cost 0)
      Pushing a67(r209,l0)(cost 0)
      Pushing a61(r225,l0)(cost 0)
      Pushing a60(r221,l0)(cost 0)
      Pushing a59(r222,l0)(cost 0)
      Pushing a58(r223,l0)(cost 0)
      Pushing a56(r261,l0)(cost 0)
      Pushing a53(r231,l0)(cost 0)
      Pushing a52(r227,l0)(cost 0)
      Pushing a51(r228,l0)(cost 0)
      Pushing a50(r229,l0)(cost 0)
      Pushing a48(r262,l0)(cost 0)
      Pushing a45(r237,l0)(cost 0)
      Pushing a44(r233,l0)(cost 0)
      Pushing a43(r234,l0)(cost 0)
      Pushing a42(r235,l0)(cost 0)
      Pushing a40(r263,l0)(cost 0)
      Pushing a37(r243,l0)(cost 0)
      Pushing a36(r239,l0)(cost 0)
      Pushing a35(r240,l0)(cost 0)
      Pushing a34(r241,l0)(cost 0)
      Pushing a32(r264,l0)(cost 0)
      Pushing a19(r249,l0)(cost 0)
      Pushing a55(r130,l0)(cost 0)
      Pushing a54(r131,l0)(cost 0)
      Pushing a47(r139,l0)(cost 0)
      Pushing a46(r140,l0)(cost 0)
      Pushing a39(r148,l0)(cost 0)
      Pushing a38(r149,l0)(cost 0)
      Pushing a31(r157,l0)(cost 0)
      Pushing a30(r158,l0)(cost 0)
      Pushing a66(r212,l0)(cost 0)
      Pushing a11(r170,l0)(cost 0)
      Pushing a10(r171,l0)(cost 0)
      Pushing a57(r123,l0)(cost 0)
      Pushing a49(r132,l0)(cost 0)
      Pushing a41(r141,l0)(cost 0)
      Pushing a33(r150,l0)(cost 0)
      Pushing a13(r168,l0)(cost 0)
        Making a7(r121,l0) colorable
      Pushing a65(r213,l0)(cost 0)
      Pushing a62(r219,l0)(cost 0)
      Forming thread by copy 20:a5r178-a75r260 (freq=1000):
        Result (freq=3522): a5r178(1522) a75r260(2000)
        Making a5(r178,l0) colorable
      Pushing a28(r245,l0)(cost 0)
      Pushing a24(r164,l0)(cost 0)
      Pushing a20(r248,l0)(cost 0)
      Pushing a27(r161,l0)(cost 0)
      Pushing a26(r163,l0)(cost 0)
      Pushing a22(r166,l0)(cost 0)
      Pushing a21(r167,l0)(cost 0)
      Pushing a12(r169,l0)(cost 0)
      Pushing a73(r181,l0)(cost 0)
      Pushing a29(r246,l0)(cost 0)
      Pushing a23(r165,l0)(cost 0)
      Pushing a25(r160,l0)(cost 0)
      Pushing a77(r257,l0)(cost 0)
      Pushing a76(r259,l0)(cost 0)
      Pushing a5(r178,l0)(cost 19636)
      Forming thread by copy 19:a4r177-a76r259 (freq=1000):
        Result (freq=3884): a4r177(1884) a76r259(2000)
        Making a4(r177,l0) colorable
      Pushing a75(r260,l0)(cost 0)
      Pushing a74(r258,l0)(cost 0)
      Pushing a71(r189,l0)(cost 0)
      Pushing a72(r184,l0)(cost 0)
      Pushing a70(r194,l0)(cost 0)
      Forming thread by copy 18:a2r175-a77r257 (freq=1000):
        Result (freq=6362): a2r175(4362) a77r257(2000)
        Making a2(r175,l0) colorable
      Pushing a1(r116,l0)(cost 0)
      Forming thread by copy 21:a3r176-a74r258 (freq=1000):
        Result (freq=7018): a3r176(5018) a74r258(2000)
      Forming thread by copy 2:a3r176-a28r245 (freq=30):
        Result (freq=7508): a3r176(5018) a28r245(490) a74r258(2000)
        Making a3(r176,l0) colorable
      Pushing a68(r204,l0)(cost 0)
      Pushing a69(r199,l0)(cost 0)
      Pushing a6(r118,l0)(cost 0)
      Pushing a7(r121,l0)(cost 34270)
      Pushing a0(r174,l0)(cost 0)
      Pushing a4(r177,l0)(cost 23256)
      Pushing a2(r175,l0)(cost 47300)
      Pushing a3(r176,l0)(cost 47780)
      Popping a3(r176,l0)  -- assign reg 4
      Popping a2(r175,l0)  -- assign reg 5
      Popping a4(r177,l0)  -- assign reg 2
      Popping a0(r174,l0)  -- assign reg 0
      Popping a7(r121,l0)  -- assign reg 3
      Popping a6(r118,l0)  -- assign reg 1
      Popping a69(r199,l0)  -- assign reg 1
      Popping a68(r204,l0)  -- assign reg 1
      Popping a1(r116,l0)  -- assign reg 1
      Popping a70(r194,l0)  -- assign reg 1
      Popping a72(r184,l0)  -- assign reg 1
      Popping a71(r189,l0)  -- assign reg 1
      Popping a74(r258,l0)  -- assign reg 1
      Popping a75(r260,l0)  -- assign reg 3
      Popping a5(r178,l0)  -- assign reg 3
      Popping a76(r259,l0)  -- assign reg 2
      Popping a77(r257,l0)  -- assign reg 0
      Popping a25(r160,l0)  -- assign reg 4
      Popping a23(r165,l0)  -- assign reg 4
      Popping a29(r246,l0)  -- assign reg 2
      Popping a73(r181,l0)  -- assign reg 1
      Popping a12(r169,l0)  -- assign reg 2
      Popping a21(r167,l0)  -- assign reg 2
      Popping a22(r166,l0)  -- assign reg 2
      Popping a26(r163,l0)  -- assign reg 2
      Popping a27(r161,l0)  -- assign reg 0
      Popping a20(r248,l0)  -- assign reg 1
      Popping a24(r164,l0)  -- assign reg 2
      Popping a28(r245,l0)  -- assign reg 4
      Popping a62(r219,l0)  -- assign reg 1
      Popping a65(r213,l0)  -- assign reg 1
      Popping a13(r168,l0)  -- assign reg 1
      Popping a33(r150,l0)  -- assign reg 0
      Popping a41(r141,l0)  -- assign reg 0
      Popping a49(r132,l0)  -- assign reg 0
      Popping a57(r123,l0)  -- assign reg 0
      Popping a10(r171,l0)  -- assign reg 2
      Popping a11(r170,l0)  -- assign reg 2
      Popping a66(r212,l0)  -- assign reg 1
      Popping a30(r158,l0)  -- assign reg 2
      Popping a31(r157,l0)  -- assign reg 2
      Popping a38(r149,l0)  -- assign reg 2
      Popping a39(r148,l0)  -- assign reg 2
      Popping a46(r140,l0)  -- assign reg 2
      Popping a47(r139,l0)  -- assign reg 2
      Popping a54(r131,l0)  -- assign reg 2
      Popping a55(r130,l0)  -- assign reg 2
      Popping a19(r249,l0)  -- assign reg 2
      Popping a32(r264,l0)  -- assign reg 0
      Popping a34(r241,l0)  -- assign reg 6
      Popping a35(r240,l0)  -- assign reg 6
      Popping a36(r239,l0)  -- assign reg 6
      Popping a37(r243,l0)  -- assign reg 2
      Popping a40(r263,l0)  -- assign reg 0
      Popping a42(r235,l0)  -- assign reg 6
      Popping a43(r234,l0)  -- assign reg 6
      Popping a44(r233,l0)  -- assign reg 6
      Popping a45(r237,l0)  -- assign reg 2
      Popping a48(r262,l0)  -- assign reg 0
      Popping a50(r229,l0)  -- assign reg 6
      Popping a51(r228,l0)  -- assign reg 6
      Popping a52(r227,l0)  -- assign reg 6
      Popping a53(r231,l0)  -- assign reg 2
      Popping a56(r261,l0)  -- assign reg 0
      Popping a58(r223,l0)  -- assign reg 6
      Popping a59(r222,l0)  -- assign reg 6
      Popping a60(r221,l0)  -- assign reg 6
      Popping a61(r225,l0)  -- assign reg 2
      Popping a67(r209,l0)  -- assign reg 1
      Popping a18(r250,l0)  -- assign reg 2
      Popping a64(r215,l0)  -- assign reg 1
      Popping a17(r251,l0)  -- assign reg 2
      Popping a63(r217,l0)  -- assign reg 1
      Popping a16(r252,l0)  -- assign reg 2
      Popping a8(r173,l0)  -- assign reg 2
      Popping a9(r172,l0)  -- assign reg 2
      Popping a15(r253,l0)  -- assign reg 2
      Popping a14(r254,l0)  -- assign reg 2
Assigning 0 to a26r163
Disposition:
    1:r116 l0     1    6:r118 l0     1    7:r121 l0     3   57:r123 l0     0
   55:r130 l0     2   54:r131 l0     2   49:r132 l0     0   47:r139 l0     2
   46:r140 l0     2   41:r141 l0     0   39:r148 l0     2   38:r149 l0     2
   33:r150 l0     0   31:r157 l0     2   30:r158 l0     2   25:r160 l0     4
   27:r161 l0     0   26:r163 l0     0   24:r164 l0     2   23:r165 l0     4
   22:r166 l0     2   21:r167 l0     2   13:r168 l0     1   12:r169 l0     2
   11:r170 l0     2   10:r171 l0     2    9:r172 l0     2    8:r173 l0     2
    0:r174 l0     0    2:r175 l0     5    3:r176 l0     4    4:r177 l0     2
    5:r178 l0     3   73:r181 l0     1   72:r184 l0     1   71:r189 l0     1
   70:r194 l0     1   69:r199 l0     1   68:r204 l0     1   67:r209 l0     1
   66:r212 l0     1   65:r213 l0     1   64:r215 l0     1   63:r217 l0     1
   62:r219 l0     1   60:r221 l0     6   59:r222 l0     6   58:r223 l0     6
   61:r225 l0     2   52:r227 l0     6   51:r228 l0     6   50:r229 l0     6
   53:r231 l0     2   44:r233 l0     6   43:r234 l0     6   42:r235 l0     6
   45:r237 l0     2   36:r239 l0     6   35:r240 l0     6   34:r241 l0     6
   37:r243 l0     2   28:r245 l0     4   29:r246 l0     2   20:r248 l0     1
   19:r249 l0     2   18:r250 l0     2   17:r251 l0     2   16:r252 l0     2
   15:r253 l0     2   14:r254 l0     2   77:r257 l0     0   74:r258 l0     1
   76:r259 l0     2   75:r260 l0     3   56:r261 l0     0   48:r262 l0     0
   40:r263 l0     0   32:r264 l0     0
New iteration of spill/restore move
+++Costs: overall -125128, reg -125128, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_PWMN_Start_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,12u} r1={9d,5u} r2={9d,5u} r3={9d,5u} r7={1d,61u} r12={8d} r13={1d,65u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={43d,19u} r101={4d} r102={1d,61u} r103={1d,60u} r104={4d} r105={4d} r106={4d} r116={3d,1u} r118={2d,1u} r121={4d,27u,7e} r123={1d,4u} r130={1d,1u} r131={1d,1u} r132={1d,4u} r139={1d,1u} r140={1d,1u} r141={1d,4u} r148={1d,1u} r149={1d,1u} r150={1d,4u} r157={1d,1u} r158={1d,1u} r160={1d,3u} r161={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={2d,4u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={8d,1u} r175={1d,24u,4e} r176={1d,13u} r177={1d,8u} r178={1d,7u} r181={1d,2u} r184={1d,1u} r189={1d,1u} r194={1d,1u} r199={1d,1u} r204={1d,1u} r209={1d,1u} r212={1d,1u} r213={1d,1u} r215={1d,1u} r217={1d,1u} r219={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r231={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r237={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r243={1d,1u} r245={1d,1u,1e} r246={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r257={1d,1u} r258={1d,2u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} 
;;    total ref usage 973{497d,464u,12e} in 295{291 regular + 4 call} insns.
(note 1 0 14 NOTE_INSN_DELETED)
(note 14 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 14 6 2 NOTE_INSN_DELETED)
(note 6 3 482 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 482 6 16 2 (var_location:SI D#25 (reg:SI 0 r0 [ htim ])) -1
     (nil))
(debug_insn 16 482 519 2 (var_location:SI htim (debug_expr:SI D#25)) -1
     (nil))
(insn 519 16 520 2 (set (reg:SI 257)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1437:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 520 519 17 2 (set (reg:SI 258)
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1437:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(debug_insn 17 520 521 2 (var_location:SI Channel (reg:SI 258)) -1
     (nil))
(insn 521 17 522 2 (set (reg:SI 259)
        (reg:SI 2 r2 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1437:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pData ])
        (nil)))
(insn 522 521 2 2 (set (reg:SI 260)
        (reg:SI 3 r3 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1437:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ Length ])
        (nil)))
(insn 2 522 4 2 (set (reg/v/f:SI 175 [ htim ])
        (reg:SI 257)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1437:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 257)
        (nil)))
(insn 4 2 18 2 (set (reg/v/f:SI 177 [ pData ])
        (reg:SI 259)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1437:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 259)
        (nil)))
(debug_insn 18 4 5 2 (var_location:SI pData (reg/v/f:SI 177 [ pData ])) -1
     (nil))
(insn 5 18 19 2 (set (reg/v:SI 178 [ Length ])
        (reg:SI 260)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1437:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 260)
        (nil)))
(debug_insn 19 5 20 2 (var_location:HI Length (subreg:HI (reg/v:SI 178 [ Length ]) 0)) -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":909:3 -1
     (nil))
(debug_insn 21 20 22 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":909:21 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":910:3 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":913:3 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:3 -1
     (nil))
(insn 25 24 26 2 (set (reg/v:SI 176 [ Channel ])
        (reg:SI 258)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 258)
        (nil)))
(jump_insn 26 25 27 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 176 [ Channel ])
                        (const_int 0 [0]))
                    (label_ref 37)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 37)
(note 27 26 29 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 29 27 31 3 (set (reg:SI 181 [ htim_2(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 31 29 32 3 (set (reg:SI 174 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 181 [ htim_2(D)->ChannelNState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 32 31 33 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 181 [ htim_2(D)->ChannelNState[0] ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 181 [ htim_2(D)->ChannelNState[0] ])
        (nil)))
(jump_insn 33 32 527 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 83)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 840525100 (nil)))
 -> 83)
(note 527 33 528 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 528 527 529 4 (set (pc)
        (label_ref 481)) 284 {*arm_jump}
     (nil)
 -> 481)
(barrier 529 528 37)
(code_label 37 529 38 5 364 (nil) [1 uses])
(note 38 37 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 39 38 40 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 40 39 41 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 52)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 52)
(note 41 40 45 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 45 41 46 6 NOTE_INSN_DELETED)
(note 46 45 47 6 NOTE_INSN_DELETED)
(note 47 46 43 6 NOTE_INSN_DELETED)
(insn 43 47 49 6 (set (reg:SI 184 [ htim_2(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 49 43 530 6 (parallel [
            (set (reg:SI 116 [ iftmp.21_15 ])
                (eq:SI (reg:SI 184 [ htim_2(D)->ChannelNState[1] ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 330 {*compare_scc}
     (expr_list:REG_DEAD (reg:SI 184 [ htim_2(D)->ChannelNState[1] ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (nil))))
(jump_insn 530 49 531 6 (set (pc)
        (label_ref 453)) 284 {*arm_jump}
     (nil)
 -> 453)
(barrier 531 530 52)
(code_label 52 531 53 7 367 (nil) [1 uses])
(note 53 52 54 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 54 53 55 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 55 54 56 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 67)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 67)
(note 56 55 60 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 60 56 61 8 NOTE_INSN_DELETED)
(note 61 60 62 8 NOTE_INSN_DELETED)
(note 62 61 58 8 NOTE_INSN_DELETED)
(insn 58 62 64 8 (set (reg:SI 189 [ htim_2(D)->ChannelNState[2] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 64 58 532 8 (parallel [
            (set (reg:SI 116 [ iftmp.21_15 ])
                (eq:SI (reg:SI 189 [ htim_2(D)->ChannelNState[2] ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 330 {*compare_scc}
     (expr_list:REG_DEAD (reg:SI 189 [ htim_2(D)->ChannelNState[2] ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (nil))))
(jump_insn 532 64 533 8 (set (pc)
        (label_ref 453)) 284 {*arm_jump}
     (nil)
 -> 453)
(barrier 533 532 67)
(code_label 67 533 68 9 369 (nil) [1 uses])
(note 68 67 72 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 72 68 73 9 NOTE_INSN_DELETED)
(note 73 72 74 9 NOTE_INSN_DELETED)
(note 74 73 70 9 NOTE_INSN_DELETED)
(insn 70 74 76 9 (set (reg:SI 194 [ htim_2(D)->ChannelNState[3] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 76 70 534 9 (parallel [
            (set (reg:SI 116 [ iftmp.21_15 ])
                (eq:SI (reg:SI 194 [ htim_2(D)->ChannelNState[3] ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 330 {*compare_scc}
     (expr_list:REG_DEAD (reg:SI 194 [ htim_2(D)->ChannelNState[3] ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (nil))))
(jump_insn 534 76 535 9 (set (pc)
        (label_ref 453)) 284 {*arm_jump}
     (nil)
 -> 453)
(barrier 535 534 578)
(code_label 578 535 79 10 407 (nil) [1 uses])
(note 79 578 81 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 81 79 80 10 NOTE_INSN_DELETED)
(debug_insn 80 81 82 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:8 -1
     (nil))
(jump_insn 82 80 83 10 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 176 [ Channel ])
                        (const_int 0 [0]))
                    (label_ref 95)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 95)
(code_label 83 82 84 11 366 (nil) [1 uses])
(note 84 83 88 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 88 84 89 11 NOTE_INSN_DELETED)
(note 89 88 90 11 NOTE_INSN_DELETED)
(note 90 89 86 11 NOTE_INSN_DELETED)
(insn 86 90 92 11 (set (reg:SI 199 [ htim_2(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 92 86 536 11 (parallel [
            (set (reg:SI 118 [ iftmp.22_18 ])
                (eq:SI (reg:SI 199 [ htim_2(D)->ChannelNState[0] ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 330 {*compare_scc}
     (expr_list:REG_DEAD (reg:SI 199 [ htim_2(D)->ChannelNState[0] ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (nil))))
(jump_insn 536 92 537 11 (set (pc)
        (label_ref 445)) 284 {*arm_jump}
     (nil)
 -> 445)
(barrier 537 536 95)
(code_label 95 537 96 12 370 (nil) [1 uses])
(note 96 95 97 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 98 12 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 98 97 99 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 110)
(note 99 98 103 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 103 99 104 13 NOTE_INSN_DELETED)
(note 104 103 105 13 NOTE_INSN_DELETED)
(note 105 104 101 13 NOTE_INSN_DELETED)
(insn 101 105 107 13 (set (reg:SI 204 [ htim_2(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 107 101 538 13 (parallel [
            (set (reg:SI 118 [ iftmp.22_18 ])
                (eq:SI (reg:SI 204 [ htim_2(D)->ChannelNState[1] ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 330 {*compare_scc}
     (expr_list:REG_DEAD (reg:SI 204 [ htim_2(D)->ChannelNState[1] ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (nil))))
(jump_insn 538 107 539 13 (set (pc)
        (label_ref 445)) 284 {*arm_jump}
     (nil)
 -> 445)
(barrier 539 538 110)
(code_label 110 539 111 14 372 (nil) [1 uses])
(note 111 110 112 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 112 111 113 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 113 112 114 14 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 124)
(note 114 113 118 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 118 114 116 15 NOTE_INSN_DELETED)
(insn 116 118 119 15 (set (reg:SI 209 [ htim_2(D)->ChannelNState[2] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 119 116 120 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 209 [ htim_2(D)->ChannelNState[2] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 209 [ htim_2(D)->ChannelNState[2] ])
        (nil)))
(jump_insn 120 119 132 15 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 435)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 435)
(code_label 132 120 121 16 376 (nil) [8 uses])
(note 121 132 9 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 9 121 540 16 (set (reg:SI 174 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":933:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 540 9 541 16 (set (pc)
        (label_ref 481)) 284 {*arm_jump}
     (nil)
 -> 481)
(barrier 541 540 124)
(code_label 124 541 125 17 373 (nil) [1 uses])
(note 125 124 129 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(note 129 125 127 17 NOTE_INSN_DELETED)
(insn 127 129 130 17 (set (reg:SI 212 [ htim_2(D)->ChannelNState[3] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 130 127 131 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 212 [ htim_2(D)->ChannelNState[3] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 212 [ htim_2(D)->ChannelNState[3] ])
        (nil)))
(jump_insn 131 130 542 17 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 424)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 424)
(note 542 131 543 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(jump_insn 543 542 544 18 (set (pc)
        (label_ref 132)) 284 {*arm_jump}
     (nil)
 -> 132)
(barrier 544 543 447)
(code_label 447 544 136 19 391 (nil) [1 uses])
(note 136 447 138 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(note 138 136 137 19 NOTE_INSN_DELETED)
(debug_insn 137 138 139 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:5 -1
     (nil))
(jump_insn 139 137 438 19 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v/f:SI 177 [ pData ])
                        (const_int 0 [0]))
                    (label_ref 143)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:8 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 143)
(code_label 438 139 140 20 389 (nil) [1 uses])
(note 140 438 141 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(note 141 140 142 20 NOTE_INSN_DELETED)
(jump_insn 142 141 143 20 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 178 [ Length ])
                        (const_int 0 [0]))
                    (label_ref 132)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:25 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 132)
(code_label 143 142 144 21 377 (nil) [1 uses])
(note 144 143 146 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(note 146 144 145 21 NOTE_INSN_DELETED)
(debug_insn 145 146 147 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 -1
     (nil))
(jump_insn 147 145 148 21 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 176 [ Channel ])
                        (const_int 0 [0]))
                    (label_ref 155)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 300975468 (nil)))
 -> 155)
(note 148 147 149 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 149 148 151 22 (set (reg:SI 213)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 151 149 152 22 (set (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 213) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 213)
        (nil)))
(debug_insn 152 151 545 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 -1
     (nil))
(jump_insn 545 152 546 22 (set (pc)
        (label_ref 187)) 284 {*arm_jump}
     (nil)
 -> 187)
(barrier 546 545 155)
(code_label 155 546 156 23 378 (nil) [1 uses])
(note 156 155 157 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 157 156 158 23 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 158 157 159 23 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 166)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 136404516 (nil)))
 -> 166)
(note 159 158 160 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 160 159 162 24 (set (reg:SI 215)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 162 160 163 24 (set (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 215) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 215)
        (nil)))
(debug_insn 163 162 547 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 -1
     (nil))
(jump_insn 547 163 548 24 (set (pc)
        (label_ref 222)) 284 {*arm_jump}
     (nil)
 -> 222)
(barrier 548 547 166)
(code_label 166 548 167 25 380 (nil) [1 uses])
(note 167 166 168 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 168 167 169 25 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 169 168 441 25 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 177)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 177)
(code_label 441 169 170 26 390 (nil) [1 uses])
(note 170 441 171 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 171 170 173 26 (set (reg:SI 217)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 173 171 174 26 (set (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 217) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 217)
        (nil)))
(debug_insn 174 173 549 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 -1
     (nil))
(jump_insn 549 174 550 26 (set (pc)
        (label_ref 257)) 284 {*arm_jump}
     (nil)
 -> 257)
(barrier 550 549 177)
(code_label 177 550 178 27 382 (nil) [3 uses])
(note 178 177 179 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 179 178 181 27 (set (reg:SI 219)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 181 179 182 27 (set (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 219) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 219)
        (nil)))
(debug_insn 182 181 183 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 -1
     (nil))
(jump_insn 183 182 184 27 (parallel [
            (set (pc)
                (if_then_else (leu (reg/v:SI 176 [ Channel ])
                        (const_int 12 [0xc]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg/v:SI 176 [ Channel ])
                                (const_int 4 [0x4]))
                            (label_ref:SI 184)) [0  S4 A32])
                    (label_ref:SI 468)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 184))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (insn_list:REG_LABEL_TARGET 468 (insn_list:REG_LABEL_TARGET 412 (nil))))
 -> 184)
(code_label 184 183 185 385 (nil) [2 uses])
(jump_table_data 185 184 186 (addr_diff_vec:SI (label_ref:SI 184)
         [
            (label_ref:SI 187)
            (label_ref:SI 468)
            (label_ref:SI 468)
            (label_ref:SI 468)
            (label_ref:SI 222)
            (label_ref:SI 468)
            (label_ref:SI 468)
            (label_ref:SI 468)
            (label_ref:SI 257)
            (label_ref:SI 468)
            (label_ref:SI 468)
            (label_ref:SI 468)
            (label_ref:SI 292)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 186 185 187)
(code_label 187 186 188 28 379 (nil) [2 uses])
(note 188 187 201 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(note 201 188 207 28 NOTE_INSN_DELETED)
(note 207 201 209 28 NOTE_INSN_DELETED)
(note 209 207 189 28 NOTE_INSN_DELETED)
(debug_insn 189 209 190 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":941:7 -1
     (nil))
(insn 190 189 202 28 (set (reg/f:SI 123 [ _26 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 36 [0x24])) [5 htim_2(D)->hdma[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":941:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 202 190 204 28 (set (reg:SI 3 r3)
        (reg/v:SI 178 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 178 [ Length ])
        (nil)))
(insn 204 202 200 28 (set (reg:SI 1 r1)
        (reg/v/f:SI 177 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 177 [ pData ])
        (nil)))
(insn 200 204 203 28 (set (reg/f:SI 225 [ htim_2(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:83 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])
        (nil)))
(insn 203 200 191 28 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 225 [ htim_2(D)->Instance ])
            (const_int 52 [0x34]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 225 [ htim_2(D)->Instance ])
        (nil)))
(insn 191 203 192 28 (set (reg/f:SI 221)
        (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":941:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)
        (nil)))
(insn 192 191 193 28 (set (mem/f:SI (plus:SI (reg/f:SI 123 [ _26 ])
                (const_int 44 [0x2c])) [10 _26->XferCpltCallback+0 S4 A32])
        (reg/f:SI 221)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":941:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 221)
        (nil)))
(debug_insn 193 192 194 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":942:7 -1
     (nil))
(insn 194 193 195 28 (set (reg/f:SI 222)
        (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":942:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)
        (nil)))
(insn 195 194 196 28 (set (mem/f:SI (plus:SI (reg/f:SI 123 [ _26 ])
                (const_int 48 [0x30])) [10 _26->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 222)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":942:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 222)
        (nil)))
(debug_insn 196 195 197 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":945:7 -1
     (nil))
(insn 197 196 198 28 (set (reg/f:SI 223)
        (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":945:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)
        (nil)))
(insn 198 197 199 28 (set (mem/f:SI (plus:SI (reg/f:SI 123 [ _26 ])
                (const_int 52 [0x34])) [10 _26->XferErrorCallback+0 S4 A32])
        (reg/f:SI 223)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":945:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 223)
        (nil)))
(debug_insn 199 198 205 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:7 -1
     (nil))
(insn 205 199 206 28 (set (reg:SI 0 r0)
        (reg/f:SI 123 [ _26 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 123 [ _26 ])
        (nil)))
(call_insn 206 205 523 28 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 523 206 210 28 (set (reg:SI 261)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 210 523 211 28 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 261)
                        (const_int 0 [0]))
                    (label_ref 132)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:10 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 261)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 365072228 (nil))))
 -> 132)
(note 211 210 212 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 212 211 213 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 -1
     (nil))
(insn 213 212 214 29 (set (reg/f:SI 121 [ prephitmp_22 ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 175 [ htim ])
        (nil)))
(insn 214 213 215 29 (set (reg:SI 130 [ _34 ])
        (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 12 [0xc])) [1 _33->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 215 214 216 29 (set (reg:SI 131 [ _35 ])
        (ior:SI (reg:SI 130 [ _34 ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _34 ])
        (nil)))
(insn 216 215 217 29 (set (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 12 [0xc])) [1 _33->DIER+0 S4 A32])
        (reg:SI 131 [ _35 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ _35 ])
        (nil)))
(debug_insn 217 216 218 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":956:7 -1
     (nil))
(debug_insn 218 217 219 29 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 219 218 551 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1027:3 -1
     (nil))
(jump_insn 551 219 552 29 (set (pc)
        (label_ref 325)) 284 {*arm_jump}
     (nil)
 -> 325)
(barrier 552 551 222)
(code_label 222 552 223 30 381 (nil) [2 uses])
(note 223 222 236 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(note 236 223 242 30 NOTE_INSN_DELETED)
(note 242 236 244 30 NOTE_INSN_DELETED)
(note 244 242 224 30 NOTE_INSN_DELETED)
(debug_insn 224 244 225 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":962:7 -1
     (nil))
(insn 225 224 237 30 (set (reg/f:SI 132 [ _36 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 40 [0x28])) [5 htim_2(D)->hdma[2]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":962:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 237 225 239 30 (set (reg:SI 3 r3)
        (reg/v:SI 178 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 178 [ Length ])
        (nil)))
(insn 239 237 235 30 (set (reg:SI 1 r1)
        (reg/v/f:SI 177 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 177 [ pData ])
        (nil)))
(insn 235 239 238 30 (set (reg/f:SI 231 [ htim_2(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:83 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])
        (nil)))
(insn 238 235 226 30 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 231 [ htim_2(D)->Instance ])
            (const_int 56 [0x38]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 231 [ htim_2(D)->Instance ])
        (nil)))
(insn 226 238 227 30 (set (reg/f:SI 227)
        (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":962:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)
        (nil)))
(insn 227 226 228 30 (set (mem/f:SI (plus:SI (reg/f:SI 132 [ _36 ])
                (const_int 44 [0x2c])) [10 _36->XferCpltCallback+0 S4 A32])
        (reg/f:SI 227)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":962:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 227)
        (nil)))
(debug_insn 228 227 229 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":963:7 -1
     (nil))
(insn 229 228 230 30 (set (reg/f:SI 228)
        (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":963:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)
        (nil)))
(insn 230 229 231 30 (set (mem/f:SI (plus:SI (reg/f:SI 132 [ _36 ])
                (const_int 48 [0x30])) [10 _36->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 228)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":963:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 228)
        (nil)))
(debug_insn 231 230 232 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":966:7 -1
     (nil))
(insn 232 231 233 30 (set (reg/f:SI 229)
        (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":966:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)
        (nil)))
(insn 233 232 234 30 (set (mem/f:SI (plus:SI (reg/f:SI 132 [ _36 ])
                (const_int 52 [0x34])) [10 _36->XferErrorCallback+0 S4 A32])
        (reg/f:SI 229)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":966:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 229)
        (nil)))
(debug_insn 234 233 240 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:7 -1
     (nil))
(insn 240 234 241 30 (set (reg:SI 0 r0)
        (reg/f:SI 132 [ _36 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 132 [ _36 ])
        (nil)))
(call_insn 241 240 524 30 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 524 241 245 30 (set (reg:SI 262)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 245 524 246 30 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 262)
                        (const_int 0 [0]))
                    (label_ref 132)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:10 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 262)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 365072228 (nil))))
 -> 132)
(note 246 245 247 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(debug_insn 247 246 248 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 -1
     (nil))
(insn 248 247 249 31 (set (reg/f:SI 121 [ prephitmp_22 ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 175 [ htim ])
        (nil)))
(insn 249 248 250 31 (set (reg:SI 139 [ _44 ])
        (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 12 [0xc])) [1 _43->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 250 249 251 31 (set (reg:SI 140 [ _45 ])
        (ior:SI (reg:SI 139 [ _44 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ _44 ])
        (nil)))
(insn 251 250 252 31 (set (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 12 [0xc])) [1 _43->DIER+0 S4 A32])
        (reg:SI 140 [ _45 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140 [ _45 ])
        (nil)))
(debug_insn 252 251 253 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":977:7 -1
     (nil))
(debug_insn 253 252 254 31 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 254 253 553 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1027:3 -1
     (nil))
(jump_insn 553 254 554 31 (set (pc)
        (label_ref 325)) 284 {*arm_jump}
     (nil)
 -> 325)
(barrier 554 553 257)
(code_label 257 554 258 32 383 (nil) [2 uses])
(note 258 257 271 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(note 271 258 277 32 NOTE_INSN_DELETED)
(note 277 271 279 32 NOTE_INSN_DELETED)
(note 279 277 259 32 NOTE_INSN_DELETED)
(debug_insn 259 279 260 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":983:7 -1
     (nil))
(insn 260 259 272 32 (set (reg/f:SI 141 [ _46 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 44 [0x2c])) [5 htim_2(D)->hdma[3]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":983:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 272 260 274 32 (set (reg:SI 3 r3)
        (reg/v:SI 178 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 178 [ Length ])
        (nil)))
(insn 274 272 270 32 (set (reg:SI 1 r1)
        (reg/v/f:SI 177 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 177 [ pData ])
        (nil)))
(insn 270 274 273 32 (set (reg/f:SI 237 [ htim_2(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:83 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])
        (nil)))
(insn 273 270 261 32 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 237 [ htim_2(D)->Instance ])
            (const_int 60 [0x3c]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 237 [ htim_2(D)->Instance ])
        (nil)))
(insn 261 273 262 32 (set (reg/f:SI 233)
        (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":983:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)
        (nil)))
(insn 262 261 263 32 (set (mem/f:SI (plus:SI (reg/f:SI 141 [ _46 ])
                (const_int 44 [0x2c])) [10 _46->XferCpltCallback+0 S4 A32])
        (reg/f:SI 233)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":983:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 233)
        (nil)))
(debug_insn 263 262 264 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":984:7 -1
     (nil))
(insn 264 263 265 32 (set (reg/f:SI 234)
        (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":984:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)
        (nil)))
(insn 265 264 266 32 (set (mem/f:SI (plus:SI (reg/f:SI 141 [ _46 ])
                (const_int 48 [0x30])) [10 _46->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 234)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":984:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 234)
        (nil)))
(debug_insn 266 265 267 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":987:7 -1
     (nil))
(insn 267 266 268 32 (set (reg/f:SI 235)
        (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":987:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)
        (nil)))
(insn 268 267 269 32 (set (mem/f:SI (plus:SI (reg/f:SI 141 [ _46 ])
                (const_int 52 [0x34])) [10 _46->XferErrorCallback+0 S4 A32])
        (reg/f:SI 235)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":987:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 235)
        (nil)))
(debug_insn 269 268 275 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:7 -1
     (nil))
(insn 275 269 276 32 (set (reg:SI 0 r0)
        (reg/f:SI 141 [ _46 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 141 [ _46 ])
        (nil)))
(call_insn 276 275 525 32 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 525 276 280 32 (set (reg:SI 263)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 280 525 281 32 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 263)
                        (const_int 0 [0]))
                    (label_ref 132)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:10 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 263)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 365072228 (nil))))
 -> 132)
(note 281 280 282 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(debug_insn 282 281 283 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 -1
     (nil))
(insn 283 282 284 33 (set (reg/f:SI 121 [ prephitmp_22 ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 175 [ htim ])
        (nil)))
(insn 284 283 285 33 (set (reg:SI 148 [ _54 ])
        (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 12 [0xc])) [1 _53->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 285 284 286 33 (set (reg:SI 149 [ _55 ])
        (ior:SI (reg:SI 148 [ _54 ])
            (const_int 2048 [0x800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 148 [ _54 ])
        (nil)))
(insn 286 285 287 33 (set (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 12 [0xc])) [1 _53->DIER+0 S4 A32])
        (reg:SI 149 [ _55 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149 [ _55 ])
        (nil)))
(debug_insn 287 286 288 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":998:7 -1
     (nil))
(debug_insn 288 287 289 33 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 289 288 555 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1027:3 -1
     (nil))
(jump_insn 555 289 556 33 (set (pc)
        (label_ref 325)) 284 {*arm_jump}
     (nil)
 -> 325)
(barrier 556 555 292)
(code_label 292 556 293 34 384 (nil) [1 uses])
(note 293 292 306 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(note 306 293 312 34 NOTE_INSN_DELETED)
(note 312 306 314 34 NOTE_INSN_DELETED)
(note 314 312 294 34 NOTE_INSN_DELETED)
(debug_insn 294 314 295 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1004:7 -1
     (nil))
(insn 295 294 307 34 (set (reg/f:SI 150 [ _56 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 48 [0x30])) [5 htim_2(D)->hdma[4]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1004:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 307 295 309 34 (set (reg:SI 3 r3)
        (reg/v:SI 178 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 178 [ Length ])
        (nil)))
(insn 309 307 305 34 (set (reg:SI 1 r1)
        (reg/v/f:SI 177 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 177 [ pData ])
        (nil)))
(insn 305 309 308 34 (set (reg/f:SI 243 [ htim_2(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:83 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])
        (nil)))
(insn 308 305 296 34 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 243 [ htim_2(D)->Instance ])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 243 [ htim_2(D)->Instance ])
        (nil)))
(insn 296 308 297 34 (set (reg/f:SI 239)
        (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1004:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)
        (nil)))
(insn 297 296 298 34 (set (mem/f:SI (plus:SI (reg/f:SI 150 [ _56 ])
                (const_int 44 [0x2c])) [10 _56->XferCpltCallback+0 S4 A32])
        (reg/f:SI 239)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1004:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 239)
        (nil)))
(debug_insn 298 297 299 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1005:7 -1
     (nil))
(insn 299 298 300 34 (set (reg/f:SI 240)
        (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1005:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)
        (nil)))
(insn 300 299 301 34 (set (mem/f:SI (plus:SI (reg/f:SI 150 [ _56 ])
                (const_int 48 [0x30])) [10 _56->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 240)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1005:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 240)
        (nil)))
(debug_insn 301 300 302 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1008:7 -1
     (nil))
(insn 302 301 303 34 (set (reg/f:SI 241)
        (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1008:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)
        (nil)))
(insn 303 302 304 34 (set (mem/f:SI (plus:SI (reg/f:SI 150 [ _56 ])
                (const_int 52 [0x34])) [10 _56->XferErrorCallback+0 S4 A32])
        (reg/f:SI 241)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1008:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 241)
        (nil)))
(debug_insn 304 303 310 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:7 -1
     (nil))
(insn 310 304 311 34 (set (reg:SI 0 r0)
        (reg/f:SI 150 [ _56 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 150 [ _56 ])
        (nil)))
(call_insn 311 310 526 34 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 526 311 315 34 (set (reg:SI 264)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 315 526 316 34 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 264)
                        (const_int 0 [0]))
                    (label_ref 132)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:10 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 264)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 365072228 (nil))))
 -> 132)
(note 316 315 317 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 317 316 318 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 -1
     (nil))
(insn 318 317 319 35 (set (reg/f:SI 121 [ prephitmp_22 ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 175 [ htim ])
        (nil)))
(insn 319 318 320 35 (set (reg:SI 157 [ _64 ])
        (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 12 [0xc])) [1 _63->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 320 319 321 35 (set (reg:SI 158 [ _65 ])
        (ior:SI (reg:SI 157 [ _64 ])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 157 [ _64 ])
        (nil)))
(insn 321 320 322 35 (set (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 12 [0xc])) [1 _63->DIER+0 S4 A32])
        (reg:SI 158 [ _65 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 158 [ _65 ])
        (nil)))
(debug_insn 322 321 323 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1019:7 -1
     (nil))
(debug_insn 323 322 324 35 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 324 323 325 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1027:3 -1
     (nil))
(code_label 325 324 326 36 386 (nil) [3 uses])
(note 326 325 340 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(note 340 326 327 36 NOTE_INSN_DELETED)
(debug_insn 327 340 328 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 328 327 329 36 (var_location:SI D#24 (mem/f:SI (debug_expr:SI D#25) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 329 328 330 36 (var_location:SI TIMx (debug_expr:SI D#24)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 330 329 331 36 (var_location:SI Channel (reg/v:SI 176 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 331 330 332 36 (var_location:SI ChannelNState (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 332 331 333 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 333 332 339 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(insn 339 333 334 36 (set (reg:SI 161 [ _69 ])
        (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 32 [0x20])) [1 prephitmp_22->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 334 339 335 36 (set (reg:SI 245)
        (and:SI (reg/v:SI 176 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 176 [ Channel ])
        (nil)))
(insn 335 334 336 36 (set (reg:SI 246)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 336 335 337 36 (set (reg/v:SI 160 [ tmp ])
        (ashift:SI (reg:SI 246)
            (reg:SI 245))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 246)
        (expr_list:REG_DEAD (reg:SI 245)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 245))
                (nil)))))
(debug_insn 337 336 338 36 (var_location:SI tmp (reg/v:SI 160 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 338 337 341 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 341 338 342 36 (set (reg:SI 163 [ _71 ])
        (and:SI (not:SI (reg/v:SI 160 [ tmp ]))
            (reg:SI 161 [ _69 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 161 [ _69 ])
        (nil)))
(insn 342 341 343 36 (set (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 32 [0x20])) [1 prephitmp_22->CCER+0 S4 A32])
        (reg:SI 163 [ _71 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 163 [ _71 ])
        (nil)))
(debug_insn 343 342 344 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 344 343 356 36 (set (reg:SI 164 [ _72 ])
        (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 32 [0x20])) [1 prephitmp_22->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 356 344 345 36 (set (reg:SI 248)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073818624 [0x40012c00])
        (nil)))
(insn 345 356 346 36 (set (reg:SI 165 [ _73 ])
        (ior:SI (reg/v:SI 160 [ tmp ])
            (reg:SI 164 [ _72 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 164 [ _72 ])
        (expr_list:REG_DEAD (reg/v:SI 160 [ tmp ])
            (nil))))
(insn 346 345 347 36 (set (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 32 [0x20])) [1 prephitmp_22->CCER+0 S4 A32])
        (reg:SI 165 [ _73 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 165 [ _73 ])
        (nil)))
(debug_insn 347 346 348 36 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 348 347 349 36 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 349 348 350 36 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 350 349 351 36 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 351 350 352 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1033:5 -1
     (nil))
(insn 352 351 353 36 (set (reg:SI 166 [ _74 ])
        (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 68 [0x44])) [1 prephitmp_22->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1033:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 353 352 354 36 (set (reg:SI 167 [ _75 ])
        (ior:SI (reg:SI 166 [ _74 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1033:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 166 [ _74 ])
        (nil)))
(insn 354 353 355 36 (set (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 68 [0x44])) [1 prephitmp_22->BDTR+0 S4 A32])
        (reg:SI 167 [ _75 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1033:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 167 [ _75 ])
        (nil)))
(debug_insn 355 354 357 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:5 -1
     (nil))
(insn 357 355 358 36 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
            (reg:SI 248))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 248)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 358 357 359 36 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 386)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 386)
(note 359 358 360 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 360 359 361 37 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 361 360 362 37 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 386)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 386)
(note 362 361 363 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 363 362 364 38 (set (reg:SI 249)
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073742848 [0x40000400])
        (nil)))
(insn 364 363 365 38 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
            (reg:SI 249))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 249)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 1073742848 [0x40000400]))
            (nil))))
(jump_insn 365 364 366 38 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 386)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 386)
(note 366 365 367 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 367 366 368 39 (set (reg:SI 250)
        (const_int 1073743872 [0x40000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073743872 [0x40000800])
        (nil)))
(insn 368 367 369 39 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
            (reg:SI 250))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 250)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 1073743872 [0x40000800]))
            (nil))))
(jump_insn 369 368 370 39 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 386)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 386)
(note 370 369 371 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 371 370 372 40 (set (reg:SI 251)
        (const_int 1073744896 [0x40000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 372 371 373 40 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
            (reg:SI 251))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 251)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 1073744896 [0x40000c00]))
            (nil))))
(jump_insn 373 372 374 40 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 386)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 386)
(note 374 373 375 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 375 374 376 41 (set (reg:SI 252)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073820672 [0x40013400])
        (nil)))
(insn 376 375 377 41 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
            (reg:SI 252))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 252)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 377 376 378 41 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 386)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 386)
(note 378 377 379 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 379 378 380 42 (set (reg:SI 253)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073823744 [0x40014000])
        (nil)))
(insn 380 379 381 42 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
            (reg:SI 253))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 253)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 381 380 382 42 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 386)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 386)
(note 382 381 383 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 383 382 384 43 (set (reg:SI 254)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073827840 [0x40015000])
        (nil)))
(insn 384 383 385 43 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
            (reg:SI 254))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 254)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 385 384 386 43 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 406)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 406)
(code_label 386 385 387 44 387 (nil) [7 uses])
(note 387 386 390 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(note 390 387 388 44 NOTE_INSN_DELETED)
(debug_insn 388 390 389 44 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:7 -1
     (nil))
(insn 389 388 582 44 (set (reg:SI 168 [ _76 ])
        (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 8 [0x8])) [1 prephitmp_22->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 582 389 583 44 (set (reg/v:SI 169 [ tmpsmcr ])
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 65543 [0x10007])
        (nil)))
(insn 583 582 392 44 (set (reg/v:SI 169 [ tmpsmcr ])
        (and:SI (reg:SI 168 [ _76 ])
            (reg/v:SI 169 [ tmpsmcr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 168 [ _76 ])
        (nil)))
(debug_insn 392 583 393 44 (var_location:SI tmpsmcr (reg/v:SI 169 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:15 -1
     (nil))
(debug_insn 393 392 394 44 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:7 -1
     (nil))
(insn 394 393 395 44 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 169 [ tmpsmcr ])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 395 394 396 44 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 472)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 472)
(note 396 395 397 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 397 396 398 45 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 169 [ tmpsmcr ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 169 [ tmpsmcr ])
        (nil)))
(jump_insn 398 397 399 45 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 476)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 476)
(note 399 398 400 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(debug_insn 400 399 401 46 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1041:9 -1
     (nil))
(insn 401 400 11 46 (set (reg:SI 170 [ _78 ])
        (mem/v:SI (reg/f:SI 121 [ prephitmp_22 ]) [1 prephitmp_22->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1041:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 401 402 46 (set (reg:SI 174 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1041:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 402 11 403 46 (set (reg:SI 171 [ _79 ])
        (ior:SI (reg:SI 170 [ _78 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1041:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 170 [ _78 ])
        (nil)))
(insn 403 402 557 46 (set (mem/v:SI (reg/f:SI 121 [ prephitmp_22 ]) [1 prephitmp_22->CR1+0 S4 A32])
        (reg:SI 171 [ _79 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1041:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 171 [ _79 ])
        (expr_list:REG_DEAD (reg/f:SI 121 [ prephitmp_22 ])
            (nil))))
(jump_insn 557 403 558 46 (set (pc)
        (label_ref 481)) 284 {*arm_jump}
     (nil)
 -> 481)
(barrier 558 557 406)
(code_label 406 558 407 47 388 (nil) [1 uses])
(note 407 406 408 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(debug_insn 408 407 409 47 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 -1
     (nil))
(insn 409 408 8 47 (set (reg:SI 172 [ _80 ])
        (mem/v:SI (reg/f:SI 121 [ prephitmp_22 ]) [1 prephitmp_22->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 409 410 47 (set (reg:SI 174 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 410 8 411 47 (set (reg:SI 173 [ _81 ])
        (ior:SI (reg:SI 172 [ _80 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 172 [ _80 ])
        (nil)))
(insn 411 410 559 47 (set (mem/v:SI (reg/f:SI 121 [ prephitmp_22 ]) [1 prephitmp_22->CR1+0 S4 A32])
        (reg:SI 173 [ _81 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 173 [ _81 ])
        (expr_list:REG_DEAD (reg/f:SI 121 [ prephitmp_22 ])
            (nil))))
(jump_insn 559 411 560 47 (set (pc)
        (label_ref 481)) 284 {*arm_jump}
     (nil)
 -> 481)
(barrier 560 559 468)
(code_label 468 560 467 48 393 (nil) [10 uses])
(note 467 468 7 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(insn 7 467 561 48 (set (reg:SI 174 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 561 7 562 48 (set (pc)
        (label_ref 481)) 284 {*arm_jump}
     (nil)
 -> 481)
(barrier 562 561 472)
(code_label 472 562 471 49 394 (nil) [1 uses])
(note 471 472 10 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(insn 10 471 563 49 (set (reg:SI 174 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:10 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 563 10 564 49 (set (pc)
        (label_ref 481)) 284 {*arm_jump}
     (nil)
 -> 481)
(barrier 564 563 476)
(code_label 476 564 475 50 395 (nil) [1 uses])
(note 475 476 12 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(insn 12 475 565 50 (set (reg:SI 174 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:11 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 565 12 566 50 (set (pc)
        (label_ref 481)) 284 {*arm_jump}
     (nil)
 -> 481)
(barrier 566 565 480)
(code_label 480 566 479 51 396 (nil) [1 uses])
(note 479 480 13 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(insn 13 479 414 51 (set (reg:SI 174 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":918:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 414 13 415 51 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 415 414 416 51 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 416 415 417 51 (var_location:SI Channel (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 417 416 418 51 (var_location:SI pData (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 418 417 419 51 (var_location:HI Length (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 419 418 420 51 (var_location:SI tmpsmcr (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 420 419 567 51 (var_location:SI tmp (clobber (const_int 0 [0]))) -1
     (nil))
(jump_insn 567 420 568 51 (set (pc)
        (label_ref 481)) 284 {*arm_jump}
     (nil)
 -> 481)
(barrier 568 567 424)
(code_label 424 568 425 52 375 (nil) [1 uses])
(note 425 424 427 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(note 427 425 426 52 NOTE_INSN_DELETED)
(debug_insn 426 427 428 52 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:5 -1
     (nil))
(jump_insn 428 426 429 52 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v/f:SI 177 [ pData ])
                        (const_int 0 [0]))
                    (label_ref 177)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:8 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 177)
(note 429 428 430 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(note 430 429 431 53 NOTE_INSN_DELETED)
(jump_insn 431 430 569 53 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 178 [ Length ])
                        (const_int 0 [0]))
                    (label_ref:SI 177)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:25 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669588 (nil)))
 -> 177)
(note 569 431 570 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(jump_insn 570 569 571 54 (set (pc)
        (label_ref 132)) 284 {*arm_jump}
     (nil)
 -> 132)
(barrier 571 570 435)
(code_label 435 571 436 55 374 (nil) [1 uses])
(note 436 435 439 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(note 439 436 437 55 NOTE_INSN_DELETED)
(debug_insn 437 439 440 55 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:5 -1
     (nil))
(jump_insn 440 437 572 55 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v/f:SI 177 [ pData ])
                        (const_int 0 [0]))
                    (label_ref:SI 441)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:8 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619268 (nil)))
 -> 441)
(note 572 440 573 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(jump_insn 573 572 574 56 (set (pc)
        (label_ref 438)) 284 {*arm_jump}
     (nil)
 -> 438)
(barrier 574 573 445)
(code_label 445 574 446 57 371 (nil) [2 uses])
(note 446 445 448 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(note 448 446 449 57 NOTE_INSN_DELETED)
(jump_insn 449 448 575 57 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 118 [ iftmp.22_18 ])
                        (const_int 0 [0]))
                    (label_ref 447)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 118 [ iftmp.22_18 ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 708669604 (nil))))
 -> 447)
(note 575 449 576 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(jump_insn 576 575 577 58 (set (pc)
        (label_ref 132)) 284 {*arm_jump}
     (nil)
 -> 132)
(barrier 577 576 453)
(code_label 453 577 454 59 368 (nil) [3 uses])
(note 454 453 455 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(note 455 454 456 59 NOTE_INSN_DELETED)
(jump_insn 456 455 579 59 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 116 [ iftmp.21_15 ])
                        (const_int 0 [0]))
                    (label_ref:SI 578)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 116 [ iftmp.21_15 ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 840525100 (nil))))
 -> 578)
(note 579 456 580 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(jump_insn 580 579 581 60 (set (pc)
        (label_ref 480)) 284 {*arm_jump}
     (nil)
 -> 480)
(barrier 581 580 481)
(code_label 481 581 464 61 397 (nil) [8 uses])
(note 464 481 462 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(insn 462 464 463 61 (set (reg/i:SI 0 r0)
        (reg:SI 174 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1437:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 174 [ <retval> ])
        (nil)))
(insn 463 462 592 61 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1437:19 -1
     (nil))
(note 592 463 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_PWMN_Stop_DMA (HAL_TIMEx_PWMN_Stop_DMA, funcdef_no=427, decl_uid=9501, cgraph_uid=354, symbol_order=353)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21
;; 2 succs { 20 3 4 5 6 }
;; 3 succs { 7 }
;; 4 succs { 7 }
;; 5 succs { 7 }
;; 6 succs { 7 }
;; 7 succs { 8 10 }
;; 8 succs { 9 10 }
;; 9 succs { 10 }
;; 10 succs { 11 13 }
;; 11 succs { 12 13 }
;; 12 succs { 13 }
;; 13 succs { 14 15 }
;; 14 succs { 21 }
;; 15 succs { 16 17 }
;; 16 succs { 21 }
;; 17 succs { 18 19 }
;; 18 succs { 21 }
;; 19 succs { 21 }
;; 20 succs { 21 }
;; 21 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 177: local to bb 2 def dominates all uses has unique first use
Reg 176: local to bb 2 def dominates all uses has unique first use
Reg 150: def dominates all uses has unique first use
Ignoring reg 113, has equiv memory
Reg 114 uninteresting
Reg 115 uninteresting
Ignoring reg 117, has equiv memory
Reg 118 uninteresting
Reg 119 uninteresting
Ignoring reg 121, has equiv memory
Reg 122 uninteresting
Reg 123 uninteresting
Ignoring reg 125, has equiv memory
Reg 126 uninteresting
Reg 127 uninteresting
Reg 129 uninteresting (no unique first use)
Reg 132: local to bb 7 def dominates all uses has unique first use
Reg 157 uninteresting
Reg 156 uninteresting
Reg 134 uninteresting
Reg 135 uninteresting
Reg 136: local to bb 7 def dominates all uses has unique first use
Reg 159 uninteresting
Reg 138: local to bb 8 def dominates all uses has unique first use
Reg 161 uninteresting
Reg 140 uninteresting
Reg 141 uninteresting
Reg 142: local to bb 10 def dominates all uses has unique first use
Reg 163 uninteresting
Reg 144: local to bb 11 def dominates all uses has unique first use
Reg 165 uninteresting
Reg 146 uninteresting
Reg 147 uninteresting
Reg 167 uninteresting
Reg 169 uninteresting
Reg 171 uninteresting
Reg 173 uninteresting
Found def insn 95 for 132 to be not moveable
Found def insn 111 for 136 to be not moveable
Found def insn 118 for 138 to be not moveable
Found def insn 133 for 142 to be not moveable
Found def insn 140 for 144 to be not moveable
Reg 150 not local to one basic block
Found def insn 206 for 176 to be not moveable
Found def insn 207 for 177 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21
;; 2 succs { 20 3 4 5 6 }
;; 3 succs { 7 }
;; 4 succs { 7 }
;; 5 succs { 7 }
;; 6 succs { 7 }
;; 7 succs { 8 10 }
;; 8 succs { 9 10 }
;; 9 succs { 10 }
;; 10 succs { 11 13 }
;; 11 succs { 12 13 }
;; 12 succs { 13 }
;; 13 succs { 14 15 }
;; 14 succs { 21 }
;; 15 succs { 16 17 }
;; 16 succs { 21 }
;; 17 succs { 18 19 }
;; 18 succs { 21 }
;; 19 succs { 21 }
;; 20 succs { 21 }
;; 21 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 113: (insn_list:REG_DEP_TRUE 25 (nil))
init_insns for 117: (insn_list:REG_DEP_TRUE 41 (nil))
init_insns for 121: (insn_list:REG_DEP_TRUE 57 (nil))
init_insns for 125: (insn_list:REG_DEP_TRUE 73 (nil))
init_insns for 157: (insn_list:REG_DEP_TRUE 97 (nil))
init_insns for 159: (insn_list:REG_DEP_TRUE 112 (nil))
init_insns for 161: (insn_list:REG_DEP_TRUE 119 (nil))
init_insns for 163: (insn_list:REG_DEP_TRUE 134 (nil))
init_insns for 165: (insn_list:REG_DEP_TRUE 141 (nil))
init_insns for 167: (insn_list:REG_DEP_TRUE 157 (nil))
init_insns for 169: (insn_list:REG_DEP_TRUE 167 (nil))
init_insns for 171: (insn_list:REG_DEP_TRUE 177 (nil))
init_insns for 173: (insn_list:REG_DEP_TRUE 184 (nil))

Pass 1 for finding pseudo/allocno costs

    r177: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r176: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r173: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r171: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r169: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r163: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r148,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:49920,49920 VFP_LO_REGS:49920,49920 ALL_REGS:34920,34920 MEM:33280,33280
  a1(r149,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:74985,74985 VFP_LO_REGS:74985,74985 ALL_REGS:74985,74985 MEM:49990,49990
  a2(r173,l0) costs: GENERAL_REGS:0,0 MEM:3480,3480
  a3(r171,l0) costs: GENERAL_REGS:0,0 MEM:1780,1780
  a4(r150,l0) costs: LO_REGS:0,0 HI_REGS:1600,1600 CALLER_SAVE_REGS:1600,1600 EVEN_REG:1600,1600 GENERAL_REGS:1600,1600 VFP_D0_D7_REGS:69960,69960 VFP_LO_REGS:69960,69960 ALL_REGS:69960,69960 MEM:46640,46640
  a5(r169,l0) costs: GENERAL_REGS:0,0 MEM:2720,2720
  a6(r167,l0) costs: GENERAL_REGS:0,0 MEM:8000,8000
  a7(r129,l0) costs: LO_REGS:0,0 HI_REGS:1600,1600 CALLER_SAVE_REGS:1600,1600 EVEN_REG:1600,1600 GENERAL_REGS:1600,1600 VFP_D0_D7_REGS:108000,108000 VFP_LO_REGS:108000,108000 ALL_REGS:108000,108000 MEM:72000,72000
  a8(r147,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a9(r146,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a10(r165,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:12000,12000 VFP_LO_REGS:12000,12000 ALL_REGS:12000,12000 MEM:8000,8000
  a11(r144,l0) costs: LO_REGS:0,0 HI_REGS:800,800 CALLER_SAVE_REGS:800,800 EVEN_REG:800,800 GENERAL_REGS:800,800 VFP_D0_D7_REGS:12000,12000 VFP_LO_REGS:12000,12000 ALL_REGS:12000,12000 MEM:8000,8000
  a12(r163,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a13(r142,l0) costs: LO_REGS:0,0 HI_REGS:1600,1600 CALLER_SAVE_REGS:1600,1600 EVEN_REG:1600,1600 GENERAL_REGS:1600,1600 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a14(r141,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a15(r140,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a16(r161,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:12000,12000 VFP_LO_REGS:12000,12000 ALL_REGS:12000,12000 MEM:8000,8000
  a17(r138,l0) costs: LO_REGS:0,0 HI_REGS:800,800 CALLER_SAVE_REGS:800,800 EVEN_REG:800,800 GENERAL_REGS:800,800 VFP_D0_D7_REGS:12000,12000 VFP_LO_REGS:12000,12000 ALL_REGS:12000,12000 MEM:8000,8000
  a18(r159,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a19(r136,l0) costs: LO_REGS:0,0 HI_REGS:1600,1600 CALLER_SAVE_REGS:1600,1600 EVEN_REG:1600,1600 GENERAL_REGS:1600,1600 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a20(r135,l0) costs: LO_REGS:0,0 HI_REGS:3200,3200 CALLER_SAVE_REGS:3200,3200 EVEN_REG:3200,3200 GENERAL_REGS:3200,3200 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a21(r134,l0) costs: LO_REGS:0,0 HI_REGS:1600,1600 CALLER_SAVE_REGS:1600,1600 EVEN_REG:1600,1600 GENERAL_REGS:1600,1600 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a22(r132,l0) costs: LO_REGS:0,0 HI_REGS:1600,1600 CALLER_SAVE_REGS:1600,1600 EVEN_REG:1600,1600 GENERAL_REGS:1600,1600 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a23(r156,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a24(r155,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a25(r157,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:24000,24000 VFP_LO_REGS:24000,24000 ALL_REGS:24000,24000 MEM:16000,16000
  a26(r125,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:9000,9000 MEM:2000,2000
  a27(r127,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a28(r126,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a29(r121,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:9000,9000 MEM:2000,2000
  a30(r123,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a31(r122,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a32(r117,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:9000,9000 MEM:2000,2000
  a33(r119,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a34(r118,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a35(r113,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:9000,9000 MEM:2000,2000
  a36(r115,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a37(r114,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a38(r176,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a39(r177,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 200(l0): point = 0
   Insn 199(l0): point = 2
   Insn 9(l0): point = 5
   Insn 220(l0): point = 8
   Insn 5(l0): point = 10
   Insn 186(l0): point = 12
   Insn 184(l0): point = 14
   Insn 218(l0): point = 17
   Insn 8(l0): point = 19
   Insn 179(l0): point = 21
   Insn 177(l0): point = 23
   Insn 175(l0): point = 26
   Insn 174(l0): point = 28
   Insn 216(l0): point = 31
   Insn 7(l0): point = 33
   Insn 169(l0): point = 35
   Insn 167(l0): point = 37
   Insn 165(l0): point = 40
   Insn 164(l0): point = 42
   Insn 214(l0): point = 45
   Insn 6(l0): point = 47
   Insn 159(l0): point = 49
   Insn 157(l0): point = 51
   Insn 155(l0): point = 54
   Insn 149(l0): point = 57
   Insn 148(l0): point = 59
   Insn 147(l0): point = 61
   Insn 144(l0): point = 64
   Insn 143(l0): point = 66
   Insn 141(l0): point = 68
   Insn 140(l0): point = 70
   Insn 137(l0): point = 73
   Insn 136(l0): point = 75
   Insn 134(l0): point = 77
   Insn 133(l0): point = 79
   Insn 127(l0): point = 82
   Insn 126(l0): point = 84
   Insn 125(l0): point = 86
   Insn 122(l0): point = 89
   Insn 121(l0): point = 91
   Insn 119(l0): point = 93
   Insn 118(l0): point = 95
   Insn 115(l0): point = 98
   Insn 114(l0): point = 100
   Insn 112(l0): point = 102
   Insn 111(l0): point = 104
   Insn 104(l0): point = 106
   Insn 103(l0): point = 108
   Insn 101(l0): point = 110
   Insn 100(l0): point = 112
   Insn 98(l0): point = 114
   Insn 97(l0): point = 116
   Insn 95(l0): point = 118
   Insn 96(l0): point = 120
   Insn 87(l0): point = 122
   Insn 80(l0): point = 125
   Insn 76(l0): point = 127
   Insn 75(l0): point = 129
   Insn 74(l0): point = 131
   Insn 79(l0): point = 133
   Insn 73(l0): point = 135
   Insn 212(l0): point = 138
   Insn 64(l0): point = 140
   Insn 60(l0): point = 142
   Insn 59(l0): point = 144
   Insn 58(l0): point = 146
   Insn 63(l0): point = 148
   Insn 57(l0): point = 150
   Insn 210(l0): point = 153
   Insn 48(l0): point = 155
   Insn 44(l0): point = 157
   Insn 43(l0): point = 159
   Insn 42(l0): point = 161
   Insn 47(l0): point = 163
   Insn 41(l0): point = 165
   Insn 208(l0): point = 168
   Insn 32(l0): point = 170
   Insn 28(l0): point = 172
   Insn 27(l0): point = 174
   Insn 26(l0): point = 176
   Insn 31(l0): point = 178
   Insn 25(l0): point = 180
   Insn 18(l0): point = 183
   Insn 2(l0): point = 185
   Insn 3(l0): point = 187
   Insn 206(l0): point = 189
   Insn 207(l0): point = 191
 a0(r148): [45..47] [31..33] [17..19] [8..10] [3..5]
 a1(r149): [50..185] [36..44] [22..30] [13..16]
 a2(r173): [13..14]
 a3(r171): [22..23]
 a4(r150): [48..187] [40..44] [29..30]
 a5(r169): [36..37]
 a6(r167): [50..51]
 a7(r129): [58..122]
 a8(r147): [58..59]
 a9(r146): [60..61]
 a10(r165): [67..68]
 a11(r144): [67..70]
 a12(r163): [76..77]
 a13(r142): [76..79]
 a14(r141): [83..84]
 a15(r140): [85..86]
 a16(r161): [92..93]
 a17(r138): [92..95]
 a18(r159): [101..102]
 a19(r136): [101..104]
 a20(r135): [107..108]
 a21(r134): [111..112]
 a22(r132): [113..118]
 a23(r156): [113..114]
 a24(r155): [115..120]
 a25(r157): [115..116]
 a26(r125): [128..135]
 a27(r127): [128..129]
 a28(r126): [130..131]
 a29(r121): [143..150]
 a30(r123): [143..144]
 a31(r122): [145..146]
 a32(r117): [158..165]
 a33(r119): [158..159]
 a34(r118): [160..161]
 a35(r113): [173..180]
 a36(r115): [173..174]
 a37(r114): [175..176]
 a38(r176): [186..189]
 a39(r177): [188..191]
Compressing live ranges: from 194 to 66 - 34%
Ranges after the compression:
 a0(r148): [18..19] [12..13] [6..7] [0..3]
 a1(r149): [20..61] [14..17] [8..11] [4..5]
 a2(r173): [4..5]
 a3(r171): [8..9]
 a4(r150): [20..63] [16..17] [10..11]
 a5(r169): [14..15]
 a6(r167): [20..21]
 a7(r129): [22..45]
 a8(r147): [22..23]
 a9(r146): [24..25]
 a10(r165): [26..27]
 a11(r144): [26..27]
 a12(r163): [28..29]
 a13(r142): [28..29]
 a14(r141): [30..31]
 a15(r140): [32..33]
 a16(r161): [34..35]
 a17(r138): [34..35]
 a18(r159): [36..37]
 a19(r136): [36..37]
 a20(r135): [38..39]
 a21(r134): [40..41]
 a22(r132): [42..45]
 a23(r156): [42..43]
 a24(r155): [44..45]
 a25(r157): [44..45]
 a26(r125): [46..49]
 a27(r127): [46..47]
 a28(r126): [48..49]
 a29(r121): [50..53]
 a30(r123): [50..51]
 a31(r122): [52..53]
 a32(r117): [54..57]
 a33(r119): [54..55]
 a34(r118): [56..57]
 a35(r113): [58..61]
 a36(r115): [58..59]
 a37(r114): [60..61]
 a38(r176): [62..65]
 a39(r177): [64..65]
+++Allocating 320 bytes for conflict table (uncompressed size 320)
;; a0(r148,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r149,l0) conflicts: a2(r173,l0) a3(r171,l0) a4(r150,l0) a5(r169,l0) a6(r167,l0) a8(r147,l0) a7(r129,l0) a9(r146,l0) a10(r165,l0) a11(r144,l0) a12(r163,l0) a13(r142,l0) a14(r141,l0) a15(r140,l0) a16(r161,l0) a17(r138,l0) a18(r159,l0) a19(r136,l0) a20(r135,l0) a21(r134,l0) a23(r156,l0) a22(r132,l0) a24(r155,l0) a25(r157,l0) a27(r127,l0) a26(r125,l0) a28(r126,l0) a30(r123,l0) a29(r121,l0) a31(r122,l0) a33(r119,l0) a32(r117,l0) a34(r118,l0) a36(r115,l0) a35(r113,l0) a37(r114,l0)
;;     total conflict hard regs: 0 12 14
;;     conflict hard regs: 0 12 14

;; a2(r173,l0) conflicts: a1(r149,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r171,l0) conflicts: a1(r149,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r150,l0) conflicts: a1(r149,l0) a6(r167,l0) a8(r147,l0) a7(r129,l0) a9(r146,l0) a10(r165,l0) a11(r144,l0) a12(r163,l0) a13(r142,l0) a14(r141,l0) a15(r140,l0) a16(r161,l0) a17(r138,l0) a18(r159,l0) a19(r136,l0) a20(r135,l0) a21(r134,l0) a23(r156,l0) a22(r132,l0) a24(r155,l0) a25(r157,l0) a27(r127,l0) a26(r125,l0) a28(r126,l0) a30(r123,l0) a29(r121,l0) a31(r122,l0) a33(r119,l0) a32(r117,l0) a34(r118,l0) a36(r115,l0) a35(r113,l0) a37(r114,l0) a38(r176,l0)
;;     total conflict hard regs: 0 12 14
;;     conflict hard regs: 0 12 14

;; a5(r169,l0) conflicts: a1(r149,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r167,l0) conflicts: a1(r149,l0) a4(r150,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r129,l0) conflicts: a1(r149,l0) a4(r150,l0) a8(r147,l0) a9(r146,l0) a10(r165,l0) a11(r144,l0) a12(r163,l0) a13(r142,l0) a14(r141,l0) a15(r140,l0) a16(r161,l0) a17(r138,l0) a18(r159,l0) a19(r136,l0) a20(r135,l0) a21(r134,l0) a23(r156,l0) a22(r132,l0) a24(r155,l0) a25(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r147,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r146,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r165,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0) a11(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r144,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0) a10(r165,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r163,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0) a13(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r142,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0) a12(r163,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r141,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r140,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r161,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0) a17(r138,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r138,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0) a16(r161,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r159,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0) a19(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r136,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0) a18(r159,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r135,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r134,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r132,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0) a23(r156,l0) a24(r155,l0) a25(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r156,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0) a22(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r155,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0) a22(r132,l0) a25(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r157,l0) conflicts: a1(r149,l0) a4(r150,l0) a7(r129,l0) a22(r132,l0) a24(r155,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r125,l0) conflicts: a1(r149,l0) a4(r150,l0) a27(r127,l0) a28(r126,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a27(r127,l0) conflicts: a1(r149,l0) a4(r150,l0) a26(r125,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a28(r126,l0) conflicts: a1(r149,l0) a4(r150,l0) a26(r125,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a29(r121,l0) conflicts: a1(r149,l0) a4(r150,l0) a30(r123,l0) a31(r122,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a30(r123,l0) conflicts: a1(r149,l0) a4(r150,l0) a29(r121,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a31(r122,l0) conflicts: a1(r149,l0) a4(r150,l0) a29(r121,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a32(r117,l0) conflicts: a1(r149,l0) a4(r150,l0) a33(r119,l0) a34(r118,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a33(r119,l0) conflicts: a1(r149,l0) a4(r150,l0) a32(r117,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a34(r118,l0) conflicts: a1(r149,l0) a4(r150,l0) a32(r117,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a35(r113,l0) conflicts: a1(r149,l0) a4(r150,l0) a36(r115,l0) a37(r114,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a36(r115,l0) conflicts: a1(r149,l0) a4(r150,l0) a35(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a37(r114,l0) conflicts: a1(r149,l0) a4(r150,l0) a35(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a38(r176,l0) conflicts: a4(r150,l0) a39(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a39(r177,l0) conflicts: a38(r176,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0


  cp0:a0(r148)<->a4(r150)@400:move
  cp1:a8(r147)<->a9(r146)@25:shuffle
  cp2:a14(r141)<->a15(r140)@25:shuffle
  cp3:a23(r156)<->a25(r157)@100:shuffle
  cp4:a23(r156)<->a24(r155)@100:shuffle
  cp5:a21(r134)<->a22(r132)@100:shuffle
  cp6:a21(r134)<->a23(r156)@100:shuffle
  cp7:a27(r127)<->a28(r126)@25:shuffle
  cp8:a30(r123)<->a31(r122)@25:shuffle
  cp9:a33(r119)<->a34(r118)@25:shuffle
  cp10:a36(r115)<->a37(r114)@25:shuffle
  cp11:a4(r150)<->a39(r177)@1000:move
  cp12:a1(r149)<->a38(r176)@1000:move
  pref0:a0(r148)<-hr0@2000
  pref1:a39(r177)<-hr1@2000
  pref2:a38(r176)<-hr0@2000
  regions=1, blocks=22, points=66
    allocnos=40 (big 0), copies=13, conflicts=0, ranges=48

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r148 1r149 2r173 3r171 4r150 5r169 6r167 7r129 8r147 9r146 10r165 11r144 12r163 13r142 14r141 15r140 16r161 17r138 18r159 19r136 20r135 21r134 22r132 23r156 24r155 25r157 26r125 27r127 28r126 29r121 30r123 31r122 32r117 33r119 34r118 35r113 36r115 37r114 38r176 39r177
    modified regnos: 113 114 115 117 118 119 121 122 123 125 126 127 129 132 134 135 136 138 140 141 142 144 146 147 148 149 150 155 156 157 159 161 163 165 167 169 171 173 176 177
    border:
    Pressure: GENERAL_REGS=6
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@778520
          2:( 1-12 14)@196000
            3:( 1-11)@193260
      Allocno a0r148 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r149 of GENERAL_REGS(14) has 11 avail. regs  1-11, node:  1-11 (confl regs =  0 12-106)
      Allocno a2r173 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r171 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r150 of GENERAL_REGS(14) has 11 avail. regs  1-11, node:  1-11 (confl regs =  0 12-106)
      Allocno a5r169 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r167 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r146 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r165 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r144 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r163 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r142 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r141 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r140 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r161 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r138 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r159 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r135 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r156 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r155 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a25r157 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a26r125 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a27r127 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a28r126 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a29r121 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a30r123 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a31r122 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a32r117 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a33r119 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a34r118 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a35r113 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a36r115 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a37r114 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a38r176 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a39r177 of ALL_REGS(46) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15 48-106)
      Forming thread by copy 0:a0r148-a4r150 (freq=400):
        Result (freq=7992): a0r148(2328) a4r150(5664)
      Forming thread by copy 3:a23r156-a25r157 (freq=100):
        Result (freq=3200): a23r156(1600) a25r157(1600)
      Forming thread by copy 5:a21r134-a22r132 (freq=100):
        Result (freq=3200): a21r134(1600) a22r132(1600)
      Forming thread by copy 1:a8r147-a9r146 (freq=25):
        Result (freq=800): a8r147(400) a9r146(400)
      Forming thread by copy 2:a14r141-a15r140 (freq=25):
        Result (freq=800): a14r141(400) a15r140(400)
      Forming thread by copy 7:a27r127-a28r126 (freq=25):
        Result (freq=800): a27r127(400) a28r126(400)
      Forming thread by copy 8:a30r123-a31r122 (freq=25):
        Result (freq=800): a30r123(400) a31r122(400)
      Forming thread by copy 9:a33r119-a34r118 (freq=25):
        Result (freq=800): a33r119(400) a34r118(400)
      Forming thread by copy 10:a36r115-a37r114 (freq=25):
        Result (freq=800): a36r115(400) a37r114(400)
      Pushing a3(r171,l0)(cost 0)
      Pushing a5(r169,l0)(cost 0)
      Pushing a2(r173,l0)(cost 0)
      Pushing a35(r113,l0)(cost 0)
      Pushing a32(r117,l0)(cost 0)
      Pushing a29(r121,l0)(cost 0)
      Pushing a26(r125,l0)(cost 0)
      Pushing a37(r114,l0)(cost 0)
      Pushing a36(r115,l0)(cost 0)
      Pushing a34(r118,l0)(cost 0)
      Pushing a33(r119,l0)(cost 0)
      Pushing a31(r122,l0)(cost 0)
      Pushing a30(r123,l0)(cost 0)
      Pushing a28(r126,l0)(cost 0)
      Pushing a27(r127,l0)(cost 0)
      Pushing a17(r138,l0)(cost 0)
      Pushing a16(r161,l0)(cost 0)
      Pushing a15(r140,l0)(cost 0)
      Pushing a14(r141,l0)(cost 0)
      Pushing a11(r144,l0)(cost 0)
      Pushing a10(r165,l0)(cost 0)
      Pushing a9(r146,l0)(cost 0)
        Making a7(r129,l0) colorable
      Pushing a8(r147,l0)(cost 0)
      Pushing a6(r167,l0)(cost 0)
      Pushing a24(r155,l0)(cost 0)
      Pushing a20(r135,l0)(cost 0)
      Forming thread by copy 12:a1r149-a38r176 (freq=1000):
        Result (freq=6199): a1r149(4199) a38r176(2000)
        Making a1(r149,l0) colorable
      Pushing a19(r136,l0)(cost 0)
      Forming thread by copy 11:a4r150-a39r177 (freq=1000):
        Result (freq=9992): a0r148(2328) a39r177(2000) a4r150(5664)
        Making a4(r150,l0) colorable
      Pushing a18(r159,l0)(cost 0)
      Pushing a13(r142,l0)(cost 0)
      Pushing a12(r163,l0)(cost 0)
      Pushing a39(r177,l0)(cost 0)
      Pushing a38(r176,l0)(cost 0)
      Pushing a25(r157,l0)(cost 0)
      Pushing a23(r156,l0)(cost 0)
      Pushing a22(r132,l0)(cost 0)
      Pushing a21(r134,l0)(cost 0)
      Pushing a1(r149,l0)(cost 49990)
      Pushing a7(r129,l0)(cost 72000)
      Pushing a0(r148,l0)(cost 0)
      Pushing a4(r150,l0)(cost 46640)
      Popping a4(r150,l0)  -- assign reg 4
      Popping a0(r148,l0)  -- assign reg 0
      Popping a7(r129,l0)  -- assign reg 3
      Popping a1(r149,l0)  -- assign reg 5
      Popping a21(r134,l0)  -- assign reg 2
      Popping a22(r132,l0)  -- assign reg 2
      Popping a23(r156,l0)  -- assign reg 1
      Popping a25(r157,l0)  -- assign reg 1
      Popping a38(r176,l0)  -- assign reg 0
      Popping a39(r177,l0)  -- assign reg 1
      Popping a12(r163,l0)  -- assign reg 2
      Popping a13(r142,l0)  -- assign reg 1
      Popping a18(r159,l0)  -- assign reg 2
      Popping a19(r136,l0)  -- assign reg 1
      Popping a20(r135,l0)  -- assign reg 2
      Popping a24(r155,l0)  -- assign reg 0
      Popping a6(r167,l0)  -- assign reg 3
      Popping a8(r147,l0)  -- assign reg 2
      Popping a9(r146,l0)  -- assign reg 2
      Popping a10(r165,l0)  -- assign reg 2
      Popping a11(r144,l0)  -- assign reg 1
      Popping a14(r141,l0)  -- assign reg 2
      Popping a15(r140,l0)  -- assign reg 2
      Popping a16(r161,l0)  -- assign reg 2
      Popping a17(r138,l0)  -- assign reg 1
      Popping a27(r127,l0)  -- assign reg 3
      Popping a28(r126,l0)  -- assign reg 3
      Popping a30(r123,l0)  -- assign reg 3
      Popping a31(r122,l0)  -- assign reg 3
      Popping a33(r119,l0)  -- assign reg 3
      Popping a34(r118,l0)  -- assign reg 3
      Popping a36(r115,l0)  -- assign reg 3
      Popping a37(r114,l0)  -- assign reg 3
      Popping a26(r125,l0)  -- assign reg 2
      Popping a29(r121,l0)  -- assign reg 2
      Popping a32(r117,l0)  -- assign reg 2
      Popping a35(r113,l0)  -- assign reg 2
      Popping a2(r173,l0)  -- assign reg 3
      Popping a5(r169,l0)  -- assign reg 3
      Popping a3(r171,l0)  -- assign reg 3
Disposition:
   35:r113 l0     2   37:r114 l0     3   36:r115 l0     3   32:r117 l0     2
   34:r118 l0     3   33:r119 l0     3   29:r121 l0     2   31:r122 l0     3
   30:r123 l0     3   26:r125 l0     2   28:r126 l0     3   27:r127 l0     3
    7:r129 l0     3   22:r132 l0     2   21:r134 l0     2   20:r135 l0     2
   19:r136 l0     1   17:r138 l0     1   15:r140 l0     2   14:r141 l0     2
   13:r142 l0     1   11:r144 l0     1    9:r146 l0     2    8:r147 l0     2
    0:r148 l0     0    1:r149 l0     5    4:r150 l0     4   24:r155 l0     0
   23:r156 l0     1   25:r157 l0     1   18:r159 l0     2   16:r161 l0     2
   12:r163 l0     2   10:r165 l0     2    6:r167 l0     3    5:r169 l0     3
    3:r171 l0     3    2:r173 l0     3   38:r176 l0     0   39:r177 l0     1
New iteration of spill/restore move
+++Costs: overall -58000, reg -58000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_PWMN_Stop_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,7u} r1={5d,1u} r2={5d} r3={5d} r7={1d,21u} r12={8d} r13={1d,25u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={12d,6u} r101={4d} r102={1d,21u} r103={1d,20u} r104={4d} r105={4d} r106={4d} r113={1d,2u} r114={1d,1u} r115={1d,1u} r117={1d,2u} r118={1d,1u} r119={1d,1u} r121={1d,2u} r122={1d,1u} r123={1d,1u} r125={1d,2u} r126={1d,1u} r127={1d,1u} r129={1d,13u} r132={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} r148={5d,1u} r149={1d,14u,4e} r150={1d,10u} r155={1d,1u,1e} r156={1d,1u} r157={1d,1u} r159={1d,1u} r161={1d,1u} r163={1d,1u} r165={1d,1u} r167={1d,1u} r169={1d,1u} r171={1d,1u} r173={1d,1u} r176={1d,1u} r177={1d,1u} 
;;    total ref usage 590{406d,179u,5e} in 143{139 regular + 4 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 10 207 2 NOTE_INSN_FUNCTION_BEG)
(insn 207 4 206 2 (set (reg:SI 177)
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1596:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(insn 206 207 3 2 (set (reg:SI 176)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1596:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 206 2 2 (set (reg/v:SI 150 [ Channel ])
        (reg:SI 177)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1596:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 177)
        (nil)))
(insn 2 3 12 2 (set (reg/v/f:SI 149 [ htim ])
        (reg:SI 176)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1596:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 176)
        (nil)))
(debug_insn 12 2 13 2 (var_location:SI htim (reg/v/f:SI 149 [ htim ])) -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI Channel (reg/v:SI 150 [ Channel ])) -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1068:3 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1068:21 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1071:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1073:3 -1
     (nil))
(jump_insn 18 17 19 2 (parallel [
            (set (pc)
                (if_then_else (leu (reg/v:SI 150 [ Channel ])
                        (const_int 12 [0xc]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg/v:SI 150 [ Channel ])
                                (const_int 4 [0x4]))
                            (label_ref:SI 19)) [0  S4 A32])
                    (label_ref:SI 205)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 19))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1073:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (insn_list:REG_LABEL_TARGET 205 (insn_list:REG_LABEL_TARGET 187 (nil))))
 -> 19)
(code_label 19 18 20 418 (nil) [2 uses])
(jump_table_data 20 19 21 (addr_diff_vec:SI (label_ref:SI 19)
         [
            (label_ref:SI 22)
            (label_ref:SI 205)
            (label_ref:SI 205)
            (label_ref:SI 205)
            (label_ref:SI 38)
            (label_ref:SI 205)
            (label_ref:SI 205)
            (label_ref:SI 205)
            (label_ref:SI 54)
            (label_ref:SI 205)
            (label_ref:SI 205)
            (label_ref:SI 205)
            (label_ref:SI 70)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 21 20 22)
(code_label 22 21 23 3 421 (nil) [1 uses])
(note 23 22 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 30 23 24 3 NOTE_INSN_DELETED)
(debug_insn 24 30 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 -1
     (nil))
(insn 25 24 31 3 (set (reg/f:SI 113 [ _6 ])
        (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])
        (nil)))
(insn 31 25 26 3 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 36 [0x24])) [5 htim_2(D)->hdma[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1079:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 31 27 3 (set (reg:SI 114 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 _6->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 3 (set (reg:SI 115 [ _8 ])
        (and:SI (reg:SI 114 [ _7 ])
            (const_int -513 [0xfffffffffffffdff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _7 ])
        (nil)))
(insn 28 27 29 3 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 _6->DIER+0 S4 A32])
        (reg:SI 115 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _8 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _6 ])
            (nil))))
(debug_insn 29 28 32 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1079:7 -1
     (nil))
(call_insn 32 29 33 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1079:13 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 33 32 34 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1080:7 -1
     (nil))
(debug_insn 34 33 35 3 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 35 34 208 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1112:3 -1
     (nil))
(jump_insn 208 35 209 3 (set (pc)
        (label_ref 84)) 284 {*arm_jump}
     (nil)
 -> 84)
(barrier 209 208 38)
(code_label 38 209 39 4 420 (nil) [1 uses])
(note 39 38 46 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 46 39 40 4 NOTE_INSN_DELETED)
(debug_insn 40 46 41 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 -1
     (nil))
(insn 41 40 47 4 (set (reg/f:SI 117 [ _10 ])
        (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])
        (nil)))
(insn 47 41 42 4 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 40 [0x28])) [5 htim_2(D)->hdma[2]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1087:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 47 43 4 (set (reg:SI 118 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _10 ])
                (const_int 12 [0xc])) [1 _10->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 42 44 4 (set (reg:SI 119 [ _12 ])
        (and:SI (reg:SI 118 [ _11 ])
            (const_int -1025 [0xfffffffffffffbff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _11 ])
        (nil)))
(insn 44 43 45 4 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _10 ])
                (const_int 12 [0xc])) [1 _10->DIER+0 S4 A32])
        (reg:SI 119 [ _12 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _12 ])
        (expr_list:REG_DEAD (reg/f:SI 117 [ _10 ])
            (nil))))
(debug_insn 45 44 48 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1087:7 -1
     (nil))
(call_insn 48 45 49 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1087:13 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 49 48 50 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1088:7 -1
     (nil))
(debug_insn 50 49 51 4 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 51 50 210 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1112:3 -1
     (nil))
(jump_insn 210 51 211 4 (set (pc)
        (label_ref 84)) 284 {*arm_jump}
     (nil)
 -> 84)
(barrier 211 210 54)
(code_label 54 211 55 5 419 (nil) [1 uses])
(note 55 54 62 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 62 55 56 5 NOTE_INSN_DELETED)
(debug_insn 56 62 57 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 -1
     (nil))
(insn 57 56 63 5 (set (reg/f:SI 121 [ _14 ])
        (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])
        (nil)))
(insn 63 57 58 5 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 44 [0x2c])) [5 htim_2(D)->hdma[3]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1095:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 63 59 5 (set (reg:SI 122 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 121 [ _14 ])
                (const_int 12 [0xc])) [1 _14->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 58 60 5 (set (reg:SI 123 [ _16 ])
        (and:SI (reg:SI 122 [ _15 ])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _15 ])
        (nil)))
(insn 60 59 61 5 (set (mem/v:SI (plus:SI (reg/f:SI 121 [ _14 ])
                (const_int 12 [0xc])) [1 _14->DIER+0 S4 A32])
        (reg:SI 123 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ _16 ])
        (expr_list:REG_DEAD (reg/f:SI 121 [ _14 ])
            (nil))))
(debug_insn 61 60 64 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1095:7 -1
     (nil))
(call_insn 64 61 65 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1095:13 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 65 64 66 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1096:7 -1
     (nil))
(debug_insn 66 65 67 5 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 67 66 212 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1112:3 -1
     (nil))
(jump_insn 212 67 213 5 (set (pc)
        (label_ref 84)) 284 {*arm_jump}
     (nil)
 -> 84)
(barrier 213 212 70)
(code_label 70 213 71 6 417 (nil) [1 uses])
(note 71 70 78 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 78 71 72 6 NOTE_INSN_DELETED)
(debug_insn 72 78 73 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 -1
     (nil))
(insn 73 72 79 6 (set (reg/f:SI 125 [ _18 ])
        (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])
        (nil)))
(insn 79 73 74 6 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 48 [0x30])) [5 htim_2(D)->hdma[4]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1103:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 79 75 6 (set (reg:SI 126 [ _19 ])
        (mem/v:SI (plus:SI (reg/f:SI 125 [ _18 ])
                (const_int 12 [0xc])) [1 _18->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 74 76 6 (set (reg:SI 127 [ _20 ])
        (and:SI (reg:SI 126 [ _19 ])
            (const_int -4097 [0xffffffffffffefff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _19 ])
        (nil)))
(insn 76 75 77 6 (set (mem/v:SI (plus:SI (reg/f:SI 125 [ _18 ])
                (const_int 12 [0xc])) [1 _18->DIER+0 S4 A32])
        (reg:SI 127 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _20 ])
        (expr_list:REG_DEAD (reg/f:SI 125 [ _18 ])
            (nil))))
(debug_insn 77 76 80 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1103:7 -1
     (nil))
(call_insn 80 77 81 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1103:13 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 81 80 82 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1104:7 -1
     (nil))
(debug_insn 82 81 83 6 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 83 82 84 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1112:3 -1
     (nil))
(code_label 84 83 85 7 422 (nil) [3 uses])
(note 85 84 99 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 99 85 113 7 NOTE_INSN_DELETED)
(note 113 99 86 7 NOTE_INSN_DELETED)
(debug_insn 86 113 87 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(insn 87 86 88 7 (set (reg/f:SI 129 [ _22 ])
        (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 88 87 89 7 (var_location:SI TIMx (reg/f:SI 129 [ _22 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 89 88 90 7 (var_location:SI Channel (reg/v:SI 150 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 90 89 91 7 (var_location:SI ChannelNState (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 91 90 92 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 92 91 93 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(debug_insn 93 92 94 7 (var_location:SI tmp (ashift:SI (const_int 4 [0x4])
        (and:SI (reg/v:SI 150 [ Channel ])
            (const_int 31 [0x1f])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 94 93 96 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 96 94 95 7 (set (reg:SI 155)
        (and:SI (reg/v:SI 150 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (nil))
(insn 95 96 97 7 (set (reg:SI 132 [ _25 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _22 ])
                (const_int 32 [0x20])) [1 _22->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 97 95 98 7 (set (reg:SI 157)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 98 97 100 7 (set (reg:SI 156 [ tmp ])
        (ashift:SI (reg:SI 157)
            (reg:SI 155))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg:SI 155)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 155))
                (nil)))))
(insn 100 98 101 7 (set (reg:SI 134 [ _27 ])
        (and:SI (not:SI (reg:SI 156 [ tmp ]))
            (reg:SI 132 [ _25 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 156 [ tmp ])
        (expr_list:REG_DEAD (reg:SI 132 [ _25 ])
            (nil))))
(insn 101 100 102 7 (set (mem/v:SI (plus:SI (reg/f:SI 129 [ _22 ])
                (const_int 32 [0x20])) [1 _22->CCER+0 S4 A32])
        (reg:SI 134 [ _27 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134 [ _27 ])
        (nil)))
(debug_insn 102 101 103 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 103 102 104 7 (set (reg:SI 135 [ _28 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _22 ])
                (const_int 32 [0x20])) [1 _22->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 104 103 105 7 (set (mem/v:SI (plus:SI (reg/f:SI 129 [ _22 ])
                (const_int 32 [0x20])) [1 _22->CCER+0 S4 A32])
        (reg:SI 135 [ _28 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135 [ _28 ])
        (nil)))
(debug_insn 105 104 106 7 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 106 105 107 7 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 107 106 108 7 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 108 107 109 7 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 109 108 110 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(debug_insn 110 109 111 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(insn 111 110 112 7 (set (reg:SI 136 [ _29 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _22 ])
                (const_int 32 [0x20])) [1 _22->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 112 111 114 7 (set (reg:SI 159)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 114 112 115 7 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 136 [ _29 ])
                        (reg:SI 159))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_DEAD (reg:SI 136 [ _29 ])
            (nil))))
(jump_insn 115 114 116 7 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 128)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 128)
(note 116 115 120 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 120 116 117 8 NOTE_INSN_DELETED)
(debug_insn 117 120 118 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(insn 118 117 119 8 (set (reg:SI 138 [ _31 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _22 ])
                (const_int 32 [0x20])) [1 _22->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 119 118 121 8 (set (reg:SI 161)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 121 119 122 8 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 138 [ _31 ])
                        (reg:SI 161))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 161)
        (expr_list:REG_DEAD (reg:SI 138 [ _31 ])
            (nil))))
(jump_insn 122 121 123 8 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 128)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 128)
(note 123 122 124 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 124 123 125 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(insn 125 124 126 9 (set (reg:SI 140 [ _33 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _22 ])
                (const_int 68 [0x44])) [1 _22->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 126 125 127 9 (set (reg:SI 141 [ _34 ])
        (and:SI (reg:SI 140 [ _33 ])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ _33 ])
        (nil)))
(insn 127 126 128 9 (set (mem/v:SI (plus:SI (reg/f:SI 129 [ _22 ])
                (const_int 68 [0x44])) [1 _22->BDTR+0 S4 A32])
        (reg:SI 141 [ _34 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 141 [ _34 ])
        (nil)))
(code_label 128 127 129 10 423 (nil) [2 uses])
(note 129 128 135 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 135 129 130 10 NOTE_INSN_DELETED)
(debug_insn 130 135 131 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(debug_insn 131 130 132 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(debug_insn 132 131 133 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(insn 133 132 134 10 (set (reg:SI 142 [ _35 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _22 ])
                (const_int 32 [0x20])) [1 _22->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 134 133 136 10 (set (reg:SI 163)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 136 134 137 10 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 142 [ _35 ])
                        (reg:SI 163))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_DEAD (reg:SI 142 [ _35 ])
            (nil))))
(jump_insn 137 136 138 10 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 150)
(note 138 137 142 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 142 138 139 11 NOTE_INSN_DELETED)
(debug_insn 139 142 140 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(insn 140 139 141 11 (set (reg:SI 144 [ _37 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _22 ])
                (const_int 32 [0x20])) [1 _22->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 141 140 143 11 (set (reg:SI 165)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 143 141 144 11 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 144 [ _37 ])
                        (reg:SI 165))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg:SI 144 [ _37 ])
            (nil))))
(jump_insn 144 143 145 11 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 150)
(note 145 144 146 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 146 145 147 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(insn 147 146 148 12 (set (reg:SI 146 [ _39 ])
        (mem/v:SI (reg/f:SI 129 [ _22 ]) [1 _22->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 148 147 149 12 (set (reg:SI 147 [ _40 ])
        (and:SI (reg:SI 146 [ _39 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 146 [ _39 ])
        (nil)))
(insn 149 148 150 12 (set (mem/v:SI (reg/f:SI 129 [ _22 ]) [1 _22->CR1+0 S4 A32])
        (reg:SI 147 [ _40 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 147 [ _40 ])
        (expr_list:REG_DEAD (reg/f:SI 129 [ _22 ])
            (nil))))
(code_label 150 149 151 13 424 (nil) [2 uses])
(note 151 150 154 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 154 151 152 13 NOTE_INSN_DELETED)
(debug_insn 152 154 153 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(debug_insn 153 152 155 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 -1
     (nil))
(jump_insn 155 153 156 13 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 150 [ Channel ])
                        (const_int 0 [0]))
                    (label_ref 162)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 162)
(note 156 155 157 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 157 156 159 14 (set (reg:SI 167)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 159 157 6 14 (set (mem/v:QI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 167) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_DEAD (reg/v/f:SI 149 [ htim ])
            (nil))))
(insn 6 159 214 14 (set (reg/v:SI 148 [ <retval> ])
        (reg/v:SI 150 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 150 [ Channel ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 214 6 215 14 (set (pc)
        (label_ref 187)) 284 {*arm_jump}
     (nil)
 -> 187)
(barrier 215 214 162)
(code_label 162 215 163 15 425 (nil) [1 uses])
(note 163 162 164 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 164 163 165 15 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 150 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 165 164 166 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 172)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 172)
(note 166 165 167 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 167 166 169 16 (set (reg:SI 169)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 169 167 7 16 (set (mem/v:QI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 169) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 169)
        (expr_list:REG_DEAD (reg/v/f:SI 149 [ htim ])
            (nil))))
(insn 7 169 216 16 (set (reg/v:SI 148 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 216 7 217 16 (set (pc)
        (label_ref 187)) 284 {*arm_jump}
     (nil)
 -> 187)
(barrier 217 216 172)
(code_label 172 217 173 17 426 (nil) [1 uses])
(note 173 172 174 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 174 173 175 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 150 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 150 [ Channel ])
        (nil)))
(jump_insn 175 174 176 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 182)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 182)
(note 176 175 177 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 177 176 179 18 (set (reg:SI 171)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 179 177 8 18 (set (mem/v:QI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 171) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 171)
        (expr_list:REG_DEAD (reg/v/f:SI 149 [ htim ])
            (nil))))
(insn 8 179 218 18 (set (reg/v:SI 148 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 218 8 219 18 (set (pc)
        (label_ref 187)) 284 {*arm_jump}
     (nil)
 -> 187)
(barrier 219 218 182)
(code_label 182 219 183 19 427 (nil) [1 uses])
(note 183 182 184 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 184 183 186 19 (set (reg:SI 173)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 186 184 5 19 (set (mem/v:QI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 173) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 173)
        (expr_list:REG_DEAD (reg/v/f:SI 149 [ htim ])
            (nil))))
(insn 5 186 220 19 (set (reg/v:SI 148 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 220 5 221 19 (set (pc)
        (label_ref 187)) 284 {*arm_jump}
     (nil)
 -> 187)
(barrier 221 220 205)
(code_label 205 221 204 20 428 (nil) [10 uses])
(note 204 205 9 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 9 204 187 20 (set (reg/v:SI 148 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1073:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(code_label 187 9 188 21 416 (nil) [4 uses])
(note 188 187 189 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 189 188 190 21 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 190 189 191 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1128:3 -1
     (nil))
(debug_insn 191 190 192 21 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 192 191 193 21 (var_location:SI Channel (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 193 192 194 21 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 194 193 199 21 (var_location:SI tmp (clobber (const_int 0 [0]))) -1
     (nil))
(insn 199 194 200 21 (set (reg/i:SI 0 r0)
        (reg/v:SI 148 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1596:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 148 [ <retval> ])
        (nil)))
(insn 200 199 226 21 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1596:19 -1
     (nil))
(note 226 200 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_OnePulseN_Start (HAL_TIMEx_OnePulseN_Start, funcdef_no=351, decl_uid=9504, cgraph_uid=355, symbol_order=354)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;; 2 succs { 7 3 }
;; 3 succs { 8 4 }
;; 4 succs { 8 5 }
;; 5 succs { 8 6 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
Will split live ranges of parameters at BB 6
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;; 2 succs { 7 3 }
;; 3 succs { 8 4 }
;; 4 succs { 8 5 }
;; 5 succs { 8 6 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 155 uninteresting
Reg 129: def dominates all uses has unique first use
Reg 156: local to bb 2 def dominates all uses has unique first use
Reg 133: local to bb 2 def dominates all uses has unique first use
Reg 136: local to bb 2 def dominates all uses has unique first use
Reg 139: local to bb 2 def dominates all uses has unique first use
Reg 117: def dominates all uses has unique first use
Reg 118: def dominates all uses has unique first use
Reg 119: def dominates all uses has unique first use
Reg 142 uninteresting
Reg 120: def dominates all uses has unique first use
Reg 143 uninteresting
Reg 113: local to bb 6 def dominates all uses has unique first use
Reg 123: local to bb 6 def dominates all uses has unique first use
Reg 152 uninteresting
Reg 122 uninteresting
Reg 125 uninteresting
Reg 126 uninteresting
Reg 127 uninteresting
Reg 114: local to bb 6 def dominates all uses has unique first use
Reg 115 uninteresting
Reg 116 uninteresting
Found def insn 75 for 113 to be not moveable
Found def insn 105 for 114 to be not moveable
Reg 117 not local to one basic block
Reg 118 not local to one basic block
Reg 119 not local to one basic block
Reg 120 not local to one basic block
Found def insn 87 for 123 to be not moveable
Reg 129 not local to one basic block
Found def insn 22 for 133 to be not moveable
Found def insn 28 for 136 to be not moveable
Found def insn 34 for 139 to be not moveable
Found def insn 138 for 156 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;; 2 succs { 7 3 }
;; 3 succs { 8 4 }
;; 4 succs { 8 5 }
;; 5 succs { 8 6 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 143: (insn_list:REG_DEP_TRUE 59 (nil))
init_insns for 152: (insn_list:REG_DEP_TRUE 83 (nil))

Pass 1 for finding pseudo/allocno costs

    r156: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r155: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r128,l0) costs: GENERAL_REGS:2082,2082 VFP_D0_D7_REGS:54345,54345 VFP_LO_REGS:54345,54345 ALL_REGS:38730,38730 MEM:36230,36230
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:82,82 CALLER_SAVE_REGS:82,82 EVEN_REG:82,82 GENERAL_REGS:82,82 VFP_D0_D7_REGS:1845,1845 VFP_LO_REGS:1845,1845 ALL_REGS:1845,1845 MEM:1230,1230
  a2(r116,l0) costs: LO_REGS:0,0 HI_REGS:82,82 CALLER_SAVE_REGS:82,82 EVEN_REG:82,82 GENERAL_REGS:82,82 VFP_D0_D7_REGS:1230,1230 VFP_LO_REGS:1230,1230 ALL_REGS:1230,1230 MEM:820,820
  a3(r115,l0) costs: LO_REGS:0,0 HI_REGS:82,82 CALLER_SAVE_REGS:82,82 EVEN_REG:82,82 GENERAL_REGS:82,82 VFP_D0_D7_REGS:1230,1230 VFP_LO_REGS:1230,1230 ALL_REGS:1230,1230 MEM:820,820
  a4(r129,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:78690,78690 VFP_LO_REGS:78690,78690 ALL_REGS:78690,78690 MEM:52460,52460
  a5(r113,l0) costs: LO_REGS:82,82 HI_REGS:246,246 CALLER_SAVE_REGS:246,246 EVEN_REG:246,246 GENERAL_REGS:164,164 VFP_D0_D7_REGS:4305,4305 VFP_LO_REGS:4305,4305 ALL_REGS:3690,3690 MEM:2870,2870
  a6(r127,l0) costs: LO_REGS:0,0 HI_REGS:82,82 CALLER_SAVE_REGS:82,82 EVEN_REG:82,82 GENERAL_REGS:82,82 VFP_D0_D7_REGS:1230,1230 VFP_LO_REGS:1230,1230 ALL_REGS:1230,1230 MEM:820,820
  a7(r126,l0) costs: LO_REGS:0,0 HI_REGS:82,82 CALLER_SAVE_REGS:82,82 EVEN_REG:82,82 GENERAL_REGS:82,82 VFP_D0_D7_REGS:1230,1230 VFP_LO_REGS:1230,1230 ALL_REGS:1230,1230 MEM:820,820
  a8(r122,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1845,1845 VFP_LO_REGS:1845,1845 ALL_REGS:1845,1845 MEM:1230,1230
  a9(r125,l0) costs: LO_REGS:0,0 HI_REGS:82,82 CALLER_SAVE_REGS:82,82 EVEN_REG:82,82 GENERAL_REGS:82,82 VFP_D0_D7_REGS:1230,1230 VFP_LO_REGS:1230,1230 ALL_REGS:1230,1230 MEM:820,820
  a10(r123,l0) costs: LO_REGS:0,0 HI_REGS:82,82 CALLER_SAVE_REGS:82,82 EVEN_REG:82,82 GENERAL_REGS:82,82 VFP_D0_D7_REGS:1230,1230 VFP_LO_REGS:1230,1230 ALL_REGS:1230,1230 MEM:820,820
  a11(r151,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1230,1230 VFP_LO_REGS:1230,1230 ALL_REGS:1230,1230 MEM:820,820
  a12(r152,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1230,1230 VFP_LO_REGS:1230,1230 ALL_REGS:1230,1230 MEM:820,820
  a13(r117,l0) costs: GENERAL_REGS:82,82 VFP_D0_D7_REGS:16230,16230 VFP_LO_REGS:16230,16230 ALL_REGS:15615,15615 MEM:10820,10820
  a14(r130,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15615,15615 VFP_LO_REGS:15615,15615 ALL_REGS:15615,15615 MEM:10410,10410
  a15(r143,l0) costs: GENERAL_REGS:0,0 MEM:2050,2050
  a16(r120,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:16875,16875 VFP_LO_REGS:16875,16875 ALL_REGS:16875,16875 MEM:11250,11250
  a17(r119,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:18750,18750 VFP_LO_REGS:18750,18750 ALL_REGS:18750,18750 MEM:12500,12500
  a18(r118,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:22500,22500 VFP_LO_REGS:22500,22500 ALL_REGS:22500,22500 MEM:15000,15000
  a19(r133,l0) costs: GENERAL_REGS:0,0 MEM:30000,30000
  a20(r142,l0) costs: GENERAL_REGS:0,0 MEM:20000,20000
  a21(r139,l0) costs: GENERAL_REGS:0,0 MEM:20000,20000
  a22(r136,l0) costs: GENERAL_REGS:0,0 MEM:20000,20000
  a23(r156,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a24(r155,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 117(l0): point = 0
   Insn 116(l0): point = 2
   Insn 7(l0): point = 5
   Insn 139(l0): point = 8
   Insn 108(l0): point = 10
   Insn 107(l0): point = 12
   Insn 106(l0): point = 14
   Insn 8(l0): point = 16
   Insn 105(l0): point = 18
   Insn 103(l0): point = 20
   Insn 102(l0): point = 22
   Insn 94(l0): point = 24
   Insn 93(l0): point = 26
   Insn 92(l0): point = 28
   Insn 90(l0): point = 30
   Insn 89(l0): point = 32
   Insn 84(l0): point = 34
   Insn 83(l0): point = 36
   Insn 87(l0): point = 38
   Insn 101(l0): point = 40
   Insn 100(l0): point = 42
   Insn 82(l0): point = 44
   Insn 75(l0): point = 46
   Insn 73(l0): point = 48
   Insn 69(l0): point = 50
   Insn 65(l0): point = 52
   Insn 61(l0): point = 54
   Insn 59(l0): point = 56
   Insn 56(l0): point = 59
   Insn 55(l0): point = 61
   Insn 53(l0): point = 64
   Insn 52(l0): point = 66
   Insn 50(l0): point = 69
   Insn 49(l0): point = 71
   Insn 47(l0): point = 74
   Insn 46(l0): point = 76
   Insn 24(l0): point = 78
   Insn 42(l0): point = 80
   Insn 40(l0): point = 82
   Insn 36(l0): point = 84
   Insn 30(l0): point = 86
   Insn 136(l0): point = 88
   Insn 135(l0): point = 90
   Insn 34(l0): point = 92
   Insn 28(l0): point = 94
   Insn 22(l0): point = 96
   Insn 138(l0): point = 98
   Insn 2(l0): point = 100
   Insn 137(l0): point = 102
 a0(r128): [43..78] [8..16] [3..5]
 a1(r114): [11..18]
 a2(r116): [11..12]
 a3(r115): [13..14]
 a4(r129): [19..100]
 a5(r113): [23..46]
 a6(r127): [25..26]
 a7(r126): [27..28]
 a8(r122): [27..34]
 a9(r125): [31..32]
 a10(r123): [33..38]
 a11(r151): [35..44]
 a12(r152): [35..36]
 a13(r117): [41..88]
 a14(r130): [45..90]
 a15(r143): [49..56]
 a16(r120): [62..80]
 a17(r119): [67..84]
 a18(r118): [72..86]
 a19(r133): [77..96]
 a20(r142): [81..82]
 a21(r139): [85..92]
 a22(r136): [87..94]
 a23(r156): [91..98]
 a24(r155): [101..102]
Compressing live ranges: from 105 to 34 - 32%
Ranges after the compression:
 a0(r128): [16..23] [0..5]
 a1(r114): [2..5]
 a2(r116): [2..3]
 a3(r115): [4..5]
 a4(r129): [6..31]
 a5(r113): [6..19]
 a6(r127): [6..7]
 a7(r126): [8..9]
 a8(r122): [8..13]
 a9(r125): [10..11]
 a10(r123): [12..15]
 a11(r151): [14..17]
 a12(r152): [14..15]
 a13(r117): [16..29]
 a14(r130): [18..29]
 a15(r143): [20..21]
 a16(r120): [22..23]
 a17(r119): [22..25]
 a18(r118): [22..27]
 a19(r133): [22..31]
 a20(r142): [24..25]
 a21(r139): [26..31]
 a22(r136): [28..31]
 a23(r156): [30..31]
 a24(r155): [32..33]
+++Allocating 192 bytes for conflict table (uncompressed size 200)
;; a0(r128,l0) conflicts: a2(r116,l0) a1(r114,l0) a3(r115,l0) a5(r113,l0) a4(r129,l0) a11(r151,l0) a13(r117,l0) a14(r130,l0) a15(r143,l0) a16(r120,l0) a17(r119,l0) a18(r118,l0) a19(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r128,l0) a2(r116,l0) a3(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r116,l0) conflicts: a0(r128,l0) a1(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r115,l0) conflicts: a0(r128,l0) a1(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r129,l0) conflicts: a0(r128,l0) a6(r127,l0) a5(r113,l0) a7(r126,l0) a8(r122,l0) a9(r125,l0) a10(r123,l0) a12(r152,l0) a11(r151,l0) a13(r117,l0) a14(r130,l0) a15(r143,l0) a16(r120,l0) a17(r119,l0) a18(r118,l0) a19(r133,l0) a20(r142,l0) a21(r139,l0) a22(r136,l0) a23(r156,l0)
;;     total conflict hard regs: 0-2 12 14
;;     conflict hard regs: 0-2 12 14

;; a5(r113,l0) conflicts: a0(r128,l0) a6(r127,l0) a4(r129,l0) a7(r126,l0) a8(r122,l0) a9(r125,l0) a10(r123,l0) a12(r152,l0) a11(r151,l0) a13(r117,l0) a14(r130,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a6(r127,l0) conflicts: a5(r113,l0) a4(r129,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a7(r126,l0) conflicts: a5(r113,l0) a4(r129,l0) a8(r122,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a8(r122,l0) conflicts: a5(r113,l0) a4(r129,l0) a7(r126,l0) a9(r125,l0) a10(r123,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a9(r125,l0) conflicts: a5(r113,l0) a4(r129,l0) a8(r122,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a10(r123,l0) conflicts: a5(r113,l0) a4(r129,l0) a8(r122,l0) a12(r152,l0) a11(r151,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a11(r151,l0) conflicts: a0(r128,l0) a5(r113,l0) a4(r129,l0) a10(r123,l0) a12(r152,l0) a13(r117,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a12(r152,l0) conflicts: a5(r113,l0) a4(r129,l0) a10(r123,l0) a11(r151,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a13(r117,l0) conflicts: a0(r128,l0) a5(r113,l0) a4(r129,l0) a11(r151,l0) a14(r130,l0) a15(r143,l0) a16(r120,l0) a17(r119,l0) a18(r118,l0) a19(r133,l0) a20(r142,l0) a21(r139,l0) a22(r136,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2

;; a14(r130,l0) conflicts: a0(r128,l0) a5(r113,l0) a4(r129,l0) a13(r117,l0) a15(r143,l0) a16(r120,l0) a17(r119,l0) a18(r118,l0) a19(r133,l0) a20(r142,l0) a21(r139,l0) a22(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r143,l0) conflicts: a0(r128,l0) a4(r129,l0) a13(r117,l0) a14(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r120,l0) conflicts: a0(r128,l0) a4(r129,l0) a13(r117,l0) a14(r130,l0) a17(r119,l0) a18(r118,l0) a19(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r119,l0) conflicts: a0(r128,l0) a4(r129,l0) a13(r117,l0) a14(r130,l0) a16(r120,l0) a18(r118,l0) a19(r133,l0) a20(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r118,l0) conflicts: a0(r128,l0) a4(r129,l0) a13(r117,l0) a14(r130,l0) a16(r120,l0) a17(r119,l0) a19(r133,l0) a20(r142,l0) a21(r139,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r133,l0) conflicts: a0(r128,l0) a4(r129,l0) a13(r117,l0) a14(r130,l0) a16(r120,l0) a17(r119,l0) a18(r118,l0) a20(r142,l0) a21(r139,l0) a22(r136,l0) a23(r156,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r142,l0) conflicts: a4(r129,l0) a13(r117,l0) a14(r130,l0) a17(r119,l0) a18(r118,l0) a19(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r139,l0) conflicts: a4(r129,l0) a13(r117,l0) a14(r130,l0) a18(r118,l0) a19(r133,l0) a22(r136,l0) a23(r156,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r136,l0) conflicts: a4(r129,l0) a13(r117,l0) a14(r130,l0) a19(r133,l0) a21(r139,l0) a23(r156,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r156,l0) conflicts: a4(r129,l0) a19(r133,l0) a21(r139,l0) a22(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r155,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a11(r151)<->a14(r130)@5:shuffle
  cp1:a8(r122)<->a12(r152)@5:shuffle
  cp2:a8(r122)<->a11(r151)@5:shuffle
  cp3:a9(r125)<->a10(r123)@5:shuffle
  cp4:a6(r127)<->a8(r122)@5:shuffle
  cp5:a6(r127)<->a7(r126)@5:shuffle
  cp6:a2(r116)<->a3(r115)@5:shuffle
  cp7:a4(r129)<->a24(r155)@1000:move
  cp8:a14(r130)<->a23(r156)@125:shuffle
  cp9:a18(r118)<->a22(r136)@125:shuffle
  cp10:a17(r119)<->a21(r139)@125:shuffle
  cp11:a16(r120)<->a20(r142)@125:shuffle
  pref0:a0(r128)<-hr0@2000
  pref1:a0(r128)<-hr2@82
  pref2:a13(r117)<-hr1@82
  pref3:a5(r113)<-hr0@82
  pref4:a24(r155)<-hr0@2000
  pref5:a23(r156)<-hr1@2000
  regions=1, blocks=9, points=34
    allocnos=25 (big 0), copies=12, conflicts=0, ranges=26

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 8 7 6 5 4 3 2
    all: 0r128 1r114 2r116 3r115 4r129 5r113 6r127 7r126 8r122 9r125 10r123 11r151 12r152 13r117 14r130 15r143 16r120 17r119 18r118 19r133 20r142 21r139 22r136 23r156 24r155
    modified regnos: 113 114 115 116 117 118 119 120 122 123 125 126 127 128 129 130 133 136 139 142 143 151 152 155 156
    border:
    Pressure: GENERAL_REGS=8
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@480456
          2:( 0 2-12 14)@116000
            3:( 0 3-12 14)@40008
              4:( 3-11)@104920
      Allocno a0r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r129 of GENERAL_REGS(14) has 9 avail. regs  3-11, node:  3-11 (confl regs =  0-2 12-106)
      Allocno a5r113 of GENERAL_REGS(14) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15-106)
      Allocno a6r127 of GENERAL_REGS(14) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15-106)
      Allocno a7r126 of GENERAL_REGS(14) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15-106)
      Allocno a8r122 of GENERAL_REGS(14) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15-106)
      Allocno a9r125 of GENERAL_REGS(14) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15-106)
      Allocno a10r123 of GENERAL_REGS(14) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15-106)
      Allocno a11r151 of GENERAL_REGS(14) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15-106)
      Allocno a12r152 of GENERAL_REGS(14) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15-106)
      Allocno a13r117 of GENERAL_REGS(14) has 13 avail. regs  0-1 3-12 14, ^node:  0-12 14 (confl regs =  2 13 15-106)
      Allocno a14r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r142 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r139 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r156 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a24r155 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Forming thread by copy 8:a14r130-a23r156 (freq=125):
        Result (freq=4041): a14r130(1041) a23r156(3000)
      Forming thread by copy 9:a18r118-a22r136 (freq=125):
        Result (freq=3500): a18r118(1500) a22r136(2000)
      Forming thread by copy 10:a17r119-a21r139 (freq=125):
        Result (freq=3250): a17r119(1250) a21r139(2000)
      Forming thread by copy 11:a16r120-a20r142 (freq=125):
        Result (freq=3125): a16r120(1125) a20r142(2000)
      Forming thread by copy 0:a11r151-a14r130 (freq=5):
        Result (freq=4123): a11r151(82) a14r130(1041) a23r156(3000)
      Forming thread by copy 1:a8r122-a12r152 (freq=5):
        Result (freq=205): a8r122(123) a12r152(82)
      Forming thread by copy 3:a9r125-a10r123 (freq=5):
        Result (freq=164): a9r125(82) a10r123(82)
      Forming thread by copy 4:a6r127-a8r122 (freq=5):
        Result (freq=287): a6r127(82) a8r122(123) a12r152(82)
      Forming thread by copy 6:a2r116-a3r115 (freq=5):
        Result (freq=164): a2r116(82) a3r115(82)
      Pushing a7(r126,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Pushing a10(r123,l0)(cost 0)
      Pushing a9(r125,l0)(cost 0)
      Pushing a3(r115,l0)(cost 0)
      Pushing a2(r116,l0)(cost 0)
      Pushing a15(r143,l0)(cost 0)
        Making a13(r117,l0) colorable
      Pushing a5(r113,l0)(cost 0)
      Pushing a12(r152,l0)(cost 0)
      Pushing a6(r127,l0)(cost 0)
      Pushing a8(r122,l0)(cost 0)
      Pushing a13(r117,l0)(cost 10902)
      Pushing a24(r155,l0)(cost 0)
      Pushing a0(r128,l0)(cost 0)
      Pushing a19(r133,l0)(cost 0)
      Pushing a16(r120,l0)(cost 0)
      Forming thread by copy 7:a4r129-a24r155 (freq=1000):
        Result (freq=7246): a4r129(5246) a24r155(2000)
        Making a4(r129,l0) colorable
      Pushing a20(r142,l0)(cost 0)
      Pushing a17(r119,l0)(cost 0)
      Pushing a21(r139,l0)(cost 0)
      Pushing a18(r118,l0)(cost 0)
      Pushing a22(r136,l0)(cost 0)
      Pushing a11(r151,l0)(cost 0)
      Pushing a14(r130,l0)(cost 0)
      Pushing a23(r156,l0)(cost 0)
      Pushing a4(r129,l0)(cost 52460)
      Popping a4(r129,l0)  -- assign reg 4
      Popping a23(r156,l0)  -- assign reg 1
      Popping a14(r130,l0)  -- assign reg 1
      Popping a11(r151,l0)  -- assign reg 3
      Popping a22(r136,l0)  -- assign reg 3
      Popping a18(r118,l0)  -- assign reg 3
      Popping a21(r139,l0)  -- assign reg 2
      Popping a17(r119,l0)  -- assign reg 2
      Popping a20(r142,l0)  -- assign reg 0
      Popping a16(r120,l0)  -- assign reg 12
      Popping a19(r133,l0)  -- assign reg 14
      Popping a0(r128,l0)  -- assign reg 0
      Popping a24(r155,l0)  -- assign reg 0
      Popping a13(r117,l0)  -- assign reg 5
      Popping a8(r122,l0)  -- assign reg 3
      Popping a6(r127,l0)  -- assign reg 3
      Popping a12(r152,l0)  -- assign reg 5
      Popping a5(r113,l0)  -- assign reg 6
      Popping a15(r143,l0)  -- assign reg 3
      Popping a2(r116,l0)  -- assign reg 3
      Popping a3(r115,l0)  -- assign reg 3
      Popping a9(r125,l0)  -- assign reg 0
      Popping a10(r123,l0)  -- assign reg 0
      Popping a1(r114,l0)  -- assign reg 2
      Popping a7(r126,l0)  -- assign reg 0
Disposition:
    5:r113 l0     6    1:r114 l0     2    3:r115 l0     3    2:r116 l0     3
   13:r117 l0     5   18:r118 l0     3   17:r119 l0     2   16:r120 l0    12
    8:r122 l0     3   10:r123 l0     0    9:r125 l0     0    7:r126 l0     0
    6:r127 l0     3    0:r128 l0     0    4:r129 l0     4   14:r130 l0     1
   19:r133 l0    14   22:r136 l0     3   21:r139 l0     2   20:r142 l0     0
   15:r143 l0     3   11:r151 l0     3   12:r152 l0     5   24:r155 l0     0
   23:r156 l0     1
New iteration of spill/restore move
+++Costs: overall -57754, reg -57754, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_OnePulseN_Start

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,2u} r2={3d,1u} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={6d,5u} r101={1d} r102={1d,8u} r103={1d,7u} r104={1d} r105={1d} r106={1d} r113={1d,6u} r114={1d,2u} r115={1d,1u} r116={1d,1u} r117={1d,2u} r118={1d,2u} r119={1d,2u} r120={1d,2u} r122={1d,3u} r123={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={3d,3u} r129={1d,10u} r130={1d,2u} r133={1d,2u} r136={1d,1u} r139={1d,1u} r142={1d,1u} r143={1d,4u} r151={1d,1u,1e} r152={1d,1u} r155={1d,1u} r156={1d,2u} 
;;    total ref usage 241{142d,98u,1e} in 82{81 regular + 1 call} insns.
(note 1 0 11 NOTE_INSN_DELETED)
(note 11 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 11 4 2 NOTE_INSN_DELETED)
(note 4 3 13 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 13 4 137 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1697:3 -1
     (nil))
(insn 137 13 2 2 (set (reg:SI 155)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1696:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 137 138 2 (set (reg/v/f:SI 129 [ htim ])
        (reg:SI 155)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1696:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 155)
        (nil)))
(insn 138 2 22 2 (set (reg:SI 156)
        (reg:SI 1 r1 [ OutputChannel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1696:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ OutputChannel ])
        (nil)))
(insn 22 138 28 2 (set (reg:SI 133 [ htim_10(D)->ChannelState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 129 [ htim ])
                    (const_int 62 [0x3e])) [0 htim_10(D)->ChannelState[0]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1698:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 28 22 34 2 (set (reg:SI 136 [ htim_10(D)->ChannelState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 129 [ htim ])
                    (const_int 63 [0x3f])) [0 htim_10(D)->ChannelState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1699:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 34 28 135 2 (set (reg:SI 139 [ htim_10(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 129 [ htim ])
                    (const_int 68 [0x44])) [0 htim_10(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1700:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 135 34 136 2 (parallel [
            (set (reg:CC 100 cc)
                (compare:CC (reg:SI 156)
                    (const_int 0 [0])))
            (set (reg/v:SI 130 [ OutputChannel ])
                (reg:SI 156))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1697:77 260 {*movsi_compare0}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))
(insn 136 135 19 2 (set (reg:SI 117 [ iftmp.69_5 ])
        (if_then_else:SI (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 4 [0x4])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1697:77 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(debug_insn 19 136 20 2 (var_location:SI input_channel (reg:SI 117 [ iftmp.69_5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1697:12 -1
     (nil))
(debug_insn 20 19 30 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1698:3 -1
     (nil))
(insn 30 20 36 2 (set (reg/v:SI 118 [ channel_2_state ])
        (zero_extend:SI (subreg:QI (reg:SI 136 [ htim_10(D)->ChannelState[1] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1699:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 136 [ htim_10(D)->ChannelState[1] ])
        (nil)))
(insn 36 30 40 2 (set (reg/v:SI 119 [ complementary_channel_1_state ])
        (zero_extend:SI (subreg:QI (reg:SI 139 [ htim_10(D)->ChannelNState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1700:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 139 [ htim_10(D)->ChannelNState[0] ])
        (nil)))
(insn 40 36 42 2 (set (reg:SI 142 [ htim_10(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 129 [ htim ])
                    (const_int 69 [0x45])) [0 htim_10(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1701:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 42 40 24 2 (set (reg/v:SI 120 [ complementary_channel_2_state ])
        (zero_extend:SI (subreg:QI (reg:SI 142 [ htim_10(D)->ChannelNState[1] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1701:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 142 [ htim_10(D)->ChannelNState[1] ])
        (nil)))
(insn 24 42 25 2 (set (reg/v:SI 128 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 133 [ htim_10(D)->ChannelState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1698:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 25 24 26 2 (var_location:QI channel_1_state (subreg:QI (reg/v:SI 128 [ <retval> ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1698:31 -1
     (nil))
(debug_insn 26 25 31 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1699:3 -1
     (nil))
(debug_insn 31 26 32 2 (var_location:QI channel_2_state (subreg:QI (reg/v:SI 118 [ channel_2_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1699:31 -1
     (nil))
(debug_insn 32 31 37 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1700:3 -1
     (nil))
(debug_insn 37 32 38 2 (var_location:QI complementary_channel_1_state (subreg:QI (reg/v:SI 119 [ complementary_channel_1_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1700:31 -1
     (nil))
(debug_insn 38 37 43 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1701:3 -1
     (nil))
(debug_insn 43 38 44 2 (var_location:QI complementary_channel_2_state (subreg:QI (reg/v:SI 120 [ complementary_channel_2_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1701:31 -1
     (nil))
(debug_insn 44 43 45 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1704:3 -1
     (nil))
(debug_insn 45 44 46 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1707:3 -1
     (nil))
(insn 46 45 47 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 133 [ htim_10(D)->ChannelState[0] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1707:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ htim_10(D)->ChannelState[0] ])
        (nil)))
(jump_insn 47 46 48 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 126)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1707:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 126)
(note 48 47 49 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 118 [ channel_2_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1708:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 118 [ channel_2_state ])
        (nil)))
(jump_insn 50 49 51 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1708:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 110)
(note 51 50 52 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 52 51 53 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 119 [ complementary_channel_1_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1709:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 119 [ complementary_channel_1_state ])
        (nil)))
(jump_insn 53 52 54 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1709:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 110)
(note 54 53 55 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 56 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 120 [ complementary_channel_2_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1710:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 120 [ complementary_channel_2_state ])
        (nil)))
(jump_insn 56 55 57 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1710:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 110)
(note 57 56 88 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 88 57 58 6 NOTE_INSN_DELETED)
(debug_insn 58 88 59 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1716:3 -1
     (nil))
(insn 59 58 61 6 (set (reg:SI 143)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1716:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 61 59 62 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 129 [ htim ])
                (const_int 62 [0x3e])) [0 htim_10(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 143) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1716:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 62 61 65 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1717:3 -1
     (nil))
(insn 65 62 66 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 129 [ htim ])
                (const_int 63 [0x3f])) [0 htim_10(D)->ChannelState[1]+0 S1 A8])
        (subreg:QI (reg:SI 143) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1717:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 66 65 69 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1718:3 -1
     (nil))
(insn 69 66 70 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 129 [ htim ])
                (const_int 68 [0x44])) [0 htim_10(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 143) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1718:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 70 69 73 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1719:3 -1
     (nil))
(insn 73 70 74 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 129 [ htim ])
                (const_int 69 [0x45])) [0 htim_10(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 143) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1719:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(debug_insn 74 73 75 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 -1
     (nil))
(insn 75 74 76 6 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 129 [ htim ]) [3 htim_10(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 76 75 77 6 (var_location:SI TIMx (reg/f:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 -1
     (nil))
(debug_insn 77 76 78 6 (var_location:SI Channel (reg/v:SI 130 [ OutputChannel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 -1
     (nil))
(debug_insn 78 77 79 6 (var_location:SI ChannelNState (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 -1
     (nil))
(debug_insn 79 78 80 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 80 79 81 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 81 80 82 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(insn 82 81 100 6 (set (reg:SI 151)
        (and:SI (reg/v:SI 130 [ OutputChannel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 130 [ OutputChannel ])
        (nil)))
(insn 100 82 101 6 (set (reg:SI 2 r2)
        (reg/v:SI 128 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1723:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 128 [ <retval> ])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(insn 101 100 87 6 (set (reg:SI 1 r1)
        (reg:SI 117 [ iftmp.69_5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1723:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ iftmp.69_5 ])
        (nil)))
(insn 87 101 83 6 (set (reg:SI 123 [ _23 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 87 84 6 (set (reg:SI 152)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 84 83 85 6 (set (reg/v:SI 122 [ tmp ])
        (ashift:SI (reg:SI 152)
            (reg:SI 151))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 152)
        (expr_list:REG_DEAD (reg:SI 151)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 151))
                (nil)))))
(debug_insn 85 84 86 6 (var_location:SI tmp (reg/v:SI 122 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 86 85 89 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 89 86 90 6 (set (reg:SI 125 [ _25 ])
        (and:SI (not:SI (reg/v:SI 122 [ tmp ]))
            (reg:SI 123 [ _23 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 123 [ _23 ])
        (nil)))
(insn 90 89 91 6 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 125 [ _25 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _25 ])
        (nil)))
(debug_insn 91 90 92 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 92 91 93 6 (set (reg:SI 126 [ _26 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 93 92 94 6 (set (reg:SI 127 [ _27 ])
        (ior:SI (reg/v:SI 122 [ tmp ])
            (reg:SI 126 [ _26 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _26 ])
        (expr_list:REG_DEAD (reg/v:SI 122 [ tmp ])
            (nil))))
(insn 94 93 95 6 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 127 [ _27 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _27 ])
        (nil)))
(debug_insn 95 94 96 6 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 -1
     (nil))
(debug_insn 96 95 97 6 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 -1
     (nil))
(debug_insn 97 96 98 6 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 -1
     (nil))
(debug_insn 98 97 99 6 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 -1
     (nil))
(debug_insn 99 98 102 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1723:3 -1
     (nil))
(insn 102 99 103 6 (set (reg:SI 0 r0)
        (reg/f:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1723:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(call_insn 103 102 104 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1723:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 104 103 105 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1726:3 -1
     (nil))
(insn 105 104 8 6 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 129 [ htim ]) [3 htim_10(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1726:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 129 [ htim ])
        (nil)))
(insn 8 105 106 6 (set (reg/v:SI 128 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1729:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 106 8 107 6 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 68 [0x44])) [1 _2->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1726:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 107 106 108 6 (set (reg:SI 116 [ _4 ])
        (ior:SI (reg:SI 115 [ _3 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1726:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 108 107 109 6 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 68 [0x44])) [1 _2->BDTR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1726:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(debug_insn 109 108 139 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1729:3 -1
     (nil))
(jump_insn 139 109 140 6 (set (pc)
        (label_ref 110)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1729:10 284 {*arm_jump}
     (nil)
 -> 110)
(barrier 140 139 126)
(code_label 126 140 125 7 435 (nil) [1 uses])
(note 125 126 7 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 7 125 110 7 (set (reg/v:SI 128 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1712:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 110 7 111 8 433 (nil) [4 uses])
(note 111 110 116 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 116 111 117 8 (set (reg/i:SI 0 r0)
        (reg/v:SI 128 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1730:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 128 [ <retval> ])
        (nil)))
(insn 117 116 141 8 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1730:1 -1
     (nil))
(note 141 117 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_OnePulseN_Stop (HAL_TIMEx_OnePulseN_Stop, funcdef_no=352, decl_uid=9507, cgraph_uid=356, symbol_order=355)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;; 2 succs { 3 5 }
;; 3 succs { 4 5 }
;; 4 succs { 5 }
;; 5 succs { 6 8 }
;; 6 succs { 7 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 158 uninteresting
Reg 135: def dominates all uses has unique first use
Reg 159: local to bb 2 def dominates all uses has unique first use
Reg 113: local to bb 2 def dominates all uses has unique first use
Reg 130: local to bb 2 def dominates all uses has unique first use
Reg 139 uninteresting
Reg 138 uninteresting
Reg 132 uninteresting
Reg 133 uninteresting
Reg 114 uninteresting (no unique first use)
Reg 141: local to bb 2 def dominates all uses has unique first use
Reg 115 uninteresting
Reg 117: local to bb 3 def dominates all uses has unique first use
Reg 143 uninteresting
Reg 119 uninteresting
Reg 120 uninteresting
Reg 121: local to bb 5 def dominates all uses has unique first use
Reg 145 uninteresting
Reg 123: local to bb 6 def dominates all uses has unique first use
Reg 147 uninteresting
Reg 125 uninteresting
Reg 126 uninteresting
Reg 149 uninteresting
Found def insn 18 for 113 to be not moveable
Found def insn 56 for 117 to be not moveable
Found def insn 71 for 121 to be not moveable
Found def insn 78 for 123 to be not moveable
Found def insn 27 for 130 to be not moveable
Reg 135 not local to one basic block
Ignoring reg 141 with equiv init insn
Found def insn 122 for 159 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;; 2 succs { 3 5 }
;; 3 succs { 4 5 }
;; 4 succs { 5 }
;; 5 succs { 6 8 }
;; 6 succs { 7 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 139: (insn_list:REG_DEP_TRUE 29 (nil))
init_insns for 141: (insn_list:REG_DEP_TRUE 50 (nil))
init_insns for 143: (insn_list:REG_DEP_TRUE 57 (nil))
init_insns for 145: (insn_list:REG_DEP_TRUE 72 (nil))
init_insns for 147: (insn_list:REG_DEP_TRUE 79 (nil))
init_insns for 149: (insn_list:REG_DEP_TRUE 92 (nil))

Pass 1 for finding pseudo/allocno costs

    r159: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r158: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r135,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:105000,105000 VFP_LO_REGS:105000,105000 ALL_REGS:105000,105000 MEM:70000,70000
  a1(r149,l0) costs: GENERAL_REGS:0,0 MEM:50000,50000
  a2(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:75000,75000 VFP_LO_REGS:75000,75000 ALL_REGS:75000,75000 MEM:50000,50000
  a3(r126,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a4(r125,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a5(r147,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a6(r123,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a7(r145,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a8(r121,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a9(r120,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a10(r119,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a11(r143,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a12(r117,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a13(r141,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a14(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a15(r113,l0) costs: LO_REGS:2000,2000 HI_REGS:6000,6000 CALLER_SAVE_REGS:6000,6000 EVEN_REG:6000,6000 GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:105000,105000 VFP_LO_REGS:105000,105000 ALL_REGS:90000,90000 MEM:70000,70000
  a16(r133,l0) costs: LO_REGS:0,0 HI_REGS:4000,4000 CALLER_SAVE_REGS:4000,4000 EVEN_REG:4000,4000 GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a17(r132,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a18(r130,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a19(r138,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a20(r137,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a21(r139,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a22(r136,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a23(r159,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a24(r158,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 113(l0): point = 0
   Insn 106(l0): point = 2
   Insn 102(l0): point = 4
   Insn 98(l0): point = 6
   Insn 112(l0): point = 8
   Insn 94(l0): point = 10
   Insn 92(l0): point = 12
   Insn 87(l0): point = 15
   Insn 86(l0): point = 17
   Insn 85(l0): point = 19
   Insn 82(l0): point = 22
   Insn 81(l0): point = 24
   Insn 79(l0): point = 26
   Insn 78(l0): point = 28
   Insn 75(l0): point = 31
   Insn 74(l0): point = 33
   Insn 72(l0): point = 35
   Insn 71(l0): point = 37
   Insn 65(l0): point = 40
   Insn 64(l0): point = 42
   Insn 63(l0): point = 44
   Insn 60(l0): point = 47
   Insn 59(l0): point = 49
   Insn 57(l0): point = 51
   Insn 56(l0): point = 53
   Insn 53(l0): point = 56
   Insn 52(l0): point = 58
   Insn 49(l0): point = 60
   Insn 50(l0): point = 62
   Insn 48(l0): point = 64
   Insn 45(l0): point = 66
   Insn 44(l0): point = 68
   Insn 43(l0): point = 70
   Insn 42(l0): point = 72
   Insn 36(l0): point = 74
   Insn 35(l0): point = 76
   Insn 33(l0): point = 78
   Insn 32(l0): point = 80
   Insn 30(l0): point = 82
   Insn 29(l0): point = 84
   Insn 28(l0): point = 86
   Insn 27(l0): point = 88
   Insn 119(l0): point = 90
   Insn 18(l0): point = 92
   Insn 122(l0): point = 94
   Insn 2(l0): point = 96
   Insn 121(l0): point = 98
 a0(r135): [3..96]
 a1(r149): [3..12]
 a2(r114): [16..64]
 a3(r126): [16..17]
 a4(r125): [18..19]
 a5(r147): [25..26]
 a6(r123): [25..28]
 a7(r145): [34..35]
 a8(r121): [34..37]
 a9(r120): [41..42]
 a10(r119): [43..44]
 a11(r143): [50..51]
 a12(r117): [50..53]
 a13(r141): [59..62]
 a14(r115): [59..60]
 a15(r113): [69..92]
 a16(r133): [75..76]
 a17(r132): [79..80]
 a18(r130): [81..88]
 a19(r138): [81..82]
 a20(r137): [83..86]
 a21(r139): [83..84]
 a22(r136): [87..90]
 a23(r159): [91..94]
 a24(r158): [97..98]
Compressing live ranges: from 101 to 32 - 31%
Ranges after the compression:
 a0(r135): [0..29]
 a1(r149): [0..1]
 a2(r114): [2..17]
 a3(r126): [2..3]
 a4(r125): [4..5]
 a5(r147): [6..7]
 a6(r123): [6..7]
 a7(r145): [8..9]
 a8(r121): [8..9]
 a9(r120): [10..11]
 a10(r119): [12..13]
 a11(r143): [14..15]
 a12(r117): [14..15]
 a13(r141): [16..17]
 a14(r115): [16..17]
 a15(r113): [18..29]
 a16(r133): [18..19]
 a17(r132): [20..21]
 a18(r130): [22..27]
 a19(r138): [22..23]
 a20(r137): [24..25]
 a21(r139): [24..25]
 a22(r136): [26..27]
 a23(r159): [28..29]
 a24(r158): [30..31]
+++Allocating 192 bytes for conflict table (uncompressed size 200)
;; a0(r135,l0) conflicts: a1(r149,l0) a3(r126,l0) a2(r114,l0) a4(r125,l0) a5(r147,l0) a6(r123,l0) a7(r145,l0) a8(r121,l0) a9(r120,l0) a10(r119,l0) a11(r143,l0) a12(r117,l0) a13(r141,l0) a14(r115,l0) a16(r133,l0) a15(r113,l0) a17(r132,l0) a19(r138,l0) a18(r130,l0) a20(r137,l0) a21(r139,l0) a22(r136,l0) a23(r159,l0)
;;     total conflict hard regs: 0-2 12 14
;;     conflict hard regs: 0-2 12 14

;; a1(r149,l0) conflicts: a0(r135,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r114,l0) conflicts: a0(r135,l0) a3(r126,l0) a4(r125,l0) a5(r147,l0) a6(r123,l0) a7(r145,l0) a8(r121,l0) a9(r120,l0) a10(r119,l0) a11(r143,l0) a12(r117,l0) a13(r141,l0) a14(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r126,l0) conflicts: a0(r135,l0) a2(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r125,l0) conflicts: a0(r135,l0) a2(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r147,l0) conflicts: a0(r135,l0) a2(r114,l0) a6(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r123,l0) conflicts: a0(r135,l0) a2(r114,l0) a5(r147,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r145,l0) conflicts: a0(r135,l0) a2(r114,l0) a8(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r121,l0) conflicts: a0(r135,l0) a2(r114,l0) a7(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r120,l0) conflicts: a0(r135,l0) a2(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r119,l0) conflicts: a0(r135,l0) a2(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r143,l0) conflicts: a0(r135,l0) a2(r114,l0) a12(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r117,l0) conflicts: a0(r135,l0) a2(r114,l0) a11(r143,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r141,l0) conflicts: a0(r135,l0) a2(r114,l0) a14(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r115,l0) conflicts: a0(r135,l0) a2(r114,l0) a13(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r113,l0) conflicts: a0(r135,l0) a16(r133,l0) a17(r132,l0) a19(r138,l0) a18(r130,l0) a20(r137,l0) a21(r139,l0) a22(r136,l0) a23(r159,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a16(r133,l0) conflicts: a0(r135,l0) a15(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r132,l0) conflicts: a0(r135,l0) a15(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r130,l0) conflicts: a0(r135,l0) a15(r113,l0) a19(r138,l0) a20(r137,l0) a21(r139,l0) a22(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r138,l0) conflicts: a0(r135,l0) a15(r113,l0) a18(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r137,l0) conflicts: a0(r135,l0) a15(r113,l0) a18(r130,l0) a21(r139,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r139,l0) conflicts: a0(r135,l0) a15(r113,l0) a18(r130,l0) a20(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r136,l0) conflicts: a0(r135,l0) a15(r113,l0) a18(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r159,l0) conflicts: a0(r135,l0) a15(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r158,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a3(r126)<->a4(r125)@31:shuffle
  cp1:a9(r120)<->a10(r119)@31:shuffle
  cp2:a0(r135)<->a24(r158)@1000:move
  cp3:a22(r136)<->a23(r159)@125:shuffle
  cp4:a20(r137)<->a22(r136)@125:shuffle
  cp5:a19(r138)<->a21(r139)@125:shuffle
  cp6:a19(r138)<->a20(r137)@125:shuffle
  cp7:a17(r132)<->a18(r130)@125:shuffle
  cp8:a17(r132)<->a19(r138)@125:shuffle
  pref0:a24(r158)<-hr0@2000
  pref1:a23(r159)<-hr1@2000
  pref2:a15(r113)<-hr0@2000
  regions=1, blocks=9, points=32
    allocnos=25 (big 0), copies=9, conflicts=0, ranges=25

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 8 7 6 5 4 3 2
    all: 0r135 1r149 2r114 3r126 4r125 5r147 6r123 7r145 8r121 9r120 10r119 11r143 12r117 13r141 14r115 15r113 16r133 17r132 18r130 19r138 20r137 21r139 22r136 23r159 24r158
    modified regnos: 113 114 115 117 119 120 121 123 125 126 130 132 133 135 136 137 138 139 141 143 145 147 149 158 159
    border:
    Pressure: GENERAL_REGS=6
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@776000
          2:( 0 2-12 14)@116000
            3:( 0 3-12 14)@144000
              4:( 3-11)@140000
      Allocno a0r135 of GENERAL_REGS(14) has 9 avail. regs  3-11, node:  3-11 (confl regs =  0-2 12-106)
      Allocno a1r149 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, ^node:  0-12 14 (confl regs =  0 13 15-106)
      Allocno a2r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r145 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r141 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r113 of GENERAL_REGS(14) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15-106)
      Allocno a16r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r138 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r139 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r159 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a24r158 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Forming thread by copy 3:a22r136-a23r159 (freq=125):
        Result (freq=5000): a22r136(2000) a23r159(3000)
      Forming thread by copy 4:a20r137-a22r136 (freq=125):
        Result (freq=7000): a20r137(2000) a22r136(2000) a23r159(3000)
      Forming thread by copy 5:a19r138-a21r139 (freq=125):
        Result (freq=4000): a19r138(2000) a21r139(2000)
      Forming thread by copy 7:a17r132-a18r130 (freq=125):
        Result (freq=4000): a17r132(2000) a18r130(2000)
      Forming thread by copy 0:a3r126-a4r125 (freq=31):
        Result (freq=1000): a3r126(500) a4r125(500)
      Forming thread by copy 1:a9r120-a10r119 (freq=31):
        Result (freq=1000): a9r120(500) a10r119(500)
      Pushing a12(r117,l0)(cost 0)
      Pushing a11(r143,l0)(cost 0)
      Pushing a10(r119,l0)(cost 0)
      Pushing a9(r120,l0)(cost 0)
      Pushing a6(r123,l0)(cost 0)
      Pushing a5(r147,l0)(cost 0)
      Pushing a4(r125,l0)(cost 0)
      Pushing a3(r126,l0)(cost 0)
      Pushing a24(r158,l0)(cost 0)
      Pushing a16(r133,l0)(cost 0)
      Pushing a14(r115,l0)(cost 0)
      Pushing a13(r141,l0)(cost 0)
      Pushing a8(r121,l0)(cost 0)
      Pushing a7(r145,l0)(cost 0)
      Pushing a21(r139,l0)(cost 0)
      Pushing a19(r138,l0)(cost 0)
      Forming thread by copy 2:a0r135-a24r158 (freq=1000):
        Result (freq=9000): a0r135(7000) a24r158(2000)
        Making a0(r135,l0) colorable
      Pushing a18(r130,l0)(cost 0)
      Pushing a17(r132,l0)(cost 0)
      Pushing a2(r114,l0)(cost 0)
      Pushing a1(r149,l0)(cost 0)
      Pushing a15(r113,l0)(cost 0)
      Pushing a22(r136,l0)(cost 0)
      Pushing a20(r137,l0)(cost 0)
      Pushing a23(r159,l0)(cost 0)
      Pushing a0(r135,l0)(cost 70000)
      Popping a0(r135,l0)  -- assign reg 4
      Popping a23(r159,l0)  -- assign reg 1
      Popping a20(r137,l0)  -- assign reg 1
      Popping a22(r136,l0)  -- assign reg 1
      Popping a15(r113,l0)  -- assign reg 0
      Popping a1(r149,l0)  -- assign reg 3
      Popping a2(r114,l0)  -- assign reg 3
      Popping a17(r132,l0)  -- assign reg 1
      Popping a18(r130,l0)  -- assign reg 3
      Popping a19(r138,l0)  -- assign reg 1
      Popping a21(r139,l0)  -- assign reg 2
      Popping a7(r145,l0)  -- assign reg 2
      Popping a8(r121,l0)  -- assign reg 1
      Popping a13(r141,l0)  -- assign reg 2
      Popping a14(r115,l0)  -- assign reg 1
      Popping a16(r133,l0)  -- assign reg 3
      Popping a24(r158,l0)  -- assign reg 0
      Popping a3(r126,l0)  -- assign reg 2
      Popping a4(r125,l0)  -- assign reg 2
      Popping a5(r147,l0)  -- assign reg 2
      Popping a6(r123,l0)  -- assign reg 1
      Popping a9(r120,l0)  -- assign reg 2
      Popping a10(r119,l0)  -- assign reg 2
      Popping a11(r143,l0)  -- assign reg 2
      Popping a12(r117,l0)  -- assign reg 1
Disposition:
   15:r113 l0     0    2:r114 l0     3   14:r115 l0     1   12:r117 l0     1
   10:r119 l0     2    9:r120 l0     2    8:r121 l0     1    6:r123 l0     1
    4:r125 l0     2    3:r126 l0     2   18:r130 l0     3   17:r132 l0     1
   16:r133 l0     3    0:r135 l0     4   22:r136 l0     1   20:r137 l0     1
   19:r138 l0     1   21:r139 l0     2   13:r141 l0     2   11:r143 l0     2
    7:r145 l0     2    5:r147 l0     2    1:r149 l0     3   24:r158 l0     0
   23:r159 l0     1
New iteration of spill/restore move
+++Costs: overall -58000, reg -58000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_OnePulseN_Stop

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,2u} r2={3d,1u} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={6d,6u} r101={1d} r102={1d,8u} r103={1d,7u} r104={1d} r105={1d} r106={1d} r113={1d,6u} r114={1d,8u} r115={1d,1u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r123={1d,1u} r125={1d,1u} r126={1d,1u} r130={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,6u} r136={1d,3u} r137={1d,1u,1e} r138={1d,1u} r139={1d,1u} r141={1d,1u} r143={1d,1u} r145={1d,1u} r147={1d,1u} r149={1d,4u} r158={1d,1u} r159={1d,2u} 
;;    total ref usage 234{140d,93u,1e} in 80{79 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 7 4 2 NOTE_INSN_DELETED)
(note 4 3 120 2 NOTE_INSN_FUNCTION_BEG)
(note 120 4 31 2 NOTE_INSN_DELETED)
(note 31 120 51 2 NOTE_INSN_DELETED)
(note 51 31 9 2 NOTE_INSN_DELETED)
(debug_insn 9 51 121 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1746:3 -1
     (nil))
(insn 121 9 2 2 (set (reg:SI 158)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1745:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 121 122 2 (set (reg/v/f:SI 135 [ htim ])
        (reg:SI 158)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1745:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(insn 122 2 18 2 (set (reg:SI 159)
        (reg:SI 1 r1 [ OutputChannel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1745:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ OutputChannel ])
        (nil)))
(insn 18 122 119 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 135 [ htim ]) [3 htim_20(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 119 18 15 2 (parallel [
            (set (reg:CC 100 cc)
                (compare:CC (reg:SI 159)
                    (const_int 0 [0])))
            (set (reg/v:SI 136 [ OutputChannel ])
                (reg:SI 159))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1746:77 260 {*movsi_compare0}
     (expr_list:REG_DEAD (reg:SI 159)
        (nil)))
(debug_insn 15 119 16 2 (var_location:SI input_channel (if_then_else:SI (eq (reg:CC 100 cc)
            (const_int 0 [0]))
        (const_int 4 [0x4])
        (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1746:12 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1749:3 -1
     (nil))
(debug_insn 17 16 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 -1
     (nil))
(debug_insn 19 17 20 2 (var_location:SI TIMx (reg/f:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 -1
     (nil))
(debug_insn 20 19 21 2 (var_location:SI Channel (reg/v:SI 136 [ OutputChannel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 -1
     (nil))
(debug_insn 21 20 22 2 (var_location:SI ChannelNState (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:SI tmp (ashift:SI (const_int 4 [0x4])
        (and:SI (reg/v:SI 136 [ OutputChannel ])
            (const_int 31 [0x1f])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 27 26 28 2 (set (reg:SI 130 [ _30 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 2 (set (reg:SI 137)
        (and:SI (reg/v:SI 136 [ OutputChannel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 136 [ OutputChannel ])
        (nil)))
(insn 29 28 30 2 (set (reg:SI 139)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 30 29 32 2 (set (reg:SI 138 [ tmp ])
        (ashift:SI (reg:SI 139)
            (reg:SI 137))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_DEAD (reg:SI 137)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 137))
                (nil)))))
(insn 32 30 33 2 (set (reg:SI 132 [ _32 ])
        (and:SI (not:SI (reg:SI 138 [ tmp ]))
            (reg:SI 130 [ _30 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 138 [ tmp ])
        (expr_list:REG_DEAD (reg:SI 130 [ _30 ])
            (nil))))
(insn 33 32 34 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 132 [ _32 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _32 ])
        (nil)))
(debug_insn 34 33 35 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 35 34 36 2 (set (reg:SI 133 [ _33 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 37 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 133 [ _33 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133 [ _33 ])
        (nil)))
(debug_insn 37 36 38 2 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 -1
     (nil))
(debug_insn 38 37 39 2 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 -1
     (nil))
(debug_insn 39 38 40 2 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 -1
     (nil))
(debug_insn 40 39 41 2 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 -1
     (nil))
(debug_insn 41 40 42 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1753:3 -1
     (nil))
(insn 42 41 43 2 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1753:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 42 44 2 (set (reg:SI 1 r1)
        (if_then_else:SI (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 4 [0x4])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1753:3 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 44 43 45 2 (set (reg:SI 0 r0)
        (reg/f:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1753:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(call_insn 45 44 46 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1753:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 46 45 47 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 -1
     (nil))
(debug_insn 47 46 48 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 -1
     (nil))
(insn 48 47 50 2 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 135 [ htim ]) [3 htim_20(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 48 49 2 (set (reg:SI 141)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 49 50 52 2 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 32 [0x20])) [1 _2->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 49 53 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 115 [ _3 ])
                        (reg:SI 141))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(jump_insn 53 52 54 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 66)
(note 54 53 58 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 58 54 55 3 NOTE_INSN_DELETED)
(debug_insn 55 58 56 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 -1
     (nil))
(insn 56 55 57 3 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 32 [0x20])) [1 _2->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 59 3 (set (reg:SI 143)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 59 57 60 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 117 [ _5 ])
                        (reg:SI 143))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(jump_insn 60 59 61 3 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 66)
(note 61 60 62 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 -1
     (nil))
(insn 63 62 64 4 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 68 [0x44])) [1 _2->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 65 4 (set (reg:SI 120 [ _8 ])
        (and:SI (reg:SI 119 [ _7 ])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 65 64 66 4 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 68 [0x44])) [1 _2->BDTR+0 S4 A32])
        (reg:SI 120 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(code_label 66 65 67 5 442 (nil) [2 uses])
(note 67 66 73 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 73 67 68 5 NOTE_INSN_DELETED)
(debug_insn 68 73 69 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 -1
     (nil))
(debug_insn 69 68 70 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 -1
     (nil))
(debug_insn 70 69 71 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 -1
     (nil))
(insn 71 70 72 5 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 32 [0x20])) [1 _2->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 74 5 (set (reg:SI 145)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 74 72 75 5 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 121 [ _9 ])
                        (reg:SI 145))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
            (nil))))
(jump_insn 75 74 76 5 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 88)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 88)
(note 76 75 80 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 80 76 77 6 NOTE_INSN_DELETED)
(debug_insn 77 80 78 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 -1
     (nil))
(insn 78 77 79 6 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 32 [0x20])) [1 _2->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 79 78 81 6 (set (reg:SI 147)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 81 79 82 6 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 123 [ _11 ])
                        (reg:SI 147))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
            (nil))))
(jump_insn 82 81 83 6 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 88)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 88)
(note 83 82 84 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 84 83 85 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 -1
     (nil))
(insn 85 84 86 7 (set (reg:SI 125 [ _13 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 86 85 87 7 (set (reg:SI 126 [ _14 ])
        (and:SI (reg:SI 125 [ _13 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (nil)))
(insn 87 86 88 7 (set (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CR1+0 S4 A32])
        (reg:SI 126 [ _14 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _14 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(code_label 88 87 89 8 443 (nil) [2 uses])
(note 89 88 90 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 90 89 91 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 -1
     (nil))
(debug_insn 91 90 92 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1762:3 -1
     (nil))
(insn 92 91 94 8 (set (reg:SI 149)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1762:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 94 92 95 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 135 [ htim ])
                (const_int 62 [0x3e])) [0 htim_20(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 149) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1762:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 95 94 112 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1763:3 -1
     (nil))
(insn 112 95 98 8 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1769:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 98 112 99 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 135 [ htim ])
                (const_int 63 [0x3f])) [0 htim_20(D)->ChannelState[1]+0 S1 A8])
        (subreg:QI (reg:SI 149) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1763:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 99 98 102 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1764:3 -1
     (nil))
(insn 102 99 103 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 135 [ htim ])
                (const_int 68 [0x44])) [0 htim_20(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 149) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1764:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 103 102 106 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1765:3 -1
     (nil))
(insn 106 103 107 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 135 [ htim ])
                (const_int 69 [0x45])) [0 htim_20(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 149) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1765:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg/v/f:SI 135 [ htim ])
            (nil))))
(debug_insn 107 106 113 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1768:3 -1
     (nil))
(insn 113 107 127 8 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1769:1 -1
     (nil))
(note 127 113 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_OnePulseN_Start_IT (HAL_TIMEx_OnePulseN_Start_IT, funcdef_no=353, decl_uid=9510, cgraph_uid=357, symbol_order=356)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
scanning new insn with uid = 150.
rescanning insn with uid = 85.
verify found no changes in insn with uid = 150.
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;; 2 succs { 7 3 }
;; 3 succs { 8 4 }
;; 4 succs { 8 5 }
;; 5 succs { 8 6 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
Will split live ranges of parameters at BB 6
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;; 2 succs { 7 3 }
;; 3 succs { 8 4 }
;; 4 succs { 8 5 }
;; 5 succs { 8 6 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 159 uninteresting
Reg 133: def dominates all uses has unique first use
Reg 160: local to bb 2 def dominates all uses has unique first use
Reg 137: local to bb 2 def dominates all uses has unique first use
Reg 140: local to bb 2 def dominates all uses has unique first use
Reg 143: local to bb 2 def dominates all uses has unique first use
Reg 121: def dominates all uses has unique first use
Reg 122: def dominates all uses has unique first use
Reg 123: def dominates all uses has unique first use
Reg 146 uninteresting
Reg 124: def dominates all uses has unique first use
Reg 147 uninteresting
Reg 113: local to bb 6 def dominates all uses has unique first use
Reg 114 uninteresting
Reg 115 uninteresting
Reg 116 uninteresting
Reg 117 uninteresting
Reg 127: local to bb 6 def dominates all uses has unique first use
Reg 156 uninteresting
Reg 126 uninteresting
Reg 129 uninteresting
Reg 130 uninteresting
Reg 131 uninteresting
Reg 118: local to bb 6 def dominates all uses has unique first use
Reg 119 uninteresting
Reg 120 uninteresting
Found def insn 75 for 113 to be not moveable
Found def insn 113 for 118 to be not moveable
Reg 121 not local to one basic block
Reg 122 not local to one basic block
Reg 123 not local to one basic block
Reg 124 not local to one basic block
Found def insn 95 for 127 to be not moveable
Reg 133 not local to one basic block
Found def insn 22 for 137 to be not moveable
Found def insn 28 for 140 to be not moveable
Found def insn 34 for 143 to be not moveable
Found def insn 146 for 160 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;; 2 succs { 7 3 }
;; 3 succs { 8 4 }
;; 4 succs { 8 5 }
;; 5 succs { 8 6 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 147: (insn_list:REG_DEP_TRUE 59 (nil))
init_insns for 156: (insn_list:REG_DEP_TRUE 91 (nil))

Pass 1 for finding pseudo/allocno costs

    r160: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r159: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r132,l0) costs: GENERAL_REGS:2082,2082 VFP_D0_D7_REGS:54345,54345 VFP_LO_REGS:54345,54345 ALL_REGS:38730,38730 MEM:36230,36230
  a1(r118,l0) costs: LO_REGS:0,0 HI_REGS:82,82 CALLER_SAVE_REGS:82,82 EVEN_REG:82,82 GENERAL_REGS:82,82 VFP_D0_D7_REGS:1845,1845 VFP_LO_REGS:1845,1845 ALL_REGS:1845,1845 MEM:1230,1230
  a2(r120,l0) costs: LO_REGS:0,0 HI_REGS:82,82 CALLER_SAVE_REGS:82,82 EVEN_REG:82,82 GENERAL_REGS:82,82 VFP_D0_D7_REGS:1230,1230 VFP_LO_REGS:1230,1230 ALL_REGS:1230,1230 MEM:820,820
  a3(r119,l0) costs: LO_REGS:0,0 HI_REGS:82,82 CALLER_SAVE_REGS:82,82 EVEN_REG:82,82 GENERAL_REGS:82,82 VFP_D0_D7_REGS:1230,1230 VFP_LO_REGS:1230,1230 ALL_REGS:1230,1230 MEM:820,820
  a4(r133,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:78690,78690 VFP_LO_REGS:78690,78690 ALL_REGS:78690,78690 MEM:52460,52460
  a5(r113,l0) costs: LO_REGS:82,82 HI_REGS:246,246 CALLER_SAVE_REGS:246,246 EVEN_REG:246,246 GENERAL_REGS:164,164 VFP_D0_D7_REGS:6765,6765 VFP_LO_REGS:6765,6765 ALL_REGS:6150,6150 MEM:4510,4510
  a6(r131,l0) costs: LO_REGS:0,0 HI_REGS:82,82 CALLER_SAVE_REGS:82,82 EVEN_REG:82,82 GENERAL_REGS:82,82 VFP_D0_D7_REGS:1230,1230 VFP_LO_REGS:1230,1230 ALL_REGS:1230,1230 MEM:820,820
  a7(r130,l0) costs: LO_REGS:0,0 HI_REGS:82,82 CALLER_SAVE_REGS:82,82 EVEN_REG:82,82 GENERAL_REGS:82,82 VFP_D0_D7_REGS:1230,1230 VFP_LO_REGS:1230,1230 ALL_REGS:1230,1230 MEM:820,820
  a8(r126,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1845,1845 VFP_LO_REGS:1845,1845 ALL_REGS:1845,1845 MEM:1230,1230
  a9(r129,l0) costs: LO_REGS:0,0 HI_REGS:82,82 CALLER_SAVE_REGS:82,82 EVEN_REG:82,82 GENERAL_REGS:82,82 VFP_D0_D7_REGS:1230,1230 VFP_LO_REGS:1230,1230 ALL_REGS:1230,1230 MEM:820,820
  a10(r127,l0) costs: LO_REGS:0,0 HI_REGS:82,82 CALLER_SAVE_REGS:82,82 EVEN_REG:82,82 GENERAL_REGS:82,82 VFP_D0_D7_REGS:1230,1230 VFP_LO_REGS:1230,1230 ALL_REGS:1230,1230 MEM:820,820
  a11(r155,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1230,1230 VFP_LO_REGS:1230,1230 ALL_REGS:1230,1230 MEM:820,820
  a12(r156,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1230,1230 VFP_LO_REGS:1230,1230 ALL_REGS:1230,1230 MEM:820,820
  a13(r117,l0) costs: LO_REGS:0,0 HI_REGS:82,82 CALLER_SAVE_REGS:82,82 EVEN_REG:82,82 GENERAL_REGS:82,82 VFP_D0_D7_REGS:1230,1230 VFP_LO_REGS:1230,1230 ALL_REGS:1230,1230 MEM:820,820
  a14(r116,l0) costs: LO_REGS:0,0 HI_REGS:82,82 CALLER_SAVE_REGS:82,82 EVEN_REG:82,82 GENERAL_REGS:82,82 VFP_D0_D7_REGS:1230,1230 VFP_LO_REGS:1230,1230 ALL_REGS:1230,1230 MEM:820,820
  a15(r115,l0) costs: LO_REGS:0,0 HI_REGS:82,82 CALLER_SAVE_REGS:82,82 EVEN_REG:82,82 GENERAL_REGS:82,82 VFP_D0_D7_REGS:1230,1230 VFP_LO_REGS:1230,1230 ALL_REGS:1230,1230 MEM:820,820
  a16(r114,l0) costs: LO_REGS:0,0 HI_REGS:82,82 CALLER_SAVE_REGS:82,82 EVEN_REG:82,82 GENERAL_REGS:82,82 VFP_D0_D7_REGS:1230,1230 VFP_LO_REGS:1230,1230 ALL_REGS:1230,1230 MEM:820,820
  a17(r121,l0) costs: GENERAL_REGS:82,82 VFP_D0_D7_REGS:16230,16230 VFP_LO_REGS:16230,16230 ALL_REGS:15615,15615 MEM:10820,10820
  a18(r134,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15615,15615 VFP_LO_REGS:15615,15615 ALL_REGS:15615,15615 MEM:10410,10410
  a19(r147,l0) costs: GENERAL_REGS:0,0 MEM:2050,2050
  a20(r124,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:16875,16875 VFP_LO_REGS:16875,16875 ALL_REGS:16875,16875 MEM:11250,11250
  a21(r123,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:18750,18750 VFP_LO_REGS:18750,18750 ALL_REGS:18750,18750 MEM:12500,12500
  a22(r122,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:22500,22500 VFP_LO_REGS:22500,22500 ALL_REGS:22500,22500 MEM:15000,15000
  a23(r137,l0) costs: GENERAL_REGS:0,0 MEM:30000,30000
  a24(r146,l0) costs: GENERAL_REGS:0,0 MEM:20000,20000
  a25(r143,l0) costs: GENERAL_REGS:0,0 MEM:20000,20000
  a26(r140,l0) costs: GENERAL_REGS:0,0 MEM:20000,20000
  a27(r160,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a28(r159,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 125(l0): point = 0
   Insn 124(l0): point = 2
   Insn 7(l0): point = 5
   Insn 147(l0): point = 8
   Insn 116(l0): point = 10
   Insn 115(l0): point = 12
   Insn 114(l0): point = 14
   Insn 8(l0): point = 16
   Insn 113(l0): point = 18
   Insn 111(l0): point = 20
   Insn 110(l0): point = 22
   Insn 102(l0): point = 24
   Insn 101(l0): point = 26
   Insn 100(l0): point = 28
   Insn 98(l0): point = 30
   Insn 97(l0): point = 32
   Insn 92(l0): point = 34
   Insn 91(l0): point = 36
   Insn 95(l0): point = 38
   Insn 82(l0): point = 40
   Insn 81(l0): point = 42
   Insn 80(l0): point = 44
   Insn 78(l0): point = 46
   Insn 77(l0): point = 48
   Insn 76(l0): point = 50
   Insn 109(l0): point = 52
   Insn 108(l0): point = 54
   Insn 90(l0): point = 56
   Insn 75(l0): point = 58
   Insn 73(l0): point = 60
   Insn 69(l0): point = 62
   Insn 65(l0): point = 64
   Insn 61(l0): point = 66
   Insn 59(l0): point = 68
   Insn 56(l0): point = 71
   Insn 55(l0): point = 73
   Insn 53(l0): point = 76
   Insn 52(l0): point = 78
   Insn 50(l0): point = 81
   Insn 49(l0): point = 83
   Insn 47(l0): point = 86
   Insn 46(l0): point = 88
   Insn 24(l0): point = 90
   Insn 42(l0): point = 92
   Insn 40(l0): point = 94
   Insn 36(l0): point = 96
   Insn 30(l0): point = 98
   Insn 144(l0): point = 100
   Insn 143(l0): point = 102
   Insn 34(l0): point = 104
   Insn 28(l0): point = 106
   Insn 22(l0): point = 108
   Insn 146(l0): point = 110
   Insn 2(l0): point = 112
   Insn 145(l0): point = 114
 a0(r132): [55..90] [8..16] [3..5]
 a1(r118): [11..18]
 a2(r120): [11..12]
 a3(r119): [13..14]
 a4(r133): [19..112]
 a5(r113): [23..58]
 a6(r131): [25..26]
 a7(r130): [27..28]
 a8(r126): [27..34]
 a9(r129): [31..32]
 a10(r127): [33..38]
 a11(r155): [35..56]
 a12(r156): [35..36]
 a13(r117): [41..42]
 a14(r116): [43..44]
 a15(r115): [47..48]
 a16(r114): [49..50]
 a17(r121): [53..100]
 a18(r134): [57..102]
 a19(r147): [61..68]
 a20(r124): [74..92]
 a21(r123): [79..96]
 a22(r122): [84..98]
 a23(r137): [89..108]
 a24(r146): [93..94]
 a25(r143): [97..104]
 a26(r140): [99..106]
 a27(r160): [103..110]
 a28(r159): [113..114]
Compressing live ranges: from 117 to 42 - 35%
Ranges after the compression:
 a0(r132): [24..31] [0..5]
 a1(r118): [2..5]
 a2(r120): [2..3]
 a3(r119): [4..5]
 a4(r133): [6..39]
 a5(r113): [6..27]
 a6(r131): [6..7]
 a7(r130): [8..9]
 a8(r126): [8..13]
 a9(r129): [10..11]
 a10(r127): [12..15]
 a11(r155): [14..25]
 a12(r156): [14..15]
 a13(r117): [16..17]
 a14(r116): [18..19]
 a15(r115): [20..21]
 a16(r114): [22..23]
 a17(r121): [24..37]
 a18(r134): [26..37]
 a19(r147): [28..29]
 a20(r124): [30..31]
 a21(r123): [30..33]
 a22(r122): [30..35]
 a23(r137): [30..39]
 a24(r146): [32..33]
 a25(r143): [34..39]
 a26(r140): [36..39]
 a27(r160): [38..39]
 a28(r159): [40..41]
+++Allocating 224 bytes for conflict table (uncompressed size 232)
;; a0(r132,l0) conflicts: a2(r120,l0) a1(r118,l0) a3(r119,l0) a5(r113,l0) a4(r133,l0) a11(r155,l0) a17(r121,l0) a18(r134,l0) a19(r147,l0) a20(r124,l0) a21(r123,l0) a22(r122,l0) a23(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r118,l0) conflicts: a0(r132,l0) a2(r120,l0) a3(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r120,l0) conflicts: a0(r132,l0) a1(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r119,l0) conflicts: a0(r132,l0) a1(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r133,l0) conflicts: a0(r132,l0) a6(r131,l0) a5(r113,l0) a7(r130,l0) a8(r126,l0) a9(r129,l0) a10(r127,l0) a12(r156,l0) a11(r155,l0) a13(r117,l0) a14(r116,l0) a15(r115,l0) a16(r114,l0) a17(r121,l0) a18(r134,l0) a19(r147,l0) a20(r124,l0) a21(r123,l0) a22(r122,l0) a23(r137,l0) a24(r146,l0) a25(r143,l0) a26(r140,l0) a27(r160,l0)
;;     total conflict hard regs: 0-2 12 14
;;     conflict hard regs: 0-2 12 14

;; a5(r113,l0) conflicts: a0(r132,l0) a6(r131,l0) a4(r133,l0) a7(r130,l0) a8(r126,l0) a9(r129,l0) a10(r127,l0) a12(r156,l0) a11(r155,l0) a13(r117,l0) a14(r116,l0) a15(r115,l0) a16(r114,l0) a17(r121,l0) a18(r134,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a6(r131,l0) conflicts: a5(r113,l0) a4(r133,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a7(r130,l0) conflicts: a5(r113,l0) a4(r133,l0) a8(r126,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a8(r126,l0) conflicts: a5(r113,l0) a4(r133,l0) a7(r130,l0) a9(r129,l0) a10(r127,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a9(r129,l0) conflicts: a5(r113,l0) a4(r133,l0) a8(r126,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a10(r127,l0) conflicts: a5(r113,l0) a4(r133,l0) a8(r126,l0) a12(r156,l0) a11(r155,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a11(r155,l0) conflicts: a0(r132,l0) a5(r113,l0) a4(r133,l0) a10(r127,l0) a12(r156,l0) a13(r117,l0) a14(r116,l0) a15(r115,l0) a16(r114,l0) a17(r121,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a12(r156,l0) conflicts: a5(r113,l0) a4(r133,l0) a10(r127,l0) a11(r155,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a13(r117,l0) conflicts: a5(r113,l0) a4(r133,l0) a11(r155,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a14(r116,l0) conflicts: a5(r113,l0) a4(r133,l0) a11(r155,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a15(r115,l0) conflicts: a5(r113,l0) a4(r133,l0) a11(r155,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a16(r114,l0) conflicts: a5(r113,l0) a4(r133,l0) a11(r155,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a17(r121,l0) conflicts: a0(r132,l0) a5(r113,l0) a4(r133,l0) a11(r155,l0) a18(r134,l0) a19(r147,l0) a20(r124,l0) a21(r123,l0) a22(r122,l0) a23(r137,l0) a24(r146,l0) a25(r143,l0) a26(r140,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2

;; a18(r134,l0) conflicts: a0(r132,l0) a5(r113,l0) a4(r133,l0) a17(r121,l0) a19(r147,l0) a20(r124,l0) a21(r123,l0) a22(r122,l0) a23(r137,l0) a24(r146,l0) a25(r143,l0) a26(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r147,l0) conflicts: a0(r132,l0) a4(r133,l0) a17(r121,l0) a18(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r124,l0) conflicts: a0(r132,l0) a4(r133,l0) a17(r121,l0) a18(r134,l0) a21(r123,l0) a22(r122,l0) a23(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r123,l0) conflicts: a0(r132,l0) a4(r133,l0) a17(r121,l0) a18(r134,l0) a20(r124,l0) a22(r122,l0) a23(r137,l0) a24(r146,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r122,l0) conflicts: a0(r132,l0) a4(r133,l0) a17(r121,l0) a18(r134,l0) a20(r124,l0) a21(r123,l0) a23(r137,l0) a24(r146,l0) a25(r143,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r137,l0) conflicts: a0(r132,l0) a4(r133,l0) a17(r121,l0) a18(r134,l0) a20(r124,l0) a21(r123,l0) a22(r122,l0) a24(r146,l0) a25(r143,l0) a26(r140,l0) a27(r160,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r146,l0) conflicts: a4(r133,l0) a17(r121,l0) a18(r134,l0) a21(r123,l0) a22(r122,l0) a23(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r143,l0) conflicts: a4(r133,l0) a17(r121,l0) a18(r134,l0) a22(r122,l0) a23(r137,l0) a26(r140,l0) a27(r160,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r140,l0) conflicts: a4(r133,l0) a17(r121,l0) a18(r134,l0) a23(r137,l0) a25(r143,l0) a27(r160,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r160,l0) conflicts: a4(r133,l0) a23(r137,l0) a25(r143,l0) a26(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a28(r159,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a11(r155)<->a18(r134)@5:shuffle
  cp1:a15(r115)<->a16(r114)@5:shuffle
  cp2:a13(r117)<->a14(r116)@5:shuffle
  cp3:a8(r126)<->a12(r156)@5:shuffle
  cp4:a8(r126)<->a11(r155)@5:shuffle
  cp5:a9(r129)<->a10(r127)@5:shuffle
  cp6:a6(r131)<->a8(r126)@5:shuffle
  cp7:a6(r131)<->a7(r130)@5:shuffle
  cp8:a2(r120)<->a3(r119)@5:shuffle
  cp9:a4(r133)<->a28(r159)@1000:move
  cp10:a18(r134)<->a27(r160)@125:shuffle
  cp11:a22(r122)<->a26(r140)@125:shuffle
  cp12:a21(r123)<->a25(r143)@125:shuffle
  cp13:a20(r124)<->a24(r146)@125:shuffle
  pref0:a0(r132)<-hr0@2000
  pref1:a0(r132)<-hr2@82
  pref2:a17(r121)<-hr1@82
  pref3:a5(r113)<-hr0@82
  pref4:a28(r159)<-hr0@2000
  pref5:a27(r160)<-hr1@2000
  regions=1, blocks=9, points=42
    allocnos=29 (big 0), copies=14, conflicts=0, ranges=30

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 8 7 6 5 4 3 2
    all: 0r132 1r118 2r120 3r119 4r133 5r113 6r131 7r130 8r126 9r129 10r127 11r155 12r156 13r117 14r116 15r115 16r114 17r121 18r134 19r147 20r124 21r123 22r122 23r137 24r146 25r143 26r140 27r160 28r159
    modified regnos: 113 114 115 116 117 118 119 120 121 122 123 124 126 127 129 130 131 132 133 134 137 140 143 146 147 155 156 159 160
    border:
    Pressure: GENERAL_REGS=8
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@480456
          2:( 0 2-12 14)@116000
            3:( 0 3-12 14)@38946
              4:( 3-11)@104920
      Allocno a0r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r133 of GENERAL_REGS(14) has 9 avail. regs  3-11, node:  3-11 (confl regs =  0-2 12-106)
      Allocno a5r113 of GENERAL_REGS(14) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15-106)
      Allocno a6r131 of GENERAL_REGS(14) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15-106)
      Allocno a7r130 of GENERAL_REGS(14) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15-106)
      Allocno a8r126 of GENERAL_REGS(14) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15-106)
      Allocno a9r129 of GENERAL_REGS(14) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15-106)
      Allocno a10r127 of GENERAL_REGS(14) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15-106)
      Allocno a11r155 of GENERAL_REGS(14) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15-106)
      Allocno a12r156 of GENERAL_REGS(14) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15-106)
      Allocno a13r117 of GENERAL_REGS(14) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15-106)
      Allocno a14r116 of GENERAL_REGS(14) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15-106)
      Allocno a15r115 of GENERAL_REGS(14) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15-106)
      Allocno a16r114 of GENERAL_REGS(14) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15-106)
      Allocno a17r121 of GENERAL_REGS(14) has 13 avail. regs  0-1 3-12 14, ^node:  0-12 14 (confl regs =  2 13 15-106)
      Allocno a18r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r146 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a25r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a26r140 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a27r160 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a28r159 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Forming thread by copy 10:a18r134-a27r160 (freq=125):
        Result (freq=4041): a18r134(1041) a27r160(3000)
      Forming thread by copy 11:a22r122-a26r140 (freq=125):
        Result (freq=3500): a22r122(1500) a26r140(2000)
      Forming thread by copy 12:a21r123-a25r143 (freq=125):
        Result (freq=3250): a21r123(1250) a25r143(2000)
      Forming thread by copy 13:a20r124-a24r146 (freq=125):
        Result (freq=3125): a20r124(1125) a24r146(2000)
      Forming thread by copy 0:a11r155-a18r134 (freq=5):
        Result (freq=4123): a11r155(82) a18r134(1041) a27r160(3000)
      Forming thread by copy 1:a15r115-a16r114 (freq=5):
        Result (freq=164): a15r115(82) a16r114(82)
      Forming thread by copy 2:a13r117-a14r116 (freq=5):
        Result (freq=164): a13r117(82) a14r116(82)
      Forming thread by copy 3:a8r126-a12r156 (freq=5):
        Result (freq=205): a8r126(123) a12r156(82)
      Forming thread by copy 5:a9r129-a10r127 (freq=5):
        Result (freq=164): a9r129(82) a10r127(82)
      Forming thread by copy 6:a6r131-a8r126 (freq=5):
        Result (freq=287): a6r131(82) a8r126(123) a12r156(82)
      Forming thread by copy 8:a2r120-a3r119 (freq=5):
        Result (freq=164): a2r120(82) a3r119(82)
      Pushing a7(r130,l0)(cost 0)
      Pushing a1(r118,l0)(cost 0)
      Pushing a16(r114,l0)(cost 0)
      Pushing a15(r115,l0)(cost 0)
      Pushing a14(r116,l0)(cost 0)
        Making a5(r113,l0) colorable
      Pushing a13(r117,l0)(cost 0)
      Pushing a10(r127,l0)(cost 0)
      Pushing a9(r129,l0)(cost 0)
      Pushing a3(r119,l0)(cost 0)
      Pushing a2(r120,l0)(cost 0)
      Pushing a19(r147,l0)(cost 0)
        Making a17(r121,l0) colorable
      Pushing a12(r156,l0)(cost 0)
      Pushing a6(r131,l0)(cost 0)
      Pushing a8(r126,l0)(cost 0)
      Pushing a5(r113,l0)(cost 4592)
      Pushing a17(r121,l0)(cost 10902)
      Pushing a28(r159,l0)(cost 0)
      Pushing a0(r132,l0)(cost 0)
      Pushing a23(r137,l0)(cost 0)
      Pushing a20(r124,l0)(cost 0)
      Forming thread by copy 9:a4r133-a28r159 (freq=1000):
        Result (freq=7246): a4r133(5246) a28r159(2000)
        Making a4(r133,l0) colorable
      Pushing a24(r146,l0)(cost 0)
      Pushing a21(r123,l0)(cost 0)
      Pushing a25(r143,l0)(cost 0)
      Pushing a22(r122,l0)(cost 0)
      Pushing a26(r140,l0)(cost 0)
      Pushing a11(r155,l0)(cost 0)
      Pushing a18(r134,l0)(cost 0)
      Pushing a27(r160,l0)(cost 0)
      Pushing a4(r133,l0)(cost 52460)
      Popping a4(r133,l0)  -- assign reg 4
      Popping a27(r160,l0)  -- assign reg 1
      Popping a18(r134,l0)  -- assign reg 1
      Popping a11(r155,l0)  -- assign reg 3
      Popping a26(r140,l0)  -- assign reg 3
      Popping a22(r122,l0)  -- assign reg 3
      Popping a25(r143,l0)  -- assign reg 2
      Popping a21(r123,l0)  -- assign reg 2
      Popping a24(r146,l0)  -- assign reg 0
      Popping a20(r124,l0)  -- assign reg 12
      Popping a23(r137,l0)  -- assign reg 14
      Popping a0(r132,l0)  -- assign reg 0
      Popping a28(r159,l0)  -- assign reg 0
      Popping a17(r121,l0)  -- assign reg 5
      Popping a5(r113,l0)  -- assign reg 6
      Popping a8(r126,l0)  -- assign reg 3
      Popping a6(r131,l0)  -- assign reg 3
      Popping a12(r156,l0)  -- assign reg 0
      Popping a19(r147,l0)  -- assign reg 3
      Popping a2(r120,l0)  -- assign reg 3
      Popping a3(r119,l0)  -- assign reg 3
      Popping a9(r129,l0)  -- assign reg 0
      Popping a10(r127,l0)  -- assign reg 5
      Popping a13(r117,l0)  -- assign reg 0
      Popping a14(r116,l0)  -- assign reg 0
      Popping a15(r115,l0)  -- assign reg 0
      Popping a16(r114,l0)  -- assign reg 0
      Popping a1(r118,l0)  -- assign reg 2
      Popping a7(r130,l0)  -- assign reg 0
Assigning 5 to a9r129
Disposition:
    5:r113 l0     6   16:r114 l0     0   15:r115 l0     0   14:r116 l0     0
   13:r117 l0     0    1:r118 l0     2    3:r119 l0     3    2:r120 l0     3
   17:r121 l0     5   22:r122 l0     3   21:r123 l0     2   20:r124 l0    12
    8:r126 l0     3   10:r127 l0     5    9:r129 l0     5    7:r130 l0     0
    6:r131 l0     3    0:r132 l0     0    4:r133 l0     4   18:r134 l0     1
   23:r137 l0    14   26:r140 l0     3   25:r143 l0     2   24:r146 l0     0
   19:r147 l0     3   11:r155 l0     3   12:r156 l0     0   28:r159 l0     0
   27:r160 l0     1
New iteration of spill/restore move
+++Costs: overall -57754, reg -57754, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_OnePulseN_Start_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,2u} r2={3d,1u} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={6d,5u} r101={1d} r102={1d,8u} r103={1d,7u} r104={1d} r105={1d} r106={1d} r113={1d,10u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,2u} r119={1d,1u} r120={1d,1u} r121={1d,2u} r122={1d,2u} r123={1d,2u} r124={1d,2u} r126={1d,3u} r127={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={3d,3u} r133={1d,10u} r134={1d,2u} r137={1d,2u} r140={1d,1u} r143={1d,1u} r146={1d,1u} r147={1d,4u} r155={1d,1u,1e} r156={1d,1u} r159={1d,1u} r160={1d,2u} 
;;    total ref usage 253{146d,106u,1e} in 91{90 regular + 1 call} insns.
(note 1 0 11 NOTE_INSN_DELETED)
(note 11 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 11 4 2 NOTE_INSN_DELETED)
(note 4 3 13 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 13 4 145 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1785:3 -1
     (nil))
(insn 145 13 2 2 (set (reg:SI 159)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1784:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 145 146 2 (set (reg/v/f:SI 133 [ htim ])
        (reg:SI 159)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1784:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 159)
        (nil)))
(insn 146 2 22 2 (set (reg:SI 160)
        (reg:SI 1 r1 [ OutputChannel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1784:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ OutputChannel ])
        (nil)))
(insn 22 146 28 2 (set (reg:SI 137 [ htim_14(D)->ChannelState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                    (const_int 62 [0x3e])) [0 htim_14(D)->ChannelState[0]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1786:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 28 22 34 2 (set (reg:SI 140 [ htim_14(D)->ChannelState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                    (const_int 63 [0x3f])) [0 htim_14(D)->ChannelState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1787:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 34 28 143 2 (set (reg:SI 143 [ htim_14(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                    (const_int 68 [0x44])) [0 htim_14(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1788:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 143 34 144 2 (parallel [
            (set (reg:CC 100 cc)
                (compare:CC (reg:SI 160)
                    (const_int 0 [0])))
            (set (reg/v:SI 134 [ OutputChannel ])
                (reg:SI 160))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1785:77 260 {*movsi_compare0}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(insn 144 143 19 2 (set (reg:SI 121 [ iftmp.71_9 ])
        (if_then_else:SI (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 4 [0x4])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1785:77 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(debug_insn 19 144 20 2 (var_location:SI input_channel (reg:SI 121 [ iftmp.71_9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1785:12 -1
     (nil))
(debug_insn 20 19 30 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1786:3 -1
     (nil))
(insn 30 20 36 2 (set (reg/v:SI 122 [ channel_2_state ])
        (zero_extend:SI (subreg:QI (reg:SI 140 [ htim_14(D)->ChannelState[1] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1787:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 140 [ htim_14(D)->ChannelState[1] ])
        (nil)))
(insn 36 30 40 2 (set (reg/v:SI 123 [ complementary_channel_1_state ])
        (zero_extend:SI (subreg:QI (reg:SI 143 [ htim_14(D)->ChannelNState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1788:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 143 [ htim_14(D)->ChannelNState[0] ])
        (nil)))
(insn 40 36 42 2 (set (reg:SI 146 [ htim_14(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                    (const_int 69 [0x45])) [0 htim_14(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1789:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 42 40 24 2 (set (reg/v:SI 124 [ complementary_channel_2_state ])
        (zero_extend:SI (subreg:QI (reg:SI 146 [ htim_14(D)->ChannelNState[1] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1789:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 146 [ htim_14(D)->ChannelNState[1] ])
        (nil)))
(insn 24 42 25 2 (set (reg/v:SI 132 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 137 [ htim_14(D)->ChannelState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1786:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 25 24 26 2 (var_location:QI channel_1_state (subreg:QI (reg/v:SI 132 [ <retval> ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1786:31 -1
     (nil))
(debug_insn 26 25 31 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1787:3 -1
     (nil))
(debug_insn 31 26 32 2 (var_location:QI channel_2_state (subreg:QI (reg/v:SI 122 [ channel_2_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1787:31 -1
     (nil))
(debug_insn 32 31 37 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1788:3 -1
     (nil))
(debug_insn 37 32 38 2 (var_location:QI complementary_channel_1_state (subreg:QI (reg/v:SI 123 [ complementary_channel_1_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1788:31 -1
     (nil))
(debug_insn 38 37 43 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1789:3 -1
     (nil))
(debug_insn 43 38 44 2 (var_location:QI complementary_channel_2_state (subreg:QI (reg/v:SI 124 [ complementary_channel_2_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1789:31 -1
     (nil))
(debug_insn 44 43 45 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1792:3 -1
     (nil))
(debug_insn 45 44 46 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1795:3 -1
     (nil))
(insn 46 45 47 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 137 [ htim_14(D)->ChannelState[0] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1795:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ htim_14(D)->ChannelState[0] ])
        (nil)))
(jump_insn 47 46 48 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 134)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1795:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 134)
(note 48 47 49 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 122 [ channel_2_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1796:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 122 [ channel_2_state ])
        (nil)))
(jump_insn 50 49 51 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 118)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1796:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 118)
(note 51 50 52 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 52 51 53 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 123 [ complementary_channel_1_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1797:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 123 [ complementary_channel_1_state ])
        (nil)))
(jump_insn 53 52 54 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 118)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1797:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 118)
(note 54 53 55 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 56 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 124 [ complementary_channel_2_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1798:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 124 [ complementary_channel_2_state ])
        (nil)))
(jump_insn 56 55 57 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 118)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1798:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 118)
(note 57 56 96 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 96 57 58 6 NOTE_INSN_DELETED)
(debug_insn 58 96 59 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1804:3 -1
     (nil))
(insn 59 58 61 6 (set (reg:SI 147)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1804:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 61 59 62 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 62 [0x3e])) [0 htim_14(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 147) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1804:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 62 61 65 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1805:3 -1
     (nil))
(insn 65 62 66 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 63 [0x3f])) [0 htim_14(D)->ChannelState[1]+0 S1 A8])
        (subreg:QI (reg:SI 147) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1805:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 66 65 69 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1806:3 -1
     (nil))
(insn 69 66 70 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 68 [0x44])) [0 htim_14(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 147) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1806:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 70 69 73 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1807:3 -1
     (nil))
(insn 73 70 74 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 69 [0x45])) [0 htim_14(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 147) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1807:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (nil)))
(debug_insn 74 73 75 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1810:3 -1
     (nil))
(insn 75 74 150 6 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 133 [ htim ]) [3 htim_14(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1810:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 150 75 90 6 (var_location:SI D#30 (reg/v:SI 134 [ OutputChannel ])) -1
     (nil))
(insn 90 150 108 6 (set (reg:SI 155)
        (and:SI (reg/v:SI 134 [ OutputChannel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 134 [ OutputChannel ])
        (nil)))
(insn 108 90 109 6 (set (reg:SI 2 r2)
        (reg/v:SI 132 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1817:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 132 [ <retval> ])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(insn 109 108 76 6 (set (reg:SI 1 r1)
        (reg:SI 121 [ iftmp.71_9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1817:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ iftmp.71_9 ])
        (nil)))
(insn 76 109 77 6 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1810:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 76 78 6 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1810:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 78 77 79 6 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1810:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 79 78 80 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1813:3 -1
     (nil))
(insn 80 79 81 6 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1813:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 80 82 6 (set (reg:SI 117 [ _5 ])
        (ior:SI (reg:SI 116 [ _4 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1813:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 82 81 83 6 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1813:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(debug_insn 83 82 84 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1816:3 -1
     (nil))
(debug_insn 84 83 85 6 (var_location:SI TIMx (reg/f:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1816:3 -1
     (nil))
(debug_insn 85 84 86 6 (var_location:SI Channel (debug_expr:SI D#30)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1816:3 -1
     (nil))
(debug_insn 86 85 87 6 (var_location:SI ChannelNState (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1816:3 -1
     (nil))
(debug_insn 87 86 88 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 88 87 89 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 89 88 95 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(insn 95 89 91 6 (set (reg:SI 127 [ _29 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 91 95 92 6 (set (reg:SI 156)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 92 91 93 6 (set (reg/v:SI 126 [ tmp ])
        (ashift:SI (reg:SI 156)
            (reg:SI 155))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg:SI 155)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 155))
                (nil)))))
(debug_insn 93 92 94 6 (var_location:SI tmp (reg/v:SI 126 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 94 93 97 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 97 94 98 6 (set (reg:SI 129 [ _31 ])
        (and:SI (not:SI (reg/v:SI 126 [ tmp ]))
            (reg:SI 127 [ _29 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 127 [ _29 ])
        (nil)))
(insn 98 97 99 6 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 129 [ _31 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129 [ _31 ])
        (nil)))
(debug_insn 99 98 100 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 100 99 101 6 (set (reg:SI 130 [ _32 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 101 100 102 6 (set (reg:SI 131 [ _33 ])
        (ior:SI (reg/v:SI 126 [ tmp ])
            (reg:SI 130 [ _32 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _32 ])
        (expr_list:REG_DEAD (reg/v:SI 126 [ tmp ])
            (nil))))
(insn 102 101 103 6 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 131 [ _33 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ _33 ])
        (nil)))
(debug_insn 103 102 104 6 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1816:3 -1
     (nil))
(debug_insn 104 103 105 6 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1816:3 -1
     (nil))
(debug_insn 105 104 106 6 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1816:3 -1
     (nil))
(debug_insn 106 105 107 6 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1816:3 -1
     (nil))
(debug_insn 107 106 110 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1817:3 -1
     (nil))
(insn 110 107 111 6 (set (reg:SI 0 r0)
        (reg/f:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1817:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(call_insn 111 110 112 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1817:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 112 111 113 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1820:3 -1
     (nil))
(insn 113 112 8 6 (set (reg/f:SI 118 [ _6 ])
        (mem/f:SI (reg/v/f:SI 133 [ htim ]) [3 htim_14(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1820:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 133 [ htim ])
        (nil)))
(insn 8 113 114 6 (set (reg/v:SI 132 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1823:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 114 8 115 6 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 68 [0x44])) [1 _6->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1820:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 115 114 116 6 (set (reg:SI 120 [ _8 ])
        (ior:SI (reg:SI 119 [ _7 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1820:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 116 115 117 6 (set (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 68 [0x44])) [1 _6->BDTR+0 S4 A32])
        (reg:SI 120 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1820:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (expr_list:REG_DEAD (reg/f:SI 118 [ _6 ])
            (nil))))
(debug_insn 117 116 147 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1823:3 -1
     (nil))
(jump_insn 147 117 148 6 (set (pc)
        (label_ref 118)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1823:10 284 {*arm_jump}
     (nil)
 -> 118)
(barrier 148 147 134)
(code_label 134 148 133 7 451 (nil) [1 uses])
(note 133 134 7 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 7 133 118 7 (set (reg/v:SI 132 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1800:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 118 7 119 8 449 (nil) [4 uses])
(note 119 118 124 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 124 119 125 8 (set (reg/i:SI 0 r0)
        (reg/v:SI 132 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1824:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 132 [ <retval> ])
        (nil)))
(insn 125 124 149 8 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1824:1 -1
     (nil))
(note 149 125 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_OnePulseN_Stop_IT (HAL_TIMEx_OnePulseN_Stop_IT, funcdef_no=354, decl_uid=9513, cgraph_uid=358, symbol_order=357)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
scanning new insn with uid = 136.
rescanning insn with uid = 28.
rescanning insn with uid = 33.
verify found no changes in insn with uid = 136.
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;; 2 succs { 3 5 }
;; 3 succs { 4 5 }
;; 4 succs { 5 }
;; 5 succs { 6 8 }
;; 6 succs { 7 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 162 uninteresting
Reg 139: def dominates all uses has unique first use
Reg 163: local to bb 2 def dominates all uses has unique first use
Reg 113: local to bb 2 def dominates all uses has unique first use
Reg 114: local to bb 2 def dominates all uses has unique first use
Reg 115 uninteresting
Reg 116: local to bb 2 def dominates all uses has unique first use
Reg 143: local to bb 2 def dominates all uses has unique first use
Reg 117 uninteresting
Reg 134: local to bb 2 def dominates all uses has unique first use
Reg 142 uninteresting
Reg 136 uninteresting
Reg 137 uninteresting
Reg 118 uninteresting (no unique first use)
Reg 145: local to bb 2 def dominates all uses has unique first use
Reg 119 uninteresting
Reg 121: local to bb 3 def dominates all uses has unique first use
Reg 147 uninteresting
Reg 123 uninteresting
Reg 124 uninteresting
Reg 125: local to bb 5 def dominates all uses has unique first use
Reg 149 uninteresting
Reg 127: local to bb 6 def dominates all uses has unique first use
Reg 151 uninteresting
Reg 129 uninteresting
Reg 130 uninteresting
Reg 153 uninteresting
Found def insn 18 for 113 to be not moveable
Found def insn 19 for 114 to be not moveable
Found def insn 23 for 116 to be not moveable
Found def insn 64 for 121 to be not moveable
Found def insn 79 for 125 to be not moveable
Found def insn 86 for 127 to be not moveable
Found def insn 35 for 134 to be not moveable
Reg 139 not local to one basic block
Ignoring reg 143 with equiv init insn
Ignoring reg 145 with equiv init insn
Found def insn 130 for 163 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;; 2 succs { 3 5 }
;; 3 succs { 4 5 }
;; 4 succs { 5 }
;; 5 succs { 6 8 }
;; 6 succs { 7 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 143: (insn_list:REG_DEP_TRUE 37 (nil))
init_insns for 145: (insn_list:REG_DEP_TRUE 58 (nil))
init_insns for 147: (insn_list:REG_DEP_TRUE 65 (nil))
init_insns for 149: (insn_list:REG_DEP_TRUE 80 (nil))
init_insns for 151: (insn_list:REG_DEP_TRUE 87 (nil))
init_insns for 153: (insn_list:REG_DEP_TRUE 100 (nil))

Pass 1 for finding pseudo/allocno costs

    r163: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r162: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r139,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:105000,105000 VFP_LO_REGS:105000,105000 ALL_REGS:105000,105000 MEM:70000,70000
  a1(r153,l0) costs: GENERAL_REGS:0,0 MEM:50000,50000
  a2(r118,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:75000,75000 VFP_LO_REGS:75000,75000 ALL_REGS:75000,75000 MEM:50000,50000
  a3(r130,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a4(r129,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a5(r151,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a6(r127,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a7(r149,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a8(r125,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a9(r124,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a10(r123,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a11(r147,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a12(r121,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a13(r145,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a14(r119,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a15(r113,l0) costs: LO_REGS:2000,2000 HI_REGS:6000,6000 CALLER_SAVE_REGS:6000,6000 EVEN_REG:6000,6000 GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:165000,165000 VFP_LO_REGS:165000,165000 ALL_REGS:150000,150000 MEM:110000,110000
  a16(r137,l0) costs: LO_REGS:0,0 HI_REGS:4000,4000 CALLER_SAVE_REGS:4000,4000 EVEN_REG:4000,4000 GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a17(r136,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a18(r134,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a19(r142,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a20(r141,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a21(r143,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a22(r117,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a23(r116,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a24(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a25(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a26(r140,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a27(r163,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a28(r162,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 121(l0): point = 0
   Insn 114(l0): point = 2
   Insn 110(l0): point = 4
   Insn 106(l0): point = 6
   Insn 120(l0): point = 8
   Insn 102(l0): point = 10
   Insn 100(l0): point = 12
   Insn 95(l0): point = 15
   Insn 94(l0): point = 17
   Insn 93(l0): point = 19
   Insn 90(l0): point = 22
   Insn 89(l0): point = 24
   Insn 87(l0): point = 26
   Insn 86(l0): point = 28
   Insn 83(l0): point = 31
   Insn 82(l0): point = 33
   Insn 80(l0): point = 35
   Insn 79(l0): point = 37
   Insn 73(l0): point = 40
   Insn 72(l0): point = 42
   Insn 71(l0): point = 44
   Insn 68(l0): point = 47
   Insn 67(l0): point = 49
   Insn 65(l0): point = 51
   Insn 64(l0): point = 53
   Insn 61(l0): point = 56
   Insn 60(l0): point = 58
   Insn 57(l0): point = 60
   Insn 58(l0): point = 62
   Insn 56(l0): point = 64
   Insn 53(l0): point = 66
   Insn 52(l0): point = 68
   Insn 51(l0): point = 70
   Insn 50(l0): point = 72
   Insn 44(l0): point = 74
   Insn 43(l0): point = 76
   Insn 41(l0): point = 78
   Insn 40(l0): point = 80
   Insn 38(l0): point = 82
   Insn 35(l0): point = 84
   Insn 25(l0): point = 86
   Insn 24(l0): point = 88
   Insn 37(l0): point = 90
   Insn 23(l0): point = 92
   Insn 21(l0): point = 94
   Insn 20(l0): point = 96
   Insn 36(l0): point = 98
   Insn 19(l0): point = 100
   Insn 127(l0): point = 102
   Insn 18(l0): point = 104
   Insn 130(l0): point = 106
   Insn 2(l0): point = 108
   Insn 129(l0): point = 110
 a0(r139): [3..108]
 a1(r153): [3..12]
 a2(r118): [16..64]
 a3(r130): [16..17]
 a4(r129): [18..19]
 a5(r151): [25..26]
 a6(r127): [25..28]
 a7(r149): [34..35]
 a8(r125): [34..37]
 a9(r124): [41..42]
 a10(r123): [43..44]
 a11(r147): [50..51]
 a12(r121): [50..53]
 a13(r145): [59..62]
 a14(r119): [59..60]
 a15(r113): [69..104]
 a16(r137): [75..76]
 a17(r136): [79..80]
 a18(r134): [81..84]
 a19(r142): [81..82]
 a20(r141): [83..98]
 a21(r143): [83..90]
 a22(r117): [87..88]
 a23(r116): [89..92]
 a24(r115): [95..96]
 a25(r114): [97..100]
 a26(r140): [99..102]
 a27(r163): [103..106]
 a28(r162): [109..110]
Compressing live ranges: from 113 to 40 - 35%
Ranges after the compression:
 a0(r139): [0..37]
 a1(r153): [0..1]
 a2(r118): [2..17]
 a3(r130): [2..3]
 a4(r129): [4..5]
 a5(r151): [6..7]
 a6(r127): [6..7]
 a7(r149): [8..9]
 a8(r125): [8..9]
 a9(r124): [10..11]
 a10(r123): [12..13]
 a11(r147): [14..15]
 a12(r121): [14..15]
 a13(r145): [16..17]
 a14(r119): [16..17]
 a15(r113): [18..37]
 a16(r137): [18..19]
 a17(r136): [20..21]
 a18(r134): [22..25]
 a19(r142): [22..23]
 a20(r141): [24..33]
 a21(r143): [24..29]
 a22(r117): [26..27]
 a23(r116): [28..29]
 a24(r115): [30..31]
 a25(r114): [32..35]
 a26(r140): [34..35]
 a27(r163): [36..37]
 a28(r162): [38..39]
+++Allocating 224 bytes for conflict table (uncompressed size 232)
;; a0(r139,l0) conflicts: a1(r153,l0) a3(r130,l0) a2(r118,l0) a4(r129,l0) a5(r151,l0) a6(r127,l0) a7(r149,l0) a8(r125,l0) a9(r124,l0) a10(r123,l0) a11(r147,l0) a12(r121,l0) a13(r145,l0) a14(r119,l0) a16(r137,l0) a15(r113,l0) a17(r136,l0) a19(r142,l0) a18(r134,l0) a21(r143,l0) a20(r141,l0) a22(r117,l0) a23(r116,l0) a24(r115,l0) a25(r114,l0) a26(r140,l0) a27(r163,l0)
;;     total conflict hard regs: 0-2 12 14
;;     conflict hard regs: 0-2 12 14

;; a1(r153,l0) conflicts: a0(r139,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r118,l0) conflicts: a0(r139,l0) a3(r130,l0) a4(r129,l0) a5(r151,l0) a6(r127,l0) a7(r149,l0) a8(r125,l0) a9(r124,l0) a10(r123,l0) a11(r147,l0) a12(r121,l0) a13(r145,l0) a14(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r130,l0) conflicts: a0(r139,l0) a2(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r129,l0) conflicts: a0(r139,l0) a2(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r151,l0) conflicts: a0(r139,l0) a2(r118,l0) a6(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r127,l0) conflicts: a0(r139,l0) a2(r118,l0) a5(r151,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r149,l0) conflicts: a0(r139,l0) a2(r118,l0) a8(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r125,l0) conflicts: a0(r139,l0) a2(r118,l0) a7(r149,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r124,l0) conflicts: a0(r139,l0) a2(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r123,l0) conflicts: a0(r139,l0) a2(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r147,l0) conflicts: a0(r139,l0) a2(r118,l0) a12(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r121,l0) conflicts: a0(r139,l0) a2(r118,l0) a11(r147,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r145,l0) conflicts: a0(r139,l0) a2(r118,l0) a14(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r119,l0) conflicts: a0(r139,l0) a2(r118,l0) a13(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r113,l0) conflicts: a0(r139,l0) a16(r137,l0) a17(r136,l0) a19(r142,l0) a18(r134,l0) a21(r143,l0) a20(r141,l0) a22(r117,l0) a23(r116,l0) a24(r115,l0) a25(r114,l0) a26(r140,l0) a27(r163,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a16(r137,l0) conflicts: a0(r139,l0) a15(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r136,l0) conflicts: a0(r139,l0) a15(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r134,l0) conflicts: a0(r139,l0) a15(r113,l0) a19(r142,l0) a21(r143,l0) a20(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r142,l0) conflicts: a0(r139,l0) a15(r113,l0) a18(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r141,l0) conflicts: a0(r139,l0) a15(r113,l0) a18(r134,l0) a21(r143,l0) a22(r117,l0) a23(r116,l0) a24(r115,l0) a25(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r143,l0) conflicts: a0(r139,l0) a15(r113,l0) a18(r134,l0) a20(r141,l0) a22(r117,l0) a23(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r117,l0) conflicts: a0(r139,l0) a15(r113,l0) a21(r143,l0) a20(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r116,l0) conflicts: a0(r139,l0) a15(r113,l0) a21(r143,l0) a20(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r115,l0) conflicts: a0(r139,l0) a15(r113,l0) a20(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r114,l0) conflicts: a0(r139,l0) a15(r113,l0) a20(r141,l0) a26(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r140,l0) conflicts: a0(r139,l0) a15(r113,l0) a25(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r163,l0) conflicts: a0(r139,l0) a15(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a28(r162,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a3(r130)<->a4(r129)@31:shuffle
  cp1:a9(r124)<->a10(r123)@31:shuffle
  cp2:a0(r139)<->a28(r162)@1000:move
  cp3:a26(r140)<->a27(r163)@125:shuffle
  cp4:a20(r141)<->a26(r140)@125:shuffle
  cp5:a24(r115)<->a25(r114)@125:shuffle
  cp6:a22(r117)<->a23(r116)@125:shuffle
  cp7:a19(r142)<->a21(r143)@125:shuffle
  cp8:a19(r142)<->a20(r141)@125:shuffle
  cp9:a17(r136)<->a18(r134)@125:shuffle
  cp10:a17(r136)<->a19(r142)@125:shuffle
  pref0:a28(r162)<-hr0@2000
  pref1:a27(r163)<-hr1@2000
  pref2:a15(r113)<-hr0@2000
  regions=1, blocks=9, points=40
    allocnos=29 (big 0), copies=11, conflicts=0, ranges=29

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 8 7 6 5 4 3 2
    all: 0r139 1r153 2r118 3r130 4r129 5r151 6r127 7r149 8r125 9r124 10r123 11r147 12r121 13r145 14r119 15r113 16r137 17r136 18r134 19r142 20r141 21r143 22r117 23r116 24r115 25r114 26r140 27r163 28r162
    modified regnos: 113 114 115 116 117 118 119 121 123 124 125 127 129 130 134 136 137 139 140 141 142 143 145 147 149 151 153 162 163
    border:
    Pressure: GENERAL_REGS=6
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@936000
          2:( 0 2-12 14)@116000
            3:( 0 3-12 14)@224000
              4:( 3-11)@140000
      Allocno a0r139 of GENERAL_REGS(14) has 9 avail. regs  3-11, node:  3-11 (confl regs =  0-2 12-106)
      Allocno a1r153 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, ^node:  0-12 14 (confl regs =  0 13 15-106)
      Allocno a2r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r151 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r149 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r145 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r113 of GENERAL_REGS(14) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15-106)
      Allocno a16r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r142 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r141 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a25r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a26r140 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a27r163 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a28r162 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Forming thread by copy 3:a26r140-a27r163 (freq=125):
        Result (freq=5000): a26r140(2000) a27r163(3000)
      Forming thread by copy 4:a20r141-a26r140 (freq=125):
        Result (freq=7000): a20r141(2000) a26r140(2000) a27r163(3000)
      Forming thread by copy 5:a24r115-a25r114 (freq=125):
        Result (freq=4000): a24r115(2000) a25r114(2000)
      Forming thread by copy 6:a22r117-a23r116 (freq=125):
        Result (freq=4000): a22r117(2000) a23r116(2000)
      Forming thread by copy 7:a19r142-a21r143 (freq=125):
        Result (freq=4000): a19r142(2000) a21r143(2000)
      Forming thread by copy 9:a17r136-a18r134 (freq=125):
        Result (freq=4000): a17r136(2000) a18r134(2000)
      Forming thread by copy 0:a3r130-a4r129 (freq=31):
        Result (freq=1000): a3r130(500) a4r129(500)
      Forming thread by copy 1:a9r124-a10r123 (freq=31):
        Result (freq=1000): a9r124(500) a10r123(500)
      Pushing a12(r121,l0)(cost 0)
      Pushing a11(r147,l0)(cost 0)
      Pushing a10(r123,l0)(cost 0)
      Pushing a9(r124,l0)(cost 0)
      Pushing a6(r127,l0)(cost 0)
      Pushing a5(r151,l0)(cost 0)
      Pushing a4(r129,l0)(cost 0)
      Pushing a3(r130,l0)(cost 0)
      Pushing a28(r162,l0)(cost 0)
      Pushing a16(r137,l0)(cost 0)
      Pushing a14(r119,l0)(cost 0)
      Pushing a13(r145,l0)(cost 0)
      Pushing a8(r125,l0)(cost 0)
      Pushing a7(r149,l0)(cost 0)
      Pushing a25(r114,l0)(cost 0)
        Making a15(r113,l0) colorable
      Pushing a24(r115,l0)(cost 0)
      Pushing a23(r116,l0)(cost 0)
      Pushing a22(r117,l0)(cost 0)
      Pushing a21(r143,l0)(cost 0)
      Pushing a19(r142,l0)(cost 0)
      Forming thread by copy 2:a0r139-a28r162 (freq=1000):
        Result (freq=9000): a0r139(7000) a28r162(2000)
        Making a0(r139,l0) colorable
      Pushing a18(r134,l0)(cost 0)
      Pushing a17(r136,l0)(cost 0)
      Pushing a2(r118,l0)(cost 0)
      Pushing a1(r153,l0)(cost 0)
      Pushing a26(r140,l0)(cost 0)
      Pushing a20(r141,l0)(cost 0)
      Pushing a27(r163,l0)(cost 0)
      Pushing a0(r139,l0)(cost 70000)
      Pushing a15(r113,l0)(cost 112000)
      Popping a15(r113,l0)  -- assign reg 0
      Popping a0(r139,l0)  -- assign reg 4
      Popping a27(r163,l0)  -- assign reg 1
      Popping a20(r141,l0)  -- assign reg 1
      Popping a26(r140,l0)  -- assign reg 1
      Popping a1(r153,l0)  -- assign reg 3
      Popping a2(r118,l0)  -- assign reg 3
      Popping a17(r136,l0)  -- assign reg 1
      Popping a18(r134,l0)  -- assign reg 3
      Popping a19(r142,l0)  -- assign reg 1
      Popping a21(r143,l0)  -- assign reg 2
      Popping a22(r117,l0)  -- assign reg 3
      Popping a23(r116,l0)  -- assign reg 3
      Popping a24(r115,l0)  -- assign reg 3
      Popping a25(r114,l0)  -- assign reg 3
      Popping a7(r149,l0)  -- assign reg 2
      Popping a8(r125,l0)  -- assign reg 1
      Popping a13(r145,l0)  -- assign reg 2
      Popping a14(r119,l0)  -- assign reg 1
      Popping a16(r137,l0)  -- assign reg 3
      Popping a28(r162,l0)  -- assign reg 0
      Popping a3(r130,l0)  -- assign reg 2
      Popping a4(r129,l0)  -- assign reg 2
      Popping a5(r151,l0)  -- assign reg 2
      Popping a6(r127,l0)  -- assign reg 1
      Popping a9(r124,l0)  -- assign reg 2
      Popping a10(r123,l0)  -- assign reg 2
      Popping a11(r147,l0)  -- assign reg 2
      Popping a12(r121,l0)  -- assign reg 1
Disposition:
   15:r113 l0     0   25:r114 l0     3   24:r115 l0     3   23:r116 l0     3
   22:r117 l0     3    2:r118 l0     3   14:r119 l0     1   12:r121 l0     1
   10:r123 l0     2    9:r124 l0     2    8:r125 l0     1    6:r127 l0     1
    4:r129 l0     2    3:r130 l0     2   18:r134 l0     3   17:r136 l0     1
   16:r137 l0     3    0:r139 l0     4   26:r140 l0     1   20:r141 l0     1
   19:r142 l0     1   21:r143 l0     2   13:r145 l0     2   11:r147 l0     2
    7:r149 l0     2    5:r151 l0     2    1:r153 l0     3   28:r162 l0     0
   27:r163 l0     1
New iteration of spill/restore move
+++Costs: overall -58000, reg -58000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_OnePulseN_Stop_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,2u} r2={3d,1u} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={6d,6u} r101={1d} r102={1d,8u} r103={1d,7u} r104={1d} r105={1d} r106={1d} r113={1d,10u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,8u} r119={1d,1u} r121={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r127={1d,1u} r129={1d,1u} r130={1d,1u} r134={1d,1u} r136={1d,1u} r137={1d,1u} r139={1d,6u} r140={1d,2u} r141={1d,1u,1e} r142={1d,1u} r143={1d,1u} r145={1d,1u} r147={1d,1u} r149={1d,1u} r151={1d,1u} r153={1d,4u} r162={1d,1u} r163={1d,2u} 
;;    total ref usage 245{144d,100u,1e} in 89{88 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 7 4 2 NOTE_INSN_DELETED)
(note 4 3 128 2 NOTE_INSN_FUNCTION_BEG)
(note 128 4 39 2 NOTE_INSN_DELETED)
(note 39 128 59 2 NOTE_INSN_DELETED)
(note 59 39 9 2 NOTE_INSN_DELETED)
(debug_insn 9 59 129 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1840:3 -1
     (nil))
(insn 129 9 2 2 (set (reg:SI 162)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1839:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 129 130 2 (set (reg/v/f:SI 139 [ htim ])
        (reg:SI 162)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1839:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 162)
        (nil)))
(insn 130 2 18 2 (set (reg:SI 163)
        (reg:SI 1 r1 [ OutputChannel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1839:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ OutputChannel ])
        (nil)))
(insn 18 130 127 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 139 [ htim ]) [3 htim_24(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1846:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 127 18 15 2 (parallel [
            (set (reg:CC 100 cc)
                (compare:CC (reg:SI 163)
                    (const_int 0 [0])))
            (set (reg/v:SI 140 [ OutputChannel ])
                (reg:SI 163))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1840:77 260 {*movsi_compare0}
     (expr_list:REG_DEAD (reg:SI 163)
        (nil)))
(debug_insn 15 127 16 2 (var_location:SI input_channel (if_then_else:SI (eq (reg:CC 100 cc)
            (const_int 0 [0]))
        (const_int 4 [0x4])
        (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1840:12 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1843:3 -1
     (nil))
(debug_insn 17 16 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1846:3 -1
     (nil))
(insn 19 17 136 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1846:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 136 19 36 2 (var_location:SI D#35 (reg/v:SI 140 [ OutputChannel ])) -1
     (nil))
(insn 36 136 20 2 (set (reg:SI 141)
        (and:SI (reg/v:SI 140 [ OutputChannel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 140 [ OutputChannel ])
        (nil)))
(insn 20 36 21 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1846:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 21 20 22 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1846:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 22 21 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1849:3 -1
     (nil))
(insn 23 22 37 2 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1849:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 23 24 2 (set (reg:SI 143)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 24 37 25 2 (set (reg:SI 117 [ _5 ])
        (and:SI (reg:SI 116 [ _4 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1849:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 25 24 26 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1849:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(debug_insn 26 25 27 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1852:3 -1
     (nil))
(debug_insn 27 26 28 2 (var_location:SI TIMx (reg/f:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1852:3 -1
     (nil))
(debug_insn 28 27 29 2 (var_location:SI Channel (debug_expr:SI D#35)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1852:3 -1
     (nil))
(debug_insn 29 28 30 2 (var_location:SI ChannelNState (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1852:3 -1
     (nil))
(debug_insn 30 29 31 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 31 30 32 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 32 31 33 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(debug_insn 33 32 34 2 (var_location:SI tmp (ashift:SI (const_int 4 [0x4])
        (and:SI (debug_expr:SI D#35)
            (const_int 31 [0x1f])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 34 33 35 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 35 34 38 2 (set (reg:SI 134 [ _36 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 35 40 2 (set (reg:SI 142 [ tmp ])
        (ashift:SI (reg:SI 143)
            (reg:SI 141))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_DEAD (reg:SI 141)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 141))
                (nil)))))
(insn 40 38 41 2 (set (reg:SI 136 [ _38 ])
        (and:SI (not:SI (reg:SI 142 [ tmp ]))
            (reg:SI 134 [ _36 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 142 [ tmp ])
        (expr_list:REG_DEAD (reg:SI 134 [ _36 ])
            (nil))))
(insn 41 40 42 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 136 [ _38 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136 [ _38 ])
        (nil)))
(debug_insn 42 41 43 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 43 42 44 2 (set (reg:SI 137 [ _39 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 43 45 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 137 [ _39 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137 [ _39 ])
        (nil)))
(debug_insn 45 44 46 2 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1852:3 -1
     (nil))
(debug_insn 46 45 47 2 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1852:3 -1
     (nil))
(debug_insn 47 46 48 2 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1852:3 -1
     (nil))
(debug_insn 48 47 49 2 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1852:3 -1
     (nil))
(debug_insn 49 48 50 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1853:3 -1
     (nil))
(insn 50 49 51 2 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1853:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 51 50 52 2 (set (reg:SI 1 r1)
        (if_then_else:SI (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 4 [0x4])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1853:3 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 52 51 53 2 (set (reg:SI 0 r0)
        (reg/f:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1853:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(call_insn 53 52 54 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1853:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 54 53 55 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 -1
     (nil))
(debug_insn 55 54 56 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 -1
     (nil))
(insn 56 55 58 2 (set (reg/f:SI 118 [ _6 ])
        (mem/f:SI (reg/v/f:SI 139 [ htim ]) [3 htim_24(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 56 57 2 (set (reg:SI 145)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 57 58 60 2 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 57 61 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 119 [ _7 ])
                        (reg:SI 145))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
            (nil))))
(jump_insn 61 60 62 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 74)
(note 62 61 66 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 66 62 63 3 NOTE_INSN_DELETED)
(debug_insn 63 66 64 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 -1
     (nil))
(insn 64 63 65 3 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 64 67 3 (set (reg:SI 147)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 67 65 68 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 121 [ _9 ])
                        (reg:SI 147))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
            (nil))))
(jump_insn 68 67 69 3 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 74)
(note 69 68 70 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 70 69 71 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 -1
     (nil))
(insn 71 70 72 4 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 68 [0x44])) [1 _6->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 4 (set (reg:SI 124 [ _12 ])
        (and:SI (reg:SI 123 [ _11 ])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(insn 73 72 74 4 (set (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 68 [0x44])) [1 _6->BDTR+0 S4 A32])
        (reg:SI 124 [ _12 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (nil)))
(code_label 74 73 75 5 458 (nil) [2 uses])
(note 75 74 81 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 81 75 76 5 NOTE_INSN_DELETED)
(debug_insn 76 81 77 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 -1
     (nil))
(debug_insn 77 76 78 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 -1
     (nil))
(debug_insn 78 77 79 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 -1
     (nil))
(insn 79 78 80 5 (set (reg:SI 125 [ _13 ])
        (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 79 82 5 (set (reg:SI 149)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4369 [0x1111])
        (nil)))
(insn 82 80 83 5 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 125 [ _13 ])
                        (reg:SI 149))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
            (nil))))
(jump_insn 83 82 84 5 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 96)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 96)
(note 84 83 88 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 88 84 85 6 NOTE_INSN_DELETED)
(debug_insn 85 88 86 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 -1
     (nil))
(insn 86 85 87 6 (set (reg:SI 127 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 87 86 89 6 (set (reg:SI 151)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17476 [0x4444])
        (nil)))
(insn 89 87 90 6 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 127 [ _15 ])
                        (reg:SI 151))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
            (nil))))
(jump_insn 90 89 91 6 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 96)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 96)
(note 91 90 92 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 92 91 93 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 -1
     (nil))
(insn 93 92 94 7 (set (reg:SI 129 [ _17 ])
        (mem/v:SI (reg/f:SI 118 [ _6 ]) [1 _6->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 94 93 95 7 (set (reg:SI 130 [ _18 ])
        (and:SI (reg:SI 129 [ _17 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
        (nil)))
(insn 95 94 96 7 (set (mem/v:SI (reg/f:SI 118 [ _6 ]) [1 _6->CR1+0 S4 A32])
        (reg:SI 130 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
        (expr_list:REG_DEAD (reg/f:SI 118 [ _6 ])
            (nil))))
(code_label 96 95 97 8 459 (nil) [2 uses])
(note 97 96 98 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 98 97 99 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 -1
     (nil))
(debug_insn 99 98 100 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1862:3 -1
     (nil))
(insn 100 99 102 8 (set (reg:SI 153)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1862:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 102 100 103 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 139 [ htim ])
                (const_int 62 [0x3e])) [0 htim_24(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 153) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1862:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 103 102 120 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1863:3 -1
     (nil))
(insn 120 103 106 8 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1869:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 106 120 107 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 139 [ htim ])
                (const_int 63 [0x3f])) [0 htim_24(D)->ChannelState[1]+0 S1 A8])
        (subreg:QI (reg:SI 153) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1863:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 107 106 110 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1864:3 -1
     (nil))
(insn 110 107 111 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 139 [ htim ])
                (const_int 68 [0x44])) [0 htim_24(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 153) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1864:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 111 110 114 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1865:3 -1
     (nil))
(insn 114 111 115 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 139 [ htim ])
                (const_int 69 [0x45])) [0 htim_24(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 153) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1865:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg/v/f:SI 139 [ htim ])
            (nil))))
(debug_insn 115 114 121 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1868:3 -1
     (nil))
(insn 121 115 135 8 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1869:1 -1
     (nil))
(note 135 121 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_ConfigCommutEvent (HAL_TIMEx_ConfigCommutEvent, funcdef_no=355, decl_uid=9517, cgraph_uid=359, symbol_order=358)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10
;; 2 succs { 9 3 }
;; 3 succs { 7 4 }
;; 4 succs { 7 5 }
;; 5 succs { 7 6 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 10 }
;; 9 succs { 10 }
;; 10 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 142 uninteresting
Reg 131: def dominates all uses has unique first use
Reg 143: local to bb 2 def dominates all uses has unique first use
Reg 134: local to bb 2 def dominates all uses has unique first use
Reg 144: local to bb 2 def dominates all uses has unique first use
Reg 132: def dominates all uses has unique first use
Reg 133: def dominates all uses has unique first use
Reg 135 uninteresting
Reg 137 uninteresting
Reg 115 uninteresting
Reg 117 uninteresting
Reg 118 uninteresting
Reg 119: local to bb 8 def dominates all uses has unique first use
Reg 139: local to bb 8 def dominates all uses has unique first use
Reg 120 uninteresting
Reg 121 uninteresting
Reg 122 uninteresting
Reg 123 uninteresting
Reg 124 uninteresting
Reg 125: local to bb 8 def dominates all uses has unique first use
Reg 126 uninteresting
Reg 127 uninteresting
Reg 128 uninteresting
Found def insn 53 for 119 to be not moveable
Found def insn 65 for 125 to be not moveable
Reg 131 not local to one basic block
Reg 132 not local to one basic block
Reg 133 not local to one basic block
Found def insn 14 for 134 to be not moveable
Ignoring reg 139 with equiv init insn
Found def insn 105 for 143 to be not moveable
Found def insn 106 for 144 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10
;; 2 succs { 9 3 }
;; 3 succs { 7 4 }
;; 4 succs { 7 5 }
;; 5 succs { 7 6 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 10 }
;; 9 succs { 10 }
;; 10 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 135: (insn_list:REG_DEP_TRUE 19 (nil))
init_insns for 137: (insn_list:REG_DEP_TRUE 31 (nil))
init_insns for 139: (insn_list:REG_DEP_TRUE 74 (nil))

Pass 1 for finding pseudo/allocno costs

    r144: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r143: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r142: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r130,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a1(r131,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:69390,69390 VFP_LO_REGS:69390,69390 ALL_REGS:69390,69390 MEM:46260,46260
  a2(r139,l0) costs: GENERAL_REGS:0,0 MEM:26250,26250
  a3(r114,l0) costs: LO_REGS:0,0 HI_REGS:1752,1752 CALLER_SAVE_REGS:1752,1752 EVEN_REG:1752,1752 GENERAL_REGS:1752,1752 VFP_D0_D7_REGS:196590,196590 VFP_LO_REGS:196590,196590 ALL_REGS:196590,196590 MEM:131060,131060
  a4(r128,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a5(r127,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a6(r126,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a7(r125,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a8(r124,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a9(r133,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:28125,28125 VFP_LO_REGS:28125,28125 ALL_REGS:28125,28125 MEM:18750,18750
  a10(r123,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a11(r122,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a12(r121,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a13(r120,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a14(r119,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a15(r118,l0) costs: LO_REGS:0,0 HI_REGS:1740,1740 CALLER_SAVE_REGS:1740,1740 EVEN_REG:1740,1740 GENERAL_REGS:1740,1740 VFP_D0_D7_REGS:26100,26100 VFP_LO_REGS:26100,26100 ALL_REGS:26100,26100 MEM:17400,17400
  a16(r132,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:41175,41175 VFP_LO_REGS:41175,41175 ALL_REGS:41175,41175 MEM:27450,27450
  a17(r117,l0) costs: LO_REGS:0,0 HI_REGS:1740,1740 CALLER_SAVE_REGS:1740,1740 EVEN_REG:1740,1740 GENERAL_REGS:1740,1740 VFP_D0_D7_REGS:26100,26100 VFP_LO_REGS:26100,26100 ALL_REGS:26100,26100 MEM:17400,17400
  a18(r116,l0) costs: LO_REGS:0,0 HI_REGS:1740,1740 CALLER_SAVE_REGS:1740,1740 EVEN_REG:1740,1740 GENERAL_REGS:1740,1740 VFP_D0_D7_REGS:52200,52200 VFP_LO_REGS:52200,52200 ALL_REGS:52200,52200 MEM:34800,34800
  a19(r115,l0) costs: LO_REGS:0,0 HI_REGS:1740,1740 CALLER_SAVE_REGS:1740,1740 EVEN_REG:1740,1740 GENERAL_REGS:1740,1740 VFP_D0_D7_REGS:26100,26100 VFP_LO_REGS:26100,26100 ALL_REGS:26100,26100 MEM:17400,17400
  a20(r137,l0) costs: LO_REGS:0,0 HI_REGS:46,46 CALLER_SAVE_REGS:46,46 EVEN_REG:46,46 GENERAL_REGS:46,46 VFP_D0_D7_REGS:690,690 VFP_LO_REGS:690,690 ALL_REGS:690,690 MEM:460,460
  a21(r129,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15345,15345 VFP_LO_REGS:15345,15345 ALL_REGS:15345,15345 MEM:10230,10230
  a22(r135,l0) costs: GENERAL_REGS:0,0 MEM:17500,17500
  a23(r134,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a24(r144,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a25(r143,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a26(r142,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 86(l0): point = 0
   Insn 85(l0): point = 2
   Insn 7(l0): point = 5
   Insn 109(l0): point = 8
   Insn 76(l0): point = 10
   Insn 71(l0): point = 12
   Insn 70(l0): point = 14
   Insn 69(l0): point = 16
   Insn 67(l0): point = 18
   Insn 66(l0): point = 20
   Insn 6(l0): point = 22
   Insn 65(l0): point = 24
   Insn 63(l0): point = 26
   Insn 62(l0): point = 28
   Insn 61(l0): point = 30
   Insn 59(l0): point = 32
   Insn 58(l0): point = 34
   Insn 57(l0): point = 36
   Insn 55(l0): point = 38
   Insn 54(l0): point = 40
   Insn 74(l0): point = 42
   Insn 53(l0): point = 44
   Insn 49(l0): point = 47
   Insn 48(l0): point = 49
   Insn 47(l0): point = 51
   Insn 45(l0): point = 53
   Insn 112(l0): point = 55
   Insn 111(l0): point = 57
   Insn 42(l0): point = 59
   Insn 41(l0): point = 61
   Insn 107(l0): point = 64
   Insn 35(l0): point = 66
   Insn 33(l0): point = 69
   Insn 32(l0): point = 71
   Insn 31(l0): point = 73
   Insn 29(l0): point = 76
   Insn 28(l0): point = 78
   Insn 26(l0): point = 81
   Insn 25(l0): point = 83
   Insn 21(l0): point = 85
   Insn 19(l0): point = 87
   Insn 16(l0): point = 90
   Insn 15(l0): point = 92
   Insn 4(l0): point = 94
   Insn 3(l0): point = 96
   Insn 106(l0): point = 98
   Insn 14(l0): point = 100
   Insn 105(l0): point = 102
   Insn 2(l0): point = 104
   Insn 104(l0): point = 106
 a0(r130): [8..22] [3..5]
 a1(r131): [11..104]
 a2(r139): [11..42]
 a3(r114): [64..66] [13..61]
 a4(r128): [13..14]
 a5(r127): [15..16]
 a6(r126): [19..20]
 a7(r125): [21..24]
 a8(r124): [27..28]
 a9(r133): [29..94]
 a10(r123): [29..30]
 a11(r122): [33..34]
 a12(r121): [35..36]
 a13(r120): [39..40]
 a14(r119): [41..44]
 a15(r118): [48..49]
 a16(r132): [69..96] [50..63]
 a17(r117): [50..51]
 a18(r116): [54..57]
 a19(r115): [58..59]
 a20(r137): [72..73]
 a21(r129): [72..83]
 a22(r135): [86..87]
 a23(r134): [93..100]
 a24(r144): [95..98]
 a25(r143): [97..102]
 a26(r142): [105..106]
Compressing live ranges: from 109 to 44 - 40%
Ranges after the compression:
 a0(r130): [0..9]
 a1(r131): [2..41]
 a2(r139): [2..21]
 a3(r114): [2..31]
 a4(r128): [2..3]
 a5(r127): [4..5]
 a6(r126): [6..7]
 a7(r125): [8..9]
 a8(r124): [10..11]
 a9(r133): [12..37]
 a10(r123): [12..13]
 a11(r122): [14..15]
 a12(r121): [16..17]
 a13(r120): [18..19]
 a14(r119): [20..21]
 a15(r118): [22..23]
 a16(r132): [32..39] [24..29]
 a17(r117): [24..25]
 a18(r116): [26..27]
 a19(r115): [28..29]
 a20(r137): [32..33]
 a21(r129): [32..33]
 a22(r135): [34..35]
 a23(r134): [36..41]
 a24(r144): [38..41]
 a25(r143): [40..41]
 a26(r142): [42..43]
+++Allocating 208 bytes for conflict table (uncompressed size 216)
;; a0(r130,l0) conflicts: a4(r128,l0) a2(r139,l0) a3(r114,l0) a1(r131,l0) a5(r127,l0) a6(r126,l0) a7(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r131,l0) conflicts: a0(r130,l0) a4(r128,l0) a2(r139,l0) a3(r114,l0) a5(r127,l0) a6(r126,l0) a7(r125,l0) a8(r124,l0) a10(r123,l0) a9(r133,l0) a11(r122,l0) a12(r121,l0) a13(r120,l0) a14(r119,l0) a15(r118,l0) a17(r117,l0) a16(r132,l0) a18(r116,l0) a19(r115,l0) a20(r137,l0) a21(r129,l0) a22(r135,l0) a23(r134,l0) a24(r144,l0) a25(r143,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a2(r139,l0) conflicts: a0(r130,l0) a4(r128,l0) a3(r114,l0) a1(r131,l0) a5(r127,l0) a6(r126,l0) a7(r125,l0) a8(r124,l0) a10(r123,l0) a9(r133,l0) a11(r122,l0) a12(r121,l0) a13(r120,l0) a14(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r114,l0) conflicts: a0(r130,l0) a4(r128,l0) a2(r139,l0) a1(r131,l0) a5(r127,l0) a6(r126,l0) a7(r125,l0) a8(r124,l0) a10(r123,l0) a9(r133,l0) a11(r122,l0) a12(r121,l0) a13(r120,l0) a14(r119,l0) a15(r118,l0) a17(r117,l0) a16(r132,l0) a18(r116,l0) a19(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r128,l0) conflicts: a0(r130,l0) a2(r139,l0) a3(r114,l0) a1(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r127,l0) conflicts: a0(r130,l0) a2(r139,l0) a3(r114,l0) a1(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r126,l0) conflicts: a0(r130,l0) a2(r139,l0) a3(r114,l0) a1(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r125,l0) conflicts: a0(r130,l0) a2(r139,l0) a3(r114,l0) a1(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r124,l0) conflicts: a2(r139,l0) a3(r114,l0) a1(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r133,l0) conflicts: a2(r139,l0) a3(r114,l0) a1(r131,l0) a10(r123,l0) a11(r122,l0) a12(r121,l0) a13(r120,l0) a14(r119,l0) a15(r118,l0) a17(r117,l0) a16(r132,l0) a18(r116,l0) a19(r115,l0) a20(r137,l0) a21(r129,l0) a22(r135,l0) a23(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r123,l0) conflicts: a2(r139,l0) a3(r114,l0) a1(r131,l0) a9(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r122,l0) conflicts: a2(r139,l0) a3(r114,l0) a1(r131,l0) a9(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r121,l0) conflicts: a2(r139,l0) a3(r114,l0) a1(r131,l0) a9(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r120,l0) conflicts: a2(r139,l0) a3(r114,l0) a1(r131,l0) a9(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r119,l0) conflicts: a2(r139,l0) a3(r114,l0) a1(r131,l0) a9(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r118,l0) conflicts: a3(r114,l0) a1(r131,l0) a9(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r132,l0) conflicts: a3(r114,l0) a1(r131,l0) a9(r133,l0) a17(r117,l0) a18(r116,l0) a19(r115,l0) a20(r137,l0) a21(r129,l0) a22(r135,l0) a23(r134,l0) a24(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r117,l0) conflicts: a3(r114,l0) a1(r131,l0) a9(r133,l0) a16(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r116,l0) conflicts: a3(r114,l0) a1(r131,l0) a9(r133,l0) a16(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r115,l0) conflicts: a3(r114,l0) a1(r131,l0) a9(r133,l0) a16(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r137,l0) conflicts: a1(r131,l0) a9(r133,l0) a16(r132,l0) a21(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r129,l0) conflicts: a1(r131,l0) a9(r133,l0) a16(r132,l0) a20(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r135,l0) conflicts: a1(r131,l0) a9(r133,l0) a16(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r134,l0) conflicts: a1(r131,l0) a9(r133,l0) a16(r132,l0) a24(r144,l0) a25(r143,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2

;; a24(r144,l0) conflicts: a1(r131,l0) a16(r132,l0) a23(r134,l0) a25(r143,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r143,l0) conflicts: a1(r131,l0) a23(r134,l0) a24(r144,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2

;; a26(r142,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a13(r120)<->a14(r119)@109:shuffle
  cp1:a11(r122)<->a12(r121)@109:shuffle
  cp2:a8(r124)<->a10(r123)@109:shuffle
  cp3:a8(r124)<->a9(r133)@109:shuffle
  cp4:a6(r126)<->a7(r125)@109:shuffle
  cp5:a4(r128)<->a5(r127)@109:shuffle
  cp6:a18(r116)<->a19(r115)@108:shuffle
  cp7:a15(r118)<->a17(r117)@108:shuffle
  cp8:a15(r118)<->a16(r132)@108:shuffle
  cp9:a1(r131)<->a26(r142)@1000:move
  cp10:a16(r132)<->a25(r143)@1000:move
  cp11:a9(r133)<->a24(r144)@1000:move
  pref0:a0(r130)<-hr0@2000
  pref1:a26(r142)<-hr0@2000
  pref2:a25(r143)<-hr1@2000
  pref3:a24(r144)<-hr2@2000
  regions=1, blocks=11, points=44
    allocnos=27 (big 0), copies=12, conflicts=0, ranges=28

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 10 9 8 7 6 5 4 3 2
    all: 0r130 1r131 2r139 3r114 4r128 5r127 6r126 7r125 8r124 9r133 10r123 11r122 12r121 13r120 14r119 15r118 16r132 17r117 18r116 19r115 20r137 21r129 22r135 23r134 24r144 25r143 26r142
    modified regnos: 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 137 139 142 143 144
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@1219400
          2:( 0-1 3-12 14)@156000
            3:( 0 3-12 14)@208520
      Allocno a0r130 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r131 of GENERAL_REGS(14) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15-106)
      Allocno a2r139 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r135 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r134 of GENERAL_REGS(14) has 13 avail. regs  0-1 3-12 14, node:  0-1 3-12 14 (confl regs =  2 13 15-106)
      Allocno a24r144 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a25r143 of ALL_REGS(46) has 13 avail. regs  0-1 3-12 14, node:  0-1 3-12 14 (confl regs =  2 13 15 48-106)
      Allocno a26r142 of ALL_REGS(46) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15 48-106)
      Forming thread by copy 10:a16r132-a25r143 (freq=1000):
        Result (freq=5620): a16r132(3620) a25r143(2000)
      Forming thread by copy 0:a13r120-a14r119 (freq=109):
        Result (freq=3500): a13r120(1750) a14r119(1750)
      Forming thread by copy 1:a11r122-a12r121 (freq=109):
        Result (freq=3500): a11r122(1750) a12r121(1750)
      Forming thread by copy 2:a8r124-a10r123 (freq=109):
        Result (freq=3500): a8r124(1750) a10r123(1750)
      Forming thread by copy 4:a6r126-a7r125 (freq=109):
        Result (freq=3500): a6r126(1750) a7r125(1750)
      Forming thread by copy 5:a4r128-a5r127 (freq=109):
        Result (freq=3500): a4r128(1750) a5r127(1750)
      Forming thread by copy 6:a18r116-a19r115 (freq=108):
        Result (freq=5220): a18r116(3480) a19r115(1740)
      Forming thread by copy 7:a15r118-a17r117 (freq=108):
        Result (freq=3480): a15r118(1740) a17r117(1740)
      Pushing a20(r137,l0)(cost 0)
      Pushing a21(r129,l0)(cost 0)
      Pushing a22(r135,l0)(cost 0)
      Pushing a26(r142,l0)(cost 0)
      Pushing a24(r144,l0)(cost 0)
      Pushing a23(r134,l0)(cost 0)
      Forming thread by copy 11:a9r133-a24r144 (freq=1000):
        Result (freq=3875): a9r133(1875) a24r144(2000)
        Making a9(r133,l0) colorable
      Pushing a0(r130,l0)(cost 0)
        Making a2(r139,l0) colorable
      Pushing a2(r139,l0)(cost 26250)
      Pushing a17(r117,l0)(cost 0)
      Pushing a15(r118,l0)(cost 0)
      Pushing a14(r119,l0)(cost 0)
      Pushing a13(r120,l0)(cost 0)
        Making a3(r114,l0) colorable
      Pushing a12(r121,l0)(cost 0)
      Pushing a11(r122,l0)(cost 0)
      Pushing a10(r123,l0)(cost 0)
      Forming thread by copy 9:a1r131-a26r142 (freq=1000):
        Result (freq=6626): a1r131(4626) a26r142(2000)
        Making a1(r131,l0) colorable
      Pushing a8(r124,l0)(cost 0)
      Pushing a7(r125,l0)(cost 0)
      Pushing a6(r126,l0)(cost 0)
      Pushing a5(r127,l0)(cost 0)
      Pushing a4(r128,l0)(cost 0)
      Pushing a9(r133,l0)(cost 18750)
      Pushing a19(r115,l0)(cost 0)
      Pushing a18(r116,l0)(cost 0)
      Pushing a25(r143,l0)(cost 0)
      Pushing a16(r132,l0)(cost 0)
      Pushing a1(r131,l0)(cost 46260)
      Pushing a3(r114,l0)(cost 131060)
      Popping a3(r114,l0)  -- assign reg 3
      Popping a1(r131,l0)  -- assign reg 12
      Popping a16(r132,l0)  -- assign reg 1
      Popping a25(r143,l0)  -- assign reg 1
      Popping a18(r116,l0)  -- assign reg 0
      Popping a19(r115,l0)  -- assign reg 0
      Popping a9(r133,l0)  -- assign reg 2
      Popping a4(r128,l0)  -- assign reg 2
      Popping a5(r127,l0)  -- assign reg 2
      Popping a6(r126,l0)  -- assign reg 2
      Popping a7(r125,l0)  -- assign reg 2
      Popping a8(r124,l0)  -- assign reg 2
      Popping a10(r123,l0)  -- assign reg 1
      Popping a11(r122,l0)  -- assign reg 1
      Popping a12(r121,l0)  -- assign reg 1
      Popping a13(r120,l0)  -- assign reg 1
      Popping a14(r119,l0)  -- assign reg 1
      Popping a15(r118,l0)  -- assign reg 1
      Popping a17(r117,l0)  -- assign reg 0
      Popping a2(r139,l0)  -- assign reg 14
      Popping a0(r130,l0)  -- assign reg 0
      Popping a23(r134,l0)  -- assign reg 3
      Popping a24(r144,l0)  -- assign reg 2
      Popping a26(r142,l0)  -- assign reg 0
      Popping a22(r135,l0)  -- assign reg 3
      Popping a21(r129,l0)  -- assign reg 3
      Popping a20(r137,l0)  -- assign reg 0
Disposition:
    3:r114 l0     3   19:r115 l0     0   18:r116 l0     0   17:r117 l0     0
   15:r118 l0     1   14:r119 l0     1   13:r120 l0     1   12:r121 l0     1
   11:r122 l0     1   10:r123 l0     1    8:r124 l0     2    7:r125 l0     2
    6:r126 l0     2    5:r127 l0     2    4:r128 l0     2   21:r129 l0     3
    0:r130 l0     0    1:r131 l0    12   16:r132 l0     1    9:r133 l0     2
   23:r134 l0     3   22:r135 l0     3   20:r137 l0     0    2:r139 l0    14
   26:r142 l0     0   25:r143 l0     1   24:r144 l0     2
New iteration of spill/restore move
+++Costs: overall -112000, reg -112000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_ConfigCommutEvent

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,10u} r103={1d,9u} r114={2d,14u} r115={1d,1u} r116={2d,2u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,2u,1e} r130={2d,1u} r131={1d,5u} r132={1d,3u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r137={1d,1u} r139={1d,2u} r142={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 158{60d,97u,1e} in 68{68 regular + 0 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 8 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 5 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1936:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1937:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 -1
     (nil))
(debug_insn 13 12 104 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 -1
     (nil))
(insn 104 13 2 2 (set (reg:SI 142)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1934:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 104 105 2 (set (reg/v/f:SI 131 [ htim ])
        (reg:SI 142)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1934:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142)
        (nil)))
(insn 105 2 14 2 (set (reg:SI 143)
        (reg:SI 1 r1 [ InputTrigger ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1934:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ InputTrigger ])
        (nil)))
(insn 14 105 106 2 (set (reg:SI 134 [ htim_22(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 131 [ htim ])
                    (const_int 60 [0x3c])) [0 htim_22(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 106 14 3 2 (set (reg:SI 144)
        (reg:SI 2 r2 [ CommutationSource ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1934:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ CommutationSource ])
        (nil)))
(insn 3 106 4 2 (set (reg/v:SI 132 [ InputTrigger ])
        (reg:SI 143)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1934:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(insn 4 3 15 2 (set (reg/v:SI 133 [ CommutationSource ])
        (reg:SI 144)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1934:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(insn 15 4 16 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 134 [ htim_22(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ htim_22(D)->Lock ])
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 91)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 91)
(note 17 16 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 24 17 18 3 NOTE_INSN_DELETED)
(debug_insn 18 24 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 -1
     (nil))
(insn 19 18 21 3 (set (reg:SI 135)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 21 19 22 3 (set (mem:QI (plus:SI (reg/v/f:SI 131 [ htim ])
                (const_int 60 [0x3c])) [0 htim_22(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 135) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(debug_insn 22 21 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 -1
     (nil))
(debug_insn 23 22 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1942:3 -1
     (nil))
(insn 25 23 26 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg/v:SI 132 [ InputTrigger ])
                        (const_int -49 [0xffffffffffffffcf]))
                    (const_int 0 [0])))
            (set (reg:SI 129 [ _37 ])
                (and:SI (reg/v:SI 132 [ InputTrigger ])
                    (const_int -49 [0xffffffffffffffcf])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1942:6 91 {*andsi3_compare0}
     (nil))
(jump_insn 26 25 27 3 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1942:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 38)
(note 27 26 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129 [ _37 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1943:71 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1943:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 38)
(note 30 29 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 5 (set (reg:SI 137)
        (const_int 1048640 [0x100040])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1945:71 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1048640 [0x100040])
        (nil)))
(insn 32 31 33 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129 [ _37 ])
            (reg:SI 137))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1945:71 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_DEAD (reg:SI 129 [ _37 ])
            (expr_list:REG_EQUAL (compare:CC (reg:SI 129 [ _37 ])
                    (const_int 1048640 [0x100040]))
                (nil)))))
(jump_insn 33 32 34 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1945:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 38)
(note 34 33 35 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 107 6 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 131 [ htim ]) [3 htim_22(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1969:9 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 107 35 108 6 (set (pc)
        (label_ref 50)) 284 {*arm_jump}
     (nil)
 -> 50)
(barrier 108 107 38)
(code_label 38 108 39 7 465 (nil) [3 uses])
(note 39 38 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 43 39 40 7 NOTE_INSN_DELETED)
(debug_insn 40 43 41 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1969:5 -1
     (nil))
(insn 41 40 42 7 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 131 [ htim ]) [3 htim_22(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1969:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 111 7 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1969:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 111 42 112 7 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -3145729 [0xffffffffffcfffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1969:26 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 112 111 45 7 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 116 [ _4 ])
            (const_int -113 [0xffffffffffffff8f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1969:26 90 {*arm_andsi3_insn}
     (nil))
(insn 45 112 46 7 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1969:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 46 45 47 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1970:5 -1
     (nil))
(insn 47 46 48 7 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1970:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 47 49 7 (set (reg:SI 118 [ _6 ])
        (ior:SI (reg:SI 117 [ _5 ])
            (reg/v:SI 132 [ InputTrigger ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1970:26 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 132 [ InputTrigger ])
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(insn 49 48 50 7 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])
        (reg:SI 118 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1970:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(code_label 50 49 51 8 466 (nil) [1 uses])
(note 51 50 52 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1974:3 -1
     (nil))
(insn 53 52 74 8 (set (reg:SI 119 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1974:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 53 54 8 (set (reg:SI 139)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1985:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 54 74 55 8 (set (reg:SI 120 [ _9 ])
        (ior:SI (reg:SI 119 [ _8 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1974:23 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
        (nil)))
(insn 55 54 56 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])
        (reg:SI 120 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1974:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _9 ])
        (nil)))
(debug_insn 56 55 57 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1976:3 -1
     (nil))
(insn 57 56 58 8 (set (reg:SI 121 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1976:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 8 (set (reg:SI 122 [ _11 ])
        (and:SI (reg:SI 121 [ _10 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1976:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
        (nil)))
(insn 59 58 60 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])
        (reg:SI 122 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1976:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _11 ])
        (nil)))
(debug_insn 60 59 61 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1977:3 -1
     (nil))
(insn 61 60 62 8 (set (reg:SI 123 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1977:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 8 (set (reg:SI 124 [ _13 ])
        (ior:SI (reg:SI 123 [ _12 ])
            (reg/v:SI 133 [ CommutationSource ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1977:23 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 133 [ CommutationSource ])
        (expr_list:REG_DEAD (reg:SI 123 [ _12 ])
            (nil))))
(insn 63 62 64 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])
        (reg:SI 124 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1977:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _13 ])
        (nil)))
(debug_insn 64 63 65 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1980:3 -1
     (nil))
(insn 65 64 6 8 (set (reg:SI 125 [ _14 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_57->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1980:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 65 66 8 (set (reg:SI 130 [ <retval> ])
        (reg:SI 139)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1987:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 66 6 67 8 (set (reg:SI 126 [ _15 ])
        (and:SI (reg:SI 125 [ _14 ])
            (const_int -33 [0xffffffffffffffdf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1980:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _14 ])
        (nil)))
(insn 67 66 68 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_57->DIER+0 S4 A32])
        (reg:SI 126 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1980:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _15 ])
        (nil)))
(debug_insn 68 67 69 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1983:3 -1
     (nil))
(insn 69 68 70 8 (set (reg:SI 127 [ _16 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_57->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1983:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 8 (set (reg:SI 128 [ _17 ])
        (and:SI (reg:SI 127 [ _16 ])
            (const_int -8193 [0xffffffffffffdfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1983:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _16 ])
        (nil)))
(insn 71 70 72 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_57->DIER+0 S4 A32])
        (reg:SI 128 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1983:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _17 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(debug_insn 72 71 73 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1985:3 -1
     (nil))
(debug_insn 73 72 76 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1985:3 -1
     (nil))
(insn 76 73 77 8 (set (mem:QI (plus:SI (reg/v/f:SI 131 [ htim ])
                (const_int 60 [0x3c])) [0 htim_22(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 139) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1985:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_DEAD (reg/v/f:SI 131 [ htim ])
            (nil))))
(debug_insn 77 76 78 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1985:3 -1
     (nil))
(debug_insn 78 77 109 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1987:3 -1
     (nil))
(jump_insn 109 78 110 8 (set (pc)
        (label_ref 79)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1987:10 284 {*arm_jump}
     (nil)
 -> 79)
(barrier 110 109 91)
(code_label 91 110 90 9 467 (nil) [1 uses])
(note 90 91 7 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 7 90 79 9 (set (reg:SI 130 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))
(code_label 79 7 80 10 464 (nil) [1 uses])
(note 80 79 85 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 85 80 86 10 (set (reg/i:SI 0 r0)
        (reg:SI 130 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1988:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ <retval> ])
        (nil)))
(insn 86 85 114 10 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1988:1 -1
     (nil))
(note 114 86 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_ConfigCommutEvent_IT (HAL_TIMEx_ConfigCommutEvent_IT, funcdef_no=356, decl_uid=9521, cgraph_uid=360, symbol_order=359)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10
;; 2 succs { 9 3 }
;; 3 succs { 7 4 }
;; 4 succs { 7 5 }
;; 5 succs { 7 6 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 10 }
;; 9 succs { 10 }
;; 10 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 142 uninteresting
Reg 131: def dominates all uses has unique first use
Reg 143: local to bb 2 def dominates all uses has unique first use
Reg 134: local to bb 2 def dominates all uses has unique first use
Reg 144: local to bb 2 def dominates all uses has unique first use
Reg 132: def dominates all uses has unique first use
Reg 133: def dominates all uses has unique first use
Reg 135 uninteresting
Reg 137 uninteresting
Reg 115 uninteresting
Reg 117 uninteresting
Reg 118 uninteresting
Reg 119: local to bb 8 def dominates all uses has unique first use
Reg 139: local to bb 8 def dominates all uses has unique first use
Reg 120 uninteresting
Reg 121 uninteresting
Reg 122 uninteresting
Reg 123 uninteresting
Reg 124 uninteresting
Reg 125: local to bb 8 def dominates all uses has unique first use
Reg 126 uninteresting
Reg 127 uninteresting
Reg 128 uninteresting
Found def insn 53 for 119 to be not moveable
Found def insn 65 for 125 to be not moveable
Reg 131 not local to one basic block
Reg 132 not local to one basic block
Reg 133 not local to one basic block
Found def insn 14 for 134 to be not moveable
Ignoring reg 139 with equiv init insn
Found def insn 105 for 143 to be not moveable
Found def insn 106 for 144 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10
;; 2 succs { 9 3 }
;; 3 succs { 7 4 }
;; 4 succs { 7 5 }
;; 5 succs { 7 6 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 10 }
;; 9 succs { 10 }
;; 10 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 135: (insn_list:REG_DEP_TRUE 19 (nil))
init_insns for 137: (insn_list:REG_DEP_TRUE 31 (nil))
init_insns for 139: (insn_list:REG_DEP_TRUE 74 (nil))

Pass 1 for finding pseudo/allocno costs

    r144: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r143: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r142: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r130,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a1(r131,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:69390,69390 VFP_LO_REGS:69390,69390 ALL_REGS:69390,69390 MEM:46260,46260
  a2(r139,l0) costs: GENERAL_REGS:0,0 MEM:26250,26250
  a3(r114,l0) costs: LO_REGS:0,0 HI_REGS:1752,1752 CALLER_SAVE_REGS:1752,1752 EVEN_REG:1752,1752 GENERAL_REGS:1752,1752 VFP_D0_D7_REGS:196590,196590 VFP_LO_REGS:196590,196590 ALL_REGS:196590,196590 MEM:131060,131060
  a4(r128,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a5(r127,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a6(r126,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a7(r125,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a8(r124,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a9(r133,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:28125,28125 VFP_LO_REGS:28125,28125 ALL_REGS:28125,28125 MEM:18750,18750
  a10(r123,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a11(r122,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a12(r121,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a13(r120,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a14(r119,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a15(r118,l0) costs: LO_REGS:0,0 HI_REGS:1740,1740 CALLER_SAVE_REGS:1740,1740 EVEN_REG:1740,1740 GENERAL_REGS:1740,1740 VFP_D0_D7_REGS:26100,26100 VFP_LO_REGS:26100,26100 ALL_REGS:26100,26100 MEM:17400,17400
  a16(r132,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:41175,41175 VFP_LO_REGS:41175,41175 ALL_REGS:41175,41175 MEM:27450,27450
  a17(r117,l0) costs: LO_REGS:0,0 HI_REGS:1740,1740 CALLER_SAVE_REGS:1740,1740 EVEN_REG:1740,1740 GENERAL_REGS:1740,1740 VFP_D0_D7_REGS:26100,26100 VFP_LO_REGS:26100,26100 ALL_REGS:26100,26100 MEM:17400,17400
  a18(r116,l0) costs: LO_REGS:0,0 HI_REGS:1740,1740 CALLER_SAVE_REGS:1740,1740 EVEN_REG:1740,1740 GENERAL_REGS:1740,1740 VFP_D0_D7_REGS:52200,52200 VFP_LO_REGS:52200,52200 ALL_REGS:52200,52200 MEM:34800,34800
  a19(r115,l0) costs: LO_REGS:0,0 HI_REGS:1740,1740 CALLER_SAVE_REGS:1740,1740 EVEN_REG:1740,1740 GENERAL_REGS:1740,1740 VFP_D0_D7_REGS:26100,26100 VFP_LO_REGS:26100,26100 ALL_REGS:26100,26100 MEM:17400,17400
  a20(r137,l0) costs: LO_REGS:0,0 HI_REGS:46,46 CALLER_SAVE_REGS:46,46 EVEN_REG:46,46 GENERAL_REGS:46,46 VFP_D0_D7_REGS:690,690 VFP_LO_REGS:690,690 ALL_REGS:690,690 MEM:460,460
  a21(r129,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15345,15345 VFP_LO_REGS:15345,15345 ALL_REGS:15345,15345 MEM:10230,10230
  a22(r135,l0) costs: GENERAL_REGS:0,0 MEM:17500,17500
  a23(r134,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a24(r144,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a25(r143,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a26(r142,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 86(l0): point = 0
   Insn 85(l0): point = 2
   Insn 7(l0): point = 5
   Insn 109(l0): point = 8
   Insn 76(l0): point = 10
   Insn 71(l0): point = 12
   Insn 70(l0): point = 14
   Insn 69(l0): point = 16
   Insn 67(l0): point = 18
   Insn 66(l0): point = 20
   Insn 6(l0): point = 22
   Insn 65(l0): point = 24
   Insn 63(l0): point = 26
   Insn 62(l0): point = 28
   Insn 61(l0): point = 30
   Insn 59(l0): point = 32
   Insn 58(l0): point = 34
   Insn 57(l0): point = 36
   Insn 55(l0): point = 38
   Insn 54(l0): point = 40
   Insn 74(l0): point = 42
   Insn 53(l0): point = 44
   Insn 49(l0): point = 47
   Insn 48(l0): point = 49
   Insn 47(l0): point = 51
   Insn 45(l0): point = 53
   Insn 112(l0): point = 55
   Insn 111(l0): point = 57
   Insn 42(l0): point = 59
   Insn 41(l0): point = 61
   Insn 107(l0): point = 64
   Insn 35(l0): point = 66
   Insn 33(l0): point = 69
   Insn 32(l0): point = 71
   Insn 31(l0): point = 73
   Insn 29(l0): point = 76
   Insn 28(l0): point = 78
   Insn 26(l0): point = 81
   Insn 25(l0): point = 83
   Insn 21(l0): point = 85
   Insn 19(l0): point = 87
   Insn 16(l0): point = 90
   Insn 15(l0): point = 92
   Insn 4(l0): point = 94
   Insn 3(l0): point = 96
   Insn 106(l0): point = 98
   Insn 14(l0): point = 100
   Insn 105(l0): point = 102
   Insn 2(l0): point = 104
   Insn 104(l0): point = 106
 a0(r130): [8..22] [3..5]
 a1(r131): [11..104]
 a2(r139): [11..42]
 a3(r114): [64..66] [13..61]
 a4(r128): [13..14]
 a5(r127): [15..16]
 a6(r126): [19..20]
 a7(r125): [21..24]
 a8(r124): [27..28]
 a9(r133): [29..94]
 a10(r123): [29..30]
 a11(r122): [33..34]
 a12(r121): [35..36]
 a13(r120): [39..40]
 a14(r119): [41..44]
 a15(r118): [48..49]
 a16(r132): [69..96] [50..63]
 a17(r117): [50..51]
 a18(r116): [54..57]
 a19(r115): [58..59]
 a20(r137): [72..73]
 a21(r129): [72..83]
 a22(r135): [86..87]
 a23(r134): [93..100]
 a24(r144): [95..98]
 a25(r143): [97..102]
 a26(r142): [105..106]
Compressing live ranges: from 109 to 44 - 40%
Ranges after the compression:
 a0(r130): [0..9]
 a1(r131): [2..41]
 a2(r139): [2..21]
 a3(r114): [2..31]
 a4(r128): [2..3]
 a5(r127): [4..5]
 a6(r126): [6..7]
 a7(r125): [8..9]
 a8(r124): [10..11]
 a9(r133): [12..37]
 a10(r123): [12..13]
 a11(r122): [14..15]
 a12(r121): [16..17]
 a13(r120): [18..19]
 a14(r119): [20..21]
 a15(r118): [22..23]
 a16(r132): [32..39] [24..29]
 a17(r117): [24..25]
 a18(r116): [26..27]
 a19(r115): [28..29]
 a20(r137): [32..33]
 a21(r129): [32..33]
 a22(r135): [34..35]
 a23(r134): [36..41]
 a24(r144): [38..41]
 a25(r143): [40..41]
 a26(r142): [42..43]
+++Allocating 208 bytes for conflict table (uncompressed size 216)
;; a0(r130,l0) conflicts: a4(r128,l0) a2(r139,l0) a3(r114,l0) a1(r131,l0) a5(r127,l0) a6(r126,l0) a7(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r131,l0) conflicts: a0(r130,l0) a4(r128,l0) a2(r139,l0) a3(r114,l0) a5(r127,l0) a6(r126,l0) a7(r125,l0) a8(r124,l0) a10(r123,l0) a9(r133,l0) a11(r122,l0) a12(r121,l0) a13(r120,l0) a14(r119,l0) a15(r118,l0) a17(r117,l0) a16(r132,l0) a18(r116,l0) a19(r115,l0) a20(r137,l0) a21(r129,l0) a22(r135,l0) a23(r134,l0) a24(r144,l0) a25(r143,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a2(r139,l0) conflicts: a0(r130,l0) a4(r128,l0) a3(r114,l0) a1(r131,l0) a5(r127,l0) a6(r126,l0) a7(r125,l0) a8(r124,l0) a10(r123,l0) a9(r133,l0) a11(r122,l0) a12(r121,l0) a13(r120,l0) a14(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r114,l0) conflicts: a0(r130,l0) a4(r128,l0) a2(r139,l0) a1(r131,l0) a5(r127,l0) a6(r126,l0) a7(r125,l0) a8(r124,l0) a10(r123,l0) a9(r133,l0) a11(r122,l0) a12(r121,l0) a13(r120,l0) a14(r119,l0) a15(r118,l0) a17(r117,l0) a16(r132,l0) a18(r116,l0) a19(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r128,l0) conflicts: a0(r130,l0) a2(r139,l0) a3(r114,l0) a1(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r127,l0) conflicts: a0(r130,l0) a2(r139,l0) a3(r114,l0) a1(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r126,l0) conflicts: a0(r130,l0) a2(r139,l0) a3(r114,l0) a1(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r125,l0) conflicts: a0(r130,l0) a2(r139,l0) a3(r114,l0) a1(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r124,l0) conflicts: a2(r139,l0) a3(r114,l0) a1(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r133,l0) conflicts: a2(r139,l0) a3(r114,l0) a1(r131,l0) a10(r123,l0) a11(r122,l0) a12(r121,l0) a13(r120,l0) a14(r119,l0) a15(r118,l0) a17(r117,l0) a16(r132,l0) a18(r116,l0) a19(r115,l0) a20(r137,l0) a21(r129,l0) a22(r135,l0) a23(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r123,l0) conflicts: a2(r139,l0) a3(r114,l0) a1(r131,l0) a9(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r122,l0) conflicts: a2(r139,l0) a3(r114,l0) a1(r131,l0) a9(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r121,l0) conflicts: a2(r139,l0) a3(r114,l0) a1(r131,l0) a9(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r120,l0) conflicts: a2(r139,l0) a3(r114,l0) a1(r131,l0) a9(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r119,l0) conflicts: a2(r139,l0) a3(r114,l0) a1(r131,l0) a9(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r118,l0) conflicts: a3(r114,l0) a1(r131,l0) a9(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r132,l0) conflicts: a3(r114,l0) a1(r131,l0) a9(r133,l0) a17(r117,l0) a18(r116,l0) a19(r115,l0) a20(r137,l0) a21(r129,l0) a22(r135,l0) a23(r134,l0) a24(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r117,l0) conflicts: a3(r114,l0) a1(r131,l0) a9(r133,l0) a16(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r116,l0) conflicts: a3(r114,l0) a1(r131,l0) a9(r133,l0) a16(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r115,l0) conflicts: a3(r114,l0) a1(r131,l0) a9(r133,l0) a16(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r137,l0) conflicts: a1(r131,l0) a9(r133,l0) a16(r132,l0) a21(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r129,l0) conflicts: a1(r131,l0) a9(r133,l0) a16(r132,l0) a20(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r135,l0) conflicts: a1(r131,l0) a9(r133,l0) a16(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r134,l0) conflicts: a1(r131,l0) a9(r133,l0) a16(r132,l0) a24(r144,l0) a25(r143,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2

;; a24(r144,l0) conflicts: a1(r131,l0) a16(r132,l0) a23(r134,l0) a25(r143,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r143,l0) conflicts: a1(r131,l0) a23(r134,l0) a24(r144,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2

;; a26(r142,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a13(r120)<->a14(r119)@109:shuffle
  cp1:a11(r122)<->a12(r121)@109:shuffle
  cp2:a8(r124)<->a10(r123)@109:shuffle
  cp3:a8(r124)<->a9(r133)@109:shuffle
  cp4:a6(r126)<->a7(r125)@109:shuffle
  cp5:a4(r128)<->a5(r127)@109:shuffle
  cp6:a18(r116)<->a19(r115)@108:shuffle
  cp7:a15(r118)<->a17(r117)@108:shuffle
  cp8:a15(r118)<->a16(r132)@108:shuffle
  cp9:a1(r131)<->a26(r142)@1000:move
  cp10:a16(r132)<->a25(r143)@1000:move
  cp11:a9(r133)<->a24(r144)@1000:move
  pref0:a0(r130)<-hr0@2000
  pref1:a26(r142)<-hr0@2000
  pref2:a25(r143)<-hr1@2000
  pref3:a24(r144)<-hr2@2000
  regions=1, blocks=11, points=44
    allocnos=27 (big 0), copies=12, conflicts=0, ranges=28

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 10 9 8 7 6 5 4 3 2
    all: 0r130 1r131 2r139 3r114 4r128 5r127 6r126 7r125 8r124 9r133 10r123 11r122 12r121 13r120 14r119 15r118 16r132 17r117 18r116 19r115 20r137 21r129 22r135 23r134 24r144 25r143 26r142
    modified regnos: 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 137 139 142 143 144
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@1219400
          2:( 0-1 3-12 14)@156000
            3:( 0 3-12 14)@208520
      Allocno a0r130 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r131 of GENERAL_REGS(14) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15-106)
      Allocno a2r139 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r135 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r134 of GENERAL_REGS(14) has 13 avail. regs  0-1 3-12 14, node:  0-1 3-12 14 (confl regs =  2 13 15-106)
      Allocno a24r144 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a25r143 of ALL_REGS(46) has 13 avail. regs  0-1 3-12 14, node:  0-1 3-12 14 (confl regs =  2 13 15 48-106)
      Allocno a26r142 of ALL_REGS(46) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15 48-106)
      Forming thread by copy 10:a16r132-a25r143 (freq=1000):
        Result (freq=5620): a16r132(3620) a25r143(2000)
      Forming thread by copy 0:a13r120-a14r119 (freq=109):
        Result (freq=3500): a13r120(1750) a14r119(1750)
      Forming thread by copy 1:a11r122-a12r121 (freq=109):
        Result (freq=3500): a11r122(1750) a12r121(1750)
      Forming thread by copy 2:a8r124-a10r123 (freq=109):
        Result (freq=3500): a8r124(1750) a10r123(1750)
      Forming thread by copy 4:a6r126-a7r125 (freq=109):
        Result (freq=3500): a6r126(1750) a7r125(1750)
      Forming thread by copy 5:a4r128-a5r127 (freq=109):
        Result (freq=3500): a4r128(1750) a5r127(1750)
      Forming thread by copy 6:a18r116-a19r115 (freq=108):
        Result (freq=5220): a18r116(3480) a19r115(1740)
      Forming thread by copy 7:a15r118-a17r117 (freq=108):
        Result (freq=3480): a15r118(1740) a17r117(1740)
      Pushing a20(r137,l0)(cost 0)
      Pushing a21(r129,l0)(cost 0)
      Pushing a22(r135,l0)(cost 0)
      Pushing a26(r142,l0)(cost 0)
      Pushing a24(r144,l0)(cost 0)
      Pushing a23(r134,l0)(cost 0)
      Forming thread by copy 11:a9r133-a24r144 (freq=1000):
        Result (freq=3875): a9r133(1875) a24r144(2000)
        Making a9(r133,l0) colorable
      Pushing a0(r130,l0)(cost 0)
        Making a2(r139,l0) colorable
      Pushing a2(r139,l0)(cost 26250)
      Pushing a17(r117,l0)(cost 0)
      Pushing a15(r118,l0)(cost 0)
      Pushing a14(r119,l0)(cost 0)
      Pushing a13(r120,l0)(cost 0)
        Making a3(r114,l0) colorable
      Pushing a12(r121,l0)(cost 0)
      Pushing a11(r122,l0)(cost 0)
      Pushing a10(r123,l0)(cost 0)
      Forming thread by copy 9:a1r131-a26r142 (freq=1000):
        Result (freq=6626): a1r131(4626) a26r142(2000)
        Making a1(r131,l0) colorable
      Pushing a8(r124,l0)(cost 0)
      Pushing a7(r125,l0)(cost 0)
      Pushing a6(r126,l0)(cost 0)
      Pushing a5(r127,l0)(cost 0)
      Pushing a4(r128,l0)(cost 0)
      Pushing a9(r133,l0)(cost 18750)
      Pushing a19(r115,l0)(cost 0)
      Pushing a18(r116,l0)(cost 0)
      Pushing a25(r143,l0)(cost 0)
      Pushing a16(r132,l0)(cost 0)
      Pushing a1(r131,l0)(cost 46260)
      Pushing a3(r114,l0)(cost 131060)
      Popping a3(r114,l0)  -- assign reg 3
      Popping a1(r131,l0)  -- assign reg 12
      Popping a16(r132,l0)  -- assign reg 1
      Popping a25(r143,l0)  -- assign reg 1
      Popping a18(r116,l0)  -- assign reg 0
      Popping a19(r115,l0)  -- assign reg 0
      Popping a9(r133,l0)  -- assign reg 2
      Popping a4(r128,l0)  -- assign reg 2
      Popping a5(r127,l0)  -- assign reg 2
      Popping a6(r126,l0)  -- assign reg 2
      Popping a7(r125,l0)  -- assign reg 2
      Popping a8(r124,l0)  -- assign reg 2
      Popping a10(r123,l0)  -- assign reg 1
      Popping a11(r122,l0)  -- assign reg 1
      Popping a12(r121,l0)  -- assign reg 1
      Popping a13(r120,l0)  -- assign reg 1
      Popping a14(r119,l0)  -- assign reg 1
      Popping a15(r118,l0)  -- assign reg 1
      Popping a17(r117,l0)  -- assign reg 0
      Popping a2(r139,l0)  -- assign reg 14
      Popping a0(r130,l0)  -- assign reg 0
      Popping a23(r134,l0)  -- assign reg 3
      Popping a24(r144,l0)  -- assign reg 2
      Popping a26(r142,l0)  -- assign reg 0
      Popping a22(r135,l0)  -- assign reg 3
      Popping a21(r129,l0)  -- assign reg 3
      Popping a20(r137,l0)  -- assign reg 0
Disposition:
    3:r114 l0     3   19:r115 l0     0   18:r116 l0     0   17:r117 l0     0
   15:r118 l0     1   14:r119 l0     1   13:r120 l0     1   12:r121 l0     1
   11:r122 l0     1   10:r123 l0     1    8:r124 l0     2    7:r125 l0     2
    6:r126 l0     2    5:r127 l0     2    4:r128 l0     2   21:r129 l0     3
    0:r130 l0     0    1:r131 l0    12   16:r132 l0     1    9:r133 l0     2
   23:r134 l0     3   22:r135 l0     3   20:r137 l0     0    2:r139 l0    14
   26:r142 l0     0   25:r143 l0     1   24:r144 l0     2
New iteration of spill/restore move
+++Costs: overall -112000, reg -112000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_ConfigCommutEvent_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,10u} r103={1d,9u} r114={2d,14u} r115={1d,1u} r116={2d,2u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,2u,1e} r130={2d,1u} r131={1d,5u} r132={1d,3u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r137={1d,1u} r139={1d,2u} r142={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 158{60d,97u,1e} in 68{68 regular + 0 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 8 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 5 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2027:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2028:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 -1
     (nil))
(debug_insn 13 12 104 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 -1
     (nil))
(insn 104 13 2 2 (set (reg:SI 142)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2025:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 104 105 2 (set (reg/v/f:SI 131 [ htim ])
        (reg:SI 142)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2025:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142)
        (nil)))
(insn 105 2 14 2 (set (reg:SI 143)
        (reg:SI 1 r1 [ InputTrigger ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2025:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ InputTrigger ])
        (nil)))
(insn 14 105 106 2 (set (reg:SI 134 [ htim_22(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 131 [ htim ])
                    (const_int 60 [0x3c])) [0 htim_22(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 106 14 3 2 (set (reg:SI 144)
        (reg:SI 2 r2 [ CommutationSource ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2025:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ CommutationSource ])
        (nil)))
(insn 3 106 4 2 (set (reg/v:SI 132 [ InputTrigger ])
        (reg:SI 143)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2025:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(insn 4 3 15 2 (set (reg/v:SI 133 [ CommutationSource ])
        (reg:SI 144)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2025:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(insn 15 4 16 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 134 [ htim_22(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ htim_22(D)->Lock ])
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 91)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 91)
(note 17 16 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 24 17 18 3 NOTE_INSN_DELETED)
(debug_insn 18 24 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 -1
     (nil))
(insn 19 18 21 3 (set (reg:SI 135)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 21 19 22 3 (set (mem:QI (plus:SI (reg/v/f:SI 131 [ htim ])
                (const_int 60 [0x3c])) [0 htim_22(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 135) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(debug_insn 22 21 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 -1
     (nil))
(debug_insn 23 22 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2033:3 -1
     (nil))
(insn 25 23 26 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg/v:SI 132 [ InputTrigger ])
                        (const_int -49 [0xffffffffffffffcf]))
                    (const_int 0 [0])))
            (set (reg:SI 129 [ _37 ])
                (and:SI (reg/v:SI 132 [ InputTrigger ])
                    (const_int -49 [0xffffffffffffffcf])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2033:6 91 {*andsi3_compare0}
     (nil))
(jump_insn 26 25 27 3 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2033:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 38)
(note 27 26 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129 [ _37 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2034:71 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2034:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 38)
(note 30 29 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 5 (set (reg:SI 137)
        (const_int 1048640 [0x100040])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2036:71 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1048640 [0x100040])
        (nil)))
(insn 32 31 33 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129 [ _37 ])
            (reg:SI 137))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2036:71 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_DEAD (reg:SI 129 [ _37 ])
            (expr_list:REG_EQUAL (compare:CC (reg:SI 129 [ _37 ])
                    (const_int 1048640 [0x100040]))
                (nil)))))
(jump_insn 33 32 34 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2036:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 38)
(note 34 33 35 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 107 6 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 131 [ htim ]) [3 htim_22(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2060:9 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 107 35 108 6 (set (pc)
        (label_ref 50)) 284 {*arm_jump}
     (nil)
 -> 50)
(barrier 108 107 38)
(code_label 38 108 39 7 483 (nil) [3 uses])
(note 39 38 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 43 39 40 7 NOTE_INSN_DELETED)
(debug_insn 40 43 41 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2060:5 -1
     (nil))
(insn 41 40 42 7 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 131 [ htim ]) [3 htim_22(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2060:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 111 7 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2060:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 111 42 112 7 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -3145729 [0xffffffffffcfffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2060:26 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 112 111 45 7 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 116 [ _4 ])
            (const_int -113 [0xffffffffffffff8f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2060:26 90 {*arm_andsi3_insn}
     (nil))
(insn 45 112 46 7 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2060:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 46 45 47 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2061:5 -1
     (nil))
(insn 47 46 48 7 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2061:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 47 49 7 (set (reg:SI 118 [ _6 ])
        (ior:SI (reg:SI 117 [ _5 ])
            (reg/v:SI 132 [ InputTrigger ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2061:26 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 132 [ InputTrigger ])
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(insn 49 48 50 7 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])
        (reg:SI 118 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2061:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(code_label 50 49 51 8 484 (nil) [1 uses])
(note 51 50 52 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2065:3 -1
     (nil))
(insn 53 52 74 8 (set (reg:SI 119 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2065:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 53 54 8 (set (reg:SI 139)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2076:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 54 74 55 8 (set (reg:SI 120 [ _9 ])
        (ior:SI (reg:SI 119 [ _8 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2065:23 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
        (nil)))
(insn 55 54 56 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])
        (reg:SI 120 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2065:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _9 ])
        (nil)))
(debug_insn 56 55 57 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2067:3 -1
     (nil))
(insn 57 56 58 8 (set (reg:SI 121 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2067:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 8 (set (reg:SI 122 [ _11 ])
        (and:SI (reg:SI 121 [ _10 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2067:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
        (nil)))
(insn 59 58 60 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])
        (reg:SI 122 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2067:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _11 ])
        (nil)))
(debug_insn 60 59 61 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2068:3 -1
     (nil))
(insn 61 60 62 8 (set (reg:SI 123 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2068:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 8 (set (reg:SI 124 [ _13 ])
        (ior:SI (reg:SI 123 [ _12 ])
            (reg/v:SI 133 [ CommutationSource ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2068:23 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 133 [ CommutationSource ])
        (expr_list:REG_DEAD (reg:SI 123 [ _12 ])
            (nil))))
(insn 63 62 64 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])
        (reg:SI 124 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2068:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _13 ])
        (nil)))
(debug_insn 64 63 65 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2071:3 -1
     (nil))
(insn 65 64 6 8 (set (reg:SI 125 [ _14 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_57->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2071:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 65 66 8 (set (reg:SI 130 [ <retval> ])
        (reg:SI 139)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2078:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 66 6 67 8 (set (reg:SI 126 [ _15 ])
        (and:SI (reg:SI 125 [ _14 ])
            (const_int -8193 [0xffffffffffffdfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2071:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _14 ])
        (nil)))
(insn 67 66 68 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_57->DIER+0 S4 A32])
        (reg:SI 126 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2071:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _15 ])
        (nil)))
(debug_insn 68 67 69 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2074:3 -1
     (nil))
(insn 69 68 70 8 (set (reg:SI 127 [ _16 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_57->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2074:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 8 (set (reg:SI 128 [ _17 ])
        (ior:SI (reg:SI 127 [ _16 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2074:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _16 ])
        (nil)))
(insn 71 70 72 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_57->DIER+0 S4 A32])
        (reg:SI 128 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2074:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _17 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(debug_insn 72 71 73 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2076:3 -1
     (nil))
(debug_insn 73 72 76 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2076:3 -1
     (nil))
(insn 76 73 77 8 (set (mem:QI (plus:SI (reg/v/f:SI 131 [ htim ])
                (const_int 60 [0x3c])) [0 htim_22(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 139) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2076:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_DEAD (reg/v/f:SI 131 [ htim ])
            (nil))))
(debug_insn 77 76 78 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2076:3 -1
     (nil))
(debug_insn 78 77 109 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2078:3 -1
     (nil))
(jump_insn 109 78 110 8 (set (pc)
        (label_ref 79)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2078:10 284 {*arm_jump}
     (nil)
 -> 79)
(barrier 110 109 91)
(code_label 91 110 90 9 485 (nil) [1 uses])
(note 90 91 7 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 7 90 79 9 (set (reg:SI 130 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))
(code_label 79 7 80 10 482 (nil) [1 uses])
(note 80 79 85 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 85 80 86 10 (set (reg/i:SI 0 r0)
        (reg:SI 130 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2079:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ <retval> ])
        (nil)))
(insn 86 85 114 10 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2079:1 -1
     (nil))
(note 114 86 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_ConfigCommutEvent_DMA (HAL_TIMEx_ConfigCommutEvent_DMA, funcdef_no=357, decl_uid=9525, cgraph_uid=361, symbol_order=360)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10
;; 2 succs { 9 3 }
;; 3 succs { 7 4 }
;; 4 succs { 7 5 }
;; 5 succs { 7 6 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 10 }
;; 9 succs { 10 }
;; 10 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 146 uninteresting
Reg 132: def dominates all uses has unique first use
Reg 147: local to bb 2 def dominates all uses has unique first use
Reg 135: local to bb 2 def dominates all uses has unique first use
Reg 148: local to bb 2 def dominates all uses has unique first use
Reg 133: def dominates all uses has unique first use
Reg 134: def dominates all uses has unique first use
Reg 136 uninteresting
Reg 138 uninteresting
Reg 115 uninteresting
Reg 117 uninteresting
Reg 118 uninteresting
Reg 119: local to bb 8 def dominates all uses has unique first use
Reg 125: local to bb 8 def dominates all uses has unique first use
Reg 120 uninteresting
Reg 121 uninteresting
Reg 122 uninteresting
Reg 123 uninteresting
Reg 124 uninteresting
Reg 126: local to bb 8 def dominates all uses has unique first use
Reg 140: local to bb 8 def dominates all uses has unique first use
Reg 127: local to bb 8 def dominates all uses has unique first use
Reg 141 uninteresting
Reg 142 uninteresting
Reg 128: local to bb 8 def dominates all uses has unique first use
Reg 143: local to bb 8 def dominates all uses has unique first use
Reg 129 uninteresting
Found def insn 53 for 119 to be not moveable
Found def insn 65 for 125 to be not moveable
Found def insn 75 for 126 to be not moveable
Examining insn 76, def for 127
  all ok
Found def insn 79 for 128 to be not moveable
Reg 132 not local to one basic block
Reg 133 not local to one basic block
Reg 134 not local to one basic block
Found def insn 14 for 135 to be not moveable
Ignoring reg 140 with equiv init insn
Ignoring reg 143 with equiv init insn
Found def insn 115 for 147 to be not moveable
Found def insn 116 for 148 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10
;; 2 succs { 9 3 }
;; 3 succs { 7 4 }
;; 4 succs { 7 5 }
;; 5 succs { 7 6 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 10 }
;; 9 succs { 10 }
;; 10 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 136: (insn_list:REG_DEP_TRUE 19 (nil))
init_insns for 138: (insn_list:REG_DEP_TRUE 31 (nil))
init_insns for 140: (insn_list:REG_DEP_TRUE 66 (nil))
init_insns for 141: (insn_list:REG_DEP_TRUE 69 (nil))
init_insns for 142: (insn_list:REG_DEP_TRUE 72 (nil))
init_insns for 143: (insn_list:REG_DEP_TRUE 84 (nil))

Pass 1 for finding pseudo/allocno costs

    r148: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r147: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r146: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r131,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a1(r132,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:82515,82515 VFP_LO_REGS:82515,82515 ALL_REGS:82515,82515 MEM:55010,55010
  a2(r143,l0) costs: GENERAL_REGS:0,0 MEM:26250,26250
  a3(r114,l0) costs: LO_REGS:0,0 HI_REGS:1752,1752 CALLER_SAVE_REGS:1752,1752 EVEN_REG:1752,1752 GENERAL_REGS:1752,1752 VFP_D0_D7_REGS:196590,196590 VFP_LO_REGS:196590,196590 ALL_REGS:196590,196590 MEM:131060,131060
  a4(r129,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a5(r128,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a6(r127,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a7(r125,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:52500,52500 VFP_LO_REGS:52500,52500 ALL_REGS:52500,52500 MEM:35000,35000
  a8(r142,l0) costs: LO_REGS:0,0 HI_REGS:3500,3500 CALLER_SAVE_REGS:3500,3500 EVEN_REG:3500,3500 GENERAL_REGS:3500,3500 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a9(r141,l0) costs: LO_REGS:0,0 HI_REGS:3500,3500 CALLER_SAVE_REGS:3500,3500 EVEN_REG:3500,3500 GENERAL_REGS:3500,3500 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a10(r140,l0) costs: LO_REGS:0,0 HI_REGS:3500,3500 CALLER_SAVE_REGS:3500,3500 EVEN_REG:3500,3500 GENERAL_REGS:3500,3500 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a11(r126,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a12(r124,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a13(r134,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:28125,28125 VFP_LO_REGS:28125,28125 ALL_REGS:28125,28125 MEM:18750,18750
  a14(r123,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a15(r122,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a16(r121,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a17(r120,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a18(r119,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a19(r118,l0) costs: LO_REGS:0,0 HI_REGS:1740,1740 CALLER_SAVE_REGS:1740,1740 EVEN_REG:1740,1740 GENERAL_REGS:1740,1740 VFP_D0_D7_REGS:26100,26100 VFP_LO_REGS:26100,26100 ALL_REGS:26100,26100 MEM:17400,17400
  a20(r133,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:41175,41175 VFP_LO_REGS:41175,41175 ALL_REGS:41175,41175 MEM:27450,27450
  a21(r117,l0) costs: LO_REGS:0,0 HI_REGS:1740,1740 CALLER_SAVE_REGS:1740,1740 EVEN_REG:1740,1740 GENERAL_REGS:1740,1740 VFP_D0_D7_REGS:26100,26100 VFP_LO_REGS:26100,26100 ALL_REGS:26100,26100 MEM:17400,17400
  a22(r116,l0) costs: LO_REGS:0,0 HI_REGS:1740,1740 CALLER_SAVE_REGS:1740,1740 EVEN_REG:1740,1740 GENERAL_REGS:1740,1740 VFP_D0_D7_REGS:52200,52200 VFP_LO_REGS:52200,52200 ALL_REGS:52200,52200 MEM:34800,34800
  a23(r115,l0) costs: LO_REGS:0,0 HI_REGS:1740,1740 CALLER_SAVE_REGS:1740,1740 EVEN_REG:1740,1740 GENERAL_REGS:1740,1740 VFP_D0_D7_REGS:26100,26100 VFP_LO_REGS:26100,26100 ALL_REGS:26100,26100 MEM:17400,17400
  a24(r138,l0) costs: LO_REGS:0,0 HI_REGS:46,46 CALLER_SAVE_REGS:46,46 EVEN_REG:46,46 GENERAL_REGS:46,46 VFP_D0_D7_REGS:690,690 VFP_LO_REGS:690,690 ALL_REGS:690,690 MEM:460,460
  a25(r130,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15345,15345 VFP_LO_REGS:15345,15345 ALL_REGS:15345,15345 MEM:10230,10230
  a26(r136,l0) costs: GENERAL_REGS:0,0 MEM:17500,17500
  a27(r135,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a28(r148,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a29(r147,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a30(r146,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 96(l0): point = 0
   Insn 95(l0): point = 2
   Insn 7(l0): point = 5
   Insn 119(l0): point = 8
   Insn 86(l0): point = 10
   Insn 6(l0): point = 12
   Insn 81(l0): point = 14
   Insn 80(l0): point = 16
   Insn 84(l0): point = 18
   Insn 79(l0): point = 20
   Insn 77(l0): point = 22
   Insn 73(l0): point = 24
   Insn 72(l0): point = 26
   Insn 70(l0): point = 28
   Insn 69(l0): point = 30
   Insn 67(l0): point = 32
   Insn 76(l0): point = 34
   Insn 66(l0): point = 36
   Insn 75(l0): point = 38
   Insn 63(l0): point = 40
   Insn 62(l0): point = 42
   Insn 61(l0): point = 44
   Insn 59(l0): point = 46
   Insn 58(l0): point = 48
   Insn 57(l0): point = 50
   Insn 55(l0): point = 52
   Insn 54(l0): point = 54
   Insn 65(l0): point = 56
   Insn 53(l0): point = 58
   Insn 49(l0): point = 61
   Insn 48(l0): point = 63
   Insn 47(l0): point = 65
   Insn 45(l0): point = 67
   Insn 122(l0): point = 69
   Insn 121(l0): point = 71
   Insn 42(l0): point = 73
   Insn 41(l0): point = 75
   Insn 117(l0): point = 78
   Insn 35(l0): point = 80
   Insn 33(l0): point = 83
   Insn 32(l0): point = 85
   Insn 31(l0): point = 87
   Insn 29(l0): point = 90
   Insn 28(l0): point = 92
   Insn 26(l0): point = 95
   Insn 25(l0): point = 97
   Insn 21(l0): point = 99
   Insn 19(l0): point = 101
   Insn 16(l0): point = 104
   Insn 15(l0): point = 106
   Insn 4(l0): point = 108
   Insn 3(l0): point = 110
   Insn 116(l0): point = 112
   Insn 14(l0): point = 114
   Insn 115(l0): point = 116
   Insn 2(l0): point = 118
   Insn 114(l0): point = 120
 a0(r131): [8..12] [3..5]
 a1(r132): [11..118]
 a2(r143): [11..18]
 a3(r114): [78..80] [15..75]
 a4(r129): [15..16]
 a5(r128): [17..20]
 a6(r127): [23..34]
 a7(r125): [25..56]
 a8(r142): [25..26]
 a9(r141): [29..30]
 a10(r140): [33..36]
 a11(r126): [35..38]
 a12(r124): [41..42]
 a13(r134): [43..108]
 a14(r123): [43..44]
 a15(r122): [47..48]
 a16(r121): [49..50]
 a17(r120): [53..54]
 a18(r119): [55..58]
 a19(r118): [62..63]
 a20(r133): [83..110] [64..77]
 a21(r117): [64..65]
 a22(r116): [68..71]
 a23(r115): [72..73]
 a24(r138): [86..87]
 a25(r130): [86..97]
 a26(r136): [100..101]
 a27(r135): [107..114]
 a28(r148): [109..112]
 a29(r147): [111..116]
 a30(r146): [119..120]
Compressing live ranges: from 123 to 50 - 40%
Ranges after the compression:
 a0(r131): [0..3]
 a1(r132): [2..47]
 a2(r143): [2..7]
 a3(r114): [4..37]
 a4(r129): [4..5]
 a5(r128): [6..7]
 a6(r127): [8..13]
 a7(r125): [8..27]
 a8(r142): [8..9]
 a9(r141): [10..11]
 a10(r140): [12..15]
 a11(r126): [14..15]
 a12(r124): [16..17]
 a13(r134): [18..43]
 a14(r123): [18..19]
 a15(r122): [20..21]
 a16(r121): [22..23]
 a17(r120): [24..25]
 a18(r119): [26..27]
 a19(r118): [28..29]
 a20(r133): [38..45] [30..35]
 a21(r117): [30..31]
 a22(r116): [32..33]
 a23(r115): [34..35]
 a24(r138): [38..39]
 a25(r130): [38..39]
 a26(r136): [40..41]
 a27(r135): [42..47]
 a28(r148): [44..47]
 a29(r147): [46..47]
 a30(r146): [48..49]
+++Allocating 240 bytes for conflict table (uncompressed size 248)
;; a0(r131,l0) conflicts: a2(r143,l0) a1(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r132,l0) conflicts: a0(r131,l0) a2(r143,l0) a4(r129,l0) a3(r114,l0) a5(r128,l0) a8(r142,l0) a6(r127,l0) a7(r125,l0) a9(r141,l0) a10(r140,l0) a11(r126,l0) a12(r124,l0) a14(r123,l0) a13(r134,l0) a15(r122,l0) a16(r121,l0) a17(r120,l0) a18(r119,l0) a19(r118,l0) a21(r117,l0) a20(r133,l0) a22(r116,l0) a23(r115,l0) a24(r138,l0) a25(r130,l0) a26(r136,l0) a27(r135,l0) a28(r148,l0) a29(r147,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a2(r143,l0) conflicts: a0(r131,l0) a1(r132,l0) a4(r129,l0) a3(r114,l0) a5(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r114,l0) conflicts: a2(r143,l0) a1(r132,l0) a4(r129,l0) a5(r128,l0) a8(r142,l0) a6(r127,l0) a7(r125,l0) a9(r141,l0) a10(r140,l0) a11(r126,l0) a12(r124,l0) a14(r123,l0) a13(r134,l0) a15(r122,l0) a16(r121,l0) a17(r120,l0) a18(r119,l0) a19(r118,l0) a21(r117,l0) a20(r133,l0) a22(r116,l0) a23(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r129,l0) conflicts: a2(r143,l0) a1(r132,l0) a3(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r128,l0) conflicts: a2(r143,l0) a1(r132,l0) a3(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r127,l0) conflicts: a1(r132,l0) a3(r114,l0) a8(r142,l0) a7(r125,l0) a9(r141,l0) a10(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r125,l0) conflicts: a1(r132,l0) a3(r114,l0) a8(r142,l0) a6(r127,l0) a9(r141,l0) a10(r140,l0) a11(r126,l0) a12(r124,l0) a14(r123,l0) a13(r134,l0) a15(r122,l0) a16(r121,l0) a17(r120,l0) a18(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r142,l0) conflicts: a1(r132,l0) a3(r114,l0) a6(r127,l0) a7(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r141,l0) conflicts: a1(r132,l0) a3(r114,l0) a6(r127,l0) a7(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r140,l0) conflicts: a1(r132,l0) a3(r114,l0) a6(r127,l0) a7(r125,l0) a11(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r126,l0) conflicts: a1(r132,l0) a3(r114,l0) a7(r125,l0) a10(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r124,l0) conflicts: a1(r132,l0) a3(r114,l0) a7(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r134,l0) conflicts: a1(r132,l0) a3(r114,l0) a7(r125,l0) a14(r123,l0) a15(r122,l0) a16(r121,l0) a17(r120,l0) a18(r119,l0) a19(r118,l0) a21(r117,l0) a20(r133,l0) a22(r116,l0) a23(r115,l0) a24(r138,l0) a25(r130,l0) a26(r136,l0) a27(r135,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r123,l0) conflicts: a1(r132,l0) a3(r114,l0) a7(r125,l0) a13(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r122,l0) conflicts: a1(r132,l0) a3(r114,l0) a7(r125,l0) a13(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r121,l0) conflicts: a1(r132,l0) a3(r114,l0) a7(r125,l0) a13(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r120,l0) conflicts: a1(r132,l0) a3(r114,l0) a7(r125,l0) a13(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r119,l0) conflicts: a1(r132,l0) a3(r114,l0) a7(r125,l0) a13(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r118,l0) conflicts: a1(r132,l0) a3(r114,l0) a13(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r133,l0) conflicts: a1(r132,l0) a3(r114,l0) a13(r134,l0) a21(r117,l0) a22(r116,l0) a23(r115,l0) a24(r138,l0) a25(r130,l0) a26(r136,l0) a27(r135,l0) a28(r148,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r117,l0) conflicts: a1(r132,l0) a3(r114,l0) a13(r134,l0) a20(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r116,l0) conflicts: a1(r132,l0) a3(r114,l0) a13(r134,l0) a20(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r115,l0) conflicts: a1(r132,l0) a3(r114,l0) a13(r134,l0) a20(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r138,l0) conflicts: a1(r132,l0) a13(r134,l0) a20(r133,l0) a25(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r130,l0) conflicts: a1(r132,l0) a13(r134,l0) a20(r133,l0) a24(r138,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r136,l0) conflicts: a1(r132,l0) a13(r134,l0) a20(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r135,l0) conflicts: a1(r132,l0) a13(r134,l0) a20(r133,l0) a28(r148,l0) a29(r147,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2

;; a28(r148,l0) conflicts: a1(r132,l0) a20(r133,l0) a27(r135,l0) a29(r147,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a29(r147,l0) conflicts: a1(r132,l0) a27(r135,l0) a28(r148,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2

;; a30(r146,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a17(r120)<->a18(r119)@109:shuffle
  cp1:a15(r122)<->a16(r121)@109:shuffle
  cp2:a12(r124)<->a14(r123)@109:shuffle
  cp3:a12(r124)<->a13(r134)@109:shuffle
  cp4:a6(r127)<->a11(r126)@109:shuffle
  cp5:a4(r129)<->a5(r128)@109:shuffle
  cp6:a22(r116)<->a23(r115)@108:shuffle
  cp7:a19(r118)<->a21(r117)@108:shuffle
  cp8:a19(r118)<->a20(r133)@108:shuffle
  cp9:a1(r132)<->a30(r146)@1000:move
  cp10:a20(r133)<->a29(r147)@1000:move
  cp11:a13(r134)<->a28(r148)@1000:move
  pref0:a0(r131)<-hr0@2000
  pref1:a30(r146)<-hr0@2000
  pref2:a29(r147)<-hr1@2000
  pref3:a28(r148)<-hr2@2000
  regions=1, blocks=11, points=50
    allocnos=31 (big 0), copies=12, conflicts=0, ranges=32

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 10 9 8 7 6 5 4 3 2
    all: 0r131 1r132 2r143 3r114 4r129 5r128 6r127 7r125 8r142 9r141 10r140 11r126 12r124 13r134 14r123 15r122 16r121 17r120 18r119 19r118 20r133 21r117 22r116 23r115 24r138 25r130 26r136 27r135 28r148 29r147 30r146
    modified regnos: 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 138 140 141 142 143 146 147 148
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@1394400
          2:( 0-1 3-12 14)@156000
            3:( 0 3-12 14)@226020
      Allocno a0r131 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r132 of GENERAL_REGS(14) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15-106)
      Allocno a2r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r142 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r141 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r140 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r138 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a25r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a26r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a27r135 of GENERAL_REGS(14) has 13 avail. regs  0-1 3-12 14, node:  0-1 3-12 14 (confl regs =  2 13 15-106)
      Allocno a28r148 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a29r147 of ALL_REGS(46) has 13 avail. regs  0-1 3-12 14, node:  0-1 3-12 14 (confl regs =  2 13 15 48-106)
      Allocno a30r146 of ALL_REGS(46) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15 48-106)
      Forming thread by copy 10:a20r133-a29r147 (freq=1000):
        Result (freq=5620): a20r133(3620) a29r147(2000)
      Forming thread by copy 0:a17r120-a18r119 (freq=109):
        Result (freq=3500): a17r120(1750) a18r119(1750)
      Forming thread by copy 1:a15r122-a16r121 (freq=109):
        Result (freq=3500): a15r122(1750) a16r121(1750)
      Forming thread by copy 2:a12r124-a14r123 (freq=109):
        Result (freq=3500): a12r124(1750) a14r123(1750)
      Forming thread by copy 4:a6r127-a11r126 (freq=109):
        Result (freq=3500): a6r127(1750) a11r126(1750)
      Forming thread by copy 5:a4r129-a5r128 (freq=109):
        Result (freq=3500): a4r129(1750) a5r128(1750)
      Forming thread by copy 6:a22r116-a23r115 (freq=108):
        Result (freq=5220): a22r116(3480) a23r115(1740)
      Forming thread by copy 7:a19r118-a21r117 (freq=108):
        Result (freq=3480): a19r118(1740) a21r117(1740)
      Pushing a24(r138,l0)(cost 0)
      Pushing a25(r130,l0)(cost 0)
      Pushing a26(r136,l0)(cost 0)
      Pushing a10(r140,l0)(cost 0)
        Making a7(r125,l0) colorable
      Pushing a9(r141,l0)(cost 0)
      Pushing a8(r142,l0)(cost 0)
      Pushing a30(r146,l0)(cost 0)
      Pushing a28(r148,l0)(cost 0)
      Pushing a27(r135,l0)(cost 0)
      Forming thread by copy 11:a13r134-a28r148 (freq=1000):
        Result (freq=3875): a13r134(1875) a28r148(2000)
        Making a13(r134,l0) colorable
      Pushing a0(r131,l0)(cost 0)
      Pushing a2(r143,l0)(cost 0)
      Pushing a21(r117,l0)(cost 0)
      Pushing a19(r118,l0)(cost 0)
      Pushing a18(r119,l0)(cost 0)
      Pushing a17(r120,l0)(cost 0)
      Pushing a16(r121,l0)(cost 0)
        Making a3(r114,l0) colorable
      Pushing a15(r122,l0)(cost 0)
      Pushing a14(r123,l0)(cost 0)
      Pushing a12(r124,l0)(cost 0)
      Forming thread by copy 9:a1r132-a30r146 (freq=1000):
        Result (freq=7501): a1r132(5501) a30r146(2000)
        Making a1(r132,l0) colorable
      Pushing a7(r125,l0)(cost 35000)
      Pushing a11(r126,l0)(cost 0)
      Pushing a6(r127,l0)(cost 0)
      Pushing a5(r128,l0)(cost 0)
      Pushing a4(r129,l0)(cost 0)
      Pushing a13(r134,l0)(cost 18750)
      Pushing a23(r115,l0)(cost 0)
      Pushing a22(r116,l0)(cost 0)
      Pushing a29(r147,l0)(cost 0)
      Pushing a20(r133,l0)(cost 0)
      Pushing a1(r132,l0)(cost 55010)
      Pushing a3(r114,l0)(cost 131060)
      Popping a3(r114,l0)  -- assign reg 3
      Popping a1(r132,l0)  -- assign reg 12
      Popping a20(r133,l0)  -- assign reg 1
      Popping a29(r147,l0)  -- assign reg 1
      Popping a22(r116,l0)  -- assign reg 0
      Popping a23(r115,l0)  -- assign reg 0
      Popping a13(r134,l0)  -- assign reg 2
      Popping a4(r129,l0)  -- assign reg 2
      Popping a5(r128,l0)  -- assign reg 2
      Popping a6(r127,l0)  -- assign reg 2
      Popping a11(r126,l0)  -- assign reg 2
      Popping a7(r125,l0)  -- assign reg 1
      Popping a12(r124,l0)  -- assign reg 2
      Popping a14(r123,l0)  -- assign reg 0
      Popping a15(r122,l0)  -- assign reg 0
      Popping a16(r121,l0)  -- assign reg 0
      Popping a17(r120,l0)  -- assign reg 0
      Popping a18(r119,l0)  -- assign reg 0
      Popping a19(r118,l0)  -- assign reg 1
      Popping a21(r117,l0)  -- assign reg 0
      Popping a2(r143,l0)  -- assign reg 1
      Popping a0(r131,l0)  -- assign reg 0
      Popping a27(r135,l0)  -- assign reg 3
      Popping a28(r148,l0)  -- assign reg 2
      Popping a30(r146,l0)  -- assign reg 0
      Popping a8(r142,l0)  -- assign reg 0
      Popping a9(r141,l0)  -- assign reg 0
      Popping a10(r140,l0)  -- assign reg 0
      Popping a26(r136,l0)  -- assign reg 3
      Popping a25(r130,l0)  -- assign reg 3
      Popping a24(r138,l0)  -- assign reg 0
Disposition:
    3:r114 l0     3   23:r115 l0     0   22:r116 l0     0   21:r117 l0     0
   19:r118 l0     1   18:r119 l0     0   17:r120 l0     0   16:r121 l0     0
   15:r122 l0     0   14:r123 l0     0   12:r124 l0     2    7:r125 l0     1
   11:r126 l0     2    6:r127 l0     2    5:r128 l0     2    4:r129 l0     2
   25:r130 l0     3    0:r131 l0     0    1:r132 l0    12   20:r133 l0     1
   13:r134 l0     2   27:r135 l0     3   26:r136 l0     3   24:r138 l0     0
   10:r140 l0     0    9:r141 l0     0    8:r142 l0     0    2:r143 l0     1
   30:r146 l0     0   29:r147 l0     1   28:r148 l0     2
New iteration of spill/restore move
+++Costs: overall -112000, reg -112000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_ConfigCommutEvent_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,10u} r103={1d,9u} r114={2d,14u} r115={1d,1u} r116={2d,2u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,3u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,2u,1e} r131={2d,1u} r132={1d,6u} r133={1d,3u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,2u} r146={1d,1u} r147={1d,1u} r148={1d,1u} 
;;    total ref usage 169{64d,104u,1e} in 78{78 regular + 0 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 8 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 5 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2119:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2120:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 -1
     (nil))
(debug_insn 13 12 114 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 -1
     (nil))
(insn 114 13 2 2 (set (reg:SI 146)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2117:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 114 115 2 (set (reg/v/f:SI 132 [ htim ])
        (reg:SI 146)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2117:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 146)
        (nil)))
(insn 115 2 14 2 (set (reg:SI 147)
        (reg:SI 1 r1 [ InputTrigger ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2117:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ InputTrigger ])
        (nil)))
(insn 14 115 116 2 (set (reg:SI 135 [ htim_23(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 132 [ htim ])
                    (const_int 60 [0x3c])) [0 htim_23(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 116 14 3 2 (set (reg:SI 148)
        (reg:SI 2 r2 [ CommutationSource ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2117:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ CommutationSource ])
        (nil)))
(insn 3 116 4 2 (set (reg/v:SI 133 [ InputTrigger ])
        (reg:SI 147)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2117:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 147)
        (nil)))
(insn 4 3 15 2 (set (reg/v:SI 134 [ CommutationSource ])
        (reg:SI 148)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2117:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(insn 15 4 16 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 135 [ htim_23(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ htim_23(D)->Lock ])
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 101)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 101)
(note 17 16 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 24 17 18 3 NOTE_INSN_DELETED)
(debug_insn 18 24 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 -1
     (nil))
(insn 19 18 21 3 (set (reg:SI 136)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 21 19 22 3 (set (mem:QI (plus:SI (reg/v/f:SI 132 [ htim ])
                (const_int 60 [0x3c])) [0 htim_23(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 136) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(debug_insn 22 21 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 -1
     (nil))
(debug_insn 23 22 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2125:3 -1
     (nil))
(insn 25 23 26 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg/v:SI 133 [ InputTrigger ])
                        (const_int -49 [0xffffffffffffffcf]))
                    (const_int 0 [0])))
            (set (reg:SI 130 [ _38 ])
                (and:SI (reg/v:SI 133 [ InputTrigger ])
                    (const_int -49 [0xffffffffffffffcf])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2125:6 91 {*andsi3_compare0}
     (nil))
(jump_insn 26 25 27 3 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2125:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 38)
(note 27 26 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 130 [ _38 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2126:71 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2126:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 38)
(note 30 29 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 5 (set (reg:SI 138)
        (const_int 1048640 [0x100040])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2128:71 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1048640 [0x100040])
        (nil)))
(insn 32 31 33 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 130 [ _38 ])
            (reg:SI 138))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2128:71 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_DEAD (reg:SI 130 [ _38 ])
            (expr_list:REG_EQUAL (compare:CC (reg:SI 130 [ _38 ])
                    (const_int 1048640 [0x100040]))
                (nil)))))
(jump_insn 33 32 34 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2128:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 38)
(note 34 33 35 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 117 6 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 132 [ htim ]) [3 htim_23(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2152:9 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 117 35 118 6 (set (pc)
        (label_ref 50)) 284 {*arm_jump}
     (nil)
 -> 50)
(barrier 118 117 38)
(code_label 38 118 39 7 501 (nil) [3 uses])
(note 39 38 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 43 39 40 7 NOTE_INSN_DELETED)
(debug_insn 40 43 41 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2152:5 -1
     (nil))
(insn 41 40 42 7 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 132 [ htim ]) [3 htim_23(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2152:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 121 7 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2152:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 121 42 122 7 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -3145729 [0xffffffffffcfffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2152:26 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 122 121 45 7 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 116 [ _4 ])
            (const_int -113 [0xffffffffffffff8f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2152:26 90 {*arm_andsi3_insn}
     (nil))
(insn 45 122 46 7 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2152:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 46 45 47 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2153:5 -1
     (nil))
(insn 47 46 48 7 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2153:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 47 49 7 (set (reg:SI 118 [ _6 ])
        (ior:SI (reg:SI 117 [ _5 ])
            (reg/v:SI 133 [ InputTrigger ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2153:26 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 133 [ InputTrigger ])
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(insn 49 48 50 7 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])
        (reg:SI 118 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2153:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(code_label 50 49 51 8 502 (nil) [1 uses])
(note 51 50 52 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2157:3 -1
     (nil))
(insn 53 52 65 8 (set (reg:SI 119 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_51->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2157:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 53 54 8 (set (reg/f:SI 125 [ _14 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 132 [ htim ])
                (const_int 52 [0x34])) [5 htim_23(D)->hdma[5]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2164:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 65 55 8 (set (reg:SI 120 [ _9 ])
        (ior:SI (reg:SI 119 [ _8 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2157:23 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
        (nil)))
(insn 55 54 56 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_51->CR2+0 S4 A32])
        (reg:SI 120 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2157:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _9 ])
        (nil)))
(debug_insn 56 55 57 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2159:3 -1
     (nil))
(insn 57 56 58 8 (set (reg:SI 121 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_51->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2159:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 8 (set (reg:SI 122 [ _11 ])
        (and:SI (reg:SI 121 [ _10 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2159:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
        (nil)))
(insn 59 58 60 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_51->CR2+0 S4 A32])
        (reg:SI 122 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2159:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _11 ])
        (nil)))
(debug_insn 60 59 61 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2160:3 -1
     (nil))
(insn 61 60 62 8 (set (reg:SI 123 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_51->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2160:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 8 (set (reg:SI 124 [ _13 ])
        (ior:SI (reg:SI 123 [ _12 ])
            (reg/v:SI 134 [ CommutationSource ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2160:23 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 134 [ CommutationSource ])
        (expr_list:REG_DEAD (reg:SI 123 [ _12 ])
            (nil))))
(insn 63 62 64 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_51->CR2+0 S4 A32])
        (reg:SI 124 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2160:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _13 ])
        (nil)))
(debug_insn 64 63 75 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2164:3 -1
     (nil))
(insn 75 64 66 8 (set (reg:SI 126 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_51->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2170:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 75 76 8 (set (reg/f:SI 140)
        (symbol_ref:SI ("TIMEx_DMACommutationCplt") [flags 0x3]  <function_decl 0000000006c01900 TIMEx_DMACommutationCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2164:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIMEx_DMACommutationCplt") [flags 0x3]  <function_decl 0000000006c01900 TIMEx_DMACommutationCplt>)
        (nil)))
(insn 76 66 67 8 (set (reg:SI 127 [ _16 ])
        (and:SI (reg:SI 126 [ _15 ])
            (const_int -33 [0xffffffffffffffdf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2170:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _15 ])
        (nil)))
(insn 67 76 68 8 (set (mem/f:SI (plus:SI (reg/f:SI 125 [ _14 ])
                (const_int 44 [0x2c])) [10 _14->XferCpltCallback+0 S4 A32])
        (reg/f:SI 140)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2164:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 140)
        (nil)))
(debug_insn 68 67 69 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2165:3 -1
     (nil))
(insn 69 68 70 8 (set (reg/f:SI 141)
        (symbol_ref:SI ("TIMEx_DMACommutationHalfCplt") [flags 0x3]  <function_decl 0000000006c01a00 TIMEx_DMACommutationHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2165:60 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIMEx_DMACommutationHalfCplt") [flags 0x3]  <function_decl 0000000006c01a00 TIMEx_DMACommutationHalfCplt>)
        (nil)))
(insn 70 69 71 8 (set (mem/f:SI (plus:SI (reg/f:SI 125 [ _14 ])
                (const_int 48 [0x30])) [10 _14->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 141)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2165:60 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 141)
        (nil)))
(debug_insn 71 70 72 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2167:3 -1
     (nil))
(insn 72 71 73 8 (set (reg/f:SI 142)
        (symbol_ref:SI ("TIM_DMAError") [flags 0x41]  <function_decl 0000000006bc6f00 TIM_DMAError>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2167:57 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("TIM_DMAError") [flags 0x41]  <function_decl 0000000006bc6f00 TIM_DMAError>)
        (nil)))
(insn 73 72 74 8 (set (mem/f:SI (plus:SI (reg/f:SI 125 [ _14 ])
                (const_int 52 [0x34])) [10 _14->XferErrorCallback+0 S4 A32])
        (reg/f:SI 142)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2167:57 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 142)
        (expr_list:REG_DEAD (reg/f:SI 125 [ _14 ])
            (nil))))
(debug_insn 74 73 77 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2170:3 -1
     (nil))
(insn 77 74 78 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_51->DIER+0 S4 A32])
        (reg:SI 127 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2170:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _16 ])
        (nil)))
(debug_insn 78 77 79 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2173:3 -1
     (nil))
(insn 79 78 84 8 (set (reg:SI 128 [ _17 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_51->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2173:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 84 79 80 8 (set (reg:SI 143)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2175:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 80 84 81 8 (set (reg:SI 129 [ _18 ])
        (ior:SI (reg:SI 128 [ _17 ])
            (const_int 8192 [0x2000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2173:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 128 [ _17 ])
        (nil)))
(insn 81 80 82 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_51->DIER+0 S4 A32])
        (reg:SI 129 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2173:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129 [ _18 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(debug_insn 82 81 83 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2175:3 -1
     (nil))
(debug_insn 83 82 6 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2175:3 -1
     (nil))
(insn 6 83 86 8 (set (reg:SI 131 [ <retval> ])
        (reg:SI 143)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2177:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 86 6 87 8 (set (mem:QI (plus:SI (reg/v/f:SI 132 [ htim ])
                (const_int 60 [0x3c])) [0 htim_23(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 143) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2175:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_DEAD (reg/v/f:SI 132 [ htim ])
            (nil))))
(debug_insn 87 86 88 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2175:3 -1
     (nil))
(debug_insn 88 87 119 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2177:3 -1
     (nil))
(jump_insn 119 88 120 8 (set (pc)
        (label_ref 89)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2177:10 284 {*arm_jump}
     (nil)
 -> 89)
(barrier 120 119 101)
(code_label 101 120 100 9 503 (nil) [1 uses])
(note 100 101 7 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 7 100 89 9 (set (reg:SI 131 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))
(code_label 89 7 90 10 500 (nil) [1 uses])
(note 90 89 95 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 95 90 96 10 (set (reg/i:SI 0 r0)
        (reg:SI 131 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2178:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ <retval> ])
        (nil)))
(insn 96 95 124 10 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2178:1 -1
     (nil))
(note 124 96 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_MasterConfigSynchronization (HAL_TIMEx_MasterConfigSynchronization, funcdef_no=358, decl_uid=9528, cgraph_uid=362, symbol_order=361)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
;; 2 succs { 16 3 }
;; 3 succs { 19 4 }
;; 4 succs { 18 5 }
;; 5 succs { 6 17 }
;; 6 succs { 18 }
;; 7 succs { 14 8 }
;; 8 succs { 14 9 }
;; 9 succs { 14 10 }
;; 10 succs { 14 11 }
;; 11 succs { 14 12 }
;; 12 succs { 14 13 }
;; 13 succs { 14 15 }
;; 14 succs { 15 }
;; 15 succs { 20 }
;; 16 succs { 20 }
;; 17 succs { 7 }
;; 18 succs { 7 }
;; 19 succs { 14 }
;; 20 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 165 uninteresting
Reg 136: def dominates all uses has unique first use
Reg 166: local to bb 2 def dominates all uses has unique first use
Reg 138: local to bb 2 def dominates all uses has unique first use
Reg 139 uninteresting
Reg 117 uninteresting (no unique first use)
Reg 118: def dominates all uses has unique first use
Reg 141 uninteresting
Reg 142 uninteresting
Reg 143 uninteresting
Reg 144 uninteresting
Reg 145 uninteresting
Reg 146 uninteresting
Reg 147 uninteresting
Reg 148 uninteresting
Reg 149 uninteresting
Reg 150: local to bb 14 def dominates all uses has unique first use
Reg 119 uninteresting
Reg 120 uninteresting
Reg 153: local to bb 15 def dominates all uses has unique first use
Reg 151 uninteresting
Ignoring reg 157, has equiv memory
Reg 134 uninteresting
Reg 131: local to bb 18 def dominates all uses has unique first use
Ignoring reg 158, has equiv memory
Reg 130 uninteresting
Ignoring reg 160, has equiv memory
Reg 124 uninteresting
Reg 123: local to bb 19 def dominates all uses has unique first use
Ignoring reg 161, has equiv memory
Reg 122 uninteresting
Ignoring reg 163, has equiv memory
Reg 126 uninteresting
Reg 118 not local to one basic block
Examining insn 149, def for 123
  all ok
Examining insn 126, def for 131
  all ok
Reg 136 not local to one basic block
Found def insn 16 for 138 to be not moveable
Found def insn 82 for 150 to be not moveable
Ignoring reg 153 with equiv init insn
Found def insn 184 for 166 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
;; 2 succs { 16 3 }
;; 3 succs { 19 4 }
;; 4 succs { 18 5 }
;; 5 succs { 6 17 }
;; 6 succs { 18 }
;; 7 succs { 14 8 }
;; 8 succs { 14 9 }
;; 9 succs { 14 10 }
;; 10 succs { 14 11 }
;; 11 succs { 14 12 }
;; 12 succs { 14 13 }
;; 13 succs { 14 15 }
;; 14 succs { 15 }
;; 15 succs { 20 }
;; 16 succs { 20 }
;; 17 succs { 7 }
;; 18 succs { 7 }
;; 19 succs { 14 }
;; 20 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 139: (insn_list:REG_DEP_TRUE 23 (nil))
init_insns for 141: (insn_list:REG_DEP_TRUE 34 (nil))
init_insns for 142: (insn_list:REG_DEP_TRUE 38 (nil))
init_insns for 143: (insn_list:REG_DEP_TRUE 42 (nil))
init_insns for 144: (insn_list:REG_DEP_TRUE 53 (nil))
init_insns for 145: (insn_list:REG_DEP_TRUE 57 (nil))
init_insns for 146: (insn_list:REG_DEP_TRUE 61 (nil))
init_insns for 147: (insn_list:REG_DEP_TRUE 65 (nil))
init_insns for 148: (insn_list:REG_DEP_TRUE 69 (nil))
init_insns for 149: (insn_list:REG_DEP_TRUE 73 (nil))
init_insns for 151: (insn_list:REG_DEP_TRUE 90 (nil))
init_insns for 153: (insn_list:REG_DEP_TRUE 95 (nil))
init_insns for 157: (insn_list:REG_DEP_TRUE 113 (nil))
init_insns for 158: (insn_list:REG_DEP_TRUE 129 (nil))
init_insns for 160: (insn_list:REG_DEP_TRUE 137 (nil))
init_insns for 161: (insn_list:REG_DEP_TRUE 152 (nil))
init_insns for 163: (insn_list:REG_DEP_TRUE 160 (nil))

Pass 1 for finding pseudo/allocno costs

    r166: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r165: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r163: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r161: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r160: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r158: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r157: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r135,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:121635,121635 VFP_LO_REGS:121635,121635 ALL_REGS:121635,121635 MEM:81090,81090
  a2(r126,l0) costs: LO_REGS:0,0 HI_REGS:524,524 CALLER_SAVE_REGS:524,524 EVEN_REG:524,524 GENERAL_REGS:524,524 VFP_D0_D7_REGS:7860,7860 VFP_LO_REGS:7860,7860 ALL_REGS:7860,7860 MEM:5240,5240
  a3(r163,l0) costs: LO_REGS:0,0 HI_REGS:524,524 CALLER_SAVE_REGS:524,524 EVEN_REG:524,524 GENERAL_REGS:524,524 VFP_D0_D7_REGS:7860,7860 VFP_LO_REGS:7860,7860 ALL_REGS:7860,7860 MEM:0,0
  a4(r127,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15720,15720 VFP_LO_REGS:15720,15720 ALL_REGS:15720,15720 MEM:10480,10480
  a5(r137,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:70800,70800 VFP_LO_REGS:70800,70800 ALL_REGS:70800,70800 MEM:47200,47200
  a6(r122,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7860,7860 VFP_LO_REGS:7860,7860 ALL_REGS:7860,7860 MEM:5240,5240
  a7(r161,l0) costs: LO_REGS:0,0 HI_REGS:524,524 CALLER_SAVE_REGS:524,524 EVEN_REG:524,524 GENERAL_REGS:524,524 VFP_D0_D7_REGS:7860,7860 VFP_LO_REGS:7860,7860 ALL_REGS:7860,7860 MEM:0,0
  a8(r123,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7860,7860 VFP_LO_REGS:7860,7860 ALL_REGS:7860,7860 MEM:5240,5240
  a9(r117,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26235,26235 VFP_LO_REGS:26235,26235 ALL_REGS:26235,26235 MEM:17490,17490
  a10(r118,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:25485,25485 VFP_LO_REGS:25485,25485 ALL_REGS:25485,25485 MEM:16990,16990
  a11(r136,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:82500,82500 VFP_LO_REGS:82500,82500 ALL_REGS:82500,82500 MEM:55000,55000
  a12(r124,l0) costs: LO_REGS:0,0 HI_REGS:624,624 CALLER_SAVE_REGS:624,624 EVEN_REG:624,624 GENERAL_REGS:624,624 VFP_D0_D7_REGS:9360,9360 VFP_LO_REGS:9360,9360 ALL_REGS:9360,9360 MEM:6240,6240
  a13(r160,l0) costs: LO_REGS:0,0 HI_REGS:624,624 CALLER_SAVE_REGS:624,624 EVEN_REG:624,624 GENERAL_REGS:624,624 VFP_D0_D7_REGS:9360,9360 VFP_LO_REGS:9360,9360 ALL_REGS:9360,9360 MEM:0,0
  a14(r125,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:18720,18720 VFP_LO_REGS:18720,18720 ALL_REGS:18720,18720 MEM:12480,12480
  a15(r130,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:9360,9360 VFP_LO_REGS:9360,9360 ALL_REGS:9360,9360 MEM:6240,6240
  a16(r158,l0) costs: LO_REGS:0,0 HI_REGS:624,624 CALLER_SAVE_REGS:624,624 EVEN_REG:624,624 GENERAL_REGS:624,624 VFP_D0_D7_REGS:9360,9360 VFP_LO_REGS:9360,9360 ALL_REGS:9360,9360 MEM:0,0
  a17(r131,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:9360,9360 VFP_LO_REGS:9360,9360 ALL_REGS:9360,9360 MEM:6240,6240
  a18(r134,l0) costs: LO_REGS:0,0 HI_REGS:600,600 CALLER_SAVE_REGS:600,600 EVEN_REG:600,600 GENERAL_REGS:600,600 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:9000,9000 MEM:6000,6000
  a19(r157,l0) costs: LO_REGS:0,0 HI_REGS:600,600 CALLER_SAVE_REGS:600,600 EVEN_REG:600,600 GENERAL_REGS:600,600 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:9000,9000 MEM:0,0
  a20(r132,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:18000,18000 VFP_LO_REGS:18000,18000 ALL_REGS:18000,18000 MEM:12000,12000
  a21(r153,l0) costs: GENERAL_REGS:0,0 MEM:26250,26250
  a22(r151,l0) costs: GENERAL_REGS:0,0 MEM:17500,17500
  a23(r120,l0) costs: LO_REGS:0,0 HI_REGS:1648,1648 CALLER_SAVE_REGS:1648,1648 EVEN_REG:1648,1648 GENERAL_REGS:1648,1648 VFP_D0_D7_REGS:24720,24720 VFP_LO_REGS:24720,24720 ALL_REGS:24720,24720 MEM:16480,16480
  a24(r150,l0) costs: LO_REGS:0,0 HI_REGS:1648,1648 CALLER_SAVE_REGS:1648,1648 EVEN_REG:1648,1648 GENERAL_REGS:1648,1648 VFP_D0_D7_REGS:24720,24720 VFP_LO_REGS:24720,24720 ALL_REGS:24720,24720 MEM:16480,16480
  a25(r119,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:24720,24720 VFP_LO_REGS:24720,24720 ALL_REGS:24720,24720 MEM:16480,16480
  a26(r149,l0) costs: LO_REGS:0,0 HI_REGS:144,144 CALLER_SAVE_REGS:144,144 EVEN_REG:144,144 GENERAL_REGS:144,144 VFP_D0_D7_REGS:2160,2160 VFP_LO_REGS:2160,2160 ALL_REGS:2160,2160 MEM:1440,1440
  a27(r148,l0) costs: LO_REGS:0,0 HI_REGS:204,204 CALLER_SAVE_REGS:204,204 EVEN_REG:204,204 GENERAL_REGS:204,204 VFP_D0_D7_REGS:3060,3060 VFP_LO_REGS:3060,3060 ALL_REGS:3060,3060 MEM:2040,2040
  a28(r147,l0) costs: LO_REGS:0,0 HI_REGS:294,294 CALLER_SAVE_REGS:294,294 EVEN_REG:294,294 GENERAL_REGS:294,294 VFP_D0_D7_REGS:4410,4410 VFP_LO_REGS:4410,4410 ALL_REGS:4410,4410 MEM:2940,2940
  a29(r146,l0) costs: LO_REGS:0,0 HI_REGS:420,420 CALLER_SAVE_REGS:420,420 EVEN_REG:420,420 GENERAL_REGS:420,420 VFP_D0_D7_REGS:6300,6300 VFP_LO_REGS:6300,6300 ALL_REGS:6300,6300 MEM:4200,4200
  a30(r145,l0) costs: LO_REGS:0,0 HI_REGS:600,600 CALLER_SAVE_REGS:600,600 EVEN_REG:600,600 GENERAL_REGS:600,600 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:9000,9000 MEM:6000,6000
  a31(r144,l0) costs: LO_REGS:0,0 HI_REGS:856,856 CALLER_SAVE_REGS:856,856 EVEN_REG:856,856 GENERAL_REGS:856,856 VFP_D0_D7_REGS:12840,12840 VFP_LO_REGS:12840,12840 ALL_REGS:12840,12840 MEM:8560,8560
  a32(r143,l0) costs: LO_REGS:0,0 HI_REGS:856,856 CALLER_SAVE_REGS:856,856 EVEN_REG:856,856 GENERAL_REGS:856,856 VFP_D0_D7_REGS:12840,12840 VFP_LO_REGS:12840,12840 ALL_REGS:12840,12840 MEM:8560,8560
  a33(r142,l0) costs: LO_REGS:0,0 HI_REGS:1224,1224 CALLER_SAVE_REGS:1224,1224 EVEN_REG:1224,1224 GENERAL_REGS:1224,1224 VFP_D0_D7_REGS:18360,18360 VFP_LO_REGS:18360,18360 ALL_REGS:18360,18360 MEM:12240,12240
  a34(r141,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a35(r139,l0) costs: GENERAL_REGS:0,0 MEM:17500,17500
  a36(r138,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a37(r166,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a38(r165,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 171(l0): point = 0
   Insn 170(l0): point = 2
   Insn 192(l0): point = 5
   Insn 6(l0): point = 7
   Insn 190(l0): point = 10
   Insn 5(l0): point = 12
   Insn 97(l0): point = 14
   Insn 92(l0): point = 16
   Insn 90(l0): point = 18
   Insn 95(l0): point = 20
   Insn 86(l0): point = 23
   Insn 83(l0): point = 25
   Insn 79(l0): point = 27
   Insn 82(l0): point = 29
   Insn 198(l0): point = 32
   Insn 165(l0): point = 34
   Insn 161(l0): point = 36
   Insn 160(l0): point = 38
   Insn 201(l0): point = 40
   Insn 200(l0): point = 42
   Insn 153(l0): point = 44
   Insn 152(l0): point = 46
   Insn 149(l0): point = 48
   Insn 75(l0): point = 51
   Insn 74(l0): point = 53
   Insn 73(l0): point = 55
   Insn 71(l0): point = 58
   Insn 70(l0): point = 60
   Insn 69(l0): point = 62
   Insn 67(l0): point = 65
   Insn 66(l0): point = 67
   Insn 65(l0): point = 69
   Insn 63(l0): point = 72
   Insn 62(l0): point = 74
   Insn 61(l0): point = 76
   Insn 59(l0): point = 79
   Insn 58(l0): point = 81
   Insn 57(l0): point = 83
   Insn 55(l0): point = 86
   Insn 54(l0): point = 88
   Insn 53(l0): point = 90
   Insn 51(l0): point = 93
   Insn 50(l0): point = 95
   Insn 194(l0): point = 98
   Insn 117(l0): point = 100
   Insn 114(l0): point = 102
   Insn 113(l0): point = 104
   Insn 205(l0): point = 106
   Insn 204(l0): point = 108
   Insn 196(l0): point = 111
   Insn 141(l0): point = 113
   Insn 138(l0): point = 115
   Insn 137(l0): point = 117
   Insn 203(l0): point = 119
   Insn 202(l0): point = 121
   Insn 130(l0): point = 123
   Insn 129(l0): point = 125
   Insn 126(l0): point = 127
   Insn 187(l0): point = 130
   Insn 44(l0): point = 133
   Insn 43(l0): point = 135
   Insn 42(l0): point = 137
   Insn 40(l0): point = 140
   Insn 39(l0): point = 142
   Insn 38(l0): point = 144
   Insn 36(l0): point = 147
   Insn 35(l0): point = 149
   Insn 34(l0): point = 151
   Insn 31(l0): point = 153
   Insn 28(l0): point = 155
   Insn 25(l0): point = 157
   Insn 23(l0): point = 159
   Insn 27(l0): point = 161
   Insn 18(l0): point = 164
   Insn 17(l0): point = 166
   Insn 3(l0): point = 168
   Insn 16(l0): point = 170
   Insn 184(l0): point = 172
   Insn 2(l0): point = 174
   Insn 183(l0): point = 176
 a0(r135): [10..12] [3..7]
 a1(r114): [24..161]
 a2(r126): [35..36]
 a3(r163): [37..38]
 a4(r127): [37..42]
 a5(r137): [30..168]
 a6(r122): [43..44]
 a7(r161): [45..46]
 a8(r123): [45..48]
 a9(r117): [128..155] [109..110] [49..50]
 a10(r118): [28..153]
 a11(r136): [15..174]
 a12(r124): [114..115]
 a13(r160): [116..117]
 a14(r125): [116..121]
 a15(r130): [122..123]
 a16(r158): [124..125]
 a17(r131): [124..127]
 a18(r134): [101..102]
 a19(r157): [103..104]
 a20(r132): [103..108]
 a21(r153): [13..20]
 a22(r151): [17..18]
 a23(r120): [24..25]
 a24(r150): [26..29]
 a25(r119): [26..27]
 a26(r149): [54..55]
 a27(r148): [61..62]
 a28(r147): [68..69]
 a29(r146): [75..76]
 a30(r145): [82..83]
 a31(r144): [89..90]
 a32(r143): [136..137]
 a33(r142): [143..144]
 a34(r141): [150..151]
 a35(r139): [158..159]
 a36(r138): [167..170]
 a37(r166): [169..172]
 a38(r165): [175..176]
Compressing live ranges: from 179 to 62 - 34%
Ranges after the compression:
 a0(r135): [0..3]
 a1(r114): [6..55]
 a2(r126): [12..13]
 a3(r163): [14..15]
 a4(r127): [14..15]
 a5(r137): [12..57]
 a6(r122): [16..17]
 a7(r161): [18..19]
 a8(r123): [18..19]
 a9(r117): [48..53] [38..39] [20..21]
 a10(r118): [10..53]
 a11(r136): [4..59]
 a12(r124): [40..41]
 a13(r160): [42..43]
 a14(r125): [42..43]
 a15(r130): [44..45]
 a16(r158): [46..47]
 a17(r131): [46..47]
 a18(r134): [34..35]
 a19(r157): [36..37]
 a20(r132): [36..37]
 a21(r153): [4..5]
 a22(r151): [4..5]
 a23(r120): [6..7]
 a24(r150): [8..11]
 a25(r119): [8..9]
 a26(r149): [22..23]
 a27(r148): [24..25]
 a28(r147): [26..27]
 a29(r146): [28..29]
 a30(r145): [30..31]
 a31(r144): [32..33]
 a32(r143): [48..49]
 a33(r142): [50..51]
 a34(r141): [52..53]
 a35(r139): [54..55]
 a36(r138): [56..59]
 a37(r166): [58..59]
 a38(r165): [60..61]
+++Allocating 296 bytes for conflict table (uncompressed size 312)
;; a0(r135,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a11(r136,l0) a23(r120,l0) a25(r119,l0) a24(r150,l0) a10(r118,l0) a2(r126,l0) a5(r137,l0) a3(r163,l0) a4(r127,l0) a6(r122,l0) a7(r161,l0) a8(r123,l0) a9(r117,l0) a26(r149,l0) a27(r148,l0) a28(r147,l0) a29(r146,l0) a30(r145,l0) a31(r144,l0) a18(r134,l0) a19(r157,l0) a20(r132,l0) a12(r124,l0) a13(r160,l0) a14(r125,l0) a15(r130,l0) a16(r158,l0) a17(r131,l0) a32(r143,l0) a33(r142,l0) a34(r141,l0) a35(r139,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r126,l0) conflicts: a11(r136,l0) a1(r114,l0) a10(r118,l0) a5(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r163,l0) conflicts: a11(r136,l0) a1(r114,l0) a10(r118,l0) a5(r137,l0) a4(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r127,l0) conflicts: a11(r136,l0) a1(r114,l0) a10(r118,l0) a5(r137,l0) a3(r163,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r137,l0) conflicts: a11(r136,l0) a1(r114,l0) a10(r118,l0) a2(r126,l0) a3(r163,l0) a4(r127,l0) a6(r122,l0) a7(r161,l0) a8(r123,l0) a9(r117,l0) a26(r149,l0) a27(r148,l0) a28(r147,l0) a29(r146,l0) a30(r145,l0) a31(r144,l0) a18(r134,l0) a19(r157,l0) a20(r132,l0) a12(r124,l0) a13(r160,l0) a14(r125,l0) a15(r130,l0) a16(r158,l0) a17(r131,l0) a32(r143,l0) a33(r142,l0) a34(r141,l0) a35(r139,l0) a36(r138,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r122,l0) conflicts: a11(r136,l0) a1(r114,l0) a10(r118,l0) a5(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r161,l0) conflicts: a11(r136,l0) a1(r114,l0) a10(r118,l0) a5(r137,l0) a8(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r123,l0) conflicts: a11(r136,l0) a1(r114,l0) a10(r118,l0) a5(r137,l0) a7(r161,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r117,l0) conflicts: a11(r136,l0) a1(r114,l0) a10(r118,l0) a5(r137,l0) a32(r143,l0) a33(r142,l0) a34(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r118,l0) conflicts: a11(r136,l0) a1(r114,l0) a24(r150,l0) a2(r126,l0) a5(r137,l0) a3(r163,l0) a4(r127,l0) a6(r122,l0) a7(r161,l0) a8(r123,l0) a9(r117,l0) a26(r149,l0) a27(r148,l0) a28(r147,l0) a29(r146,l0) a30(r145,l0) a31(r144,l0) a18(r134,l0) a19(r157,l0) a20(r132,l0) a12(r124,l0) a13(r160,l0) a14(r125,l0) a15(r130,l0) a16(r158,l0) a17(r131,l0) a32(r143,l0) a33(r142,l0) a34(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r136,l0) conflicts: a21(r153,l0) a22(r151,l0) a23(r120,l0) a1(r114,l0) a25(r119,l0) a24(r150,l0) a10(r118,l0) a2(r126,l0) a5(r137,l0) a3(r163,l0) a4(r127,l0) a6(r122,l0) a7(r161,l0) a8(r123,l0) a9(r117,l0) a26(r149,l0) a27(r148,l0) a28(r147,l0) a29(r146,l0) a30(r145,l0) a31(r144,l0) a18(r134,l0) a19(r157,l0) a20(r132,l0) a12(r124,l0) a13(r160,l0) a14(r125,l0) a15(r130,l0) a16(r158,l0) a17(r131,l0) a32(r143,l0) a33(r142,l0) a34(r141,l0) a35(r139,l0) a36(r138,l0) a37(r166,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a12(r124,l0) conflicts: a11(r136,l0) a1(r114,l0) a10(r118,l0) a5(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r160,l0) conflicts: a11(r136,l0) a1(r114,l0) a10(r118,l0) a5(r137,l0) a14(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r125,l0) conflicts: a11(r136,l0) a1(r114,l0) a10(r118,l0) a5(r137,l0) a13(r160,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r130,l0) conflicts: a11(r136,l0) a1(r114,l0) a10(r118,l0) a5(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r158,l0) conflicts: a11(r136,l0) a1(r114,l0) a10(r118,l0) a5(r137,l0) a17(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r131,l0) conflicts: a11(r136,l0) a1(r114,l0) a10(r118,l0) a5(r137,l0) a16(r158,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r134,l0) conflicts: a11(r136,l0) a1(r114,l0) a10(r118,l0) a5(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r157,l0) conflicts: a11(r136,l0) a1(r114,l0) a10(r118,l0) a5(r137,l0) a20(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r132,l0) conflicts: a11(r136,l0) a1(r114,l0) a10(r118,l0) a5(r137,l0) a19(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r153,l0) conflicts: a22(r151,l0) a11(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r151,l0) conflicts: a21(r153,l0) a11(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r120,l0) conflicts: a11(r136,l0) a1(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r150,l0) conflicts: a11(r136,l0) a1(r114,l0) a25(r119,l0) a10(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r119,l0) conflicts: a11(r136,l0) a1(r114,l0) a24(r150,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r149,l0) conflicts: a11(r136,l0) a1(r114,l0) a10(r118,l0) a5(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r148,l0) conflicts: a11(r136,l0) a1(r114,l0) a10(r118,l0) a5(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a28(r147,l0) conflicts: a11(r136,l0) a1(r114,l0) a10(r118,l0) a5(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a29(r146,l0) conflicts: a11(r136,l0) a1(r114,l0) a10(r118,l0) a5(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a30(r145,l0) conflicts: a11(r136,l0) a1(r114,l0) a10(r118,l0) a5(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a31(r144,l0) conflicts: a11(r136,l0) a1(r114,l0) a10(r118,l0) a5(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a32(r143,l0) conflicts: a11(r136,l0) a1(r114,l0) a10(r118,l0) a5(r137,l0) a9(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a33(r142,l0) conflicts: a11(r136,l0) a1(r114,l0) a10(r118,l0) a5(r137,l0) a9(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a34(r141,l0) conflicts: a11(r136,l0) a1(r114,l0) a10(r118,l0) a5(r137,l0) a9(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a35(r139,l0) conflicts: a11(r136,l0) a1(r114,l0) a5(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a36(r138,l0) conflicts: a11(r136,l0) a5(r137,l0) a37(r166,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a37(r166,l0) conflicts: a11(r136,l0) a36(r138,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a38(r165,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a8(r123)<->a9(r117)@32:shuffle
  cp1:a6(r122)<->a8(r123)@32:shuffle
  cp2:a6(r122)<->a7(r161)@32:shuffle
  cp3:a4(r127)<->a6(r122)@32:shuffle
  cp4:a2(r126)<->a4(r127)@32:shuffle
  cp5:a2(r126)<->a3(r163)@32:shuffle
  cp6:a9(r117)<->a17(r131)@39:shuffle
  cp7:a15(r130)<->a17(r131)@39:shuffle
  cp8:a15(r130)<->a16(r158)@39:shuffle
  cp9:a14(r125)<->a15(r130)@39:shuffle
  cp10:a12(r124)<->a14(r125)@39:shuffle
  cp11:a12(r124)<->a13(r160)@39:shuffle
  cp12:a9(r117)<->a20(r132)@37:shuffle
  cp13:a18(r134)<->a20(r132)@37:shuffle
  cp14:a18(r134)<->a19(r157)@37:shuffle
  cp15:a0(r135)<->a21(r153)@875:move
  cp16:a10(r118)<->a25(r119)@103:shuffle
  cp17:a23(r120)<->a25(r119)@103:shuffle
  cp18:a23(r120)<->a24(r150)@103:shuffle
  cp19:a11(r136)<->a38(r165)@1000:move
  cp20:a5(r137)<->a37(r166)@1000:move
  pref0:a0(r135)<-hr0@2000
  pref1:a38(r165)<-hr0@2000
  pref2:a37(r166)<-hr1@2000
  regions=1, blocks=21, points=62
    allocnos=39 (big 0), copies=21, conflicts=0, ranges=41

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r135 1r114 2r126 3r163 4r127 5r137 6r122 7r161 8r123 9r117 10r118 11r136 12r124 13r160 14r125 15r130 16r158 17r131 18r134 19r157 20r132 21r153 22r151 23r120 24r150 25r119 26r149 27r148 28r147 29r146 30r145 31r144 32r143 33r142 34r141 35r139 36r138 37r166 38r165
    modified regnos: 114 117 118 119 120 122 123 124 125 126 127 130 131 132 134 135 136 137 138 139 141 142 143 144 145 146 147 148 149 150 151 153 157 158 160 161 163 165 166
    border:
    Pressure: GENERAL_REGS=6
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@1096680
          2:( 0 2-12 14)@226000
      Allocno a0r135 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r163 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a4r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r161 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a8r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r136 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a12r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r160 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a14r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r158 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a17r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r157 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a20r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r153 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r151 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r150 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a25r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a26r149 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a27r148 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a28r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a29r146 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a30r145 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a31r144 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a32r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a33r142 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a34r141 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a35r139 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a36r138 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a37r166 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a38r165 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Forming thread by copy 15:a0r135-a21r153 (freq=875):
        Result (freq=4625): a0r135(2000) a21r153(2625)
      Forming thread by copy 17:a23r120-a25r119 (freq=103):
        Result (freq=3296): a23r120(1648) a25r119(1648)
      Forming thread by copy 6:a9r117-a17r131 (freq=39):
        Result (freq=2373): a9r117(1749) a17r131(624)
      Forming thread by copy 7:a15r130-a17r131 (freq=39):
        Result (freq=2997): a15r130(624) a9r117(1749) a17r131(624)
      Forming thread by copy 9:a14r125-a15r130 (freq=39):
        Result (freq=4245): a14r125(1248) a15r130(624) a9r117(1749) a17r131(624)
      Forming thread by copy 10:a12r124-a14r125 (freq=39):
        Result (freq=4869): a12r124(624) a14r125(1248) a15r130(624) a9r117(1749) a17r131(624)
      Forming thread by copy 12:a9r117-a20r132 (freq=37):
        Result (freq=6069): a12r124(624) a20r132(1200) a14r125(1248) a15r130(624) a9r117(1749) a17r131(624)
      Forming thread by copy 13:a18r134-a20r132 (freq=37):
        Result (freq=6669): a18r134(600) a12r124(624) a20r132(1200) a14r125(1248) a15r130(624) a9r117(1749) a17r131(624)
      Forming thread by copy 0:a8r123-a9r117 (freq=32):
        Result (freq=7193): a8r123(524) a18r134(600) a12r124(624) a20r132(1200) a14r125(1248) a15r130(624) a9r117(1749) a17r131(624)
      Forming thread by copy 1:a6r122-a8r123 (freq=32):
        Result (freq=7717): a6r122(524) a8r123(524) a18r134(600) a12r124(624) a20r132(1200) a14r125(1248) a15r130(624) a9r117(1749) a17r131(624)
      Forming thread by copy 3:a4r127-a6r122 (freq=32):
        Result (freq=8765): a4r127(1048) a6r122(524) a8r123(524) a18r134(600) a12r124(624) a20r132(1200) a14r125(1248) a15r130(624) a9r117(1749) a17r131(624)
      Forming thread by copy 4:a2r126-a4r127 (freq=32):
        Result (freq=9289): a2r126(524) a4r127(1048) a6r122(524) a8r123(524) a18r134(600) a12r124(624) a20r132(1200) a14r125(1248) a15r130(624) a9r117(1749) a17r131(624)
      Pushing a26(r149,l0)(cost 0)
      Pushing a27(r148,l0)(cost 0)
      Pushing a28(r147,l0)(cost 0)
      Pushing a29(r146,l0)(cost 0)
      Pushing a7(r161,l0)(cost 0)
      Pushing a3(r163,l0)(cost 0)
      Pushing a30(r145,l0)(cost 0)
      Pushing a19(r157,l0)(cost 0)
      Pushing a16(r158,l0)(cost 0)
      Pushing a13(r160,l0)(cost 0)
      Pushing a32(r143,l0)(cost 0)
      Pushing a31(r144,l0)(cost 0)
      Pushing a33(r142,l0)(cost 0)
      Pushing a24(r150,l0)(cost 0)
      Pushing a35(r139,l0)(cost 0)
      Pushing a34(r141,l0)(cost 0)
      Pushing a22(r151,l0)(cost 0)
      Pushing a38(r165,l0)(cost 0)
      Pushing a37(r166,l0)(cost 0)
      Pushing a36(r138,l0)(cost 0)
      Pushing a25(r119,l0)(cost 0)
      Pushing a23(r120,l0)(cost 0)
      Pushing a0(r135,l0)(cost 0)
      Pushing a21(r153,l0)(cost 0)
      Pushing a8(r123,l0)(cost 0)
        Making a1(r114,l0) colorable
      Forming thread by copy 16:a10r118-a25r119 (freq=103):
        Result (freq=4995): a10r118(1699) a23r120(1648) a25r119(1648)
        Making a10(r118,l0) colorable
      Forming thread by copy 20:a5r137-a37r166 (freq=1000):
        Result (freq=5272): a5r137(3272) a37r166(2000)
        Making a5(r137,l0) colorable
      Pushing a10(r118,l0)(cost 16990)
      Forming thread by copy 19:a11r136-a38r165 (freq=1000):
        Result (freq=7500): a11r136(5500) a38r165(2000)
        Making a11(r136,l0) colorable
      Pushing a5(r137,l0)(cost 47200)
      Pushing a11(r136,l0)(cost 55000)
      Pushing a1(r114,l0)(cost 81090)
      Pushing a6(r122,l0)(cost 0)
      Pushing a2(r126,l0)(cost 0)
      Pushing a18(r134,l0)(cost 0)
      Pushing a17(r131,l0)(cost 0)
      Pushing a15(r130,l0)(cost 0)
      Pushing a12(r124,l0)(cost 0)
      Pushing a4(r127,l0)(cost 0)
      Pushing a20(r132,l0)(cost 0)
      Pushing a14(r125,l0)(cost 0)
      Pushing a9(r117,l0)(cost 0)
      Popping a9(r117,l0)  -- assign reg 3
      Popping a14(r125,l0)  -- assign reg 3
      Popping a20(r132,l0)  -- assign reg 3
      Popping a4(r127,l0)  -- assign reg 3
      Popping a12(r124,l0)  -- assign reg 3
      Popping a15(r130,l0)  -- assign reg 3
      Popping a17(r131,l0)  -- assign reg 3
      Popping a18(r134,l0)  -- assign reg 3
      Popping a2(r126,l0)  -- assign reg 3
      Popping a6(r122,l0)  -- assign reg 3
      Popping a1(r114,l0)  -- assign reg 2
      Popping a11(r136,l0)  -- assign reg 0
      Popping a5(r137,l0)  -- assign reg 1
      Popping a10(r118,l0)  -- assign reg 4
      Popping a8(r123,l0)  -- assign reg 3
      Popping a21(r153,l0)  -- assign reg 3
      Popping a0(r135,l0)  -- assign reg 0
      Popping a23(r120,l0)  -- assign reg 4
      Popping a25(r119,l0)  -- assign reg 4
      Popping a36(r138,l0)  -- assign reg 3
      Popping a37(r166,l0)  -- assign reg 1
      Popping a38(r165,l0)  -- assign reg 0
      Popping a22(r151,l0)  -- assign reg 2
      Popping a34(r141,l0)  -- assign reg 5
      Popping a35(r139,l0)  -- assign reg 3
      Popping a24(r150,l0)  -- assign reg 3
      Popping a33(r142,l0)  -- assign reg 5
      Popping a31(r144,l0)  -- assign reg 3
      Popping a32(r143,l0)  -- assign reg 5
      Popping a13(r160,l0)  -- assign reg 5
      Popping a16(r158,l0)  -- assign reg 5
      Popping a19(r157,l0)  -- assign reg 5
      Popping a30(r145,l0)  -- assign reg 3
      Popping a3(r163,l0)  -- assign reg 5
      Popping a7(r161,l0)  -- assign reg 5
      Popping a29(r146,l0)  -- assign reg 3
      Popping a28(r147,l0)  -- assign reg 3
      Popping a27(r148,l0)  -- assign reg 3
      Popping a26(r149,l0)  -- assign reg 3
Disposition:
    1:r114 l0     2    9:r117 l0     3   10:r118 l0     4   25:r119 l0     4
   23:r120 l0     4    6:r122 l0     3    8:r123 l0     3   12:r124 l0     3
   14:r125 l0     3    2:r126 l0     3    4:r127 l0     3   15:r130 l0     3
   17:r131 l0     3   20:r132 l0     3   18:r134 l0     3    0:r135 l0     0
   11:r136 l0     0    5:r137 l0     1   36:r138 l0     3   35:r139 l0     3
   34:r141 l0     5   33:r142 l0     5   32:r143 l0     5   31:r144 l0     3
   30:r145 l0     3   29:r146 l0     3   28:r147 l0     3   27:r148 l0     3
   26:r149 l0     3   24:r150 l0     3   22:r151 l0     2   21:r153 l0     3
   19:r157 l0     5   16:r158 l0     5   13:r160 l0     5    7:r161 l0     5
    3:r163 l0     5   38:r165 l0     0   37:r166 l0     1
New iteration of spill/restore move
+++Costs: overall -84000, reg -84000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_MasterConfigSynchronization

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,20u} r13={1d,20u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={11d,11u} r102={1d,20u} r103={1d,19u} r114={1d,16u,9e} r117={1d,5u} r118={1d,2u} r119={1d,2u} r120={1d,2u} r122={1d,2u} r123={1d,2u} r124={1d,2u} r125={2d,3u} r126={1d,2u} r127={2d,3u} r130={1d,2u} r131={1d,2u} r132={2d,3u} r134={1d,2u} r135={2d,1u} r136={1d,5u} r137={1d,6u,5e} r138={1d,1u} r139={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r153={1d,2u} r157={1d,1u} r158={1d,1u} r160={1d,1u} r161={1d,1u} r163={1d,1u} r165={1d,1u} r166={1d,1u} 
;;    total ref usage 272{80d,178u,14e} in 135{135 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 7 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2191:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2192:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2195:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2196:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2197:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2200:3 -1
     (nil))
(debug_insn 15 14 183 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2200:3 -1
     (nil))
(insn 183 15 2 2 (set (reg:SI 165)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2190:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 183 184 2 (set (reg/v/f:SI 136 [ htim ])
        (reg:SI 165)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2190:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 165)
        (nil)))
(insn 184 2 16 2 (set (reg:SI 166)
        (reg:SI 1 r1 [ sMasterConfig ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2190:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ sMasterConfig ])
        (nil)))
(insn 16 184 3 2 (set (reg:SI 138 [ htim_11(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 136 [ htim ])
                    (const_int 60 [0x3c])) [0 htim_11(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2200:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 3 16 17 2 (set (reg/v/f:SI 137 [ sMasterConfig ])
        (reg:SI 166)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2190:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(insn 17 3 18 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 138 [ htim_11(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2200:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138 [ htim_11(D)->Lock ])
        (nil)))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 176)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2200:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 176)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2200:3 -1
     (nil))
(debug_insn 21 20 22 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2200:3 -1
     (nil))
(debug_insn 22 21 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2203:3 -1
     (nil))
(insn 27 22 23 3 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 136 [ htim ]) [3 htim_11(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2206:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 27 25 3 (set (reg:SI 139)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2203:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 25 23 26 3 (set (mem/v:QI (plus:SI (reg/v/f:SI 136 [ htim ])
                (const_int 61 [0x3d])) [0 htim_11(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 139) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2203:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(debug_insn 26 25 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2206:3 -1
     (nil))
(insn 28 26 29 3 (set (reg/v:SI 117 [ tmpcr2 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 _2->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2206:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 29 28 30 3 (var_location:SI tmpcr2 (reg/v:SI 117 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2206:10 -1
     (nil))
(debug_insn 30 29 31 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2209:3 -1
     (nil))
(insn 31 30 32 3 (set (reg/v:SI 118 [ tmpsmcr ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2209:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 32 31 33 3 (var_location:SI tmpsmcr (reg/v:SI 118 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2209:11 -1
     (nil))
(debug_insn 33 32 34 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:3 -1
     (nil))
(insn 34 33 35 3 (set (reg:SI 141)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073818624 [0x40012c00])
        (nil)))
(insn 35 34 36 3 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 141))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 36 35 37 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 145)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 145)
(note 37 36 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 39 4 (set (reg:SI 142)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073820672 [0x40013400])
        (nil)))
(insn 39 38 40 4 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 142))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 40 39 41 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 122)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 122)
(note 41 40 42 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 42 41 43 5 (set (reg:SI 143)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073827840 [0x40015000])
        (nil)))
(insn 43 42 44 5 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 143))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 44 43 186 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 185)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 185)
(note 186 44 187 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(jump_insn 187 186 188 6 (set (pc)
        (label_ref 122)) 284 {*arm_jump}
     (nil)
 -> 122)
(barrier 188 187 119)
(code_label 119 188 48 7 520 (nil) [2 uses])
(note 48 119 49 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 49 48 50 7 (var_location:SI tmpcr2 (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 -1
     (nil))
(insn 50 49 51 7 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 51 50 52 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 76)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 76)
(note 52 51 53 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 8 (set (reg:SI 144)
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073742848 [0x40000400])
        (nil)))
(insn 54 53 55 8 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 144))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073742848 [0x40000400]))
            (nil))))
(jump_insn 55 54 56 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 76)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 76)
(note 56 55 57 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 9 (set (reg:SI 145)
        (const_int 1073743872 [0x40000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073743872 [0x40000800])
        (nil)))
(insn 58 57 59 9 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 145))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073743872 [0x40000800]))
            (nil))))
(jump_insn 59 58 60 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 76)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 76)
(note 60 59 61 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 62 10 (set (reg:SI 146)
        (const_int 1073744896 [0x40000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 62 61 63 10 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 146))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 146)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073744896 [0x40000c00]))
            (nil))))
(jump_insn 63 62 64 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 76)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 76)
(note 64 63 65 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 65 64 66 11 (set (reg:SI 147)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073820672 [0x40013400])
        (nil)))
(insn 66 65 67 11 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 147))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 67 66 68 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 76)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 76)
(note 68 67 69 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 69 68 70 12 (set (reg:SI 148)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073823744 [0x40014000])
        (nil)))
(insn 70 69 71 12 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 148))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 71 70 72 12 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 76)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 76)
(note 72 71 73 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 73 72 74 13 (set (reg:SI 149)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073827840 [0x40015000])
        (nil)))
(insn 74 73 75 13 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 149))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 75 74 76 13 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 87)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 87)
(code_label 76 75 77 14 518 (nil) [7 uses])
(note 77 76 78 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 78 77 82 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2234:5 -1
     (nil))
(insn 82 78 79 14 (set (reg:SI 150 [ sMasterConfig_16(D)->MasterSlaveMode ])
        (mem:SI (plus:SI (reg/v/f:SI 137 [ sMasterConfig ])
                (const_int 8 [0x8])) [1 sMasterConfig_16(D)->MasterSlaveMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2236:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 137 [ sMasterConfig ])
        (nil)))
(insn 79 82 80 14 (set (reg/v:SI 119 [ tmpsmcr ])
        (and:SI (reg/v:SI 118 [ tmpsmcr ])
            (const_int -129 [0xffffffffffffff7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2234:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 118 [ tmpsmcr ])
        (nil)))
(debug_insn 80 79 81 14 (var_location:SI tmpsmcr (reg/v:SI 119 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2234:13 -1
     (nil))
(debug_insn 81 80 83 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2236:5 -1
     (nil))
(insn 83 81 84 14 (set (reg/v:SI 120 [ tmpsmcr ])
        (ior:SI (reg/v:SI 119 [ tmpsmcr ])
            (reg:SI 150 [ sMasterConfig_16(D)->MasterSlaveMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2236:13 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 150 [ sMasterConfig_16(D)->MasterSlaveMode ])
        (expr_list:REG_DEAD (reg/v:SI 119 [ tmpsmcr ])
            (nil))))
(debug_insn 84 83 85 14 (var_location:SI tmpsmcr (reg/v:SI 120 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2236:13 -1
     (nil))
(debug_insn 85 84 86 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2239:5 -1
     (nil))
(insn 86 85 87 14 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])
        (reg/v:SI 120 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2239:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 120 [ tmpsmcr ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(code_label 87 86 88 15 519 (nil) [1 uses])
(note 88 87 89 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 89 88 95 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2243:3 -1
     (nil))
(insn 95 89 90 15 (set (reg:SI 153)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2245:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 90 95 92 15 (set (reg:SI 151)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2243:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 92 90 93 15 (set (mem/v:QI (plus:SI (reg/v/f:SI 136 [ htim ])
                (const_int 61 [0x3d])) [0 htim_11(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 151) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2243:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(debug_insn 93 92 94 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2245:3 -1
     (nil))
(debug_insn 94 93 97 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2245:3 -1
     (nil))
(insn 97 94 98 15 (set (mem:QI (plus:SI (reg/v/f:SI 136 [ htim ])
                (const_int 60 [0x3c])) [0 htim_11(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 153) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2245:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 136 [ htim ])
        (nil)))
(debug_insn 98 97 99 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2245:3 -1
     (nil))
(debug_insn 99 98 5 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2247:3 -1
     (nil))
(insn 5 99 190 15 (set (reg:SI 135 [ <retval> ])
        (reg:SI 153)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2247:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 190 5 191 15 (set (pc)
        (label_ref 189)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2247:10 284 {*arm_jump}
     (nil)
 -> 189)
(barrier 191 190 176)
(code_label 176 191 175 16 521 (nil) [1 uses])
(note 175 176 6 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 6 175 192 16 (set (reg:SI 135 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2200:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))
(jump_insn 192 6 193 16 (set (pc)
        (label_ref 189)) 284 {*arm_jump}
     (nil)
 -> 189)
(barrier 193 192 185)
(code_label 185 193 106 17 525 (nil) [1 uses])
(note 106 185 109 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(note 109 106 107 17 NOTE_INSN_DELETED)
(debug_insn 107 109 108 17 (var_location:SI tmpcr2 (reg/v:SI 117 [ tmpcr2 ])) -1
     (nil))
(debug_insn 108 107 204 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:3 -1
     (nil))
(insn 204 108 205 17 (set (reg/v:SI 132 [ tmpcr2 ])
        (and:SI (reg/v:SI 117 [ tmpcr2 ])
            (const_int -33554433 [0xfffffffffdffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 117 [ tmpcr2 ])
        (nil)))
(insn 205 204 111 17 (set (reg/v:SI 132 [ tmpcr2 ])
        (and:SI (reg/v:SI 132 [ tmpcr2 ])
            (const_int -113 [0xffffffffffffff8f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:10 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 111 205 112 17 (var_location:SI tmpcr2 (reg/v:SI 132 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:10 -1
     (nil))
(debug_insn 112 111 113 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:3 -1
     (nil))
(insn 113 112 114 17 (set (reg:SI 157 [ sMasterConfig_16(D)->MasterOutputTrigger ])
        (mem:SI (reg/v/f:SI 137 [ sMasterConfig ]) [1 sMasterConfig_16(D)->MasterOutputTrigger+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (reg/v/f:SI 137 [ sMasterConfig ]) [1 sMasterConfig_16(D)->MasterOutputTrigger+0 S4 A32])
        (nil)))
(insn 114 113 115 17 (set (reg/v:SI 134 [ tmpcr2 ])
        (ior:SI (reg/v:SI 132 [ tmpcr2 ])
            (reg:SI 157 [ sMasterConfig_16(D)->MasterOutputTrigger ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 157 [ sMasterConfig_16(D)->MasterOutputTrigger ])
        (expr_list:REG_DEAD (reg/v:SI 132 [ tmpcr2 ])
            (nil))))
(debug_insn 115 114 116 17 (var_location:SI tmpcr2 (reg/v:SI 134 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 -1
     (nil))
(debug_insn 116 115 117 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2229:3 -1
     (nil))
(insn 117 116 118 17 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 _2->CR2+0 S4 A32])
        (reg/v:SI 134 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2229:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 134 [ tmpcr2 ])
        (nil)))
(debug_insn 118 117 194 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:3 -1
     (nil))
(jump_insn 194 118 195 17 (set (pc)
        (label_ref 119)) 284 {*arm_jump}
     (nil)
 -> 119)
(barrier 195 194 122)
(code_label 122 195 123 18 516 (nil) [2 uses])
(note 123 122 133 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(note 133 123 124 18 NOTE_INSN_DELETED)
(debug_insn 124 133 125 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2215:5 -1
     (nil))
(debug_insn 125 124 126 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2218:5 -1
     (nil))
(insn 126 125 127 18 (set (reg/v:SI 131 [ tmpcr2 ])
        (and:SI (reg/v:SI 117 [ tmpcr2 ])
            (const_int -15728641 [0xffffffffff0fffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2218:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 117 [ tmpcr2 ])
        (nil)))
(debug_insn 127 126 128 18 (var_location:SI tmpcr2 (reg/v:SI 131 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2218:12 -1
     (nil))
(debug_insn 128 127 129 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2220:5 -1
     (nil))
(insn 129 128 130 18 (set (reg:SI 158 [ sMasterConfig_16(D)->MasterOutputTrigger2 ])
        (mem:SI (plus:SI (reg/v/f:SI 137 [ sMasterConfig ])
                (const_int 4 [0x4])) [1 sMasterConfig_16(D)->MasterOutputTrigger2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2220:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 137 [ sMasterConfig ])
                (const_int 4 [0x4])) [1 sMasterConfig_16(D)->MasterOutputTrigger2+0 S4 A32])
        (nil)))
(insn 130 129 131 18 (set (reg/v:SI 130 [ tmpcr2 ])
        (ior:SI (reg/v:SI 131 [ tmpcr2 ])
            (reg:SI 158 [ sMasterConfig_16(D)->MasterOutputTrigger2 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2220:12 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 158 [ sMasterConfig_16(D)->MasterOutputTrigger2 ])
        (expr_list:REG_DEAD (reg/v:SI 131 [ tmpcr2 ])
            (nil))))
(debug_insn 131 130 132 18 (var_location:SI tmpcr2 (reg/v:SI 130 [ tmpcr2 ])) -1
     (nil))
(debug_insn 132 131 202 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:3 -1
     (nil))
(insn 202 132 203 18 (set (reg/v:SI 125 [ tmpcr2 ])
        (and:SI (reg/v:SI 130 [ tmpcr2 ])
            (const_int -33554433 [0xfffffffffdffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 130 [ tmpcr2 ])
        (nil)))
(insn 203 202 135 18 (set (reg/v:SI 125 [ tmpcr2 ])
        (and:SI (reg/v:SI 125 [ tmpcr2 ])
            (const_int -113 [0xffffffffffffff8f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:10 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 135 203 136 18 (var_location:SI tmpcr2 (reg/v:SI 125 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:10 -1
     (nil))
(debug_insn 136 135 137 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:3 -1
     (nil))
(insn 137 136 138 18 (set (reg:SI 160 [ sMasterConfig_16(D)->MasterOutputTrigger ])
        (mem:SI (reg/v/f:SI 137 [ sMasterConfig ]) [1 sMasterConfig_16(D)->MasterOutputTrigger+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (reg/v/f:SI 137 [ sMasterConfig ]) [1 sMasterConfig_16(D)->MasterOutputTrigger+0 S4 A32])
        (nil)))
(insn 138 137 139 18 (set (reg/v:SI 124 [ tmpcr2 ])
        (ior:SI (reg/v:SI 125 [ tmpcr2 ])
            (reg:SI 160 [ sMasterConfig_16(D)->MasterOutputTrigger ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 160 [ sMasterConfig_16(D)->MasterOutputTrigger ])
        (expr_list:REG_DEAD (reg/v:SI 125 [ tmpcr2 ])
            (nil))))
(debug_insn 139 138 140 18 (var_location:SI tmpcr2 (reg/v:SI 124 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 -1
     (nil))
(debug_insn 140 139 141 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2229:3 -1
     (nil))
(insn 141 140 142 18 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 _2->CR2+0 S4 A32])
        (reg/v:SI 124 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2229:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 124 [ tmpcr2 ])
        (nil)))
(debug_insn 142 141 196 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:3 -1
     (nil))
(jump_insn 196 142 197 18 (set (pc)
        (label_ref 119)) 284 {*arm_jump}
     (nil)
 -> 119)
(barrier 197 196 145)
(code_label 145 197 146 19 515 (nil) [1 uses])
(note 146 145 156 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(note 156 146 147 19 NOTE_INSN_DELETED)
(debug_insn 147 156 148 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2215:5 -1
     (nil))
(debug_insn 148 147 149 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2218:5 -1
     (nil))
(insn 149 148 150 19 (set (reg/v:SI 123 [ tmpcr2 ])
        (and:SI (reg/v:SI 117 [ tmpcr2 ])
            (const_int -15728641 [0xffffffffff0fffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2218:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 117 [ tmpcr2 ])
        (nil)))
(debug_insn 150 149 151 19 (var_location:SI tmpcr2 (reg/v:SI 123 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2218:12 -1
     (nil))
(debug_insn 151 150 152 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2220:5 -1
     (nil))
(insn 152 151 153 19 (set (reg:SI 161 [ sMasterConfig_16(D)->MasterOutputTrigger2 ])
        (mem:SI (plus:SI (reg/v/f:SI 137 [ sMasterConfig ])
                (const_int 4 [0x4])) [1 sMasterConfig_16(D)->MasterOutputTrigger2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2220:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 137 [ sMasterConfig ])
                (const_int 4 [0x4])) [1 sMasterConfig_16(D)->MasterOutputTrigger2+0 S4 A32])
        (nil)))
(insn 153 152 154 19 (set (reg/v:SI 122 [ tmpcr2 ])
        (ior:SI (reg/v:SI 123 [ tmpcr2 ])
            (reg:SI 161 [ sMasterConfig_16(D)->MasterOutputTrigger2 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2220:12 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 161 [ sMasterConfig_16(D)->MasterOutputTrigger2 ])
        (expr_list:REG_DEAD (reg/v:SI 123 [ tmpcr2 ])
            (nil))))
(debug_insn 154 153 155 19 (var_location:SI tmpcr2 (reg/v:SI 122 [ tmpcr2 ])) -1
     (nil))
(debug_insn 155 154 200 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:3 -1
     (nil))
(insn 200 155 201 19 (set (reg/v:SI 127 [ tmpcr2 ])
        (and:SI (reg/v:SI 122 [ tmpcr2 ])
            (const_int -33554433 [0xfffffffffdffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 122 [ tmpcr2 ])
        (nil)))
(insn 201 200 158 19 (set (reg/v:SI 127 [ tmpcr2 ])
        (and:SI (reg/v:SI 127 [ tmpcr2 ])
            (const_int -113 [0xffffffffffffff8f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:10 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 158 201 159 19 (var_location:SI tmpcr2 (reg/v:SI 127 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:10 -1
     (nil))
(debug_insn 159 158 160 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:3 -1
     (nil))
(insn 160 159 161 19 (set (reg:SI 163 [ sMasterConfig_16(D)->MasterOutputTrigger ])
        (mem:SI (reg/v/f:SI 137 [ sMasterConfig ]) [1 sMasterConfig_16(D)->MasterOutputTrigger+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (reg/v/f:SI 137 [ sMasterConfig ]) [1 sMasterConfig_16(D)->MasterOutputTrigger+0 S4 A32])
        (nil)))
(insn 161 160 162 19 (set (reg/v:SI 126 [ tmpcr2 ])
        (ior:SI (reg/v:SI 127 [ tmpcr2 ])
            (reg:SI 163 [ sMasterConfig_16(D)->MasterOutputTrigger ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 163 [ sMasterConfig_16(D)->MasterOutputTrigger ])
        (expr_list:REG_DEAD (reg/v:SI 127 [ tmpcr2 ])
            (nil))))
(debug_insn 162 161 163 19 (var_location:SI tmpcr2 (reg/v:SI 126 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 -1
     (nil))
(debug_insn 163 162 165 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2229:3 -1
     (nil))
(insn 165 163 166 19 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 MEM[(struct TIM_TypeDef *)1073818624B].CR2+0 S4 A32])
        (reg/v:SI 126 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2229:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 126 [ tmpcr2 ])
        (nil)))
(debug_insn 166 165 198 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:3 -1
     (nil))
(jump_insn 198 166 199 19 (set (pc)
        (label_ref 76)) 284 {*arm_jump}
     (nil)
 -> 76)
(barrier 199 198 189)
(code_label 189 199 172 20 526 (nil) [2 uses])
(note 172 189 170 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 170 172 171 20 (set (reg/i:SI 0 r0)
        (reg:SI 135 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2248:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135 [ <retval> ])
        (nil)))
(insn 171 170 215 20 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2248:1 -1
     (nil))
(note 215 171 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_ConfigBreakDeadTime (HAL_TIMEx_ConfigBreakDeadTime, funcdef_no=359, decl_uid=9531, cgraph_uid=363, symbol_order=362)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13
;; 2 succs { 9 3 }
;; 3 succs { 10 4 }
;; 4 succs { 12 5 }
;; 5 succs { 6 8 }
;; 6 succs { 11 }
;; 7 succs { 8 }
;; 8 succs { 13 }
;; 9 succs { 13 }
;; 10 succs { 7 }
;; 11 succs { 7 }
;; 12 succs { 7 }
;; 13 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 228 uninteresting
Reg 178: def dominates all uses has unique first use
Reg 229: local to bb 2 def dominates all uses has unique first use
Reg 180: local to bb 2 def dominates all uses has unique first use
Ignoring reg 182, has equiv memory
Ignoring reg 184, has equiv memory
Reg 181: local to bb 3 def dominates all uses has unique first use
Ignoring reg 186, has equiv memory
Reg 183 uninteresting
Reg 117 uninteresting
Reg 185: local to bb 3 def dominates all uses has unique first use
Ignoring reg 188, has equiv memory
Reg 119: local to bb 3 def dominates all uses has unique first use
Ignoring reg 190, has equiv memory
Reg 187 uninteresting
Reg 121 uninteresting
Reg 189: local to bb 3 def dominates all uses has unique first use
Ignoring reg 192, has equiv memory
Reg 123: local to bb 3 def dominates all uses has unique first use
Ignoring reg 194, has equiv memory
Reg 191 uninteresting
Reg 125 uninteresting
Reg 193: local to bb 3 def dominates all uses has unique first use
Ignoring reg 196, has equiv memory
Reg 127 uninteresting
Reg 197 uninteresting
Reg 198 uninteresting
Reg 199 uninteresting
Reg 200: local to bb 7 def dominates all uses has unique first use
Reg 137 uninteresting
Reg 201: local to bb 8 def dominates all uses has unique first use
Ignoring reg 205, has equiv memory
Reg 160 uninteresting
Reg 204: local to bb 10 def dominates all uses has unique first use
Ignoring reg 207, has equiv memory
Reg 161 uninteresting
Reg 208: local to bb 10 def dominates all uses has unique first use
Ignoring reg 210, has equiv memory
Reg 165 uninteresting
Reg 209: local to bb 10 def dominates all uses has unique first use
Ignoring reg 211, has equiv memory
Reg 168 uninteresting
Ignoring reg 213, has equiv memory
Reg 152 uninteresting
Reg 212: local to bb 11 def dominates all uses has unique first use
Ignoring reg 215, has equiv memory
Reg 175 uninteresting
Reg 216: local to bb 11 def dominates all uses has unique first use
Ignoring reg 218, has equiv memory
Reg 147 uninteresting
Reg 217: local to bb 11 def dominates all uses has unique first use
Ignoring reg 219, has equiv memory
Reg 134 uninteresting
Ignoring reg 221, has equiv memory
Reg 173 uninteresting
Reg 220: local to bb 12 def dominates all uses has unique first use
Ignoring reg 223, has equiv memory
Reg 132 uninteresting
Reg 224: local to bb 12 def dominates all uses has unique first use
Ignoring reg 226, has equiv memory
Reg 155 uninteresting
Reg 225: local to bb 12 def dominates all uses has unique first use
Ignoring reg 227, has equiv memory
Reg 156 uninteresting
Examining insn 42, def for 119
  all ok
Examining insn 52, def for 123
  all ok
Reg 178 not local to one basic block
Found def insn 22 for 180 to be not moveable
Examining insn 34, def for 181
  found unusable input reg 182.
Examining insn 41, def for 185
  found unusable input reg 186.
Examining insn 51, def for 189
  found unusable input reg 190.
Examining insn 61, def for 193
  found unusable input reg 194.
Found def insn 88 for 200 to be not moveable
Ignoring reg 201 with equiv init insn
Examining insn 121, def for 204
  found unusable input reg 205.
Examining insn 127, def for 208
  found unusable input reg 207.
Examining insn 132, def for 209
  found unusable input reg 210.
Examining insn 154, def for 212
  found unusable input reg 213.
Examining insn 160, def for 216
  found unusable input reg 215.
Examining insn 165, def for 217
  found unusable input reg 218.
Examining insn 187, def for 220
  found unusable input reg 221.
Examining insn 193, def for 224
  found unusable input reg 223.
Examining insn 198, def for 225
  found unusable input reg 226.
Found def insn 216 for 229 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13
;; 2 succs { 9 3 }
;; 3 succs { 10 4 }
;; 4 succs { 12 5 }
;; 5 succs { 6 8 }
;; 6 succs { 11 }
;; 7 succs { 8 }
;; 8 succs { 13 }
;; 9 succs { 13 }
;; 10 succs { 7 }
;; 11 succs { 7 }
;; 12 succs { 7 }
;; 13 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 182: (insn_list:REG_DEP_TRUE 33 (nil))
init_insns for 184: (insn_list:REG_DEP_TRUE 35 (nil))
init_insns for 186: (insn_list:REG_DEP_TRUE 40 (nil))
init_insns for 188: (insn_list:REG_DEP_TRUE 45 (nil))
init_insns for 190: (insn_list:REG_DEP_TRUE 50 (nil))
init_insns for 192: (insn_list:REG_DEP_TRUE 55 (nil))
init_insns for 194: (insn_list:REG_DEP_TRUE 60 (nil))
init_insns for 196: (insn_list:REG_DEP_TRUE 63 (nil))
init_insns for 197: (insn_list:REG_DEP_TRUE 69 (nil))
init_insns for 198: (insn_list:REG_DEP_TRUE 73 (nil))
init_insns for 199: (insn_list:REG_DEP_TRUE 77 (nil))
init_insns for 201: (insn_list:REG_DEP_TRUE 98 (nil))
init_insns for 205: (insn_list:REG_DEP_TRUE 120 (nil))
init_insns for 207: (insn_list:REG_DEP_TRUE 125 (nil))
init_insns for 210: (insn_list:REG_DEP_TRUE 131 (nil))
init_insns for 211: (insn_list:REG_DEP_TRUE 134 (nil))
init_insns for 213: (insn_list:REG_DEP_TRUE 153 (nil))
init_insns for 215: (insn_list:REG_DEP_TRUE 158 (nil))
init_insns for 218: (insn_list:REG_DEP_TRUE 164 (nil))
init_insns for 219: (insn_list:REG_DEP_TRUE 167 (nil))
init_insns for 221: (insn_list:REG_DEP_TRUE 186 (nil))
init_insns for 223: (insn_list:REG_DEP_TRUE 191 (nil))
init_insns for 226: (insn_list:REG_DEP_TRUE 197 (nil))
init_insns for 227: (insn_list:REG_DEP_TRUE 200 (nil))

Pass 1 for finding pseudo/allocno costs

    r229: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r228: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r227: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r226: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r225: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r224: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r223: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r221: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r220: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r219: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r218: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r217: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r216: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r215: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r213: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r212: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r211: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r210: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r209: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r208: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r207: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r205: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r204: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r201: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r200: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r199: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r198: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r197: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r196: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r194: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r193: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r192: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r191: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r190: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r189: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r188: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r187: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r186: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r185: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r184: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r183: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r182: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r181: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r180: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r179: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r178: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r177: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r175: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r173: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r170: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r177,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a1(r170,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:14250,14250 VFP_LO_REGS:14250,14250 ALL_REGS:14250,14250 MEM:9500,9500
  a2(r227,l0) costs: LO_REGS:0,0 HI_REGS:366,366 CALLER_SAVE_REGS:366,366 EVEN_REG:366,366 GENERAL_REGS:366,366 VFP_D0_D7_REGS:5490,5490 VFP_LO_REGS:5490,5490 ALL_REGS:5490,5490 MEM:0,0
  a3(r156,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:5490,5490 VFP_LO_REGS:5490,5490 ALL_REGS:5490,5490 MEM:3660,3660
  a4(r225,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:5490,5490 VFP_LO_REGS:5490,5490 ALL_REGS:5490,5490 MEM:3660,3660
  a5(r179,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:299415,299415 VFP_LO_REGS:299415,299415 ALL_REGS:299415,299415 MEM:199610,199610
  a6(r226,l0) costs: LO_REGS:0,0 HI_REGS:366,366 CALLER_SAVE_REGS:366,366 EVEN_REG:366,366 GENERAL_REGS:366,366 VFP_D0_D7_REGS:5490,5490 VFP_LO_REGS:5490,5490 ALL_REGS:5490,5490 MEM:0,0
  a7(r155,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:5490,5490 VFP_LO_REGS:5490,5490 ALL_REGS:5490,5490 MEM:3660,3660
  a8(r224,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:5490,5490 VFP_LO_REGS:5490,5490 ALL_REGS:5490,5490 MEM:3660,3660
  a9(r132,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:5490,5490 VFP_LO_REGS:5490,5490 ALL_REGS:5490,5490 MEM:3660,3660
  a10(r223,l0) costs: LO_REGS:0,0 HI_REGS:366,366 CALLER_SAVE_REGS:366,366 EVEN_REG:366,366 GENERAL_REGS:366,366 VFP_D0_D7_REGS:5490,5490 VFP_LO_REGS:5490,5490 ALL_REGS:5490,5490 MEM:0,0
  a11(r220,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:5490,5490 VFP_LO_REGS:5490,5490 ALL_REGS:5490,5490 MEM:3660,3660
  a12(r221,l0) costs: LO_REGS:0,0 HI_REGS:366,366 CALLER_SAVE_REGS:366,366 EVEN_REG:366,366 GENERAL_REGS:366,366 VFP_D0_D7_REGS:5490,5490 VFP_LO_REGS:5490,5490 ALL_REGS:5490,5490 MEM:0,0
  a13(r173,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:5490,5490 VFP_LO_REGS:5490,5490 ALL_REGS:5490,5490 MEM:3660,3660
  a14(r140,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:40500,40500 VFP_LO_REGS:40500,40500 ALL_REGS:40500,40500 MEM:27000,27000
  a15(r130,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:54975,54975 VFP_LO_REGS:54975,54975 ALL_REGS:54975,54975 MEM:36650,36650
  a16(r178,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:56250,56250 VFP_LO_REGS:56250,56250 ALL_REGS:56250,56250 MEM:37500,37500
  a17(r219,l0) costs: LO_REGS:0,0 HI_REGS:256,256 CALLER_SAVE_REGS:256,256 EVEN_REG:256,256 GENERAL_REGS:256,256 VFP_D0_D7_REGS:3840,3840 VFP_LO_REGS:3840,3840 ALL_REGS:3840,3840 MEM:0,0
  a18(r134,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3840,3840 VFP_LO_REGS:3840,3840 ALL_REGS:3840,3840 MEM:2560,2560
  a19(r217,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3840,3840 VFP_LO_REGS:3840,3840 ALL_REGS:3840,3840 MEM:2560,2560
  a20(r218,l0) costs: LO_REGS:0,0 HI_REGS:256,256 CALLER_SAVE_REGS:256,256 EVEN_REG:256,256 GENERAL_REGS:256,256 VFP_D0_D7_REGS:3840,3840 VFP_LO_REGS:3840,3840 ALL_REGS:3840,3840 MEM:0,0
  a21(r147,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3840,3840 VFP_LO_REGS:3840,3840 ALL_REGS:3840,3840 MEM:2560,2560
  a22(r216,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3840,3840 VFP_LO_REGS:3840,3840 ALL_REGS:3840,3840 MEM:2560,2560
  a23(r175,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3840,3840 VFP_LO_REGS:3840,3840 ALL_REGS:3840,3840 MEM:2560,2560
  a24(r215,l0) costs: LO_REGS:0,0 HI_REGS:256,256 CALLER_SAVE_REGS:256,256 EVEN_REG:256,256 GENERAL_REGS:256,256 VFP_D0_D7_REGS:3840,3840 VFP_LO_REGS:3840,3840 ALL_REGS:3840,3840 MEM:0,0
  a25(r212,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3840,3840 VFP_LO_REGS:3840,3840 ALL_REGS:3840,3840 MEM:2560,2560
  a26(r213,l0) costs: LO_REGS:0,0 HI_REGS:256,256 CALLER_SAVE_REGS:256,256 EVEN_REG:256,256 GENERAL_REGS:256,256 VFP_D0_D7_REGS:3840,3840 VFP_LO_REGS:3840,3840 ALL_REGS:3840,3840 MEM:0,0
  a27(r152,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3840,3840 VFP_LO_REGS:3840,3840 ALL_REGS:3840,3840 MEM:2560,2560
  a28(r211,l0) costs: LO_REGS:0,0 HI_REGS:524,524 CALLER_SAVE_REGS:524,524 EVEN_REG:524,524 GENERAL_REGS:524,524 VFP_D0_D7_REGS:7860,7860 VFP_LO_REGS:7860,7860 ALL_REGS:7860,7860 MEM:0,0
  a29(r168,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7860,7860 VFP_LO_REGS:7860,7860 ALL_REGS:7860,7860 MEM:5240,5240
  a30(r209,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7860,7860 VFP_LO_REGS:7860,7860 ALL_REGS:7860,7860 MEM:5240,5240
  a31(r210,l0) costs: LO_REGS:0,0 HI_REGS:524,524 CALLER_SAVE_REGS:524,524 EVEN_REG:524,524 GENERAL_REGS:524,524 VFP_D0_D7_REGS:7860,7860 VFP_LO_REGS:7860,7860 ALL_REGS:7860,7860 MEM:0,0
  a32(r165,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7860,7860 VFP_LO_REGS:7860,7860 ALL_REGS:7860,7860 MEM:5240,5240
  a33(r208,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7860,7860 VFP_LO_REGS:7860,7860 ALL_REGS:7860,7860 MEM:5240,5240
  a34(r161,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7860,7860 VFP_LO_REGS:7860,7860 ALL_REGS:7860,7860 MEM:5240,5240
  a35(r207,l0) costs: LO_REGS:0,0 HI_REGS:524,524 CALLER_SAVE_REGS:524,524 EVEN_REG:524,524 GENERAL_REGS:524,524 VFP_D0_D7_REGS:7860,7860 VFP_LO_REGS:7860,7860 ALL_REGS:7860,7860 MEM:0,0
  a36(r204,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7860,7860 VFP_LO_REGS:7860,7860 ALL_REGS:7860,7860 MEM:5240,5240
  a37(r205,l0) costs: LO_REGS:0,0 HI_REGS:524,524 CALLER_SAVE_REGS:524,524 EVEN_REG:524,524 GENERAL_REGS:524,524 VFP_D0_D7_REGS:7860,7860 VFP_LO_REGS:7860,7860 ALL_REGS:7860,7860 MEM:0,0
  a38(r160,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7860,7860 VFP_LO_REGS:7860,7860 ALL_REGS:7860,7860 MEM:5240,5240
  a39(r201,l0) costs: GENERAL_REGS:0,0 MEM:26250,26250
  a40(r200,l0) costs: LO_REGS:0,0 HI_REGS:754,754 CALLER_SAVE_REGS:754,754 EVEN_REG:754,754 GENERAL_REGS:754,754 VFP_D0_D7_REGS:11310,11310 VFP_LO_REGS:11310,11310 ALL_REGS:11310,11310 MEM:7540,7540
  a41(r137,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:11310,11310 VFP_LO_REGS:11310,11310 ALL_REGS:11310,11310 MEM:7540,7540
  a42(r199,l0) costs: LO_REGS:0,0 HI_REGS:856,856 CALLER_SAVE_REGS:856,856 EVEN_REG:856,856 GENERAL_REGS:856,856 VFP_D0_D7_REGS:12840,12840 VFP_LO_REGS:12840,12840 ALL_REGS:12840,12840 MEM:8560,8560
  a43(r198,l0) costs: LO_REGS:0,0 HI_REGS:1224,1224 CALLER_SAVE_REGS:1224,1224 EVEN_REG:1224,1224 GENERAL_REGS:1224,1224 VFP_D0_D7_REGS:18360,18360 VFP_LO_REGS:18360,18360 ALL_REGS:18360,18360 MEM:12240,12240
  a44(r197,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a45(r127,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a46(r196,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:0,0
  a47(r193,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a48(r194,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:0,0
  a49(r125,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a50(r191,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a51(r192,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:0,0
  a52(r123,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a53(r189,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a54(r190,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:0,0
  a55(r121,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a56(r187,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a57(r188,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:0,0
  a58(r119,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a59(r185,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a60(r186,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:0,0
  a61(r117,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a62(r183,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a63(r184,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:0,0
  a64(r181,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a65(r182,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:0,0
  a66(r180,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a67(r229,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a68(r228,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 209(l0): point = 0
   Insn 208(l0): point = 2
   Insn 223(l0): point = 5
   Insn 6(l0): point = 7
   Insn 221(l0): point = 10
   Insn 100(l0): point = 12
   Insn 5(l0): point = 14
   Insn 95(l0): point = 16
   Insn 98(l0): point = 18
   Insn 89(l0): point = 21
   Insn 87(l0): point = 23
   Insn 88(l0): point = 25
   Insn 227(l0): point = 28
   Insn 168(l0): point = 30
   Insn 166(l0): point = 32
   Insn 167(l0): point = 34
   Insn 165(l0): point = 36
   Insn 161(l0): point = 38
   Insn 164(l0): point = 40
   Insn 160(l0): point = 42
   Insn 155(l0): point = 44
   Insn 158(l0): point = 46
   Insn 154(l0): point = 48
   Insn 145(l0): point = 50
   Insn 153(l0): point = 52
   Insn 225(l0): point = 55
   Insn 135(l0): point = 57
   Insn 133(l0): point = 59
   Insn 134(l0): point = 61
   Insn 132(l0): point = 63
   Insn 128(l0): point = 65
   Insn 131(l0): point = 67
   Insn 127(l0): point = 69
   Insn 122(l0): point = 71
   Insn 125(l0): point = 73
   Insn 121(l0): point = 75
   Insn 112(l0): point = 77
   Insn 120(l0): point = 79
   Insn 229(l0): point = 82
   Insn 201(l0): point = 84
   Insn 199(l0): point = 86
   Insn 200(l0): point = 88
   Insn 198(l0): point = 90
   Insn 194(l0): point = 92
   Insn 197(l0): point = 94
   Insn 193(l0): point = 96
   Insn 188(l0): point = 98
   Insn 191(l0): point = 100
   Insn 187(l0): point = 102
   Insn 178(l0): point = 104
   Insn 186(l0): point = 106
   Insn 218(l0): point = 109
   Insn 79(l0): point = 112
   Insn 78(l0): point = 114
   Insn 77(l0): point = 116
   Insn 75(l0): point = 119
   Insn 74(l0): point = 121
   Insn 73(l0): point = 123
   Insn 71(l0): point = 126
   Insn 70(l0): point = 128
   Insn 69(l0): point = 130
   Insn 65(l0): point = 132
   Insn 62(l0): point = 134
   Insn 68(l0): point = 136
   Insn 63(l0): point = 138
   Insn 61(l0): point = 140
   Insn 57(l0): point = 142
   Insn 56(l0): point = 144
   Insn 60(l0): point = 146
   Insn 52(l0): point = 148
   Insn 55(l0): point = 150
   Insn 51(l0): point = 152
   Insn 47(l0): point = 154
   Insn 46(l0): point = 156
   Insn 50(l0): point = 158
   Insn 42(l0): point = 160
   Insn 45(l0): point = 162
   Insn 41(l0): point = 164
   Insn 37(l0): point = 166
   Insn 36(l0): point = 168
   Insn 40(l0): point = 170
   Insn 34(l0): point = 172
   Insn 35(l0): point = 174
   Insn 33(l0): point = 176
   Insn 24(l0): point = 179
   Insn 23(l0): point = 181
   Insn 3(l0): point = 183
   Insn 22(l0): point = 185
   Insn 216(l0): point = 187
   Insn 2(l0): point = 189
   Insn 215(l0): point = 191
 a0(r177): [10..14] [3..7]
 a1(r170): [82..84] [55..57] [24..30]
 a2(r227): [85..88]
 a3(r156): [85..86]
 a4(r225): [87..90]
 a5(r179): [26..183]
 a6(r226): [91..94]
 a7(r155): [91..92]
 a8(r224): [93..96]
 a9(r132): [97..98]
 a10(r223): [97..100]
 a11(r220): [99..102]
 a12(r221): [103..106]
 a13(r173): [103..104]
 a14(r140): [105..132] [78..81] [51..54] [17..21]
 a15(r130): [17..136]
 a16(r178): [13..189]
 a17(r219): [31..34]
 a18(r134): [31..32]
 a19(r217): [33..36]
 a20(r218): [37..40]
 a21(r147): [37..38]
 a22(r216): [39..42]
 a23(r175): [43..44]
 a24(r215): [43..46]
 a25(r212): [45..48]
 a26(r213): [49..52]
 a27(r152): [49..50]
 a28(r211): [58..61]
 a29(r168): [58..59]
 a30(r209): [60..63]
 a31(r210): [64..67]
 a32(r165): [64..65]
 a33(r208): [66..69]
 a34(r161): [70..71]
 a35(r207): [70..73]
 a36(r204): [72..75]
 a37(r205): [76..79]
 a38(r160): [76..77]
 a39(r201): [13..18]
 a40(r200): [22..25]
 a41(r137): [22..23]
 a42(r199): [115..116]
 a43(r198): [122..123]
 a44(r197): [129..130]
 a45(r127): [133..134]
 a46(r196): [133..138]
 a47(r193): [135..140]
 a48(r194): [141..146]
 a49(r125): [141..142]
 a50(r191): [143..144]
 a51(r192): [145..150]
 a52(r123): [145..148]
 a53(r189): [149..152]
 a54(r190): [153..158]
 a55(r121): [153..154]
 a56(r187): [155..156]
 a57(r188): [157..162]
 a58(r119): [157..160]
 a59(r185): [161..164]
 a60(r186): [165..170]
 a61(r117): [165..166]
 a62(r183): [167..168]
 a63(r184): [169..174]
 a64(r181): [169..172]
 a65(r182): [173..176]
 a66(r180): [182..185]
 a67(r229): [184..187]
 a68(r228): [190..191]
Compressing live ranges: from 194 to 104 - 53%
Ranges after the compression:
 a0(r177): [0..3]
 a1(r170): [46..47] [28..29] [8..11]
 a2(r227): [48..51]
 a3(r156): [48..49]
 a4(r225): [50..51]
 a5(r179): [10..99]
 a6(r226): [52..55]
 a7(r155): [52..53]
 a8(r224): [54..55]
 a9(r132): [56..57]
 a10(r223): [56..59]
 a11(r220): [58..59]
 a12(r221): [60..63]
 a13(r173): [60..61]
 a14(r140): [62..69] [44..45] [26..27] [4..5]
 a15(r130): [4..73]
 a16(r178): [2..101]
 a17(r219): [12..15]
 a18(r134): [12..13]
 a19(r217): [14..15]
 a20(r218): [16..19]
 a21(r147): [16..17]
 a22(r216): [18..19]
 a23(r175): [20..21]
 a24(r215): [20..23]
 a25(r212): [22..23]
 a26(r213): [24..27]
 a27(r152): [24..25]
 a28(r211): [30..33]
 a29(r168): [30..31]
 a30(r209): [32..33]
 a31(r210): [34..37]
 a32(r165): [34..35]
 a33(r208): [36..37]
 a34(r161): [38..39]
 a35(r207): [38..41]
 a36(r204): [40..41]
 a37(r205): [42..45]
 a38(r160): [42..43]
 a39(r201): [2..5]
 a40(r200): [6..9]
 a41(r137): [6..7]
 a42(r199): [64..65]
 a43(r198): [66..67]
 a44(r197): [68..69]
 a45(r127): [70..71]
 a46(r196): [70..73]
 a47(r193): [72..73]
 a48(r194): [74..79]
 a49(r125): [74..75]
 a50(r191): [76..77]
 a51(r192): [78..81]
 a52(r123): [78..79]
 a53(r189): [80..81]
 a54(r190): [82..87]
 a55(r121): [82..83]
 a56(r187): [84..85]
 a57(r188): [86..89]
 a58(r119): [86..87]
 a59(r185): [88..89]
 a60(r186): [90..95]
 a61(r117): [90..91]
 a62(r183): [92..93]
 a63(r184): [94..97]
 a64(r181): [94..95]
 a65(r182): [96..97]
 a66(r180): [98..101]
 a67(r229): [100..101]
 a68(r228): [102..103]
+++Allocating 576 bytes for conflict table (uncompressed size 1104)
;; a0(r177,l0) conflicts: a39(r201,l0) a16(r178,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r170,l0) conflicts: a16(r178,l0) a15(r130,l0) a40(r200,l0) a5(r179,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r227,l0) conflicts: a16(r178,l0) a15(r130,l0) a5(r179,l0) a3(r156,l0) a4(r225,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r156,l0) conflicts: a16(r178,l0) a15(r130,l0) a5(r179,l0) a2(r227,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r225,l0) conflicts: a16(r178,l0) a15(r130,l0) a5(r179,l0) a2(r227,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r179,l0) conflicts: a16(r178,l0) a14(r140,l0) a15(r130,l0) a1(r170,l0) a18(r134,l0) a17(r219,l0) a19(r217,l0) a21(r147,l0) a20(r218,l0) a22(r216,l0) a23(r175,l0) a24(r215,l0) a25(r212,l0) a27(r152,l0) a26(r213,l0) a29(r168,l0) a28(r211,l0) a30(r209,l0) a32(r165,l0) a31(r210,l0) a33(r208,l0) a34(r161,l0) a35(r207,l0) a36(r204,l0) a38(r160,l0) a37(r205,l0) a3(r156,l0) a2(r227,l0) a4(r225,l0) a7(r155,l0) a6(r226,l0) a8(r224,l0) a9(r132,l0) a10(r223,l0) a11(r220,l0) a13(r173,l0) a12(r221,l0) a42(r199,l0) a43(r198,l0) a44(r197,l0) a45(r127,l0) a46(r196,l0) a47(r193,l0) a49(r125,l0) a48(r194,l0) a50(r191,l0) a52(r123,l0) a51(r192,l0) a53(r189,l0) a55(r121,l0) a54(r190,l0) a56(r187,l0) a58(r119,l0) a57(r188,l0) a59(r185,l0) a61(r117,l0) a60(r186,l0) a62(r183,l0) a64(r181,l0) a63(r184,l0) a65(r182,l0) a66(r180,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r226,l0) conflicts: a16(r178,l0) a15(r130,l0) a5(r179,l0) a7(r155,l0) a8(r224,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r155,l0) conflicts: a16(r178,l0) a15(r130,l0) a5(r179,l0) a6(r226,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r224,l0) conflicts: a16(r178,l0) a15(r130,l0) a5(r179,l0) a6(r226,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r132,l0) conflicts: a16(r178,l0) a15(r130,l0) a5(r179,l0) a10(r223,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r223,l0) conflicts: a16(r178,l0) a15(r130,l0) a5(r179,l0) a9(r132,l0) a11(r220,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r220,l0) conflicts: a16(r178,l0) a15(r130,l0) a5(r179,l0) a10(r223,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r221,l0) conflicts: a16(r178,l0) a14(r140,l0) a15(r130,l0) a5(r179,l0) a13(r173,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r173,l0) conflicts: a16(r178,l0) a15(r130,l0) a5(r179,l0) a12(r221,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r140,l0) conflicts: a39(r201,l0) a16(r178,l0) a15(r130,l0) a5(r179,l0) a26(r213,l0) a37(r205,l0) a12(r221,l0) a42(r199,l0) a43(r198,l0) a44(r197,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r130,l0) conflicts: a39(r201,l0) a16(r178,l0) a14(r140,l0) a41(r137,l0) a40(r200,l0) a1(r170,l0) a5(r179,l0) a18(r134,l0) a17(r219,l0) a19(r217,l0) a21(r147,l0) a20(r218,l0) a22(r216,l0) a23(r175,l0) a24(r215,l0) a25(r212,l0) a27(r152,l0) a26(r213,l0) a29(r168,l0) a28(r211,l0) a30(r209,l0) a32(r165,l0) a31(r210,l0) a33(r208,l0) a34(r161,l0) a35(r207,l0) a36(r204,l0) a38(r160,l0) a37(r205,l0) a3(r156,l0) a2(r227,l0) a4(r225,l0) a7(r155,l0) a6(r226,l0) a8(r224,l0) a9(r132,l0) a10(r223,l0) a11(r220,l0) a13(r173,l0) a12(r221,l0) a42(r199,l0) a43(r198,l0) a44(r197,l0) a45(r127,l0) a46(r196,l0) a47(r193,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r178,l0) conflicts: a0(r177,l0) a39(r201,l0) a14(r140,l0) a15(r130,l0) a41(r137,l0) a40(r200,l0) a1(r170,l0) a5(r179,l0) a18(r134,l0) a17(r219,l0) a19(r217,l0) a21(r147,l0) a20(r218,l0) a22(r216,l0) a23(r175,l0) a24(r215,l0) a25(r212,l0) a27(r152,l0) a26(r213,l0) a29(r168,l0) a28(r211,l0) a30(r209,l0) a32(r165,l0) a31(r210,l0) a33(r208,l0) a34(r161,l0) a35(r207,l0) a36(r204,l0) a38(r160,l0) a37(r205,l0) a3(r156,l0) a2(r227,l0) a4(r225,l0) a7(r155,l0) a6(r226,l0) a8(r224,l0) a9(r132,l0) a10(r223,l0) a11(r220,l0) a13(r173,l0) a12(r221,l0) a42(r199,l0) a43(r198,l0) a44(r197,l0) a45(r127,l0) a46(r196,l0) a47(r193,l0) a49(r125,l0) a48(r194,l0) a50(r191,l0) a52(r123,l0) a51(r192,l0) a53(r189,l0) a55(r121,l0) a54(r190,l0) a56(r187,l0) a58(r119,l0) a57(r188,l0) a59(r185,l0) a61(r117,l0) a60(r186,l0) a62(r183,l0) a64(r181,l0) a63(r184,l0) a65(r182,l0) a66(r180,l0) a67(r229,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a17(r219,l0) conflicts: a16(r178,l0) a15(r130,l0) a5(r179,l0) a18(r134,l0) a19(r217,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r134,l0) conflicts: a16(r178,l0) a15(r130,l0) a5(r179,l0) a17(r219,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r217,l0) conflicts: a16(r178,l0) a15(r130,l0) a5(r179,l0) a17(r219,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r218,l0) conflicts: a16(r178,l0) a15(r130,l0) a5(r179,l0) a21(r147,l0) a22(r216,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r147,l0) conflicts: a16(r178,l0) a15(r130,l0) a5(r179,l0) a20(r218,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r216,l0) conflicts: a16(r178,l0) a15(r130,l0) a5(r179,l0) a20(r218,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r175,l0) conflicts: a16(r178,l0) a15(r130,l0) a5(r179,l0) a24(r215,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r215,l0) conflicts: a16(r178,l0) a15(r130,l0) a5(r179,l0) a23(r175,l0) a25(r212,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r212,l0) conflicts: a16(r178,l0) a15(r130,l0) a5(r179,l0) a24(r215,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r213,l0) conflicts: a16(r178,l0) a14(r140,l0) a15(r130,l0) a5(r179,l0) a27(r152,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r152,l0) conflicts: a16(r178,l0) a15(r130,l0) a5(r179,l0) a26(r213,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a28(r211,l0) conflicts: a16(r178,l0) a15(r130,l0) a5(r179,l0) a29(r168,l0) a30(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a29(r168,l0) conflicts: a16(r178,l0) a15(r130,l0) a5(r179,l0) a28(r211,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a30(r209,l0) conflicts: a16(r178,l0) a15(r130,l0) a5(r179,l0) a28(r211,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a31(r210,l0) conflicts: a16(r178,l0) a15(r130,l0) a5(r179,l0) a32(r165,l0) a33(r208,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a32(r165,l0) conflicts: a16(r178,l0) a15(r130,l0) a5(r179,l0) a31(r210,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a33(r208,l0) conflicts: a16(r178,l0) a15(r130,l0) a5(r179,l0) a31(r210,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a34(r161,l0) conflicts: a16(r178,l0) a15(r130,l0) a5(r179,l0) a35(r207,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a35(r207,l0) conflicts: a16(r178,l0) a15(r130,l0) a5(r179,l0) a34(r161,l0) a36(r204,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a36(r204,l0) conflicts: a16(r178,l0) a15(r130,l0) a5(r179,l0) a35(r207,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a37(r205,l0) conflicts: a16(r178,l0) a14(r140,l0) a15(r130,l0) a5(r179,l0) a38(r160,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a38(r160,l0) conflicts: a16(r178,l0) a15(r130,l0) a5(r179,l0) a37(r205,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a39(r201,l0) conflicts: a0(r177,l0) a16(r178,l0) a14(r140,l0) a15(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a40(r200,l0) conflicts: a16(r178,l0) a15(r130,l0) a41(r137,l0) a1(r170,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a41(r137,l0) conflicts: a16(r178,l0) a15(r130,l0) a40(r200,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a42(r199,l0) conflicts: a16(r178,l0) a14(r140,l0) a15(r130,l0) a5(r179,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a43(r198,l0) conflicts: a16(r178,l0) a14(r140,l0) a15(r130,l0) a5(r179,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a44(r197,l0) conflicts: a16(r178,l0) a14(r140,l0) a15(r130,l0) a5(r179,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a45(r127,l0) conflicts: a16(r178,l0) a15(r130,l0) a5(r179,l0) a46(r196,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a46(r196,l0) conflicts: a16(r178,l0) a15(r130,l0) a5(r179,l0) a45(r127,l0) a47(r193,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a47(r193,l0) conflicts: a16(r178,l0) a15(r130,l0) a5(r179,l0) a46(r196,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a48(r194,l0) conflicts: a16(r178,l0) a5(r179,l0) a49(r125,l0) a50(r191,l0) a52(r123,l0) a51(r192,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a49(r125,l0) conflicts: a16(r178,l0) a5(r179,l0) a48(r194,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a50(r191,l0) conflicts: a16(r178,l0) a5(r179,l0) a48(r194,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a51(r192,l0) conflicts: a16(r178,l0) a5(r179,l0) a48(r194,l0) a52(r123,l0) a53(r189,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a52(r123,l0) conflicts: a16(r178,l0) a5(r179,l0) a48(r194,l0) a51(r192,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a53(r189,l0) conflicts: a16(r178,l0) a5(r179,l0) a51(r192,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a54(r190,l0) conflicts: a16(r178,l0) a5(r179,l0) a55(r121,l0) a56(r187,l0) a58(r119,l0) a57(r188,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a55(r121,l0) conflicts: a16(r178,l0) a5(r179,l0) a54(r190,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a56(r187,l0) conflicts: a16(r178,l0) a5(r179,l0) a54(r190,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a57(r188,l0) conflicts: a16(r178,l0) a5(r179,l0) a54(r190,l0) a58(r119,l0) a59(r185,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a58(r119,l0) conflicts: a16(r178,l0) a5(r179,l0) a54(r190,l0) a57(r188,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a59(r185,l0) conflicts: a16(r178,l0) a5(r179,l0) a57(r188,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a60(r186,l0) conflicts: a16(r178,l0) a5(r179,l0) a61(r117,l0) a62(r183,l0) a64(r181,l0) a63(r184,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a61(r117,l0) conflicts: a16(r178,l0) a5(r179,l0) a60(r186,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a62(r183,l0) conflicts: a16(r178,l0) a5(r179,l0) a60(r186,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a63(r184,l0) conflicts: a16(r178,l0) a5(r179,l0) a60(r186,l0) a64(r181,l0) a65(r182,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a64(r181,l0) conflicts: a16(r178,l0) a5(r179,l0) a60(r186,l0) a63(r184,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a65(r182,l0) conflicts: a16(r178,l0) a5(r179,l0) a63(r184,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a66(r180,l0) conflicts: a16(r178,l0) a5(r179,l0) a67(r229,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a67(r229,l0) conflicts: a16(r178,l0) a66(r180,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a68(r228,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a13(r173)<->a14(r140)@22:shuffle
  cp1:a11(r220)<->a13(r173)@22:shuffle
  cp2:a11(r220)<->a12(r221)@22:shuffle
  cp3:a9(r132)<->a11(r220)@22:shuffle
  cp4:a8(r224)<->a9(r132)@22:shuffle
  cp5:a8(r224)<->a10(r223)@22:shuffle
  cp6:a7(r155)<->a8(r224)@22:shuffle
  cp7:a4(r225)<->a7(r155)@22:shuffle
  cp8:a4(r225)<->a6(r226)@22:shuffle
  cp9:a3(r156)<->a4(r225)@22:shuffle
  cp10:a1(r170)<->a3(r156)@22:shuffle
  cp11:a1(r170)<->a2(r227)@22:shuffle
  cp12:a14(r140)<->a27(r152)@16:shuffle
  cp13:a25(r212)<->a27(r152)@16:shuffle
  cp14:a25(r212)<->a26(r213)@16:shuffle
  cp15:a23(r175)<->a25(r212)@16:shuffle
  cp16:a22(r216)<->a23(r175)@16:shuffle
  cp17:a22(r216)<->a24(r215)@16:shuffle
  cp18:a21(r147)<->a22(r216)@16:shuffle
  cp19:a19(r217)<->a21(r147)@16:shuffle
  cp20:a19(r217)<->a20(r218)@16:shuffle
  cp21:a18(r134)<->a19(r217)@16:shuffle
  cp22:a1(r170)<->a18(r134)@16:shuffle
  cp23:a1(r170)<->a17(r219)@16:shuffle
  cp24:a14(r140)<->a38(r160)@32:shuffle
  cp25:a36(r204)<->a38(r160)@32:shuffle
  cp26:a36(r204)<->a37(r205)@32:shuffle
  cp27:a34(r161)<->a36(r204)@32:shuffle
  cp28:a33(r208)<->a34(r161)@32:shuffle
  cp29:a33(r208)<->a35(r207)@32:shuffle
  cp30:a32(r165)<->a33(r208)@32:shuffle
  cp31:a30(r209)<->a32(r165)@32:shuffle
  cp32:a30(r209)<->a31(r210)@32:shuffle
  cp33:a29(r168)<->a30(r209)@32:shuffle
  cp34:a1(r170)<->a29(r168)@32:shuffle
  cp35:a1(r170)<->a28(r211)@32:shuffle
  cp36:a1(r170)<->a41(r137)@47:shuffle
  cp37:a14(r140)<->a41(r137)@47:shuffle
  cp38:a14(r140)<->a40(r200)@47:shuffle
  cp39:a64(r181)<->a65(r182)@109:shuffle
  cp40:a62(r183)<->a64(r181)@109:shuffle
  cp41:a62(r183)<->a63(r184)@109:shuffle
  cp42:a61(r117)<->a62(r183)@109:shuffle
  cp43:a59(r185)<->a61(r117)@109:shuffle
  cp44:a59(r185)<->a60(r186)@109:shuffle
  cp45:a58(r119)<->a59(r185)@109:shuffle
  cp46:a56(r187)<->a58(r119)@109:shuffle
  cp47:a56(r187)<->a57(r188)@109:shuffle
  cp48:a55(r121)<->a56(r187)@109:shuffle
  cp49:a53(r189)<->a55(r121)@109:shuffle
  cp50:a53(r189)<->a54(r190)@109:shuffle
  cp51:a52(r123)<->a53(r189)@109:shuffle
  cp52:a50(r191)<->a52(r123)@109:shuffle
  cp53:a50(r191)<->a51(r192)@109:shuffle
  cp54:a49(r125)<->a50(r191)@109:shuffle
  cp55:a47(r193)<->a49(r125)@109:shuffle
  cp56:a47(r193)<->a48(r194)@109:shuffle
  cp57:a45(r127)<->a47(r193)@109:shuffle
  cp58:a14(r140)<->a45(r127)@109:shuffle
  cp59:a14(r140)<->a46(r196)@109:shuffle
  cp60:a16(r178)<->a68(r228)@1000:move
  cp61:a5(r179)<->a67(r229)@1000:move
  pref0:a0(r177)<-hr0@2000
  pref1:a68(r228)<-hr0@2000
  pref2:a67(r229)<-hr1@2000
  regions=1, blocks=14, points=104
    allocnos=69 (big 0), copies=62, conflicts=0, ranges=74

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r177 1r170 2r227 3r156 4r225 5r179 6r226 7r155 8r224 9r132 10r223 11r220 12r221 13r173 14r140 15r130 16r178 17r219 18r134 19r217 20r218 21r147 22r216 23r175 24r215 25r212 26r213 27r152 28r211 29r168 30r209 31r210 32r165 33r208 34r161 35r207 36r204 37r205 38r160 39r201 40r200 41r137 42r199 43r198 44r197 45r127 46r196 47r193 48r194 49r125 50r191 51r192 52r123 53r189 54r190 55r121 56r187 57r188 58r119 59r185 60r186 61r117 62r183 63r184 64r181 65r182 66r180 67r229 68r228
    modified regnos: 117 119 121 123 125 127 130 132 134 137 140 147 152 155 156 160 161 165 168 170 173 175 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 196 197 198 199 200 201 204 205 207 208 209 210 211 212 213 215 216 217 218 219 220 221 223 224 225 226 227 228 229
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@1592220
          2:( 0 2-12 14)@191000
      Allocno a0r177 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r170 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r227 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a3r156 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r225 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r179 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r226 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a7r155 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r224 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r223 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a11r220 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r221 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a13r173 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r140 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r178 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a17r219 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a18r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r217 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r218 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a21r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r216 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r175 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r215 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a25r212 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a26r213 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a27r152 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a28r211 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a29r168 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a30r209 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a31r210 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a32r165 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a33r208 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a34r161 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a35r207 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a36r204 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a37r205 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a38r160 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a39r201 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a40r200 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a41r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a42r199 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a43r198 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a44r197 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a45r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a46r196 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a47r193 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a48r194 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a49r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a50r191 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a51r192 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a52r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a53r189 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a54r190 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a55r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a56r187 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a57r188 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a58r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a59r185 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a60r186 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a61r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a62r183 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a63r184 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a64r181 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a65r182 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a66r180 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a67r229 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a68r228 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Forming thread by copy 39:a64r181-a65r182 (freq=109):
        Result (freq=3500): a64r181(1750) a65r182(1750)
      Forming thread by copy 40:a62r183-a64r181 (freq=109):
        Result (freq=5250): a62r183(1750) a64r181(1750) a65r182(1750)
      Forming thread by copy 42:a61r117-a62r183 (freq=109):
        Result (freq=7000): a61r117(1750) a62r183(1750) a64r181(1750) a65r182(1750)
      Forming thread by copy 43:a59r185-a61r117 (freq=109):
        Result (freq=8750): a59r185(1750) a61r117(1750) a62r183(1750) a64r181(1750) a65r182(1750)
      Forming thread by copy 45:a58r119-a59r185 (freq=109):
        Result (freq=10500): a58r119(1750) a59r185(1750) a61r117(1750) a62r183(1750) a64r181(1750) a65r182(1750)
      Forming thread by copy 46:a56r187-a58r119 (freq=109):
        Result (freq=12250): a56r187(1750) a58r119(1750) a59r185(1750) a61r117(1750) a62r183(1750) a64r181(1750) a65r182(1750)
      Forming thread by copy 48:a55r121-a56r187 (freq=109):
        Result (freq=14000): a55r121(1750) a56r187(1750) a58r119(1750) a59r185(1750) a61r117(1750) a62r183(1750) a64r181(1750) a65r182(1750)
      Forming thread by copy 49:a53r189-a55r121 (freq=109):
        Result (freq=15750): a53r189(1750) a55r121(1750) a56r187(1750) a58r119(1750) a59r185(1750) a61r117(1750) a62r183(1750) a64r181(1750) a65r182(1750)
      Forming thread by copy 51:a52r123-a53r189 (freq=109):
        Result (freq=17500): a52r123(1750) a53r189(1750) a55r121(1750) a56r187(1750) a58r119(1750) a59r185(1750) a61r117(1750) a62r183(1750) a64r181(1750) a65r182(1750)
      Forming thread by copy 52:a50r191-a52r123 (freq=109):
        Result (freq=19250): a50r191(1750) a52r123(1750) a53r189(1750) a55r121(1750) a56r187(1750) a58r119(1750) a59r185(1750) a61r117(1750) a62r183(1750) a64r181(1750) a65r182(1750)
      Forming thread by copy 54:a49r125-a50r191 (freq=109):
        Result (freq=21000): a49r125(1750) a50r191(1750) a52r123(1750) a53r189(1750) a55r121(1750) a56r187(1750) a58r119(1750) a59r185(1750) a61r117(1750) a62r183(1750) a64r181(1750) a65r182(1750)
      Forming thread by copy 55:a47r193-a49r125 (freq=109):
        Result (freq=22750): a47r193(1750) a49r125(1750) a50r191(1750) a52r123(1750) a53r189(1750) a55r121(1750) a56r187(1750) a58r119(1750) a59r185(1750) a61r117(1750) a62r183(1750) a64r181(1750) a65r182(1750)
      Forming thread by copy 57:a45r127-a47r193 (freq=109):
        Result (freq=24500): a45r127(1750) a47r193(1750) a49r125(1750) a50r191(1750) a52r123(1750) a53r189(1750) a55r121(1750) a56r187(1750) a58r119(1750) a59r185(1750) a61r117(1750) a62r183(1750) a64r181(1750) a65r182(1750)
      Forming thread by copy 58:a14r140-a45r127 (freq=109):
        Result (freq=27200): a14r140(2700) a45r127(1750) a47r193(1750) a49r125(1750) a50r191(1750) a52r123(1750) a53r189(1750) a55r121(1750) a56r187(1750) a58r119(1750) a59r185(1750) a61r117(1750) a62r183(1750) a64r181(1750) a65r182(1750)
      Forming thread by copy 36:a1r170-a41r137 (freq=47):
        Result (freq=1704): a1r170(950) a41r137(754)
      Forming thread by copy 37:a14r140-a41r137 (freq=47):
        Result (freq=28904): a14r140(2700) a1r170(950) a41r137(754) a45r127(1750) a47r193(1750) a49r125(1750) a50r191(1750) a52r123(1750) a53r189(1750) a55r121(1750) a56r187(1750) a58r119(1750) a59r185(1750) a61r117(1750) a62r183(1750) a64r181(1750) a65r182(1750)
      Forming thread by copy 24:a14r140-a38r160 (freq=32):
        Result (freq=29428): a14r140(2700) a38r160(524) a1r170(950) a41r137(754) a45r127(1750) a47r193(1750) a49r125(1750) a50r191(1750) a52r123(1750) a53r189(1750) a55r121(1750) a56r187(1750) a58r119(1750) a59r185(1750) a61r117(1750) a62r183(1750) a64r181(1750) a65r182(1750)
      Forming thread by copy 25:a36r204-a38r160 (freq=32):
        Result (freq=29952): a36r204(524) a14r140(2700) a38r160(524) a1r170(950) a41r137(754) a45r127(1750) a47r193(1750) a49r125(1750) a50r191(1750) a52r123(1750) a53r189(1750) a55r121(1750) a56r187(1750) a58r119(1750) a59r185(1750) a61r117(1750) a62r183(1750) a64r181(1750) a65r182(1750)
      Forming thread by copy 27:a34r161-a36r204 (freq=32):
        Result (freq=30476): a34r161(524) a36r204(524) a14r140(2700) a38r160(524) a1r170(950) a41r137(754) a45r127(1750) a47r193(1750) a49r125(1750) a50r191(1750) a52r123(1750) a53r189(1750) a55r121(1750) a56r187(1750) a58r119(1750) a59r185(1750) a61r117(1750) a62r183(1750) a64r181(1750) a65r182(1750)
      Forming thread by copy 28:a33r208-a34r161 (freq=32):
        Result (freq=31000): a33r208(524) a34r161(524) a36r204(524) a14r140(2700) a38r160(524) a1r170(950) a41r137(754) a45r127(1750) a47r193(1750) a49r125(1750) a50r191(1750) a52r123(1750) a53r189(1750) a55r121(1750) a56r187(1750) a58r119(1750) a59r185(1750) a61r117(1750) a62r183(1750) a64r181(1750) a65r182(1750)
      Forming thread by copy 30:a32r165-a33r208 (freq=32):
        Result (freq=31524): a32r165(524) a33r208(524) a34r161(524) a36r204(524) a14r140(2700) a38r160(524) a1r170(950) a41r137(754) a45r127(1750) a47r193(1750) a49r125(1750) a50r191(1750) a52r123(1750) a53r189(1750) a55r121(1750) a56r187(1750) a58r119(1750) a59r185(1750) a61r117(1750) a62r183(1750) a64r181(1750) a65r182(1750)
      Forming thread by copy 31:a30r209-a32r165 (freq=32):
        Result (freq=32048): a30r209(524) a32r165(524) a33r208(524) a34r161(524) a36r204(524) a14r140(2700) a38r160(524) a1r170(950) a41r137(754) a45r127(1750) a47r193(1750) a49r125(1750) a50r191(1750) a52r123(1750) a53r189(1750) a55r121(1750) a56r187(1750) a58r119(1750) a59r185(1750) a61r117(1750) a62r183(1750) a64r181(1750) a65r182(1750)
      Forming thread by copy 33:a29r168-a30r209 (freq=32):
        Result (freq=32572): a29r168(524) a30r209(524) a32r165(524) a33r208(524) a34r161(524) a36r204(524) a14r140(2700) a38r160(524) a1r170(950) a41r137(754) a45r127(1750) a47r193(1750) a49r125(1750) a50r191(1750) a52r123(1750) a53r189(1750) a55r121(1750) a56r187(1750) a58r119(1750) a59r185(1750) a61r117(1750) a62r183(1750) a64r181(1750) a65r182(1750)
      Forming thread by copy 0:a13r173-a14r140 (freq=22):
        Result (freq=32938): a13r173(366) a29r168(524) a30r209(524) a32r165(524) a33r208(524) a34r161(524) a36r204(524) a14r140(2700) a38r160(524) a1r170(950) a41r137(754) a45r127(1750) a47r193(1750) a49r125(1750) a50r191(1750) a52r123(1750) a53r189(1750) a55r121(1750) a56r187(1750) a58r119(1750) a59r185(1750) a61r117(1750) a62r183(1750) a64r181(1750) a65r182(1750)
      Forming thread by copy 1:a11r220-a13r173 (freq=22):
        Result (freq=33304): a11r220(366) a13r173(366) a29r168(524) a30r209(524) a32r165(524) a33r208(524) a34r161(524) a36r204(524) a14r140(2700) a38r160(524) a1r170(950) a41r137(754) a45r127(1750) a47r193(1750) a49r125(1750) a50r191(1750) a52r123(1750) a53r189(1750) a55r121(1750) a56r187(1750) a58r119(1750) a59r185(1750) a61r117(1750) a62r183(1750) a64r181(1750) a65r182(1750)
      Forming thread by copy 3:a9r132-a11r220 (freq=22):
        Result (freq=33670): a9r132(366) a11r220(366) a13r173(366) a29r168(524) a30r209(524) a32r165(524) a33r208(524) a34r161(524) a36r204(524) a14r140(2700) a38r160(524) a1r170(950) a41r137(754) a45r127(1750) a47r193(1750) a49r125(1750) a50r191(1750) a52r123(1750) a53r189(1750) a55r121(1750) a56r187(1750) a58r119(1750) a59r185(1750) a61r117(1750) a62r183(1750) a64r181(1750) a65r182(1750)
      Forming thread by copy 4:a8r224-a9r132 (freq=22):
        Result (freq=34036): a8r224(366) a9r132(366) a11r220(366) a13r173(366) a29r168(524) a30r209(524) a32r165(524) a33r208(524) a34r161(524) a36r204(524) a14r140(2700) a38r160(524) a1r170(950) a41r137(754) a45r127(1750) a47r193(1750) a49r125(1750) a50r191(1750) a52r123(1750) a53r189(1750) a55r121(1750) a56r187(1750) a58r119(1750) a59r185(1750) a61r117(1750) a62r183(1750) a64r181(1750) a65r182(1750)
      Forming thread by copy 6:a7r155-a8r224 (freq=22):
        Result (freq=34402): a7r155(366) a8r224(366) a9r132(366) a11r220(366) a13r173(366) a29r168(524) a30r209(524) a32r165(524) a33r208(524) a34r161(524) a36r204(524) a14r140(2700) a38r160(524) a1r170(950) a41r137(754) a45r127(1750) a47r193(1750) a49r125(1750) a50r191(1750) a52r123(1750) a53r189(1750) a55r121(1750) a56r187(1750) a58r119(1750) a59r185(1750) a61r117(1750) a62r183(1750) a64r181(1750) a65r182(1750)
      Forming thread by copy 7:a4r225-a7r155 (freq=22):
        Result (freq=34768): a4r225(366) a7r155(366) a8r224(366) a9r132(366) a11r220(366) a13r173(366) a29r168(524) a30r209(524) a32r165(524) a33r208(524) a34r161(524) a36r204(524) a14r140(2700) a38r160(524) a1r170(950) a41r137(754) a45r127(1750) a47r193(1750) a49r125(1750) a50r191(1750) a52r123(1750) a53r189(1750) a55r121(1750) a56r187(1750) a58r119(1750) a59r185(1750) a61r117(1750) a62r183(1750) a64r181(1750) a65r182(1750)
      Forming thread by copy 9:a3r156-a4r225 (freq=22):
        Result (freq=35134): a3r156(366) a4r225(366) a7r155(366) a8r224(366) a9r132(366) a11r220(366) a13r173(366) a29r168(524) a30r209(524) a32r165(524) a33r208(524) a34r161(524) a36r204(524) a14r140(2700) a38r160(524) a1r170(950) a41r137(754) a45r127(1750) a47r193(1750) a49r125(1750) a50r191(1750) a52r123(1750) a53r189(1750) a55r121(1750) a56r187(1750) a58r119(1750) a59r185(1750) a61r117(1750) a62r183(1750) a64r181(1750) a65r182(1750)
      Forming thread by copy 12:a14r140-a27r152 (freq=16):
        Result (freq=35390): a3r156(366) a27r152(256) a4r225(366) a7r155(366) a8r224(366) a9r132(366) a11r220(366) a13r173(366) a29r168(524) a30r209(524) a32r165(524) a33r208(524) a34r161(524) a36r204(524) a14r140(2700) a38r160(524) a1r170(950) a41r137(754) a45r127(1750) a47r193(1750) a49r125(1750) a50r191(1750) a52r123(1750) a53r189(1750) a55r121(1750) a56r187(1750) a58r119(1750) a59r185(1750) a61r117(1750) a62r183(1750) a64r181(1750) a65r182(1750)
      Forming thread by copy 13:a25r212-a27r152 (freq=16):
        Result (freq=35646): a25r212(256) a3r156(366) a27r152(256) a4r225(366) a7r155(366) a8r224(366) a9r132(366) a11r220(366) a13r173(366) a29r168(524) a30r209(524) a32r165(524) a33r208(524) a34r161(524) a36r204(524) a14r140(2700) a38r160(524) a1r170(950) a41r137(754) a45r127(1750) a47r193(1750) a49r125(1750) a50r191(1750) a52r123(1750) a53r189(1750) a55r121(1750) a56r187(1750) a58r119(1750) a59r185(1750) a61r117(1750) a62r183(1750) a64r181(1750) a65r182(1750)
      Forming thread by copy 15:a23r175-a25r212 (freq=16):
        Result (freq=35902): a23r175(256) a25r212(256) a3r156(366) a27r152(256) a4r225(366) a7r155(366) a8r224(366) a9r132(366) a11r220(366) a13r173(366) a29r168(524) a30r209(524) a32r165(524) a33r208(524) a34r161(524) a36r204(524) a14r140(2700) a38r160(524) a1r170(950) a41r137(754) a45r127(1750) a47r193(1750) a49r125(1750) a50r191(1750) a52r123(1750) a53r189(1750) a55r121(1750) a56r187(1750) a58r119(1750) a59r185(1750) a61r117(1750) a62r183(1750) a64r181(1750) a65r182(1750)
      Forming thread by copy 16:a22r216-a23r175 (freq=16):
        Result (freq=36158): a22r216(256) a23r175(256) a25r212(256) a3r156(366) a27r152(256) a4r225(366) a7r155(366) a8r224(366) a9r132(366) a11r220(366) a13r173(366) a29r168(524) a30r209(524) a32r165(524) a33r208(524) a34r161(524) a36r204(524) a14r140(2700) a38r160(524) a1r170(950) a41r137(754) a45r127(1750) a47r193(1750) a49r125(1750) a50r191(1750) a52r123(1750) a53r189(1750) a55r121(1750) a56r187(1750) a58r119(1750) a59r185(1750) a61r117(1750) a62r183(1750) a64r181(1750) a65r182(1750)
      Forming thread by copy 18:a21r147-a22r216 (freq=16):
        Result (freq=36414): a21r147(256) a22r216(256) a23r175(256) a25r212(256) a3r156(366) a27r152(256) a4r225(366) a7r155(366) a8r224(366) a9r132(366) a11r220(366) a13r173(366) a29r168(524) a30r209(524) a32r165(524) a33r208(524) a34r161(524) a36r204(524) a14r140(2700) a38r160(524) a1r170(950) a41r137(754) a45r127(1750) a47r193(1750) a49r125(1750) a50r191(1750) a52r123(1750) a53r189(1750) a55r121(1750) a56r187(1750) a58r119(1750) a59r185(1750) a61r117(1750) a62r183(1750) a64r181(1750) a65r182(1750)
      Forming thread by copy 19:a19r217-a21r147 (freq=16):
        Result (freq=36670): a19r217(256) a21r147(256) a22r216(256) a23r175(256) a25r212(256) a3r156(366) a27r152(256) a4r225(366) a7r155(366) a8r224(366) a9r132(366) a11r220(366) a13r173(366) a29r168(524) a30r209(524) a32r165(524) a33r208(524) a34r161(524) a36r204(524) a14r140(2700) a38r160(524) a1r170(950) a41r137(754) a45r127(1750) a47r193(1750) a49r125(1750) a50r191(1750) a52r123(1750) a53r189(1750) a55r121(1750) a56r187(1750) a58r119(1750) a59r185(1750) a61r117(1750) a62r183(1750) a64r181(1750) a65r182(1750)
      Forming thread by copy 21:a18r134-a19r217 (freq=16):
        Result (freq=36926): a18r134(256) a19r217(256) a21r147(256) a22r216(256) a23r175(256) a25r212(256) a3r156(366) a27r152(256) a4r225(366) a7r155(366) a8r224(366) a9r132(366) a11r220(366) a13r173(366) a29r168(524) a30r209(524) a32r165(524) a33r208(524) a34r161(524) a36r204(524) a14r140(2700) a38r160(524) a1r170(950) a41r137(754) a45r127(1750) a47r193(1750) a49r125(1750) a50r191(1750) a52r123(1750) a53r189(1750) a55r121(1750) a56r187(1750) a58r119(1750) a59r185(1750) a61r117(1750) a62r183(1750) a64r181(1750) a65r182(1750)
      Pushing a26(r213,l0)(cost 0)
      Pushing a24(r215,l0)(cost 0)
      Pushing a20(r218,l0)(cost 0)
      Pushing a17(r219,l0)(cost 0)
      Pushing a12(r221,l0)(cost 0)
      Pushing a10(r223,l0)(cost 0)
      Pushing a6(r226,l0)(cost 0)
      Pushing a2(r227,l0)(cost 0)
      Pushing a37(r205,l0)(cost 0)
      Pushing a35(r207,l0)(cost 0)
      Pushing a31(r210,l0)(cost 0)
      Pushing a28(r211,l0)(cost 0)
      Pushing a40(r200,l0)(cost 0)
      Pushing a42(r199,l0)(cost 0)
      Pushing a43(r198,l0)(cost 0)
      Pushing a63(r184,l0)(cost 0)
      Pushing a60(r186,l0)(cost 0)
      Pushing a57(r188,l0)(cost 0)
      Pushing a54(r190,l0)(cost 0)
      Pushing a51(r192,l0)(cost 0)
      Pushing a48(r194,l0)(cost 0)
      Pushing a46(r196,l0)(cost 0)
      Pushing a44(r197,l0)(cost 0)
      Pushing a68(r228,l0)(cost 0)
      Pushing a67(r229,l0)(cost 0)
      Pushing a66(r180,l0)(cost 0)
      Pushing a0(r177,l0)(cost 0)
      Pushing a39(r201,l0)(cost 0)
      Pushing a27(r152,l0)(cost 0)
      Pushing a25(r212,l0)(cost 0)
      Pushing a23(r175,l0)(cost 0)
      Pushing a22(r216,l0)(cost 0)
      Pushing a21(r147,l0)(cost 0)
      Pushing a19(r217,l0)(cost 0)
      Pushing a18(r134,l0)(cost 0)
      Pushing a13(r173,l0)(cost 0)
      Pushing a11(r220,l0)(cost 0)
      Pushing a9(r132,l0)(cost 0)
      Pushing a8(r224,l0)(cost 0)
      Pushing a7(r155,l0)(cost 0)
      Pushing a4(r225,l0)(cost 0)
      Pushing a3(r156,l0)(cost 0)
      Pushing a38(r160,l0)(cost 0)
        Making a15(r130,l0) colorable
      Pushing a15(r130,l0)(cost 36650)
      Pushing a36(r204,l0)(cost 0)
      Pushing a34(r161,l0)(cost 0)
      Pushing a33(r208,l0)(cost 0)
      Pushing a32(r165,l0)(cost 0)
      Pushing a30(r209,l0)(cost 0)
      Pushing a29(r168,l0)(cost 0)
      Pushing a41(r137,l0)(cost 0)
      Pushing a1(r170,l0)(cost 0)
      Pushing a64(r181,l0)(cost 0)
      Pushing a62(r183,l0)(cost 0)
      Pushing a61(r117,l0)(cost 0)
      Forming thread by copy 61:a5r179-a67r229 (freq=1000):
        Result (freq=12669): a5r179(10669) a67r229(2000)
        Making a5(r179,l0) colorable
      Pushing a5(r179,l0)(cost 199610)
      Forming thread by copy 60:a16r178-a68r228 (freq=1000):
        Result (freq=5750): a16r178(3750) a68r228(2000)
        Making a16(r178,l0) colorable
      Pushing a16(r178,l0)(cost 37500)
      Pushing a59(r185,l0)(cost 0)
      Pushing a58(r119,l0)(cost 0)
      Pushing a56(r187,l0)(cost 0)
      Pushing a55(r121,l0)(cost 0)
      Pushing a53(r189,l0)(cost 0)
      Pushing a52(r123,l0)(cost 0)
      Pushing a50(r191,l0)(cost 0)
      Pushing a49(r125,l0)(cost 0)
      Pushing a47(r193,l0)(cost 0)
      Pushing a45(r127,l0)(cost 0)
      Pushing a65(r182,l0)(cost 0)
      Pushing a14(r140,l0)(cost 0)
      Popping a14(r140,l0)  -- assign reg 3
      Popping a65(r182,l0)  -- assign reg 3
      Popping a45(r127,l0)  -- assign reg 3
      Popping a47(r193,l0)  -- assign reg 3
      Popping a49(r125,l0)  -- assign reg 3
      Popping a50(r191,l0)  -- assign reg 3
      Popping a52(r123,l0)  -- assign reg 3
      Popping a53(r189,l0)  -- assign reg 3
      Popping a55(r121,l0)  -- assign reg 3
      Popping a56(r187,l0)  -- assign reg 3
      Popping a58(r119,l0)  -- assign reg 3
      Popping a59(r185,l0)  -- assign reg 3
      Popping a16(r178,l0)  -- assign reg 2
      Popping a5(r179,l0)  -- assign reg 1
      Popping a61(r117,l0)  -- assign reg 3
      Popping a62(r183,l0)  -- assign reg 3
      Popping a64(r181,l0)  -- assign reg 3
      Popping a1(r170,l0)  -- assign reg 3
      Popping a41(r137,l0)  -- assign reg 3
      Popping a29(r168,l0)  -- assign reg 3
      Popping a30(r209,l0)  -- assign reg 3
      Popping a32(r165,l0)  -- assign reg 3
      Popping a33(r208,l0)  -- assign reg 3
      Popping a34(r161,l0)  -- assign reg 3
      Popping a36(r204,l0)  -- assign reg 3
      Popping a15(r130,l0)  -- assign reg 0
      Popping a38(r160,l0)  -- assign reg 3
      Popping a3(r156,l0)  -- assign reg 3
      Popping a4(r225,l0)  -- assign reg 3
      Popping a7(r155,l0)  -- assign reg 3
      Popping a8(r224,l0)  -- assign reg 3
      Popping a9(r132,l0)  -- assign reg 3
      Popping a11(r220,l0)  -- assign reg 3
      Popping a13(r173,l0)  -- assign reg 3
      Popping a18(r134,l0)  -- assign reg 3
      Popping a19(r217,l0)  -- assign reg 3
      Popping a21(r147,l0)  -- assign reg 3
      Popping a22(r216,l0)  -- assign reg 3
      Popping a23(r175,l0)  -- assign reg 3
      Popping a25(r212,l0)  -- assign reg 3
      Popping a27(r152,l0)  -- assign reg 3
      Popping a39(r201,l0)  -- assign reg 1
      Popping a0(r177,l0)  -- assign reg 0
      Popping a66(r180,l0)  -- assign reg 3
      Popping a67(r229,l0)  -- assign reg 1
      Popping a68(r228,l0)  -- assign reg 0
      Popping a44(r197,l0)  -- assign reg 4
      Popping a46(r196,l0)  -- assign reg 4
      Popping a48(r194,l0)  -- assign reg 0
      Popping a51(r192,l0)  -- assign reg 4
      Popping a54(r190,l0)  -- assign reg 0
      Popping a57(r188,l0)  -- assign reg 4
      Popping a60(r186,l0)  -- assign reg 0
      Popping a63(r184,l0)  -- assign reg 4
      Popping a43(r198,l0)  -- assign reg 4
      Popping a42(r199,l0)  -- assign reg 4
      Popping a40(r200,l0)  -- assign reg 1
      Popping a28(r211,l0)  -- assign reg 4
      Popping a31(r210,l0)  -- assign reg 4
      Popping a35(r207,l0)  -- assign reg 4
      Popping a37(r205,l0)  -- assign reg 4
      Popping a2(r227,l0)  -- assign reg 4
      Popping a6(r226,l0)  -- assign reg 4
      Popping a10(r223,l0)  -- assign reg 4
      Popping a12(r221,l0)  -- assign reg 4
      Popping a17(r219,l0)  -- assign reg 4
      Popping a20(r218,l0)  -- assign reg 4
      Popping a24(r215,l0)  -- assign reg 4
      Popping a26(r213,l0)  -- assign reg 4
Disposition:
   61:r117 l0     3   58:r119 l0     3   55:r121 l0     3   52:r123 l0     3
   49:r125 l0     3   45:r127 l0     3   15:r130 l0     0    9:r132 l0     3
   18:r134 l0     3   41:r137 l0     3   14:r140 l0     3   21:r147 l0     3
   27:r152 l0     3    7:r155 l0     3    3:r156 l0     3   38:r160 l0     3
   34:r161 l0     3   32:r165 l0     3   29:r168 l0     3    1:r170 l0     3
   13:r173 l0     3   23:r175 l0     3    0:r177 l0     0   16:r178 l0     2
    5:r179 l0     1   66:r180 l0     3   64:r181 l0     3   65:r182 l0     3
   62:r183 l0     3   63:r184 l0     4   59:r185 l0     3   60:r186 l0     0
   56:r187 l0     3   57:r188 l0     4   53:r189 l0     3   54:r190 l0     0
   50:r191 l0     3   51:r192 l0     4   47:r193 l0     3   48:r194 l0     0
   46:r196 l0     4   44:r197 l0     4   43:r198 l0     4   42:r199 l0     4
   40:r200 l0     1   39:r201 l0     1   36:r204 l0     3   37:r205 l0     4
   35:r207 l0     4   33:r208 l0     3   30:r209 l0     3   31:r210 l0     4
   28:r211 l0     4   25:r212 l0     3   26:r213 l0     4   24:r215 l0     4
   22:r216 l0     3   19:r217 l0     3   20:r218 l0     4   17:r219 l0     4
   11:r220 l0     3   12:r221 l0     4   10:r223 l0     4    8:r224 l0     3
    4:r225 l0     3    6:r226 l0     4    2:r227 l0     4   68:r228 l0     0
   67:r229 l0     1
New iteration of spill/restore move
+++Costs: overall -84000, reg -84000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_ConfigBreakDeadTime

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,13u} r13={1d,13u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,13u} r103={1d,12u} r117={1d,2u} r119={1d,2u} r121={1d,2u} r123={1d,2u} r125={1d,2u} r127={1d,1u} r130={1d,4u,3e} r132={1d,2u} r134={1d,1u} r137={1d,1u} r140={2d,7u} r147={1d,2u} r152={1d,3u} r155={1d,2u} r156={1d,1u} r160={1d,3u} r161={1d,2u} r165={1d,2u} r168={1d,1u} r170={3d,6u} r173={1d,3u} r175={1d,2u} r177={2d,1u} r178={1d,3u} r179={1d,41u,20e} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,2u} r204={1d,1u} r205={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} 
;;    total ref usage 328{103d,202u,23e} in 180{180 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 7 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2265:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI tmpbdtr (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2265:12 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2268:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2269:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2270:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2271:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2272:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2273:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2274:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2275:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2276:3 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2279:3 -1
     (nil))
(debug_insn 21 20 215 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2279:3 -1
     (nil))
(insn 215 21 2 2 (set (reg:SI 228)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2263:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 215 216 2 (set (reg/v/f:SI 178 [ htim ])
        (reg:SI 228)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2263:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 228)
        (nil)))
(insn 216 2 22 2 (set (reg:SI 229)
        (reg:SI 1 r1 [ sBreakDeadTimeConfig ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2263:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ sBreakDeadTimeConfig ])
        (nil)))
(insn 22 216 3 2 (set (reg:SI 180 [ htim_35(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 178 [ htim ])
                    (const_int 60 [0x3c])) [0 htim_35(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2279:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 3 22 23 2 (set (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
        (reg:SI 229)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2263:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 229)
        (nil)))
(insn 23 3 24 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 180 [ htim_35(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2279:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 180 [ htim_35(D)->Lock ])
        (nil)))
(jump_insn 24 23 25 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 214)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2279:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 214)
(note 25 24 64 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 64 25 26 3 NOTE_INSN_DELETED)
(debug_insn 26 64 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2279:3 -1
     (nil))
(debug_insn 27 26 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2279:3 -1
     (nil))
(debug_insn 28 27 29 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2285:3 -1
     (nil))
(debug_insn 29 28 30 3 (var_location:SI tmpbdtr (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
            (const_int 12 [0xc])) [1 sBreakDeadTimeConfig_36(D)->DeadTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2285:3 -1
     (nil))
(debug_insn 30 29 31 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2286:3 -1
     (nil))
(debug_insn 31 30 32 3 (var_location:SI tmpbdtr (ior:SI (and:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                    (const_int 12 [0xc])) [1 sBreakDeadTimeConfig_36(D)->DeadTime+0 S4 A32])
            (const_int -769 [0xfffffffffffffcff]))
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 8 [0x8])) [1 sBreakDeadTimeConfig_36(D)->LockLevel+0 S4 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2286:3 -1
     (nil))
(debug_insn 32 31 33 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2287:3 -1
     (nil))
(insn 33 32 35 3 (set (reg:SI 182 [ sBreakDeadTimeConfig_36(D)->DeadTime ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 12 [0xc])) [1 sBreakDeadTimeConfig_36(D)->DeadTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2286:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 12 [0xc])) [1 sBreakDeadTimeConfig_36(D)->DeadTime+0 S4 A32])
        (nil)))
(insn 35 33 34 3 (set (reg:SI 184 [ sBreakDeadTimeConfig_36(D)->LockLevel ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 8 [0x8])) [1 sBreakDeadTimeConfig_36(D)->LockLevel+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2286:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 8 [0x8])) [1 sBreakDeadTimeConfig_36(D)->LockLevel+0 S4 A32])
        (nil)))
(insn 34 35 40 3 (set (reg:SI 181)
        (and:SI (reg:SI 182 [ sBreakDeadTimeConfig_36(D)->DeadTime ])
            (const_int -769 [0xfffffffffffffcff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2286:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 182 [ sBreakDeadTimeConfig_36(D)->DeadTime ])
        (nil)))
(insn 40 34 36 3 (set (reg:SI 186 [ sBreakDeadTimeConfig_36(D)->OffStateIDLEMode ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 4 [0x4])) [1 sBreakDeadTimeConfig_36(D)->OffStateIDLEMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2287:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 4 [0x4])) [1 sBreakDeadTimeConfig_36(D)->OffStateIDLEMode+0 S4 A32])
        (nil)))
(insn 36 40 37 3 (set (reg:SI 183 [ tmpbdtr ])
        (ior:SI (reg:SI 181)
            (reg:SI 184 [ sBreakDeadTimeConfig_36(D)->LockLevel ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2286:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 184 [ sBreakDeadTimeConfig_36(D)->LockLevel ])
        (expr_list:REG_DEAD (reg:SI 181)
            (nil))))
(insn 37 36 38 3 (set (reg:SI 117 [ _5 ])
        (and:SI (reg:SI 183 [ tmpbdtr ])
            (const_int -1025 [0xfffffffffffffbff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2287:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 183 [ tmpbdtr ])
        (nil)))
(debug_insn 38 37 39 3 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 4 [0x4])) [1 sBreakDeadTimeConfig_36(D)->OffStateIDLEMode+0 S4 A32])
        (reg:SI 117 [ _5 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2287:3 -1
     (nil))
(debug_insn 39 38 41 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2288:3 -1
     (nil))
(insn 41 39 45 3 (set (reg:SI 185 [ tmpbdtr ])
        (ior:SI (reg:SI 117 [ _5 ])
            (reg:SI 186 [ sBreakDeadTimeConfig_36(D)->OffStateIDLEMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2287:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 186 [ sBreakDeadTimeConfig_36(D)->OffStateIDLEMode ])
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(insn 45 41 42 3 (set (reg:SI 188 [ sBreakDeadTimeConfig_36(D)->OffStateRunMode ])
        (mem:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ]) [1 sBreakDeadTimeConfig_36(D)->OffStateRunMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2288:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ]) [1 sBreakDeadTimeConfig_36(D)->OffStateRunMode+0 S4 A32])
        (nil)))
(insn 42 45 43 3 (set (reg:SI 119 [ _7 ])
        (and:SI (reg:SI 185 [ tmpbdtr ])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2288:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 185 [ tmpbdtr ])
        (nil)))
(debug_insn 43 42 44 3 (var_location:SI tmpbdtr (ior:SI (mem:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ]) [1 sBreakDeadTimeConfig_36(D)->OffStateRunMode+0 S4 A32])
        (reg:SI 119 [ _7 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2288:3 -1
     (nil))
(debug_insn 44 43 50 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2289:3 -1
     (nil))
(insn 50 44 46 3 (set (reg:SI 190 [ sBreakDeadTimeConfig_36(D)->BreakState ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 16 [0x10])) [1 sBreakDeadTimeConfig_36(D)->BreakState+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2289:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 16 [0x10])) [1 sBreakDeadTimeConfig_36(D)->BreakState+0 S4 A32])
        (nil)))
(insn 46 50 47 3 (set (reg:SI 187 [ tmpbdtr ])
        (ior:SI (reg:SI 119 [ _7 ])
            (reg:SI 188 [ sBreakDeadTimeConfig_36(D)->OffStateRunMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2288:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 188 [ sBreakDeadTimeConfig_36(D)->OffStateRunMode ])
        (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
            (nil))))
(insn 47 46 48 3 (set (reg:SI 121 [ _9 ])
        (and:SI (reg:SI 187 [ tmpbdtr ])
            (const_int -4097 [0xffffffffffffefff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2289:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 187 [ tmpbdtr ])
        (nil)))
(debug_insn 48 47 49 3 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 16 [0x10])) [1 sBreakDeadTimeConfig_36(D)->BreakState+0 S4 A32])
        (reg:SI 121 [ _9 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2289:3 -1
     (nil))
(debug_insn 49 48 51 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2290:3 -1
     (nil))
(insn 51 49 55 3 (set (reg:SI 189 [ tmpbdtr ])
        (ior:SI (reg:SI 121 [ _9 ])
            (reg:SI 190 [ sBreakDeadTimeConfig_36(D)->BreakState ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2289:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 190 [ sBreakDeadTimeConfig_36(D)->BreakState ])
        (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
            (nil))))
(insn 55 51 52 3 (set (reg:SI 192 [ sBreakDeadTimeConfig_36(D)->BreakPolarity ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 20 [0x14])) [1 sBreakDeadTimeConfig_36(D)->BreakPolarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2290:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 20 [0x14])) [1 sBreakDeadTimeConfig_36(D)->BreakPolarity+0 S4 A32])
        (nil)))
(insn 52 55 53 3 (set (reg:SI 123 [ _11 ])
        (and:SI (reg:SI 189 [ tmpbdtr ])
            (const_int -8193 [0xffffffffffffdfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2290:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 189 [ tmpbdtr ])
        (nil)))
(debug_insn 53 52 54 3 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 20 [0x14])) [1 sBreakDeadTimeConfig_36(D)->BreakPolarity+0 S4 A32])
        (reg:SI 123 [ _11 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2290:3 -1
     (nil))
(debug_insn 54 53 60 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2291:3 -1
     (nil))
(insn 60 54 56 3 (set (reg:SI 194 [ sBreakDeadTimeConfig_36(D)->AutomaticOutput ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 48 [0x30])) [1 sBreakDeadTimeConfig_36(D)->AutomaticOutput+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2291:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 48 [0x30])) [1 sBreakDeadTimeConfig_36(D)->AutomaticOutput+0 S4 A32])
        (nil)))
(insn 56 60 57 3 (set (reg:SI 191 [ tmpbdtr ])
        (ior:SI (reg:SI 123 [ _11 ])
            (reg:SI 192 [ sBreakDeadTimeConfig_36(D)->BreakPolarity ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2290:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 192 [ sBreakDeadTimeConfig_36(D)->BreakPolarity ])
        (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
            (nil))))
(insn 57 56 58 3 (set (reg:SI 125 [ _13 ])
        (and:SI (reg:SI 191 [ tmpbdtr ])
            (const_int -16385 [0xffffffffffffbfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2291:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 191 [ tmpbdtr ])
        (nil)))
(debug_insn 58 57 59 3 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 48 [0x30])) [1 sBreakDeadTimeConfig_36(D)->AutomaticOutput+0 S4 A32])
        (reg:SI 125 [ _13 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2291:3 -1
     (nil))
(debug_insn 59 58 61 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2292:3 -1
     (nil))
(insn 61 59 63 3 (set (reg:SI 193 [ tmpbdtr ])
        (ior:SI (reg:SI 125 [ _13 ])
            (reg:SI 194 [ sBreakDeadTimeConfig_36(D)->AutomaticOutput ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2291:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 194 [ sBreakDeadTimeConfig_36(D)->AutomaticOutput ])
        (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
            (nil))))
(insn 63 61 68 3 (set (reg:SI 196 [ sBreakDeadTimeConfig_36(D)->BreakFilter ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 24 [0x18])) [1 sBreakDeadTimeConfig_36(D)->BreakFilter+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2292:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 24 [0x18])) [1 sBreakDeadTimeConfig_36(D)->BreakFilter+0 S4 A32])
        (nil)))
(insn 68 63 62 3 (set (reg/f:SI 130 [ _18 ])
        (mem/f:SI (reg/v/f:SI 178 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 68 65 3 (set (reg:SI 127 [ _15 ])
        (and:SI (reg:SI 193 [ tmpbdtr ])
            (const_int -983041 [0xfffffffffff0ffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2292:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 193 [ tmpbdtr ])
        (nil)))
(insn 65 62 66 3 (set (reg/v:SI 140 [ tmpbdtr ])
        (ior:SI (ashift:SI (reg:SI 196 [ sBreakDeadTimeConfig_36(D)->BreakFilter ])
                (const_int 16 [0x10]))
            (reg:SI 127 [ _15 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2292:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 196 [ sBreakDeadTimeConfig_36(D)->BreakFilter ])
        (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
            (nil))))
(debug_insn 66 65 67 3 (var_location:SI tmpbdtr (reg/v:SI 140 [ tmpbdtr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2292:3 -1
     (nil))
(debug_insn 67 66 69 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:3 -1
     (nil))
(insn 69 67 70 3 (set (reg:SI 197)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073818624 [0x40012c00])
        (nil)))
(insn 70 69 71 3 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 130 [ _18 ])
            (reg:SI 197))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 197)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 130 [ _18 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 71 70 72 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 108)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 108)
(note 72 71 73 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 73 72 74 4 (set (reg:SI 198)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073820672 [0x40013400])
        (nil)))
(insn 74 73 75 4 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 130 [ _18 ])
            (reg:SI 198))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 198)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 130 [ _18 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 75 74 76 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 174)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 174)
(note 76 75 77 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 5 (set (reg:SI 199)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073827840 [0x40015000])
        (nil)))
(insn 78 77 79 5 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 130 [ _18 ])
            (reg:SI 199))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 199)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 130 [ _18 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 79 78 217 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 91)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 91)
(note 217 79 218 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(jump_insn 218 217 219 6 (set (pc)
        (label_ref 141)) 284 {*arm_jump}
     (nil)
 -> 141)
(barrier 219 218 138)
(code_label 138 219 83 7 540 (nil) [3 uses])
(note 83 138 84 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 84 83 85 7 (var_location:SI tmpbdtr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 -1
     (nil))
(debug_insn 85 84 86 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2318:7 -1
     (nil))
(debug_insn 86 85 88 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2321:7 -1
     (nil))
(insn 88 86 87 7 (set (reg:SI 200 [ sBreakDeadTimeConfig_36(D)->Break2AFMode ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 44 [0x2c])) [1 sBreakDeadTimeConfig_36(D)->Break2AFMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2321:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
        (nil)))
(insn 87 88 89 7 (set (reg:SI 137 [ _28 ])
        (and:SI (reg/v:SI 170 [ tmpbdtr ])
            (const_int -536870913 [0xffffffffdfffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2321:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 170 [ tmpbdtr ])
        (nil)))
(insn 89 87 90 7 (set (reg/v:SI 140 [ tmpbdtr ])
        (ior:SI (reg:SI 137 [ _28 ])
            (reg:SI 200 [ sBreakDeadTimeConfig_36(D)->Break2AFMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2321:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 200 [ sBreakDeadTimeConfig_36(D)->Break2AFMode ])
        (expr_list:REG_DEAD (reg:SI 137 [ _28 ])
            (nil))))
(debug_insn 90 89 91 7 (var_location:SI tmpbdtr (reg/v:SI 140 [ tmpbdtr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2321:7 -1
     (nil))
(code_label 91 90 92 8 539 (nil) [1 uses])
(note 92 91 93 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 93 92 94 8 (var_location:SI tmpbdtr (reg/v:SI 140 [ tmpbdtr ])) -1
     (nil))
(debug_insn 94 93 98 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2326:3 -1
     (nil))
(insn 98 94 95 8 (set (reg:SI 201)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2328:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 95 98 96 8 (set (mem/v:SI (plus:SI (reg/f:SI 130 [ _18 ])
                (const_int 68 [0x44])) [1 _18->BDTR+0 S4 A32])
        (reg/v:SI 140 [ tmpbdtr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2326:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 140 [ tmpbdtr ])
        (expr_list:REG_DEAD (reg/f:SI 130 [ _18 ])
            (nil))))
(debug_insn 96 95 97 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2328:3 -1
     (nil))
(debug_insn 97 96 5 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2328:3 -1
     (nil))
(insn 5 97 100 8 (set (reg:SI 177 [ <retval> ])
        (reg:SI 201)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2330:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 100 5 101 8 (set (mem:QI (plus:SI (reg/v/f:SI 178 [ htim ])
                (const_int 60 [0x3c])) [0 htim_35(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 201) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2328:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 201)
        (expr_list:REG_DEAD (reg/v/f:SI 178 [ htim ])
            (nil))))
(debug_insn 101 100 102 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2328:3 -1
     (nil))
(debug_insn 102 101 221 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2330:3 -1
     (nil))
(jump_insn 221 102 222 8 (set (pc)
        (label_ref 220)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2330:10 284 {*arm_jump}
     (nil)
 -> 220)
(barrier 222 221 214)
(code_label 214 222 213 9 541 (nil) [1 uses])
(note 213 214 6 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 6 213 223 9 (set (reg:SI 177 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2279:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))
(jump_insn 223 6 224 9 (set (pc)
        (label_ref 220)) 284 {*arm_jump}
     (nil)
 -> 220)
(barrier 224 223 108)
(code_label 108 224 109 10 536 (nil) [1 uses])
(note 109 108 126 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 126 109 110 10 NOTE_INSN_DELETED)
(debug_insn 110 126 111 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2297:5 -1
     (nil))
(debug_insn 111 110 120 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 -1
     (nil))
(insn 120 111 112 10 (set (reg:SI 205 [ sBreakDeadTimeConfig_36(D)->BreakAFMode ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 28 [0x1c])) [1 sBreakDeadTimeConfig_36(D)->BreakAFMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 28 [0x1c])) [1 sBreakDeadTimeConfig_36(D)->BreakAFMode+0 S4 A32])
        (nil)))
(insn 112 120 113 10 (set (reg:SI 160 [ _71 ])
        (and:SI (reg/v:SI 140 [ tmpbdtr ])
            (const_int -268435457 [0xffffffffefffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 140 [ tmpbdtr ])
        (nil)))
(debug_insn 113 112 114 10 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 28 [0x1c])) [1 sBreakDeadTimeConfig_36(D)->BreakAFMode+0 S4 A32])
        (reg:SI 160 [ _71 ]))) -1
     (nil))
(debug_insn 114 113 115 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2303:3 -1
     (nil))
(debug_insn 115 114 116 10 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 28 [0x1c])) [1 sBreakDeadTimeConfig_36(D)->BreakAFMode+0 S4 A32])
        (reg:SI 160 [ _71 ]))) -1
     (nil))
(debug_insn 116 115 117 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2306:5 -1
     (nil))
(debug_insn 117 116 118 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2307:5 -1
     (nil))
(debug_insn 118 117 119 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2308:5 -1
     (nil))
(debug_insn 119 118 121 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 -1
     (nil))
(insn 121 119 125 10 (set (reg:SI 204 [ tmpbdtr ])
        (ior:SI (reg:SI 160 [ _71 ])
            (reg:SI 205 [ sBreakDeadTimeConfig_36(D)->BreakAFMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 205 [ sBreakDeadTimeConfig_36(D)->BreakAFMode ])
        (expr_list:REG_DEAD (reg:SI 160 [ _71 ])
            (nil))))
(insn 125 121 122 10 (set (reg:SI 207 [ sBreakDeadTimeConfig_36(D)->Break2Filter ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 40 [0x28])) [1 sBreakDeadTimeConfig_36(D)->Break2Filter+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 40 [0x28])) [1 sBreakDeadTimeConfig_36(D)->Break2Filter+0 S4 A32])
        (nil)))
(insn 122 125 123 10 (set (reg:SI 161 [ _72 ])
        (and:SI (reg:SI 204 [ tmpbdtr ])
            (const_int -15728641 [0xffffffffff0fffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 204 [ tmpbdtr ])
        (nil)))
(debug_insn 123 122 124 10 (var_location:SI tmpbdtr (ior:SI (ashift:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                    (const_int 40 [0x28])) [1 sBreakDeadTimeConfig_36(D)->Break2Filter+0 S4 A32])
            (const_int 20 [0x14]))
        (reg:SI 161 [ _72 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 -1
     (nil))
(debug_insn 124 123 127 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 -1
     (nil))
(insn 127 124 131 10 (set (reg:SI 208 [ tmpbdtr ])
        (ior:SI (ashift:SI (reg:SI 207 [ sBreakDeadTimeConfig_36(D)->Break2Filter ])
                (const_int 20 [0x14]))
            (reg:SI 161 [ _72 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 207 [ sBreakDeadTimeConfig_36(D)->Break2Filter ])
        (expr_list:REG_DEAD (reg:SI 161 [ _72 ])
            (nil))))
(insn 131 127 128 10 (set (reg:SI 210 [ sBreakDeadTimeConfig_36(D)->Break2State ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 32 [0x20])) [1 sBreakDeadTimeConfig_36(D)->Break2State+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 32 [0x20])) [1 sBreakDeadTimeConfig_36(D)->Break2State+0 S4 A32])
        (nil)))
(insn 128 131 129 10 (set (reg:SI 165 [ _76 ])
        (and:SI (reg:SI 208 [ tmpbdtr ])
            (const_int -16777217 [0xfffffffffeffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 208 [ tmpbdtr ])
        (nil)))
(debug_insn 129 128 130 10 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 32 [0x20])) [1 sBreakDeadTimeConfig_36(D)->Break2State+0 S4 A32])
        (reg:SI 165 [ _76 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 -1
     (nil))
(debug_insn 130 129 132 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 -1
     (nil))
(insn 132 130 134 10 (set (reg:SI 209 [ tmpbdtr ])
        (ior:SI (reg:SI 165 [ _76 ])
            (reg:SI 210 [ sBreakDeadTimeConfig_36(D)->Break2State ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 210 [ sBreakDeadTimeConfig_36(D)->Break2State ])
        (expr_list:REG_DEAD (reg:SI 165 [ _76 ])
            (nil))))
(insn 134 132 133 10 (set (reg:SI 211 [ sBreakDeadTimeConfig_36(D)->Break2Polarity ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 36 [0x24])) [1 sBreakDeadTimeConfig_36(D)->Break2Polarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 36 [0x24])) [1 sBreakDeadTimeConfig_36(D)->Break2Polarity+0 S4 A32])
        (nil)))
(insn 133 134 135 10 (set (reg:SI 168 [ _79 ])
        (and:SI (reg:SI 209 [ tmpbdtr ])
            (const_int -33554433 [0xfffffffffdffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 209 [ tmpbdtr ])
        (nil)))
(insn 135 133 136 10 (set (reg/v:SI 170 [ tmpbdtr ])
        (ior:SI (reg:SI 168 [ _79 ])
            (reg:SI 211 [ sBreakDeadTimeConfig_36(D)->Break2Polarity ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 211 [ sBreakDeadTimeConfig_36(D)->Break2Polarity ])
        (expr_list:REG_DEAD (reg:SI 168 [ _79 ])
            (nil))))
(debug_insn 136 135 137 10 (var_location:SI tmpbdtr (reg/v:SI 170 [ tmpbdtr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 -1
     (nil))
(debug_insn 137 136 225 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2315:5 -1
     (nil))
(jump_insn 225 137 226 10 (set (pc)
        (label_ref 138)) 284 {*arm_jump}
     (nil)
 -> 138)
(barrier 226 225 141)
(code_label 141 226 142 11 538 (nil) [1 uses])
(note 142 141 159 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 159 142 143 11 NOTE_INSN_DELETED)
(debug_insn 143 159 144 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2297:5 -1
     (nil))
(debug_insn 144 143 153 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 -1
     (nil))
(insn 153 144 145 11 (set (reg:SI 213 [ sBreakDeadTimeConfig_36(D)->BreakAFMode ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 28 [0x1c])) [1 sBreakDeadTimeConfig_36(D)->BreakAFMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 28 [0x1c])) [1 sBreakDeadTimeConfig_36(D)->BreakAFMode+0 S4 A32])
        (nil)))
(insn 145 153 146 11 (set (reg:SI 152 [ _58 ])
        (and:SI (reg/v:SI 140 [ tmpbdtr ])
            (const_int -268435457 [0xffffffffefffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 140 [ tmpbdtr ])
        (nil)))
(debug_insn 146 145 147 11 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 28 [0x1c])) [1 sBreakDeadTimeConfig_36(D)->BreakAFMode+0 S4 A32])
        (reg:SI 152 [ _58 ]))) -1
     (nil))
(debug_insn 147 146 148 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2303:3 -1
     (nil))
(debug_insn 148 147 149 11 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 28 [0x1c])) [1 sBreakDeadTimeConfig_36(D)->BreakAFMode+0 S4 A32])
        (reg:SI 152 [ _58 ]))) -1
     (nil))
(debug_insn 149 148 150 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2306:5 -1
     (nil))
(debug_insn 150 149 151 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2307:5 -1
     (nil))
(debug_insn 151 150 152 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2308:5 -1
     (nil))
(debug_insn 152 151 154 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 -1
     (nil))
(insn 154 152 158 11 (set (reg:SI 212 [ tmpbdtr ])
        (ior:SI (reg:SI 152 [ _58 ])
            (reg:SI 213 [ sBreakDeadTimeConfig_36(D)->BreakAFMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 213 [ sBreakDeadTimeConfig_36(D)->BreakAFMode ])
        (expr_list:REG_DEAD (reg:SI 152 [ _58 ])
            (nil))))
(insn 158 154 155 11 (set (reg:SI 215 [ sBreakDeadTimeConfig_36(D)->Break2Filter ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 40 [0x28])) [1 sBreakDeadTimeConfig_36(D)->Break2Filter+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 40 [0x28])) [1 sBreakDeadTimeConfig_36(D)->Break2Filter+0 S4 A32])
        (nil)))
(insn 155 158 156 11 (set (reg:SI 175 [ _92 ])
        (and:SI (reg:SI 212 [ tmpbdtr ])
            (const_int -15728641 [0xffffffffff0fffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 212 [ tmpbdtr ])
        (nil)))
(debug_insn 156 155 157 11 (var_location:SI tmpbdtr (ior:SI (ashift:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                    (const_int 40 [0x28])) [1 sBreakDeadTimeConfig_36(D)->Break2Filter+0 S4 A32])
            (const_int 20 [0x14]))
        (reg:SI 175 [ _92 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 -1
     (nil))
(debug_insn 157 156 160 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 -1
     (nil))
(insn 160 157 164 11 (set (reg:SI 216 [ tmpbdtr ])
        (ior:SI (ashift:SI (reg:SI 215 [ sBreakDeadTimeConfig_36(D)->Break2Filter ])
                (const_int 20 [0x14]))
            (reg:SI 175 [ _92 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 215 [ sBreakDeadTimeConfig_36(D)->Break2Filter ])
        (expr_list:REG_DEAD (reg:SI 175 [ _92 ])
            (nil))))
(insn 164 160 161 11 (set (reg:SI 218 [ sBreakDeadTimeConfig_36(D)->Break2State ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 32 [0x20])) [1 sBreakDeadTimeConfig_36(D)->Break2State+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 32 [0x20])) [1 sBreakDeadTimeConfig_36(D)->Break2State+0 S4 A32])
        (nil)))
(insn 161 164 162 11 (set (reg:SI 147 [ _45 ])
        (and:SI (reg:SI 216 [ tmpbdtr ])
            (const_int -16777217 [0xfffffffffeffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 216 [ tmpbdtr ])
        (nil)))
(debug_insn 162 161 163 11 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 32 [0x20])) [1 sBreakDeadTimeConfig_36(D)->Break2State+0 S4 A32])
        (reg:SI 147 [ _45 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 -1
     (nil))
(debug_insn 163 162 165 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 -1
     (nil))
(insn 165 163 167 11 (set (reg:SI 217 [ tmpbdtr ])
        (ior:SI (reg:SI 147 [ _45 ])
            (reg:SI 218 [ sBreakDeadTimeConfig_36(D)->Break2State ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 218 [ sBreakDeadTimeConfig_36(D)->Break2State ])
        (expr_list:REG_DEAD (reg:SI 147 [ _45 ])
            (nil))))
(insn 167 165 166 11 (set (reg:SI 219 [ sBreakDeadTimeConfig_36(D)->Break2Polarity ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 36 [0x24])) [1 sBreakDeadTimeConfig_36(D)->Break2Polarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 36 [0x24])) [1 sBreakDeadTimeConfig_36(D)->Break2Polarity+0 S4 A32])
        (nil)))
(insn 166 167 168 11 (set (reg:SI 134 [ _25 ])
        (and:SI (reg:SI 217 [ tmpbdtr ])
            (const_int -33554433 [0xfffffffffdffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 217 [ tmpbdtr ])
        (nil)))
(insn 168 166 169 11 (set (reg/v:SI 170 [ tmpbdtr ])
        (ior:SI (reg:SI 134 [ _25 ])
            (reg:SI 219 [ sBreakDeadTimeConfig_36(D)->Break2Polarity ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 219 [ sBreakDeadTimeConfig_36(D)->Break2Polarity ])
        (expr_list:REG_DEAD (reg:SI 134 [ _25 ])
            (nil))))
(debug_insn 169 168 170 11 (var_location:SI tmpbdtr (reg/v:SI 170 [ tmpbdtr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 -1
     (nil))
(debug_insn 170 169 171 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2315:5 -1
     (nil))
(debug_insn 171 170 227 11 (var_location:SI tmpbdtr (reg/v:SI 170 [ tmpbdtr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 -1
     (nil))
(jump_insn 227 171 228 11 (set (pc)
        (label_ref 138)) 284 {*arm_jump}
     (nil)
 -> 138)
(barrier 228 227 174)
(code_label 174 228 175 12 537 (nil) [1 uses])
(note 175 174 192 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 192 175 176 12 NOTE_INSN_DELETED)
(debug_insn 176 192 177 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2297:5 -1
     (nil))
(debug_insn 177 176 186 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 -1
     (nil))
(insn 186 177 178 12 (set (reg:SI 221 [ sBreakDeadTimeConfig_36(D)->BreakAFMode ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 28 [0x1c])) [1 sBreakDeadTimeConfig_36(D)->BreakAFMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 28 [0x1c])) [1 sBreakDeadTimeConfig_36(D)->BreakAFMode+0 S4 A32])
        (nil)))
(insn 178 186 179 12 (set (reg:SI 173 [ _90 ])
        (and:SI (reg/v:SI 140 [ tmpbdtr ])
            (const_int -268435457 [0xffffffffefffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 140 [ tmpbdtr ])
        (nil)))
(debug_insn 179 178 180 12 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 28 [0x1c])) [1 sBreakDeadTimeConfig_36(D)->BreakAFMode+0 S4 A32])
        (reg:SI 173 [ _90 ]))) -1
     (nil))
(debug_insn 180 179 181 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2303:3 -1
     (nil))
(debug_insn 181 180 182 12 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 28 [0x1c])) [1 sBreakDeadTimeConfig_36(D)->BreakAFMode+0 S4 A32])
        (reg:SI 173 [ _90 ]))) -1
     (nil))
(debug_insn 182 181 183 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2306:5 -1
     (nil))
(debug_insn 183 182 184 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2307:5 -1
     (nil))
(debug_insn 184 183 185 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2308:5 -1
     (nil))
(debug_insn 185 184 187 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 -1
     (nil))
(insn 187 185 191 12 (set (reg:SI 220 [ tmpbdtr ])
        (ior:SI (reg:SI 173 [ _90 ])
            (reg:SI 221 [ sBreakDeadTimeConfig_36(D)->BreakAFMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 221 [ sBreakDeadTimeConfig_36(D)->BreakAFMode ])
        (expr_list:REG_DEAD (reg:SI 173 [ _90 ])
            (nil))))
(insn 191 187 188 12 (set (reg:SI 223 [ sBreakDeadTimeConfig_36(D)->Break2Filter ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 40 [0x28])) [1 sBreakDeadTimeConfig_36(D)->Break2Filter+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 40 [0x28])) [1 sBreakDeadTimeConfig_36(D)->Break2Filter+0 S4 A32])
        (nil)))
(insn 188 191 189 12 (set (reg:SI 132 [ _22 ])
        (and:SI (reg:SI 220 [ tmpbdtr ])
            (const_int -15728641 [0xffffffffff0fffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 220 [ tmpbdtr ])
        (nil)))
(debug_insn 189 188 190 12 (var_location:SI tmpbdtr (ior:SI (ashift:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                    (const_int 40 [0x28])) [1 sBreakDeadTimeConfig_36(D)->Break2Filter+0 S4 A32])
            (const_int 20 [0x14]))
        (reg:SI 132 [ _22 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 -1
     (nil))
(debug_insn 190 189 193 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 -1
     (nil))
(insn 193 190 197 12 (set (reg:SI 224 [ tmpbdtr ])
        (ior:SI (ashift:SI (reg:SI 223 [ sBreakDeadTimeConfig_36(D)->Break2Filter ])
                (const_int 20 [0x14]))
            (reg:SI 132 [ _22 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 223 [ sBreakDeadTimeConfig_36(D)->Break2Filter ])
        (expr_list:REG_DEAD (reg:SI 132 [ _22 ])
            (nil))))
(insn 197 193 194 12 (set (reg:SI 226 [ sBreakDeadTimeConfig_36(D)->Break2State ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 32 [0x20])) [1 sBreakDeadTimeConfig_36(D)->Break2State+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 32 [0x20])) [1 sBreakDeadTimeConfig_36(D)->Break2State+0 S4 A32])
        (nil)))
(insn 194 197 195 12 (set (reg:SI 155 [ _63 ])
        (and:SI (reg:SI 224 [ tmpbdtr ])
            (const_int -16777217 [0xfffffffffeffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 224 [ tmpbdtr ])
        (nil)))
(debug_insn 195 194 196 12 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 32 [0x20])) [1 sBreakDeadTimeConfig_36(D)->Break2State+0 S4 A32])
        (reg:SI 155 [ _63 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 -1
     (nil))
(debug_insn 196 195 198 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 -1
     (nil))
(insn 198 196 200 12 (set (reg:SI 225 [ tmpbdtr ])
        (ior:SI (reg:SI 155 [ _63 ])
            (reg:SI 226 [ sBreakDeadTimeConfig_36(D)->Break2State ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 226 [ sBreakDeadTimeConfig_36(D)->Break2State ])
        (expr_list:REG_DEAD (reg:SI 155 [ _63 ])
            (nil))))
(insn 200 198 199 12 (set (reg:SI 227 [ sBreakDeadTimeConfig_36(D)->Break2Polarity ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 36 [0x24])) [1 sBreakDeadTimeConfig_36(D)->Break2Polarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 36 [0x24])) [1 sBreakDeadTimeConfig_36(D)->Break2Polarity+0 S4 A32])
        (nil)))
(insn 199 200 201 12 (set (reg:SI 156 [ _64 ])
        (and:SI (reg:SI 225 [ tmpbdtr ])
            (const_int -33554433 [0xfffffffffdffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 225 [ tmpbdtr ])
        (nil)))
(insn 201 199 202 12 (set (reg/v:SI 170 [ tmpbdtr ])
        (ior:SI (reg:SI 156 [ _64 ])
            (reg:SI 227 [ sBreakDeadTimeConfig_36(D)->Break2Polarity ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 227 [ sBreakDeadTimeConfig_36(D)->Break2Polarity ])
        (expr_list:REG_DEAD (reg:SI 156 [ _64 ])
            (nil))))
(debug_insn 202 201 203 12 (var_location:SI tmpbdtr (reg/v:SI 170 [ tmpbdtr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 -1
     (nil))
(debug_insn 203 202 204 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2315:5 -1
     (nil))
(debug_insn 204 203 229 12 (var_location:SI tmpbdtr (reg/v:SI 170 [ tmpbdtr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 -1
     (nil))
(jump_insn 229 204 230 12 (set (pc)
        (label_ref 138)) 284 {*arm_jump}
     (nil)
 -> 138)
(barrier 230 229 220)
(code_label 220 230 210 13 542 (nil) [2 uses])
(note 210 220 208 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 208 210 209 13 (set (reg/i:SI 0 r0)
        (reg:SI 177 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2331:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 177 [ <retval> ])
        (nil)))
(insn 209 208 234 13 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2331:1 -1
     (nil))
(note 234 209 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_ConfigBreakInput (HAL_TIMEx_ConfigBreakInput, funcdef_no=360, decl_uid=9535, cgraph_uid=364, symbol_order=363)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26
;; 2 succs { 25 3 }
;; 3 succs { 4 8 }
;; 4 succs { 15 5 }
;; 5 succs { 7 16 6 11 12 13 14 }
;; 6 succs { 19 }
;; 7 succs { 19 }
;; 8 succs { 9 17 }
;; 9 succs { 18 10 }
;; 10 succs { 19 }
;; 11 succs { 19 }
;; 12 succs { 19 }
;; 13 succs { 19 }
;; 14 succs { 19 }
;; 15 succs { 19 }
;; 16 succs { 19 }
;; 17 succs { 19 }
;; 18 succs { 19 }
;; 19 succs { 20 22 }
;; 20 succs { 21 23 }
;; 21 succs { 24 }
;; 22 succs { 24 }
;; 23 succs { 24 }
;; 24 succs { 26 }
;; 25 succs { 26 }
;; 26 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 163 uninteresting
Reg 164: local to bb 2 def dominates all uses has unique first use
Reg 146: local to bb 2 def dominates all uses has unique first use
Reg 165: local to bb 2 def dominates all uses has unique first use
Reg 144: def dominates all uses has unique first use
Reg 147 uninteresting
Ignoring reg 115, has equiv memory
Ignoring reg 149, has equiv memory
Reg 148: local to bb 22 def dominates all uses has unique first use
Reg 152 uninteresting
Reg 151: local to bb 22 def dominates all uses has unique first use
Reg 139 uninteresting
Reg 150 uninteresting
Reg 133 uninteresting
Reg 140 uninteresting
Reg 153 uninteresting
Reg 135 uninteresting
Reg 141 uninteresting
Ignoring reg 120, has equiv memory
Ignoring reg 155, has equiv memory
Reg 154: local to bb 23 def dominates all uses has unique first use
Reg 158 uninteresting
Reg 157: local to bb 23 def dominates all uses has unique first use
Reg 136 uninteresting
Reg 156 uninteresting
Reg 129 uninteresting
Reg 137 uninteresting
Reg 159 uninteresting
Reg 131 uninteresting
Reg 138 uninteresting
Reg 160 uninteresting
Reg 144 not local to one basic block
Found def insn 62 for 146 to be not moveable
Examining insn 181, def for 148
  found unusable input reg 149.
Examining insn 191, def for 151
  all ok
Examining insn 212, def for 154
  found unusable input reg 155.
Examining insn 222, def for 157
  all ok
Found def insn 270 for 164 to be not moveable
Found def insn 271 for 165 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26
;; 2 succs { 25 3 }
;; 3 succs { 4 8 }
;; 4 succs { 15 5 }
;; 5 succs { 7 16 6 11 12 13 14 }
;; 6 succs { 19 }
;; 7 succs { 19 }
;; 8 succs { 9 17 }
;; 9 succs { 18 10 }
;; 10 succs { 19 }
;; 11 succs { 19 }
;; 12 succs { 19 }
;; 13 succs { 19 }
;; 14 succs { 19 }
;; 15 succs { 19 }
;; 16 succs { 19 }
;; 17 succs { 19 }
;; 18 succs { 19 }
;; 19 succs { 20 22 }
;; 20 succs { 21 23 }
;; 21 succs { 24 }
;; 22 succs { 24 }
;; 23 succs { 24 }
;; 24 succs { 26 }
;; 25 succs { 26 }
;; 26 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 173 (nil))
init_insns for 120: (insn_list:REG_DEP_TRUE 204 (nil))
init_insns for 149: (insn_list:REG_DEP_TRUE 180 (nil))
init_insns for 155: (insn_list:REG_DEP_TRUE 211 (nil))
init_insns for 160: (insn_list:REG_DEP_TRUE 235 (nil))

Pass 1 for finding pseudo/allocno costs

    r165: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r164: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r163: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r142,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:47160,47160 VFP_LO_REGS:47160,47160 ALL_REGS:32160,32160 MEM:31440,31440
  a1(r143,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:60585,60585 VFP_LO_REGS:60585,60585 ALL_REGS:60585,60585 MEM:40390,40390
  a2(r160,l0) costs: GENERAL_REGS:0,0 MEM:17500,17500
  a3(r120,l0) costs: LO_REGS:0,0 HI_REGS:582,582 CALLER_SAVE_REGS:582,582 EVEN_REG:582,582 GENERAL_REGS:582,582 VFP_D0_D7_REGS:13095,13095 VFP_LO_REGS:13095,13095 ALL_REGS:13095,13095 MEM:2910,2910
  a4(r138,l0) costs: LO_REGS:0,0 HI_REGS:582,582 CALLER_SAVE_REGS:582,582 EVEN_REG:582,582 GENERAL_REGS:582,582 VFP_D0_D7_REGS:8730,8730 VFP_LO_REGS:8730,8730 ALL_REGS:8730,8730 MEM:5820,5820
  a5(r137,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:13095,13095 VFP_LO_REGS:13095,13095 ALL_REGS:13095,13095 MEM:8730,8730
  a6(r131,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:8730,8730 VFP_LO_REGS:8730,8730 ALL_REGS:8730,8730 MEM:5820,5820
  a7(r125,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:48540,48540 VFP_LO_REGS:48540,48540 ALL_REGS:48540,48540 MEM:32360,32360
  a8(r159,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:8730,8730 VFP_LO_REGS:8730,8730 ALL_REGS:8730,8730 MEM:5820,5820
  a9(r157,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:8730,8730 VFP_LO_REGS:8730,8730 ALL_REGS:8730,8730 MEM:5820,5820
  a10(r136,l0) costs: LO_REGS:0,0 HI_REGS:582,582 CALLER_SAVE_REGS:582,582 EVEN_REG:582,582 GENERAL_REGS:582,582 VFP_D0_D7_REGS:13095,13095 VFP_LO_REGS:13095,13095 ALL_REGS:13095,13095 MEM:8730,8730
  a11(r129,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:8730,8730 VFP_LO_REGS:8730,8730 ALL_REGS:8730,8730 MEM:5820,5820
  a12(r114,l0) costs: LO_REGS:0,0 HI_REGS:3500,3500 CALLER_SAVE_REGS:3500,3500 EVEN_REG:3500,3500 GENERAL_REGS:3500,3500 VFP_D0_D7_REGS:109710,109710 VFP_LO_REGS:109710,109710 ALL_REGS:109710,109710 MEM:73140,73140
  a13(r156,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:8730,8730 VFP_LO_REGS:8730,8730 ALL_REGS:8730,8730 MEM:5820,5820
  a14(r154,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:8730,8730 VFP_LO_REGS:8730,8730 ALL_REGS:8730,8730 MEM:5820,5820
  a15(r127,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:100365,100365 VFP_LO_REGS:100365,100365 ALL_REGS:100365,100365 MEM:66910,66910
  a16(r158,l0) costs: LO_REGS:0,0 HI_REGS:582,582 CALLER_SAVE_REGS:582,582 EVEN_REG:582,582 GENERAL_REGS:582,582 VFP_D0_D7_REGS:8730,8730 VFP_LO_REGS:8730,8730 ALL_REGS:8730,8730 MEM:5820,5820
  a17(r145,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:54315,54315 VFP_LO_REGS:54315,54315 ALL_REGS:54315,54315 MEM:36210,36210
  a18(r126,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:48540,48540 VFP_LO_REGS:48540,48540 ALL_REGS:48540,48540 MEM:32360,32360
  a19(r155,l0) costs: LO_REGS:0,0 HI_REGS:582,582 CALLER_SAVE_REGS:582,582 EVEN_REG:582,582 GENERAL_REGS:582,582 VFP_D0_D7_REGS:8730,8730 VFP_LO_REGS:8730,8730 ALL_REGS:8730,8730 MEM:0,0
  a20(r115,l0) costs: LO_REGS:0,0 HI_REGS:582,582 CALLER_SAVE_REGS:582,582 EVEN_REG:582,582 GENERAL_REGS:582,582 VFP_D0_D7_REGS:13095,13095 VFP_LO_REGS:13095,13095 ALL_REGS:13095,13095 MEM:2910,2910
  a21(r141,l0) costs: LO_REGS:0,0 HI_REGS:582,582 CALLER_SAVE_REGS:582,582 EVEN_REG:582,582 GENERAL_REGS:582,582 VFP_D0_D7_REGS:8730,8730 VFP_LO_REGS:8730,8730 ALL_REGS:8730,8730 MEM:5820,5820
  a22(r140,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:13095,13095 VFP_LO_REGS:13095,13095 ALL_REGS:13095,13095 MEM:8730,8730
  a23(r135,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:8730,8730 VFP_LO_REGS:8730,8730 ALL_REGS:8730,8730 MEM:5820,5820
  a24(r153,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:8730,8730 VFP_LO_REGS:8730,8730 ALL_REGS:8730,8730 MEM:5820,5820
  a25(r151,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:8730,8730 VFP_LO_REGS:8730,8730 ALL_REGS:8730,8730 MEM:5820,5820
  a26(r139,l0) costs: LO_REGS:0,0 HI_REGS:582,582 CALLER_SAVE_REGS:582,582 EVEN_REG:582,582 GENERAL_REGS:582,582 VFP_D0_D7_REGS:13095,13095 VFP_LO_REGS:13095,13095 ALL_REGS:13095,13095 MEM:8730,8730
  a27(r133,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:8730,8730 VFP_LO_REGS:8730,8730 ALL_REGS:8730,8730 MEM:5820,5820
  a28(r150,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:8730,8730 VFP_LO_REGS:8730,8730 ALL_REGS:8730,8730 MEM:5820,5820
  a29(r148,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:8730,8730 VFP_LO_REGS:8730,8730 ALL_REGS:8730,8730 MEM:5820,5820
  a30(r152,l0) costs: LO_REGS:0,0 HI_REGS:582,582 CALLER_SAVE_REGS:582,582 EVEN_REG:582,582 GENERAL_REGS:582,582 VFP_D0_D7_REGS:8730,8730 VFP_LO_REGS:8730,8730 ALL_REGS:8730,8730 MEM:5820,5820
  a31(r149,l0) costs: LO_REGS:0,0 HI_REGS:582,582 CALLER_SAVE_REGS:582,582 EVEN_REG:582,582 GENERAL_REGS:582,582 VFP_D0_D7_REGS:8730,8730 VFP_LO_REGS:8730,8730 ALL_REGS:8730,8730 MEM:0,0
  a32(r144,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:41250,41250 VFP_LO_REGS:41250,41250 ALL_REGS:41250,41250 MEM:27500,27500
  a33(r147,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a34(r146,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a35(r165,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a36(r164,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a37(r163,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 247(l0): point = 0
   Insn 246(l0): point = 2
   Insn 45(l0): point = 5
   Insn 304(l0): point = 8
   Insn 237(l0): point = 10
   Insn 235(l0): point = 12
   Insn 43(l0): point = 15
   Insn 228(l0): point = 17
   Insn 225(l0): point = 19
   Insn 224(l0): point = 21
   Insn 223(l0): point = 23
   Insn 215(l0): point = 25
   Insn 214(l0): point = 27
   Insn 213(l0): point = 29
   Insn 205(l0): point = 31
   Insn 222(l0): point = 33
   Insn 221(l0): point = 35
   Insn 212(l0): point = 37
   Insn 211(l0): point = 39
   Insn 204(l0): point = 41
   Insn 302(l0): point = 44
   Insn 42(l0): point = 46
   Insn 197(l0): point = 48
   Insn 194(l0): point = 50
   Insn 193(l0): point = 52
   Insn 192(l0): point = 54
   Insn 184(l0): point = 56
   Insn 183(l0): point = 58
   Insn 182(l0): point = 60
   Insn 174(l0): point = 62
   Insn 191(l0): point = 64
   Insn 190(l0): point = 66
   Insn 181(l0): point = 68
   Insn 180(l0): point = 70
   Insn 173(l0): point = 72
   Insn 300(l0): point = 75
   Insn 44(l0): point = 77
   Insn 166(l0): point = 80
   Insn 165(l0): point = 82
   Insn 163(l0): point = 85
   Insn 162(l0): point = 87
   Insn 41(l0): point = 90
   Insn 40(l0): point = 92
   Insn 39(l0): point = 94
   Insn 38(l0): point = 96
   Insn 298(l0): point = 99
   Insn 30(l0): point = 101
   Insn 29(l0): point = 103
   Insn 28(l0): point = 105
   Insn 296(l0): point = 108
   Insn 12(l0): point = 110
   Insn 11(l0): point = 112
   Insn 10(l0): point = 114
   Insn 294(l0): point = 117
   Insn 8(l0): point = 119
   Insn 7(l0): point = 121
   Insn 6(l0): point = 123
   Insn 292(l0): point = 126
   Insn 24(l0): point = 128
   Insn 23(l0): point = 130
   Insn 22(l0): point = 132
   Insn 290(l0): point = 135
   Insn 21(l0): point = 137
   Insn 20(l0): point = 139
   Insn 19(l0): point = 141
   Insn 288(l0): point = 144
   Insn 18(l0): point = 146
   Insn 17(l0): point = 148
   Insn 16(l0): point = 150
   Insn 286(l0): point = 153
   Insn 15(l0): point = 155
   Insn 14(l0): point = 157
   Insn 13(l0): point = 159
   Insn 284(l0): point = 162
   Insn 33(l0): point = 164
   Insn 32(l0): point = 166
   Insn 31(l0): point = 168
   Insn 97(l0): point = 171
   Insn 96(l0): point = 173
   Insn 94(l0): point = 176
   Insn 93(l0): point = 178
   Insn 282(l0): point = 181
   Insn 37(l0): point = 183
   Insn 36(l0): point = 185
   Insn 35(l0): point = 187
   Insn 34(l0): point = 189
   Insn 280(l0): point = 192
   Insn 27(l0): point = 194
   Insn 26(l0): point = 196
   Insn 25(l0): point = 198
   Insn 79(l0): point = 201
   Insn 78(l0): point = 203
   Insn 76(l0): point = 206
   Insn 73(l0): point = 209
   Insn 72(l0): point = 211
   Insn 69(l0): point = 213
   Insn 64(l0): point = 216
   Insn 63(l0): point = 218
   Insn 4(l0): point = 220
   Insn 3(l0): point = 222
   Insn 271(l0): point = 224
   Insn 62(l0): point = 226
   Insn 270(l0): point = 228
   Insn 2(l0): point = 230
   Insn 269(l0): point = 232
 a0(r142): [75..77] [44..46] [8..15] [3..5]
 a1(r143): [11..230]
 a2(r160): [11..12]
 a3(r120): [18..41]
 a4(r138): [18..19]
 a5(r137): [20..25]
 a6(r131): [20..21]
 a7(r125): [192..194] [181..185] [162..164] [153..155] [144..146] [135..137] [126..128] [117..119] [108..110] [99..101] [80..92] [53..74] [22..43]
 a8(r159): [22..23]
 a9(r157): [24..33]
 a10(r136): [26..31]
 a11(r129): [26..27]
 a12(r114): [192..213] [99..183] [80..90] [59..74] [28..43]
 a13(r156): [28..29]
 a14(r154): [30..37]
 a15(r127): [192..198] [181..189] [162..168] [153..159] [144..150] [135..141] [126..132] [117..123] [108..114] [99..105] [80..96] [65..74] [34..43]
 a16(r158): [34..35]
 a17(r145): [80..220] [67..74] [36..43]
 a18(r126): [192..196] [181..187] [162..166] [153..157] [144..148] [135..139] [126..130] [117..121] [108..112] [99..103] [80..94] [69..74] [38..43]
 a19(r155): [38..39]
 a20(r115): [49..72]
 a21(r141): [49..50]
 a22(r140): [51..56]
 a23(r135): [51..52]
 a24(r153): [53..54]
 a25(r151): [55..64]
 a26(r139): [57..62]
 a27(r133): [57..58]
 a28(r150): [59..60]
 a29(r148): [61..68]
 a30(r152): [65..66]
 a31(r149): [69..70]
 a32(r144): [83..222]
 a33(r147): [202..203]
 a34(r146): [219..226]
 a35(r165): [221..224]
 a36(r164): [223..228]
 a37(r163): [231..232]
Compressing live ranges: from 235 to 80 - 34%
Ranges after the compression:
 a0(r142): [46..47] [24..25] [0..3]
 a1(r143): [2..77]
 a2(r160): [2..3]
 a3(r120): [4..23]
 a4(r138): [4..5]
 a5(r137): [6..11]
 a6(r131): [6..7]
 a7(r125): [48..69] [30..45] [8..23]
 a8(r159): [8..9]
 a9(r157): [10..17]
 a10(r136): [12..17]
 a11(r129): [12..13]
 a12(r114): [48..71] [36..45] [14..23]
 a13(r156): [14..15]
 a14(r154): [16..21]
 a15(r127): [48..69] [40..45] [18..23]
 a16(r158): [18..19]
 a17(r145): [48..73] [42..45] [20..23]
 a18(r126): [48..69] [44..45] [22..23]
 a19(r155): [22..23]
 a20(r115): [26..45]
 a21(r141): [26..27]
 a22(r140): [28..33]
 a23(r135): [28..29]
 a24(r153): [30..31]
 a25(r151): [32..39]
 a26(r139): [34..39]
 a27(r133): [34..35]
 a28(r150): [36..37]
 a29(r148): [38..43]
 a30(r152): [40..41]
 a31(r149): [44..45]
 a32(r144): [48..75]
 a33(r147): [70..71]
 a34(r146): [72..77]
 a35(r165): [74..77]
 a36(r164): [76..77]
 a37(r163): [78..79]
+++Allocating 296 bytes for conflict table (uncompressed size 304)
;; a0(r142,l0) conflicts: a2(r160,l0) a1(r143,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r143,l0) conflicts: a0(r142,l0) a2(r160,l0) a4(r138,l0) a3(r120,l0) a6(r131,l0) a5(r137,l0) a8(r159,l0) a7(r125,l0) a9(r157,l0) a11(r129,l0) a10(r136,l0) a13(r156,l0) a12(r114,l0) a14(r154,l0) a16(r158,l0) a15(r127,l0) a17(r145,l0) a19(r155,l0) a18(r126,l0) a21(r141,l0) a20(r115,l0) a23(r135,l0) a22(r140,l0) a24(r153,l0) a25(r151,l0) a27(r133,l0) a26(r139,l0) a28(r150,l0) a29(r148,l0) a30(r152,l0) a31(r149,l0) a32(r144,l0) a33(r147,l0) a34(r146,l0) a35(r165,l0) a36(r164,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a2(r160,l0) conflicts: a0(r142,l0) a1(r143,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r120,l0) conflicts: a1(r143,l0) a4(r138,l0) a6(r131,l0) a5(r137,l0) a8(r159,l0) a7(r125,l0) a9(r157,l0) a11(r129,l0) a10(r136,l0) a13(r156,l0) a12(r114,l0) a14(r154,l0) a16(r158,l0) a15(r127,l0) a17(r145,l0) a19(r155,l0) a18(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r138,l0) conflicts: a1(r143,l0) a3(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r137,l0) conflicts: a1(r143,l0) a3(r120,l0) a6(r131,l0) a8(r159,l0) a7(r125,l0) a9(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r131,l0) conflicts: a1(r143,l0) a3(r120,l0) a5(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r125,l0) conflicts: a1(r143,l0) a3(r120,l0) a5(r137,l0) a8(r159,l0) a9(r157,l0) a11(r129,l0) a10(r136,l0) a13(r156,l0) a12(r114,l0) a14(r154,l0) a16(r158,l0) a15(r127,l0) a17(r145,l0) a19(r155,l0) a18(r126,l0) a20(r115,l0) a22(r140,l0) a24(r153,l0) a25(r151,l0) a27(r133,l0) a26(r139,l0) a28(r150,l0) a29(r148,l0) a30(r152,l0) a31(r149,l0) a32(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r159,l0) conflicts: a1(r143,l0) a3(r120,l0) a5(r137,l0) a7(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r157,l0) conflicts: a1(r143,l0) a3(r120,l0) a5(r137,l0) a7(r125,l0) a11(r129,l0) a10(r136,l0) a13(r156,l0) a12(r114,l0) a14(r154,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r136,l0) conflicts: a1(r143,l0) a3(r120,l0) a7(r125,l0) a9(r157,l0) a11(r129,l0) a13(r156,l0) a12(r114,l0) a14(r154,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r129,l0) conflicts: a1(r143,l0) a3(r120,l0) a7(r125,l0) a9(r157,l0) a10(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r114,l0) conflicts: a1(r143,l0) a3(r120,l0) a7(r125,l0) a9(r157,l0) a10(r136,l0) a13(r156,l0) a14(r154,l0) a16(r158,l0) a15(r127,l0) a17(r145,l0) a19(r155,l0) a18(r126,l0) a20(r115,l0) a25(r151,l0) a26(r139,l0) a28(r150,l0) a29(r148,l0) a30(r152,l0) a31(r149,l0) a32(r144,l0) a33(r147,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r156,l0) conflicts: a1(r143,l0) a3(r120,l0) a7(r125,l0) a9(r157,l0) a10(r136,l0) a12(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r154,l0) conflicts: a1(r143,l0) a3(r120,l0) a7(r125,l0) a9(r157,l0) a10(r136,l0) a12(r114,l0) a16(r158,l0) a15(r127,l0) a17(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r127,l0) conflicts: a1(r143,l0) a3(r120,l0) a7(r125,l0) a12(r114,l0) a14(r154,l0) a16(r158,l0) a17(r145,l0) a19(r155,l0) a18(r126,l0) a20(r115,l0) a29(r148,l0) a30(r152,l0) a31(r149,l0) a32(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r158,l0) conflicts: a1(r143,l0) a3(r120,l0) a7(r125,l0) a12(r114,l0) a14(r154,l0) a15(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r145,l0) conflicts: a1(r143,l0) a3(r120,l0) a7(r125,l0) a12(r114,l0) a14(r154,l0) a15(r127,l0) a19(r155,l0) a18(r126,l0) a20(r115,l0) a29(r148,l0) a31(r149,l0) a32(r144,l0) a33(r147,l0) a34(r146,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r126,l0) conflicts: a1(r143,l0) a3(r120,l0) a7(r125,l0) a12(r114,l0) a15(r127,l0) a17(r145,l0) a19(r155,l0) a20(r115,l0) a31(r149,l0) a32(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r155,l0) conflicts: a1(r143,l0) a3(r120,l0) a7(r125,l0) a12(r114,l0) a15(r127,l0) a17(r145,l0) a18(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r115,l0) conflicts: a1(r143,l0) a7(r125,l0) a12(r114,l0) a15(r127,l0) a17(r145,l0) a18(r126,l0) a21(r141,l0) a23(r135,l0) a22(r140,l0) a24(r153,l0) a25(r151,l0) a27(r133,l0) a26(r139,l0) a28(r150,l0) a29(r148,l0) a30(r152,l0) a31(r149,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r141,l0) conflicts: a1(r143,l0) a20(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r140,l0) conflicts: a1(r143,l0) a7(r125,l0) a20(r115,l0) a23(r135,l0) a24(r153,l0) a25(r151,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r135,l0) conflicts: a1(r143,l0) a20(r115,l0) a22(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r153,l0) conflicts: a1(r143,l0) a7(r125,l0) a20(r115,l0) a22(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r151,l0) conflicts: a1(r143,l0) a7(r125,l0) a12(r114,l0) a20(r115,l0) a22(r140,l0) a27(r133,l0) a26(r139,l0) a28(r150,l0) a29(r148,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r139,l0) conflicts: a1(r143,l0) a7(r125,l0) a12(r114,l0) a20(r115,l0) a25(r151,l0) a27(r133,l0) a28(r150,l0) a29(r148,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r133,l0) conflicts: a1(r143,l0) a7(r125,l0) a20(r115,l0) a25(r151,l0) a26(r139,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a28(r150,l0) conflicts: a1(r143,l0) a7(r125,l0) a12(r114,l0) a20(r115,l0) a25(r151,l0) a26(r139,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a29(r148,l0) conflicts: a1(r143,l0) a7(r125,l0) a12(r114,l0) a15(r127,l0) a17(r145,l0) a20(r115,l0) a25(r151,l0) a26(r139,l0) a30(r152,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a30(r152,l0) conflicts: a1(r143,l0) a7(r125,l0) a12(r114,l0) a15(r127,l0) a20(r115,l0) a29(r148,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a31(r149,l0) conflicts: a1(r143,l0) a7(r125,l0) a12(r114,l0) a15(r127,l0) a17(r145,l0) a18(r126,l0) a20(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a32(r144,l0) conflicts: a1(r143,l0) a7(r125,l0) a12(r114,l0) a15(r127,l0) a17(r145,l0) a18(r126,l0) a33(r147,l0) a34(r146,l0) a35(r165,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a33(r147,l0) conflicts: a1(r143,l0) a12(r114,l0) a17(r145,l0) a32(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a34(r146,l0) conflicts: a1(r143,l0) a17(r145,l0) a32(r144,l0) a35(r165,l0) a36(r164,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2

;; a35(r165,l0) conflicts: a1(r143,l0) a32(r144,l0) a34(r146,l0) a36(r164,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a36(r164,l0) conflicts: a1(r143,l0) a34(r146,l0) a35(r165,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2

;; a37(r163,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a14(r154)<->a19(r155)@36:shuffle
  cp1:a14(r154)<->a18(r126)@36:shuffle
  cp2:a9(r157)<->a16(r158)@36:shuffle
  cp3:a9(r157)<->a15(r127)@36:shuffle
  cp4:a13(r156)<->a14(r154)@36:shuffle
  cp5:a11(r129)<->a13(r156)@36:shuffle
  cp6:a11(r129)<->a12(r114)@36:shuffle
  cp7:a5(r137)<->a11(r129)@36:shuffle
  cp8:a5(r137)<->a10(r136)@36:shuffle
  cp9:a8(r159)<->a9(r157)@36:shuffle
  cp10:a6(r131)<->a8(r159)@36:shuffle
  cp11:a6(r131)<->a7(r125)@36:shuffle
  cp12:a4(r138)<->a6(r131)@36:shuffle
  cp13:a4(r138)<->a5(r137)@36:shuffle
  cp14:a29(r148)<->a31(r149)@36:shuffle
  cp15:a18(r126)<->a29(r148)@36:shuffle
  cp16:a25(r151)<->a30(r152)@36:shuffle
  cp17:a15(r127)<->a25(r151)@36:shuffle
  cp18:a28(r150)<->a29(r148)@36:shuffle
  cp19:a27(r133)<->a28(r150)@36:shuffle
  cp20:a12(r114)<->a27(r133)@36:shuffle
  cp21:a22(r140)<->a27(r133)@36:shuffle
  cp22:a22(r140)<->a26(r139)@36:shuffle
  cp23:a24(r153)<->a25(r151)@36:shuffle
  cp24:a23(r135)<->a24(r153)@36:shuffle
  cp25:a7(r125)<->a23(r135)@36:shuffle
  cp26:a21(r141)<->a23(r135)@36:shuffle
  cp27:a21(r141)<->a22(r140)@36:shuffle
  cp28:a1(r143)<->a37(r163)@1000:move
  cp29:a32(r144)<->a36(r164)@1000:move
  cp30:a17(r145)<->a35(r165)@1000:move
  pref0:a0(r142)<-hr0@2000
  pref1:a37(r163)<-hr0@2000
  pref2:a36(r164)<-hr1@2000
  pref3:a35(r165)<-hr2@2000
  regions=1, blocks=27, points=80
    allocnos=38 (big 0), copies=31, conflicts=0, ranges=50

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r142 1r143 2r160 3r120 4r138 5r137 6r131 7r125 8r159 9r157 10r136 11r129 12r114 13r156 14r154 15r127 16r158 17r145 18r126 19r155 20r115 21r141 22r140 23r135 24r153 25r151 26r139 27r133 28r150 29r148 30r152 31r149 32r144 33r147 34r146 35r165 36r164 37r163
    modified regnos: 114 115 120 125 126 127 129 131 133 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 163 164 165
    border:
    Pressure: GENERAL_REGS=8
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@1057560
          2:( 0-1 3-12 14)@156000
            3:( 0 3-12 14)@196780
      Allocno a0r142 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r143 of GENERAL_REGS(14) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15-106)
      Allocno a2r160 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r138 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r159 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r157 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r156 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r154 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r158 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r145 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r155 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a20r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r141 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r140 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r135 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r153 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a25r151 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a26r139 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a27r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a28r150 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a29r148 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a30r152 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a31r149 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a32r144 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a33r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a34r146 of GENERAL_REGS(14) has 13 avail. regs  0-1 3-12 14, node:  0-1 3-12 14 (confl regs =  2 13 15-106)
      Allocno a35r165 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a36r164 of ALL_REGS(46) has 13 avail. regs  0-1 3-12 14, node:  0-1 3-12 14 (confl regs =  2 13 15 48-106)
      Allocno a37r163 of ALL_REGS(46) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15 48-106)
      Forming thread by copy 29:a32r144-a36r164 (freq=1000):
        Result (freq=4750): a32r144(2750) a36r164(2000)
      Forming thread by copy 0:a14r154-a19r155 (freq=36):
        Result (freq=1164): a14r154(582) a19r155(582)
      Forming thread by copy 2:a9r157-a16r158 (freq=36):
        Result (freq=1164): a9r157(582) a16r158(582)
      Forming thread by copy 4:a13r156-a14r154 (freq=36):
        Result (freq=1746): a13r156(582) a14r154(582) a19r155(582)
      Forming thread by copy 5:a11r129-a13r156 (freq=36):
        Result (freq=2328): a11r129(582) a13r156(582) a14r154(582) a19r155(582)
      Forming thread by copy 7:a5r137-a11r129 (freq=36):
        Result (freq=3201): a5r137(873) a11r129(582) a13r156(582) a14r154(582) a19r155(582)
      Forming thread by copy 9:a8r159-a9r157 (freq=36):
        Result (freq=1746): a8r159(582) a9r157(582) a16r158(582)
      Forming thread by copy 10:a6r131-a8r159 (freq=36):
        Result (freq=2328): a6r131(582) a8r159(582) a9r157(582) a16r158(582)
      Forming thread by copy 12:a4r138-a6r131 (freq=36):
        Result (freq=2910): a4r138(582) a6r131(582) a8r159(582) a9r157(582) a16r158(582)
      Forming thread by copy 14:a29r148-a31r149 (freq=36):
        Result (freq=1164): a29r148(582) a31r149(582)
      Forming thread by copy 16:a25r151-a30r152 (freq=36):
        Result (freq=1164): a25r151(582) a30r152(582)
      Forming thread by copy 18:a28r150-a29r148 (freq=36):
        Result (freq=1746): a28r150(582) a29r148(582) a31r149(582)
      Forming thread by copy 19:a27r133-a28r150 (freq=36):
        Result (freq=2328): a27r133(582) a28r150(582) a29r148(582) a31r149(582)
      Forming thread by copy 21:a22r140-a27r133 (freq=36):
        Result (freq=3201): a22r140(873) a27r133(582) a28r150(582) a29r148(582) a31r149(582)
      Forming thread by copy 23:a24r153-a25r151 (freq=36):
        Result (freq=1746): a24r153(582) a25r151(582) a30r152(582)
      Forming thread by copy 24:a23r135-a24r153 (freq=36):
        Result (freq=2328): a23r135(582) a24r153(582) a25r151(582) a30r152(582)
      Forming thread by copy 26:a21r141-a23r135 (freq=36):
        Result (freq=2910): a21r141(582) a23r135(582) a24r153(582) a25r151(582) a30r152(582)
      Pushing a26(r139,l0)(cost 0)
      Pushing a10(r136,l0)(cost 0)
      Pushing a2(r160,l0)(cost 0)
      Pushing a37(r163,l0)(cost 0)
      Pushing a35(r165,l0)(cost 0)
      Pushing a34(r146,l0)(cost 0)
      Forming thread by copy 30:a17r145-a35r165 (freq=1000):
        Result (freq=5039): a17r145(3039) a35r165(2000)
        Making a17(r145,l0) colorable
      Pushing a0(r142,l0)(cost 0)
      Pushing a33(r147,l0)(cost 0)
      Pushing a30(r152,l0)(cost 0)
        Making a15(r127,l0) colorable
      Pushing a25(r151,l0)(cost 0)
      Pushing a24(r153,l0)(cost 0)
        Making a20(r115,l0) colorable
      Pushing a20(r115,l0)(cost 2910)
      Pushing a23(r135,l0)(cost 0)
      Pushing a21(r141,l0)(cost 0)
      Pushing a16(r158,l0)(cost 0)
      Pushing a9(r157,l0)(cost 0)
        Making a12(r114,l0) colorable
      Pushing a8(r159,l0)(cost 0)
        Making a3(r120,l0) colorable
      Pushing a3(r120,l0)(cost 2910)
      Pushing a6(r131,l0)(cost 0)
      Pushing a4(r138,l0)(cost 0)
      Pushing a29(r148,l0)(cost 0)
      Pushing a28(r150,l0)(cost 0)
      Pushing a27(r133,l0)(cost 0)
        Making a7(r125,l0) colorable
      Pushing a31(r149,l0)(cost 0)
      Pushing a22(r140,l0)(cost 0)
      Pushing a14(r154,l0)(cost 0)
      Forming thread by copy 28:a1r143-a37r163 (freq=1000):
        Result (freq=5457): a1r143(3457) a37r163(2000)
        Making a1(r143,l0) colorable
      Pushing a13(r156,l0)(cost 0)
      Pushing a11(r129,l0)(cost 0)
      Pushing a19(r155,l0)(cost 0)
      Pushing a5(r137,l0)(cost 0)
      Pushing a18(r126,l0)(cost 0)
      Pushing a7(r125,l0)(cost 32360)
      Pushing a36(r164,l0)(cost 0)
      Pushing a32(r144,l0)(cost 0)
      Pushing a17(r145,l0)(cost 36210)
      Pushing a1(r143,l0)(cost 40390)
      Pushing a15(r127,l0)(cost 66910)
      Pushing a12(r114,l0)(cost 73140)
      Popping a12(r114,l0)  -- assign reg 3
      Popping a15(r127,l0)  -- assign reg 12
      Popping a1(r143,l0)  -- assign reg 0
      Popping a17(r145,l0)  -- assign reg 2
      Popping a32(r144,l0)  -- assign reg 1
      Popping a36(r164,l0)  -- assign reg 1
      Popping a7(r125,l0)  -- assign reg 14
      Popping a18(r126,l0)  -- assign reg 4
      Popping a5(r137,l0)  -- assign reg 3
      Popping a19(r155,l0)  -- assign reg 1
      Popping a11(r129,l0)  -- assign reg 3
      Popping a13(r156,l0)  -- assign reg 1
      Popping a14(r154,l0)  -- assign reg 1
      Popping a22(r140,l0)  -- assign reg 3
      Popping a31(r149,l0)  -- assign reg 1
      Popping a27(r133,l0)  -- assign reg 3
      Popping a28(r150,l0)  -- assign reg 1
      Popping a29(r148,l0)  -- assign reg 1
      Popping a4(r138,l0)  -- assign reg 3
      Popping a6(r131,l0)  -- assign reg 14
      Popping a3(r120,l0)  -- assign reg 5
      Popping a8(r159,l0)  -- assign reg 12
      Popping a9(r157,l0)  -- assign reg 12
      Popping a16(r158,l0)  -- assign reg 2
      Popping a21(r141,l0)  -- assign reg 3
      Popping a23(r135,l0)  -- assign reg 14
      Popping a20(r115,l0)  -- assign reg 5
      Popping a24(r153,l0)  -- assign reg 12
      Popping a25(r151,l0)  -- assign reg 12
      Popping a30(r152,l0)  -- assign reg 2
      Popping a33(r147,l0)  -- assign reg 4
      Popping a0(r142,l0)  -- assign reg 3
      Popping a34(r146,l0)  -- assign reg 3
      Popping a35(r165,l0)  -- assign reg 2
      Popping a37(r163,l0)  -- assign reg 0
      Popping a2(r160,l0)  -- assign reg 2
      Popping a10(r136,l0)  -- assign reg 4
      Popping a26(r139,l0)  -- assign reg 4
Disposition:
   12:r114 l0     3   20:r115 l0     5    3:r120 l0     5    7:r125 l0    14
   18:r126 l0     4   15:r127 l0    12   11:r129 l0     3    6:r131 l0    14
   27:r133 l0     3   23:r135 l0    14   10:r136 l0     4    5:r137 l0     3
    4:r138 l0     3   26:r139 l0     4   22:r140 l0     3   21:r141 l0     3
    0:r142 l0     3    1:r143 l0     0   32:r144 l0     1   17:r145 l0     2
   34:r146 l0     3   33:r147 l0     4   29:r148 l0     1   31:r149 l0     1
   28:r150 l0     1   25:r151 l0    12   30:r152 l0     2   24:r153 l0    12
   14:r154 l0     1   19:r155 l0     1   13:r156 l0     1    9:r157 l0    12
   16:r158 l0     2    8:r159 l0    12    2:r160 l0     2   37:r163 l0     0
   36:r164 l0     1   35:r165 l0     2
New iteration of spill/restore move
+++Costs: overall -82000, reg -82000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_ConfigBreakInput

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,26u} r13={1d,26u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={8d,6u} r102={1d,26u} r103={1d,25u} r114={3d,13u} r115={1d,2u} r120={1d,2u} r125={11d,5u} r126={11d,3u} r127={11d,12u} r129={1d,1u} r131={1d,1u} r133={1d,1u} r135={1d,1u} r136={1d,4u} r137={1d,4u} r138={1d,2u} r139={1d,4u} r140={1d,4u} r141={1d,2u} r142={4d,2u} r143={1d,4u,2e} r144={1d,2u} r145={1d,5u,2e} r146={1d,1u} r147={1d,2u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} 
;;    total ref usage 318{107d,207u,4e} in 196{196 regular + 0 call} insns.
(note 1 0 46 NOTE_INSN_DELETED)
(note 46 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 46 48 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 48 5 49 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2348:3 -1
     (nil))
(debug_insn 49 48 50 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2348:21 -1
     (nil))
(debug_insn 50 49 51 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2349:3 -1
     (nil))
(debug_insn 51 50 52 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2350:3 -1
     (nil))
(debug_insn 52 51 53 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2351:3 -1
     (nil))
(debug_insn 53 52 54 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2352:3 -1
     (nil))
(debug_insn 54 53 55 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2353:3 -1
     (nil))
(debug_insn 55 54 56 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2356:3 -1
     (nil))
(debug_insn 56 55 57 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2357:3 -1
     (nil))
(debug_insn 57 56 58 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2358:3 -1
     (nil))
(debug_insn 58 57 59 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2359:3 -1
     (nil))
(debug_insn 59 58 60 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2360:3 -1
     (nil))
(debug_insn 60 59 61 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2363:3 -1
     (nil))
(debug_insn 61 60 269 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2363:3 -1
     (nil))
(insn 269 61 2 2 (set (reg:SI 163)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2347:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 269 270 2 (set (reg/v/f:SI 143 [ htim ])
        (reg:SI 163)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2347:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 163)
        (nil)))
(insn 270 2 62 2 (set (reg:SI 164)
        (reg:SI 1 r1 [ BreakInput ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2347:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ BreakInput ])
        (nil)))
(insn 62 270 271 2 (set (reg:SI 146 [ htim_23(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 143 [ htim ])
                    (const_int 60 [0x3c])) [0 htim_23(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2363:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 271 62 3 2 (set (reg:SI 165)
        (reg:SI 2 r2 [ sBreakInputConfig ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2347:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ sBreakInputConfig ])
        (nil)))
(insn 3 271 4 2 (set (reg/v:SI 144 [ BreakInput ])
        (reg:SI 164)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2347:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 164)
        (nil)))
(insn 4 3 63 2 (set (reg/v/f:SI 145 [ sBreakInputConfig ])
        (reg:SI 165)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2347:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 165)
        (nil)))
(insn 63 4 64 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 146 [ htim_23(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2363:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 146 [ htim_23(D)->Lock ])
        (nil)))
(jump_insn 64 63 65 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 252)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2363:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 252)
(note 65 64 66 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 66 65 67 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2363:3 -1
     (nil))
(debug_insn 67 66 68 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2363:3 -1
     (nil))
(debug_insn 68 67 69 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 -1
     (nil))
(insn 69 68 72 3 (set (reg/v:SI 114 [ bkin_enable_mask ])
        (mem:SI (reg/v/f:SI 145 [ sBreakInputConfig ]) [1 sBreakInputConfig_24(D)->Source+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 69 73 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 114 [ bkin_enable_mask ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 73 72 74 3 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 91)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 298261630 (nil)))
 -> 91)
(note 74 73 75 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 75 74 76 4 NOTE_INSN_DELETED)
(jump_insn 76 75 77 4 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 114 [ bkin_enable_mask ])
                        (const_int 0 [0]))
                    (label_ref:SI 256)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 315806430 (nil)))
 -> 256)
(note 77 76 78 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 78 77 79 5 (set (reg:SI 147)
        (plus:SI (reg/v:SI 114 [ bkin_enable_mask ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 7 {*arm_addsi3}
     (nil))
(jump_insn 79 78 80 5 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 147)
                        (const_int 31 [0x1f]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg:SI 147)
                                (const_int 4 [0x4]))
                            (label_ref:SI 80)) [0  S4 A32])
                    (label_ref:SI 87)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 80))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (insn_list:REG_LABEL_TARGET 87 (nil))))
 -> 80)
(code_label 80 79 81 555 (nil) [2 uses])
(jump_table_data 81 80 82 (addr_diff_vec:SI (label_ref:SI 80)
         [
            (label_ref:SI 260)
            (label_ref:SI 83)
            (label_ref:SI 87)
            (label_ref:SI 101)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 114)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 127)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 140)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 82 81 83)
(code_label 83 82 84 6 559 (nil) [1 uses])
(note 84 83 25 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 25 84 26 6 (set (reg/v:SI 127 [ bkin_polarity_bitpos ])
        (const_int 10 [0xa])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 10 [0xa])
        (nil)))
(insn 26 25 27 6 (set (reg/v:SI 126 [ bkin_enable_bitpos ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(insn 27 26 280 6 (set (reg/v:SI 125 [ bkin_polarity_mask ])
        (const_int 1024 [0x400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1024 [0x400])
        (nil)))
(jump_insn 280 27 281 6 (set (pc)
        (label_ref 151)) 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 281 280 87)
(code_label 87 281 88 7 553 (nil) [27 uses])
(note 88 87 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 88 35 7 (set (reg/v:SI 127 [ bkin_polarity_bitpos ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2446:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 35 34 36 7 (set (reg/v:SI 126 [ bkin_enable_bitpos ])
        (reg/v:SI 127 [ bkin_polarity_bitpos ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2445:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 36 35 37 7 (set (reg/v:SI 125 [ bkin_polarity_mask ])
        (reg/v:SI 127 [ bkin_polarity_bitpos ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2444:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 37 36 282 7 (set (reg/v:SI 114 [ bkin_enable_mask ])
        (reg/v:SI 127 [ bkin_polarity_bitpos ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2443:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 282 37 283 7 (set (pc)
        (label_ref 151)) 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 283 282 91)
(code_label 91 283 92 8 551 (nil) [1 uses])
(note 92 91 93 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 93 92 94 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 114 [ bkin_enable_mask ])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 94 93 95 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 264)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 429496726 (nil)))
 -> 264)
(note 95 94 96 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 96 95 97 9 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 114 [ bkin_enable_mask ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 97 96 98 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 268)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 268)
(note 98 97 31 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 31 98 32 10 (set (reg/v:SI 127 [ bkin_polarity_bitpos ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2436:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 10 (set (reg/v:SI 126 [ bkin_enable_bitpos ])
        (const_int 7 [0x7])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2433:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 32 284 10 (set (reg/v:SI 125 [ bkin_polarity_mask ])
        (reg/v:SI 127 [ bkin_polarity_bitpos ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2435:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 284 33 285 10 (set (pc)
        (label_ref 151)) 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 285 284 101)
(code_label 101 285 102 11 558 (nil) [1 uses])
(note 102 101 103 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 103 102 104 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2385:7 -1
     (nil))
(debug_insn 104 103 105 11 (var_location:SI bkin_enable_mask (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2385:24 -1
     (nil))
(debug_insn 105 104 106 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2386:7 -1
     (nil))
(debug_insn 106 105 107 11 (var_location:SI bkin_enable_bitpos (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2386:26 -1
     (nil))
(debug_insn 107 106 108 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2387:7 -1
     (nil))
(debug_insn 108 107 109 11 (var_location:SI bkin_polarity_mask (const_int 2048 [0x800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2387:26 -1
     (nil))
(debug_insn 109 108 110 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2388:7 -1
     (nil))
(debug_insn 110 109 111 11 (var_location:SI bkin_polarity_bitpos (const_int 11 [0xb])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2388:28 -1
     (nil))
(debug_insn 111 110 13 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2389:7 -1
     (nil))
(insn 13 111 14 11 (set (reg/v:SI 127 [ bkin_polarity_bitpos ])
        (const_int 11 [0xb])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2388:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 15 11 (set (reg/v:SI 126 [ bkin_enable_bitpos ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2386:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 286 11 (set (reg/v:SI 125 [ bkin_polarity_mask ])
        (const_int 2048 [0x800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2387:26 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 286 15 287 11 (set (pc)
        (label_ref 151)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2389:7 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 287 286 114)
(code_label 114 287 115 12 557 (nil) [1 uses])
(note 115 114 116 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 116 115 117 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2393:7 -1
     (nil))
(debug_insn 117 116 118 12 (var_location:SI bkin_enable_mask (const_int 8 [0x8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2393:24 -1
     (nil))
(debug_insn 118 117 119 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2394:7 -1
     (nil))
(debug_insn 119 118 120 12 (var_location:SI bkin_enable_bitpos (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2394:26 -1
     (nil))
(debug_insn 120 119 121 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2395:7 -1
     (nil))
(debug_insn 121 120 122 12 (var_location:SI bkin_polarity_mask (const_int 4096 [0x1000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2395:26 -1
     (nil))
(debug_insn 122 121 123 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2396:7 -1
     (nil))
(debug_insn 123 122 124 12 (var_location:SI bkin_polarity_bitpos (const_int 12 [0xc])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2396:28 -1
     (nil))
(debug_insn 124 123 16 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2397:7 -1
     (nil))
(insn 16 124 17 12 (set (reg/v:SI 127 [ bkin_polarity_bitpos ])
        (const_int 12 [0xc])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2396:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 18 12 (set (reg/v:SI 126 [ bkin_enable_bitpos ])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2394:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 17 288 12 (set (reg/v:SI 125 [ bkin_polarity_mask ])
        (const_int 4096 [0x1000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2395:26 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 288 18 289 12 (set (pc)
        (label_ref 151)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2397:7 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 289 288 127)
(code_label 127 289 128 13 556 (nil) [1 uses])
(note 128 127 129 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 129 128 130 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2401:7 -1
     (nil))
(debug_insn 130 129 131 13 (var_location:SI bkin_enable_mask (const_int 16 [0x10])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2401:24 -1
     (nil))
(debug_insn 131 130 132 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2402:7 -1
     (nil))
(debug_insn 132 131 133 13 (var_location:SI bkin_enable_bitpos (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2402:26 -1
     (nil))
(debug_insn 133 132 134 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2403:7 -1
     (nil))
(debug_insn 134 133 135 13 (var_location:SI bkin_polarity_mask (const_int 8192 [0x2000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2403:26 -1
     (nil))
(debug_insn 135 134 136 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2404:7 -1
     (nil))
(debug_insn 136 135 137 13 (var_location:SI bkin_polarity_bitpos (const_int 13 [0xd])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2404:28 -1
     (nil))
(debug_insn 137 136 19 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2405:7 -1
     (nil))
(insn 19 137 20 13 (set (reg/v:SI 127 [ bkin_polarity_bitpos ])
        (const_int 13 [0xd])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2404:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 13 (set (reg/v:SI 126 [ bkin_enable_bitpos ])
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2402:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 20 290 13 (set (reg/v:SI 125 [ bkin_polarity_mask ])
        (const_int 8192 [0x2000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2403:26 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 290 21 291 13 (set (pc)
        (label_ref 151)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2405:7 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 291 290 140)
(code_label 140 291 141 14 554 (nil) [1 uses])
(note 141 140 142 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 142 141 143 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2410:7 -1
     (nil))
(debug_insn 143 142 144 14 (var_location:SI bkin_enable_mask (const_int 32 [0x20])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2410:24 -1
     (nil))
(debug_insn 144 143 145 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2411:7 -1
     (nil))
(debug_insn 145 144 146 14 (var_location:SI bkin_enable_bitpos (const_int 5 [0x5])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2411:26 -1
     (nil))
(debug_insn 146 145 147 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2413:7 -1
     (nil))
(debug_insn 147 146 148 14 (var_location:SI bkin_polarity_mask (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2413:26 -1
     (nil))
(debug_insn 148 147 149 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2414:7 -1
     (nil))
(debug_insn 149 148 150 14 (var_location:SI bkin_polarity_bitpos (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2414:28 -1
     (nil))
(debug_insn 150 149 22 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2415:7 -1
     (nil))
(insn 22 150 23 14 (set (reg/v:SI 127 [ bkin_polarity_bitpos ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2414:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 22 24 14 (set (reg/v:SI 126 [ bkin_enable_bitpos ])
        (const_int 5 [0x5])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2411:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 292 14 (set (reg/v:SI 125 [ bkin_polarity_mask ])
        (reg/v:SI 127 [ bkin_polarity_bitpos ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2413:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 292 24 293 14 (set (pc)
        (label_ref 151)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2415:7 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 293 292 256)
(code_label 256 293 255 15 564 (nil) [1 uses])
(note 255 256 6 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 6 255 7 15 (set (reg/v:SI 127 [ bkin_polarity_bitpos ])
        (reg/v:SI 114 [ bkin_enable_mask ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2446:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 7 6 8 15 (set (reg/v:SI 126 [ bkin_enable_bitpos ])
        (reg/v:SI 114 [ bkin_enable_mask ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2445:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 7 294 15 (set (reg/v:SI 125 [ bkin_polarity_mask ])
        (reg/v:SI 114 [ bkin_enable_mask ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2444:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 294 8 295 15 (set (pc)
        (label_ref 151)) 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 295 294 260)
(code_label 260 295 259 16 565 (nil) [1 uses])
(note 259 260 10 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 10 259 11 16 (set (reg/v:SI 127 [ bkin_polarity_bitpos ])
        (const_int 9 [0x9])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2372:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 16 (set (reg/v:SI 126 [ bkin_enable_bitpos ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2370:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 296 16 (set (reg/v:SI 125 [ bkin_polarity_mask ])
        (const_int 512 [0x200])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2371:26 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 296 12 297 16 (set (pc)
        (label_ref 151)) 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 297 296 264)
(code_label 264 297 263 17 566 (nil) [1 uses])
(note 263 264 28 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 28 263 29 17 (set (reg/v:SI 127 [ bkin_polarity_bitpos ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2425:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 28 30 17 (set (reg/v:SI 126 [ bkin_enable_bitpos ])
        (const_int 6 [0x6])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2422:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 29 298 17 (set (reg/v:SI 125 [ bkin_polarity_mask ])
        (reg/v:SI 127 [ bkin_polarity_bitpos ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2424:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 298 30 299 17 (set (pc)
        (label_ref 151)) 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 299 298 268)
(code_label 268 299 267 18 567 (nil) [1 uses])
(note 267 268 38 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 38 267 39 18 (set (reg/v:SI 127 [ bkin_polarity_bitpos ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2446:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 38 40 18 (set (reg/v:SI 126 [ bkin_enable_bitpos ])
        (reg/v:SI 127 [ bkin_polarity_bitpos ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2445:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 40 39 41 18 (set (reg/v:SI 125 [ bkin_polarity_mask ])
        (reg/v:SI 127 [ bkin_polarity_bitpos ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2444:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 41 40 151 18 (set (reg/v:SI 114 [ bkin_enable_mask ])
        (reg/v:SI 127 [ bkin_polarity_bitpos ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2443:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(code_label 151 41 152 19 552 (nil) [10 uses])
(note 152 151 157 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 157 152 158 19 (var_location:SI bkin_polarity_bitpos (reg/v:SI 127 [ bkin_polarity_bitpos ])) -1
     (nil))
(debug_insn 158 157 159 19 (var_location:SI bkin_enable_bitpos (reg/v:SI 126 [ bkin_enable_bitpos ])) -1
     (nil))
(debug_insn 159 158 160 19 (var_location:SI bkin_polarity_mask (reg/v:SI 125 [ bkin_polarity_mask ])) -1
     (nil))
(debug_insn 160 159 161 19 (var_location:SI bkin_enable_mask (reg/v:SI 114 [ bkin_enable_mask ])) -1
     (nil))
(debug_insn 161 160 162 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2451:3 -1
     (nil))
(insn 162 161 163 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 144 [ BreakInput ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2451:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 163 162 164 19 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 170)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2451:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 357913950 (nil)))
 -> 170)
(note 164 163 165 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 165 164 166 20 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 144 [ BreakInput ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2451:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 144 [ BreakInput ])
        (nil)))
(jump_insn 166 165 169 20 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 201)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2451:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870918 (nil)))
 -> 201)
(note 169 166 44 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 44 169 300 21 (set (reg/v:SI 142 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2451:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 300 44 301 21 (set (pc)
        (label_ref 230)) 284 {*arm_jump}
     (nil)
 -> 230)
(barrier 301 300 170)
(code_label 170 301 171 22 560 (nil) [1 uses])
(note 171 170 172 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 172 171 173 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2456:7 -1
     (nil))
(insn 173 172 180 22 (set (reg/f:SI 115 [ _3 ])
        (mem/f:SI (reg/v/f:SI 143 [ htim ]) [3 htim_23(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2456:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 143 [ htim ]) [3 htim_23(D)->Instance+0 S4 A32])
        (nil)))
(insn 180 173 181 22 (set (reg:SI 149 [ sBreakInputConfig_24(D)->Enable ])
        (mem:SI (plus:SI (reg/v/f:SI 145 [ sBreakInputConfig ])
                (const_int 4 [0x4])) [1 sBreakInputConfig_24(D)->Enable+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2460:44 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 145 [ sBreakInputConfig ])
                (const_int 4 [0x4])) [1 sBreakInputConfig_24(D)->Enable+0 S4 A32])
        (nil)))
(insn 181 180 190 22 (set (reg:SI 148)
        (ashift:SI (reg:SI 149 [ sBreakInputConfig_24(D)->Enable ])
            (reg/v:SI 126 [ bkin_enable_bitpos ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2460:44 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 149 [ sBreakInputConfig_24(D)->Enable ])
        (expr_list:REG_DEAD (reg/v:SI 126 [ bkin_enable_bitpos ])
            (nil))))
(insn 190 181 191 22 (set (reg:SI 152 [ sBreakInputConfig_24(D)->Polarity ])
        (mem:SI (plus:SI (reg/v/f:SI 145 [ sBreakInputConfig ])
                (const_int 8 [0x8])) [1 sBreakInputConfig_24(D)->Polarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2464:46 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 145 [ sBreakInputConfig ])
        (nil)))
(insn 191 190 174 22 (set (reg:SI 151)
        (ashift:SI (reg:SI 152 [ sBreakInputConfig_24(D)->Polarity ])
            (reg/v:SI 127 [ bkin_polarity_bitpos ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2464:46 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 152 [ sBreakInputConfig_24(D)->Polarity ])
        (expr_list:REG_DEAD (reg/v:SI 127 [ bkin_polarity_bitpos ])
            (nil))))
(insn 174 191 175 22 (set (reg/v:SI 139 [ tmporx ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 96 [0x60])) [1 _3->AF1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2456:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 175 174 176 22 (var_location:SI tmporx (reg/v:SI 139 [ tmporx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2456:14 -1
     (nil))
(debug_insn 176 175 177 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2459:7 -1
     (nil))
(debug_insn 177 176 178 22 (var_location:SI D#2 (not:SI (reg/v:SI 114 [ bkin_enable_mask ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2459:17 -1
     (nil))
(debug_insn 178 177 179 22 (var_location:SI tmporx (and:SI (debug_expr:SI D#2)
        (reg/v:SI 139 [ tmporx ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2459:14 -1
     (nil))
(debug_insn 179 178 182 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2460:7 -1
     (nil))
(insn 182 179 183 22 (set (reg:SI 150)
        (xor:SI (reg:SI 148)
            (reg/v:SI 139 [ tmporx ]))) 109 {*arm_xorsi3}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(insn 183 182 184 22 (set (reg:SI 133 [ _29 ])
        (and:SI (reg:SI 150)
            (reg/v:SI 114 [ bkin_enable_mask ]))) 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (expr_list:REG_DEAD (reg/v:SI 114 [ bkin_enable_mask ])
            (nil))))
(insn 184 183 185 22 (set (reg/v:SI 140 [ tmporx ])
        (xor:SI (reg:SI 133 [ _29 ])
            (reg/v:SI 139 [ tmporx ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2460:14 109 {*arm_xorsi3}
     (expr_list:REG_DEAD (reg/v:SI 139 [ tmporx ])
        (expr_list:REG_DEAD (reg:SI 133 [ _29 ])
            (nil))))
(debug_insn 185 184 186 22 (var_location:SI tmporx (reg/v:SI 140 [ tmporx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2460:14 -1
     (nil))
(debug_insn 186 185 187 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2463:7 -1
     (nil))
(debug_insn 187 186 188 22 (var_location:SI D#1 (not:SI (reg/v:SI 125 [ bkin_polarity_mask ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2463:17 -1
     (nil))
(debug_insn 188 187 189 22 (var_location:SI tmporx (and:SI (debug_expr:SI D#1)
        (reg/v:SI 140 [ tmporx ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2463:14 -1
     (nil))
(debug_insn 189 188 192 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2464:7 -1
     (nil))
(insn 192 189 193 22 (set (reg:SI 153)
        (xor:SI (reg:SI 151)
            (reg/v:SI 140 [ tmporx ]))) 109 {*arm_xorsi3}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(insn 193 192 194 22 (set (reg:SI 135 [ _31 ])
        (and:SI (reg:SI 153)
            (reg/v:SI 125 [ bkin_polarity_mask ]))) 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg/v:SI 125 [ bkin_polarity_mask ])
            (nil))))
(insn 194 193 195 22 (set (reg/v:SI 141 [ tmporx ])
        (xor:SI (reg:SI 135 [ _31 ])
            (reg/v:SI 140 [ tmporx ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2464:14 109 {*arm_xorsi3}
     (expr_list:REG_DEAD (reg/v:SI 140 [ tmporx ])
        (expr_list:REG_DEAD (reg:SI 135 [ _31 ])
            (nil))))
(debug_insn 195 194 196 22 (var_location:SI tmporx (reg/v:SI 141 [ tmporx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2464:14 -1
     (nil))
(debug_insn 196 195 197 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2467:7 -1
     (nil))
(insn 197 196 198 22 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 96 [0x60])) [1 _3->AF1+0 S4 A32])
        (reg/v:SI 141 [ tmporx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2467:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 141 [ tmporx ])
        (expr_list:REG_DEAD (reg/f:SI 115 [ _3 ])
            (nil))))
(debug_insn 198 197 42 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2468:7 -1
     (nil))
(insn 42 198 302 22 (set (reg/v:SI 142 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2348:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 302 42 303 22 (set (pc)
        (label_ref 230)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2468:7 284 {*arm_jump}
     (nil)
 -> 230)
(barrier 303 302 201)
(code_label 201 303 202 23 561 (nil) [1 uses])
(note 202 201 203 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 203 202 204 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2473:7 -1
     (nil))
(insn 204 203 211 23 (set (reg/f:SI 120 [ _8 ])
        (mem/f:SI (reg/v/f:SI 143 [ htim ]) [3 htim_23(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2473:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 143 [ htim ]) [3 htim_23(D)->Instance+0 S4 A32])
        (nil)))
(insn 211 204 212 23 (set (reg:SI 155 [ sBreakInputConfig_24(D)->Enable ])
        (mem:SI (plus:SI (reg/v/f:SI 145 [ sBreakInputConfig ])
                (const_int 4 [0x4])) [1 sBreakInputConfig_24(D)->Enable+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2477:44 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 145 [ sBreakInputConfig ])
                (const_int 4 [0x4])) [1 sBreakInputConfig_24(D)->Enable+0 S4 A32])
        (nil)))
(insn 212 211 221 23 (set (reg:SI 154)
        (ashift:SI (reg:SI 155 [ sBreakInputConfig_24(D)->Enable ])
            (reg/v:SI 126 [ bkin_enable_bitpos ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2477:44 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 155 [ sBreakInputConfig_24(D)->Enable ])
        (expr_list:REG_DEAD (reg/v:SI 126 [ bkin_enable_bitpos ])
            (nil))))
(insn 221 212 222 23 (set (reg:SI 158 [ sBreakInputConfig_24(D)->Polarity ])
        (mem:SI (plus:SI (reg/v/f:SI 145 [ sBreakInputConfig ])
                (const_int 8 [0x8])) [1 sBreakInputConfig_24(D)->Polarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2481:46 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 145 [ sBreakInputConfig ])
        (nil)))
(insn 222 221 205 23 (set (reg:SI 157)
        (ashift:SI (reg:SI 158 [ sBreakInputConfig_24(D)->Polarity ])
            (reg/v:SI 127 [ bkin_polarity_bitpos ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2481:46 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 158 [ sBreakInputConfig_24(D)->Polarity ])
        (expr_list:REG_DEAD (reg/v:SI 127 [ bkin_polarity_bitpos ])
            (nil))))
(insn 205 222 206 23 (set (reg/v:SI 136 [ tmporx ])
        (mem/v:SI (plus:SI (reg/f:SI 120 [ _8 ])
                (const_int 100 [0x64])) [1 _8->AF2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2473:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 206 205 207 23 (var_location:SI tmporx (reg/v:SI 136 [ tmporx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2473:14 -1
     (nil))
(debug_insn 207 206 208 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2476:7 -1
     (nil))
(debug_insn 208 207 209 23 (var_location:SI D#4 (not:SI (reg/v:SI 114 [ bkin_enable_mask ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2476:17 -1
     (nil))
(debug_insn 209 208 210 23 (var_location:SI tmporx (and:SI (debug_expr:SI D#4)
        (reg/v:SI 136 [ tmporx ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2476:14 -1
     (nil))
(debug_insn 210 209 213 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2477:7 -1
     (nil))
(insn 213 210 214 23 (set (reg:SI 156)
        (xor:SI (reg:SI 154)
            (reg/v:SI 136 [ tmporx ]))) 109 {*arm_xorsi3}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(insn 214 213 215 23 (set (reg:SI 129 [ _25 ])
        (and:SI (reg:SI 156)
            (reg/v:SI 114 [ bkin_enable_mask ]))) 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg/v:SI 114 [ bkin_enable_mask ])
            (nil))))
(insn 215 214 216 23 (set (reg/v:SI 137 [ tmporx ])
        (xor:SI (reg:SI 129 [ _25 ])
            (reg/v:SI 136 [ tmporx ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2477:14 109 {*arm_xorsi3}
     (expr_list:REG_DEAD (reg/v:SI 136 [ tmporx ])
        (expr_list:REG_DEAD (reg:SI 129 [ _25 ])
            (nil))))
(debug_insn 216 215 217 23 (var_location:SI tmporx (reg/v:SI 137 [ tmporx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2477:14 -1
     (nil))
(debug_insn 217 216 218 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2480:7 -1
     (nil))
(debug_insn 218 217 219 23 (var_location:SI D#3 (not:SI (reg/v:SI 125 [ bkin_polarity_mask ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2480:17 -1
     (nil))
(debug_insn 219 218 220 23 (var_location:SI tmporx (and:SI (debug_expr:SI D#3)
        (reg/v:SI 137 [ tmporx ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2480:14 -1
     (nil))
(debug_insn 220 219 223 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2481:7 -1
     (nil))
(insn 223 220 224 23 (set (reg:SI 159)
        (xor:SI (reg:SI 157)
            (reg/v:SI 137 [ tmporx ]))) 109 {*arm_xorsi3}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(insn 224 223 225 23 (set (reg:SI 131 [ _27 ])
        (and:SI (reg:SI 159)
            (reg/v:SI 125 [ bkin_polarity_mask ]))) 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_DEAD (reg/v:SI 125 [ bkin_polarity_mask ])
            (nil))))
(insn 225 224 226 23 (set (reg/v:SI 138 [ tmporx ])
        (xor:SI (reg:SI 131 [ _27 ])
            (reg/v:SI 137 [ tmporx ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2481:14 109 {*arm_xorsi3}
     (expr_list:REG_DEAD (reg/v:SI 137 [ tmporx ])
        (expr_list:REG_DEAD (reg:SI 131 [ _27 ])
            (nil))))
(debug_insn 226 225 227 23 (var_location:SI tmporx (reg/v:SI 138 [ tmporx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2481:14 -1
     (nil))
(debug_insn 227 226 228 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2484:7 -1
     (nil))
(insn 228 227 229 23 (set (mem/v:SI (plus:SI (reg/f:SI 120 [ _8 ])
                (const_int 100 [0x64])) [1 _8->AF2+0 S4 A32])
        (reg/v:SI 138 [ tmporx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2484:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 138 [ tmporx ])
        (expr_list:REG_DEAD (reg/f:SI 120 [ _8 ])
            (nil))))
(debug_insn 229 228 43 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2485:7 -1
     (nil))
(insn 43 229 230 23 (set (reg/v:SI 142 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2348:21 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 230 43 231 24 562 (nil) [2 uses])
(note 231 230 232 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 232 231 233 24 (var_location:QI status (subreg:QI (reg/v:SI 142 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 233 232 234 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2492:3 -1
     (nil))
(debug_insn 234 233 235 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2492:3 -1
     (nil))
(insn 235 234 237 24 (set (reg:SI 160)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2492:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 237 235 238 24 (set (mem:QI (plus:SI (reg/v/f:SI 143 [ htim ])
                (const_int 60 [0x3c])) [0 htim_23(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 160) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2492:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_DEAD (reg/v/f:SI 143 [ htim ])
            (nil))))
(debug_insn 238 237 239 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2492:3 -1
     (nil))
(debug_insn 239 238 304 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2494:3 -1
     (nil))
(jump_insn 304 239 305 24 (set (pc)
        (label_ref 240)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2494:10 284 {*arm_jump}
     (nil)
 -> 240)
(barrier 305 304 252)
(code_label 252 305 251 25 563 (nil) [1 uses])
(note 251 252 45 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 45 251 240 25 (set (reg/v:SI 142 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2363:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 240 45 241 26 550 (nil) [1 uses])
(note 241 240 246 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 246 241 247 26 (set (reg/i:SI 0 r0)
        (reg/v:SI 142 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2495:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 142 [ <retval> ])
        (nil)))
(insn 247 246 306 26 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2495:1 -1
     (nil))
(note 306 247 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_RemapConfig (HAL_TIMEx_RemapConfig, funcdef_no=361, decl_uid=9541, cgraph_uid=365, symbol_order=364)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 4 3 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 126 uninteresting
Reg 127: local to bb 2 def dominates all uses has unique first use
Reg 121: local to bb 2 def dominates all uses has unique first use
Reg 120: def dominates all uses has unique first use
Ignoring reg 114, has equiv memory
Reg 123: local to bb 3 def dominates all uses has unique first use
Reg 115 uninteresting
Reg 122 uninteresting
Reg 117 uninteresting
Reg 120 not local to one basic block
Found def insn 13 for 121 to be not moveable
Ignoring reg 123 with equiv init insn
Found def insn 46 for 127 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 4 3 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 114: (insn_list:REG_DEP_TRUE 20 (nil))
init_insns for 123: (insn_list:REG_DEP_TRUE 27 (nil))

Pass 1 for finding pseudo/allocno costs

    r127: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r126: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r118,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a1(r119,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:69375,69375 VFP_LO_REGS:69375,69375 ALL_REGS:69375,69375 MEM:46250,46250
  a2(r123,l0) costs: GENERAL_REGS:0,0 MEM:26250,26250
  a3(r114,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:39375,39375 VFP_LO_REGS:39375,39375 ALL_REGS:39375,39375 MEM:8750,8750
  a4(r117,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a5(r120,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:28125,28125 VFP_LO_REGS:28125,28125 ALL_REGS:28125,28125 MEM:18750,18750
  a6(r122,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a7(r115,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a8(r121,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a9(r127,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a10(r126,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 39(l0): point = 0
   Insn 38(l0): point = 2
   Insn 6(l0): point = 5
   Insn 47(l0): point = 8
   Insn 29(l0): point = 10
   Insn 5(l0): point = 12
   Insn 24(l0): point = 14
   Insn 23(l0): point = 16
   Insn 22(l0): point = 18
   Insn 21(l0): point = 20
   Insn 27(l0): point = 22
   Insn 20(l0): point = 24
   Insn 15(l0): point = 27
   Insn 14(l0): point = 29
   Insn 3(l0): point = 31
   Insn 13(l0): point = 33
   Insn 46(l0): point = 35
   Insn 2(l0): point = 37
   Insn 45(l0): point = 39
 a0(r118): [8..12] [3..5]
 a1(r119): [11..37]
 a2(r123): [11..22]
 a3(r114): [15..24]
 a4(r117): [15..16]
 a5(r120): [17..31]
 a6(r122): [17..18]
 a7(r115): [19..20]
 a8(r121): [30..33]
 a9(r127): [32..35]
 a10(r126): [38..39]
Compressing live ranges: from 42 to 16 - 38%
Ranges after the compression:
 a0(r118): [0..3]
 a1(r119): [2..13]
 a2(r123): [2..9]
 a3(r114): [4..9]
 a4(r117): [4..5]
 a5(r120): [6..11]
 a6(r122): [6..7]
 a7(r115): [8..9]
 a8(r121): [10..13]
 a9(r127): [12..13]
 a10(r126): [14..15]
+++Allocating 80 bytes for conflict table (uncompressed size 88)
;; a0(r118,l0) conflicts: a2(r123,l0) a1(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r119,l0) conflicts: a0(r118,l0) a2(r123,l0) a4(r117,l0) a3(r114,l0) a6(r122,l0) a5(r120,l0) a7(r115,l0) a8(r121,l0) a9(r127,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a2(r123,l0) conflicts: a0(r118,l0) a1(r119,l0) a4(r117,l0) a3(r114,l0) a6(r122,l0) a5(r120,l0) a7(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r114,l0) conflicts: a2(r123,l0) a1(r119,l0) a4(r117,l0) a6(r122,l0) a5(r120,l0) a7(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r117,l0) conflicts: a2(r123,l0) a1(r119,l0) a3(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r120,l0) conflicts: a2(r123,l0) a1(r119,l0) a3(r114,l0) a6(r122,l0) a7(r115,l0) a8(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r122,l0) conflicts: a2(r123,l0) a1(r119,l0) a3(r114,l0) a5(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r115,l0) conflicts: a2(r123,l0) a1(r119,l0) a3(r114,l0) a5(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r121,l0) conflicts: a1(r119,l0) a5(r120,l0) a9(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r127,l0) conflicts: a1(r119,l0) a8(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r126,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a6(r122)<->a7(r115)@109:shuffle
  cp1:a4(r117)<->a6(r122)@109:shuffle
  cp2:a4(r117)<->a5(r120)@109:shuffle
  cp3:a1(r119)<->a10(r126)@1000:move
  cp4:a5(r120)<->a9(r127)@1000:move
  pref0:a0(r118)<-hr0@2000
  pref1:a10(r126)<-hr0@2000
  pref2:a9(r127)<-hr1@2000
  regions=1, blocks=6, points=16
    allocnos=11 (big 0), copies=5, conflicts=0, ranges=11

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 5 4 3 2
    all: 0r118 1r119 2r123 3r114 4r117 5r120 6r122 7r115 8r121 9r127 10r126
    modified regnos: 114 115 117 118 119 120 121 122 123 126 127
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@484500
          2:( 0 2-12 14)@208500
      Allocno a0r118 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r119 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a2r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r127 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a10r126 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Forming thread by copy 3:a1r119-a10r126 (freq=1000):
        Result (freq=5750): a1r119(3750) a10r126(2000)
      Forming thread by copy 4:a5r120-a9r127 (freq=1000):
        Result (freq=3875): a5r120(1875) a9r127(2000)
      Forming thread by copy 0:a6r122-a7r115 (freq=109):
        Result (freq=3500): a6r122(1750) a7r115(1750)
      Forming thread by copy 1:a4r117-a6r122 (freq=109):
        Result (freq=5250): a4r117(1750) a6r122(1750) a7r115(1750)
      Pushing a8(r121,l0)(cost 0)
      Pushing a0(r118,l0)(cost 0)
      Pushing a3(r114,l0)(cost 0)
      Pushing a2(r123,l0)(cost 0)
      Pushing a5(r120,l0)(cost 0)
      Pushing a9(r127,l0)(cost 0)
      Pushing a7(r115,l0)(cost 0)
      Pushing a6(r122,l0)(cost 0)
      Pushing a4(r117,l0)(cost 0)
      Pushing a10(r126,l0)(cost 0)
      Pushing a1(r119,l0)(cost 0)
      Popping a1(r119,l0)  -- assign reg 3
      Popping a10(r126,l0)  -- assign reg 0
      Popping a4(r117,l0)  -- assign reg 1
      Popping a6(r122,l0)  -- assign reg 2
      Popping a7(r115,l0)  -- assign reg 2
      Popping a9(r127,l0)  -- assign reg 1
      Popping a5(r120,l0)  -- assign reg 1
      Popping a2(r123,l0)  -- assign reg 12
      Popping a3(r114,l0)  -- assign reg 0
      Popping a0(r118,l0)  -- assign reg 0
      Popping a8(r121,l0)  -- assign reg 2
Disposition:
    3:r114 l0     0    7:r115 l0     2    4:r117 l0     1    0:r118 l0     0
    1:r119 l0     3    5:r120 l0     1    8:r121 l0     2    6:r122 l0     2
    2:r123 l0    12   10:r126 l0     0    9:r127 l0     1
New iteration of spill/restore move
+++Costs: overall -84000, reg -84000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_RemapConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r114={1d,2u} r115={1d,1u} r117={1d,1u} r118={2d,1u} r119={1d,3u,1e} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,2u} r126={1d,1u} r127={1d,1u} 
;;    total ref usage 79{39d,39u,1e} in 30{30 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 7 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2610:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2611:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2613:3 -1
     (nil))
(debug_insn 12 11 45 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2613:3 -1
     (nil))
(insn 45 12 2 2 (set (reg:SI 126)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2608:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 45 46 2 (set (reg/v/f:SI 119 [ htim ])
        (reg:SI 126)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2608:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(insn 46 2 13 2 (set (reg:SI 127)
        (reg:SI 1 r1 [ Remap ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2608:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Remap ])
        (nil)))
(insn 13 46 3 2 (set (reg:SI 121 [ htim_9(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 119 [ htim ])
                    (const_int 60 [0x3c])) [0 htim_9(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2613:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 3 13 14 2 (set (reg/v:SI 120 [ Remap ])
        (reg:SI 127)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2608:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(insn 14 3 15 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121 [ htim_9(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2613:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ htim_9(D)->Lock ])
        (nil)))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 44)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2613:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 44)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 17 16 18 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2613:3 -1
     (nil))
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2613:3 -1
     (nil))
(debug_insn 19 18 20 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2615:3 -1
     (nil))
(insn 20 19 27 3 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 119 [ htim ]) [3 htim_9(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2615:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 119 [ htim ]) [3 htim_9(D)->Instance+0 S4 A32])
        (nil)))
(insn 27 20 21 3 (set (reg:SI 123)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2617:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 21 27 22 3 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 96 [0x60])) [1 _2->AF1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2615:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 23 3 (set (reg:SI 122)
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -245761 [0xfffffffffffc3fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2615:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 23 22 24 3 (set (reg:SI 117 [ _5 ])
        (ior:SI (reg:SI 122)
            (reg/v:SI 120 [ Remap ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2615:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122)
        (expr_list:REG_DEAD (reg/v:SI 120 [ Remap ])
            (nil))))
(insn 24 23 25 3 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 96 [0x60])) [1 _2->AF1+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2615:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2617:3 -1
     (nil))
(debug_insn 26 25 5 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2617:3 -1
     (nil))
(insn 5 26 29 3 (set (reg:SI 118 [ <retval> ])
        (reg:SI 123)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2619:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 29 5 30 3 (set (mem:QI (plus:SI (reg/v/f:SI 119 [ htim ])
                (const_int 60 [0x3c])) [0 htim_9(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 123) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2617:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 123)
        (expr_list:REG_DEAD (reg/v/f:SI 119 [ htim ])
            (nil))))
(debug_insn 30 29 31 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2617:3 -1
     (nil))
(debug_insn 31 30 47 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2619:3 -1
     (nil))
(jump_insn 47 31 48 3 (set (pc)
        (label_ref 32)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2619:10 284 {*arm_jump}
     (nil)
 -> 32)
(barrier 48 47 44)
(code_label 44 48 43 4 575 (nil) [1 uses])
(note 43 44 6 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 6 43 32 4 (set (reg:SI 118 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2613:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))
(code_label 32 6 33 5 574 (nil) [1 uses])
(note 33 32 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 38 33 39 5 (set (reg/i:SI 0 r0)
        (reg:SI 118 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2620:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ <retval> ])
        (nil)))
(insn 39 38 49 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2620:1 -1
     (nil))
(note 49 39 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_TISelection (HAL_TIMEx_TISelection, funcdef_no=362, decl_uid=9545, cgraph_uid=366, symbol_order=365)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14
;; 2 succs { 13 3 }
;; 3 succs { 11 4 8 9 10 }
;; 4 succs { 6 5 }
;; 5 succs { 6 7 }
;; 6 succs { 12 }
;; 7 succs { 12 }
;; 8 succs { 12 }
;; 9 succs { 12 }
;; 10 succs { 12 }
;; 11 succs { 12 }
;; 12 succs { 14 }
;; 13 succs { 14 }
;; 14 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 150 uninteresting
Reg 151: local to bb 2 def dominates all uses has unique first use
Reg 138: local to bb 2 def dominates all uses has unique first use
Reg 152: local to bb 2 def dominates all uses has unique first use
Reg 136 uninteresting (no unique first use)
Reg 137: def dominates all uses has unique first use
Reg 139 uninteresting
Reg 142: local to bb 4 def dominates all uses has unique first use
Reg 115 uninteresting
Reg 141 uninteresting
Reg 117 uninteresting
Reg 143 uninteresting
Reg 118: local to bb 6 def dominates all uses has unique first use
Reg 119 uninteresting
Reg 120: local to bb 7 def dominates all uses has unique first use
Reg 121 uninteresting
Ignoring reg 122, has equiv memory
Reg 123 uninteresting
Reg 144 uninteresting
Reg 125 uninteresting
Ignoring reg 126, has equiv memory
Reg 127 uninteresting
Reg 145 uninteresting
Reg 129 uninteresting
Ignoring reg 130, has equiv memory
Reg 131 uninteresting
Reg 146 uninteresting
Reg 133 uninteresting
Reg 147 uninteresting
Found def insn 54 for 118 to be not moveable
Found def insn 62 for 120 to be not moveable
Reg 137 not local to one basic block
Found def insn 21 for 138 to be not moveable
Ignoring reg 142 with equiv init insn
Found def insn 126 for 151 to be not moveable
Found def insn 127 for 152 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14
;; 2 succs { 13 3 }
;; 3 succs { 11 4 8 9 10 }
;; 4 succs { 6 5 }
;; 5 succs { 6 7 }
;; 6 succs { 12 }
;; 7 succs { 12 }
;; 8 succs { 12 }
;; 9 succs { 12 }
;; 10 succs { 12 }
;; 11 succs { 12 }
;; 12 succs { 14 }
;; 13 succs { 14 }
;; 14 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 122: (insn_list:REG_DEP_TRUE 70 (nil))
init_insns for 126: (insn_list:REG_DEP_TRUE 81 (nil))
init_insns for 130: (insn_list:REG_DEP_TRUE 92 (nil))
init_insns for 139: (insn_list:REG_DEP_TRUE 26 (nil))
init_insns for 142: (insn_list:REG_DEP_TRUE 44 (nil))
init_insns for 143: (insn_list:REG_DEP_TRUE 48 (nil))
init_insns for 147: (insn_list:REG_DEP_TRUE 103 (nil))

Pass 1 for finding pseudo/allocno costs

    r152: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r151: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r150: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r134,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:49305,49305 VFP_LO_REGS:49305,49305 ALL_REGS:34305,34305 MEM:32870,32870
  a1(r135,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:74625,74625 VFP_LO_REGS:74625,74625 ALL_REGS:74625,74625 MEM:49750,49750
  a2(r147,l0) costs: GENERAL_REGS:0,0 MEM:17500,17500
  a3(r130,l0) costs: LO_REGS:0,0 HI_REGS:350,350 CALLER_SAVE_REGS:350,350 EVEN_REG:350,350 GENERAL_REGS:350,350 VFP_D0_D7_REGS:7875,7875 VFP_LO_REGS:7875,7875 ALL_REGS:7875,7875 MEM:1750,1750
  a4(r133,l0) costs: LO_REGS:0,0 HI_REGS:350,350 CALLER_SAVE_REGS:350,350 EVEN_REG:350,350 GENERAL_REGS:350,350 VFP_D0_D7_REGS:5250,5250 VFP_LO_REGS:5250,5250 ALL_REGS:5250,5250 MEM:3500,3500
  a5(r136,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:25500,25500 VFP_LO_REGS:25500,25500 ALL_REGS:25500,25500 MEM:17000,17000
  a6(r146,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:5250,5250 VFP_LO_REGS:5250,5250 ALL_REGS:5250,5250 MEM:3500,3500
  a7(r131,l0) costs: LO_REGS:0,0 HI_REGS:350,350 CALLER_SAVE_REGS:350,350 EVEN_REG:350,350 GENERAL_REGS:350,350 VFP_D0_D7_REGS:5250,5250 VFP_LO_REGS:5250,5250 ALL_REGS:5250,5250 MEM:3500,3500
  a8(r126,l0) costs: LO_REGS:0,0 HI_REGS:350,350 CALLER_SAVE_REGS:350,350 EVEN_REG:350,350 GENERAL_REGS:350,350 VFP_D0_D7_REGS:7875,7875 VFP_LO_REGS:7875,7875 ALL_REGS:7875,7875 MEM:1750,1750
  a9(r129,l0) costs: LO_REGS:0,0 HI_REGS:350,350 CALLER_SAVE_REGS:350,350 EVEN_REG:350,350 GENERAL_REGS:350,350 VFP_D0_D7_REGS:5250,5250 VFP_LO_REGS:5250,5250 ALL_REGS:5250,5250 MEM:3500,3500
  a10(r145,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:5250,5250 VFP_LO_REGS:5250,5250 ALL_REGS:5250,5250 MEM:3500,3500
  a11(r127,l0) costs: LO_REGS:0,0 HI_REGS:350,350 CALLER_SAVE_REGS:350,350 EVEN_REG:350,350 GENERAL_REGS:350,350 VFP_D0_D7_REGS:5250,5250 VFP_LO_REGS:5250,5250 ALL_REGS:5250,5250 MEM:3500,3500
  a12(r122,l0) costs: LO_REGS:0,0 HI_REGS:350,350 CALLER_SAVE_REGS:350,350 EVEN_REG:350,350 GENERAL_REGS:350,350 VFP_D0_D7_REGS:7875,7875 VFP_LO_REGS:7875,7875 ALL_REGS:7875,7875 MEM:1750,1750
  a13(r125,l0) costs: LO_REGS:0,0 HI_REGS:350,350 CALLER_SAVE_REGS:350,350 EVEN_REG:350,350 GENERAL_REGS:350,350 VFP_D0_D7_REGS:5250,5250 VFP_LO_REGS:5250,5250 ALL_REGS:5250,5250 MEM:3500,3500
  a14(r144,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:5250,5250 VFP_LO_REGS:5250,5250 ALL_REGS:5250,5250 MEM:3500,3500
  a15(r123,l0) costs: LO_REGS:0,0 HI_REGS:350,350 CALLER_SAVE_REGS:350,350 EVEN_REG:350,350 GENERAL_REGS:350,350 VFP_D0_D7_REGS:5250,5250 VFP_LO_REGS:5250,5250 ALL_REGS:5250,5250 MEM:3500,3500
  a16(r114,l0) costs: LO_REGS:0,0 HI_REGS:350,350 CALLER_SAVE_REGS:350,350 EVEN_REG:350,350 GENERAL_REGS:350,350 VFP_D0_D7_REGS:17550,17550 VFP_LO_REGS:17550,17550 ALL_REGS:17550,17550 MEM:11700,11700
  a17(r121,l0) costs: LO_REGS:0,0 HI_REGS:170,170 CALLER_SAVE_REGS:170,170 EVEN_REG:170,170 GENERAL_REGS:170,170 VFP_D0_D7_REGS:2550,2550 VFP_LO_REGS:2550,2550 ALL_REGS:2550,2550 MEM:1700,1700
  a18(r120,l0) costs: LO_REGS:0,0 HI_REGS:170,170 CALLER_SAVE_REGS:170,170 EVEN_REG:170,170 GENERAL_REGS:170,170 VFP_D0_D7_REGS:2550,2550 VFP_LO_REGS:2550,2550 ALL_REGS:2550,2550 MEM:1700,1700
  a19(r119,l0) costs: LO_REGS:0,0 HI_REGS:178,178 CALLER_SAVE_REGS:178,178 EVEN_REG:178,178 GENERAL_REGS:178,178 VFP_D0_D7_REGS:2670,2670 VFP_LO_REGS:2670,2670 ALL_REGS:2670,2670 MEM:1780,1780
  a20(r118,l0) costs: LO_REGS:0,0 HI_REGS:178,178 CALLER_SAVE_REGS:178,178 EVEN_REG:178,178 GENERAL_REGS:178,178 VFP_D0_D7_REGS:2670,2670 VFP_LO_REGS:2670,2670 ALL_REGS:2670,2670 MEM:1780,1780
  a21(r143,l0) costs: LO_REGS:0,0 HI_REGS:244,244 CALLER_SAVE_REGS:244,244 EVEN_REG:244,244 GENERAL_REGS:244,244 VFP_D0_D7_REGS:3660,3660 VFP_LO_REGS:3660,3660 ALL_REGS:3660,3660 MEM:2440,2440
  a22(r142,l0) costs: LO_REGS:0,0 HI_REGS:350,350 CALLER_SAVE_REGS:350,350 EVEN_REG:350,350 GENERAL_REGS:350,350 VFP_D0_D7_REGS:5250,5250 VFP_LO_REGS:5250,5250 ALL_REGS:5250,5250 MEM:3500,3500
  a23(r117,l0) costs: LO_REGS:0,0 HI_REGS:350,350 CALLER_SAVE_REGS:350,350 EVEN_REG:350,350 GENERAL_REGS:350,350 VFP_D0_D7_REGS:5250,5250 VFP_LO_REGS:5250,5250 ALL_REGS:5250,5250 MEM:3500,3500
  a24(r141,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:5250,5250 VFP_LO_REGS:5250,5250 ALL_REGS:5250,5250 MEM:3500,3500
  a25(r115,l0) costs: LO_REGS:0,0 HI_REGS:350,350 CALLER_SAVE_REGS:350,350 EVEN_REG:350,350 GENERAL_REGS:350,350 VFP_D0_D7_REGS:5250,5250 VFP_LO_REGS:5250,5250 ALL_REGS:5250,5250 MEM:3500,3500
  a26(r137,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:28125,28125 VFP_LO_REGS:28125,28125 ALL_REGS:28125,28125 MEM:18750,18750
  a27(r139,l0) costs: GENERAL_REGS:0,0 MEM:17500,17500
  a28(r138,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a29(r152,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a30(r151,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a31(r150,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 115(l0): point = 0
   Insn 114(l0): point = 2
   Insn 12(l0): point = 5
   Insn 138(l0): point = 8
   Insn 105(l0): point = 10
   Insn 103(l0): point = 12
   Insn 11(l0): point = 15
   Insn 136(l0): point = 18
   Insn 96(l0): point = 20
   Insn 95(l0): point = 22
   Insn 94(l0): point = 24
   Insn 93(l0): point = 26
   Insn 9(l0): point = 28
   Insn 92(l0): point = 30
   Insn 134(l0): point = 33
   Insn 85(l0): point = 35
   Insn 84(l0): point = 37
   Insn 83(l0): point = 39
   Insn 82(l0): point = 41
   Insn 8(l0): point = 43
   Insn 81(l0): point = 45
   Insn 132(l0): point = 48
   Insn 74(l0): point = 50
   Insn 73(l0): point = 52
   Insn 72(l0): point = 54
   Insn 71(l0): point = 56
   Insn 7(l0): point = 58
   Insn 70(l0): point = 60
   Insn 130(l0): point = 63
   Insn 64(l0): point = 65
   Insn 63(l0): point = 67
   Insn 6(l0): point = 69
   Insn 62(l0): point = 71
   Insn 128(l0): point = 74
   Insn 56(l0): point = 76
   Insn 55(l0): point = 78
   Insn 10(l0): point = 80
   Insn 54(l0): point = 82
   Insn 50(l0): point = 85
   Insn 49(l0): point = 87
   Insn 48(l0): point = 89
   Insn 46(l0): point = 92
   Insn 45(l0): point = 94
   Insn 42(l0): point = 96
   Insn 41(l0): point = 98
   Insn 40(l0): point = 100
   Insn 39(l0): point = 102
   Insn 44(l0): point = 104
   Insn 38(l0): point = 106
   Insn 31(l0): point = 109
   Insn 28(l0): point = 111
   Insn 26(l0): point = 113
   Insn 23(l0): point = 116
   Insn 22(l0): point = 118
   Insn 4(l0): point = 120
   Insn 3(l0): point = 122
   Insn 127(l0): point = 124
   Insn 21(l0): point = 126
   Insn 126(l0): point = 128
   Insn 2(l0): point = 130
   Insn 125(l0): point = 132
 a0(r134): [74..80] [63..69] [48..58] [33..43] [18..28] [8..15] [3..5]
 a1(r135): [11..130]
 a2(r147): [11..12]
 a3(r130): [21..30]
 a4(r133): [21..22]
 a5(r136): [99..122] [53..62] [38..47] [23..32]
 a6(r146): [23..24]
 a7(r131): [25..26]
 a8(r126): [36..45]
 a9(r129): [36..37]
 a10(r145): [38..39]
 a11(r127): [40..41]
 a12(r122): [51..60]
 a13(r125): [51..52]
 a14(r144): [53..54]
 a15(r123): [55..56]
 a16(r114): [77..106] [66..73]
 a17(r121): [66..67]
 a18(r120): [68..71]
 a19(r119): [77..78]
 a20(r118): [79..82]
 a21(r143): [88..89]
 a22(r142): [95..104]
 a23(r117): [97..98]
 a24(r141): [99..100]
 a25(r115): [101..102]
 a26(r137): [110..120]
 a27(r139): [112..113]
 a28(r138): [119..126]
 a29(r152): [121..124]
 a30(r151): [123..128]
 a31(r150): [131..132]
Compressing live ranges: from 135 to 48 - 35%
Ranges after the compression:
 a0(r134): [0..29]
 a1(r135): [2..45]
 a2(r147): [2..3]
 a3(r130): [4..9]
 a4(r133): [4..5]
 a5(r136): [34..43] [18..21] [12..15] [6..9]
 a6(r146): [6..7]
 a7(r131): [8..9]
 a8(r126): [10..15]
 a9(r129): [10..11]
 a10(r145): [12..13]
 a11(r127): [14..15]
 a12(r122): [16..21]
 a13(r125): [16..17]
 a14(r144): [18..19]
 a15(r123): [20..21]
 a16(r114): [22..37]
 a17(r121): [22..23]
 a18(r120): [24..25]
 a19(r119): [26..27]
 a20(r118): [28..29]
 a21(r143): [30..31]
 a22(r142): [32..37]
 a23(r117): [32..33]
 a24(r141): [34..35]
 a25(r115): [36..37]
 a26(r137): [38..41]
 a27(r139): [38..39]
 a28(r138): [40..45]
 a29(r152): [42..45]
 a30(r151): [44..45]
 a31(r150): [46..47]
+++Allocating 248 bytes for conflict table (uncompressed size 256)
;; a0(r134,l0) conflicts: a2(r147,l0) a1(r135,l0) a4(r133,l0) a3(r130,l0) a6(r146,l0) a5(r136,l0) a7(r131,l0) a9(r129,l0) a8(r126,l0) a10(r145,l0) a11(r127,l0) a13(r125,l0) a12(r122,l0) a14(r144,l0) a15(r123,l0) a17(r121,l0) a16(r114,l0) a18(r120,l0) a19(r119,l0) a20(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r135,l0) conflicts: a0(r134,l0) a2(r147,l0) a4(r133,l0) a3(r130,l0) a6(r146,l0) a5(r136,l0) a7(r131,l0) a9(r129,l0) a8(r126,l0) a10(r145,l0) a11(r127,l0) a13(r125,l0) a12(r122,l0) a14(r144,l0) a15(r123,l0) a17(r121,l0) a16(r114,l0) a18(r120,l0) a19(r119,l0) a20(r118,l0) a21(r143,l0) a23(r117,l0) a22(r142,l0) a24(r141,l0) a25(r115,l0) a27(r139,l0) a26(r137,l0) a28(r138,l0) a29(r152,l0) a30(r151,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a2(r147,l0) conflicts: a0(r134,l0) a1(r135,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r130,l0) conflicts: a0(r134,l0) a1(r135,l0) a4(r133,l0) a6(r146,l0) a5(r136,l0) a7(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r133,l0) conflicts: a0(r134,l0) a1(r135,l0) a3(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r136,l0) conflicts: a0(r134,l0) a1(r135,l0) a3(r130,l0) a6(r146,l0) a7(r131,l0) a8(r126,l0) a10(r145,l0) a11(r127,l0) a12(r122,l0) a14(r144,l0) a15(r123,l0) a16(r114,l0) a22(r142,l0) a24(r141,l0) a25(r115,l0) a27(r139,l0) a26(r137,l0) a28(r138,l0) a29(r152,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r146,l0) conflicts: a0(r134,l0) a1(r135,l0) a3(r130,l0) a5(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r131,l0) conflicts: a0(r134,l0) a1(r135,l0) a3(r130,l0) a5(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r126,l0) conflicts: a0(r134,l0) a1(r135,l0) a5(r136,l0) a9(r129,l0) a10(r145,l0) a11(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r129,l0) conflicts: a0(r134,l0) a1(r135,l0) a8(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r145,l0) conflicts: a0(r134,l0) a1(r135,l0) a5(r136,l0) a8(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r127,l0) conflicts: a0(r134,l0) a1(r135,l0) a5(r136,l0) a8(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r122,l0) conflicts: a0(r134,l0) a1(r135,l0) a5(r136,l0) a13(r125,l0) a14(r144,l0) a15(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r125,l0) conflicts: a0(r134,l0) a1(r135,l0) a12(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r144,l0) conflicts: a0(r134,l0) a1(r135,l0) a5(r136,l0) a12(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r123,l0) conflicts: a0(r134,l0) a1(r135,l0) a5(r136,l0) a12(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r114,l0) conflicts: a0(r134,l0) a1(r135,l0) a5(r136,l0) a17(r121,l0) a18(r120,l0) a19(r119,l0) a20(r118,l0) a21(r143,l0) a23(r117,l0) a22(r142,l0) a24(r141,l0) a25(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r121,l0) conflicts: a0(r134,l0) a1(r135,l0) a16(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r120,l0) conflicts: a0(r134,l0) a1(r135,l0) a16(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r119,l0) conflicts: a0(r134,l0) a1(r135,l0) a16(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r118,l0) conflicts: a0(r134,l0) a1(r135,l0) a16(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r143,l0) conflicts: a1(r135,l0) a16(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r142,l0) conflicts: a1(r135,l0) a5(r136,l0) a16(r114,l0) a23(r117,l0) a24(r141,l0) a25(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r117,l0) conflicts: a1(r135,l0) a16(r114,l0) a22(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r141,l0) conflicts: a1(r135,l0) a5(r136,l0) a16(r114,l0) a22(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r115,l0) conflicts: a1(r135,l0) a5(r136,l0) a16(r114,l0) a22(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r137,l0) conflicts: a1(r135,l0) a5(r136,l0) a27(r139,l0) a28(r138,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r139,l0) conflicts: a1(r135,l0) a5(r136,l0) a26(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a28(r138,l0) conflicts: a1(r135,l0) a5(r136,l0) a26(r137,l0) a29(r152,l0) a30(r151,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2

;; a29(r152,l0) conflicts: a1(r135,l0) a5(r136,l0) a28(r138,l0) a30(r151,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a30(r151,l0) conflicts: a1(r135,l0) a28(r138,l0) a29(r152,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2

;; a31(r150,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a6(r146)<->a7(r131)@21:shuffle
  cp1:a4(r133)<->a6(r146)@21:shuffle
  cp2:a4(r133)<->a5(r136)@21:shuffle
  cp3:a10(r145)<->a11(r127)@21:shuffle
  cp4:a9(r129)<->a10(r145)@21:shuffle
  cp5:a5(r136)<->a9(r129)@21:shuffle
  cp6:a14(r144)<->a15(r123)@21:shuffle
  cp7:a13(r125)<->a14(r144)@21:shuffle
  cp8:a5(r136)<->a13(r125)@21:shuffle
  cp9:a17(r121)<->a18(r120)@10:shuffle
  cp10:a19(r119)<->a20(r118)@11:shuffle
  cp11:a24(r141)<->a25(r115)@21:shuffle
  cp12:a23(r117)<->a24(r141)@21:shuffle
  cp13:a5(r136)<->a23(r117)@21:shuffle
  cp14:a1(r135)<->a31(r150)@1000:move
  cp15:a5(r136)<->a30(r151)@1000:move
  cp16:a26(r137)<->a29(r152)@1000:move
  pref0:a0(r134)<-hr0@2000
  pref1:a31(r150)<-hr0@2000
  pref2:a30(r151)<-hr1@2000
  pref3:a29(r152)<-hr2@2000
  regions=1, blocks=15, points=48
    allocnos=32 (big 0), copies=17, conflicts=0, ranges=35

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r134 1r135 2r147 3r130 4r133 5r136 6r146 7r131 8r126 9r129 10r145 11r127 12r122 13r125 14r144 15r123 16r114 17r121 18r120 19r119 20r118 21r143 22r142 23r117 24r141 25r115 26r137 27r139 28r138 29r152 30r151 31r150
    modified regnos: 114 115 117 118 119 120 121 122 123 125 126 127 129 130 131 133 134 135 136 137 138 139 141 142 143 144 145 146 147 150 151 152
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@470940
          2:( 0-1 3-12 14)@156000
            3:( 0 3-12 14)@215500
      Allocno a0r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r135 of GENERAL_REGS(14) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15-106)
      Allocno a2r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r146 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r145 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r144 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r142 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r141 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a25r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a26r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a27r139 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a28r138 of GENERAL_REGS(14) has 13 avail. regs  0-1 3-12 14, node:  0-1 3-12 14 (confl regs =  2 13 15-106)
      Allocno a29r152 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a30r151 of ALL_REGS(46) has 13 avail. regs  0-1 3-12 14, node:  0-1 3-12 14 (confl regs =  2 13 15 48-106)
      Allocno a31r150 of ALL_REGS(46) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15 48-106)
      Forming thread by copy 16:a26r137-a29r152 (freq=1000):
        Result (freq=4750): a26r137(2750) a29r152(2000)
      Forming thread by copy 0:a6r146-a7r131 (freq=21):
        Result (freq=700): a6r146(350) a7r131(350)
      Forming thread by copy 1:a4r133-a6r146 (freq=21):
        Result (freq=1050): a4r133(350) a6r146(350) a7r131(350)
      Forming thread by copy 3:a10r145-a11r127 (freq=21):
        Result (freq=700): a10r145(350) a11r127(350)
      Forming thread by copy 4:a9r129-a10r145 (freq=21):
        Result (freq=1050): a9r129(350) a10r145(350) a11r127(350)
      Forming thread by copy 6:a14r144-a15r123 (freq=21):
        Result (freq=700): a14r144(350) a15r123(350)
      Forming thread by copy 7:a13r125-a14r144 (freq=21):
        Result (freq=1050): a13r125(350) a14r144(350) a15r123(350)
      Forming thread by copy 11:a24r141-a25r115 (freq=21):
        Result (freq=700): a24r141(350) a25r115(350)
      Forming thread by copy 12:a23r117-a24r141 (freq=21):
        Result (freq=1050): a23r117(350) a24r141(350) a25r115(350)
      Forming thread by copy 10:a19r119-a20r118 (freq=11):
        Result (freq=356): a19r119(178) a20r118(178)
      Forming thread by copy 9:a17r121-a18r120 (freq=10):
        Result (freq=340): a17r121(170) a18r120(170)
      Pushing a21(r143,l0)(cost 0)
      Pushing a18(r120,l0)(cost 0)
      Pushing a17(r121,l0)(cost 0)
      Pushing a22(r142,l0)(cost 0)
      Pushing a20(r118,l0)(cost 0)
      Pushing a19(r119,l0)(cost 0)
      Pushing a12(r122,l0)(cost 0)
      Pushing a8(r126,l0)(cost 0)
      Pushing a3(r130,l0)(cost 0)
        Making a0(r134,l0) colorable
      Pushing a25(r115,l0)(cost 0)
      Pushing a24(r141,l0)(cost 0)
      Forming thread by copy 15:a5r136-a30r151 (freq=1000):
        Result (freq=3700): a5r136(1700) a30r151(2000)
        Making a5(r136,l0) colorable
      Pushing a23(r117,l0)(cost 0)
      Pushing a15(r123,l0)(cost 0)
      Pushing a14(r144,l0)(cost 0)
      Pushing a13(r125,l0)(cost 0)
      Pushing a11(r127,l0)(cost 0)
      Pushing a10(r145,l0)(cost 0)
      Pushing a9(r129,l0)(cost 0)
      Pushing a7(r131,l0)(cost 0)
      Forming thread by copy 14:a1r135-a31r150 (freq=1000):
        Result (freq=6450): a1r135(4450) a31r150(2000)
        Making a1(r135,l0) colorable
      Pushing a6(r146,l0)(cost 0)
      Pushing a4(r133,l0)(cost 0)
      Pushing a16(r114,l0)(cost 0)
      Pushing a27(r139,l0)(cost 0)
      Pushing a2(r147,l0)(cost 0)
      Pushing a31(r150,l0)(cost 0)
      Pushing a5(r136,l0)(cost 17000)
      Pushing a30(r151,l0)(cost 0)
      Pushing a28(r138,l0)(cost 0)
      Pushing a0(r134,l0)(cost 34870)
      Pushing a29(r152,l0)(cost 0)
      Pushing a26(r137,l0)(cost 0)
      Pushing a1(r135,l0)(cost 49750)
      Popping a1(r135,l0)  -- assign reg 0
      Popping a26(r137,l0)  -- assign reg 2
      Popping a29(r152,l0)  -- assign reg 2
      Popping a0(r134,l0)  -- assign reg 3
      Popping a28(r138,l0)  -- assign reg 3
      Popping a30(r151,l0)  -- assign reg 1
      Popping a5(r136,l0)  -- assign reg 1
      Popping a31(r150,l0)  -- assign reg 0
      Popping a2(r147,l0)  -- assign reg 2
      Popping a27(r139,l0)  -- assign reg 3
      Popping a16(r114,l0)  -- assign reg 2
      Popping a4(r133,l0)  -- assign reg 1
      Popping a6(r146,l0)  -- assign reg 2
      Popping a7(r131,l0)  -- assign reg 2
      Popping a9(r129,l0)  -- assign reg 1
      Popping a10(r145,l0)  -- assign reg 2
      Popping a11(r127,l0)  -- assign reg 2
      Popping a13(r125,l0)  -- assign reg 1
      Popping a14(r144,l0)  -- assign reg 2
      Popping a15(r123,l0)  -- assign reg 2
      Popping a23(r117,l0)  -- assign reg 1
      Popping a24(r141,l0)  -- assign reg 3
      Popping a25(r115,l0)  -- assign reg 3
      Popping a3(r130,l0)  -- assign reg 4
      Popping a8(r126,l0)  -- assign reg 4
      Popping a12(r122,l0)  -- assign reg 4
      Popping a19(r119,l0)  -- assign reg 1
      Popping a20(r118,l0)  -- assign reg 1
      Popping a22(r142,l0)  -- assign reg 4
      Popping a17(r121,l0)  -- assign reg 1
      Popping a18(r120,l0)  -- assign reg 1
      Popping a21(r143,l0)  -- assign reg 3
Disposition:
   16:r114 l0     2   25:r115 l0     3   23:r117 l0     1   20:r118 l0     1
   19:r119 l0     1   18:r120 l0     1   17:r121 l0     1   12:r122 l0     4
   15:r123 l0     2   13:r125 l0     1    8:r126 l0     4   11:r127 l0     2
    9:r129 l0     1    3:r130 l0     4    7:r131 l0     2    4:r133 l0     1
    0:r134 l0     3    1:r135 l0     0    5:r136 l0     1   26:r137 l0     2
   28:r138 l0     3   27:r139 l0     3   24:r141 l0     3   22:r142 l0     4
   21:r143 l0     3   14:r144 l0     2   10:r145 l0     2    6:r146 l0     2
    2:r147 l0     2   31:r150 l0     0   30:r151 l0     1   29:r152 l0     2
New iteration of spill/restore move
+++Costs: overall -82000, reg -82000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_TISelection

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,14u} r13={1d,14u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,3u} r102={1d,14u} r103={1d,13u} r114={1d,8u,2e} r115={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,2u} r123={1d,1u} r125={1d,1u} r126={1d,2u} r127={1d,1u} r129={1d,1u} r130={1d,2u} r131={1d,1u} r133={1d,1u} r134={7d,2u} r135={1d,7u,3e} r136={1d,4u} r137={1d,2u} r138={1d,1u} r139={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} 
;;    total ref usage 189{68d,116u,5e} in 85{85 regular + 0 call} insns.
(note 1 0 13 NOTE_INSN_DELETED)
(note 13 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 13 15 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 15 5 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2783:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2783:21 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2786:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2787:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 -1
     (nil))
(debug_insn 20 19 125 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 -1
     (nil))
(insn 125 20 2 2 (set (reg:SI 150)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2782:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 125 126 2 (set (reg/v/f:SI 135 [ htim ])
        (reg:SI 150)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2782:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(insn 126 2 21 2 (set (reg:SI 151)
        (reg:SI 1 r1 [ TISelection ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2782:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ TISelection ])
        (nil)))
(insn 21 126 127 2 (set (reg:SI 138 [ htim_27(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 135 [ htim ])
                    (const_int 60 [0x3c])) [0 htim_27(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 127 21 3 2 (set (reg:SI 152)
        (reg:SI 2 r2 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2782:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ Channel ])
        (nil)))
(insn 3 127 4 2 (set (reg/v:SI 136 [ TISelection ])
        (reg:SI 151)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2782:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(insn 4 3 22 2 (set (reg/v:SI 137 [ Channel ])
        (reg:SI 152)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2782:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
(insn 22 4 23 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 138 [ htim_27(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138 [ htim_27(D)->Lock ])
        (nil)))
(jump_insn 23 22 24 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 120)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 120)
(note 24 23 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 -1
     (nil))
(insn 26 25 28 3 (set (reg:SI 139)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 28 26 29 3 (set (mem:QI (plus:SI (reg/v/f:SI 135 [ htim ])
                (const_int 60 [0x3c])) [0 htim_27(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 139) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(debug_insn 29 28 30 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 -1
     (nil))
(debug_insn 30 29 31 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2791:3 -1
     (nil))
(jump_insn 31 30 32 3 (parallel [
            (set (pc)
                (if_then_else (leu (reg/v:SI 137 [ Channel ])
                        (const_int 12 [0xc]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg/v:SI 137 [ Channel ])
                                (const_int 4 [0x4]))
                            (label_ref:SI 32)) [0  S4 A32])
                    (label_ref:SI 124)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 32))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2791:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_DEAD (reg/v:SI 137 [ Channel ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (insn_list:REG_LABEL_TARGET 124 (insn_list:REG_LABEL_TARGET 98 (nil)))))
 -> 32)
(code_label 32 31 33 580 (nil) [2 uses])
(jump_table_data 33 32 34 (addr_diff_vec:SI (label_ref:SI 32)
         [
            (label_ref:SI 35)
            (label_ref:SI 124)
            (label_ref:SI 124)
            (label_ref:SI 124)
            (label_ref:SI 67)
            (label_ref:SI 124)
            (label_ref:SI 124)
            (label_ref:SI 124)
            (label_ref:SI 78)
            (label_ref:SI 124)
            (label_ref:SI 124)
            (label_ref:SI 124)
            (label_ref:SI 89)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 34 33 35)
(code_label 35 34 36 4 583 (nil) [1 uses])
(note 36 35 37 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 37 36 38 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2794:7 -1
     (nil))
(insn 38 37 44 4 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 135 [ htim ]) [3 htim_27(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2794:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 38 39 4 (set (reg:SI 142)
        (const_int 1073824768 [0x40014400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2797:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073824768 [0x40014400])
        (nil)))
(insn 39 44 40 4 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 92 [0x5c])) [1 _2->TISEL+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2794:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 4 (set (reg:SI 141)
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -16 [0xfffffffffffffff0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2794:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 41 40 42 4 (set (reg:SI 117 [ _5 ])
        (ior:SI (reg:SI 141)
            (reg/v:SI 136 [ TISelection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2794:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_DEAD (reg/v:SI 136 [ TISelection ])
            (nil))))
(insn 42 41 43 4 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 92 [0x5c])) [1 _2->TISEL+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2794:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(debug_insn 43 42 45 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2797:7 -1
     (nil))
(insn 45 43 46 4 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 142))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2797:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073824768 [0x40014400]))
            (nil))))
(jump_insn 46 45 47 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 51)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2797:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 51)
(note 47 46 48 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 5 (set (reg:SI 143)
        (const_int 1073825792 [0x40014800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2797:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073825792 [0x40014800])
        (nil)))
(insn 49 48 50 5 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 143))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2797:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073825792 [0x40014800]))
            (nil))))
(jump_insn 50 49 51 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2797:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 59)
(code_label 51 50 52 6 584 (nil) [1 uses])
(note 52 51 53 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 53 52 54 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2799:9 -1
     (nil))
(insn 54 53 10 6 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 104 [0x68])) [1 _2->OR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2799:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 54 55 6 (set (reg/v:SI 134 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2783:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 55 10 56 6 (set (reg:SI 119 [ _7 ])
        (ior:SI (reg:SI 118 [ _6 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2799:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 56 55 128 6 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 104 [0x68])) [1 _2->OR+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2799:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(jump_insn 128 56 129 6 (set (pc)
        (label_ref 98)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2799:9 284 {*arm_jump}
     (nil)
 -> 98)
(barrier 129 128 59)
(code_label 59 129 60 7 585 (nil) [1 uses])
(note 60 59 61 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2803:9 -1
     (nil))
(insn 62 61 6 7 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 104 [0x68])) [1 _2->OR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2803:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 62 63 7 (set (reg/v:SI 134 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2783:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 63 6 64 7 (set (reg:SI 121 [ _9 ])
        (and:SI (reg:SI 120 [ _8 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2803:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(insn 64 63 130 7 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 104 [0x68])) [1 _2->OR+0 S4 A32])
        (reg:SI 121 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2803:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(jump_insn 130 64 131 7 (set (pc)
        (label_ref 98)) 284 {*arm_jump}
     (nil)
 -> 98)
(barrier 131 130 67)
(code_label 67 131 68 8 582 (nil) [1 uses])
(note 68 67 69 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 69 68 70 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2807:7 -1
     (nil))
(insn 70 69 7 8 (set (reg/f:SI 122 [ _10 ])
        (mem/f:SI (reg/v/f:SI 135 [ htim ]) [3 htim_27(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2807:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 135 [ htim ]) [3 htim_27(D)->Instance+0 S4 A32])
        (nil)))
(insn 7 70 71 8 (set (reg/v:SI 134 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2783:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 71 7 72 8 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 122 [ _10 ])
                (const_int 92 [0x5c])) [1 _10->TISEL+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2807:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 8 (set (reg:SI 144)
        (and:SI (reg:SI 123 [ _11 ])
            (const_int -3841 [0xfffffffffffff0ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2807:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(insn 73 72 74 8 (set (reg:SI 125 [ _13 ])
        (ior:SI (reg:SI 144)
            (reg/v:SI 136 [ TISelection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2807:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_DEAD (reg/v:SI 136 [ TISelection ])
            (nil))))
(insn 74 73 75 8 (set (mem/v:SI (plus:SI (reg/f:SI 122 [ _10 ])
                (const_int 92 [0x5c])) [1 _10->TISEL+0 S4 A32])
        (reg:SI 125 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2807:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (expr_list:REG_DEAD (reg/f:SI 122 [ _10 ])
            (nil))))
(debug_insn 75 74 132 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2808:7 -1
     (nil))
(jump_insn 132 75 133 8 (set (pc)
        (label_ref 98)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2808:7 284 {*arm_jump}
     (nil)
 -> 98)
(barrier 133 132 78)
(code_label 78 133 79 9 581 (nil) [1 uses])
(note 79 78 80 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 80 79 81 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2810:7 -1
     (nil))
(insn 81 80 8 9 (set (reg/f:SI 126 [ _14 ])
        (mem/f:SI (reg/v/f:SI 135 [ htim ]) [3 htim_27(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2810:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 135 [ htim ]) [3 htim_27(D)->Instance+0 S4 A32])
        (nil)))
(insn 8 81 82 9 (set (reg/v:SI 134 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2783:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 82 8 83 9 (set (reg:SI 127 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 126 [ _14 ])
                (const_int 92 [0x5c])) [1 _14->TISEL+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2810:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 82 84 9 (set (reg:SI 145)
        (and:SI (reg:SI 127 [ _15 ])
            (const_int -983041 [0xfffffffffff0ffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2810:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (nil)))
(insn 84 83 85 9 (set (reg:SI 129 [ _17 ])
        (ior:SI (reg:SI 145)
            (reg/v:SI 136 [ TISelection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2810:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_DEAD (reg/v:SI 136 [ TISelection ])
            (nil))))
(insn 85 84 86 9 (set (mem/v:SI (plus:SI (reg/f:SI 126 [ _14 ])
                (const_int 92 [0x5c])) [1 _14->TISEL+0 S4 A32])
        (reg:SI 129 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2810:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
        (expr_list:REG_DEAD (reg/f:SI 126 [ _14 ])
            (nil))))
(debug_insn 86 85 134 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2811:7 -1
     (nil))
(jump_insn 134 86 135 9 (set (pc)
        (label_ref 98)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2811:7 284 {*arm_jump}
     (nil)
 -> 98)
(barrier 135 134 89)
(code_label 89 135 90 10 579 (nil) [1 uses])
(note 90 89 91 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 91 90 92 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2813:7 -1
     (nil))
(insn 92 91 9 10 (set (reg/f:SI 130 [ _18 ])
        (mem/f:SI (reg/v/f:SI 135 [ htim ]) [3 htim_27(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2813:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 135 [ htim ]) [3 htim_27(D)->Instance+0 S4 A32])
        (nil)))
(insn 9 92 93 10 (set (reg/v:SI 134 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2783:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 93 9 94 10 (set (reg:SI 131 [ _19 ])
        (mem/v:SI (plus:SI (reg/f:SI 130 [ _18 ])
                (const_int 92 [0x5c])) [1 _18->TISEL+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2813:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 94 93 95 10 (set (reg:SI 146)
        (and:SI (reg:SI 131 [ _19 ])
            (const_int -251658241 [0xfffffffff0ffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2813:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _19 ])
        (nil)))
(insn 95 94 96 10 (set (reg:SI 133 [ _21 ])
        (ior:SI (reg:SI 146)
            (reg/v:SI 136 [ TISelection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2813:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 146)
        (expr_list:REG_DEAD (reg/v:SI 136 [ TISelection ])
            (nil))))
(insn 96 95 97 10 (set (mem/v:SI (plus:SI (reg/f:SI 130 [ _18 ])
                (const_int 92 [0x5c])) [1 _18->TISEL+0 S4 A32])
        (reg:SI 133 [ _21 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2813:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133 [ _21 ])
        (expr_list:REG_DEAD (reg/f:SI 130 [ _18 ])
            (nil))))
(debug_insn 97 96 136 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2814:7 -1
     (nil))
(jump_insn 136 97 137 10 (set (pc)
        (label_ref 98)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2814:7 284 {*arm_jump}
     (nil)
 -> 98)
(barrier 137 136 124)
(code_label 124 137 123 11 587 (nil) [10 uses])
(note 123 124 11 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 11 123 98 11 (set (reg/v:SI 134 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2791:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(code_label 98 11 99 12 578 (nil) [5 uses])
(note 99 98 100 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 100 99 101 12 (var_location:QI status (subreg:QI (reg/v:SI 134 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 101 100 102 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2820:3 -1
     (nil))
(debug_insn 102 101 103 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2820:3 -1
     (nil))
(insn 103 102 105 12 (set (reg:SI 147)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2820:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 105 103 106 12 (set (mem:QI (plus:SI (reg/v/f:SI 135 [ htim ])
                (const_int 60 [0x3c])) [0 htim_27(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 147) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2820:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_DEAD (reg/v/f:SI 135 [ htim ])
            (nil))))
(debug_insn 106 105 107 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2820:3 -1
     (nil))
(debug_insn 107 106 138 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2822:3 -1
     (nil))
(jump_insn 138 107 139 12 (set (pc)
        (label_ref 108)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2822:10 284 {*arm_jump}
     (nil)
 -> 108)
(barrier 139 138 120)
(code_label 120 139 119 13 586 (nil) [1 uses])
(note 119 120 12 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 12 119 108 13 (set (reg/v:SI 134 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 108 12 109 14 577 (nil) [1 uses])
(note 109 108 114 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 114 109 115 14 (set (reg/i:SI 0 r0)
        (reg/v:SI 134 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2823:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 134 [ <retval> ])
        (nil)))
(insn 115 114 142 14 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2823:1 -1
     (nil))
(note 142 115 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_GroupChannel5 (HAL_TIMEx_GroupChannel5, funcdef_no=363, decl_uid=9538, cgraph_uid=367, symbol_order=366)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 4 3 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 130 uninteresting
Reg 120: def dominates all uses has unique first use
Reg 131: local to bb 2 def dominates all uses has unique first use
Reg 122: local to bb 2 def dominates all uses has unique first use
Reg 121: def dominates all uses has unique first use
Reg 114: local to bb 3 def dominates all uses has unique first use
Reg 123 uninteresting
Reg 115: local to bb 3 def dominates all uses has unique first use
Reg 127: local to bb 3 def dominates all uses has unique first use
Reg 116 uninteresting
Reg 117 uninteresting
Reg 118: local to bb 3 def dominates all uses has unique first use
Reg 125: local to bb 3 def dominates all uses has unique first use
Found def insn 24 for 114 to be not moveable
Found def insn 25 for 115 to be not moveable
Examining insn 30, def for 118
  all ok
Reg 120 not local to one basic block
Reg 121 not local to one basic block
Found def insn 13 for 122 to be not moveable
Ignoring reg 125 with equiv init insn
Ignoring reg 127 with equiv init insn
Found def insn 57 for 131 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 4 3 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 123: (insn_list:REG_DEP_TRUE 20 (nil))
init_insns for 125: (insn_list:REG_DEP_TRUE 33 (nil))
init_insns for 127: (insn_list:REG_DEP_TRUE 38 (nil))

Pass 1 for finding pseudo/allocno costs

    r131: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r130: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r119,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a1(r120,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:82500,82500 VFP_LO_REGS:82500,82500 ALL_REGS:82500,82500 MEM:55000,55000
  a2(r127,l0) costs: GENERAL_REGS:0,0 MEM:26250,26250
  a3(r125,l0) costs: GENERAL_REGS:0,0 MEM:17500,17500
  a4(r114,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:65625,65625 VFP_LO_REGS:65625,65625 ALL_REGS:65625,65625 MEM:43750,43750
  a5(r118,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a6(r121,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:28125,28125 VFP_LO_REGS:28125,28125 ALL_REGS:28125,28125 MEM:18750,18750
  a7(r117,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a8(r116,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a9(r115,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a10(r123,l0) costs: GENERAL_REGS:0,0 MEM:17500,17500
  a11(r122,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a12(r131,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a13(r130,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 50(l0): point = 0
   Insn 49(l0): point = 2
   Insn 6(l0): point = 5
   Insn 58(l0): point = 8
   Insn 40(l0): point = 10
   Insn 35(l0): point = 12
   Insn 5(l0): point = 14
   Insn 31(l0): point = 16
   Insn 33(l0): point = 18
   Insn 30(l0): point = 20
   Insn 29(l0): point = 22
   Insn 27(l0): point = 24
   Insn 26(l0): point = 26
   Insn 38(l0): point = 28
   Insn 25(l0): point = 30
   Insn 22(l0): point = 32
   Insn 20(l0): point = 34
   Insn 24(l0): point = 36
   Insn 15(l0): point = 39
   Insn 14(l0): point = 41
   Insn 3(l0): point = 43
   Insn 13(l0): point = 45
   Insn 57(l0): point = 47
   Insn 2(l0): point = 49
   Insn 56(l0): point = 51
 a0(r119): [8..14] [3..5]
 a1(r120): [11..49]
 a2(r127): [11..28]
 a3(r125): [13..18]
 a4(r114): [17..36]
 a5(r118): [17..20]
 a6(r121): [21..43]
 a7(r117): [21..22]
 a8(r116): [25..26]
 a9(r115): [27..30]
 a10(r123): [33..34]
 a11(r122): [42..45]
 a12(r131): [44..47]
 a13(r130): [50..51]
Compressing live ranges: from 54 to 20 - 37%
Ranges after the compression:
 a0(r119): [0..3]
 a1(r120): [2..17]
 a2(r127): [2..11]
 a3(r125): [2..5]
 a4(r114): [4..13]
 a5(r118): [4..5]
 a6(r121): [6..15]
 a7(r117): [6..7]
 a8(r116): [8..9]
 a9(r115): [10..11]
 a10(r123): [12..13]
 a11(r122): [14..17]
 a12(r131): [16..17]
 a13(r130): [18..19]
+++Allocating 104 bytes for conflict table (uncompressed size 112)
;; a0(r119,l0) conflicts: a3(r125,l0) a2(r127,l0) a1(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r120,l0) conflicts: a0(r119,l0) a3(r125,l0) a2(r127,l0) a5(r118,l0) a4(r114,l0) a7(r117,l0) a6(r121,l0) a8(r116,l0) a9(r115,l0) a10(r123,l0) a11(r122,l0) a12(r131,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a2(r127,l0) conflicts: a0(r119,l0) a3(r125,l0) a1(r120,l0) a5(r118,l0) a4(r114,l0) a7(r117,l0) a6(r121,l0) a8(r116,l0) a9(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r125,l0) conflicts: a0(r119,l0) a2(r127,l0) a1(r120,l0) a5(r118,l0) a4(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r114,l0) conflicts: a3(r125,l0) a2(r127,l0) a1(r120,l0) a5(r118,l0) a7(r117,l0) a6(r121,l0) a8(r116,l0) a9(r115,l0) a10(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r118,l0) conflicts: a3(r125,l0) a2(r127,l0) a1(r120,l0) a4(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r121,l0) conflicts: a2(r127,l0) a1(r120,l0) a4(r114,l0) a7(r117,l0) a8(r116,l0) a9(r115,l0) a10(r123,l0) a11(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r117,l0) conflicts: a2(r127,l0) a1(r120,l0) a4(r114,l0) a6(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r116,l0) conflicts: a2(r127,l0) a1(r120,l0) a4(r114,l0) a6(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r115,l0) conflicts: a2(r127,l0) a1(r120,l0) a4(r114,l0) a6(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r123,l0) conflicts: a1(r120,l0) a4(r114,l0) a6(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r122,l0) conflicts: a1(r120,l0) a6(r121,l0) a12(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r131,l0) conflicts: a1(r120,l0) a11(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r130,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a8(r116)<->a9(r115)@109:shuffle
  cp1:a5(r118)<->a7(r117)@109:shuffle
  cp2:a5(r118)<->a6(r121)@109:shuffle
  cp3:a1(r120)<->a13(r130)@1000:move
  cp4:a6(r121)<->a12(r131)@1000:move
  pref0:a0(r119)<-hr0@2000
  pref1:a13(r130)<-hr0@2000
  pref2:a12(r131)<-hr1@2000
  regions=1, blocks=6, points=20
    allocnos=14 (big 0), copies=5, conflicts=0, ranges=14

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 5 4 3 2
    all: 0r119 1r120 2r127 3r125 4r114 5r118 6r121 7r117 8r116 9r115 10r123 11r122 12r131 13r130
    modified regnos: 114 115 116 117 118 119 120 121 122 123 125 127 130 131
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@659500
          2:( 0 2-12 14)@226000
      Allocno a0r119 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r120 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a2r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r131 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a13r130 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Forming thread by copy 3:a1r120-a13r130 (freq=1000):
        Result (freq=7500): a1r120(5500) a13r130(2000)
      Forming thread by copy 4:a6r121-a12r131 (freq=1000):
        Result (freq=3875): a6r121(1875) a12r131(2000)
      Forming thread by copy 0:a8r116-a9r115 (freq=109):
        Result (freq=3500): a8r116(1750) a9r115(1750)
      Forming thread by copy 1:a5r118-a7r117 (freq=109):
        Result (freq=3500): a5r118(1750) a7r117(1750)
      Pushing a10(r123,l0)(cost 0)
      Pushing a3(r125,l0)(cost 0)
      Pushing a11(r122,l0)(cost 0)
      Pushing a0(r119,l0)(cost 0)
      Pushing a2(r127,l0)(cost 0)
      Pushing a9(r115,l0)(cost 0)
      Pushing a8(r116,l0)(cost 0)
      Pushing a7(r117,l0)(cost 0)
      Pushing a5(r118,l0)(cost 0)
      Pushing a6(r121,l0)(cost 0)
      Pushing a12(r131,l0)(cost 0)
      Pushing a4(r114,l0)(cost 0)
      Pushing a13(r130,l0)(cost 0)
      Pushing a1(r120,l0)(cost 0)
      Popping a1(r120,l0)  -- assign reg 3
      Popping a13(r130,l0)  -- assign reg 0
      Popping a4(r114,l0)  -- assign reg 2
      Popping a12(r131,l0)  -- assign reg 1
      Popping a6(r121,l0)  -- assign reg 1
      Popping a5(r118,l0)  -- assign reg 1
      Popping a7(r117,l0)  -- assign reg 0
      Popping a8(r116,l0)  -- assign reg 0
      Popping a9(r115,l0)  -- assign reg 0
      Popping a2(r127,l0)  -- assign reg 12
      Popping a0(r119,l0)  -- assign reg 0
      Popping a11(r122,l0)  -- assign reg 2
      Popping a3(r125,l0)  -- assign reg 14
      Popping a10(r123,l0)  -- assign reg 0
Disposition:
    4:r114 l0     2    9:r115 l0     0    8:r116 l0     0    7:r117 l0     0
    5:r118 l0     1    0:r119 l0     0    1:r120 l0     3    6:r121 l0     1
   11:r122 l0     2   10:r123 l0     0    3:r125 l0    14    2:r127 l0    12
   13:r130 l0     0   12:r131 l0     1
New iteration of spill/restore move
+++Costs: overall -84000, reg -84000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_GroupChannel5

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r114={1d,4u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={2d,1u} r120={1d,5u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r125={1d,1u} r127={1d,2u} r130={1d,1u} r131={1d,1u} 
;;    total ref usage 88{42d,46u,0e} in 39{39 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 7 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2839:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2840:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2843:3 -1
     (nil))
(debug_insn 12 11 56 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2843:3 -1
     (nil))
(insn 56 12 2 2 (set (reg:SI 130)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2837:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 56 57 2 (set (reg/v/f:SI 120 [ htim ])
        (reg:SI 130)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2837:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 57 2 13 2 (set (reg:SI 131)
        (reg:SI 1 r1 [ Channels ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2837:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channels ])
        (nil)))
(insn 13 57 3 2 (set (reg:SI 122 [ htim_10(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 120 [ htim ])
                    (const_int 60 [0x3c])) [0 htim_10(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2843:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 3 13 14 2 (set (reg/v:SI 121 [ Channels ])
        (reg:SI 131)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2837:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(insn 14 3 15 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 122 [ htim_10(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2843:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ htim_10(D)->Lock ])
        (nil)))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 55)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2843:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 55)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 17 16 18 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2843:3 -1
     (nil))
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2843:3 -1
     (nil))
(debug_insn 19 18 24 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2845:3 -1
     (nil))
(insn 24 19 20 3 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 120 [ htim ]) [3 htim_10(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2848:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 24 22 3 (set (reg:SI 123)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2845:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 22 20 23 3 (set (mem/v:QI (plus:SI (reg/v/f:SI 120 [ htim ])
                (const_int 61 [0x3d])) [0 htim_10(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 123) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2845:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(debug_insn 23 22 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2848:3 -1
     (nil))
(insn 25 23 38 3 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 72 [0x48])) [1 _2->CCR5+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2848:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 25 26 3 (set (reg:SI 127)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2856:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 26 38 27 3 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int 536870911 [0x1fffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2848:24 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 27 26 28 3 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 72 [0x48])) [1 _2->CCR5+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2848:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 28 27 29 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2851:3 -1
     (nil))
(insn 29 28 30 3 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 72 [0x48])) [1 _2->CCR5+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2851:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 29 33 3 (set (reg:SI 118 [ _6 ])
        (ior:SI (reg:SI 117 [ _5 ])
            (reg/v:SI 121 [ Channels ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2851:24 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 121 [ Channels ])
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(insn 33 30 31 3 (set (reg:SI 125)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2854:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 31 33 32 3 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 72 [0x48])) [1 _2->CCR5+0 S4 A32])
        (reg:SI 118 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2851:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(debug_insn 32 31 5 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2854:3 -1
     (nil))
(insn 5 32 35 3 (set (reg:SI 119 [ <retval> ])
        (reg:SI 127)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2858:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 35 5 36 3 (set (mem/v:QI (plus:SI (reg/v/f:SI 120 [ htim ])
                (const_int 61 [0x3d])) [0 htim_10(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 125) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2854:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(debug_insn 36 35 37 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2856:3 -1
     (nil))
(debug_insn 37 36 40 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2856:3 -1
     (nil))
(insn 40 37 41 3 (set (mem:QI (plus:SI (reg/v/f:SI 120 [ htim ])
                (const_int 60 [0x3c])) [0 htim_10(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 127) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2856:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 127)
        (expr_list:REG_DEAD (reg/v/f:SI 120 [ htim ])
            (nil))))
(debug_insn 41 40 42 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2856:3 -1
     (nil))
(debug_insn 42 41 58 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2858:3 -1
     (nil))
(jump_insn 58 42 59 3 (set (pc)
        (label_ref 43)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2858:10 284 {*arm_jump}
     (nil)
 -> 43)
(barrier 59 58 55)
(code_label 55 59 54 4 596 (nil) [1 uses])
(note 54 55 6 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 6 54 43 4 (set (reg:SI 119 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2843:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))
(code_label 43 6 44 5 595 (nil) [1 uses])
(note 44 43 49 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 49 44 50 5 (set (reg/i:SI 0 r0)
        (reg:SI 119 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2859:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ <retval> ])
        (nil)))
(insn 50 49 60 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2859:1 -1
     (nil))
(note 60 50 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_DisarmBreakInput (HAL_TIMEx_DisarmBreakInput, funcdef_no=364, decl_uid=9548, cgraph_uid=368, symbol_order=367)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11
;; 2 succs { 3 5 }
;; 3 succs { 4 7 }
;; 4 succs { 11 }
;; 5 succs { 6 9 }
;; 6 succs { 11 }
;; 7 succs { 8 10 }
;; 8 succs { 11 }
;; 9 succs { 11 }
;; 10 succs { 11 }
;; 11 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 132: local to bb 2 def dominates all uses has unique first use
Reg 131: local to bb 2 def dominates all uses has unique first use
Reg 125: def dominates all uses has unique first use
Reg 124 uninteresting (no unique first use)
Reg 113: def dominates all uses has unique first use
Reg 122 uninteresting
Reg 115: local to bb 6 def dominates all uses has unique first use
Reg 116 uninteresting
Reg 117: def dominates all uses has unique first use
Reg 121 uninteresting
Reg 119: local to bb 8 def dominates all uses has unique first use
Reg 120 uninteresting
Reg 113 not local to one basic block
Found def insn 39 for 115 to be not moveable
Reg 117 not local to one basic block
Found def insn 57 for 119 to be not moveable
Reg 125 not local to one basic block
Found def insn 79 for 131 to be not moveable
Found def insn 80 for 132 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11
;; 2 succs { 3 5 }
;; 3 succs { 4 7 }
;; 4 succs { 11 }
;; 5 succs { 6 9 }
;; 6 succs { 11 }
;; 7 succs { 8 10 }
;; 8 succs { 11 }
;; 9 succs { 11 }
;; 10 succs { 11 }
;; 11 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r132: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r131: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r123,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:47490,47490 VFP_LO_REGS:47490,47490 ALL_REGS:32490,32490 MEM:31660,31660
  a1(r117,l0) costs: LO_REGS:0,0 HI_REGS:666,666 CALLER_SAVE_REGS:666,666 EVEN_REG:666,666 GENERAL_REGS:666,666 VFP_D0_D7_REGS:13380,13380 VFP_LO_REGS:13380,13380 ALL_REGS:13380,13380 MEM:8920,8920
  a2(r120,l0) costs: LO_REGS:0,0 HI_REGS:226,226 CALLER_SAVE_REGS:226,226 EVEN_REG:226,226 GENERAL_REGS:226,226 VFP_D0_D7_REGS:3390,3390 VFP_LO_REGS:3390,3390 ALL_REGS:3390,3390 MEM:2260,2260
  a3(r119,l0) costs: LO_REGS:0,0 HI_REGS:226,226 CALLER_SAVE_REGS:226,226 EVEN_REG:226,226 GENERAL_REGS:226,226 VFP_D0_D7_REGS:3390,3390 VFP_LO_REGS:3390,3390 ALL_REGS:3390,3390 MEM:2260,2260
  a4(r129,l0) costs: LO_REGS:0,0 HI_REGS:666,666 CALLER_SAVE_REGS:666,666 EVEN_REG:666,666 GENERAL_REGS:666,666 VFP_D0_D7_REGS:19980,19980 VFP_LO_REGS:19980,19980 ALL_REGS:19980,19980 MEM:13320,13320
  a5(r121,l0) costs: LO_REGS:0,0 HI_REGS:666,666 CALLER_SAVE_REGS:666,666 EVEN_REG:666,666 GENERAL_REGS:666,666 VFP_D0_D7_REGS:9990,9990 VFP_LO_REGS:9990,9990 ALL_REGS:9990,9990 MEM:6660,6660
  a6(r124,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:24990,24990 VFP_LO_REGS:24990,24990 ALL_REGS:24990,24990 MEM:16660,16660
  a7(r113,l0) costs: LO_REGS:0,0 HI_REGS:666,666 CALLER_SAVE_REGS:666,666 EVEN_REG:666,666 GENERAL_REGS:666,666 VFP_D0_D7_REGS:13380,13380 VFP_LO_REGS:13380,13380 ALL_REGS:13380,13380 MEM:8920,8920
  a8(r116,l0) costs: LO_REGS:0,0 HI_REGS:226,226 CALLER_SAVE_REGS:226,226 EVEN_REG:226,226 GENERAL_REGS:226,226 VFP_D0_D7_REGS:3390,3390 VFP_LO_REGS:3390,3390 ALL_REGS:3390,3390 MEM:2260,2260
  a9(r115,l0) costs: LO_REGS:0,0 HI_REGS:226,226 CALLER_SAVE_REGS:226,226 EVEN_REG:226,226 GENERAL_REGS:226,226 VFP_D0_D7_REGS:3390,3390 VFP_LO_REGS:3390,3390 ALL_REGS:3390,3390 MEM:2260,2260
  a10(r127,l0) costs: LO_REGS:0,0 HI_REGS:666,666 CALLER_SAVE_REGS:666,666 EVEN_REG:666,666 GENERAL_REGS:666,666 VFP_D0_D7_REGS:19980,19980 VFP_LO_REGS:19980,19980 ALL_REGS:19980,19980 MEM:13320,13320
  a11(r122,l0) costs: LO_REGS:0,0 HI_REGS:666,666 CALLER_SAVE_REGS:666,666 EVEN_REG:666,666 GENERAL_REGS:666,666 VFP_D0_D7_REGS:9990,9990 VFP_LO_REGS:9990,9990 ALL_REGS:9990,9990 MEM:6660,6660
  a12(r125,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a13(r131,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a14(r132,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 69(l0): point = 0
   Insn 68(l0): point = 2
   Insn 9(l0): point = 5
   Insn 87(l0): point = 8
   Insn 7(l0): point = 10
   Insn 85(l0): point = 13
   Insn 59(l0): point = 15
   Insn 58(l0): point = 17
   Insn 6(l0): point = 19
   Insn 57(l0): point = 21
   Insn 54(l0): point = 24
   Insn 53(l0): point = 26
   Insn 90(l0): point = 28
   Insn 48(l0): point = 30
   Insn 89(l0): point = 32
   Insn 47(l0): point = 34
   Insn 83(l0): point = 37
   Insn 41(l0): point = 39
   Insn 40(l0): point = 41
   Insn 5(l0): point = 43
   Insn 39(l0): point = 45
   Insn 36(l0): point = 48
   Insn 35(l0): point = 50
   Insn 93(l0): point = 52
   Insn 30(l0): point = 54
   Insn 92(l0): point = 56
   Insn 29(l0): point = 58
   Insn 81(l0): point = 61
   Insn 8(l0): point = 63
   Insn 22(l0): point = 66
   Insn 21(l0): point = 68
   Insn 19(l0): point = 71
   Insn 18(l0): point = 73
   Insn 2(l0): point = 75
   Insn 3(l0): point = 77
   Insn 79(l0): point = 79
   Insn 80(l0): point = 81
 a0(r123): [61..63] [37..43] [13..19] [8..10] [3..5]
 a1(r117): [16..34]
 a2(r120): [16..17]
 a3(r119): [18..21]
 a4(r129): [27..32]
 a5(r121): [29..30]
 a6(r124): [66..75] [59..60] [35..36]
 a7(r113): [40..58]
 a8(r116): [40..41]
 a9(r115): [42..45]
 a10(r127): [51..56]
 a11(r122): [53..54]
 a12(r125): [69..77]
 a13(r131): [76..79]
 a14(r132): [78..81]
Compressing live ranges: from 84 to 28 - 33%
Ranges after the compression:
 a0(r123): [20..21] [12..15] [0..7]
 a1(r117): [4..9]
 a2(r120): [4..5]
 a3(r119): [6..7]
 a4(r129): [8..9]
 a5(r121): [8..9]
 a6(r124): [22..23] [18..19] [10..11]
 a7(r113): [12..17]
 a8(r116): [12..13]
 a9(r115): [14..15]
 a10(r127): [16..17]
 a11(r122): [16..17]
 a12(r125): [22..25]
 a13(r131): [24..27]
 a14(r132): [26..27]
+++Allocating 120 bytes for conflict table (uncompressed size 120)
;; a0(r123,l0) conflicts: a2(r120,l0) a1(r117,l0) a3(r119,l0) a8(r116,l0) a7(r113,l0) a9(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r117,l0) conflicts: a0(r123,l0) a2(r120,l0) a3(r119,l0) a4(r129,l0) a5(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r120,l0) conflicts: a0(r123,l0) a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r119,l0) conflicts: a0(r123,l0) a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r129,l0) conflicts: a1(r117,l0) a5(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r121,l0) conflicts: a1(r117,l0) a4(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r124,l0) conflicts: a12(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r113,l0) conflicts: a0(r123,l0) a8(r116,l0) a9(r115,l0) a10(r127,l0) a11(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r116,l0) conflicts: a0(r123,l0) a7(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r115,l0) conflicts: a0(r123,l0) a7(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r127,l0) conflicts: a7(r113,l0) a11(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r122,l0) conflicts: a7(r113,l0) a10(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r125,l0) conflicts: a6(r124,l0) a13(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r131,l0) conflicts: a12(r125,l0) a14(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r132,l0) conflicts: a13(r131,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0


  cp0:a2(r120)<->a3(r119)@14:shuffle
  cp1:a8(r116)<->a9(r115)@14:shuffle
  cp2:a12(r125)<->a14(r132)@1000:move
  cp3:a6(r124)<->a13(r131)@1000:move
  pref0:a0(r123)<-hr0@2000
  pref1:a14(r132)<-hr1@2000
  pref2:a13(r131)<-hr0@2000
  regions=1, blocks=12, points=28
    allocnos=15 (big 0), copies=4, conflicts=0, ranges=19

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 11 10 9 8 7 6 5 4 3 2
    all: 0r123 1r117 2r120 3r119 4r129 5r121 6r124 7r113 8r116 9r115 10r127 11r122 12r125 13r131 14r132
    modified regnos: 113 115 116 117 119 120 121 122 123 124 125 127 129 131 132
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@410320
          2:( 1-12 14)@116000
      Allocno a0r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r131 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a14r132 of ALL_REGS(46) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15 48-106)
      Forming thread by copy 2:a12r125-a14r132 (freq=1000):
        Result (freq=5000): a12r125(3000) a14r132(2000)
      Forming thread by copy 3:a6r124-a13r131 (freq=1000):
        Result (freq=3666): a6r124(1666) a13r131(2000)
      Forming thread by copy 0:a2r120-a3r119 (freq=14):
        Result (freq=452): a2r120(226) a3r119(226)
      Forming thread by copy 1:a8r116-a9r115 (freq=14):
        Result (freq=452): a8r116(226) a9r115(226)
      Pushing a9(r115,l0)(cost 0)
      Pushing a8(r116,l0)(cost 0)
      Pushing a3(r119,l0)(cost 0)
      Pushing a2(r120,l0)(cost 0)
      Pushing a11(r122,l0)(cost 0)
      Pushing a5(r121,l0)(cost 0)
      Pushing a7(r113,l0)(cost 0)
      Pushing a1(r117,l0)(cost 0)
      Pushing a10(r127,l0)(cost 0)
      Pushing a4(r129,l0)(cost 0)
      Pushing a0(r123,l0)(cost 0)
      Pushing a6(r124,l0)(cost 0)
      Pushing a13(r131,l0)(cost 0)
      Pushing a14(r132,l0)(cost 0)
      Pushing a12(r125,l0)(cost 0)
      Popping a12(r125,l0)  -- assign reg 1
      Popping a14(r132,l0)  -- assign reg 1
      Popping a13(r131,l0)  -- assign reg 0
      Popping a6(r124,l0)  -- assign reg 0
      Popping a0(r123,l0)  -- assign reg 0
      Popping a4(r129,l0)  -- assign reg 3
      Popping a10(r127,l0)  -- assign reg 3
      Popping a1(r117,l0)  -- assign reg 2
      Popping a7(r113,l0)  -- assign reg 2
      Popping a5(r121,l0)  -- assign reg 1
      Popping a11(r122,l0)  -- assign reg 1
      Popping a2(r120,l0)  -- assign reg 3
      Popping a3(r119,l0)  -- assign reg 3
      Popping a8(r116,l0)  -- assign reg 3
      Popping a9(r115,l0)  -- assign reg 3
Disposition:
    7:r113 l0     2    9:r115 l0     3    8:r116 l0     3    1:r117 l0     2
    3:r119 l0     3    2:r120 l0     3    5:r121 l0     1   11:r122 l0     1
    0:r123 l0     0    6:r124 l0     0   12:r125 l0     1   10:r127 l0     3
    4:r129 l0     3   13:r131 l0     0   14:r132 l0     1
New iteration of spill/restore move
+++Costs: overall -58000, reg -58000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_DisarmBreakInput

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,11u} r103={1d,10u} r113={1d,3u} r115={1d,1u} r116={1d,1u} r117={1d,3u} r119={1d,1u} r120={1d,1u} r121={1d,2u} r122={1d,2u} r123={5d,2u} r124={1d,2u} r125={1d,2u} r127={2d,2u} r129={2d,2u} r131={1d,1u} r132={1d,1u} 
;;    total ref usage 128{51d,77u,0e} in 53{53 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 10 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 4 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2876:3 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2876:21 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2877:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2880:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2881:3 -1
     (nil))
(debug_insn 17 16 80 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2883:3 -1
     (nil))
(insn 80 17 79 2 (set (reg:SI 132)
        (reg:SI 1 r1 [ BreakInput ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2875:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ BreakInput ])
        (nil)))
(insn 79 80 3 2 (set (reg:SI 131)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2875:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 79 2 2 (set (reg/v:SI 125 [ BreakInput ])
        (reg:SI 132)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2875:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132)
        (nil)))
(insn 2 3 18 2 (set (reg/v/f:SI 124 [ htim ])
        (reg:SI 131)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2875:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(insn 18 2 19 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ BreakInput ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2883:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 19 18 20 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 26)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2883:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 357913950 (nil)))
 -> 26)
(note 20 19 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ BreakInput ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2883:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 125 [ BreakInput ])
        (nil)))
(jump_insn 22 21 25 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 44)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2883:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870918 (nil)))
 -> 44)
(note 25 22 8 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 8 25 81 4 (set (reg/v:SI 123 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2883:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 81 8 82 4 (set (pc)
        (label_ref 60)) 284 {*arm_jump}
     (nil)
 -> 60)
(barrier 82 81 26)
(code_label 26 82 27 5 602 (nil) [1 uses])
(note 27 26 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 33 27 28 5 NOTE_INSN_DELETED)
(debug_insn 28 33 29 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2888:7 -1
     (nil))
(insn 29 28 92 5 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 124 [ htim ]) [3 htim_13(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2888:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 124 [ htim ])
        (nil)))
(insn 92 29 30 5 (set (reg:SI 127)
        (const_int 268468224 [0x10008000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2889:65 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 268468224 [0x10008000])
        (nil)))
(insn 30 92 31 5 (set (reg/v:SI 122 [ tmpbdtr ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 68 [0x44])) [1 _1->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2888:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 31 30 32 5 (var_location:SI tmpbdtr (reg/v:SI 122 [ tmpbdtr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2888:15 -1
     (nil))
(debug_insn 32 31 93 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2889:7 -1
     (nil))
(insn 93 32 35 5 (set (reg:SI 127)
        (and:SI (reg/v:SI 122 [ tmpbdtr ])
            (reg:SI 127))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2889:65 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 122 [ tmpbdtr ])
        (nil)))
(insn 35 93 36 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 127)
            (const_int 268435456 [0x10000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2889:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(jump_insn 36 35 37 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 74)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2889:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 74)
(note 37 36 38 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 39 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2893:9 -1
     (nil))
(insn 39 38 5 6 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 68 [0x44])) [1 _1->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2893:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 39 40 6 (set (reg/v:SI 123 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2876:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 40 5 41 6 (set (reg:SI 116 [ _4 ])
        (ior:SI (reg:SI 115 [ _3 ])
            (const_int 67108864 [0x4000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2893:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 41 40 83 6 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 68 [0x44])) [1 _1->BDTR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2893:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(jump_insn 83 41 84 6 (set (pc)
        (label_ref 60)) 284 {*arm_jump}
     (nil)
 -> 60)
(barrier 84 83 44)
(code_label 44 84 45 7 603 (nil) [1 uses])
(note 45 44 51 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 51 45 46 7 NOTE_INSN_DELETED)
(debug_insn 46 51 47 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2901:7 -1
     (nil))
(insn 47 46 89 7 (set (reg/f:SI 117 [ _5 ])
        (mem/f:SI (reg/v/f:SI 124 [ htim ]) [3 htim_13(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2901:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 124 [ htim ])
        (nil)))
(insn 89 47 48 7 (set (reg:SI 129)
        (const_int 536903680 [0x20008000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2902:67 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 536903680 [0x20008000])
        (nil)))
(insn 48 89 49 7 (set (reg/v:SI 121 [ tmpbdtr ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 68 [0x44])) [1 _5->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2901:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 49 48 50 7 (var_location:SI tmpbdtr (reg/v:SI 121 [ tmpbdtr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2901:15 -1
     (nil))
(debug_insn 50 49 90 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2902:7 -1
     (nil))
(insn 90 50 53 7 (set (reg:SI 129)
        (and:SI (reg/v:SI 121 [ tmpbdtr ])
            (reg:SI 129))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2902:67 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 121 [ tmpbdtr ])
        (nil)))
(insn 53 90 54 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129)
            (const_int 536870912 [0x20000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2902:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(jump_insn 54 53 55 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 78)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2902:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 78)
(note 55 54 56 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 56 55 57 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2906:9 -1
     (nil))
(insn 57 56 6 8 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 68 [0x44])) [1 _5->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2906:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 57 58 8 (set (reg/v:SI 123 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2876:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 6 59 8 (set (reg:SI 120 [ _8 ])
        (ior:SI (reg:SI 119 [ _7 ])
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2906:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 59 58 85 8 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 68 [0x44])) [1 _5->BDTR+0 S4 A32])
        (reg:SI 120 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2906:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (expr_list:REG_DEAD (reg/f:SI 117 [ _5 ])
            (nil))))
(jump_insn 85 59 86 8 (set (pc)
        (label_ref 60)) 284 {*arm_jump}
     (nil)
 -> 60)
(barrier 86 85 74)
(code_label 74 86 73 9 605 (nil) [1 uses])
(note 73 74 7 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 7 73 87 9 (set (reg/v:SI 123 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2876:21 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 87 7 88 9 (set (pc)
        (label_ref 60)) 284 {*arm_jump}
     (nil)
 -> 60)
(barrier 88 87 78)
(code_label 78 88 77 10 606 (nil) [1 uses])
(note 77 78 9 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 9 77 60 10 (set (reg/v:SI 123 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2876:21 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 60 9 61 11 604 (nil) [4 uses])
(note 61 60 62 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 11 (var_location:QI status (subreg:QI (reg/v:SI 123 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 63 62 68 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2915:3 -1
     (nil))
(insn 68 63 69 11 (set (reg/i:SI 0 r0)
        (reg/v:SI 123 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2916:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 123 [ <retval> ])
        (nil)))
(insn 69 68 95 11 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2916:1 -1
     (nil))
(note 95 69 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_ReArmBreakInput (HAL_TIMEx_ReArmBreakInput, funcdef_no=365, decl_uid=9551, cgraph_uid=369, symbol_order=368)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 22 n_edges 33 count 28 (  1.3)
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21
;;
;; Loop 2
;;  header 16, latch 19
;;  depth 1, outer 0
;;  nodes: 16 19 18 17
;;
;; Loop 1
;;  header 8, latch 12
;;  depth 1, outer 0
;;  nodes: 8 12 10 9
;; 2 succs { 3 5 }
;; 3 succs { 4 14 }
;; 4 succs { 21 }
;; 5 succs { 7 6 }
;; 6 succs { 21 }
;; 7 succs { 8 6 }
;; 8 succs { 10 9 }
;; 9 succs { 12 }
;; 10 succs { 11 12 }
;; 11 succs { 21 }
;; 12 succs { 8 13 }
;; 13 succs { 6 }
;; 14 succs { 15 6 }
;; 15 succs { 16 6 }
;; 16 succs { 18 17 }
;; 17 succs { 19 }
;; 18 succs { 11 19 }
;; 19 succs { 16 20 }
;; 20 succs { 6 }
;; 21 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 156: local to bb 2 def dominates all uses has unique first use
Reg 155: local to bb 2 def dominates all uses has unique first use
Reg 143: def dominates all uses has unique first use
Ignoring reg 113, has equiv memory
Reg 114 uninteresting
Reg 157: local to bb 7 def dominates all uses has unique first use
Ignoring reg 135, has equiv memory
Reg 134: def dominates all uses has unique first use
Reg 136 uninteresting
Reg 158 uninteresting
Reg 146 uninteresting
Reg 119 uninteresting
Reg 121 uninteresting
Ignoring reg 123, has equiv memory
Reg 124 uninteresting
Reg 159: local to bb 15 def dominates all uses has unique first use
Ignoring reg 138, has equiv memory
Reg 133: def dominates all uses has unique first use
Reg 139 uninteresting
Reg 160 uninteresting
Reg 151 uninteresting
Reg 129 uninteresting
Reg 131 uninteresting
Reg 133 not local to one basic block
Reg 134 not local to one basic block
Reg 143 not local to one basic block
Found def insn 189 for 155 to be not moveable
Found def insn 190 for 156 to be not moveable
Found def insn 191 for 157 to be not moveable
Found def insn 193 for 159 to be not moveable
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21
;;
;; Loop 2
;;  header 16, latch 19
;;  depth 1, outer 0
;;  nodes: 16 19 18 17
;;
;; Loop 1
;;  header 8, latch 12
;;  depth 1, outer 0
;;  nodes: 8 12 10 9
;; 2 succs { 3 5 }
;; 3 succs { 4 14 }
;; 4 succs { 21 }
;; 5 succs { 7 6 }
;; 6 succs { 21 }
;; 7 succs { 8 6 }
;; 8 succs { 10 9 }
;; 9 succs { 12 }
;; 10 succs { 11 12 }
;; 11 succs { 21 }
;; 12 succs { 8 13 }
;; 13 succs { 6 }
;; 14 succs { 15 6 }
;; 15 succs { 16 6 }
;; 16 succs { 18 17 }
;; 17 succs { 19 }
;; 18 succs { 11 19 }
;; 19 succs { 16 20 }
;; 20 succs { 6 }
;; 21 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 113: (insn_list:REG_DEP_TRUE 27 (nil))
init_insns for 123: (insn_list:REG_DEP_TRUE 87 (nil))
init_insns for 135: (insn_list:REG_DEP_TRUE 43 (nil))
init_insns for 138: (insn_list:REG_DEP_TRUE 99 (nil))

Pass 1 for finding pseudo/allocno costs

    r160: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r159: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r158: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r157: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r156: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r155: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS

  a0(r141,l0) costs: GENERAL_REGS:1472,1472 VFP_D0_D7_REGS:34950,34950 VFP_LO_REGS:34950,34950 ALL_REGS:23910,23910 MEM:23300,23300
  a1(r139,l0) costs: LO_REGS:0,0 HI_REGS:162,162 CALLER_SAVE_REGS:162,162 EVEN_REG:162,162 GENERAL_REGS:162,162 VFP_D0_D7_REGS:2430,2430 VFP_LO_REGS:2430,2430 ALL_REGS:2430,2430 MEM:1620,1620
  a2(r138,l0) costs: LO_REGS:0,0 HI_REGS:162,162 CALLER_SAVE_REGS:162,162 EVEN_REG:162,162 GENERAL_REGS:162,162 VFP_D0_D7_REGS:2430,2430 VFP_LO_REGS:2430,2430 ALL_REGS:2430,2430 MEM:0,0
  a3(r133,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1215,15390 VFP_LO_REGS:1215,15390 ALL_REGS:1215,15390 MEM:810,10260
  a4(r159,l0) costs: GENERAL_REGS:162,162 VFP_D0_D7_REGS:3645,3645 VFP_LO_REGS:3645,3645 ALL_REGS:2430,2430 MEM:2430,2430
  a5(r142,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30600,58920 VFP_LO_REGS:30600,58920 ALL_REGS:30600,58920 MEM:20400,39280
  a6(r124,l0) costs: LO_REGS:0,0 HI_REGS:490,490 CALLER_SAVE_REGS:490,490 EVEN_REG:490,490 GENERAL_REGS:490,490 VFP_D0_D7_REGS:7350,7350 VFP_LO_REGS:7350,7350 ALL_REGS:7350,7350 MEM:4900,4900
  a7(r123,l0) costs: LO_REGS:0,0 HI_REGS:490,490 CALLER_SAVE_REGS:490,490 EVEN_REG:490,490 GENERAL_REGS:490,490 VFP_D0_D7_REGS:7350,7350 VFP_LO_REGS:7350,7350 ALL_REGS:7350,7350 MEM:0,0
  a8(r136,l0) costs: LO_REGS:0,0 HI_REGS:162,162 CALLER_SAVE_REGS:162,162 EVEN_REG:162,162 GENERAL_REGS:162,162 VFP_D0_D7_REGS:2430,2430 VFP_LO_REGS:2430,2430 ALL_REGS:2430,2430 MEM:1620,1620
  a9(r135,l0) costs: LO_REGS:0,0 HI_REGS:162,162 CALLER_SAVE_REGS:162,162 EVEN_REG:162,162 GENERAL_REGS:162,162 VFP_D0_D7_REGS:2430,2430 VFP_LO_REGS:2430,2430 ALL_REGS:2430,2430 MEM:0,0
  a10(r134,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1215,15390 VFP_LO_REGS:1215,15390 ALL_REGS:1215,15390 MEM:810,10260
  a11(r157,l0) costs: GENERAL_REGS:162,162 VFP_D0_D7_REGS:3645,3645 VFP_LO_REGS:3645,3645 ALL_REGS:2430,2430 MEM:2430,2430
  a12(r114,l0) costs: LO_REGS:0,0 HI_REGS:490,490 CALLER_SAVE_REGS:490,490 EVEN_REG:490,490 GENERAL_REGS:490,490 VFP_D0_D7_REGS:7350,7350 VFP_LO_REGS:7350,7350 ALL_REGS:7350,7350 MEM:4900,4900
  a13(r113,l0) costs: LO_REGS:0,0 HI_REGS:490,490 CALLER_SAVE_REGS:490,490 EVEN_REG:490,490 GENERAL_REGS:490,490 VFP_D0_D7_REGS:7350,7350 VFP_LO_REGS:7350,7350 ALL_REGS:7350,7350 MEM:0,0
  a14(r143,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:33120,33120 VFP_LO_REGS:33120,33120 ALL_REGS:33120,33120 MEM:22080,22080
  a15(r155,l0) costs: GENERAL_REGS:1472,1472 VFP_D0_D7_REGS:33120,33120 VFP_LO_REGS:33120,33120 ALL_REGS:22080,22080 MEM:22080,22080
  a16(r156,l0) costs: GENERAL_REGS:1472,1472 VFP_D0_D7_REGS:33120,33120 VFP_LO_REGS:33120,33120 ALL_REGS:22080,22080 MEM:22080,22080
  a17(r133,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:14175,14175 VFP_LO_REGS:14175,14175 ALL_REGS:14175,14175 MEM:9450,9450
  a18(r142,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:14160,14160 VFP_LO_REGS:14160,14160 ALL_REGS:14160,14160 MEM:9440,9440
  a19(r131,l2) costs: LO_REGS:0,0 HI_REGS:1838,1838 CALLER_SAVE_REGS:1838,1838 EVEN_REG:1838,1838 GENERAL_REGS:1838,1838 VFP_D0_D7_REGS:27570,27570 VFP_LO_REGS:27570,27570 ALL_REGS:27570,27570 MEM:18380,18380
  a20(r128,l2) costs: LO_REGS:0,0 HI_REGS:1888,1888 CALLER_SAVE_REGS:1888,1888 EVEN_REG:1888,1888 GENERAL_REGS:1888,1888 VFP_D0_D7_REGS:35025,35025 VFP_LO_REGS:35025,35025 ALL_REGS:35025,35025 MEM:23350,23350
  a21(r129,l2) costs: LO_REGS:0,0 HI_REGS:944,944 CALLER_SAVE_REGS:944,944 EVEN_REG:944,944 GENERAL_REGS:944,944 VFP_D0_D7_REGS:14160,14160 VFP_LO_REGS:14160,14160 ALL_REGS:14160,14160 MEM:9440,9440
  a22(r151,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:28350,28350 VFP_LO_REGS:28350,28350 ALL_REGS:28350,28350 MEM:18900,18900
  a23(r160,l2) costs: GENERAL_REGS:1890,1890 VFP_D0_D7_REGS:42525,42525 VFP_LO_REGS:42525,42525 ALL_REGS:28350,28350 MEM:28350,28350
  a24(r134,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:14175,14175 VFP_LO_REGS:14175,14175 ALL_REGS:14175,14175 MEM:9450,9450
  a25(r142,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:14160,14160 VFP_LO_REGS:14160,14160 ALL_REGS:14160,14160 MEM:9440,9440
  a26(r121,l1) costs: LO_REGS:0,0 HI_REGS:1838,1838 CALLER_SAVE_REGS:1838,1838 EVEN_REG:1838,1838 GENERAL_REGS:1838,1838 VFP_D0_D7_REGS:27570,27570 VFP_LO_REGS:27570,27570 ALL_REGS:27570,27570 MEM:18380,18380
  a27(r118,l1) costs: LO_REGS:0,0 HI_REGS:1888,1888 CALLER_SAVE_REGS:1888,1888 EVEN_REG:1888,1888 GENERAL_REGS:1888,1888 VFP_D0_D7_REGS:35025,35025 VFP_LO_REGS:35025,35025 ALL_REGS:35025,35025 MEM:23350,23350
  a28(r119,l1) costs: LO_REGS:0,0 HI_REGS:944,944 CALLER_SAVE_REGS:944,944 EVEN_REG:944,944 GENERAL_REGS:944,944 VFP_D0_D7_REGS:14160,14160 VFP_LO_REGS:14160,14160 ALL_REGS:14160,14160 MEM:9440,9440
  a29(r146,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:28350,28350 VFP_LO_REGS:28350,28350 ALL_REGS:28350,28350 MEM:18900,18900
  a30(r158,l1) costs: GENERAL_REGS:1890,1890 VFP_D0_D7_REGS:42525,42525 VFP_LO_REGS:42525,42525 ALL_REGS:28350,28350 MEM:28350,28350

   Insn 145(l0): point = 0
   Insn 144(l0): point = 2
   Insn 201(l0): point = 5
   Insn 6(l0): point = 7
   Insn 197(l0): point = 10
   Insn 5(l0): point = 12
   Insn 91(l0): point = 15
   Insn 90(l0): point = 17
   Insn 88(l0): point = 19
   Insn 87(l0): point = 21
   Insn 103(l0): point = 24
   Insn 102(l0): point = 26
   Insn 100(l0): point = 28
   Insn 95(l0): point = 30
   Insn 99(l0): point = 32
   Insn 193(l0): point = 34
   Insn 94(l0): point = 36
   Insn 48(l0): point = 39
   Insn 47(l0): point = 41
   Insn 44(l0): point = 43
   Insn 39(l0): point = 45
   Insn 43(l0): point = 47
   Insn 191(l0): point = 49
   Insn 38(l0): point = 51
   Insn 204(l0): point = 54
   Insn 209(l0): point = 57
   Insn 31(l0): point = 60
   Insn 30(l0): point = 62
   Insn 28(l0): point = 64
   Insn 27(l0): point = 66
   Insn 195(l0): point = 69
   Insn 7(l0): point = 71
   Insn 20(l0): point = 74
   Insn 19(l0): point = 76
   Insn 17(l0): point = 79
   Insn 16(l0): point = 81
   Insn 2(l0): point = 83
   Insn 3(l0): point = 85
   Insn 189(l0): point = 87
   Insn 190(l0): point = 89
   Insn 112(l2): point = 92
   Insn 111(l2): point = 94
   Insn 108(l2): point = 96
   Insn 194(l2): point = 98
   Insn 106(l2): point = 100
   Insn 133(l2): point = 103
   Insn 132(l2): point = 105
   Insn 129(l2): point = 107
   Insn 125(l2): point = 110
   Insn 124(l2): point = 112
   Insn 121(l2): point = 114
   Insn 120(l2): point = 116
   Insn 206(l2): point = 119
   Insn 114(l2): point = 121
   Insn 57(l1): point = 124
   Insn 56(l1): point = 126
   Insn 53(l1): point = 128
   Insn 192(l1): point = 130
   Insn 51(l1): point = 132
   Insn 80(l1): point = 135
   Insn 79(l1): point = 137
   Insn 76(l1): point = 139
   Insn 69(l1): point = 142
   Insn 68(l1): point = 144
   Insn 66(l1): point = 146
   Insn 65(l1): point = 148
   Insn 199(l1): point = 151
   Insn 59(l1): point = 153
 a0(r141): [69..71] [10..12] [3..7]
 a1(r139): [27..28]
 a2(r138): [29..32]
 a3(r133): [24..30]
 a4(r159): [31..34]
 a5(r142): [74..83] [60..68] [15..53]
 a6(r124): [18..19]
 a7(r123): [20..21]
 a8(r136): [42..43]
 a9(r135): [44..47]
 a10(r134): [39..45]
 a11(r157): [46..49]
 a12(r114): [63..64]
 a13(r113): [65..66]
 a14(r143): [77..85]
 a15(r155): [84..87]
 a16(r156): [86..89]
 a17(r133): [92..123]
 a18(r142): [92..123]
 a19(r131): [106..107]
 a20(r128): [119..121] [108..116]
 a21(r129): [113..114]
 a22(r151): [95..96]
 a23(r160): [97..98]
 a24(r134): [124..155]
 a25(r142): [124..155]
 a26(r121): [138..139]
 a27(r118): [151..153] [140..148]
 a28(r119): [145..146]
 a29(r146): [127..128]
 a30(r158): [129..130]
 Rebuilding regno allocno list for 160
 Rebuilding regno allocno list for 158
 Rebuilding regno allocno list for 151
 Rebuilding regno allocno list for 146
      Moving ranges of a25r142 to a5r142:  [124..155]
      Moving ranges of a18r142 to a5r142:  [92..123]
      Moving ranges of a24r134 to a10r134:  [124..155]
      Moving ranges of a17r133 to a3r133:  [92..123]
 Rebuilding regno allocno list for 131
 Rebuilding regno allocno list for 129
 Rebuilding regno allocno list for 128
 Rebuilding regno allocno list for 121
 Rebuilding regno allocno list for 119
 Rebuilding regno allocno list for 118
Compressing live ranges: from 156 to 52 - 33%
Ranges after the compression:
 a0(r141): [24..25] [0..3]
 a1(r139): [8..9]
 a2(r138): [10..13]
 a3(r133): [32..41] [8..11]
 a4(r159): [12..13]
 a5(r142): [32..51] [26..27] [4..23]
 a6(r124): [4..5]
 a7(r123): [6..7]
 a8(r136): [14..15]
 a9(r135): [16..19]
 a10(r134): [42..51] [14..17]
 a11(r157): [18..19]
 a12(r114): [20..21]
 a13(r113): [22..23]
 a14(r143): [26..29]
 a15(r155): [28..31]
 a16(r156): [30..31]
 a19(r131): [36..37]
 a20(r128): [38..41]
 a21(r129): [38..39]
 a22(r151): [32..33]
 a23(r160): [34..35]
 a26(r121): [46..47]
 a27(r118): [48..51]
 a28(r119): [48..49]
 a29(r146): [42..43]
 a30(r158): [44..45]
+++Allocating 216 bytes for conflict table (uncompressed size 248)
;; a0(r141,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r139,l0) conflicts: a5(r142,l0) a3(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r138,l0) conflicts: a5(r142,l0) a3(r133,l0) a4(r159,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r133,l0) conflicts: a5(r142,l0) a1(r139,l0) a2(r138,l0) a22(r151,l0) a23(r160,l0) a19(r131,l0) a21(r129,l0) a20(r128,l0)
;;     total conflict hard regs: 0 12 14
;;     conflict hard regs: 0 12 14

;; a4(r159,l0) conflicts: a5(r142,l0) a2(r138,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r142,l0) conflicts: a6(r124,l0) a7(r123,l0) a1(r139,l0) a3(r133,l0) a2(r138,l0) a4(r159,l0) a8(r136,l0) a10(r134,l0) a9(r135,l0) a11(r157,l0) a12(r114,l0) a13(r113,l0) a14(r143,l0) a22(r151,l0) a23(r160,l0) a19(r131,l0) a21(r129,l0) a20(r128,l0) a29(r146,l0) a30(r158,l0) a26(r121,l0) a28(r119,l0) a27(r118,l0)
;;     total conflict hard regs: 0 12 14
;;     conflict hard regs: 0 12 14

;; a6(r124,l0) conflicts: a5(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r123,l0) conflicts: a5(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r136,l0) conflicts: a5(r142,l0) a10(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r135,l0) conflicts: a5(r142,l0) a10(r134,l0) a11(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r134,l0) conflicts: a5(r142,l0) a8(r136,l0) a9(r135,l0) a29(r146,l0) a30(r158,l0) a26(r121,l0) a28(r119,l0) a27(r118,l0)
;;     total conflict hard regs: 0 12 14
;;     conflict hard regs: 0 12 14

;; a11(r157,l0) conflicts: a5(r142,l0) a9(r135,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r114,l0) conflicts: a5(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r113,l0) conflicts: a5(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r143,l0) conflicts: a5(r142,l0) a15(r155,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r155,l0) conflicts: a14(r143,l0) a16(r156,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r156,l0) conflicts: a15(r155,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a19(r131,l0) conflicts: a5(r142,l0) a3(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r128,l0) conflicts: a5(r142,l0) a3(r133,l0) a21(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r129,l0) conflicts: a5(r142,l0) a3(r133,l0) a20(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r151,l0) conflicts: a5(r142,l0) a3(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r160,l0) conflicts: a5(r142,l0) a3(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r121,l0) conflicts: a5(r142,l0) a10(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r118,l0) conflicts: a5(r142,l0) a10(r134,l0) a28(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a28(r119,l0) conflicts: a5(r142,l0) a10(r134,l0) a27(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a29(r146,l0) conflicts: a5(r142,l0) a10(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a30(r158,l0) conflicts: a5(r142,l0) a10(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a22(r151)<->a23(r160)@118:shuffle
  cp1:a3(r133)<->a4(r159)@81:move
  cp2:a29(r146)<->a30(r158)@118:shuffle
  cp3:a10(r134)<->a11(r157)@81:move
  cp4:a14(r143)<->a16(r156)@736:move
  cp5:a5(r142)<->a15(r155)@736:move
  pref0:a0(r141)<-hr0@1472
  pref1:a4(r159)<-hr0@162
  pref2:a11(r157)<-hr0@162
  pref3:a16(r156)<-hr1@1472
  pref4:a15(r155)<-hr0@1472
  pref5:a23(r160)<-hr0@1890
  pref6:a30(r158)<-hr0@1890
  regions=3, blocks=22, points=52
    allocnos=31 (big 0), copies=6, conflicts=0, ranges=32

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 21 20 19 18 17 16 15 14 13 11 12 10 9 8 7 6 5 4 3 2
    all: 0r141 1r139 2r138 3r133 4r159 5r142 6r124 7r123 8r136 9r135 10r134 11r157 12r114 13r113 14r143 15r155 16r156 19r131 20r128 21r129 22r151 23r160 26r121 27r118 28r119 29r146 30r158
    modified regnos: 113 114 118 119 121 123 124 128 129 131 133 134 135 136 138 139 141 142 143 146 151 155 156 157 158 159 160
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@723472
          2:( 1-12 14)@85376
            3:( 4-11)@119600
      Allocno a0r141 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r139 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r138 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a3r133 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0 12-106)
      Allocno a4r159 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a5r142 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0 12-106)
      Allocno a6r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r123 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a8r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r135 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a10r134 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0 12-106)
      Allocno a11r157 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a12r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r113 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a14r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r155 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a16r156 of ALL_REGS(46) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15 48-106)
      Allocno a19r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r151 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r160 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a26r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a27r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a28r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a29r146 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a30r158 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 4:a14r143-a16r156 (freq=736):
        Result (freq=3680): a14r143(2208) a16r156(1472)
      Forming thread by copy 0:a22r151-a23r160 (freq=118):
        Result (freq=3780): a22r151(1890) a23r160(1890)
      Forming thread by copy 2:a29r146-a30r158 (freq=118):
        Result (freq=3780): a29r146(1890) a30r158(1890)
      Pushing a11(r157,l0)(cost 0)
      Pushing a9(r135,l0)(cost 0)
      Forming thread by copy 3:a10r134-a11r157 (freq=81):
        Result (freq=1188): a10r134(1026) a11r157(162)
        Making a10(r134,l0) colorable
      Pushing a8(r136,l0)(cost 0)
      Pushing a4(r159,l0)(cost 0)
      Pushing a2(r138,l0)(cost 0)
      Forming thread by copy 1:a3r133-a4r159 (freq=81):
        Result (freq=1188): a3r133(1026) a4r159(162)
        Making a3(r133,l0) colorable
      Pushing a1(r139,l0)(cost 0)
      Pushing a13(r113,l0)(cost 0)
      Pushing a12(r114,l0)(cost 0)
      Pushing a7(r123,l0)(cost 0)
      Pushing a6(r124,l0)(cost 0)
      Pushing a28(r119,l0)(cost 0)
      Pushing a21(r129,l0)(cost 0)
      Pushing a10(r134,l0)(cost 10260)
      Pushing a3(r133,l0)(cost 10260)
      Pushing a15(r155,l0)(cost 0)
      Pushing a0(r141,l0)(cost 0)
      Pushing a26(r121,l0)(cost 0)
      Pushing a19(r131,l0)(cost 0)
      Forming thread by copy 5:a5r142-a15r155 (freq=736):
        Result (freq=4748): a5r142(3276) a15r155(1472)
        Making a5(r142,l0) colorable
      Pushing a27(r118,l0)(cost 0)
      Pushing a20(r128,l0)(cost 0)
      Pushing a16(r156,l0)(cost 0)
      Pushing a14(r143,l0)(cost 0)
      Pushing a30(r158,l0)(cost 0)
      Pushing a29(r146,l0)(cost 0)
      Pushing a23(r160,l0)(cost 0)
      Pushing a22(r151,l0)(cost 0)
      Pushing a5(r142,l0)(cost 39280)
      Popping a5(r142,l0)  -- assign reg 4
      Popping a22(r151,l0)  -- assign reg 0
      Popping a23(r160,l0)  -- assign reg 0
      Popping a29(r146,l0)  -- assign reg 0
      Popping a30(r158,l0)  -- assign reg 0
      Popping a14(r143,l0)  -- assign reg 1
      Popping a16(r156,l0)  -- assign reg 1
      Popping a20(r128,l0)  -- assign reg 3
      Popping a27(r118,l0)  -- assign reg 3
      Popping a19(r131,l0)  -- assign reg 3
      Popping a26(r121,l0)  -- assign reg 3
      Popping a0(r141,l0)  -- assign reg 0
      Popping a15(r155,l0)  -- assign reg 0
      Popping a3(r133,l0)  -- assign reg 5
      Popping a10(r134,l0)  -- assign reg 5
      Popping a21(r129,l0)  -- assign reg 2
      Popping a28(r119,l0)  -- assign reg 2
      Popping a6(r124,l0)  -- assign reg 3
      Popping a7(r123,l0)  -- assign reg 3
      Popping a12(r114,l0)  -- assign reg 3
      Popping a13(r113,l0)  -- assign reg 3
      Popping a1(r139,l0)  -- assign reg 3
      Popping a2(r138,l0)  -- assign reg 3
      Popping a4(r159,l0)  -- assign reg 0
      Popping a8(r136,l0)  -- assign reg 3
      Popping a9(r135,l0)  -- assign reg 3
      Popping a11(r157,l0)  -- assign reg 0
Disposition:
   13:r113 l0     3   12:r114 l0     3   27:r118 l0     3   28:r119 l0     2
   26:r121 l0     3    7:r123 l0     3    6:r124 l0     3   20:r128 l0     3
   21:r129 l0     2   19:r131 l0     3    3:r133 l0     5   10:r134 l0     5
    9:r135 l0     3    8:r136 l0     3    2:r138 l0     3    1:r139 l0     3
    0:r141 l0     0    5:r142 l0     4   14:r143 l0     1   29:r146 l0     0
   22:r151 l0     0   15:r155 l0     0   16:r156 l0     1   11:r157 l0     0
   30:r158 l0     0    4:r159 l0     0   23:r160 l0     0
New iteration of spill/restore move
+++Costs: overall -100144, reg -100144, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_ReArmBreakInput

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,7u} r1={5d,1u} r2={5d} r3={5d} r7={1d,21u} r12={8d} r13={1d,25u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={16d,12u} r101={4d} r102={1d,21u} r103={1d,20u} r104={4d} r105={4d} r106={4d} r113={1d,1u} r114={1d,1u} r118={2d,2u} r119={1d,1u} r121={1d,1u} r123={1d,1u} r124={1d,1u} r128={2d,2u} r129={1d,1u} r131={1d,1u} r133={1d,2u} r134={1d,2u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,1u} r141={3d,1u} r142={1d,8u,4e} r143={1d,2u} r146={1d,1u} r151={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} 
;;    total ref usage 543{393d,146u,4e} in 91{87 regular + 4 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 8 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 4 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2931:3 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2931:21 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2932:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2935:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2936:3 -1
     (nil))
(debug_insn 15 14 190 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2938:3 -1
     (nil))
(insn 190 15 189 2 (set (reg:SI 156)
        (reg:SI 1 r1 [ BreakInput ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2930:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ BreakInput ])
        (nil)))
(insn 189 190 3 2 (set (reg:SI 155)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2930:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 189 2 2 (set (reg/v:SI 143 [ BreakInput ])
        (reg:SI 156)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2930:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))
(insn 2 3 16 2 (set (reg/v/f:SI 142 [ htim ])
        (reg:SI 155)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2930:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 155)
        (nil)))
(insn 16 2 17 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 143 [ BreakInput ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2938:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2938:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 357913950 (nil)))
 -> 24)
(note 18 17 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 143 [ BreakInput ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2938:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 143 [ BreakInput ])
        (nil)))
(jump_insn 20 19 23 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 84)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2938:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870918 (nil)))
 -> 84)
(note 23 20 7 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 7 23 195 4 (set (reg:SI 141 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2938:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 195 7 196 4 (set (pc)
        (label_ref 137)) 284 {*arm_jump}
     (nil)
 -> 137)
(barrier 196 195 24)
(code_label 24 196 25 5 612 (nil) [1 uses])
(note 25 24 29 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 29 25 26 5 NOTE_INSN_DELETED)
(debug_insn 26 29 27 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2943:7 -1
     (nil))
(insn 27 26 28 5 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_30(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2943:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_30(D)->Instance+0 S4 A32])
        (nil)))
(insn 28 27 30 5 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 68 [0x44])) [1 _1->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2943:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(insn 30 28 31 5 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 114 [ _2 ])
                (const_int 1 [0x1])
                (const_int 28 [0x1c]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2943:10 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(jump_insn 31 30 45 5 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 35)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2943:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 35)
(code_label 45 31 32 6 616 (nil) [5 uses])
(note 32 45 5 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 5 32 197 6 (set (reg:SI 141 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2931:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 197 5 198 6 (set (pc)
        (label_ref 137)) 284 {*arm_jump}
     (nil)
 -> 137)
(barrier 198 197 35)
(code_label 35 198 36 7 615 (nil) [1 uses])
(note 36 35 46 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 46 36 37 7 NOTE_INSN_DELETED)
(debug_insn 37 46 38 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2947:9 -1
     (nil))
(call_insn 38 37 191 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c12f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2947:21 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c12f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 191 38 43 7 (set (reg:SI 157)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2947:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 43 191 39 7 (set (reg/f:SI 135 [ _38 ])
        (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_30(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_30(D)->Instance+0 S4 A32])
        (nil)))
(insn 39 43 40 7 (set (reg/v:SI 134 [ tickstart ])
        (reg:SI 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2947:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(debug_insn 40 39 41 7 (var_location:SI tickstart (reg/v:SI 134 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2947:21 -1
     (nil))
(debug_insn 41 40 42 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:9 -1
     (nil))
(debug_insn 42 41 44 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:15 -1
     (nil))
(insn 44 42 47 7 (set (reg:SI 136 [ _40 ])
        (mem/v:SI (plus:SI (reg/f:SI 135 [ _38 ])
                (const_int 68 [0x44])) [1 _38->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 135 [ _38 ])
        (nil)))
(insn 47 44 48 7 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 136 [ _40 ])
                (const_int 1 [0x1])
                (const_int 26 [0x1a]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:15 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 136 [ _40 ])
        (nil)))
(jump_insn 48 47 77 7 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 45)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:15 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 45)
(code_label 77 48 49 8 619 (nil) [1 uses])
(note 49 77 52 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 52 49 50 8 NOTE_INSN_DELETED)
(debug_insn 50 52 51 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2950:11 -1
     (nil))
(call_insn 51 50 64 8 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c12f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2950:16 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c12f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 64 51 192 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2953:13 -1
     (nil))
(insn 192 64 53 8 (set (reg:SI 158)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2950:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 53 192 56 8 (set (reg:SI 146)
        (minus:SI (reg:SI 158)
            (reg/v:SI 134 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2950:30 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(insn 56 53 57 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 146)
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2950:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 146)
        (nil)))
(jump_insn 57 56 58 8 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 62)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2950:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 62)
(note 58 57 59 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 199 9 (set (reg/f:SI 118 [ _6 ])
        (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_30(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2953:17 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 199 59 200 9 (set (pc)
        (label_ref 73)) 284 {*arm_jump}
     (nil)
 -> 73)
(barrier 200 199 62)
(code_label 62 200 63 10 617 (nil) [1 uses])
(note 63 62 67 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 67 63 65 10 NOTE_INSN_DELETED)
(insn 65 67 66 10 (set (reg/f:SI 118 [ _6 ])
        (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_30(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2953:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 65 68 10 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 68 [0x44])) [1 _6->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2953:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 66 69 10 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 119 [ _7 ])
                (const_int 1 [0x1])
                (const_int 26 [0x1a]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2953:16 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(jump_insn 69 68 122 10 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 73)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2953:16 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 73)
(code_label 122 69 70 11 622 (nil) [1 uses])
(note 70 122 6 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 6 70 201 11 (set (reg:SI 141 [ <retval> ])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2955:22 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 201 6 202 11 (set (pc)
        (label_ref 137)) 284 {*arm_jump}
     (nil)
 -> 137)
(barrier 202 201 73)
(code_label 73 202 74 12 618 (nil) [2 uses])
(note 74 73 78 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 78 74 75 12 NOTE_INSN_DELETED)
(debug_insn 75 78 76 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:15 -1
     (nil))
(insn 76 75 79 12 (set (reg:SI 121 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 68 [0x44])) [1 prephitmp_24->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 118 [ _6 ])
        (nil)))
(insn 79 76 80 12 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 121 [ _10 ])
                (const_int 1 [0x1])
                (const_int 26 [0x1a]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:15 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
        (nil)))
(jump_insn 80 79 203 12 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 77)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:15 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 77)
(note 203 80 204 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(jump_insn 204 203 205 13 (set (pc)
        (label_ref 45)) 284 {*arm_jump}
     (nil)
 -> 45)
(barrier 205 204 84)
(code_label 84 205 85 14 613 (nil) [1 uses])
(note 85 84 89 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(note 89 85 86 14 NOTE_INSN_DELETED)
(debug_insn 86 89 87 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2966:7 -1
     (nil))
(insn 87 86 88 14 (set (reg/f:SI 123 [ _12 ])
        (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_30(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2966:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_30(D)->Instance+0 S4 A32])
        (nil)))
(insn 88 87 90 14 (set (reg:SI 124 [ _13 ])
        (mem/v:SI (plus:SI (reg/f:SI 123 [ _12 ])
                (const_int 68 [0x44])) [1 _12->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2966:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 123 [ _12 ])
        (nil)))
(insn 90 88 91 14 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 124 [ _13 ])
                (const_int 1 [0x1])
                (const_int 29 [0x1d]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2966:10 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 124 [ _13 ])
        (nil)))
(jump_insn 91 90 92 14 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 45)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2966:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 45)
(note 92 91 101 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 101 92 93 15 NOTE_INSN_DELETED)
(debug_insn 93 101 94 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2970:9 -1
     (nil))
(call_insn 94 93 193 15 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c12f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2970:21 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c12f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 193 94 99 15 (set (reg:SI 159)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2970:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 99 193 95 15 (set (reg/f:SI 138 [ _43 ])
        (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_30(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_30(D)->Instance+0 S4 A32])
        (nil)))
(insn 95 99 96 15 (set (reg/v:SI 133 [ tickstart ])
        (reg:SI 159)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2970:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 159)
        (nil)))
(debug_insn 96 95 97 15 (var_location:SI tickstart (reg/v:SI 133 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2970:21 -1
     (nil))
(debug_insn 97 96 98 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:9 -1
     (nil))
(debug_insn 98 97 100 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:15 -1
     (nil))
(insn 100 98 102 15 (set (reg:SI 139 [ _44 ])
        (mem/v:SI (plus:SI (reg/f:SI 138 [ _43 ])
                (const_int 68 [0x44])) [1 _43->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 138 [ _43 ])
        (nil)))
(insn 102 100 103 15 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 139 [ _44 ])
                (const_int 1 [0x1])
                (const_int 27 [0x1b]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:15 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 139 [ _44 ])
        (nil)))
(jump_insn 103 102 130 15 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 45)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:15 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 45)
(code_label 130 103 104 16 623 (nil) [1 uses])
(note 104 130 107 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(note 107 104 105 16 NOTE_INSN_DELETED)
(debug_insn 105 107 106 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2973:11 -1
     (nil))
(call_insn 106 105 119 16 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c12f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2973:16 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c12f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 119 106 194 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2976:13 -1
     (nil))
(insn 194 119 108 16 (set (reg:SI 160)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2973:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 108 194 111 16 (set (reg:SI 151)
        (minus:SI (reg:SI 160)
            (reg/v:SI 133 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2973:30 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(insn 111 108 112 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 151)
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2973:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(jump_insn 112 111 113 16 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 117)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2973:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 117)
(note 113 112 114 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 114 113 206 17 (set (reg/f:SI 128 [ _17 ])
        (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_30(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2976:17 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 206 114 207 17 (set (pc)
        (label_ref 126)) 284 {*arm_jump}
     (nil)
 -> 126)
(barrier 207 206 117)
(code_label 117 207 118 18 620 (nil) [1 uses])
(note 118 117 123 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(note 123 118 120 18 NOTE_INSN_DELETED)
(insn 120 123 121 18 (set (reg/f:SI 128 [ _17 ])
        (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_30(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2976:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 121 120 124 18 (set (reg:SI 129 [ _18 ])
        (mem/v:SI (plus:SI (reg/f:SI 128 [ _17 ])
                (const_int 68 [0x44])) [1 _17->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2976:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 124 121 125 18 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 129 [ _18 ])
                (const_int 1 [0x1])
                (const_int 27 [0x1b]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2976:16 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 129 [ _18 ])
        (nil)))
(jump_insn 125 124 126 18 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 122)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2976:16 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 122)
(code_label 126 125 127 19 621 (nil) [1 uses])
(note 127 126 131 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(note 131 127 128 19 NOTE_INSN_DELETED)
(debug_insn 128 131 129 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:15 -1
     (nil))
(insn 129 128 132 19 (set (reg:SI 131 [ _21 ])
        (mem/v:SI (plus:SI (reg/f:SI 128 [ _17 ])
                (const_int 68 [0x44])) [1 prephitmp_27->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 128 [ _17 ])
        (nil)))
(insn 132 129 133 19 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 131 [ _21 ])
                (const_int 1 [0x1])
                (const_int 27 [0x1b]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:15 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 131 [ _21 ])
        (nil)))
(jump_insn 133 132 208 19 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 130)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:15 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 130)
(note 208 133 209 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(jump_insn 209 208 210 20 (set (pc)
        (label_ref 45)) 284 {*arm_jump}
     (nil)
 -> 45)
(barrier 210 209 137)
(code_label 137 210 138 21 614 (nil) [3 uses])
(note 138 137 139 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 139 138 144 21 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(insn 144 139 145 21 (set (reg/i:SI 0 r0)
        (reg:SI 141 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2991:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 141 [ <retval> ])
        (nil)))
(insn 145 144 211 21 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2991:1 -1
     (nil))
(note 211 145 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_DitheringEnable (HAL_TIMEx_DitheringEnable, funcdef_no=366, decl_uid=9553, cgraph_uid=370, symbol_order=369)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 119: local to bb 2 def dominates all uses has unique first use
Reg 113 uninteresting
Reg 114 uninteresting
Reg 115 uninteresting
Found def insn 20 for 119 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a3(r119,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 18(l0): point = 0
   Insn 11(l0): point = 2
   Insn 10(l0): point = 4
   Insn 9(l0): point = 6
   Insn 8(l0): point = 8
   Insn 17(l0): point = 10
   Insn 20(l0): point = 12
 a0(r113): [3..8]
 a1(r115): [3..4]
 a2(r114): [5..6]
 a3(r119): [9..12]
Compressing live ranges: from 15 to 6 - 40%
Ranges after the compression:
 a0(r113): [0..3]
 a1(r115): [0..1]
 a2(r114): [2..3]
 a3(r119): [4..5]
+++Allocating 24 bytes for conflict table (uncompressed size 32)
;; a0(r113,l0) conflicts: a1(r115,l0) a2(r114,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r115,l0) conflicts: a0(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r114,l0) conflicts: a0(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a3(r119,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r115)<->a2(r114)@125:shuffle
  pref0:a3(r119)<-hr0@2000
  regions=1, blocks=3, points=6
    allocnos=4 (big 0), copies=1, conflicts=0, ranges=4

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r113 1r115 2r114 3r119
    modified regnos: 113 114 115 119
    border:
    Pressure: GENERAL_REGS=3
 Removing pref0:hr0@2000
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 1-12 14)@256000
      Allocno a0r113 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r115 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a2r114 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a3r119 of ALL_REGS(46) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15 48-106)
      Forming thread by copy 0:a1r115-a2r114 (freq=125):
        Result (freq=4000): a1r115(2000) a2r114(2000)
      Pushing a3(r119,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Pushing a2(r114,l0)(cost 0)
      Pushing a1(r115,l0)(cost 0)
      Popping a1(r115,l0)  -- assign reg 3
      Popping a2(r114,l0)  -- assign reg 3
      Popping a0(r113,l0)  -- assign reg 2
      Popping a3(r119,l0)  -- assign reg 3
Disposition:
    0:r113 l0     2    2:r114 l0     3    1:r115 l0     3    3:r119 l0     3
New iteration of spill/restore move
+++Costs: overall 2000, reg 2000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_DitheringEnable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r119={1d,1u} 
;;    total ref usage 45{30d,15u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3015:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3017:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3013:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3019:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg:SI 119) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3017:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3017:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3017:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CR1+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3017:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3018:3 -1
     (nil))
(insn 18 12 21 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3019:1 -1
     (nil))
(note 21 18 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_DitheringDisable (HAL_TIMEx_DitheringDisable, funcdef_no=367, decl_uid=9555, cgraph_uid=371, symbol_order=370)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 119: local to bb 2 def dominates all uses has unique first use
Reg 113 uninteresting
Reg 114 uninteresting
Reg 115 uninteresting
Found def insn 20 for 119 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a3(r119,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 18(l0): point = 0
   Insn 11(l0): point = 2
   Insn 10(l0): point = 4
   Insn 9(l0): point = 6
   Insn 8(l0): point = 8
   Insn 17(l0): point = 10
   Insn 20(l0): point = 12
 a0(r113): [3..8]
 a1(r115): [3..4]
 a2(r114): [5..6]
 a3(r119): [9..12]
Compressing live ranges: from 15 to 6 - 40%
Ranges after the compression:
 a0(r113): [0..3]
 a1(r115): [0..1]
 a2(r114): [2..3]
 a3(r119): [4..5]
+++Allocating 24 bytes for conflict table (uncompressed size 32)
;; a0(r113,l0) conflicts: a1(r115,l0) a2(r114,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r115,l0) conflicts: a0(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r114,l0) conflicts: a0(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a3(r119,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r115)<->a2(r114)@125:shuffle
  pref0:a3(r119)<-hr0@2000
  regions=1, blocks=3, points=6
    allocnos=4 (big 0), copies=1, conflicts=0, ranges=4

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r113 1r115 2r114 3r119
    modified regnos: 113 114 115 119
    border:
    Pressure: GENERAL_REGS=3
 Removing pref0:hr0@2000
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 1-12 14)@256000
      Allocno a0r113 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r115 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a2r114 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a3r119 of ALL_REGS(46) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15 48-106)
      Forming thread by copy 0:a1r115-a2r114 (freq=125):
        Result (freq=4000): a1r115(2000) a2r114(2000)
      Pushing a3(r119,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Pushing a2(r114,l0)(cost 0)
      Pushing a1(r115,l0)(cost 0)
      Popping a1(r115,l0)  -- assign reg 3
      Popping a2(r114,l0)  -- assign reg 3
      Popping a0(r113,l0)  -- assign reg 2
      Popping a3(r119,l0)  -- assign reg 3
Disposition:
    0:r113 l0     2    2:r114 l0     3    1:r115 l0     3    3:r119 l0     3
New iteration of spill/restore move
+++Costs: overall 2000, reg 2000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_DitheringDisable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r119={1d,1u} 
;;    total ref usage 45{30d,15u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3039:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3041:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3037:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3043:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg:SI 119) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3041:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3041:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -4097 [0xffffffffffffefff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3041:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CR1+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3041:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3042:3 -1
     (nil))
(insn 18 12 21 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3043:1 -1
     (nil))
(note 21 18 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_OC_ConfigPulseOnCompare (HAL_TIMEx_OC_ConfigPulseOnCompare, funcdef_no=368, decl_uid=9559, cgraph_uid=372, symbol_order=371)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 4 3 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 137 uninteresting
Reg 138: local to bb 2 def dominates all uses has unique first use
Reg 125: local to bb 2 def dominates all uses has unique first use
Reg 139: local to bb 2 def dominates all uses has unique first use
Reg 123: def dominates all uses has unique first use
Reg 124: def dominates all uses has unique first use
Ignoring reg 114, has equiv memory
Reg 126 uninteresting
Reg 117: local to bb 3 def dominates all uses has unique first use
Reg 130: local to bb 3 def dominates all uses has unique first use
Reg 131: local to bb 3 def dominates all uses has unique first use
Reg 134: local to bb 3 def dominates all uses has unique first use
Reg 119: local to bb 3 def dominates all uses has unique first use
Reg 132: local to bb 3 def dominates all uses has unique first use
Found def insn 28 for 117 to be not moveable
Examining insn 40, def for 119
  all ok
Reg 123 not local to one basic block
Reg 124 not local to one basic block
Found def insn 16 for 125 to be not moveable
Examining insn 38, def for 130
  all ok
Examining insn 39, def for 131
  all ok
Ignoring reg 132 with equiv init insn
Ignoring reg 134 with equiv init insn
Found def insn 69 for 138 to be not moveable
Found def insn 70 for 139 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 4 3 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 114: (insn_list:REG_DEP_TRUE 27 (nil))
init_insns for 126: (insn_list:REG_DEP_TRUE 23 (nil))
init_insns for 132: (insn_list:REG_DEP_TRUE 45 (nil))
init_insns for 134: (insn_list:REG_DEP_TRUE 50 (nil))

Pass 1 for finding pseudo/allocno costs

    r139: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r138: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r137: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r121,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a1(r122,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:95625,95625 VFP_LO_REGS:95625,95625 ALL_REGS:95625,95625 MEM:63750,63750
  a2(r134,l0) costs: GENERAL_REGS:0,0 MEM:26250,26250
  a3(r132,l0) costs: GENERAL_REGS:0,0 MEM:17500,17500
  a4(r114,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:39375,39375 VFP_LO_REGS:39375,39375 ALL_REGS:39375,39375 MEM:8750,8750
  a5(r119,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a6(r118,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:52500,52500 VFP_LO_REGS:52500,52500 ALL_REGS:52500,52500 MEM:35000,35000
  a7(r131,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a8(r130,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a9(r123,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:28125,28125 VFP_LO_REGS:28125,28125 ALL_REGS:28125,28125 MEM:18750,18750
  a10(r117,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a11(r124,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:28125,28125 VFP_LO_REGS:28125,28125 ALL_REGS:28125,28125 MEM:18750,18750
  a12(r126,l0) costs: GENERAL_REGS:0,0 MEM:17500,17500
  a13(r125,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a14(r139,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a15(r138,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a16(r137,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 62(l0): point = 0
   Insn 61(l0): point = 2
   Insn 7(l0): point = 5
   Insn 71(l0): point = 8
   Insn 52(l0): point = 10
   Insn 47(l0): point = 12
   Insn 6(l0): point = 14
   Insn 43(l0): point = 16
   Insn 45(l0): point = 18
   Insn 40(l0): point = 20
   Insn 50(l0): point = 22
   Insn 39(l0): point = 24
   Insn 74(l0): point = 26
   Insn 73(l0): point = 28
   Insn 38(l0): point = 30
   Insn 28(l0): point = 32
   Insn 25(l0): point = 34
   Insn 23(l0): point = 36
   Insn 27(l0): point = 38
   Insn 18(l0): point = 41
   Insn 17(l0): point = 43
   Insn 4(l0): point = 45
   Insn 3(l0): point = 47
   Insn 70(l0): point = 49
   Insn 16(l0): point = 51
   Insn 69(l0): point = 53
   Insn 2(l0): point = 55
   Insn 68(l0): point = 57
 a0(r121): [8..14] [3..5]
 a1(r122): [11..55]
 a2(r134): [11..22]
 a3(r132): [13..18]
 a4(r114): [17..38]
 a5(r119): [17..20]
 a6(r118): [21..28]
 a7(r131): [21..24]
 a8(r130): [25..30]
 a9(r123): [25..47]
 a10(r117): [29..32]
 a11(r124): [31..45]
 a12(r126): [35..36]
 a13(r125): [44..51]
 a14(r139): [46..49]
 a15(r138): [48..53]
 a16(r137): [56..57]
Compressing live ranges: from 60 to 24 - 40%
Ranges after the compression:
 a0(r121): [0..3]
 a1(r122): [2..21]
 a2(r134): [2..7]
 a3(r132): [2..5]
 a4(r114): [4..15]
 a5(r119): [4..5]
 a6(r118): [6..9]
 a7(r131): [6..7]
 a8(r130): [8..11]
 a9(r123): [8..19]
 a10(r117): [10..13]
 a11(r124): [12..17]
 a12(r126): [14..15]
 a13(r125): [16..21]
 a14(r139): [18..21]
 a15(r138): [20..21]
 a16(r137): [22..23]
+++Allocating 128 bytes for conflict table (uncompressed size 136)
;; a0(r121,l0) conflicts: a3(r132,l0) a2(r134,l0) a1(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r122,l0) conflicts: a0(r121,l0) a3(r132,l0) a2(r134,l0) a5(r119,l0) a4(r114,l0) a7(r131,l0) a6(r118,l0) a8(r130,l0) a9(r123,l0) a10(r117,l0) a11(r124,l0) a12(r126,l0) a13(r125,l0) a14(r139,l0) a15(r138,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a2(r134,l0) conflicts: a0(r121,l0) a3(r132,l0) a1(r122,l0) a5(r119,l0) a4(r114,l0) a7(r131,l0) a6(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r132,l0) conflicts: a0(r121,l0) a2(r134,l0) a1(r122,l0) a5(r119,l0) a4(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r114,l0) conflicts: a3(r132,l0) a2(r134,l0) a1(r122,l0) a5(r119,l0) a7(r131,l0) a6(r118,l0) a8(r130,l0) a9(r123,l0) a10(r117,l0) a11(r124,l0) a12(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r119,l0) conflicts: a3(r132,l0) a2(r134,l0) a1(r122,l0) a4(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r118,l0) conflicts: a2(r134,l0) a1(r122,l0) a4(r114,l0) a7(r131,l0) a8(r130,l0) a9(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r131,l0) conflicts: a2(r134,l0) a1(r122,l0) a4(r114,l0) a6(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r130,l0) conflicts: a1(r122,l0) a4(r114,l0) a6(r118,l0) a9(r123,l0) a10(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r123,l0) conflicts: a1(r122,l0) a4(r114,l0) a6(r118,l0) a8(r130,l0) a10(r117,l0) a11(r124,l0) a12(r126,l0) a13(r125,l0) a14(r139,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r117,l0) conflicts: a1(r122,l0) a4(r114,l0) a8(r130,l0) a9(r123,l0) a11(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r124,l0) conflicts: a1(r122,l0) a4(r114,l0) a9(r123,l0) a10(r117,l0) a12(r126,l0) a13(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r126,l0) conflicts: a1(r122,l0) a4(r114,l0) a9(r123,l0) a11(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r125,l0) conflicts: a1(r122,l0) a9(r123,l0) a11(r124,l0) a14(r139,l0) a15(r138,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2

;; a14(r139,l0) conflicts: a1(r122,l0) a9(r123,l0) a13(r125,l0) a15(r138,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r138,l0) conflicts: a1(r122,l0) a13(r125,l0) a14(r139,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2

;; a16(r137,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a8(r130)<->a11(r124)@109:shuffle
  cp1:a6(r118)<->a10(r117)@109:shuffle
  cp2:a7(r131)<->a8(r130)@109:shuffle
  cp3:a7(r131)<->a9(r123)@109:shuffle
  cp4:a5(r119)<->a7(r131)@109:shuffle
  cp5:a5(r119)<->a6(r118)@109:shuffle
  cp6:a1(r122)<->a16(r137)@1000:move
  cp7:a9(r123)<->a15(r138)@1000:move
  cp8:a11(r124)<->a14(r139)@1000:move
  pref0:a0(r121)<-hr0@2000
  pref1:a16(r137)<-hr0@2000
  pref2:a15(r138)<-hr1@2000
  pref3:a14(r139)<-hr2@2000
  regions=1, blocks=6, points=24
    allocnos=17 (big 0), copies=9, conflicts=0, ranges=17

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 5 4 3 2
    all: 0r121 1r122 2r134 3r132 4r114 5r119 6r118 7r131 8r130 9r123 10r117 11r124 12r126 13r125 14r139 15r138 16r137
    modified regnos: 114 117 118 119 121 122 123 124 125 126 130 131 132 134 137 138 139
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@657000
          2:( 0-1 3-12 14)@156000
            3:( 0 3-12 14)@243500
      Allocno a0r121 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r122 of GENERAL_REGS(14) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15-106)
      Allocno a2r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r125 of GENERAL_REGS(14) has 13 avail. regs  0-1 3-12 14, node:  0-1 3-12 14 (confl regs =  2 13 15-106)
      Allocno a14r139 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a15r138 of ALL_REGS(46) has 13 avail. regs  0-1 3-12 14, node:  0-1 3-12 14 (confl regs =  2 13 15 48-106)
      Allocno a16r137 of ALL_REGS(46) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15 48-106)
      Forming thread by copy 7:a9r123-a15r138 (freq=1000):
        Result (freq=3875): a9r123(1875) a15r138(2000)
      Forming thread by copy 8:a11r124-a14r139 (freq=1000):
        Result (freq=3875): a11r124(1875) a14r139(2000)
      Forming thread by copy 0:a8r130-a11r124 (freq=109):
        Result (freq=5625): a8r130(1750) a11r124(1875) a14r139(2000)
      Forming thread by copy 1:a6r118-a10r117 (freq=109):
        Result (freq=5250): a6r118(3500) a10r117(1750)
      Forming thread by copy 2:a7r131-a8r130 (freq=109):
        Result (freq=7375): a7r131(1750) a8r130(1750) a11r124(1875) a14r139(2000)
      Forming thread by copy 4:a5r119-a7r131 (freq=109):
        Result (freq=9125): a5r119(1750) a7r131(1750) a8r130(1750) a11r124(1875) a14r139(2000)
      Pushing a12(r126,l0)(cost 0)
      Pushing a3(r132,l0)(cost 0)
      Pushing a16(r137,l0)(cost 0)
      Pushing a13(r125,l0)(cost 0)
      Pushing a0(r121,l0)(cost 0)
      Forming thread by copy 6:a1r122-a16r137 (freq=1000):
        Result (freq=7500): a1r122(5500) a16r137(2000)
        Making a1(r122,l0) colorable
      Pushing a4(r114,l0)(cost 0)
      Pushing a2(r134,l0)(cost 0)
      Pushing a9(r123,l0)(cost 0)
      Pushing a15(r138,l0)(cost 0)
      Pushing a10(r117,l0)(cost 0)
      Pushing a6(r118,l0)(cost 0)
      Pushing a1(r122,l0)(cost 63750)
      Pushing a8(r130,l0)(cost 0)
      Pushing a7(r131,l0)(cost 0)
      Pushing a5(r119,l0)(cost 0)
      Pushing a11(r124,l0)(cost 0)
      Pushing a14(r139,l0)(cost 0)
      Popping a14(r139,l0)  -- assign reg 2
      Popping a11(r124,l0)  -- assign reg 2
      Popping a5(r119,l0)  -- assign reg 2
      Popping a7(r131,l0)  -- assign reg 2
      Popping a8(r130,l0)  -- assign reg 3
      Popping a1(r122,l0)  -- assign reg 12
      Popping a6(r118,l0)  -- assign reg 0
      Popping a10(r117,l0)  -- assign reg 0
      Popping a15(r138,l0)  -- assign reg 1
      Popping a9(r123,l0)  -- assign reg 1
      Popping a2(r134,l0)  -- assign reg 3
      Popping a4(r114,l0)  -- assign reg 4
      Popping a0(r121,l0)  -- assign reg 0
      Popping a13(r125,l0)  -- assign reg 3
      Popping a16(r137,l0)  -- assign reg 0
      Popping a3(r132,l0)  -- assign reg 1
      Popping a12(r126,l0)  -- assign reg 3
Disposition:
    4:r114 l0     4   10:r117 l0     0    6:r118 l0     0    5:r119 l0     2
    0:r121 l0     0    1:r122 l0    12    9:r123 l0     1   11:r124 l0     2
   13:r125 l0     3   12:r126 l0     3    8:r130 l0     3    7:r131 l0     2
    3:r132 l0     1    2:r134 l0     3   16:r137 l0     0   15:r138 l0     1
   14:r139 l0     2
New iteration of spill/restore move
+++Costs: overall -112000, reg -112000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_OC_ConfigPulseOnCompare

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r114={1d,2u} r117={1d,2u} r118={2d,4u} r119={1d,2u} r121={2d,1u} r122={1d,5u,1e} r123={1d,2u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r134={1d,2u} r137={1d,1u} r138={1d,1u} r139={1d,1u} 
;;    total ref usage 101{46d,54u,1e} in 51{51 regular + 0 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 8 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 5 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3058:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3061:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3062:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3063:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3066:3 -1
     (nil))
(debug_insn 15 14 68 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3066:3 -1
     (nil))
(insn 68 15 2 2 (set (reg:SI 137)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3057:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 68 69 2 (set (reg/v/f:SI 122 [ htim ])
        (reg:SI 137)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3057:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(insn 69 2 16 2 (set (reg:SI 138)
        (reg:SI 1 r1 [ PulseWidthPrescaler ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3057:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ PulseWidthPrescaler ])
        (nil)))
(insn 16 69 70 2 (set (reg:SI 125 [ htim_8(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 122 [ htim ])
                    (const_int 60 [0x3c])) [0 htim_8(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3066:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 70 16 3 2 (set (reg:SI 139)
        (reg:SI 2 r2 [ PulseWidth ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3057:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ PulseWidth ])
        (nil)))
(insn 3 70 4 2 (set (reg/v:SI 123 [ PulseWidthPrescaler ])
        (reg:SI 138)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3057:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 4 3 17 2 (set (reg/v:SI 124 [ PulseWidth ])
        (reg:SI 139)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3057:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(insn 17 4 18 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 125 [ htim_8(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3066:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ htim_8(D)->Lock ])
        (nil)))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 67)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3066:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 67)
(note 19 18 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 31 19 37 3 NOTE_INSN_DELETED)
(note 37 31 20 3 NOTE_INSN_DELETED)
(debug_insn 20 37 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3066:3 -1
     (nil))
(debug_insn 21 20 22 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3066:3 -1
     (nil))
(debug_insn 22 21 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3069:3 -1
     (nil))
(insn 27 22 23 3 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 122 [ htim ]) [3 htim_8(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3072:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 122 [ htim ]) [3 htim_8(D)->Instance+0 S4 A32])
        (nil)))
(insn 23 27 25 3 (set (reg:SI 126)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3069:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 25 23 26 3 (set (mem/v:QI (plus:SI (reg/v/f:SI 122 [ htim ])
                (const_int 61 [0x3d])) [0 htim_8(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 126) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3069:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(debug_insn 26 25 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3072:3 -1
     (nil))
(insn 28 26 29 3 (set (reg/v:SI 117 [ tmpecr ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 88 [0x58])) [1 _2->ECR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3072:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 29 28 30 3 (var_location:SI tmpecr (reg/v:SI 117 [ tmpecr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3072:10 -1
     (nil))
(debug_insn 30 29 38 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3074:3 -1
     (nil))
(insn 38 30 73 3 (set (reg:SI 130)
        (ashift:SI (reg/v:SI 124 [ PulseWidth ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3077:24 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 124 [ PulseWidth ])
        (nil)))
(insn 73 38 74 3 (set (reg/v:SI 118 [ tmpecr ])
        (and:SI (reg/v:SI 117 [ tmpecr ])
            (const_int -133693441 [0xfffffffff807ffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3074:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 117 [ tmpecr ])
        (nil)))
(insn 74 73 33 3 (set (reg/v:SI 118 [ tmpecr ])
        (and:SI (reg/v:SI 118 [ tmpecr ])
            (const_int -458753 [0xfffffffffff8ffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3074:10 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 33 74 34 3 (var_location:SI tmpecr (reg/v:SI 118 [ tmpecr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3074:10 -1
     (nil))
(debug_insn 34 33 35 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3076:3 -1
     (nil))
(debug_insn 35 34 36 3 (var_location:SI tmpecr (ior:SI (ashift:SI (reg/v:SI 123 [ PulseWidthPrescaler ])
            (const_int 24 [0x18]))
        (reg/v:SI 118 [ tmpecr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3076:10 -1
     (nil))
(debug_insn 36 35 39 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3077:3 -1
     (nil))
(insn 39 36 50 3 (set (reg:SI 131)
        (ior:SI (ashift:SI (reg/v:SI 123 [ PulseWidthPrescaler ])
                (const_int 24 [0x18]))
            (reg:SI 130))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3077:10 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 130)
        (expr_list:REG_DEAD (reg/v:SI 123 [ PulseWidthPrescaler ])
            (nil))))
(insn 50 39 40 3 (set (reg:SI 134)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3085:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 40 50 41 3 (set (reg/v:SI 119 [ tmpecr ])
        (ior:SI (reg:SI 131)
            (reg/v:SI 118 [ tmpecr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3077:10 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131)
        (expr_list:REG_DEAD (reg/v:SI 118 [ tmpecr ])
            (nil))))
(debug_insn 41 40 42 3 (var_location:SI tmpecr (reg/v:SI 119 [ tmpecr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3077:10 -1
     (nil))
(debug_insn 42 41 45 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3079:3 -1
     (nil))
(insn 45 42 43 3 (set (reg:SI 132)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3082:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 43 45 44 3 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 88 [0x58])) [1 _2->ECR+0 S4 A32])
        (reg/v:SI 119 [ tmpecr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3079:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 119 [ tmpecr ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(debug_insn 44 43 6 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3082:3 -1
     (nil))
(insn 6 44 47 3 (set (reg:SI 121 [ <retval> ])
        (reg:SI 134)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3087:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 47 6 48 3 (set (mem/v:QI (plus:SI (reg/v/f:SI 122 [ htim ])
                (const_int 61 [0x3d])) [0 htim_8(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 132) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3082:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 132)
        (nil)))
(debug_insn 48 47 49 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3085:3 -1
     (nil))
(debug_insn 49 48 52 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3085:3 -1
     (nil))
(insn 52 49 53 3 (set (mem:QI (plus:SI (reg/v/f:SI 122 [ htim ])
                (const_int 60 [0x3c])) [0 htim_8(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 134) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3085:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 134)
        (expr_list:REG_DEAD (reg/v/f:SI 122 [ htim ])
            (nil))))
(debug_insn 53 52 54 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3085:3 -1
     (nil))
(debug_insn 54 53 71 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3087:3 -1
     (nil))
(jump_insn 71 54 72 3 (set (pc)
        (label_ref 55)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3087:10 284 {*arm_jump}
     (nil)
 -> 55)
(barrier 72 71 67)
(code_label 67 72 66 4 647 (nil) [1 uses])
(note 66 67 7 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 7 66 55 4 (set (reg:SI 121 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3066:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))
(code_label 55 7 56 5 646 (nil) [1 uses])
(note 56 55 61 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 61 56 62 5 (set (reg/i:SI 0 r0)
        (reg:SI 121 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3088:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ <retval> ])
        (nil)))
(insn 62 61 75 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3088:1 -1
     (nil))
(note 75 62 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_ConfigSlaveModePreload (HAL_TIMEx_ConfigSlaveModePreload, funcdef_no=369, decl_uid=9562, cgraph_uid=373, symbol_order=372)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 122: local to bb 2 def dominates all uses has unique first use
Reg 123: local to bb 2 def dominates all uses has unique first use
Reg 113: local to bb 2 def dominates all uses has unique first use
Reg 114 uninteresting
Reg 120 uninteresting
Reg 116 uninteresting
Found def insn 10 for 113 to be not moveable
Found def insn 23 for 122 to be not moveable
Found def insn 24 for 123 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r123: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r122: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r116,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r123,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a3(r120,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a4(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a5(r122,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 21(l0): point = 0
   Insn 14(l0): point = 2
   Insn 13(l0): point = 4
   Insn 12(l0): point = 6
   Insn 11(l0): point = 8
   Insn 20(l0): point = 10
   Insn 10(l0): point = 12
   Insn 24(l0): point = 14
   Insn 23(l0): point = 16
 a0(r113): [3..12]
 a1(r116): [3..4]
 a2(r123): [5..14]
 a3(r120): [5..6]
 a4(r114): [7..8]
 a5(r122): [13..16]
Compressing live ranges: from 19 to 8 - 42%
Ranges after the compression:
 a0(r113): [0..5]
 a1(r116): [0..1]
 a2(r123): [2..7]
 a3(r120): [2..3]
 a4(r114): [4..5]
 a5(r122): [6..7]
+++Allocating 48 bytes for conflict table (uncompressed size 48)
;; a0(r113,l0) conflicts: a1(r116,l0) a3(r120,l0) a2(r123,l0) a4(r114,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r116,l0) conflicts: a0(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r123,l0) conflicts: a0(r113,l0) a3(r120,l0) a4(r114,l0) a5(r122,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a3(r120,l0) conflicts: a0(r113,l0) a2(r123,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a4(r114,l0) conflicts: a0(r113,l0) a2(r123,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a5(r122,l0) conflicts: a2(r123,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1


  cp0:a3(r120)<->a4(r114)@125:shuffle
  cp1:a1(r116)<->a3(r120)@125:shuffle
  cp2:a1(r116)<->a2(r123)@125:shuffle
  pref0:a5(r122)<-hr0@2000
  pref1:a2(r123)<-hr1@2000
  regions=1, blocks=3, points=8
    allocnos=6 (big 0), copies=3, conflicts=0, ranges=6

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r113 1r116 2r123 3r120 4r114 5r122
    modified regnos: 113 114 116 120 122 123
    border:
    Pressure: GENERAL_REGS=4
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 1-12 14)@296000
      Allocno a0r113 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r116 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a2r123 of ALL_REGS(46) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15 48-106)
      Allocno a3r120 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a4r114 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a5r122 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, ^node:  0-12 14 16-47 (confl regs =  1 13 15 48-106)
      Forming thread by copy 0:a3r120-a4r114 (freq=125):
        Result (freq=4000): a3r120(2000) a4r114(2000)
      Forming thread by copy 1:a1r116-a3r120 (freq=125):
        Result (freq=6000): a1r116(2000) a3r120(2000) a4r114(2000)
      Pushing a5(r122,l0)(cost 0)
      Pushing a2(r123,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Pushing a1(r116,l0)(cost 0)
      Pushing a4(r114,l0)(cost 0)
      Pushing a3(r120,l0)(cost 0)
      Popping a3(r120,l0)  -- assign reg 3
      Popping a4(r114,l0)  -- assign reg 3
      Popping a1(r116,l0)  -- assign reg 1
      Popping a0(r113,l0)  -- assign reg 2
      Popping a2(r123,l0)  -- assign reg 1
      Popping a5(r122,l0)  -- assign reg 0
Disposition:
    0:r113 l0     2    4:r114 l0     3    1:r116 l0     1    3:r120 l0     3
    5:r122 l0     0    2:r123 l0     1
New iteration of spill/restore move
+++Costs: overall -56000, reg -56000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_ConfigSlaveModePreload

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r116={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u} 
;;    total ref usage 50{32d,18u,0e} in 13{13 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 5 3 2 NOTE_INSN_DELETED)
(note 3 2 4 2 NOTE_INSN_DELETED)
(note 4 3 16 2 NOTE_INSN_FUNCTION_BEG)
(note 16 4 7 2 NOTE_INSN_DELETED)
(debug_insn 7 16 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3102:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3103:3 -1
     (nil))
(debug_insn 9 8 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3105:3 -1
     (nil))
(insn 23 9 24 2 (set (reg:SI 122)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3100:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 24 23 10 2 (set (reg:SI 123)
        (reg:SI 1 r1 [ Source ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3100:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Source ])
        (nil)))
(insn 10 24 20 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg:SI 122) [3 htim_6(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3105:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(insn 20 10 11 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3107:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 11 20 12 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 8 [0x8])) [1 _1->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3105:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SI 120)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -33554433 [0xfffffffffdffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3105:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 13 12 14 2 (set (reg:SI 116 [ _4 ])
        (ior:SI (reg:SI 120)
            (reg:SI 123))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3105:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123)
        (expr_list:REG_DEAD (reg:SI 120)
            (nil))))
(insn 14 13 15 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 8 [0x8])) [1 _1->SMCR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3105:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 15 14 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3106:3 -1
     (nil))
(insn 21 15 25 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3107:1 -1
     (nil))
(note 25 21 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_EnableSlaveModePreload (HAL_TIMEx_EnableSlaveModePreload, funcdef_no=370, decl_uid=9564, cgraph_uid=374, symbol_order=373)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 119: local to bb 2 def dominates all uses has unique first use
Reg 113 uninteresting
Reg 114 uninteresting
Reg 115 uninteresting
Found def insn 20 for 119 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a3(r119,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 18(l0): point = 0
   Insn 11(l0): point = 2
   Insn 10(l0): point = 4
   Insn 9(l0): point = 6
   Insn 8(l0): point = 8
   Insn 17(l0): point = 10
   Insn 20(l0): point = 12
 a0(r113): [3..8]
 a1(r115): [3..4]
 a2(r114): [5..6]
 a3(r119): [9..12]
Compressing live ranges: from 15 to 6 - 40%
Ranges after the compression:
 a0(r113): [0..3]
 a1(r115): [0..1]
 a2(r114): [2..3]
 a3(r119): [4..5]
+++Allocating 24 bytes for conflict table (uncompressed size 32)
;; a0(r113,l0) conflicts: a1(r115,l0) a2(r114,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r115,l0) conflicts: a0(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r114,l0) conflicts: a0(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a3(r119,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r115)<->a2(r114)@125:shuffle
  pref0:a3(r119)<-hr0@2000
  regions=1, blocks=3, points=6
    allocnos=4 (big 0), copies=1, conflicts=0, ranges=4

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r113 1r115 2r114 3r119
    modified regnos: 113 114 115 119
    border:
    Pressure: GENERAL_REGS=3
 Removing pref0:hr0@2000
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 1-12 14)@256000
      Allocno a0r113 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r115 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a2r114 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a3r119 of ALL_REGS(46) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15 48-106)
      Forming thread by copy 0:a1r115-a2r114 (freq=125):
        Result (freq=4000): a1r115(2000) a2r114(2000)
      Pushing a3(r119,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Pushing a2(r114,l0)(cost 0)
      Pushing a1(r115,l0)(cost 0)
      Popping a1(r115,l0)  -- assign reg 3
      Popping a2(r114,l0)  -- assign reg 3
      Popping a0(r113,l0)  -- assign reg 2
      Popping a3(r119,l0)  -- assign reg 3
Disposition:
    0:r113 l0     2    2:r114 l0     3    1:r115 l0     3    3:r119 l0     3
New iteration of spill/restore move
+++Costs: overall 2000, reg 2000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_EnableSlaveModePreload

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r119={1d,1u} 
;;    total ref usage 45{30d,15u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3117:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3119:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3115:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3121:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg:SI 119) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3119:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 8 [0x8])) [1 _1->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3119:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 16777216 [0x1000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3119:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 8 [0x8])) [1 _1->SMCR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3119:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3120:3 -1
     (nil))
(insn 18 12 21 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3121:1 -1
     (nil))
(note 21 18 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_DisableSlaveModePreload (HAL_TIMEx_DisableSlaveModePreload, funcdef_no=371, decl_uid=9566, cgraph_uid=375, symbol_order=374)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 119: local to bb 2 def dominates all uses has unique first use
Reg 113 uninteresting
Reg 114 uninteresting
Reg 115 uninteresting
Found def insn 20 for 119 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a3(r119,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 18(l0): point = 0
   Insn 11(l0): point = 2
   Insn 10(l0): point = 4
   Insn 9(l0): point = 6
   Insn 8(l0): point = 8
   Insn 17(l0): point = 10
   Insn 20(l0): point = 12
 a0(r113): [3..8]
 a1(r115): [3..4]
 a2(r114): [5..6]
 a3(r119): [9..12]
Compressing live ranges: from 15 to 6 - 40%
Ranges after the compression:
 a0(r113): [0..3]
 a1(r115): [0..1]
 a2(r114): [2..3]
 a3(r119): [4..5]
+++Allocating 24 bytes for conflict table (uncompressed size 32)
;; a0(r113,l0) conflicts: a1(r115,l0) a2(r114,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r115,l0) conflicts: a0(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r114,l0) conflicts: a0(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a3(r119,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r115)<->a2(r114)@125:shuffle
  pref0:a3(r119)<-hr0@2000
  regions=1, blocks=3, points=6
    allocnos=4 (big 0), copies=1, conflicts=0, ranges=4

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r113 1r115 2r114 3r119
    modified regnos: 113 114 115 119
    border:
    Pressure: GENERAL_REGS=3
 Removing pref0:hr0@2000
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 1-12 14)@256000
      Allocno a0r113 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r115 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a2r114 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a3r119 of ALL_REGS(46) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15 48-106)
      Forming thread by copy 0:a1r115-a2r114 (freq=125):
        Result (freq=4000): a1r115(2000) a2r114(2000)
      Pushing a3(r119,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Pushing a2(r114,l0)(cost 0)
      Pushing a1(r115,l0)(cost 0)
      Popping a1(r115,l0)  -- assign reg 3
      Popping a2(r114,l0)  -- assign reg 3
      Popping a0(r113,l0)  -- assign reg 2
      Popping a3(r119,l0)  -- assign reg 3
Disposition:
    0:r113 l0     2    2:r114 l0     3    1:r115 l0     3    3:r119 l0     3
New iteration of spill/restore move
+++Costs: overall 2000, reg 2000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_DisableSlaveModePreload

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r119={1d,1u} 
;;    total ref usage 45{30d,15u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3131:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3133:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3129:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3135:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg:SI 119) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3133:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 8 [0x8])) [1 _1->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3133:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -16777217 [0xfffffffffeffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3133:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 8 [0x8])) [1 _1->SMCR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3133:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3134:3 -1
     (nil))
(insn 18 12 21 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3135:1 -1
     (nil))
(note 21 18 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_EnableDeadTimePreload (HAL_TIMEx_EnableDeadTimePreload, funcdef_no=372, decl_uid=9568, cgraph_uid=376, symbol_order=375)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 119: local to bb 2 def dominates all uses has unique first use
Reg 113 uninteresting
Reg 114 uninteresting
Reg 115 uninteresting
Found def insn 20 for 119 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a3(r119,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 18(l0): point = 0
   Insn 11(l0): point = 2
   Insn 10(l0): point = 4
   Insn 9(l0): point = 6
   Insn 8(l0): point = 8
   Insn 17(l0): point = 10
   Insn 20(l0): point = 12
 a0(r113): [3..8]
 a1(r115): [3..4]
 a2(r114): [5..6]
 a3(r119): [9..12]
Compressing live ranges: from 15 to 6 - 40%
Ranges after the compression:
 a0(r113): [0..3]
 a1(r115): [0..1]
 a2(r114): [2..3]
 a3(r119): [4..5]
+++Allocating 24 bytes for conflict table (uncompressed size 32)
;; a0(r113,l0) conflicts: a1(r115,l0) a2(r114,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r115,l0) conflicts: a0(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r114,l0) conflicts: a0(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a3(r119,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r115)<->a2(r114)@125:shuffle
  pref0:a3(r119)<-hr0@2000
  regions=1, blocks=3, points=6
    allocnos=4 (big 0), copies=1, conflicts=0, ranges=4

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r113 1r115 2r114 3r119
    modified regnos: 113 114 115 119
    border:
    Pressure: GENERAL_REGS=3
 Removing pref0:hr0@2000
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 1-12 14)@256000
      Allocno a0r113 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r115 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a2r114 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a3r119 of ALL_REGS(46) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15 48-106)
      Forming thread by copy 0:a1r115-a2r114 (freq=125):
        Result (freq=4000): a1r115(2000) a2r114(2000)
      Pushing a3(r119,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Pushing a2(r114,l0)(cost 0)
      Pushing a1(r115,l0)(cost 0)
      Popping a1(r115,l0)  -- assign reg 3
      Popping a2(r114,l0)  -- assign reg 3
      Popping a0(r113,l0)  -- assign reg 2
      Popping a3(r119,l0)  -- assign reg 3
Disposition:
    0:r113 l0     2    2:r114 l0     3    1:r115 l0     3    3:r119 l0     3
New iteration of spill/restore move
+++Costs: overall 2000, reg 2000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_EnableDeadTimePreload

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r119={1d,1u} 
;;    total ref usage 45{30d,15u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3145:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3147:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3143:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3149:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg:SI 119) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3147:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3147:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3147:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3147:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3148:3 -1
     (nil))
(insn 18 12 21 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3149:1 -1
     (nil))
(note 21 18 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_DisableDeadTimePreload (HAL_TIMEx_DisableDeadTimePreload, funcdef_no=373, decl_uid=9570, cgraph_uid=377, symbol_order=376)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 119: local to bb 2 def dominates all uses has unique first use
Reg 113 uninteresting
Reg 114 uninteresting
Reg 115 uninteresting
Found def insn 20 for 119 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a3(r119,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 18(l0): point = 0
   Insn 11(l0): point = 2
   Insn 10(l0): point = 4
   Insn 9(l0): point = 6
   Insn 8(l0): point = 8
   Insn 17(l0): point = 10
   Insn 20(l0): point = 12
 a0(r113): [3..8]
 a1(r115): [3..4]
 a2(r114): [5..6]
 a3(r119): [9..12]
Compressing live ranges: from 15 to 6 - 40%
Ranges after the compression:
 a0(r113): [0..3]
 a1(r115): [0..1]
 a2(r114): [2..3]
 a3(r119): [4..5]
+++Allocating 24 bytes for conflict table (uncompressed size 32)
;; a0(r113,l0) conflicts: a1(r115,l0) a2(r114,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r115,l0) conflicts: a0(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r114,l0) conflicts: a0(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a3(r119,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r115)<->a2(r114)@125:shuffle
  pref0:a3(r119)<-hr0@2000
  regions=1, blocks=3, points=6
    allocnos=4 (big 0), copies=1, conflicts=0, ranges=4

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r113 1r115 2r114 3r119
    modified regnos: 113 114 115 119
    border:
    Pressure: GENERAL_REGS=3
 Removing pref0:hr0@2000
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 1-12 14)@256000
      Allocno a0r113 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r115 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a2r114 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a3r119 of ALL_REGS(46) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15 48-106)
      Forming thread by copy 0:a1r115-a2r114 (freq=125):
        Result (freq=4000): a1r115(2000) a2r114(2000)
      Pushing a3(r119,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Pushing a2(r114,l0)(cost 0)
      Pushing a1(r115,l0)(cost 0)
      Popping a1(r115,l0)  -- assign reg 3
      Popping a2(r114,l0)  -- assign reg 3
      Popping a0(r113,l0)  -- assign reg 2
      Popping a3(r119,l0)  -- assign reg 3
Disposition:
    0:r113 l0     2    2:r114 l0     3    1:r115 l0     3    3:r119 l0     3
New iteration of spill/restore move
+++Costs: overall 2000, reg 2000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_DisableDeadTimePreload

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r119={1d,1u} 
;;    total ref usage 45{30d,15u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3159:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3161:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3157:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3163:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg:SI 119) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3161:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3161:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -131073 [0xfffffffffffdffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3161:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3161:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3162:3 -1
     (nil))
(insn 18 12 21 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3163:1 -1
     (nil))
(note 21 18 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_ConfigDeadTime (HAL_TIMEx_ConfigDeadTime, funcdef_no=374, decl_uid=9573, cgraph_uid=378, symbol_order=377)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 122: local to bb 2 def dominates all uses has unique first use
Reg 123: local to bb 2 def dominates all uses has unique first use
Reg 113: local to bb 2 def dominates all uses has unique first use
Reg 114 uninteresting
Reg 120 uninteresting
Reg 116 uninteresting
Found def insn 10 for 113 to be not moveable
Found def insn 23 for 122 to be not moveable
Found def insn 24 for 123 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r123: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r122: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r116,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r123,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a3(r120,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a4(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a5(r122,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 21(l0): point = 0
   Insn 14(l0): point = 2
   Insn 13(l0): point = 4
   Insn 12(l0): point = 6
   Insn 11(l0): point = 8
   Insn 20(l0): point = 10
   Insn 10(l0): point = 12
   Insn 24(l0): point = 14
   Insn 23(l0): point = 16
 a0(r113): [3..12]
 a1(r116): [3..4]
 a2(r123): [5..14]
 a3(r120): [5..6]
 a4(r114): [7..8]
 a5(r122): [13..16]
Compressing live ranges: from 19 to 8 - 42%
Ranges after the compression:
 a0(r113): [0..5]
 a1(r116): [0..1]
 a2(r123): [2..7]
 a3(r120): [2..3]
 a4(r114): [4..5]
 a5(r122): [6..7]
+++Allocating 48 bytes for conflict table (uncompressed size 48)
;; a0(r113,l0) conflicts: a1(r116,l0) a3(r120,l0) a2(r123,l0) a4(r114,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r116,l0) conflicts: a0(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r123,l0) conflicts: a0(r113,l0) a3(r120,l0) a4(r114,l0) a5(r122,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a3(r120,l0) conflicts: a0(r113,l0) a2(r123,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a4(r114,l0) conflicts: a0(r113,l0) a2(r123,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a5(r122,l0) conflicts: a2(r123,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1


  cp0:a3(r120)<->a4(r114)@125:shuffle
  cp1:a1(r116)<->a3(r120)@125:shuffle
  cp2:a1(r116)<->a2(r123)@125:shuffle
  pref0:a5(r122)<-hr0@2000
  pref1:a2(r123)<-hr1@2000
  regions=1, blocks=3, points=8
    allocnos=6 (big 0), copies=3, conflicts=0, ranges=6

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r113 1r116 2r123 3r120 4r114 5r122
    modified regnos: 113 114 116 120 122 123
    border:
    Pressure: GENERAL_REGS=4
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 1-12 14)@296000
      Allocno a0r113 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r116 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a2r123 of ALL_REGS(46) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15 48-106)
      Allocno a3r120 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a4r114 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a5r122 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, ^node:  0-12 14 16-47 (confl regs =  1 13 15 48-106)
      Forming thread by copy 0:a3r120-a4r114 (freq=125):
        Result (freq=4000): a3r120(2000) a4r114(2000)
      Forming thread by copy 1:a1r116-a3r120 (freq=125):
        Result (freq=6000): a1r116(2000) a3r120(2000) a4r114(2000)
      Pushing a5(r122,l0)(cost 0)
      Pushing a2(r123,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Pushing a1(r116,l0)(cost 0)
      Pushing a4(r114,l0)(cost 0)
      Pushing a3(r120,l0)(cost 0)
      Popping a3(r120,l0)  -- assign reg 3
      Popping a4(r114,l0)  -- assign reg 3
      Popping a1(r116,l0)  -- assign reg 1
      Popping a0(r113,l0)  -- assign reg 2
      Popping a2(r123,l0)  -- assign reg 1
      Popping a5(r122,l0)  -- assign reg 0
Disposition:
    0:r113 l0     2    4:r114 l0     3    1:r116 l0     1    3:r120 l0     3
    5:r122 l0     0    2:r123 l0     1
New iteration of spill/restore move
+++Costs: overall -56000, reg -56000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_ConfigDeadTime

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r116={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u} 
;;    total ref usage 50{32d,18u,0e} in 13{13 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 5 3 2 NOTE_INSN_DELETED)
(note 3 2 4 2 NOTE_INSN_DELETED)
(note 4 3 16 2 NOTE_INSN_FUNCTION_BEG)
(note 16 4 7 2 NOTE_INSN_DELETED)
(debug_insn 7 16 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3175:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3176:3 -1
     (nil))
(debug_insn 9 8 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3178:3 -1
     (nil))
(insn 23 9 24 2 (set (reg:SI 122)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3173:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 24 23 10 2 (set (reg:SI 123)
        (reg:SI 1 r1 [ Deadtime ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3173:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Deadtime ])
        (nil)))
(insn 10 24 20 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg:SI 122) [3 htim_6(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3178:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(insn 20 10 11 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3180:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 11 20 12 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 68 [0x44])) [1 _1->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3178:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SI 120)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -256 [0xffffffffffffff00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3178:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 13 12 14 2 (set (reg:SI 116 [ _4 ])
        (ior:SI (reg:SI 120)
            (reg:SI 123))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3178:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123)
        (expr_list:REG_DEAD (reg:SI 120)
            (nil))))
(insn 14 13 15 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 68 [0x44])) [1 _1->BDTR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3178:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 15 14 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3179:3 -1
     (nil))
(insn 21 15 25 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3180:1 -1
     (nil))
(note 25 21 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_ConfigAsymmetricalDeadTime (HAL_TIMEx_ConfigAsymmetricalDeadTime, funcdef_no=375, decl_uid=9576, cgraph_uid=379, symbol_order=378)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 122: local to bb 2 def dominates all uses has unique first use
Reg 123: local to bb 2 def dominates all uses has unique first use
Reg 113: local to bb 2 def dominates all uses has unique first use
Reg 114 uninteresting
Reg 120 uninteresting
Reg 116 uninteresting
Found def insn 10 for 113 to be not moveable
Found def insn 23 for 122 to be not moveable
Found def insn 24 for 123 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r123: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r122: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r116,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r123,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a3(r120,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a4(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a5(r122,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 21(l0): point = 0
   Insn 14(l0): point = 2
   Insn 13(l0): point = 4
   Insn 12(l0): point = 6
   Insn 11(l0): point = 8
   Insn 20(l0): point = 10
   Insn 10(l0): point = 12
   Insn 24(l0): point = 14
   Insn 23(l0): point = 16
 a0(r113): [3..12]
 a1(r116): [3..4]
 a2(r123): [5..14]
 a3(r120): [5..6]
 a4(r114): [7..8]
 a5(r122): [13..16]
Compressing live ranges: from 19 to 8 - 42%
Ranges after the compression:
 a0(r113): [0..5]
 a1(r116): [0..1]
 a2(r123): [2..7]
 a3(r120): [2..3]
 a4(r114): [4..5]
 a5(r122): [6..7]
+++Allocating 48 bytes for conflict table (uncompressed size 48)
;; a0(r113,l0) conflicts: a1(r116,l0) a3(r120,l0) a2(r123,l0) a4(r114,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r116,l0) conflicts: a0(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r123,l0) conflicts: a0(r113,l0) a3(r120,l0) a4(r114,l0) a5(r122,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a3(r120,l0) conflicts: a0(r113,l0) a2(r123,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a4(r114,l0) conflicts: a0(r113,l0) a2(r123,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a5(r122,l0) conflicts: a2(r123,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1


  cp0:a3(r120)<->a4(r114)@125:shuffle
  cp1:a1(r116)<->a3(r120)@125:shuffle
  cp2:a1(r116)<->a2(r123)@125:shuffle
  pref0:a5(r122)<-hr0@2000
  pref1:a2(r123)<-hr1@2000
  regions=1, blocks=3, points=8
    allocnos=6 (big 0), copies=3, conflicts=0, ranges=6

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r113 1r116 2r123 3r120 4r114 5r122
    modified regnos: 113 114 116 120 122 123
    border:
    Pressure: GENERAL_REGS=4
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 1-12 14)@296000
      Allocno a0r113 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r116 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a2r123 of ALL_REGS(46) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15 48-106)
      Allocno a3r120 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a4r114 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a5r122 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, ^node:  0-12 14 16-47 (confl regs =  1 13 15 48-106)
      Forming thread by copy 0:a3r120-a4r114 (freq=125):
        Result (freq=4000): a3r120(2000) a4r114(2000)
      Forming thread by copy 1:a1r116-a3r120 (freq=125):
        Result (freq=6000): a1r116(2000) a3r120(2000) a4r114(2000)
      Pushing a5(r122,l0)(cost 0)
      Pushing a2(r123,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Pushing a1(r116,l0)(cost 0)
      Pushing a4(r114,l0)(cost 0)
      Pushing a3(r120,l0)(cost 0)
      Popping a3(r120,l0)  -- assign reg 3
      Popping a4(r114,l0)  -- assign reg 3
      Popping a1(r116,l0)  -- assign reg 1
      Popping a0(r113,l0)  -- assign reg 2
      Popping a2(r123,l0)  -- assign reg 1
      Popping a5(r122,l0)  -- assign reg 0
Disposition:
    0:r113 l0     2    4:r114 l0     3    1:r116 l0     1    3:r120 l0     3
    5:r122 l0     0    2:r123 l0     1
New iteration of spill/restore move
+++Costs: overall -56000, reg -56000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_ConfigAsymmetricalDeadTime

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r116={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u} 
;;    total ref usage 50{32d,18u,0e} in 13{13 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 5 3 2 NOTE_INSN_DELETED)
(note 3 2 4 2 NOTE_INSN_DELETED)
(note 4 3 16 2 NOTE_INSN_FUNCTION_BEG)
(note 16 4 7 2 NOTE_INSN_DELETED)
(debug_insn 7 16 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3192:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3193:3 -1
     (nil))
(debug_insn 9 8 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3195:3 -1
     (nil))
(insn 23 9 24 2 (set (reg:SI 122)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3190:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 24 23 10 2 (set (reg:SI 123)
        (reg:SI 1 r1 [ FallingDeadtime ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3190:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ FallingDeadtime ])
        (nil)))
(insn 10 24 20 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg:SI 122) [3 htim_6(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3195:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(insn 20 10 11 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3197:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 11 20 12 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3195:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SI 120)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -256 [0xffffffffffffff00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3195:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 13 12 14 2 (set (reg:SI 116 [ _4 ])
        (ior:SI (reg:SI 120)
            (reg:SI 123))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3195:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123)
        (expr_list:REG_DEAD (reg:SI 120)
            (nil))))
(insn 14 13 15 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3195:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 15 14 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3196:3 -1
     (nil))
(insn 21 15 25 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3197:1 -1
     (nil))
(note 25 21 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_EnableAsymmetricalDeadTime (HAL_TIMEx_EnableAsymmetricalDeadTime, funcdef_no=376, decl_uid=9578, cgraph_uid=380, symbol_order=379)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 119: local to bb 2 def dominates all uses has unique first use
Reg 113 uninteresting
Reg 114 uninteresting
Reg 115 uninteresting
Found def insn 20 for 119 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a3(r119,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 18(l0): point = 0
   Insn 11(l0): point = 2
   Insn 10(l0): point = 4
   Insn 9(l0): point = 6
   Insn 8(l0): point = 8
   Insn 17(l0): point = 10
   Insn 20(l0): point = 12
 a0(r113): [3..8]
 a1(r115): [3..4]
 a2(r114): [5..6]
 a3(r119): [9..12]
Compressing live ranges: from 15 to 6 - 40%
Ranges after the compression:
 a0(r113): [0..3]
 a1(r115): [0..1]
 a2(r114): [2..3]
 a3(r119): [4..5]
+++Allocating 24 bytes for conflict table (uncompressed size 32)
;; a0(r113,l0) conflicts: a1(r115,l0) a2(r114,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r115,l0) conflicts: a0(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r114,l0) conflicts: a0(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a3(r119,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r115)<->a2(r114)@125:shuffle
  pref0:a3(r119)<-hr0@2000
  regions=1, blocks=3, points=6
    allocnos=4 (big 0), copies=1, conflicts=0, ranges=4

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r113 1r115 2r114 3r119
    modified regnos: 113 114 115 119
    border:
    Pressure: GENERAL_REGS=3
 Removing pref0:hr0@2000
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 1-12 14)@256000
      Allocno a0r113 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r115 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a2r114 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a3r119 of ALL_REGS(46) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15 48-106)
      Forming thread by copy 0:a1r115-a2r114 (freq=125):
        Result (freq=4000): a1r115(2000) a2r114(2000)
      Pushing a3(r119,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Pushing a2(r114,l0)(cost 0)
      Pushing a1(r115,l0)(cost 0)
      Popping a1(r115,l0)  -- assign reg 3
      Popping a2(r114,l0)  -- assign reg 3
      Popping a0(r113,l0)  -- assign reg 2
      Popping a3(r119,l0)  -- assign reg 3
Disposition:
    0:r113 l0     2    2:r114 l0     3    1:r115 l0     3    3:r119 l0     3
New iteration of spill/restore move
+++Costs: overall 2000, reg 2000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_EnableAsymmetricalDeadTime

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r119={1d,1u} 
;;    total ref usage 45{30d,15u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3207:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3209:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3205:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3211:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg:SI 119) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3209:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3209:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3209:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3209:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3210:3 -1
     (nil))
(insn 18 12 21 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3211:1 -1
     (nil))
(note 21 18 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_DisableAsymmetricalDeadTime (HAL_TIMEx_DisableAsymmetricalDeadTime, funcdef_no=377, decl_uid=9580, cgraph_uid=381, symbol_order=380)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 119: local to bb 2 def dominates all uses has unique first use
Reg 113 uninteresting
Reg 114 uninteresting
Reg 115 uninteresting
Found def insn 20 for 119 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a3(r119,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 18(l0): point = 0
   Insn 11(l0): point = 2
   Insn 10(l0): point = 4
   Insn 9(l0): point = 6
   Insn 8(l0): point = 8
   Insn 17(l0): point = 10
   Insn 20(l0): point = 12
 a0(r113): [3..8]
 a1(r115): [3..4]
 a2(r114): [5..6]
 a3(r119): [9..12]
Compressing live ranges: from 15 to 6 - 40%
Ranges after the compression:
 a0(r113): [0..3]
 a1(r115): [0..1]
 a2(r114): [2..3]
 a3(r119): [4..5]
+++Allocating 24 bytes for conflict table (uncompressed size 32)
;; a0(r113,l0) conflicts: a1(r115,l0) a2(r114,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r115,l0) conflicts: a0(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r114,l0) conflicts: a0(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a3(r119,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r115)<->a2(r114)@125:shuffle
  pref0:a3(r119)<-hr0@2000
  regions=1, blocks=3, points=6
    allocnos=4 (big 0), copies=1, conflicts=0, ranges=4

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r113 1r115 2r114 3r119
    modified regnos: 113 114 115 119
    border:
    Pressure: GENERAL_REGS=3
 Removing pref0:hr0@2000
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 1-12 14)@256000
      Allocno a0r113 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r115 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a2r114 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a3r119 of ALL_REGS(46) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15 48-106)
      Forming thread by copy 0:a1r115-a2r114 (freq=125):
        Result (freq=4000): a1r115(2000) a2r114(2000)
      Pushing a3(r119,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Pushing a2(r114,l0)(cost 0)
      Pushing a1(r115,l0)(cost 0)
      Popping a1(r115,l0)  -- assign reg 3
      Popping a2(r114,l0)  -- assign reg 3
      Popping a0(r113,l0)  -- assign reg 2
      Popping a3(r119,l0)  -- assign reg 3
Disposition:
    0:r113 l0     2    2:r114 l0     3    1:r115 l0     3    3:r119 l0     3
New iteration of spill/restore move
+++Costs: overall 2000, reg 2000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_DisableAsymmetricalDeadTime

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r119={1d,1u} 
;;    total ref usage 45{30d,15u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3221:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3223:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3219:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3225:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg:SI 119) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3223:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3223:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -65537 [0xfffffffffffeffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3223:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3223:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3224:3 -1
     (nil))
(insn 18 12 21 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3225:1 -1
     (nil))
(note 21 18 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_ConfigEncoderIndex (HAL_TIMEx_ConfigEncoderIndex, funcdef_no=378, decl_uid=9583, cgraph_uid=382, symbol_order=381)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 4 3 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
Will split live ranges of parameters at BB 3
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 4 3 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 147 uninteresting
Reg 148: local to bb 2 def dominates all uses has unique first use
Reg 132: local to bb 2 def dominates all uses has unique first use
Reg 131: def dominates all uses has unique first use
Reg 133 uninteresting
Ignoring reg 118, has equiv memory
Reg 121: local to bb 3 def dominates all uses has unique first use
Reg 139: local to bb 3 def dominates all uses has unique first use
Reg 141 uninteresting
Reg 140: local to bb 3 def dominates all uses has unique first use
Reg 119: local to bb 3 def dominates all uses has unique first use
Reg 127 uninteresting
Reg 142: local to bb 3 def dominates all uses has unique first use
Reg 120 uninteresting
Reg 143: local to bb 3 def dominates all uses has unique first use
Reg 144: local to bb 3 def dominates all uses has unique first use
Reg 126 uninteresting
Found def insn 41 for 119 to be not moveable
Found def insn 43 for 121 to be not moveable
Reg 131 not local to one basic block
Found def insn 20 for 132 to be not moveable
Found def insn 44 for 139 to be not moveable
Examining insn 51, def for 140
  all ok
Examining insn 52, def for 142
  all ok
Examining insn 53, def for 143
  all ok
Ignoring reg 144 with equiv init insn
Found def insn 83 for 148 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 4 3 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 118: (insn_list:REG_DEP_TRUE 40 (nil))
init_insns for 133: (insn_list:REG_DEP_TRUE 25 (nil))
init_insns for 144: (insn_list:REG_DEP_TRUE 58 (nil))

Pass 1 for finding pseudo/allocno costs

    r148: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r147: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r129,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:44985,44985 VFP_LO_REGS:44985,44985 ALL_REGS:29985,29985 MEM:29990,29990
  a1(r130,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:88125,88125 VFP_LO_REGS:88125,88125 ALL_REGS:88125,88125 MEM:58750,58750
  a2(r144,l0) costs: GENERAL_REGS:0,0 MEM:23250,23250
  a3(r118,l0) costs: LO_REGS:0,0 HI_REGS:1550,1550 CALLER_SAVE_REGS:1550,1550 EVEN_REG:1550,1550 GENERAL_REGS:1550,1550 VFP_D0_D7_REGS:34875,34875 VFP_LO_REGS:34875,34875 ALL_REGS:34875,34875 MEM:7750,7750
  a4(r126,l0) costs: LO_REGS:0,0 HI_REGS:1550,1550 CALLER_SAVE_REGS:1550,1550 EVEN_REG:1550,1550 GENERAL_REGS:1550,1550 VFP_D0_D7_REGS:23250,23250 VFP_LO_REGS:23250,23250 ALL_REGS:23250,23250 MEM:15500,15500
  a5(r143,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:23250,23250 VFP_LO_REGS:23250,23250 ALL_REGS:23250,23250 MEM:15500,15500
  a6(r120,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:23250,23250 VFP_LO_REGS:23250,23250 ALL_REGS:23250,23250 MEM:15500,15500
  a7(r142,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:23250,23250 VFP_LO_REGS:23250,23250 ALL_REGS:23250,23250 MEM:15500,15500
  a8(r119,l0) costs: LO_REGS:0,0 HI_REGS:1550,1550 CALLER_SAVE_REGS:1550,1550 EVEN_REG:1550,1550 GENERAL_REGS:1550,1550 VFP_D0_D7_REGS:23250,23250 VFP_LO_REGS:23250,23250 ALL_REGS:23250,23250 MEM:15500,15500
  a9(r127,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:23250,23250 VFP_LO_REGS:23250,23250 ALL_REGS:23250,23250 MEM:15500,15500
  a10(r140,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:23250,23250 VFP_LO_REGS:23250,23250 ALL_REGS:23250,23250 MEM:15500,15500
  a11(r139,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:23250,23250 VFP_LO_REGS:23250,23250 ALL_REGS:23250,23250 MEM:15500,15500
  a12(r141,l0) costs: LO_REGS:0,0 HI_REGS:1550,1550 CALLER_SAVE_REGS:1550,1550 EVEN_REG:1550,1550 GENERAL_REGS:1550,1550 VFP_D0_D7_REGS:23250,23250 VFP_LO_REGS:23250,23250 ALL_REGS:23250,23250 MEM:15500,15500
  a13(r121,l0) costs: LO_REGS:0,0 HI_REGS:1550,1550 CALLER_SAVE_REGS:1550,1550 EVEN_REG:1550,1550 GENERAL_REGS:1550,1550 VFP_D0_D7_REGS:23250,23250 VFP_LO_REGS:23250,23250 ALL_REGS:23250,23250 MEM:15500,15500
  a14(r131,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:84750,84750 VFP_LO_REGS:84750,84750 ALL_REGS:84750,84750 MEM:56500,56500
  a15(r133,l0) costs: GENERAL_REGS:0,0 MEM:15500,15500
  a16(r132,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a17(r148,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a18(r147,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 70(l0): point = 0
   Insn 69(l0): point = 2
   Insn 8(l0): point = 5
   Insn 84(l0): point = 8
   Insn 60(l0): point = 10
   Insn 7(l0): point = 12
   Insn 55(l0): point = 14
   Insn 54(l0): point = 16
   Insn 58(l0): point = 18
   Insn 53(l0): point = 20
   Insn 42(l0): point = 22
   Insn 52(l0): point = 24
   Insn 81(l0): point = 26
   Insn 80(l0): point = 28
   Insn 41(l0): point = 30
   Insn 51(l0): point = 32
   Insn 50(l0): point = 34
   Insn 44(l0): point = 36
   Insn 43(l0): point = 38
   Insn 40(l0): point = 40
   Insn 38(l0): point = 42
   Insn 37(l0): point = 44
   Insn 36(l0): point = 46
   Insn 35(l0): point = 48
   Insn 34(l0): point = 50
   Insn 27(l0): point = 52
   Insn 25(l0): point = 54
   Insn 22(l0): point = 57
   Insn 21(l0): point = 59
   Insn 3(l0): point = 61
   Insn 20(l0): point = 63
   Insn 83(l0): point = 65
   Insn 2(l0): point = 67
   Insn 82(l0): point = 69
 a0(r129): [8..12] [3..5]
 a1(r130): [11..67]
 a2(r144): [11..18]
 a3(r118): [15..40]
 a4(r126): [15..16]
 a5(r143): [17..20]
 a6(r120): [21..22]
 a7(r142): [21..24]
 a8(r119): [23..30]
 a9(r127): [25..26]
 a10(r140): [25..32]
 a11(r139): [29..36]
 a12(r141): [33..34]
 a13(r121): [33..38]
 a14(r131): [35..61]
 a15(r133): [53..54]
 a16(r132): [60..63]
 a17(r148): [62..65]
 a18(r147): [68..69]
Compressing live ranges: from 72 to 28 - 38%
Ranges after the compression:
 a0(r129): [0..3]
 a1(r130): [2..25]
 a2(r144): [2..7]
 a3(r118): [4..19]
 a4(r126): [4..5]
 a5(r143): [6..7]
 a6(r120): [8..9]
 a7(r142): [8..11]
 a8(r119): [10..15]
 a9(r127): [12..13]
 a10(r140): [12..15]
 a11(r139): [14..19]
 a12(r141): [16..17]
 a13(r121): [16..19]
 a14(r131): [18..23]
 a15(r133): [20..21]
 a16(r132): [22..25]
 a17(r148): [24..25]
 a18(r147): [26..27]
+++Allocating 144 bytes for conflict table (uncompressed size 152)
;; a0(r129,l0) conflicts: a2(r144,l0) a1(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r130,l0) conflicts: a0(r129,l0) a2(r144,l0) a4(r126,l0) a3(r118,l0) a5(r143,l0) a6(r120,l0) a7(r142,l0) a8(r119,l0) a9(r127,l0) a10(r140,l0) a11(r139,l0) a12(r141,l0) a13(r121,l0) a14(r131,l0) a15(r133,l0) a16(r132,l0) a17(r148,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a2(r144,l0) conflicts: a0(r129,l0) a1(r130,l0) a4(r126,l0) a3(r118,l0) a5(r143,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r118,l0) conflicts: a2(r144,l0) a1(r130,l0) a4(r126,l0) a5(r143,l0) a6(r120,l0) a7(r142,l0) a8(r119,l0) a9(r127,l0) a10(r140,l0) a11(r139,l0) a12(r141,l0) a13(r121,l0) a14(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r126,l0) conflicts: a2(r144,l0) a1(r130,l0) a3(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r143,l0) conflicts: a2(r144,l0) a1(r130,l0) a3(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r120,l0) conflicts: a1(r130,l0) a3(r118,l0) a7(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r142,l0) conflicts: a1(r130,l0) a3(r118,l0) a6(r120,l0) a8(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r119,l0) conflicts: a1(r130,l0) a3(r118,l0) a7(r142,l0) a9(r127,l0) a10(r140,l0) a11(r139,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r127,l0) conflicts: a1(r130,l0) a3(r118,l0) a8(r119,l0) a10(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r140,l0) conflicts: a1(r130,l0) a3(r118,l0) a8(r119,l0) a9(r127,l0) a11(r139,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r139,l0) conflicts: a1(r130,l0) a3(r118,l0) a8(r119,l0) a10(r140,l0) a12(r141,l0) a13(r121,l0) a14(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r141,l0) conflicts: a1(r130,l0) a3(r118,l0) a11(r139,l0) a13(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r121,l0) conflicts: a1(r130,l0) a3(r118,l0) a11(r139,l0) a12(r141,l0) a14(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r131,l0) conflicts: a1(r130,l0) a3(r118,l0) a11(r139,l0) a13(r121,l0) a15(r133,l0) a16(r132,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a15(r133,l0) conflicts: a1(r130,l0) a14(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r132,l0) conflicts: a1(r130,l0) a14(r131,l0) a17(r148,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r148,l0) conflicts: a1(r130,l0) a16(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r147,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a10(r140)<->a13(r121)@96:shuffle
  cp1:a10(r140)<->a12(r141)@96:shuffle
  cp2:a7(r142)<->a10(r140)@96:shuffle
  cp3:a7(r142)<->a9(r127)@96:shuffle
  cp4:a6(r120)<->a8(r119)@96:shuffle
  cp5:a5(r143)<->a7(r142)@96:shuffle
  cp6:a5(r143)<->a6(r120)@96:shuffle
  cp7:a4(r126)<->a5(r143)@96:shuffle
  cp8:a1(r130)<->a18(r147)@1000:move
  cp9:a14(r131)<->a17(r148)@1000:move
  pref0:a0(r129)<-hr0@2000
  pref1:a18(r147)<-hr0@2000
  pref2:a17(r148)<-hr1@2000
  regions=1, blocks=6, points=28
    allocnos=19 (big 0), copies=10, conflicts=0, ranges=19

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 5 4 3 2
    all: 0r129 1r130 2r144 3r118 4r126 5r143 6r120 7r142 8r119 9r127 10r140 11r139 12r141 13r121 14r131 15r133 16r132 17r148 18r147
    modified regnos: 118 119 120 121 126 127 129 130 131 132 133 139 140 141 142 143 144 147 148
    border:
    Pressure: GENERAL_REGS=8
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@674980
          2:( 0 2-12 14)@116000
            3:( 4-11)@230500
      Allocno a0r129 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r130 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a2r144 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r142 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r140 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r139 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r141 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r131 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a15r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r148 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a18r147 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Forming thread by copy 9:a14r131-a17r148 (freq=1000):
        Result (freq=7650): a14r131(5650) a17r148(2000)
      Forming thread by copy 0:a10r140-a13r121 (freq=96):
        Result (freq=3100): a10r140(1550) a13r121(1550)
      Forming thread by copy 2:a7r142-a10r140 (freq=96):
        Result (freq=4650): a7r142(1550) a10r140(1550) a13r121(1550)
      Forming thread by copy 4:a6r120-a8r119 (freq=96):
        Result (freq=3100): a6r120(1550) a8r119(1550)
      Forming thread by copy 5:a5r143-a7r142 (freq=96):
        Result (freq=6200): a5r143(1550) a7r142(1550) a10r140(1550) a13r121(1550)
      Forming thread by copy 7:a4r126-a5r143 (freq=96):
        Result (freq=7750): a4r126(1550) a5r143(1550) a7r142(1550) a10r140(1550) a13r121(1550)
      Pushing a15(r133,l0)(cost 0)
      Pushing a12(r141,l0)(cost 0)
      Pushing a11(r139,l0)(cost 0)
      Pushing a9(r127,l0)(cost 0)
      Pushing a0(r129,l0)(cost 0)
      Pushing a18(r147,l0)(cost 0)
      Pushing a16(r132,l0)(cost 0)
      Pushing a3(r118,l0)(cost 0)
      Pushing a2(r144,l0)(cost 0)
      Pushing a8(r119,l0)(cost 0)
      Pushing a6(r120,l0)(cost 0)
      Forming thread by copy 8:a1r130-a18r147 (freq=1000):
        Result (freq=7100): a1r130(5100) a18r147(2000)
        Making a1(r130,l0) colorable
      Pushing a1(r130,l0)(cost 58750)
      Pushing a17(r148,l0)(cost 0)
      Pushing a14(r131,l0)(cost 0)
      Pushing a13(r121,l0)(cost 0)
      Pushing a10(r140,l0)(cost 0)
      Pushing a7(r142,l0)(cost 0)
      Pushing a5(r143,l0)(cost 0)
      Pushing a4(r126,l0)(cost 0)
      Popping a4(r126,l0)  -- assign reg 3
      Popping a5(r143,l0)  -- assign reg 3
      Popping a7(r142,l0)  -- assign reg 3
      Popping a10(r140,l0)  -- assign reg 3
      Popping a13(r121,l0)  -- assign reg 3
      Popping a14(r131,l0)  -- assign reg 4
      Popping a17(r148,l0)  -- assign reg 1
      Popping a1(r130,l0)  -- assign reg 5
      Popping a6(r120,l0)  -- assign reg 2
      Popping a8(r119,l0)  -- assign reg 2
      Popping a2(r144,l0)  -- assign reg 2
      Popping a3(r118,l0)  -- assign reg 1
      Popping a16(r132,l0)  -- assign reg 3
      Popping a18(r147,l0)  -- assign reg 0
      Popping a0(r129,l0)  -- assign reg 0
      Popping a9(r127,l0)  -- assign reg 0
      Popping a11(r139,l0)  -- assign reg 0
      Popping a12(r141,l0)  -- assign reg 2
      Popping a15(r133,l0)  -- assign reg 3
Disposition:
    3:r118 l0     1    8:r119 l0     2    6:r120 l0     2   13:r121 l0     3
    4:r126 l0     3    9:r127 l0     0    0:r129 l0     0    1:r130 l0     5
   14:r131 l0     4   16:r132 l0     3   15:r133 l0     3   11:r139 l0     0
   10:r140 l0     3   12:r141 l0     2    7:r142 l0     3    5:r143 l0     3
    2:r144 l0     2   18:r147 l0     0   17:r148 l0     1
New iteration of spill/restore move
+++Costs: overall -84000, reg -84000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_ConfigEncoderIndex

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,2u} r2={3d,1u} r3={3d,1u} r7={1d,5u} r12={2d} r13={1d,6u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,5u} r103={1d,4u} r104={1d} r105={1d} r106={1d} r118={1d,2u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r126={1d,1u} r127={1d,1u} r129={2d,1u} r130={1d,5u,1e} r131={1d,6u} r132={1d,1u} r133={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,2u} r147={1d,1u} r148={1d,1u} 
;;    total ref usage 194{133d,60u,1e} in 51{50 regular + 1 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
(note 9 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 9 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 4 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3240:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3241:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3242:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3243:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3244:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3245:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3246:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 -1
     (nil))
(debug_insn 19 18 82 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 -1
     (nil))
(insn 82 19 2 2 (set (reg:SI 147)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3238:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 82 83 2 (set (reg/v/f:SI 130 [ htim ])
        (reg:SI 147)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3238:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 147)
        (nil)))
(insn 83 2 20 2 (set (reg:SI 148)
        (reg:SI 1 r1 [ sEncoderIndexConfig ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3238:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ sEncoderIndexConfig ])
        (nil)))
(insn 20 83 3 2 (set (reg:SI 132 [ htim_20(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 130 [ htim ])
                    (const_int 60 [0x3c])) [0 htim_20(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 3 20 21 2 (set (reg/v/f:SI 131 [ sEncoderIndexConfig ])
        (reg:SI 148)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3238:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(insn 21 3 22 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 132 [ htim_20(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 132 [ htim_20(D)->Lock ])
        (nil)))
(jump_insn 22 21 23 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 75)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 241377164 (nil)))
 -> 75)
(note 23 22 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 30 23 31 3 NOTE_INSN_DELETED)
(note 31 30 32 3 NOTE_INSN_DELETED)
(note 32 31 33 3 NOTE_INSN_DELETED)
(note 33 32 24 3 NOTE_INSN_DELETED)
(debug_insn 24 33 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 -1
     (nil))
(insn 25 24 27 3 (set (reg:SI 133)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 27 25 28 3 (set (mem:QI (plus:SI (reg/v/f:SI 130 [ htim ])
                (const_int 60 [0x3c])) [0 htim_20(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 133) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
(debug_insn 28 27 29 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 -1
     (nil))
(debug_insn 29 28 34 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3252:3 -1
     (nil))
(insn 34 29 35 3 (set (reg:SI 3 r3)
        (mem:SI (plus:SI (reg/v/f:SI 131 [ sEncoderIndexConfig ])
                (const_int 8 [0x8])) [1 sEncoderIndexConfig_22(D)->Filter+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3252:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 3 (set (reg:SI 2 r2)
        (mem:SI (reg/v/f:SI 131 [ sEncoderIndexConfig ]) [1 sEncoderIndexConfig_22(D)->Polarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3252:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 37 3 (set (reg:SI 1 r1)
        (mem:SI (plus:SI (reg/v/f:SI 131 [ sEncoderIndexConfig ])
                (const_int 4 [0x4])) [1 sEncoderIndexConfig_22(D)->Prescaler+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3252:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 36 38 3 (set (reg:SI 0 r0)
        (mem/f:SI (reg/v/f:SI 130 [ htim ]) [3 htim_20(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3252:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 38 37 39 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_ETR_SetConfig") [flags 0x41]  <function_decl 0000000006bc6d00 TIM_ETR_SetConfig>) [0 TIM_ETR_SetConfig S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3252:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_ETR_SetConfig") [flags 0x41]  <function_decl 0000000006bc6d00 TIM_ETR_SetConfig>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 39 38 40 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 -1
     (nil))
(insn 40 39 43 3 (set (reg/f:SI 118 [ _6 ])
        (mem/f:SI (reg/v/f:SI 130 [ htim ]) [3 htim_20(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 130 [ htim ]) [3 htim_20(D)->Instance+0 S4 A32])
        (nil)))
(insn 43 40 44 3 (set (reg:SI 121 [ _9 ])
        (mem:SI (plus:SI (reg/v/f:SI 131 [ sEncoderIndexConfig ])
                (const_int 20 [0x14])) [1 sEncoderIndexConfig_22(D)->Direction+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 43 50 3 (set (reg:SI 139 [ sEncoderIndexConfig_22(D)->FirstIndexEnable ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 131 [ sEncoderIndexConfig ])
                    (const_int 12 [0xc])) [0 sEncoderIndexConfig_22(D)->FirstIndexEnable+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 50 44 51 3 (set (reg:SI 141 [ sEncoderIndexConfig_22(D)->Position ])
        (mem:SI (plus:SI (reg/v/f:SI 131 [ sEncoderIndexConfig ])
                (const_int 16 [0x10])) [1 sEncoderIndexConfig_22(D)->Position+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 131 [ sEncoderIndexConfig ])
        (nil)))
(insn 51 50 41 3 (set (reg:SI 140)
        (ior:SI (reg:SI 121 [ _9 ])
            (reg:SI 141 [ sEncoderIndexConfig_22(D)->Position ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ sEncoderIndexConfig_22(D)->Position ])
        (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
            (nil))))
(insn 41 51 80 3 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 88 [0x58])) [1 _6->ECR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 41 81 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139 [ sEncoderIndexConfig_22(D)->FirstIndexEnable ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ sEncoderIndexConfig_22(D)->FirstIndexEnable ])
        (nil)))
(insn 81 80 52 3 (set (reg:SI 127 [ iftmp.73_17 ])
        (if_then_else:SI (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 32 [0x20])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 52 81 42 3 (set (reg:SI 142)
        (ior:SI (reg:SI 140)
            (reg:SI 127 [ iftmp.73_17 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 140)
        (expr_list:REG_DEAD (reg:SI 127 [ iftmp.73_17 ])
            (nil))))
(insn 42 52 53 3 (set (reg:SI 120 [ _8 ])
        (and:SI (reg:SI 119 [ _7 ])
            (const_int -231 [0xffffffffffffff19]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 53 42 58 3 (set (reg:SI 143)
        (ior:SI (reg:SI 142)
            (reg:SI 120 [ _8 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
            (nil))))
(insn 58 53 54 3 (set (reg:SI 144)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3265:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 54 58 55 3 (set (reg:SI 126 [ _15 ])
        (ior:SI (reg:SI 143)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(insn 55 54 56 3 (set (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 88 [0x58])) [1 _6->ECR+0 S4 A32])
        (reg:SI 126 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _15 ])
        (expr_list:REG_DEAD (reg/f:SI 118 [ _6 ])
            (nil))))
(debug_insn 56 55 57 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3265:3 -1
     (nil))
(debug_insn 57 56 7 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3265:3 -1
     (nil))
(insn 7 57 60 3 (set (reg:SI 129 [ <retval> ])
        (reg:SI 144)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3267:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 60 7 61 3 (set (mem:QI (plus:SI (reg/v/f:SI 130 [ htim ])
                (const_int 60 [0x3c])) [0 htim_20(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 144) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3265:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_DEAD (reg/v/f:SI 130 [ htim ])
            (nil))))
(debug_insn 61 60 62 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3265:3 -1
     (nil))
(debug_insn 62 61 84 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3267:3 -1
     (nil))
(jump_insn 84 62 85 3 (set (pc)
        (label_ref 63)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3267:10 284 {*arm_jump}
     (nil)
 -> 63)
(barrier 85 84 75)
(code_label 75 85 74 4 664 (nil) [1 uses])
(note 74 75 8 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 8 74 63 4 (set (reg:SI 129 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))
(code_label 63 8 64 5 662 (nil) [1 uses])
(note 64 63 69 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 69 64 70 5 (set (reg/i:SI 0 r0)
        (reg:SI 129 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3268:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129 [ <retval> ])
        (nil)))
(insn 70 69 86 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3268:1 -1
     (nil))
(note 86 70 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_EnableEncoderIndex (HAL_TIMEx_EnableEncoderIndex, funcdef_no=379, decl_uid=9585, cgraph_uid=383, symbol_order=382)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 119: local to bb 2 def dominates all uses has unique first use
Reg 113 uninteresting
Reg 114 uninteresting
Reg 115 uninteresting
Found def insn 20 for 119 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a3(r119,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 18(l0): point = 0
   Insn 11(l0): point = 2
   Insn 10(l0): point = 4
   Insn 9(l0): point = 6
   Insn 8(l0): point = 8
   Insn 17(l0): point = 10
   Insn 20(l0): point = 12
 a0(r113): [3..8]
 a1(r115): [3..4]
 a2(r114): [5..6]
 a3(r119): [9..12]
Compressing live ranges: from 15 to 6 - 40%
Ranges after the compression:
 a0(r113): [0..3]
 a1(r115): [0..1]
 a2(r114): [2..3]
 a3(r119): [4..5]
+++Allocating 24 bytes for conflict table (uncompressed size 32)
;; a0(r113,l0) conflicts: a1(r115,l0) a2(r114,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r115,l0) conflicts: a0(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r114,l0) conflicts: a0(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a3(r119,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r115)<->a2(r114)@125:shuffle
  pref0:a3(r119)<-hr0@2000
  regions=1, blocks=3, points=6
    allocnos=4 (big 0), copies=1, conflicts=0, ranges=4

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r113 1r115 2r114 3r119
    modified regnos: 113 114 115 119
    border:
    Pressure: GENERAL_REGS=3
 Removing pref0:hr0@2000
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 1-12 14)@256000
      Allocno a0r113 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r115 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a2r114 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a3r119 of ALL_REGS(46) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15 48-106)
      Forming thread by copy 0:a1r115-a2r114 (freq=125):
        Result (freq=4000): a1r115(2000) a2r114(2000)
      Pushing a3(r119,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Pushing a2(r114,l0)(cost 0)
      Pushing a1(r115,l0)(cost 0)
      Popping a1(r115,l0)  -- assign reg 3
      Popping a2(r114,l0)  -- assign reg 3
      Popping a0(r113,l0)  -- assign reg 2
      Popping a3(r119,l0)  -- assign reg 3
Disposition:
    0:r113 l0     2    2:r114 l0     3    1:r115 l0     3    3:r119 l0     3
New iteration of spill/restore move
+++Costs: overall 2000, reg 2000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_EnableEncoderIndex

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r119={1d,1u} 
;;    total ref usage 45{30d,15u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3278:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3280:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3276:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3282:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg:SI 119) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3280:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 88 [0x58])) [1 _1->ECR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3280:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3280:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 88 [0x58])) [1 _1->ECR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3280:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3281:3 -1
     (nil))
(insn 18 12 21 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3282:1 -1
     (nil))
(note 21 18 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_DisableEncoderIndex (HAL_TIMEx_DisableEncoderIndex, funcdef_no=380, decl_uid=9587, cgraph_uid=384, symbol_order=383)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 119: local to bb 2 def dominates all uses has unique first use
Reg 113 uninteresting
Reg 114 uninteresting
Reg 115 uninteresting
Found def insn 20 for 119 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a3(r119,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 18(l0): point = 0
   Insn 11(l0): point = 2
   Insn 10(l0): point = 4
   Insn 9(l0): point = 6
   Insn 8(l0): point = 8
   Insn 17(l0): point = 10
   Insn 20(l0): point = 12
 a0(r113): [3..8]
 a1(r115): [3..4]
 a2(r114): [5..6]
 a3(r119): [9..12]
Compressing live ranges: from 15 to 6 - 40%
Ranges after the compression:
 a0(r113): [0..3]
 a1(r115): [0..1]
 a2(r114): [2..3]
 a3(r119): [4..5]
+++Allocating 24 bytes for conflict table (uncompressed size 32)
;; a0(r113,l0) conflicts: a1(r115,l0) a2(r114,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r115,l0) conflicts: a0(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r114,l0) conflicts: a0(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a3(r119,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r115)<->a2(r114)@125:shuffle
  pref0:a3(r119)<-hr0@2000
  regions=1, blocks=3, points=6
    allocnos=4 (big 0), copies=1, conflicts=0, ranges=4

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r113 1r115 2r114 3r119
    modified regnos: 113 114 115 119
    border:
    Pressure: GENERAL_REGS=3
 Removing pref0:hr0@2000
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 1-12 14)@256000
      Allocno a0r113 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r115 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a2r114 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a3r119 of ALL_REGS(46) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15 48-106)
      Forming thread by copy 0:a1r115-a2r114 (freq=125):
        Result (freq=4000): a1r115(2000) a2r114(2000)
      Pushing a3(r119,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Pushing a2(r114,l0)(cost 0)
      Pushing a1(r115,l0)(cost 0)
      Popping a1(r115,l0)  -- assign reg 3
      Popping a2(r114,l0)  -- assign reg 3
      Popping a0(r113,l0)  -- assign reg 2
      Popping a3(r119,l0)  -- assign reg 3
Disposition:
    0:r113 l0     2    2:r114 l0     3    1:r115 l0     3    3:r119 l0     3
New iteration of spill/restore move
+++Costs: overall 2000, reg 2000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_DisableEncoderIndex

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r119={1d,1u} 
;;    total ref usage 45{30d,15u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3292:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3294:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3290:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3296:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg:SI 119) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3294:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 88 [0x58])) [1 _1->ECR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3294:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3294:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 88 [0x58])) [1 _1->ECR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3294:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3295:3 -1
     (nil))
(insn 18 12 21 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3296:1 -1
     (nil))
(note 21 18 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_EnableEncoderFirstIndex (HAL_TIMEx_EnableEncoderFirstIndex, funcdef_no=381, decl_uid=9589, cgraph_uid=385, symbol_order=384)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 119: local to bb 2 def dominates all uses has unique first use
Reg 113 uninteresting
Reg 114 uninteresting
Reg 115 uninteresting
Found def insn 20 for 119 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a3(r119,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 18(l0): point = 0
   Insn 11(l0): point = 2
   Insn 10(l0): point = 4
   Insn 9(l0): point = 6
   Insn 8(l0): point = 8
   Insn 17(l0): point = 10
   Insn 20(l0): point = 12
 a0(r113): [3..8]
 a1(r115): [3..4]
 a2(r114): [5..6]
 a3(r119): [9..12]
Compressing live ranges: from 15 to 6 - 40%
Ranges after the compression:
 a0(r113): [0..3]
 a1(r115): [0..1]
 a2(r114): [2..3]
 a3(r119): [4..5]
+++Allocating 24 bytes for conflict table (uncompressed size 32)
;; a0(r113,l0) conflicts: a1(r115,l0) a2(r114,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r115,l0) conflicts: a0(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r114,l0) conflicts: a0(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a3(r119,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r115)<->a2(r114)@125:shuffle
  pref0:a3(r119)<-hr0@2000
  regions=1, blocks=3, points=6
    allocnos=4 (big 0), copies=1, conflicts=0, ranges=4

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r113 1r115 2r114 3r119
    modified regnos: 113 114 115 119
    border:
    Pressure: GENERAL_REGS=3
 Removing pref0:hr0@2000
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 1-12 14)@256000
      Allocno a0r113 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r115 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a2r114 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a3r119 of ALL_REGS(46) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15 48-106)
      Forming thread by copy 0:a1r115-a2r114 (freq=125):
        Result (freq=4000): a1r115(2000) a2r114(2000)
      Pushing a3(r119,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Pushing a2(r114,l0)(cost 0)
      Pushing a1(r115,l0)(cost 0)
      Popping a1(r115,l0)  -- assign reg 3
      Popping a2(r114,l0)  -- assign reg 3
      Popping a0(r113,l0)  -- assign reg 2
      Popping a3(r119,l0)  -- assign reg 3
Disposition:
    0:r113 l0     2    2:r114 l0     3    1:r115 l0     3    3:r119 l0     3
New iteration of spill/restore move
+++Costs: overall 2000, reg 2000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_EnableEncoderFirstIndex

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r119={1d,1u} 
;;    total ref usage 45{30d,15u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3306:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3308:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3304:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3310:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg:SI 119) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3308:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 88 [0x58])) [1 _1->ECR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3308:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3308:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 88 [0x58])) [1 _1->ECR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3308:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3309:3 -1
     (nil))
(insn 18 12 21 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3310:1 -1
     (nil))
(note 21 18 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_DisableEncoderFirstIndex (HAL_TIMEx_DisableEncoderFirstIndex, funcdef_no=382, decl_uid=9591, cgraph_uid=386, symbol_order=385)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 119: local to bb 2 def dominates all uses has unique first use
Reg 113 uninteresting
Reg 114 uninteresting
Reg 115 uninteresting
Found def insn 20 for 119 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a3(r119,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 18(l0): point = 0
   Insn 11(l0): point = 2
   Insn 10(l0): point = 4
   Insn 9(l0): point = 6
   Insn 8(l0): point = 8
   Insn 17(l0): point = 10
   Insn 20(l0): point = 12
 a0(r113): [3..8]
 a1(r115): [3..4]
 a2(r114): [5..6]
 a3(r119): [9..12]
Compressing live ranges: from 15 to 6 - 40%
Ranges after the compression:
 a0(r113): [0..3]
 a1(r115): [0..1]
 a2(r114): [2..3]
 a3(r119): [4..5]
+++Allocating 24 bytes for conflict table (uncompressed size 32)
;; a0(r113,l0) conflicts: a1(r115,l0) a2(r114,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r115,l0) conflicts: a0(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r114,l0) conflicts: a0(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a3(r119,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r115)<->a2(r114)@125:shuffle
  pref0:a3(r119)<-hr0@2000
  regions=1, blocks=3, points=6
    allocnos=4 (big 0), copies=1, conflicts=0, ranges=4

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r113 1r115 2r114 3r119
    modified regnos: 113 114 115 119
    border:
    Pressure: GENERAL_REGS=3
 Removing pref0:hr0@2000
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 1-12 14)@256000
      Allocno a0r113 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r115 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a2r114 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a3r119 of ALL_REGS(46) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15 48-106)
      Forming thread by copy 0:a1r115-a2r114 (freq=125):
        Result (freq=4000): a1r115(2000) a2r114(2000)
      Pushing a3(r119,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Pushing a2(r114,l0)(cost 0)
      Pushing a1(r115,l0)(cost 0)
      Popping a1(r115,l0)  -- assign reg 3
      Popping a2(r114,l0)  -- assign reg 3
      Popping a0(r113,l0)  -- assign reg 2
      Popping a3(r119,l0)  -- assign reg 3
Disposition:
    0:r113 l0     2    2:r114 l0     3    1:r115 l0     3    3:r119 l0     3
New iteration of spill/restore move
+++Costs: overall 2000, reg 2000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_DisableEncoderFirstIndex

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r119={1d,1u} 
;;    total ref usage 45{30d,15u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3320:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3322:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3318:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3324:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg:SI 119) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3322:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 88 [0x58])) [1 _1->ECR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3322:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -33 [0xffffffffffffffdf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3322:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 88 [0x58])) [1 _1->ECR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3322:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3323:3 -1
     (nil))
(insn 18 12 21 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3324:1 -1
     (nil))
(note 21 18 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_CommutCallback (HAL_TIMEx_CommutCallback, funcdef_no=401, decl_uid=9593, cgraph_uid=387, symbol_order=386)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs



Compressing live ranges: from 1 to 0 - 0%
Ranges after the compression:
+++Allocating 0 bytes for conflict table (uncompressed size 0)

  regions=1, blocks=3, points=0
    allocnos=0 (big 0), copies=0, conflicts=0, ranges=0

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all:
    modified regnos:
    border:
    Pressure:
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
Disposition:
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_CommutCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 11 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(note 11 8 0 NOTE_INSN_DELETED)

;; Function TIMEx_DMACommutationCplt (TIMEx_DMACommutationCplt, funcdef_no=393, decl_uid=9614, cgraph_uid=397, symbol_order=396)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 117: local to bb 2 def dominates all uses has unique first use
Reg 115: local to bb 2 def dominates all uses has unique first use
Reg 113 uninteresting
Ignoring reg 115 with equiv init insn
Found def insn 18 for 117 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 10 (nil))

Pass 1 for finding pseudo/allocno costs

    r117: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r113,l0) costs: LO_REGS:2000,2000 HI_REGS:6000,6000 CALLER_SAVE_REGS:6000,6000 EVEN_REG:6000,6000 GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:60000,60000 VFP_LO_REGS:60000,60000 ALL_REGS:45000,45000 MEM:40000,40000
  a1(r115,l0) costs: GENERAL_REGS:0,0 MEM:20000,20000
  a2(r117,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 15(l0): point = 0
   Insn 14(l0): point = 2
   Insn 12(l0): point = 4
   Insn 7(l0): point = 6
   Insn 10(l0): point = 8
   Insn 18(l0): point = 10
 a0(r113): [3..6]
 a1(r115): [5..8]
 a2(r117): [7..10]
Compressing live ranges: from 13 to 4 - 30%
Ranges after the compression:
 a0(r113): [0..1]
 a1(r115): [0..3]
 a2(r117): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r113,l0) conflicts: a1(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r115,l0) conflicts: a0(r113,l0) a2(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r117,l0) conflicts: a1(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  pref0:a2(r117)<-hr0@2000
  pref1:a0(r113)<-hr0@2000
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=0, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r113 1r115 2r117
    modified regnos: 113 115 117
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@240000
      Allocno a0r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r117 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Pushing a2(r117,l0)(cost 0)
      Pushing a1(r115,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Popping a0(r113,l0)  -- assign reg 0
      Popping a1(r115,l0)  -- assign reg 3
      Popping a2(r117,l0)  -- assign reg 0
Disposition:
    0:r113 l0     0    1:r115 l0     3    2:r117 l0     0
New iteration of spill/restore move
+++Costs: overall -30000, reg -30000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


TIMEx_DMACommutationCplt

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} r113={1d,3u} r115={1d,1u} r117={1d,1u} 
;;    total ref usage 125{110d,15u,0e} in 10{9 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3536:3 -1
     (nil))
(insn 18 6 10 2 (set (reg:SI 117)
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3535:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(insn 10 18 7 2 (set (reg:SI 115)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3539:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 7 10 8 2 (set (reg/v/f:SI 113 [ htim ])
        (mem/f:SI (plus:SI (reg:SI 117)
                (const_int 40 [0x28])) [9 hdma_2(D)->Parent+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3536:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117)
        (nil)))
(debug_insn 8 7 9 2 (var_location:SI htim (reg/v/f:SI 113 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3536:22 -1
     (nil))
(debug_insn 9 8 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3539:3 -1
     (nil))
(insn 12 9 13 2 (set (mem/v:QI (plus:SI (reg/v/f:SI 113 [ htim ])
                (const_int 61 [0x3d])) [0 htim_3->State+0 S1 A8])
        (subreg:QI (reg:SI 115) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3539:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 115)
        (nil)))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3544:3 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 0 r0)
        (reg/v/f:SI 113 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3544:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 113 [ htim ])
        (nil)))
(call_insn 15 14 19 2 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_TIMEx_CommutCallback") [flags 0x3]  <function_decl 0000000006bfef00 HAL_TIMEx_CommutCallback>) [0 HAL_TIMEx_CommutCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3544:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_TIMEx_CommutCallback") [flags 0x3]  <function_decl 0000000006bfef00 HAL_TIMEx_CommutCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(note 19 15 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_CommutHalfCpltCallback (HAL_TIMEx_CommutHalfCpltCallback, funcdef_no=403, decl_uid=9595, cgraph_uid=388, symbol_order=387)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs



Compressing live ranges: from 1 to 0 - 0%
Ranges after the compression:
+++Allocating 0 bytes for conflict table (uncompressed size 0)

  regions=1, blocks=3, points=0
    allocnos=0 (big 0), copies=0, conflicts=0, ranges=0

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all:
    modified regnos:
    border:
    Pressure:
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
Disposition:
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_CommutHalfCpltCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 11 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(note 11 8 0 NOTE_INSN_DELETED)

;; Function TIMEx_DMACommutationHalfCplt (TIMEx_DMACommutationHalfCplt, funcdef_no=394, decl_uid=9616, cgraph_uid=398, symbol_order=397)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 117: local to bb 2 def dominates all uses has unique first use
Reg 115: local to bb 2 def dominates all uses has unique first use
Reg 113 uninteresting
Ignoring reg 115 with equiv init insn
Found def insn 18 for 117 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 10 (nil))

Pass 1 for finding pseudo/allocno costs

    r117: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r113,l0) costs: LO_REGS:2000,2000 HI_REGS:6000,6000 CALLER_SAVE_REGS:6000,6000 EVEN_REG:6000,6000 GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:60000,60000 VFP_LO_REGS:60000,60000 ALL_REGS:45000,45000 MEM:40000,40000
  a1(r115,l0) costs: GENERAL_REGS:0,0 MEM:20000,20000
  a2(r117,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 15(l0): point = 0
   Insn 14(l0): point = 2
   Insn 12(l0): point = 4
   Insn 7(l0): point = 6
   Insn 10(l0): point = 8
   Insn 18(l0): point = 10
 a0(r113): [3..6]
 a1(r115): [5..8]
 a2(r117): [7..10]
Compressing live ranges: from 13 to 4 - 30%
Ranges after the compression:
 a0(r113): [0..1]
 a1(r115): [0..3]
 a2(r117): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r113,l0) conflicts: a1(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r115,l0) conflicts: a0(r113,l0) a2(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r117,l0) conflicts: a1(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  pref0:a2(r117)<-hr0@2000
  pref1:a0(r113)<-hr0@2000
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=0, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r113 1r115 2r117
    modified regnos: 113 115 117
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@240000
      Allocno a0r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r117 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Pushing a2(r117,l0)(cost 0)
      Pushing a1(r115,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Popping a0(r113,l0)  -- assign reg 0
      Popping a1(r115,l0)  -- assign reg 3
      Popping a2(r117,l0)  -- assign reg 0
Disposition:
    0:r113 l0     0    1:r115 l0     3    2:r117 l0     0
New iteration of spill/restore move
+++Costs: overall -30000, reg -30000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


TIMEx_DMACommutationHalfCplt

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} r113={1d,3u} r115={1d,1u} r117={1d,1u} 
;;    total ref usage 125{110d,15u,0e} in 10{9 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3555:3 -1
     (nil))
(insn 18 6 10 2 (set (reg:SI 117)
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3554:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(insn 10 18 7 2 (set (reg:SI 115)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3558:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 7 10 8 2 (set (reg/v/f:SI 113 [ htim ])
        (mem/f:SI (plus:SI (reg:SI 117)
                (const_int 40 [0x28])) [9 hdma_2(D)->Parent+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3555:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117)
        (nil)))
(debug_insn 8 7 9 2 (var_location:SI htim (reg/v/f:SI 113 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3555:22 -1
     (nil))
(debug_insn 9 8 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3558:3 -1
     (nil))
(insn 12 9 13 2 (set (mem/v:QI (plus:SI (reg/v/f:SI 113 [ htim ])
                (const_int 61 [0x3d])) [0 htim_3->State+0 S1 A8])
        (subreg:QI (reg:SI 115) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3558:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 115)
        (nil)))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3563:3 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 0 r0)
        (reg/v/f:SI 113 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3563:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 113 [ htim ])
        (nil)))
(call_insn 15 14 19 2 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_TIMEx_CommutHalfCpltCallback") [flags 0x3]  <function_decl 0000000006c01000 HAL_TIMEx_CommutHalfCpltCallback>) [0 HAL_TIMEx_CommutHalfCpltCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3563:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_TIMEx_CommutHalfCpltCallback") [flags 0x3]  <function_decl 0000000006c01000 HAL_TIMEx_CommutHalfCpltCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(note 19 15 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_BreakCallback (HAL_TIMEx_BreakCallback, funcdef_no=405, decl_uid=9597, cgraph_uid=389, symbol_order=388)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs



Compressing live ranges: from 1 to 0 - 0%
Ranges after the compression:
+++Allocating 0 bytes for conflict table (uncompressed size 0)

  regions=1, blocks=3, points=0
    allocnos=0 (big 0), copies=0, conflicts=0, ranges=0

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all:
    modified regnos:
    border:
    Pressure:
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
Disposition:
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_BreakCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 11 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(note 11 8 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_Break2Callback (HAL_TIMEx_Break2Callback, funcdef_no=407, decl_uid=9599, cgraph_uid=390, symbol_order=389)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs



Compressing live ranges: from 1 to 0 - 0%
Ranges after the compression:
+++Allocating 0 bytes for conflict table (uncompressed size 0)

  regions=1, blocks=3, points=0
    allocnos=0 (big 0), copies=0, conflicts=0, ranges=0

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all:
    modified regnos:
    border:
    Pressure:
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
Disposition:
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_Break2Callback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 11 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(note 11 8 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_EncoderIndexCallback (HAL_TIMEx_EncoderIndexCallback, funcdef_no=409, decl_uid=9601, cgraph_uid=391, symbol_order=390)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs



Compressing live ranges: from 1 to 0 - 0%
Ranges after the compression:
+++Allocating 0 bytes for conflict table (uncompressed size 0)

  regions=1, blocks=3, points=0
    allocnos=0 (big 0), copies=0, conflicts=0, ranges=0

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all:
    modified regnos:
    border:
    Pressure:
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
Disposition:
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_EncoderIndexCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 11 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(note 11 8 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_DirectionChangeCallback (HAL_TIMEx_DirectionChangeCallback, funcdef_no=411, decl_uid=9603, cgraph_uid=392, symbol_order=391)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs



Compressing live ranges: from 1 to 0 - 0%
Ranges after the compression:
+++Allocating 0 bytes for conflict table (uncompressed size 0)

  regions=1, blocks=3, points=0
    allocnos=0 (big 0), copies=0, conflicts=0, ranges=0

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all:
    modified regnos:
    border:
    Pressure:
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
Disposition:
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_DirectionChangeCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 11 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(note 11 8 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_IndexErrorCallback (HAL_TIMEx_IndexErrorCallback, funcdef_no=413, decl_uid=9605, cgraph_uid=393, symbol_order=392)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs



Compressing live ranges: from 1 to 0 - 0%
Ranges after the compression:
+++Allocating 0 bytes for conflict table (uncompressed size 0)

  regions=1, blocks=3, points=0
    allocnos=0 (big 0), copies=0, conflicts=0, ranges=0

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all:
    modified regnos:
    border:
    Pressure:
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
Disposition:
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_IndexErrorCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 11 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(note 11 8 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_TransitionErrorCallback (HAL_TIMEx_TransitionErrorCallback, funcdef_no=415, decl_uid=9607, cgraph_uid=394, symbol_order=393)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs



Compressing live ranges: from 1 to 0 - 0%
Ranges after the compression:
+++Allocating 0 bytes for conflict table (uncompressed size 0)

  regions=1, blocks=3, points=0
    allocnos=0 (big 0), copies=0, conflicts=0, ranges=0

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all:
    modified regnos:
    border:
    Pressure:
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
Disposition:
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_TransitionErrorCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 11 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(note 11 8 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_HallSensor_GetState (HAL_TIMEx_HallSensor_GetState, funcdef_no=391, decl_uid=9609, cgraph_uid=395, symbol_order=394)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 119 uninteresting
Reg 114 uninteresting
Reg 117 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r117: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r117,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a1(r114,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r119,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 16(l0): point = 0
   Insn 15(l0): point = 2
   Insn 8(l0): point = 4
   Insn 2(l0): point = 6
   Insn 18(l0): point = 8
 a0(r117): [3..4]
 a1(r114): [5..6]
 a2(r119): [7..8]
Compressing live ranges: from 11 to 6 - 54%
Ranges after the compression:
 a0(r117): [0..1]
 a1(r114): [2..3]
 a2(r119): [4..5]
+++Allocating 0 bytes for conflict table (uncompressed size 24)
;; a0(r117,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r119,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r119)@1000:move
  pref0:a2(r119)<-hr0@2000
  pref1:a0(r117)<-hr0@2000
  regions=1, blocks=3, points=6
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r117 1r114 2r119
    modified regnos: 114 117 119
    border:
    Pressure: GENERAL_REGS=1
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@272000
      Allocno a0r117 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r119 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a1r114-a2r119 (freq=1000):
        Result (freq=4000): a1r114(2000) a2r119(2000)
      Pushing a0(r117,l0)(cost 0)
      Pushing a2(r119,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 0
      Popping a2(r119,l0)  -- assign reg 0
      Popping a0(r117,l0)  -- assign reg 0
Disposition:
    1:r114 l0     0    0:r117 l0     0    2:r119 l0     0
New iteration of spill/restore move
+++Costs: overall -56000, reg -56000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_HallSensor_GetState

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r114={1d,1u} r117={1d,1u} r119={1d,1u} 
;;    total ref usage 42{29d,13u,0e} in 6{6 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 10 2 NOTE_INSN_FUNCTION_BEG)
(note 10 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 10 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3491:3 -1
     (nil))
(insn 18 6 2 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3490:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 18 8 2 (set (reg/v/f:SI 114 [ htim ])
        (reg:SI 119)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3490:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 8 2 15 2 (set (reg:SI 117 [ htim_2(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 114 [ htim ])
                    (const_int 61 [0x3d])) [0 htim_2(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3491:14 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 114 [ htim ])
        (nil)))
(insn 15 8 16 2 (set (reg/i:SI 0 r0)
        (reg:SI 117 [ htim_2(D)->State ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3492:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ htim_2(D)->State ])
        (nil)))
(insn 16 15 19 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3492:1 -1
     (nil))
(note 19 16 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_GetChannelNState (HAL_TIMEx_GetChannelNState, funcdef_no=392, decl_uid=9612, cgraph_uid=396, symbol_order=395)

Starting decreasing number of live ranges...
rescanning insn with uid = 11.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 10 n_edges 12 count 10 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9
;; 2 succs { 3 4 }
;; 3 succs { 9 }
;; 4 succs { 5 6 }
;; 5 succs { 9 }
;; 6 succs { 7 8 }
;; 7 succs { 9 }
;; 8 succs { 9 }
;; 9 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 129: local to bb 2 def dominates all uses has unique first use
Reg 130: local to bb 2 def dominates all uses has unique first use
Reg 114 uninteresting (no unique first use)
Reg 115 uninteresting
Reg 118 uninteresting
Reg 121 uninteresting
Reg 124 uninteresting
Reg 127 uninteresting
Found def insn 58 for 129 to be not moveable
Found def insn 59 for 130 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9
;; 2 succs { 3 4 }
;; 3 succs { 9 }
;; 4 succs { 5 6 }
;; 5 succs { 9 }
;; 6 succs { 7 8 }
;; 7 succs { 9 }
;; 8 succs { 9 }
;; 9 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r130: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    a7 (r130,l0) best GENERAL_REGS, allocno ALL_REGS
    r129: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS

  a0(r113,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:44985,44985 VFP_LO_REGS:44985,44985 ALL_REGS:29985,29985 MEM:29990,29990
  a1(r127,l0) costs: GENERAL_REGS:0,0 MEM:4340,4340
  a2(r114,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:29985,29985 VFP_LO_REGS:29985,29985 ALL_REGS:29985,29985 MEM:19990,19990
  a3(r124,l0) costs: GENERAL_REGS:0,0 MEM:2240,2240
  a4(r115,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:42450,42450 VFP_LO_REGS:42450,42450 ALL_REGS:42450,42450 MEM:28300,28300
  a5(r121,l0) costs: GENERAL_REGS:0,0 MEM:3400,3400
  a6(r118,l0) costs: GENERAL_REGS:0,0 MEM:10000,10000
  a7(r130,l0) costs: LO_REGS:2000,2000 HI_REGS:4000,4000 CALLER_SAVE_REGS:4000,4000 EVEN_REG:4000,4000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a8(r129,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 56(l0): point = 0
   Insn 55(l0): point = 2
   Insn 46(l0): point = 5
   Insn 44(l0): point = 7
   Insn 64(l0): point = 10
   Insn 38(l0): point = 12
   Insn 36(l0): point = 14
   Insn 33(l0): point = 17
   Insn 32(l0): point = 19
   Insn 62(l0): point = 22
   Insn 27(l0): point = 24
   Insn 25(l0): point = 26
   Insn 22(l0): point = 29
   Insn 21(l0): point = 31
   Insn 60(l0): point = 34
   Insn 16(l0): point = 36
   Insn 14(l0): point = 38
   Insn 11(l0): point = 41
   Insn 10(l0): point = 43
   Insn 2(l0): point = 45
   Insn 59(l0): point = 47
   Insn 58(l0): point = 49
 a0(r113): [34..36] [22..24] [10..12] [3..5]
 a1(r127): [6..7]
 a2(r114): [39..45] [27..33] [15..21] [8..9]
 a3(r124): [13..14]
 a4(r115): [41..43] [29..33] [20..21]
 a5(r121): [25..26]
 a6(r118): [37..38]
 a7(r130): [44..47]
 a8(r129): [46..49]
Compressing live ranges: from 52 to 28 - 53%
Ranges after the compression:
 a0(r113): [18..19] [12..13] [6..7] [0..1]
 a1(r127): [2..3]
 a2(r114): [22..25] [16..17] [10..11] [4..5]
 a3(r124): [8..9]
 a4(r115): [22..23] [16..17] [10..11]
 a5(r121): [14..15]
 a6(r118): [20..21]
 a7(r130): [24..27]
 a8(r129): [26..27]
+++Allocating 72 bytes for conflict table (uncompressed size 72)
;; a0(r113,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r127,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r114,l0) conflicts: a4(r115,l0) a7(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r124,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r115,l0) conflicts: a2(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r121,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r118,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r130,l0) conflicts: a2(r114,l0) a8(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r129,l0) conflicts: a7(r130,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1


  cp0:a0(r113)<->a1(r127)@27:shuffle
  cp1:a0(r113)<->a3(r124)@14:shuffle
  cp2:a0(r113)<->a5(r121)@21:shuffle
  cp3:a0(r113)<->a6(r118)@62:shuffle
  cp4:a2(r114)<->a8(r129)@1000:move
  cp5:a4(r115)<->a7(r130)@1000:move
  pref0:a0(r113)<-hr0@2000
  pref1:a8(r129)<-hr0@2000
  pref2:a7(r130)<-hr1@2000
  regions=1, blocks=10, points=28
    allocnos=9 (big 0), copies=6, conflicts=0, ranges=17

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 9 8 7 6 5 4 3 2
    all: 0r113 1r127 2r114 3r124 4r115 5r121 6r118 7r130 8r129
    modified regnos: 113 114 115 118 121 124 127 129 130
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@364520
          2:( 0 2-12 14)@116000
      Allocno a0r113 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r130 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a8r129 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Forming thread by copy 4:a2r114-a8r129 (freq=1000):
        Result (freq=3999): a2r114(1999) a8r129(2000)
      Forming thread by copy 5:a4r115-a7r130 (freq=1000):
        Result (freq=4830): a4r115(2830) a7r130(2000)
      Forming thread by copy 3:a0r113-a6r118 (freq=62):
        Result (freq=2999): a0r113(1999) a6r118(1000)
      Forming thread by copy 0:a0r113-a1r127 (freq=27):
        Result (freq=3433): a0r113(1999) a1r127(434) a6r118(1000)
      Forming thread by copy 2:a0r113-a5r121 (freq=21):
        Result (freq=3773): a0r113(1999) a5r121(340) a1r127(434) a6r118(1000)
      Forming thread by copy 1:a0r113-a3r124 (freq=14):
        Result (freq=3997): a0r113(1999) a3r124(224) a5r121(340) a1r127(434) a6r118(1000)
      Pushing a3(r124,l0)(cost 0)
      Pushing a5(r121,l0)(cost 0)
      Pushing a1(r127,l0)(cost 0)
      Pushing a6(r118,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Pushing a2(r114,l0)(cost 0)
      Pushing a8(r129,l0)(cost 0)
      Pushing a7(r130,l0)(cost 0)
      Pushing a4(r115,l0)(cost 0)
      Popping a4(r115,l0)  -- assign reg 1
      Popping a7(r130,l0)  -- assign reg 1
      Popping a8(r129,l0)  -- assign reg 0
      Popping a2(r114,l0)  -- assign reg 0
      Popping a0(r113,l0)  -- assign reg 0
      Popping a6(r118,l0)  -- assign reg 0
      Popping a1(r127,l0)  -- assign reg 0
      Popping a5(r121,l0)  -- assign reg 0
      Popping a3(r124,l0)  -- assign reg 0
Disposition:
    0:r113 l0     0    2:r114 l0     0    4:r115 l0     1    6:r118 l0     0
    5:r121 l0     0    3:r124 l0     0    1:r127 l0     0    8:r129 l0     0
    7:r130 l0     1
New iteration of spill/restore move
+++Costs: overall -82000, reg -82000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_TIMEx_GetChannelNState

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,9u} r13={1d,9u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,2u} r102={1d,9u} r103={1d,8u} r113={4d,2u} r114={1d,4u} r115={1d,3u} r118={1d,1u} r121={1d,1u} r124={1d,1u} r127={1d,1u} r129={1d,1u} r130={1d,1u} 
;;    total ref usage 97{41d,56u,0e} in 27{27 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 5 4 2 NOTE_INSN_DELETED)
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3507:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3510:3 -1
     (nil))
(debug_insn 9 8 58 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:3 -1
     (nil))
(insn 58 9 59 2 (set (reg:SI 129)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3506:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 59 58 2 2 (set (reg:SI 130)
        (reg:SI 1 r1 [ ChannelN ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3506:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ ChannelN ])
        (nil)))
(insn 2 59 10 2 (set (reg/v/f:SI 114 [ htim ])
        (reg:SI 129)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3506:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(insn 10 2 11 2 (set (reg/v:SI 115 [ ChannelN ])
        (reg:SI 130)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(jump_insn 11 10 12 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 115 [ ChannelN ])
                        (const_int 0 [0]))
                    (label_ref 19)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 19)
(note 12 11 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 12 16 3 (set (reg:SI 118 [ htim_4(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 114 [ htim ])
                    (const_int 68 [0x44])) [0 htim_4(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 114 [ htim ])
        (nil)))
(insn 16 14 60 3 (set (reg:SI 113 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 118 [ htim_4(D)->ChannelNState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 118 [ htim_4(D)->ChannelNState[0] ])
        (nil)))
(jump_insn 60 16 61 3 (set (pc)
        (label_ref 47)) 284 {*arm_jump}
     (nil)
 -> 47)
(barrier 61 60 19)
(code_label 19 61 20 4 685 (nil) [1 uses])
(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 115 [ ChannelN ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 22 21 23 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 30)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 30)
(note 23 22 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 25 23 27 5 (set (reg:SI 121 [ htim_4(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 114 [ htim ])
                    (const_int 69 [0x45])) [0 htim_4(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 114 [ htim ])
        (nil)))
(insn 27 25 62 5 (set (reg:SI 113 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 121 [ htim_4(D)->ChannelNState[1] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 121 [ htim_4(D)->ChannelNState[1] ])
        (nil)))
(jump_insn 62 27 63 5 (set (pc)
        (label_ref 47)) 284 {*arm_jump}
     (nil)
 -> 47)
(barrier 63 62 30)
(code_label 30 63 31 6 687 (nil) [1 uses])
(note 31 30 32 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 115 [ ChannelN ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 115 [ ChannelN ])
        (nil)))
(jump_insn 33 32 34 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 41)
(note 34 33 36 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 36 34 38 7 (set (reg:SI 124 [ htim_4(D)->ChannelNState[2] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 114 [ htim ])
                    (const_int 70 [0x46])) [0 htim_4(D)->ChannelNState[2]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 114 [ htim ])
        (nil)))
(insn 38 36 64 7 (set (reg:SI 113 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 124 [ htim_4(D)->ChannelNState[2] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 124 [ htim_4(D)->ChannelNState[2] ])
        (nil)))
(jump_insn 64 38 65 7 (set (pc)
        (label_ref 47)) 284 {*arm_jump}
     (nil)
 -> 47)
(barrier 65 64 41)
(code_label 41 65 42 8 688 (nil) [1 uses])
(note 42 41 44 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 44 42 46 8 (set (reg:SI 127 [ htim_4(D)->ChannelNState[3] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 114 [ htim ])
                    (const_int 71 [0x47])) [0 htim_4(D)->ChannelNState[3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 114 [ htim ])
        (nil)))
(insn 46 44 47 8 (set (reg:SI 113 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 127 [ htim_4(D)->ChannelNState[3] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 127 [ htim_4(D)->ChannelNState[3] ])
        (nil)))
(code_label 47 46 48 9 686 (nil) [3 uses])
(note 48 47 49 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 49 48 50 9 (var_location:QI channel_state (subreg:QI (reg:SI 113 [ <retval> ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:17 -1
     (nil))
(debug_insn 50 49 55 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3514:3 -1
     (nil))
(insn 55 50 56 9 (set (reg/i:SI 0 r0)
        (reg:SI 113 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3515:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ <retval> ])
        (nil)))
(insn 56 55 66 9 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3515:1 -1
     (nil))
(note 66 56 0 NOTE_INSN_DELETED)
