 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Convnet_top
Version: T-2022.03
Date   : Sat Sep 14 22:56:46 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: slow
Wire Load Model Mode: enclosed

  Startpoint: CONV_1_Store_Count_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CONV_3_output_reg_reg_0__0__0__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  CONV_1_Store_Count_reg_1_/CK (DFFQX2)                 0.0000     0.0000 r
  CONV_1_Store_Count_reg_1_/Q (DFFQX2)                  0.3041     0.3041 r
  U17775/Y (INVX1)                                      0.0665     0.3706 f
  U14057/Y (NAND2X1)                                    0.1253     0.4959 r
  U14149/Y (INVX3)                                      0.1456     0.6415 f
  U12800/Y (INVX4)                                      0.1238     0.7653 r
  U14020/Y (INVX2)                                      0.1454     0.9107 f
  U18145/Y (AO22X1)                                     0.2751     1.1858 f
  U16172/Y (AOI211XL)                                   0.6056     1.7914 r
  U18174/Y (OAI22XL)                                    0.1506     1.9420 f
  U17027/Y (NOR4XL)                                     0.2912     2.2332 r
  U13045/Y (NAND2XL)                                    0.2087     2.4419 f
  U17040/Y (XNOR2X1)                                    0.2091     2.6510 f
  U12696/Y (OAI22XL)                                    0.2538     2.9048 r
  U12685/CO (ADDFXL)                                    0.6774     3.5822 r
  U15901/S (ADDFXL)                                     0.5378     4.1200 r
  U14692/CO (ADDFXL)                                    0.6719     4.7919 r
  U13349/CO (ADDFX1)                                    0.4623     5.2542 r
  U13757/CO (ADDFX1)                                    0.2386     5.4928 r
  U13342/S (ADDFX1)                                     0.2907     5.7835 r
  U13336/S (ADDFX1)                                     0.4399     6.2234 f
  U15089/CO (ADDFX2)                                    0.3316     6.5549 f
  U13321/CO (ADDFX1)                                    0.2875     6.8425 f
  U13484/S (ADDFX1)                                     0.4454     7.2878 f
  U13311/Y (NOR2X1)                                     0.1384     7.4263 r
  U13148/Y (OAI21XL)                                    0.0939     7.5202 f
  U12824/Y (AOI21XL)                                    0.1535     7.6737 r
  U13286/Y (OAI21X1)                                    0.1544     7.8281 f
  U13694/Y (AOI21X1)                                    0.1387     7.9668 r
  U13218/Y (XOR2X1)                                     0.1997     8.1664 f
  U16999/Y (OR2X2)                                      0.2300     8.3964 f
  U13685/Y (AOI21X1)                                    0.1167     8.5131 r
  U13683/Y (OAI21X1)                                    0.1012     8.6143 f
  U14124/Y (AOI21X1)                                    0.1268     8.7411 r
  U14197/Y (XOR2X1)                                     0.1199     8.8610 r
  U27016/Y (NOR2BX1)                                    0.1040     8.9650 f
  U13169/Y (CLKINVX1)                                   0.0731     9.0381 r
  U12827/Y (INVX3)                                      0.0882     9.1263 f
  U12611/Y (AO22X1)                                     0.3634     9.4897 f
  U12825/Y (CLKINVX2)                                   0.0892     9.5789 r
  U15196/Y (CLKINVX1)                                   0.1421     9.7209 f
  CONV_3_output_reg_reg_0__0__0__14_/D (DFFQX1)         0.0000     9.7209 f
  data arrival time                                                9.7209

  clock clk (rise edge)                                10.0000    10.0000
  clock network delay (ideal)                           0.0000    10.0000
  CONV_3_output_reg_reg_0__0__0__14_/CK (DFFQX1)        0.0000    10.0000 r
  library setup time                                   -0.2783     9.7217
  data required time                                               9.7217
  --------------------------------------------------------------------------
  data required time                                               9.7217
  data arrival time                                               -9.7209
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0008


1
