# Generated by Yosys 0.21+10 (git sha1 558018522, clang 14.0.0 -fPIC -Os)

.model toplevel
.inputs clk openram_h2_w2_1r1w_raddr openram_h2_w2_1r1w_ren openram_h2_w2_1r1w_waddr openram_h2_w2_1r1w_wdata[0] openram_h2_w2_1r1w_wdata[1] openram_h2_w2_1r1w_wen
.outputs openram_h2_w2_1r1w_rdata[0] openram_h2_w2_1r1w_rdata[1]
.names $false
.names $true
1
.names $undef
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h2_w2_1r1w.v:36$1_DATA[1:0]$6[1] E=$memory\mem_0$wren[1][0][0]$y$47 Q=mem_0[1][1]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h2_w2_1r1w.v:36$1_DATA[1:0]$6[0] E=$memory\mem_0$wren[1][0][0]$y$47 Q=mem_0[1][0]
.subckt $_DFFE_PP_ C=clk D=openram_h2_w2_1r1w_raddr E=openram_h2_w2_1r1w_ren Q=tmp0
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h2_w2_1r1w.v:36$1_DATA[1:0]$6[0] E=$memory\mem_0$wren[0][0][0]$y$41 Q=mem_0[0][0]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h2_w2_1r1w.v:36$1_DATA[1:0]$6[1] E=$memory\mem_0$wren[0][0][0]$y$41 Q=mem_0[0][1]
.names mem_0[0][0] mem_0[1][0] tmp0 openram_h2_w2_1r1w_rdata[0]
1-0 1
-11 1
.names mem_0[0][1] mem_0[1][1] tmp0 openram_h2_w2_1r1w_rdata[1]
1-0 1
-11 1
.names $undef openram_h2_w2_1r1w_wdata[0] openram_h2_w2_1r1w_wen $0$memwr$\mem_0$netlist_h2_w2_1r1w.v:36$1_DATA[1:0]$6[0]
1-0 1
-11 1
.names $undef openram_h2_w2_1r1w_wdata[1] openram_h2_w2_1r1w_wen $0$memwr$\mem_0$netlist_h2_w2_1r1w.v:36$1_DATA[1:0]$6[1]
1-0 1
-11 1
.names $undef openram_h2_w2_1r1w_waddr openram_h2_w2_1r1w_wen $0$memwr$\mem_0$netlist_h2_w2_1r1w.v:36$1_ADDR[0:0]$5
1-0 1
-11 1
.names $0$memwr$\mem_0$netlist_h2_w2_1r1w.v:36$1_ADDR[0:0]$5 $auto$rtlil.cc:2409:Eq$39
0 1
.names $auto$rtlil.cc:2409:Eq$39 openram_h2_w2_1r1w_wen $memory\mem_0$wren[0][0][0]$y$41
11 1
.names $0$memwr$\mem_0$netlist_h2_w2_1r1w.v:36$1_ADDR[0:0]$5 openram_h2_w2_1r1w_wen $memory\mem_0$wren[1][0][0]$y$47
11 1
.end
