// Seed: 695707104
module module_0;
  id_1(
      .id_0(id_2 == 1), .id_1(id_3), .id_2(), .id_3(id_3)
  );
  wire id_4;
endmodule
module module_1 #(
    parameter id_10 = 32'd54,
    parameter id_11 = 32'd43
) (
    output tri1 id_0,
    output supply1 id_1,
    output tri0 id_2,
    output supply0 id_3
);
  wire id_5, id_6, id_7;
  logic [7:0] id_8 = id_8[1'b0];
  module_0();
  wire id_9;
  defparam id_10.id_11 = 1;
endmodule
