# VLSI Project 

# Description 
Some addition and multiplication algorithms using verilog
synthesis, place and route of them using some synopsys tools to generate the chip and make timing, area and power analysis
