Analysis & Synthesis report for ARM_System
Fri Jun 16 16:52:45 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state
 10. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state
 11. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state
 12. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state
 13. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state
 14. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state
 15. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state
 16. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state
 17. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state
 18. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state
 19. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state
 20. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state
 21. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state
 22. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state
 23. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state
 24. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state
 25. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state
 26. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state
 27. State Machine - |ARM_System|GPIO:uGPIO|key_detect:key3|c_state
 28. State Machine - |ARM_System|GPIO:uGPIO|key_detect:key2|c_state
 29. State Machine - |ARM_System|GPIO:uGPIO|key_detect:key1|c_state
 30. Registers Removed During Synthesis
 31. Removed Registers Triggering Further Register Optimizations
 32. General Register Statistics
 33. Multiplexer Restructuring Statistics (Restructuring Performed)
 34. Source assignments for ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated
 35. Parameter Settings for User Entity Instance: ALTPLL_clkgen:pll0|altpll:altpll_component
 36. Parameter Settings for User Entity Instance: ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:key1
 38. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:key2
 39. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:key3
 40. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw0
 41. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw1
 42. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw2
 43. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw3
 44. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw4
 45. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw5
 46. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw6
 47. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw7
 48. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw8
 49. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw9
 50. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw10
 51. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw11
 52. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw12
 53. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw13
 54. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw14
 55. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw15
 56. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw16
 57. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw17
 58. altpll Parameter Settings by Entity Instance
 59. altsyncram Parameter Settings by Entity Instance
 60. Port Connectivity Checks: "GPIO:uGPIO"
 61. Port Connectivity Checks: "miniUART:UART"
 62. Port Connectivity Checks: "TimerCounter:Timer"
 63. Port Connectivity Checks: "ram2port_inst_data:Inst_Data_Mem"
 64. Port Connectivity Checks: "armreduced:arm_cpu|MEMWB:cache4"
 65. Port Connectivity Checks: "armreduced:arm_cpu|EXMEM:cache3"
 66. Port Connectivity Checks: "armreduced:arm_cpu|register:ALUoutRegister"
 67. Port Connectivity Checks: "armreduced:arm_cpu|ALU32bit:ALU"
 68. Port Connectivity Checks: "armreduced:arm_cpu|IDEX:cache2"
 69. Port Connectivity Checks: "armreduced:arm_cpu|signalunit:SignalControl"
 70. Port Connectivity Checks: "armreduced:arm_cpu|register:MDR"
 71. Port Connectivity Checks: "armreduced:arm_cpu|register:InstructionRegister"
 72. Port Connectivity Checks: "armreduced:arm_cpu"
 73. Port Connectivity Checks: "ALTPLL_clkgen:pll0"
 74. Analysis & Synthesis Messages
 75. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 16 16:52:45 2023        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; ARM_System                                   ;
; Top-level Entity Name              ; ARM_System                                   ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 2,161                                        ;
;     Total combinational functions  ; 1,499                                        ;
;     Dedicated logic registers      ; 1,342                                        ;
; Total registers                    ; 1342                                         ;
; Total pins                         ; 108                                          ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 65,536                                       ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 1                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; ARM_System         ; ARM_System         ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                     ;
+--------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+
; File Name with User-Entered Path                       ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                           ;
+--------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+
; ../ARM_System/ARM/ctrlSig.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/PC/Desktop/NewTermProject/ARM_System/ARM/ctrlSig.v                            ;
; ../ARM_System/ARM/ARMCPU.v                             ; yes             ; User Verilog HDL File                  ; C:/Users/PC/Desktop/NewTermProject/ARM_System/ARM/ARMCPU.v                             ;
; ../ARM_System/ARM/alu.v                                ; yes             ; User Verilog HDL File                  ; C:/Users/PC/Desktop/NewTermProject/ARM_System/ARM/alu.v                                ;
; ../ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v ; yes             ; User Wizard-Generated File             ; C:/Users/PC/Desktop/NewTermProject/ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v ;
; ../ARM_System/ARM_System.v                             ; yes             ; User Verilog HDL File                  ; C:/Users/PC/Desktop/NewTermProject/ARM_System/ARM_System.v                             ;
; ../ARM_System/UART/TxUnit.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/PC/Desktop/NewTermProject/ARM_System/UART/TxUnit.v                            ;
; ../ARM_System/UART/clkUnit.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/PC/Desktop/NewTermProject/ARM_System/UART/clkUnit.v                           ;
; ../ARM_System/UART/miniUART.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/PC/Desktop/NewTermProject/ARM_System/UART/miniUART.v                          ;
; ../ARM_System/UART/RxUnit.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/PC/Desktop/NewTermProject/ARM_System/UART/RxUnit.v                            ;
; ../ARM_System/Timer/TimerCounter.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/PC/Desktop/NewTermProject/ARM_System/Timer/TimerCounter.v                     ;
; ../ARM_System/GPIO/GPIO.v                              ; yes             ; User Verilog HDL File                  ; C:/Users/PC/Desktop/NewTermProject/ARM_System/GPIO/GPIO.v                              ;
; ../ARM_System/Decoder/Addr_Decoder.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/PC/Desktop/NewTermProject/ARM_System/Decoder/Addr_Decoder.v                   ;
; ../ARM_System/Altera_PLL/ALTPLL_clkgen.v               ; yes             ; User Wizard-Generated File             ; C:/Users/PC/Desktop/NewTermProject/ARM_System/Altera_PLL/ALTPLL_clkgen.v               ;
; altpll.tdf                                             ; yes             ; Megafunction                           ; c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf                             ;
; altsyncram.tdf                                         ; yes             ; Megafunction                           ; c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf                         ;
; db/altsyncram_i9b2.tdf                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/PC/Desktop/NewTermProject/ARM_System_Syn/db/altsyncram_i9b2.tdf               ;
; insts_data.mif                                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/PC/Desktop/NewTermProject/ARM_System_Syn/insts_data.mif                       ;
+--------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                    ;
+---------------------------------------------+--------------------------------------------------+
; Resource                                    ; Usage                                            ;
+---------------------------------------------+--------------------------------------------------+
; Estimated Total logic elements              ; 2,161                                            ;
;                                             ;                                                  ;
; Total combinational functions               ; 1499                                             ;
; Logic element usage by number of LUT inputs ;                                                  ;
;     -- 4 input functions                    ; 784                                              ;
;     -- 3 input functions                    ; 510                                              ;
;     -- <=2 input functions                  ; 205                                              ;
;                                             ;                                                  ;
; Logic elements by mode                      ;                                                  ;
;     -- normal mode                          ; 1426                                             ;
;     -- arithmetic mode                      ; 73                                               ;
;                                             ;                                                  ;
; Total registers                             ; 1342                                             ;
;     -- Dedicated logic registers            ; 1342                                             ;
;     -- I/O registers                        ; 0                                                ;
;                                             ;                                                  ;
; I/O pins                                    ; 108                                              ;
; Total memory bits                           ; 65536                                            ;
; Total PLLs                                  ; 1                                                ;
; Maximum fan-out node                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 1374                                             ;
; Total fan-out                               ; 9580                                             ;
; Average fan-out                             ; 3.21                                             ;
+---------------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                         ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
; |ARM_System                               ; 1499 (7)          ; 1342 (1)     ; 65536       ; 0            ; 0       ; 0         ; 108  ; 0            ; |ARM_System                                                                                                 ; work         ;
;    |ALTPLL_clkgen:pll0|                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|ALTPLL_clkgen:pll0                                                                              ;              ;
;       |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|ALTPLL_clkgen:pll0|altpll:altpll_component                                                      ;              ;
;    |Addr_Decoder:Decoder|                 ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|Addr_Decoder:Decoder                                                                            ;              ;
;    |GPIO:uGPIO|                           ; 386 (71)          ; 419 (104)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO                                                                                      ;              ;
;       |key_detect:key1|                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:key1                                                                      ;              ;
;       |key_detect:key2|                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:key2                                                                      ;              ;
;       |key_detect:key3|                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:key3                                                                      ;              ;
;       |key_detect:sw0|                    ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw0                                                                       ;              ;
;       |key_detect:sw10|                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw10                                                                      ;              ;
;       |key_detect:sw11|                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw11                                                                      ;              ;
;       |key_detect:sw12|                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw12                                                                      ;              ;
;       |key_detect:sw13|                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw13                                                                      ;              ;
;       |key_detect:sw14|                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw14                                                                      ;              ;
;       |key_detect:sw15|                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw15                                                                      ;              ;
;       |key_detect:sw16|                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw16                                                                      ;              ;
;       |key_detect:sw17|                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw17                                                                      ;              ;
;       |key_detect:sw1|                    ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw1                                                                       ;              ;
;       |key_detect:sw2|                    ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw2                                                                       ;              ;
;       |key_detect:sw3|                    ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw3                                                                       ;              ;
;       |key_detect:sw4|                    ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw4                                                                       ;              ;
;       |key_detect:sw5|                    ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw5                                                                       ;              ;
;       |key_detect:sw6|                    ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw6                                                                       ;              ;
;       |key_detect:sw7|                    ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw7                                                                       ;              ;
;       |key_detect:sw8|                    ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw8                                                                       ;              ;
;       |key_detect:sw9|                    ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw9                                                                       ;              ;
;    |TimerCounter:Timer|                   ; 86 (86)           ; 65 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|TimerCounter:Timer                                                                              ;              ;
;    |armreduced:arm_cpu|                   ; 871 (206)         ; 783 (11)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu                                                                              ;              ;
;       |ALU32bit:ALU|                      ; 70 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU                                                                 ;              ;
;          |ArithUnit:arithop|              ; 70 (70)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop                                               ;              ;
;       |ALUopdecoder:ALUopDecoder|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|ALUopdecoder:ALUopDecoder                                                    ;              ;
;       |EXMEM:cache3|                      ; 18 (18)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|EXMEM:cache3                                                                 ;              ;
;       |IDEX:cache2|                       ; 14 (14)           ; 81 (81)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|IDEX:cache2                                                                  ;              ;
;       |IFID:cache1|                       ; 0 (0)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|IFID:cache1                                                                  ;              ;
;       |MEMWB:cache4|                      ; 0 (0)             ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|MEMWB:cache4                                                                 ;              ;
;       |register:ALUoutRegister|           ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|register:ALUoutRegister                                                      ;              ;
;       |register:MDR|                      ; 92 (92)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|register:MDR                                                                 ;              ;
;       |registerfile:RegisterFile|         ; 398 (330)         ; 512 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|registerfile:RegisterFile                                                    ;              ;
;          |decoder_4to16:selecter|         ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|registerfile:RegisterFile|decoder_4to16:selecter                             ;              ;
;          |register:register0|             ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|registerfile:RegisterFile|register:register0                                 ;              ;
;          |register:register10|            ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|registerfile:RegisterFile|register:register10                                ;              ;
;          |register:register11|            ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|registerfile:RegisterFile|register:register11                                ;              ;
;          |register:register12|            ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|registerfile:RegisterFile|register:register12                                ;              ;
;          |register:register13|            ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|registerfile:RegisterFile|register:register13                                ;              ;
;          |register:register14|            ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|registerfile:RegisterFile|register:register14                                ;              ;
;          |register:register15|            ; 2 (2)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|registerfile:RegisterFile|register:register15                                ;              ;
;          |register:register1|             ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|registerfile:RegisterFile|register:register1                                 ;              ;
;          |register:register2|             ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|registerfile:RegisterFile|register:register2                                 ;              ;
;          |register:register3|             ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|registerfile:RegisterFile|register:register3                                 ;              ;
;          |register:register4|             ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|registerfile:RegisterFile|register:register4                                 ;              ;
;          |register:register5|             ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|registerfile:RegisterFile|register:register5                                 ;              ;
;          |register:register6|             ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|registerfile:RegisterFile|register:register6                                 ;              ;
;          |register:register7|             ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|registerfile:RegisterFile|register:register7                                 ;              ;
;          |register:register8|             ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|registerfile:RegisterFile|register:register8                                 ;              ;
;          |register:register9|             ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|registerfile:RegisterFile|register:register9                                 ;              ;
;       |signalunit:SignalControl|          ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|signalunit:SignalControl                                                     ;              ;
;          |signalcontrol:bringSignal|      ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|signalunit:SignalControl|signalcontrol:bringSignal                           ;              ;
;       |signextmux:Immidiate|              ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|signextmux:Immidiate                                                         ;              ;
;    |miniUART:UART|                        ; 134 (20)          ; 74 (4)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|miniUART:UART                                                                                   ;              ;
;       |ClkUnit:ClkDiv|                    ; 36 (36)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv                                                                    ;              ;
;       |RxUnit:RxDev|                      ; 46 (46)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|miniUART:UART|RxUnit:RxDev                                                                      ;              ;
;       |TxUnit:TxDev|                      ; 32 (32)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|miniUART:UART|TxUnit:TxDev                                                                      ;              ;
;    |ram2port_inst_data:Inst_Data_Mem|     ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|ram2port_inst_data:Inst_Data_Mem                                                                ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component                                ;              ;
;          |altsyncram_i9b2:auto_generated| ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------+
; Name                                                                                                       ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF            ;
+------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------+
; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; insts_data.mif ;
+------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state                                                                                                                                                                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state                                                                                                                                                                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state                                                                                                                                                                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state                                                                                                                                                                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state                                                                                                                                                                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state                                                                                                                                                                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state                                                                                                                                                                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state                                                                                                                                                                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state                                                                                                                                                                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state                                                                                                                                                                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:key3|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:key2|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:key1|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                         ;
+------------------------------------------------+-----------------------------------------------------------+
; Register name                                  ; Reason for Removal                                        ;
+------------------------------------------------+-----------------------------------------------------------+
; miniUART:UART|CSReg[4..7]                      ; Stuck at VCC due to stuck port data_in                    ;
; TimerCounter:Timer|StatusR[1..31]              ; Stuck at GND due to stuck port data_in                    ;
; armreduced:arm_cpu|IDEX:cache2|regdst_out[1]   ; Stuck at GND due to stuck port data_in                    ;
; armreduced:arm_cpu|EXMEM:cache3|regsrc_out[1]  ; Stuck at GND due to stuck port data_in                    ;
; armreduced:arm_cpu|EXMEM:cache3|regdst_out[1]  ; Stuck at GND due to stuck port data_in                    ;
; armreduced:arm_cpu|MEMWB:cache4|regdst_out[1]  ; Stuck at GND due to stuck port data_in                    ;
; armreduced:arm_cpu|MEMWB:cache4|regsrc_out[1]  ; Stuck at GND due to stuck port data_in                    ;
; armreduced:arm_cpu|MEMWB:cache4|PC_out[0..31]  ; Lost fanout                                               ;
; armreduced:arm_cpu|EXMEM:cache3|PC_out[0..31]  ; Lost fanout                                               ;
; armreduced:arm_cpu|IDEX:cache2|PC_out[0..31]   ; Lost fanout                                               ;
; armreduced:arm_cpu|IFID:cache1|PC_out[0..31]   ; Lost fanout                                               ;
; GPIO:uGPIO|KEY_StatusR[5,16..17,24]            ; Merged with GPIO:uGPIO|KEY_StatusR[0]                     ;
; GPIO:uGPIO|KEY_StatusR[9..10,20..21,23,28]     ; Merged with GPIO:uGPIO|KEY_StatusR[31]                    ;
; GPIO:uGPIO|KEY_StatusR[18]                     ; Merged with GPIO:uGPIO|KEY_StatusR[30]                    ;
; GPIO:uGPIO|KEY_StatusR[12..13,15]              ; Merged with GPIO:uGPIO|KEY_StatusR[29]                    ;
; GPIO:uGPIO|KEY_StatusR[6,8,22]                 ; Merged with GPIO:uGPIO|KEY_StatusR[27]                    ;
; GPIO:uGPIO|KEY_StatusR[11,19,25]               ; Merged with GPIO:uGPIO|KEY_StatusR[26]                    ;
; GPIO:uGPIO|KEY_StatusR[4,7]                    ; Merged with GPIO:uGPIO|KEY_StatusR[14]                    ;
; GPIO:uGPIO|SW_StatusR[26..28,30]               ; Merged with GPIO:uGPIO|SW_StatusR[31]                     ;
; GPIO:uGPIO|SW_StatusR[21,25]                   ; Merged with GPIO:uGPIO|SW_StatusR[29]                     ;
; GPIO:uGPIO|SW_StatusR[20]                      ; Merged with GPIO:uGPIO|SW_StatusR[24]                     ;
; GPIO:uGPIO|SW_StatusR[18..19,22]               ; Merged with GPIO:uGPIO|SW_StatusR[23]                     ;
; armreduced:arm_cpu|EXMEM:cache3|regdst_out[0]  ; Merged with armreduced:arm_cpu|EXMEM:cache3|regsrc_out[0] ;
; GPIO:uGPIO|KEY_StatusR[14]                     ; Merged with GPIO:uGPIO|KEY_StatusR[0]                     ;
; GPIO:uGPIO|KEY_StatusR[29]                     ; Merged with GPIO:uGPIO|KEY_StatusR[31]                    ;
; GPIO:uGPIO|KEY_StatusR[26]                     ; Merged with GPIO:uGPIO|KEY_StatusR[27]                    ;
; GPIO:uGPIO|SW_StatusR[24]                      ; Merged with GPIO:uGPIO|SW_StatusR[31]                     ;
; GPIO:uGPIO|SW_StatusR[23]                      ; Merged with GPIO:uGPIO|SW_StatusR[29]                     ;
; armreduced:arm_cpu|MEMWB:cache4|regsrc_out[0]  ; Merged with armreduced:arm_cpu|MEMWB:cache4|regdst_out[0] ;
; GPIO:uGPIO|KEY_StatusR[27]                     ; Merged with GPIO:uGPIO|KEY_StatusR[30]                    ;
; GPIO:uGPIO|KEY_StatusR[0,30..31]               ; Stuck at GND due to stuck port data_in                    ;
; GPIO:uGPIO|SW_StatusR[29,31]                   ; Stuck at GND due to stuck port data_in                    ;
; armreduced:arm_cpu|IDEX:cache2|imm_out[26..31] ; Merged with armreduced:arm_cpu|IDEX:cache2|imm_out[25]    ;
; GPIO:uGPIO|key_detect:sw17|c_state~2           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw17|c_state~3           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw17|c_state~4           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw17|c_state~5           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw16|c_state~2           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw16|c_state~3           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw16|c_state~4           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw16|c_state~5           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw15|c_state~2           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw15|c_state~3           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw15|c_state~4           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw15|c_state~5           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw14|c_state~2           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw14|c_state~3           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw14|c_state~4           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw14|c_state~5           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw13|c_state~2           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw13|c_state~3           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw13|c_state~4           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw13|c_state~5           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw12|c_state~2           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw12|c_state~3           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw12|c_state~4           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw12|c_state~5           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw11|c_state~2           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw11|c_state~3           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw11|c_state~4           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw11|c_state~5           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw10|c_state~2           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw10|c_state~3           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw10|c_state~4           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw10|c_state~5           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw9|c_state~2            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw9|c_state~3            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw9|c_state~4            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw9|c_state~5            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw8|c_state~2            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw8|c_state~3            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw8|c_state~4            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw8|c_state~5            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw7|c_state~2            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw7|c_state~3            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw7|c_state~4            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw7|c_state~5            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw6|c_state~2            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw6|c_state~3            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw6|c_state~4            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw6|c_state~5            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw5|c_state~2            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw5|c_state~3            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw5|c_state~4            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw5|c_state~5            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw4|c_state~2            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw4|c_state~3            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw4|c_state~4            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw4|c_state~5            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw3|c_state~2            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw3|c_state~3            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw3|c_state~4            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw3|c_state~5            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw2|c_state~2            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw2|c_state~3            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw2|c_state~4            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw2|c_state~5            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw1|c_state~2            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw1|c_state~3            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw1|c_state~4            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw1|c_state~5            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw0|c_state~2            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw0|c_state~3            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw0|c_state~4            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw0|c_state~5            ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:key3|c_state~2           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:key3|c_state~3           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:key3|c_state~4           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:key3|c_state~5           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:key2|c_state~2           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:key2|c_state~3           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:key2|c_state~4           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:key2|c_state~5           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:key1|c_state~2           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:key1|c_state~3           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:key1|c_state~4           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:key1|c_state~5           ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw17|c_state.S15         ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw16|c_state.S15         ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw15|c_state.S15         ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw14|c_state.S15         ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw13|c_state.S15         ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw12|c_state.S15         ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw11|c_state.S15         ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw10|c_state.S15         ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw9|c_state.S15          ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw8|c_state.S15          ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw7|c_state.S15          ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw6|c_state.S15          ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw5|c_state.S15          ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw4|c_state.S15          ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw3|c_state.S15          ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw2|c_state.S15          ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw1|c_state.S15          ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:sw0|c_state.S15          ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:key3|c_state.S15         ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:key2|c_state.S15         ; Lost fanout                                               ;
; GPIO:uGPIO|key_detect:key1|c_state.S15         ; Lost fanout                                               ;
; armreduced:arm_cpu|pc[13..31]                  ; Lost fanout                                               ;
; Total Number of Removed Registers = 343        ;                                                           ;
+------------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                               ;
+----------------------------------------------+---------------------------+------------------------------------------------+
; Register name                                ; Reason for Removal        ; Registers Removed due to This Register         ;
+----------------------------------------------+---------------------------+------------------------------------------------+
; armreduced:arm_cpu|IDEX:cache2|regdst_out[1] ; Stuck at GND              ; armreduced:arm_cpu|EXMEM:cache3|regsrc_out[1], ;
;                                              ; due to stuck port data_in ; armreduced:arm_cpu|EXMEM:cache3|regdst_out[1], ;
;                                              ;                           ; armreduced:arm_cpu|MEMWB:cache4|regdst_out[1], ;
;                                              ;                           ; armreduced:arm_cpu|MEMWB:cache4|regsrc_out[1]  ;
; armreduced:arm_cpu|MEMWB:cache4|PC_out[0]    ; Lost Fanouts              ; armreduced:arm_cpu|EXMEM:cache3|PC_out[0]      ;
; armreduced:arm_cpu|MEMWB:cache4|PC_out[1]    ; Lost Fanouts              ; armreduced:arm_cpu|EXMEM:cache3|PC_out[1]      ;
; armreduced:arm_cpu|MEMWB:cache4|PC_out[2]    ; Lost Fanouts              ; armreduced:arm_cpu|EXMEM:cache3|PC_out[2]      ;
; armreduced:arm_cpu|MEMWB:cache4|PC_out[3]    ; Lost Fanouts              ; armreduced:arm_cpu|EXMEM:cache3|PC_out[3]      ;
; armreduced:arm_cpu|MEMWB:cache4|PC_out[4]    ; Lost Fanouts              ; armreduced:arm_cpu|EXMEM:cache3|PC_out[4]      ;
; armreduced:arm_cpu|MEMWB:cache4|PC_out[5]    ; Lost Fanouts              ; armreduced:arm_cpu|EXMEM:cache3|PC_out[5]      ;
; armreduced:arm_cpu|MEMWB:cache4|PC_out[6]    ; Lost Fanouts              ; armreduced:arm_cpu|EXMEM:cache3|PC_out[6]      ;
; armreduced:arm_cpu|MEMWB:cache4|PC_out[7]    ; Lost Fanouts              ; armreduced:arm_cpu|EXMEM:cache3|PC_out[7]      ;
; armreduced:arm_cpu|MEMWB:cache4|PC_out[8]    ; Lost Fanouts              ; armreduced:arm_cpu|EXMEM:cache3|PC_out[8]      ;
; armreduced:arm_cpu|MEMWB:cache4|PC_out[9]    ; Lost Fanouts              ; armreduced:arm_cpu|EXMEM:cache3|PC_out[9]      ;
; armreduced:arm_cpu|MEMWB:cache4|PC_out[10]   ; Lost Fanouts              ; armreduced:arm_cpu|EXMEM:cache3|PC_out[10]     ;
; armreduced:arm_cpu|MEMWB:cache4|PC_out[11]   ; Lost Fanouts              ; armreduced:arm_cpu|EXMEM:cache3|PC_out[11]     ;
; armreduced:arm_cpu|MEMWB:cache4|PC_out[12]   ; Lost Fanouts              ; armreduced:arm_cpu|EXMEM:cache3|PC_out[12]     ;
; armreduced:arm_cpu|MEMWB:cache4|PC_out[13]   ; Lost Fanouts              ; armreduced:arm_cpu|EXMEM:cache3|PC_out[13]     ;
; armreduced:arm_cpu|MEMWB:cache4|PC_out[14]   ; Lost Fanouts              ; armreduced:arm_cpu|EXMEM:cache3|PC_out[14]     ;
; armreduced:arm_cpu|MEMWB:cache4|PC_out[15]   ; Lost Fanouts              ; armreduced:arm_cpu|EXMEM:cache3|PC_out[15]     ;
; armreduced:arm_cpu|MEMWB:cache4|PC_out[16]   ; Lost Fanouts              ; armreduced:arm_cpu|EXMEM:cache3|PC_out[16]     ;
; armreduced:arm_cpu|MEMWB:cache4|PC_out[17]   ; Lost Fanouts              ; armreduced:arm_cpu|EXMEM:cache3|PC_out[17]     ;
; armreduced:arm_cpu|MEMWB:cache4|PC_out[18]   ; Lost Fanouts              ; armreduced:arm_cpu|EXMEM:cache3|PC_out[18]     ;
; armreduced:arm_cpu|MEMWB:cache4|PC_out[19]   ; Lost Fanouts              ; armreduced:arm_cpu|EXMEM:cache3|PC_out[19]     ;
; armreduced:arm_cpu|MEMWB:cache4|PC_out[20]   ; Lost Fanouts              ; armreduced:arm_cpu|EXMEM:cache3|PC_out[20]     ;
; armreduced:arm_cpu|MEMWB:cache4|PC_out[21]   ; Lost Fanouts              ; armreduced:arm_cpu|EXMEM:cache3|PC_out[21]     ;
; armreduced:arm_cpu|MEMWB:cache4|PC_out[22]   ; Lost Fanouts              ; armreduced:arm_cpu|EXMEM:cache3|PC_out[22]     ;
; armreduced:arm_cpu|MEMWB:cache4|PC_out[23]   ; Lost Fanouts              ; armreduced:arm_cpu|EXMEM:cache3|PC_out[23]     ;
; armreduced:arm_cpu|MEMWB:cache4|PC_out[24]   ; Lost Fanouts              ; armreduced:arm_cpu|EXMEM:cache3|PC_out[24]     ;
; armreduced:arm_cpu|MEMWB:cache4|PC_out[25]   ; Lost Fanouts              ; armreduced:arm_cpu|EXMEM:cache3|PC_out[25]     ;
; armreduced:arm_cpu|MEMWB:cache4|PC_out[26]   ; Lost Fanouts              ; armreduced:arm_cpu|EXMEM:cache3|PC_out[26]     ;
; armreduced:arm_cpu|MEMWB:cache4|PC_out[27]   ; Lost Fanouts              ; armreduced:arm_cpu|EXMEM:cache3|PC_out[27]     ;
; armreduced:arm_cpu|MEMWB:cache4|PC_out[28]   ; Lost Fanouts              ; armreduced:arm_cpu|EXMEM:cache3|PC_out[28]     ;
; armreduced:arm_cpu|MEMWB:cache4|PC_out[29]   ; Lost Fanouts              ; armreduced:arm_cpu|EXMEM:cache3|PC_out[29]     ;
; armreduced:arm_cpu|MEMWB:cache4|PC_out[30]   ; Lost Fanouts              ; armreduced:arm_cpu|EXMEM:cache3|PC_out[30]     ;
; armreduced:arm_cpu|MEMWB:cache4|PC_out[31]   ; Lost Fanouts              ; armreduced:arm_cpu|EXMEM:cache3|PC_out[31]     ;
+----------------------------------------------+---------------------------+------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1342  ;
; Number of registers using Synchronous Clear  ; 66    ;
; Number of registers using Synchronous Load   ; 24    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 763   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |ARM_System|armreduced:arm_cpu|IDEX:cache2|imm_out[13]                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ARM_System|armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[2]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ARM_System|armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[26]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ARM_System|armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[22]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ARM_System|armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[0]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ARM_System|armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[10]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ARM_System|armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[1]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ARM_System|armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[31]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ARM_System|armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[28]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ARM_System|armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[2]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ARM_System|armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[26]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ARM_System|armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[8]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ARM_System|armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[2]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ARM_System|armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[10] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ARM_System|armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[28] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ARM_System|armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[18] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ARM_System|armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[26] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ARM_System|TimerCounter:Timer|CompareR[21]                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ARM_System|armreduced:arm_cpu|IDEX:cache2|instop_out[0]                                ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |ARM_System|GPIO:uGPIO|LEDR_R[3]                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[5]                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ARM_System|armreduced:arm_cpu|IDEX:cache2|imm_out[11]                                  ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |ARM_System|GPIO:uGPIO|LEDG_R[3]                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |ARM_System|armreduced:arm_cpu|IDEX:cache2|memread_out                                  ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; Yes        ; |ARM_System|armreduced:arm_cpu|IDEX:cache2|readB_out[21]                                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ARM_System|GPIO:uGPIO|HEX0_R[4]                                                        ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ARM_System|GPIO:uGPIO|HEX1_R[3]                                                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[3]                                        ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[6]                                          ;
; 8:1                ; 7 bits    ; 35 LEs        ; 7 LEs                ; 28 LEs                 ; Yes        ; |ARM_System|GPIO:uGPIO|HEX2_R[5]                                                        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |ARM_System|miniUART:UART|RxUnit:RxDev|SampleCnt[2]                                     ;
; 8:1                ; 14 bits   ; 70 LEs        ; 28 LEs               ; 42 LEs                 ; Yes        ; |ARM_System|armreduced:arm_cpu|register:MDR|regout[24]                                  ;
; 20:1               ; 3 bits    ; 39 LEs        ; 12 LEs               ; 27 LEs                 ; Yes        ; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[1]                                        ;
; 9:1                ; 7 bits    ; 42 LEs        ; 7 LEs                ; 35 LEs                 ; Yes        ; |ARM_System|GPIO:uGPIO|HEX3_R[6]                                                        ;
; 10:1               ; 7 bits    ; 42 LEs        ; 7 LEs                ; 35 LEs                 ; Yes        ; |ARM_System|GPIO:uGPIO|HEX4_R[1]                                                        ;
; 11:1               ; 7 bits    ; 49 LEs        ; 7 LEs                ; 42 LEs                 ; Yes        ; |ARM_System|GPIO:uGPIO|HEX5_R[5]                                                        ;
; 11:1               ; 10 bits   ; 70 LEs        ; 30 LEs               ; 40 LEs                 ; Yes        ; |ARM_System|armreduced:arm_cpu|register:MDR|regout[8]                                   ;
; 22:1               ; 3 bits    ; 42 LEs        ; 12 LEs               ; 30 LEs                 ; Yes        ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[3]                                        ;
; 12:1               ; 7 bits    ; 56 LEs        ; 7 LEs                ; 49 LEs                 ; Yes        ; |ARM_System|GPIO:uGPIO|HEX6_R[0]                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ARM_System|armreduced:arm_cpu|register:MDR|regout[4]                                   ;
; 13:1               ; 7 bits    ; 56 LEs        ; 7 LEs                ; 49 LEs                 ; Yes        ; |ARM_System|GPIO:uGPIO|HEX7_R[3]                                                        ;
; 13:1               ; 3 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |ARM_System|armreduced:arm_cpu|register:MDR|regout[3]                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |ARM_System|armreduced:arm_cpu|comb                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ARM_System|armreduced:arm_cpu|comb                                                     ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |ARM_System|armreduced:arm_cpu|ALU32bit:ALU|result[8]                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ARM_System|armreduced:arm_cpu|comb                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ARM_System|armreduced:arm_cpu|comb                                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ARM_System|armreduced:arm_cpu|comb                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTPLL_clkgen:pll0|altpll:altpll_component ;
+-------------------------------+-------------------+-------------------------------------+
; Parameter Name                ; Value             ; Type                                ;
+-------------------------------+-------------------+-------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                             ;
; PLL_TYPE                      ; AUTO              ; Untyped                             ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                             ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                             ;
; SCAN_CHAIN                    ; LONG              ; Untyped                             ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                             ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                      ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                             ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                             ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                             ;
; LOCK_HIGH                     ; 1                 ; Untyped                             ;
; LOCK_LOW                      ; 1                 ; Untyped                             ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                             ;
; SKIP_VCO                      ; OFF               ; Untyped                             ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                             ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                             ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                             ;
; BANDWIDTH                     ; 0                 ; Untyped                             ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                             ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                             ;
; DOWN_SPREAD                   ; 0                 ; Untyped                             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                             ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                             ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                             ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                             ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                             ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                             ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                             ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                             ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                             ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                      ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                      ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                             ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                             ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                             ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                             ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                             ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                             ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                             ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                             ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                      ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                      ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK1_PHASE_SHIFT              ; 9259              ; Untyped                             ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                      ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                             ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                             ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                             ;
; DPA_DIVIDER                   ; 0                 ; Untyped                             ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                             ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                             ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                             ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                             ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                             ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                             ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                             ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                             ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                             ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                             ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                             ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                             ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                             ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                             ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                             ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                             ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                             ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                             ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                             ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                             ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                             ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                             ;
; VCO_MIN                       ; 0                 ; Untyped                             ;
; VCO_MAX                       ; 0                 ; Untyped                             ;
; VCO_CENTER                    ; 0                 ; Untyped                             ;
; PFD_MIN                       ; 0                 ; Untyped                             ;
; PFD_MAX                       ; 0                 ; Untyped                             ;
; M_INITIAL                     ; 0                 ; Untyped                             ;
; M                             ; 0                 ; Untyped                             ;
; N                             ; 1                 ; Untyped                             ;
; M2                            ; 1                 ; Untyped                             ;
; N2                            ; 1                 ; Untyped                             ;
; SS                            ; 1                 ; Untyped                             ;
; C0_HIGH                       ; 0                 ; Untyped                             ;
; C1_HIGH                       ; 0                 ; Untyped                             ;
; C2_HIGH                       ; 0                 ; Untyped                             ;
; C3_HIGH                       ; 0                 ; Untyped                             ;
; C4_HIGH                       ; 0                 ; Untyped                             ;
; C5_HIGH                       ; 0                 ; Untyped                             ;
; C6_HIGH                       ; 0                 ; Untyped                             ;
; C7_HIGH                       ; 0                 ; Untyped                             ;
; C8_HIGH                       ; 0                 ; Untyped                             ;
; C9_HIGH                       ; 0                 ; Untyped                             ;
; C0_LOW                        ; 0                 ; Untyped                             ;
; C1_LOW                        ; 0                 ; Untyped                             ;
; C2_LOW                        ; 0                 ; Untyped                             ;
; C3_LOW                        ; 0                 ; Untyped                             ;
; C4_LOW                        ; 0                 ; Untyped                             ;
; C5_LOW                        ; 0                 ; Untyped                             ;
; C6_LOW                        ; 0                 ; Untyped                             ;
; C7_LOW                        ; 0                 ; Untyped                             ;
; C8_LOW                        ; 0                 ; Untyped                             ;
; C9_LOW                        ; 0                 ; Untyped                             ;
; C0_INITIAL                    ; 0                 ; Untyped                             ;
; C1_INITIAL                    ; 0                 ; Untyped                             ;
; C2_INITIAL                    ; 0                 ; Untyped                             ;
; C3_INITIAL                    ; 0                 ; Untyped                             ;
; C4_INITIAL                    ; 0                 ; Untyped                             ;
; C5_INITIAL                    ; 0                 ; Untyped                             ;
; C6_INITIAL                    ; 0                 ; Untyped                             ;
; C7_INITIAL                    ; 0                 ; Untyped                             ;
; C8_INITIAL                    ; 0                 ; Untyped                             ;
; C9_INITIAL                    ; 0                 ; Untyped                             ;
; C0_MODE                       ; BYPASS            ; Untyped                             ;
; C1_MODE                       ; BYPASS            ; Untyped                             ;
; C2_MODE                       ; BYPASS            ; Untyped                             ;
; C3_MODE                       ; BYPASS            ; Untyped                             ;
; C4_MODE                       ; BYPASS            ; Untyped                             ;
; C5_MODE                       ; BYPASS            ; Untyped                             ;
; C6_MODE                       ; BYPASS            ; Untyped                             ;
; C7_MODE                       ; BYPASS            ; Untyped                             ;
; C8_MODE                       ; BYPASS            ; Untyped                             ;
; C9_MODE                       ; BYPASS            ; Untyped                             ;
; C0_PH                         ; 0                 ; Untyped                             ;
; C1_PH                         ; 0                 ; Untyped                             ;
; C2_PH                         ; 0                 ; Untyped                             ;
; C3_PH                         ; 0                 ; Untyped                             ;
; C4_PH                         ; 0                 ; Untyped                             ;
; C5_PH                         ; 0                 ; Untyped                             ;
; C6_PH                         ; 0                 ; Untyped                             ;
; C7_PH                         ; 0                 ; Untyped                             ;
; C8_PH                         ; 0                 ; Untyped                             ;
; C9_PH                         ; 0                 ; Untyped                             ;
; L0_HIGH                       ; 1                 ; Untyped                             ;
; L1_HIGH                       ; 1                 ; Untyped                             ;
; G0_HIGH                       ; 1                 ; Untyped                             ;
; G1_HIGH                       ; 1                 ; Untyped                             ;
; G2_HIGH                       ; 1                 ; Untyped                             ;
; G3_HIGH                       ; 1                 ; Untyped                             ;
; E0_HIGH                       ; 1                 ; Untyped                             ;
; E1_HIGH                       ; 1                 ; Untyped                             ;
; E2_HIGH                       ; 1                 ; Untyped                             ;
; E3_HIGH                       ; 1                 ; Untyped                             ;
; L0_LOW                        ; 1                 ; Untyped                             ;
; L1_LOW                        ; 1                 ; Untyped                             ;
; G0_LOW                        ; 1                 ; Untyped                             ;
; G1_LOW                        ; 1                 ; Untyped                             ;
; G2_LOW                        ; 1                 ; Untyped                             ;
; G3_LOW                        ; 1                 ; Untyped                             ;
; E0_LOW                        ; 1                 ; Untyped                             ;
; E1_LOW                        ; 1                 ; Untyped                             ;
; E2_LOW                        ; 1                 ; Untyped                             ;
; E3_LOW                        ; 1                 ; Untyped                             ;
; L0_INITIAL                    ; 1                 ; Untyped                             ;
; L1_INITIAL                    ; 1                 ; Untyped                             ;
; G0_INITIAL                    ; 1                 ; Untyped                             ;
; G1_INITIAL                    ; 1                 ; Untyped                             ;
; G2_INITIAL                    ; 1                 ; Untyped                             ;
; G3_INITIAL                    ; 1                 ; Untyped                             ;
; E0_INITIAL                    ; 1                 ; Untyped                             ;
; E1_INITIAL                    ; 1                 ; Untyped                             ;
; E2_INITIAL                    ; 1                 ; Untyped                             ;
; E3_INITIAL                    ; 1                 ; Untyped                             ;
; L0_MODE                       ; BYPASS            ; Untyped                             ;
; L1_MODE                       ; BYPASS            ; Untyped                             ;
; G0_MODE                       ; BYPASS            ; Untyped                             ;
; G1_MODE                       ; BYPASS            ; Untyped                             ;
; G2_MODE                       ; BYPASS            ; Untyped                             ;
; G3_MODE                       ; BYPASS            ; Untyped                             ;
; E0_MODE                       ; BYPASS            ; Untyped                             ;
; E1_MODE                       ; BYPASS            ; Untyped                             ;
; E2_MODE                       ; BYPASS            ; Untyped                             ;
; E3_MODE                       ; BYPASS            ; Untyped                             ;
; L0_PH                         ; 0                 ; Untyped                             ;
; L1_PH                         ; 0                 ; Untyped                             ;
; G0_PH                         ; 0                 ; Untyped                             ;
; G1_PH                         ; 0                 ; Untyped                             ;
; G2_PH                         ; 0                 ; Untyped                             ;
; G3_PH                         ; 0                 ; Untyped                             ;
; E0_PH                         ; 0                 ; Untyped                             ;
; E1_PH                         ; 0                 ; Untyped                             ;
; E2_PH                         ; 0                 ; Untyped                             ;
; E3_PH                         ; 0                 ; Untyped                             ;
; M_PH                          ; 0                 ; Untyped                             ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                             ;
; CLK0_COUNTER                  ; G0                ; Untyped                             ;
; CLK1_COUNTER                  ; G0                ; Untyped                             ;
; CLK2_COUNTER                  ; G0                ; Untyped                             ;
; CLK3_COUNTER                  ; G0                ; Untyped                             ;
; CLK4_COUNTER                  ; G0                ; Untyped                             ;
; CLK5_COUNTER                  ; G0                ; Untyped                             ;
; CLK6_COUNTER                  ; E0                ; Untyped                             ;
; CLK7_COUNTER                  ; E1                ; Untyped                             ;
; CLK8_COUNTER                  ; E2                ; Untyped                             ;
; CLK9_COUNTER                  ; E3                ; Untyped                             ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                             ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                             ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                             ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                             ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                             ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                             ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                             ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                             ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                             ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                             ;
; M_TIME_DELAY                  ; 0                 ; Untyped                             ;
; N_TIME_DELAY                  ; 0                 ; Untyped                             ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                             ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                             ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                             ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                             ;
; ENABLE0_COUNTER               ; L0                ; Untyped                             ;
; ENABLE1_COUNTER               ; L0                ; Untyped                             ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                             ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                             ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                             ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                             ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                             ;
; VCO_POST_SCALE                ; 0                 ; Untyped                             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                             ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                             ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                             ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                             ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                             ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                             ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                             ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                             ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                             ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                             ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                             ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                             ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                             ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                             ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                             ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                             ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                             ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                      ;
+-------------------------------+-------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                    ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                    ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                    ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; insts_data.mif       ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_i9b2      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:key1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:key2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:key3 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw0 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw1 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw2 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw3 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw4 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw5 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw6 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw7 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw8 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw9 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw10 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw11 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw12 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw13 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw14 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw15 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw16 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw17 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                               ;
+-------------------------------+--------------------------------------------+
; Name                          ; Value                                      ;
+-------------------------------+--------------------------------------------+
; Number of entity instances    ; 1                                          ;
; Entity Instance               ; ALTPLL_clkgen:pll0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
+-------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                ;
; Entity Instance                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                  ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 2048                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 32                                                               ;
;     -- NUMWORDS_B                         ; 2048                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "GPIO:uGPIO"            ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; Intr ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "miniUART:UART"            ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; IntRx_N ; Output ; Info     ; Explicitly unconnected ;
; IntTx_N ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerCounter:Timer"                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Intr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ram2port_inst_data:Inst_Data_Mem" ;
+----------+-------+----------+--------------------------------+
; Port     ; Type  ; Severity ; Details                        ;
+----------+-------+----------+--------------------------------+
; data_a   ; Input ; Info     ; Explicitly unconnected         ;
; enable_a ; Input ; Info     ; Stuck at VCC                   ;
; wren_a   ; Input ; Info     ; Stuck at GND                   ;
+----------+-------+----------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "armreduced:arm_cpu|MEMWB:cache4"                                                                                                                                              ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                               ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inst1512_out ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (4 bits) it drives; bit(s) "inst1512_out[31..4]" have no fanouts                                     ;
; regsrc_out   ; Output ; Warning  ; Output or bidir port (2 bits) is smaller than the port expression (3 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; readdata_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                          ;
; readdata_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "armreduced:arm_cpu|EXMEM:cache3"                                                                                                                          ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                           ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; regsrc_in    ; Input  ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "regsrc_in[2..2]" will be connected to GND. ;
; PCtarget_out ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "PCtarget_out[31..1]" have no fanouts                 ;
; regsrc_out   ; Output ; Warning  ; Output or bidir port (3 bits) is wider than the port expression (2 bits) it drives; bit(s) "regsrc_out[2..2]" have no fanouts                     ;
; c_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "armreduced:arm_cpu|register:ALUoutRegister"                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; write     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; write[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "armreduced:arm_cpu|ALU32bit:ALU"                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; negative ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "armreduced:arm_cpu|IDEX:cache2"                                                                                                                                                              ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; regsrc_in        ; Input  ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "regsrc_in[2..2]" will be connected to GND.                                ;
; ALUsrcA_in       ; Input  ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ALUsrcB_in       ; Input  ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; inst_out[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; inst_out[6..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; readA_out        ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (32 bits) it drives.  The 31 most-significant bit(s) in the port expression will be connected to GND.          ;
; regsrc_out       ; Output ; Warning  ; Output or bidir port (3 bits) is wider than the port expression (2 bits) it drives; bit(s) "regsrc_out[2..2]" have no fanouts                                                    ;
; regsrc_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; ALUsrcA_out      ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; ALUsrcB_out      ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "armreduced:arm_cpu|signalunit:SignalControl"                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; regdst  ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; regsrc  ; Output ; Warning  ; Output or bidir port (3 bits) is wider than the port expression (2 bits) it drives; bit(s) "regsrc[2..2]" have no fanouts                                             ;
; ALUsrcA ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; ALUsrcB ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "armreduced:arm_cpu|register:MDR"                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; write     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; write[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "armreduced:arm_cpu|register:InstructionRegister"                                                                                                                                        ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; write     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; write[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; regout    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "armreduced:arm_cpu"                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; pc[31..13] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; nIRQ       ; Input  ; Info     ; Explicitly unconnected                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALTPLL_clkgen:pll0"                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Jun 16 16:52:37 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ARM_System -c ARM_System
Info: Found 2 design units, including 2 entities, in source file /users/pc/desktop/newtermproject/arm_system/arm/ctrlsig.v
    Info: Found entity 1: signalcontrol
    Info: Found entity 2: signalunit
Info: Found 10 design units, including 10 entities, in source file /users/pc/desktop/newtermproject/arm_system/arm/armcpu.v
    Info: Found entity 1: signextmux
    Info: Found entity 2: register_1bit
    Info: Found entity 3: register
    Info: Found entity 4: decoder_4to16
    Info: Found entity 5: registerfile
    Info: Found entity 6: armreduced
    Info: Found entity 7: IFID
    Info: Found entity 8: IDEX
    Info: Found entity 9: EXMEM
    Info: Found entity 10: MEMWB
Info: Found 4 design units, including 4 entities, in source file /users/pc/desktop/newtermproject/arm_system/arm/alu.v
    Info: Found entity 1: ArithUnit
    Info: Found entity 2: ALUopdecoder
    Info: Found entity 3: LogicUnit
    Info: Found entity 4: ALU32bit
Info: Found 1 design units, including 1 entities, in source file /users/pc/desktop/newtermproject/arm_system/alera_mem_dual_port/ram2port_inst_data.v
    Info: Found entity 1: ram2port_inst_data
Info: Found 1 design units, including 1 entities, in source file /users/pc/desktop/newtermproject/arm_system/arm_system.v
    Info: Found entity 1: ARM_System
Info: Found 1 design units, including 1 entities, in source file /users/pc/desktop/newtermproject/arm_system/uart/txunit.v
    Info: Found entity 1: TxUnit
Info: Found 1 design units, including 1 entities, in source file /users/pc/desktop/newtermproject/arm_system/uart/clkunit.v
    Info: Found entity 1: ClkUnit
Info: Found 1 design units, including 1 entities, in source file /users/pc/desktop/newtermproject/arm_system/uart/miniuart.v
    Info: Found entity 1: miniUART
Info: Found 1 design units, including 1 entities, in source file /users/pc/desktop/newtermproject/arm_system/uart/rxunit.v
    Info: Found entity 1: RxUnit
Info: Found 1 design units, including 1 entities, in source file /users/pc/desktop/newtermproject/arm_system/timer/timercounter.v
    Info: Found entity 1: TimerCounter
Info: Found 2 design units, including 2 entities, in source file /users/pc/desktop/newtermproject/arm_system/gpio/gpio.v
    Info: Found entity 1: GPIO
    Info: Found entity 2: key_detect
Info: Found 1 design units, including 1 entities, in source file /users/pc/desktop/newtermproject/arm_system/decoder/addr_decoder.v
    Info: Found entity 1: Addr_Decoder
Info: Found 1 design units, including 1 entities, in source file /users/pc/desktop/newtermproject/arm_system/altera_pll/altpll_clkgen.v
    Info: Found entity 1: ALTPLL_clkgen
Warning (10236): Verilog HDL Implicit Net warning at ARMCPU.v(286): created implicit net for "EXMEM_PCbranch"
Info: Elaborating entity "ARM_System" for the top level hierarchy
Info: Elaborating entity "ALTPLL_clkgen" for hierarchy "ALTPLL_clkgen:pll0"
Info: Elaborating entity "altpll" for hierarchy "ALTPLL_clkgen:pll0|altpll:altpll_component"
Info: Elaborated megafunction instantiation "ALTPLL_clkgen:pll0|altpll:altpll_component"
Info: Instantiated megafunction "ALTPLL_clkgen:pll0|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "1"
    Info: Parameter "clk1_phase_shift" = "9259"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "gate_lock_signal" = "NO"
    Info: Parameter "inclk0_input_frequency" = "37037"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "invalid_lock_multiplier" = "5"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=ALTPLL_clkgen"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "valid_lock_multiplier" = "1"
Info: Elaborating entity "armreduced" for hierarchy "armreduced:arm_cpu"
Warning (10858): Verilog HDL warning at ARMCPU.v(175): object B used but never assigned
Warning (10036): Verilog HDL or VHDL warning at ARMCPU.v(204): object "stall_in" assigned a value but never read
Warning (10030): Net "RFdst[2]" at ARMCPU.v(166) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "B" at ARMCPU.v(175) has no driver or initial value, using a default initial value '0'
Info: Elaborating entity "register" for hierarchy "armreduced:arm_cpu|register:InstructionRegister"
Info: Elaborating entity "IFID" for hierarchy "armreduced:arm_cpu|IFID:cache1"
Info: Elaborating entity "signalunit" for hierarchy "armreduced:arm_cpu|signalunit:SignalControl"
Info: Elaborating entity "signalcontrol" for hierarchy "armreduced:arm_cpu|signalunit:SignalControl|signalcontrol:bringSignal"
Info: Elaborating entity "signextmux" for hierarchy "armreduced:arm_cpu|signextmux:Immidiate"
Warning (10240): Verilog HDL Always Construct warning at ARMCPU.v(8): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Info: Elaborating entity "IDEX" for hierarchy "armreduced:arm_cpu|IDEX:cache2"
Warning (10230): Verilog HDL assignment warning at ARMCPU.v(427): truncated value with size 32 to match size of target (1)
Info: Elaborating entity "ALUopdecoder" for hierarchy "armreduced:arm_cpu|ALUopdecoder:ALUopDecoder"
Warning (10230): Verilog HDL assignment warning at alu.v(27): truncated value with size 32 to match size of target (3)
Info: Elaborating entity "ALU32bit" for hierarchy "armreduced:arm_cpu|ALU32bit:ALU"
Warning (10230): Verilog HDL assignment warning at alu.v(60): truncated value with size 32 to match size of target (1)
Info: Elaborating entity "LogicUnit" for hierarchy "armreduced:arm_cpu|ALU32bit:ALU|LogicUnit:logicop"
Info: Elaborating entity "ArithUnit" for hierarchy "armreduced:arm_cpu|ALU32bit:ALU|ArithUnit:arithop"
Info: Elaborating entity "EXMEM" for hierarchy "armreduced:arm_cpu|EXMEM:cache3"
Info: Elaborating entity "MEMWB" for hierarchy "armreduced:arm_cpu|MEMWB:cache4"
Info: Elaborating entity "registerfile" for hierarchy "armreduced:arm_cpu|registerfile:RegisterFile"
Info: Elaborating entity "decoder_4to16" for hierarchy "armreduced:arm_cpu|registerfile:RegisterFile|decoder_4to16:selecter"
Info: Elaborating entity "ram2port_inst_data" for hierarchy "ram2port_inst_data:Inst_Data_Mem"
Info: Elaborating entity "altsyncram" for hierarchy "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component"
Info: Instantiated megafunction "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "byteena_reg_b" = "CLOCK1"
    Info: Parameter "byte_size" = "8"
    Info: Parameter "clock_enable_input_a" = "NORMAL"
    Info: Parameter "clock_enable_input_b" = "NORMAL"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "indata_reg_b" = "CLOCK1"
    Info: Parameter "init_file" = "insts_data.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "2048"
    Info: Parameter "numwords_b" = "2048"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "11"
    Info: Parameter "widthad_b" = "11"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_byteena_b" = "4"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i9b2.tdf
    Info: Found entity 1: altsyncram_i9b2
Info: Elaborating entity "altsyncram_i9b2" for hierarchy "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated"
Info: Elaborating entity "Addr_Decoder" for hierarchy "Addr_Decoder:Decoder"
Info: Elaborating entity "TimerCounter" for hierarchy "TimerCounter:Timer"
Info: Elaborating entity "miniUART" for hierarchy "miniUART:UART"
Info: Elaborating entity "ClkUnit" for hierarchy "miniUART:UART|ClkUnit:ClkDiv"
Info: Elaborating entity "TxUnit" for hierarchy "miniUART:UART|TxUnit:TxDev"
Info: Elaborating entity "RxUnit" for hierarchy "miniUART:UART|RxUnit:RxDev"
Info: Elaborating entity "GPIO" for hierarchy "GPIO:uGPIO"
Info: Elaborating entity "key_detect" for hierarchy "GPIO:uGPIO|key_detect:key1"
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "armreduced:arm_cpu|regdst[1]" is missing source, defaulting to GND
    Warning (12110): Net "armreduced:arm_cpu|ALUsrcA[1]" is missing source, defaulting to GND
    Warning (12110): Net "armreduced:arm_cpu|ALUsrcB[1]" is missing source, defaulting to GND
Warning: 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: 252 registers lost all their fanouts during netlist optimizations. The first 252 are displayed below.
    Info: Register "armreduced:arm_cpu|MEMWB:cache4|PC_out[0]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|MEMWB:cache4|PC_out[1]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|MEMWB:cache4|PC_out[2]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|MEMWB:cache4|PC_out[3]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|MEMWB:cache4|PC_out[4]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|MEMWB:cache4|PC_out[5]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|MEMWB:cache4|PC_out[6]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|MEMWB:cache4|PC_out[7]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|MEMWB:cache4|PC_out[8]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|MEMWB:cache4|PC_out[9]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|MEMWB:cache4|PC_out[10]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|MEMWB:cache4|PC_out[11]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|MEMWB:cache4|PC_out[12]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|MEMWB:cache4|PC_out[13]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|MEMWB:cache4|PC_out[14]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|MEMWB:cache4|PC_out[15]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|MEMWB:cache4|PC_out[16]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|MEMWB:cache4|PC_out[17]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|MEMWB:cache4|PC_out[18]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|MEMWB:cache4|PC_out[19]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|MEMWB:cache4|PC_out[20]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|MEMWB:cache4|PC_out[21]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|MEMWB:cache4|PC_out[22]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|MEMWB:cache4|PC_out[23]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|MEMWB:cache4|PC_out[24]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|MEMWB:cache4|PC_out[25]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|MEMWB:cache4|PC_out[26]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|MEMWB:cache4|PC_out[27]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|MEMWB:cache4|PC_out[28]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|MEMWB:cache4|PC_out[29]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|MEMWB:cache4|PC_out[30]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|MEMWB:cache4|PC_out[31]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|EXMEM:cache3|PC_out[0]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|EXMEM:cache3|PC_out[1]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|EXMEM:cache3|PC_out[2]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|EXMEM:cache3|PC_out[3]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|EXMEM:cache3|PC_out[4]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|EXMEM:cache3|PC_out[5]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|EXMEM:cache3|PC_out[6]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|EXMEM:cache3|PC_out[7]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|EXMEM:cache3|PC_out[8]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|EXMEM:cache3|PC_out[9]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|EXMEM:cache3|PC_out[10]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|EXMEM:cache3|PC_out[11]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|EXMEM:cache3|PC_out[12]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|EXMEM:cache3|PC_out[13]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|EXMEM:cache3|PC_out[14]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|EXMEM:cache3|PC_out[15]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|EXMEM:cache3|PC_out[16]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|EXMEM:cache3|PC_out[17]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|EXMEM:cache3|PC_out[18]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|EXMEM:cache3|PC_out[19]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|EXMEM:cache3|PC_out[20]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|EXMEM:cache3|PC_out[21]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|EXMEM:cache3|PC_out[22]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|EXMEM:cache3|PC_out[23]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|EXMEM:cache3|PC_out[24]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|EXMEM:cache3|PC_out[25]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|EXMEM:cache3|PC_out[26]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|EXMEM:cache3|PC_out[27]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|EXMEM:cache3|PC_out[28]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|EXMEM:cache3|PC_out[29]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|EXMEM:cache3|PC_out[30]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|EXMEM:cache3|PC_out[31]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IDEX:cache2|PC_out[0]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IDEX:cache2|PC_out[1]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IDEX:cache2|PC_out[2]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IDEX:cache2|PC_out[3]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IDEX:cache2|PC_out[4]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IDEX:cache2|PC_out[5]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IDEX:cache2|PC_out[6]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IDEX:cache2|PC_out[7]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IDEX:cache2|PC_out[8]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IDEX:cache2|PC_out[9]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IDEX:cache2|PC_out[10]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IDEX:cache2|PC_out[11]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IDEX:cache2|PC_out[12]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IDEX:cache2|PC_out[13]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IDEX:cache2|PC_out[14]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IDEX:cache2|PC_out[15]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IDEX:cache2|PC_out[16]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IDEX:cache2|PC_out[17]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IDEX:cache2|PC_out[18]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IDEX:cache2|PC_out[19]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IDEX:cache2|PC_out[20]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IDEX:cache2|PC_out[21]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IDEX:cache2|PC_out[22]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IDEX:cache2|PC_out[23]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IDEX:cache2|PC_out[24]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IDEX:cache2|PC_out[25]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IDEX:cache2|PC_out[26]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IDEX:cache2|PC_out[27]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IDEX:cache2|PC_out[28]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IDEX:cache2|PC_out[29]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IDEX:cache2|PC_out[30]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IDEX:cache2|PC_out[31]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IFID:cache1|PC_out[31]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IFID:cache1|PC_out[30]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IFID:cache1|PC_out[29]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IFID:cache1|PC_out[28]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IFID:cache1|PC_out[27]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IFID:cache1|PC_out[26]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IFID:cache1|PC_out[25]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IFID:cache1|PC_out[24]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IFID:cache1|PC_out[23]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IFID:cache1|PC_out[22]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IFID:cache1|PC_out[21]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IFID:cache1|PC_out[20]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IFID:cache1|PC_out[19]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IFID:cache1|PC_out[18]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IFID:cache1|PC_out[17]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IFID:cache1|PC_out[16]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IFID:cache1|PC_out[15]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IFID:cache1|PC_out[14]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IFID:cache1|PC_out[13]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IFID:cache1|PC_out[12]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IFID:cache1|PC_out[11]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IFID:cache1|PC_out[10]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IFID:cache1|PC_out[9]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IFID:cache1|PC_out[8]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IFID:cache1|PC_out[7]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IFID:cache1|PC_out[6]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IFID:cache1|PC_out[5]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IFID:cache1|PC_out[4]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IFID:cache1|PC_out[3]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IFID:cache1|PC_out[2]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IFID:cache1|PC_out[1]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|IFID:cache1|PC_out[0]" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw17|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw17|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw17|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw17|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw16|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw16|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw16|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw16|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw15|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw15|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw15|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw15|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw14|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw14|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw14|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw14|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw13|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw13|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw13|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw13|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw12|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw12|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw12|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw12|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw11|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw11|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw11|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw11|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw10|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw10|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw10|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw10|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw9|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw9|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw9|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw9|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw8|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw8|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw8|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw8|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw7|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw7|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw7|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw7|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw6|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw6|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw6|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw6|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw5|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw5|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw5|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw5|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw4|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw4|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw4|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw4|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw3|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw3|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw3|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw3|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw2|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw2|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw2|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw2|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw1|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw1|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw1|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw1|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw0|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw0|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw0|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw0|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key3|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key3|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key3|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key3|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key2|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key2|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key2|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key2|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key1|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key1|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key1|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key1|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw17|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw16|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw15|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw14|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw13|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw12|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw11|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw10|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw9|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw8|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw7|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw6|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw5|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw4|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw3|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw2|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw1|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw0|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key3|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key2|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key1|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|pc[13]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|pc[14]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|pc[15]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|pc[16]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|pc[17]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|pc[18]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|pc[19]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|pc[20]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|pc[21]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|pc[22]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|pc[23]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|pc[24]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|pc[25]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|pc[26]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|pc[27]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|pc[28]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|pc[29]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|pc[30]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|pc[31]" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/Users/PC/Desktop/NewTermProject/ARM_System_Syn/ARM_System.map.smsg
Info: Implemented 2359 device resources after synthesis - the final resource count might be different
    Info: Implemented 24 input pins
    Info: Implemented 84 output pins
    Info: Implemented 2218 logic cells
    Info: Implemented 32 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 245 megabytes
    Info: Processing ended: Fri Jun 16 16:52:45 2023
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:10


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/PC/Desktop/NewTermProject/ARM_System_Syn/ARM_System.map.smsg.


