INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/reports/link
	Log files: /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/xclbin/pass.hw.xilinx_u50_gen3x16_xdma_5_202210_1.xclbin.link_summary, at Wed Oct 12 20:05:20 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Oct 12 20:05:20 2022
INFO: [v++ 60-1315] Creating rulecheck session with output '/mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/reports/link/v++_link_pass.hw.xilinx_u50_gen3x16_xdma_5_202210_1_guidance.html', at Wed Oct 12 20:05:21 2022
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.1
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_5_202210_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [20:05:24] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/xclbin/pass.hw.xo -keep --config /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm --target hw --output_dir /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/int --temp_dir /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Wed Oct 12 20:05:25 2022
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/xclbin/pass.hw.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [20:05:26] build_xd_ip_db started: /opt/Xilinx/Vitis/2022.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/sys_link/hw.hpfm -clkid 0 -ip /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/sys_link/iprepo/xilinx_com_hls_pass_1_0,pass -o /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [20:05:29] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2270.891 ; gain = 0.000 ; free physical = 27074 ; free virtual = 76474
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [20:05:29] cfgen started: /opt/Xilinx/Vitis/2022.1/bin/cfgen  -nk pass:1 -sp pass_1.m_axi_p0:HBM[0] -sp pass_1.m_axi_p1:HBM[1] -dmclkid 0 -r /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: pass, num: 1  {pass_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: pass_1, k_port: m_axi_p0, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: pass_1, k_port: m_axi_p1, sptag: HBM[1]
INFO: [SYSTEM_LINK 82-37] [20:05:32] cfgen finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2270.891 ; gain = 0.000 ; free physical = 27073 ; free virtual = 76473
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [20:05:32] cf2bd started: /opt/Xilinx/Vitis/2022.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/sys_link/_sysl/.xsd --temp_dir /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/sys_link --output_dir /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [20:05:33] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2270.891 ; gain = 0.000 ; free physical = 27066 ; free virtual = 76471
INFO: [v++ 60-1441] [20:05:33] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2209.312 ; gain = 0.000 ; free physical = 27109 ; free virtual = 76514
INFO: [v++ 60-1443] [20:05:33] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/int/sdsl.dat -rtd /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/int/cf2sw.rtd -nofilter /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/int/cf2sw_full.rtd -xclbin /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/int/xclbin_orig.xml -o /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/run_link
INFO: [v++ 60-1441] [20:05:35] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2209.312 ; gain = 0.000 ; free physical = 27109 ; free virtual = 76514
INFO: [v++ 60-1443] [20:05:35] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/run_link
INFO: [v++ 60-1441] [20:05:35] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2209.312 ; gain = 0.000 ; free physical = 27092 ; free virtual = 76498
INFO: [v++ 60-1443] [20:05:35] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u50_gen3x16_xdma_5_202210_1 --remote_ip_cache /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/.ipcache -s --output_dir /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/int --log_dir /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/logs/link --report_dir /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/reports/link --config /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/int/vplConfig.ini -k /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link --no-info --iprepo /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/int/xo/ip_repo/xilinx_com_hls_pass_1_0 --messageDb /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/run_link/vpl.pb /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/run_link

****** vpl v2022.1 (64-bit)
  **** SW Build 3524075 on 2022-04-13-17:42:45
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2022.1
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_5_202210_1
INFO: [VPL 60-1032] Extracting hardware platform to /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/vivado/vpl/.local/hw_platform
[20:05:46] Run vpl: Step create_project: Started
Creating Vivado project.
[20:05:54] Run vpl: Step create_project: Completed
[20:05:54] Run vpl: Step create_bd: Started
[20:06:14] Run vpl: Step create_bd: Completed
[20:06:14] Run vpl: Step update_bd: Started
[20:06:15] Run vpl: Step update_bd: Completed
[20:06:15] Run vpl: Step generate_target: Started
[20:07:21] Run vpl: Step generate_target: Completed
[20:07:21] Run vpl: Step config_hw_runs: Started
[20:07:48] Run vpl: Step config_hw_runs: Completed
[20:07:48] Run vpl: Step synth: Started
[20:08:21] Block-level synthesis in progress, 0 of 114 jobs complete, 8 jobs running.
[20:08:52] Block-level synthesis in progress, 7 of 114 jobs complete, 3 jobs running.
[20:09:22] Block-level synthesis in progress, 8 of 114 jobs complete, 8 jobs running.
[20:09:53] Block-level synthesis in progress, 16 of 114 jobs complete, 4 jobs running.
[20:10:24] Block-level synthesis in progress, 20 of 114 jobs complete, 8 jobs running.
[20:10:55] Block-level synthesis in progress, 26 of 114 jobs complete, 7 jobs running.
[20:11:26] Block-level synthesis in progress, 31 of 114 jobs complete, 7 jobs running.
[20:11:57] Block-level synthesis in progress, 36 of 114 jobs complete, 8 jobs running.
[20:12:28] Block-level synthesis in progress, 44 of 114 jobs complete, 6 jobs running.
[20:12:59] Block-level synthesis in progress, 57 of 114 jobs complete, 7 jobs running.
[20:13:30] Block-level synthesis in progress, 61 of 114 jobs complete, 5 jobs running.
[20:14:01] Block-level synthesis in progress, 70 of 114 jobs complete, 8 jobs running.
[20:14:32] Block-level synthesis in progress, 76 of 114 jobs complete, 4 jobs running.
[20:15:03] Block-level synthesis in progress, 79 of 114 jobs complete, 8 jobs running.
[20:15:34] Block-level synthesis in progress, 90 of 114 jobs complete, 3 jobs running.
[20:16:05] Block-level synthesis in progress, 94 of 114 jobs complete, 8 jobs running.
[20:16:36] Block-level synthesis in progress, 103 of 114 jobs complete, 4 jobs running.
[20:17:07] Block-level synthesis in progress, 104 of 114 jobs complete, 8 jobs running.
[20:17:37] Block-level synthesis in progress, 112 of 114 jobs complete, 2 jobs running.
[20:18:08] Top-level synthesis in progress.
[20:18:45] Run vpl: Step synth: Completed
[20:18:45] Run vpl: Step impl: Started
[20:22:21] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 16m 44s 

[20:22:21] Starting logic optimization..
[20:22:52] Phase 1 Retarget
[20:22:52] Phase 2 Constant propagation
[20:22:52] Phase 3 Sweep
[20:23:22] Phase 4 BUFG optimization
[20:23:22] Phase 5 Shift Register Optimization
[20:23:22] Phase 6 Post Processing Netlist
[20:24:24] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 02m 02s 

[20:24:24] Starting logic placement..
[20:24:24] Phase 1 Placer Initialization
[20:24:24] Phase 1.1 Placer Initialization Netlist Sorting
[20:25:25] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[20:25:56] Phase 1.3 Build Placer Netlist Model
[20:26:26] Phase 1.4 Constrain Clocks/Macros
[20:26:26] Phase 2 Global Placement
[20:26:26] Phase 2.1 Floorplanning
[20:26:57] Phase 2.1.1 Partition Driven Placement
[20:26:57] Phase 2.1.1.1 PBP: Partition Driven Placement
[20:26:57] Phase 2.1.1.2 PBP: Clock Region Placement
[20:26:57] Phase 2.1.1.3 PBP: Compute Congestion
[20:26:57] Phase 2.1.1.4 PBP: UpdateTiming
[20:27:28] Phase 2.1.1.5 PBP: Add part constraints
[20:27:28] Phase 2.2 Physical Synthesis After Floorplan
[20:27:28] Phase 2.3 Update Timing before SLR Path Opt
[20:27:28] Phase 2.4 Post-Processing in Floorplanning
[20:27:28] Phase 2.5 Global Placement Core
[20:30:02] Phase 2.5.1 Physical Synthesis In Placer
[20:31:04] Phase 3 Detail Placement
[20:31:04] Phase 3.1 Commit Multi Column Macros
[20:31:04] Phase 3.2 Commit Most Macros & LUTRAMs
[20:31:04] Phase 3.3 Small Shape DP
[20:31:04] Phase 3.3.1 Small Shape Clustering
[20:31:04] Phase 3.3.2 Flow Legalize Slice Clusters
[20:31:34] Phase 3.3.3 Slice Area Swap
[20:31:34] Phase 3.3.3.1 Slice Area Swap Initial
[20:31:34] Phase 3.4 Place Remaining
[20:31:34] Phase 3.5 Re-assign LUT pins
[20:31:34] Phase 3.6 Pipeline Register Optimization
[20:31:34] Phase 3.7 Fast Optimization
[20:32:05] Phase 4 Post Placement Optimization and Clean-Up
[20:32:05] Phase 4.1 Post Commit Optimization
[20:32:36] Phase 4.1.1 Post Placement Optimization
[20:32:36] Phase 4.1.1.1 BUFG Replication
[20:32:36] Phase 4.1.1.2 Post Placement Timing Optimization
[20:33:06] Phase 4.1.1.3 Replication
[20:33:37] Phase 4.2 Post Placement Cleanup
[20:33:37] Phase 4.3 Placer Reporting
[20:33:37] Phase 4.3.1 Print Estimated Congestion
[20:33:37] Phase 4.4 Final Placement Cleanup
[20:35:09] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 10m 45s 

[20:35:09] Starting logic routing..
[20:35:09] Phase 1 Build RT Design
[20:35:40] Phase 2 Router Initialization
[20:35:40] Phase 2.1 Fix Topology Constraints
[20:35:40] Phase 2.2 Pre Route Cleanup
[20:36:11] Phase 2.3 Global Clock Net Routing
[20:36:11] Phase 2.4 Update Timing
[20:36:42] Phase 2.5 Update Timing for Bus Skew
[20:36:42] Phase 2.5.1 Update Timing
[20:37:12] Phase 3 Initial Routing
[20:37:12] Phase 3.1 Global Routing
[20:37:12] Phase 4 Rip-up And Reroute
[20:37:12] Phase 4.1 Global Iteration 0
[20:39:46] Phase 4.2 Additional Iteration for Hold
[20:39:46] Phase 5 Delay and Skew Optimization
[20:39:46] Phase 5.1 Delay CleanUp
[20:39:46] Phase 5.1.1 Update Timing
[20:39:46] Phase 5.2 Clock Skew Optimization
[20:39:46] Phase 6 Post Hold Fix
[20:39:46] Phase 6.1 Hold Fix Iter
[20:39:46] Phase 6.1.1 Update Timing
[20:40:17] Phase 7 Leaf Clock Prog Delay Opt
[20:40:17] Phase 8 Route finalize
[20:40:47] Phase 9 Verifying routed nets
[20:40:47] Phase 10 Depositing Routes
[20:40:47] Phase 11 Resolve XTalk
[20:40:47] Phase 12 Post Router Timing
[20:40:47] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 05m 38s 

[20:40:47] Starting bitstream generation..
[20:44:23] Creating bitmap...
[20:46:26] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[20:46:26] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 05m 38s 
[20:46:37] Run vpl: Step impl: Completed
[20:46:39] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [20:46:41] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:21 ; elapsed = 00:41:05 . Memory (MB): peak = 2209.312 ; gain = 0.000 ; free physical = 26332 ; free virtual = 76462
INFO: [v++ 60-1443] [20:46:41] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/run_link
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 300
INFO: [v++ 60-1453] Command Line: cf2sw -a /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/int/address_map.xml -sdsl /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/int/sdsl.dat -xclbin /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/int/xclbin_orig.xml -rtd /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/int/pass.hw.xilinx_u50_gen3x16_xdma_5_202210_1.rtd -o /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/int/pass.hw.xilinx_u50_gen3x16_xdma_5_202210_1.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [20:46:43] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2209.312 ; gain = 0.000 ; free physical = 26335 ; free virtual = 76465
INFO: [v++ 60-1443] [20:46:43] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/int/pass.hw.xilinx_u50_gen3x16_xdma_5_202210_1.rtd --append-section :JSON:/mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/int/pass.hw.xilinx_u50_gen3x16_xdma_5_202210_1_xml.rtd --add-section BUILD_METADATA:JSON:/mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/int/pass.hw.xilinx_u50_gen3x16_xdma_5_202210_1_build.rtd --add-section EMBEDDED_METADATA:RAW:/mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/int/pass.hw.xilinx_u50_gen3x16_xdma_5_202210_1.xml --add-section SYSTEM_METADATA:RAW:/mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_5_202210_1 --output /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/xclbin/pass.hw.xilinx_u50_gen3x16_xdma_5_202210_1.xclbin
INFO: [v++ 60-1454] Run Directory: /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/run_link
XRT Build Version: 2.13.466 (2022.1)
       Build Date: 2022-04-14 17:43:11
          Hash ID: f5505e402c2ca1ffe45eb6d3a9399b23a0dc8776
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 30354344 bytes
Format : RAW
File   : '/mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/int/pass.hw.xilinx_u50_gen3x16_xdma_5_202210_1_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2322 bytes
Format : JSON
File   : '/mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/int/pass.hw.xilinx_u50_gen3x16_xdma_5_202210_1_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 7419 bytes
Format : RAW
File   : '/mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/int/pass.hw.xilinx_u50_gen3x16_xdma_5_202210_1.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 19338 bytes
Format : RAW
File   : '/mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (30410100 bytes) to the output file: /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/xclbin/pass.hw.xilinx_u50_gen3x16_xdma_5_202210_1.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [20:46:44] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2209.312 ; gain = 0.000 ; free physical = 26308 ; free virtual = 76467
INFO: [v++ 60-1443] [20:46:44] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/xclbin/pass.hw.xilinx_u50_gen3x16_xdma_5_202210_1.xclbin.info --input /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/xclbin/pass.hw.xilinx_u50_gen3x16_xdma_5_202210_1.xclbin
INFO: [v++ 60-1454] Run Directory: /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/run_link
INFO: [v++ 60-1441] [20:46:44] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2209.312 ; gain = 0.000 ; free physical = 26308 ; free virtual = 76467
INFO: [v++ 60-1443] [20:46:44] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/link/run_link
INFO: [v++ 60-1441] [20:46:44] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2209.312 ; gain = 0.000 ; free physical = 26309 ; free virtual = 76468
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/reports/link/system_estimate_pass.hw.xilinx_u50_gen3x16_xdma_5_202210_1.xtxt
INFO: [v++ 60-586] Created /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/xclbin/pass.hw.xilinx_u50_gen3x16_xdma_5_202210_1.ltx
INFO: [v++ 60-586] Created xclbin/pass.hw.xilinx_u50_gen3x16_xdma_5_202210_1.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/reports/link/v++_link_pass.hw.xilinx_u50_gen3x16_xdma_5_202210_1_guidance.html
	Timing Report: /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/logs/link/vivado.log
	Steps Log File: /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /mnt/HLSNAS/03.qVBgKh/HostCodeOpt/reference-files/xclbin/pass.hw.xilinx_u50_gen3x16_xdma_5_202210_1.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 41m 35s
INFO: [v++ 60-1653] Closing dispatch client.
