0.6
2017.4
Jan 30 2018
15:48:17
C:/Users/kyle/Desktop/dev/main/simple_rtl/simple_rtl.sim/sim/behav/xsim/glbl.v,1526344592,verilog,,,,glbl,,xil_defaultlib,,,,,,
C:/Users/kyle/Desktop/dev/main/simple_rtl/simple_rtl.srcs/sim/new/main_testbench.sv,1526604470,systemVerilog,,C:/Users/kyle/Desktop/dev/main/simple_rtl/simple_rtl.srcs/sources_1/new/main.sv,,main_testbench,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/kyle/Desktop/dev/main/simple_rtl/simple_rtl.srcs/sim/new/notes.sv,1526531116,systemVerilog,,,,notes,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/kyle/Desktop/dev/main/simple_rtl/simple_rtl.srcs/sources_1/new/main.sv,1526604424,systemVerilog,,C:/Users/kyle/Desktop/dev/main/simple_rtl/simple_rtl.srcs/sim/new/notes.sv,,alu;branch;pc;processor;regfile,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
