assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 191) && (signed_mult_const_asic_::a <= 255)) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 62) && (signed_mult_const_asic_::a <= 127)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 61)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 190)) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 126) && (signed_mult_const_asic_::a <= 171)) |-> (signed_mult_const_asic_::a >= 85) && (signed_mult_const_asic_::a <= 171));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 215) && (signed_mult_const_asic_::a <= 255)) |-> (signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 82) && (signed_mult_const_asic_::a <= 127)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 214) && (signed_mult_const_asic_::a <= 255)) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 42) && (signed_mult_const_asic_::a <= 84)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 84));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 41)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 84));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 39) && (signed_mult_const_asic_::a <= 81)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 171)) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 85) && (signed_mult_const_asic_::a <= 125)) |-> (signed_mult_const_asic_::a >= 85) && (signed_mult_const_asic_::a <= 171));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 214)) |-> (signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 213)) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 38)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 222) && (signed_mult_const_asic_::a <= 255)) |-> (signed_mult_const_asic_::a >= 187) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 222) && (signed_mult_const_asic_::a <= 255)) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 187) && (signed_mult_const_asic_::a <= 221)) |-> (signed_mult_const_asic_::a >= 187) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 92) && (signed_mult_const_asic_::a <= 127)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 150) && (signed_mult_const_asic_::a <= 186)) |-> (signed_mult_const_asic_::a >= 120) && (signed_mult_const_asic_::a <= 186));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 189) && (signed_mult_const_asic_::a <= 221)) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 59) && (signed_mult_const_asic_::a <= 91)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 225) && (signed_mult_const_asic_::a <= 255)) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 112) && (signed_mult_const_asic_::a <= 141)) |-> (signed_mult_const_asic_::a >= 85) && (signed_mult_const_asic_::a <= 171));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 59) && (signed_mult_const_asic_::a <= 89)) |-> (signed_mult_const_asic_::a >= 59) && (signed_mult_const_asic_::a <= 119));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 90) && (signed_mult_const_asic_::a <= 119)) |-> (signed_mult_const_asic_::a >= 59) && (signed_mult_const_asic_::a <= 119));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 228) && (signed_mult_const_asic_::a <= 255)) |-> (signed_mult_const_asic_::a >= 205) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 27) && (signed_mult_const_asic_::a <= 58)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 58));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 228) && (signed_mult_const_asic_::a <= 255)) |-> (signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 27) && (signed_mult_const_asic_::a <= 58)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 155) && (signed_mult_const_asic_::a <= 188)) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 200) && (signed_mult_const_asic_::a <= 227)) |-> (signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 120) && (signed_mult_const_asic_::a <= 149)) |-> (signed_mult_const_asic_::a >= 120) && (signed_mult_const_asic_::a <= 186));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 27) && (signed_mult_const_asic_::a <= 55)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 84));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 125) && (signed_mult_const_asic_::a <= 152)) |-> (signed_mult_const_asic_::a >= 103) && (signed_mult_const_asic_::a <= 152));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 56) && (signed_mult_const_asic_::a <= 84)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 84));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 26)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 58));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 26)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 84));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 52) && (signed_mult_const_asic_::a <= 78)) |-> (signed_mult_const_asic_::a >= 52) && (signed_mult_const_asic_::a <= 102));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 26)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 231) && (signed_mult_const_asic_::a <= 255)) |-> (signed_mult_const_asic_::a >= 187) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 85) && (signed_mult_const_asic_::a <= 111)) |-> (signed_mult_const_asic_::a >= 85) && (signed_mult_const_asic_::a <= 171));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 142) && (signed_mult_const_asic_::a <= 171)) |-> (signed_mult_const_asic_::a >= 85) && (signed_mult_const_asic_::a <= 171));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 25)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 51));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 199) && (signed_mult_const_asic_::a <= 224)) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 25)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 154)) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 53) && (signed_mult_const_asic_::a <= 78)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 24)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 84));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 233) && (signed_mult_const_asic_::a <= 255)) |-> (signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 26) && (signed_mult_const_asic_::a <= 52)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 26) && (signed_mult_const_asic_::a <= 51)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 51));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 179) && (signed_mult_const_asic_::a <= 204)) |-> (signed_mult_const_asic_::a >= 153) && (signed_mult_const_asic_::a <= 204));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 124) && (signed_mult_const_asic_::a <= 147)) |-> (signed_mult_const_asic_::a >= 85) && (signed_mult_const_asic_::a <= 171));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 103) && (signed_mult_const_asic_::a <= 127)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 79) && (signed_mult_const_asic_::a <= 102)) |-> (signed_mult_const_asic_::a >= 52) && (signed_mult_const_asic_::a <= 102));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 199)) |-> (signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 149) && (signed_mult_const_asic_::a <= 174)) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 79) && (signed_mult_const_asic_::a <= 102)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 205) && (signed_mult_const_asic_::a <= 227)) |-> (signed_mult_const_asic_::a >= 205) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 25) && (signed_mult_const_asic_::a <= 47)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 84));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 208) && (signed_mult_const_asic_::a <= 230)) |-> (signed_mult_const_asic_::a >= 187) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 148) && (signed_mult_const_asic_::a <= 171)) |-> (signed_mult_const_asic_::a >= 85) && (signed_mult_const_asic_::a <= 171));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 153) && (signed_mult_const_asic_::a <= 178)) |-> (signed_mult_const_asic_::a >= 153) && (signed_mult_const_asic_::a <= 204));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 120) && (signed_mult_const_asic_::a <= 140)) |-> (signed_mult_const_asic_::a >= 120) && (signed_mult_const_asic_::a <= 186));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 211) && (signed_mult_const_asic_::a <= 232)) |-> (signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 187) && (signed_mult_const_asic_::a <= 207)) |-> (signed_mult_const_asic_::a >= 187) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 120) && (signed_mult_const_asic_::a <= 138)) |-> (signed_mult_const_asic_::a >= 85) && (signed_mult_const_asic_::a <= 171));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 175) && (signed_mult_const_asic_::a <= 198)) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 103) && (signed_mult_const_asic_::a <= 124)) |-> (signed_mult_const_asic_::a >= 103) && (signed_mult_const_asic_::a <= 152));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 99) && (signed_mult_const_asic_::a <= 119)) |-> (signed_mult_const_asic_::a >= 59) && (signed_mult_const_asic_::a <= 119));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 148)) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 18)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 58));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 78) && (signed_mult_const_asic_::a <= 98)) |-> (signed_mult_const_asic_::a >= 59) && (signed_mult_const_asic_::a <= 119));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 85) && (signed_mult_const_asic_::a <= 104)) |-> (signed_mult_const_asic_::a >= 85) && (signed_mult_const_asic_::a <= 171));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 84) && (signed_mult_const_asic_::a <= 102)) |-> (signed_mult_const_asic_::a >= 52) && (signed_mult_const_asic_::a <= 102));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 59) && (signed_mult_const_asic_::a <= 77)) |-> (signed_mult_const_asic_::a >= 59) && (signed_mult_const_asic_::a <= 119));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 38) && (signed_mult_const_asic_::a <= 58)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 58));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 163) && (signed_mult_const_asic_::a <= 186)) |-> (signed_mult_const_asic_::a >= 120) && (signed_mult_const_asic_::a <= 186));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 191) && (signed_mult_const_asic_::a <= 210)) |-> (signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 120) && (signed_mult_const_asic_::a <= 136)) |-> (signed_mult_const_asic_::a >= 103) && (signed_mult_const_asic_::a <= 152));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 141) && (signed_mult_const_asic_::a <= 162)) |-> (signed_mult_const_asic_::a >= 120) && (signed_mult_const_asic_::a <= 186));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 85) && (signed_mult_const_asic_::a <= 102)) |-> (signed_mult_const_asic_::a >= 85) && (signed_mult_const_asic_::a <= 171));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 123) && (signed_mult_const_asic_::a <= 138)) |-> (signed_mult_const_asic_::a >= 103) && (signed_mult_const_asic_::a <= 152));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 105) && (signed_mult_const_asic_::a <= 123)) |-> (signed_mult_const_asic_::a >= 85) && (signed_mult_const_asic_::a <= 171));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 33) && (signed_mult_const_asic_::a <= 51)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 51));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 222) && (signed_mult_const_asic_::a <= 238)) |-> (signed_mult_const_asic_::a >= 205) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 67) && (signed_mult_const_asic_::a <= 84)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 84));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 239) && (signed_mult_const_asic_::a <= 255)) |-> (signed_mult_const_asic_::a >= 205) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 205) && (signed_mult_const_asic_::a <= 221)) |-> (signed_mult_const_asic_::a >= 205) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 86) && (signed_mult_const_asic_::a <= 101)) |-> (signed_mult_const_asic_::a >= 59) && (signed_mult_const_asic_::a <= 119));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 15)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 51));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 19) && (signed_mult_const_asic_::a <= 37)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 58));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 102) && (signed_mult_const_asic_::a <= 119)) |-> (signed_mult_const_asic_::a >= 59) && (signed_mult_const_asic_::a <= 119));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 15)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 84));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 67) && (signed_mult_const_asic_::a <= 83)) |-> (signed_mult_const_asic_::a >= 52) && (signed_mult_const_asic_::a <= 102));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 240) && (signed_mult_const_asic_::a <= 255)) |-> (signed_mult_const_asic_::a >= 205) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 33) && (signed_mult_const_asic_::a <= 49)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 84));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 188) && (signed_mult_const_asic_::a <= 204)) |-> (signed_mult_const_asic_::a >= 153) && (signed_mult_const_asic_::a <= 204));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 103) && (signed_mult_const_asic_::a <= 119)) |-> (signed_mult_const_asic_::a >= 103) && (signed_mult_const_asic_::a <= 152));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 14)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 58));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 103) && (signed_mult_const_asic_::a <= 119)) |-> (signed_mult_const_asic_::a >= 85) && (signed_mult_const_asic_::a <= 171));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 48) && (signed_mult_const_asic_::a <= 65)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 84));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 17) && (signed_mult_const_asic_::a <= 32)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 51));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 17) && (signed_mult_const_asic_::a <= 32)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 84));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 156) && (signed_mult_const_asic_::a <= 171)) |-> (signed_mult_const_asic_::a >= 85) && (signed_mult_const_asic_::a <= 171));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 170) && (signed_mult_const_asic_::a <= 187)) |-> (signed_mult_const_asic_::a >= 153) && (signed_mult_const_asic_::a <= 204));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 13)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 51));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 190)) |-> (signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 43) && (signed_mult_const_asic_::a <= 58)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 58));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 50) && (signed_mult_const_asic_::a <= 65)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 84));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 190) && (signed_mult_const_asic_::a <= 204)) |-> (signed_mult_const_asic_::a >= 153) && (signed_mult_const_asic_::a <= 204));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 153) && (signed_mult_const_asic_::a <= 169)) |-> (signed_mult_const_asic_::a >= 153) && (signed_mult_const_asic_::a <= 204));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 72) && (signed_mult_const_asic_::a <= 85)) |-> (signed_mult_const_asic_::a >= 59) && (signed_mult_const_asic_::a <= 119));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 38) && (signed_mult_const_asic_::a <= 51)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 51));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 52) && (signed_mult_const_asic_::a <= 65)) |-> (signed_mult_const_asic_::a >= 52) && (signed_mult_const_asic_::a <= 102));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 227) && (signed_mult_const_asic_::a <= 239)) |-> (signed_mult_const_asic_::a >= 205) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 15) && (signed_mult_const_asic_::a <= 29)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 58));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 139) && (signed_mult_const_asic_::a <= 155)) |-> (signed_mult_const_asic_::a >= 85) && (signed_mult_const_asic_::a <= 171));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 34) && (signed_mult_const_asic_::a <= 45)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 58));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 137) && (signed_mult_const_asic_::a <= 152)) |-> (signed_mult_const_asic_::a >= 103) && (signed_mult_const_asic_::a <= 152));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 215) && (signed_mult_const_asic_::a <= 226)) |-> (signed_mult_const_asic_::a >= 205) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 30) && (signed_mult_const_asic_::a <= 42)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 58));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 111) && (signed_mult_const_asic_::a <= 122)) |-> (signed_mult_const_asic_::a >= 103) && (signed_mult_const_asic_::a <= 152));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 20) && (signed_mult_const_asic_::a <= 33)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 58));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 25) && (signed_mult_const_asic_::a <= 37)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 51));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 59) && (signed_mult_const_asic_::a <= 70)) |-> (signed_mult_const_asic_::a >= 59) && (signed_mult_const_asic_::a <= 119));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 164) && (signed_mult_const_asic_::a <= 176)) |-> (signed_mult_const_asic_::a >= 153) && (signed_mult_const_asic_::a <= 204));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 139) && (signed_mult_const_asic_::a <= 152)) |-> (signed_mult_const_asic_::a >= 103) && (signed_mult_const_asic_::a <= 152));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 10) && (signed_mult_const_asic_::a <= 19)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 58));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 46) && (signed_mult_const_asic_::a <= 58)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 58));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 195) && (signed_mult_const_asic_::a <= 204)) |-> (signed_mult_const_asic_::a >= 153) && (signed_mult_const_asic_::a <= 204));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 178) && (signed_mult_const_asic_::a <= 189)) |-> (signed_mult_const_asic_::a >= 153) && (signed_mult_const_asic_::a <= 204));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 14) && (signed_mult_const_asic_::a <= 24)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 51));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 9)) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 58));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 205) && (signed_mult_const_asic_::a <= 214)) |-> (signed_mult_const_asic_::a >= 205) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 153) && (signed_mult_const_asic_::a <= 163)) |-> (signed_mult_const_asic_::a >= 153) && (signed_mult_const_asic_::a <= 204));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 164) && (signed_mult_const_asic_::a <= 174)) |-> (signed_mult_const_asic_::a >= 153) && (signed_mult_const_asic_::a <= 204));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 175) && (signed_mult_const_asic_::a <= 185)) |-> (signed_mult_const_asic_::a >= 153) && (signed_mult_const_asic_::a <= 204));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 186) && (signed_mult_const_asic_::a <= 194)) |-> (signed_mult_const_asic_::a >= 153) && (signed_mult_const_asic_::a <= 204));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 103) && (signed_mult_const_asic_::a <= 110)) |-> (signed_mult_const_asic_::a >= 103) && (signed_mult_const_asic_::a <= 152));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 53) && (signed_mult_const_asic_::a <= 97) ##1 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 18) ##1 (signed_mult_const_asic_::a >= 44) && (signed_mult_const_asic_::a <= 131) ##2 true) |-> (signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 14) && (signed_mult_const_asic_::a <= 29) ##2 (signed_mult_const_asic_::a >= 30) && (signed_mult_const_asic_::a <= 54)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##1 !signed_mult_const_asic_::valid ##1 (signed_mult_const_asic_::a >= 30) && (signed_mult_const_asic_::a <= 54)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 53) && (signed_mult_const_asic_::a <= 97) ##1 (signed_mult_const_asic_::a >= 13) && (signed_mult_const_asic_::a <= 18) ##3 true) |-> (signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 53) && (signed_mult_const_asic_::a <= 97) ##1 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 18) ##2 !signed_mult_const_asic_::valid ##1 true) |-> (signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 53) && (signed_mult_const_asic_::a <= 97) ##1 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 18) ##1 (signed_mult_const_asic_::a >= 44) && (signed_mult_const_asic_::a <= 68) ##2 true) |-> (signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 53) && (signed_mult_const_asic_::a <= 97) ##1 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 18) ##3 !signed_mult_const_asic_::valid) |-> (signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 17) && (signed_mult_const_asic_::a <= 24) ##2 (signed_mult_const_asic_::a >= 30) && (signed_mult_const_asic_::a <= 54)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 3) && (signed_mult_const_asic_::a <= 54) ##2 (signed_mult_const_asic_::a >= 35) && (signed_mult_const_asic_::a <= 54) ##1 (signed_mult_const_asic_::a >= 106) && (signed_mult_const_asic_::a <= 150) ##1 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 51));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 9) && (signed_mult_const_asic_::a <= 10) ##1 (signed_mult_const_asic_::a >= 44) && (signed_mult_const_asic_::a <= 97) ##2 true) |-> (signed_mult_const_asic_::a >= 153) && (signed_mult_const_asic_::a <= 204));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 2) && (signed_mult_const_asic_::a <= 8) ##3 (signed_mult_const_asic_::a >= 235) && (signed_mult_const_asic_::a <= 236) ##1 true) |-> (signed_mult_const_asic_::a >= 120) && (signed_mult_const_asic_::a <= 186));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 2) && (signed_mult_const_asic_::a <= 7) ##3 (signed_mult_const_asic_::a >= 235) && (signed_mult_const_asic_::a <= 236) ##1 true) |-> (signed_mult_const_asic_::a >= 120) && (signed_mult_const_asic_::a <= 186));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 2) && (signed_mult_const_asic_::a <= 9) ##3 (signed_mult_const_asic_::a >= 235) && (signed_mult_const_asic_::a <= 236) ##1 true) |-> (signed_mult_const_asic_::a >= 120) && (signed_mult_const_asic_::a <= 186));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 2) && (signed_mult_const_asic_::a <= 12) ##3 (signed_mult_const_asic_::a >= 235) && (signed_mult_const_asic_::a <= 236) ##1 true) |-> (signed_mult_const_asic_::a >= 120) && (signed_mult_const_asic_::a <= 186));
assert property(@(posedge signed_mult_const_asic_::clk) (!signed_mult_const_asic_::valid && (signed_mult_const_asic_::a >= 2) && (signed_mult_const_asic_::a <= 32) ##3 (signed_mult_const_asic_::a >= 235) && (signed_mult_const_asic_::a <= 236) ##1 true) |-> (signed_mult_const_asic_::a >= 120) && (signed_mult_const_asic_::a <= 186));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 17) && (signed_mult_const_asic_::a <= 24) ##3 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##1 true) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 53) && (signed_mult_const_asic_::a <= 97) ##1 (signed_mult_const_asic_::a >= 13) && (signed_mult_const_asic_::a <= 14) ##3 true) |-> (signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 53) && (signed_mult_const_asic_::a <= 97) ##1 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 18) ##2 (signed_mult_const_asic_::a >= 188) && (signed_mult_const_asic_::a <= 241) ##1 true) |-> (signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 53) && (signed_mult_const_asic_::a <= 97) ##1 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 18) ##1 (signed_mult_const_asic_::a >= 100) && (signed_mult_const_asic_::a <= 131) ##2 true) |-> (signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##2 (signed_mult_const_asic_::a >= 221) && (signed_mult_const_asic_::a <= 226) ##2 true) |-> (signed_mult_const_asic_::a >= 85) && (signed_mult_const_asic_::a <= 171));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 84) ##1 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##2 (signed_mult_const_asic_::a >= 30) && (signed_mult_const_asic_::a <= 54)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 10) && (signed_mult_const_asic_::a <= 21) ##2 (signed_mult_const_asic_::a >= 30) && (signed_mult_const_asic_::a <= 54)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 85) && (signed_mult_const_asic_::a <= 171) ##2 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##2 (signed_mult_const_asic_::a >= 30) && (signed_mult_const_asic_::a <= 54)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a == 0) ##2 true) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 3) && (signed_mult_const_asic_::a <= 54) ##2 (signed_mult_const_asic_::a >= 35) && (signed_mult_const_asic_::a <= 54) ##1 (signed_mult_const_asic_::a >= 141) && (signed_mult_const_asic_::a <= 150) ##1 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 51));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 9) && (signed_mult_const_asic_::a <= 10) ##1 (signed_mult_const_asic_::a >= 44) && (signed_mult_const_asic_::a <= 45) ##2 true) |-> (signed_mult_const_asic_::a >= 153) && (signed_mult_const_asic_::a <= 204));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 39) ##2 (signed_mult_const_asic_::a >= 111) && (signed_mult_const_asic_::a <= 118) ##2 true) |-> (signed_mult_const_asic_::a >= 103) && (signed_mult_const_asic_::a <= 152));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 39) ##2 (signed_mult_const_asic_::a >= 42) && (signed_mult_const_asic_::a <= 45) ##2 true) |-> (signed_mult_const_asic_::a >= 103) && (signed_mult_const_asic_::a <= 152));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 39) ##2 (signed_mult_const_asic_::a == 69) ##2 true) |-> (signed_mult_const_asic_::a >= 103) && (signed_mult_const_asic_::a <= 152));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 161) && (signed_mult_const_asic_::a <= 208) ##1 (signed_mult_const_asic_::a >= 167) && (signed_mult_const_asic_::a <= 168) ##3 true) |-> (signed_mult_const_asic_::a >= 187) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) (signed_mult_const_asic_::valid ##3 (signed_mult_const_asic_::a == 102) ##1 true) |-> (signed_mult_const_asic_::a >= 59) && (signed_mult_const_asic_::a <= 119));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 139) && (signed_mult_const_asic_::a <= 176) ##1 (signed_mult_const_asic_::a >= 7) && (signed_mult_const_asic_::a <= 10) ##1 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 58));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 2) && (signed_mult_const_asic_::a <= 32) ##3 (signed_mult_const_asic_::a >= 235) && (signed_mult_const_asic_::a <= 236) && signed_mult_const_asic_::valid ##1 true) |-> (signed_mult_const_asic_::a >= 120) && (signed_mult_const_asic_::a <= 186));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 2) && (signed_mult_const_asic_::a <= 32) ##3 (signed_mult_const_asic_::a >= 235) && (signed_mult_const_asic_::a <= 236) ##1 !signed_mult_const_asic_::valid) |-> (signed_mult_const_asic_::a >= 120) && (signed_mult_const_asic_::a <= 186));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 2) && (signed_mult_const_asic_::a <= 32) ##1 (signed_mult_const_asic_::a >= 2) && (signed_mult_const_asic_::a <= 45) ##2 (signed_mult_const_asic_::a >= 235) && (signed_mult_const_asic_::a <= 236) ##1 true) |-> (signed_mult_const_asic_::a >= 120) && (signed_mult_const_asic_::a <= 186));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 167) && (signed_mult_const_asic_::a <= 168) ##1 (signed_mult_const_asic_::a >= 63) && (signed_mult_const_asic_::a <= 130) ##2 true) |-> (signed_mult_const_asic_::a >= 187) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 2) && (signed_mult_const_asic_::a <= 32) ##1 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 70) ##2 (signed_mult_const_asic_::a >= 235) && (signed_mult_const_asic_::a <= 236) ##1 true) |-> (signed_mult_const_asic_::a >= 120) && (signed_mult_const_asic_::a <= 186));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 2) && (signed_mult_const_asic_::a <= 32) ##1 (signed_mult_const_asic_::a >= 2) && (signed_mult_const_asic_::a <= 75) ##2 (signed_mult_const_asic_::a >= 235) && (signed_mult_const_asic_::a <= 236) ##1 true) |-> (signed_mult_const_asic_::a >= 120) && (signed_mult_const_asic_::a <= 186));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 167) && (signed_mult_const_asic_::a <= 168) ##2 (signed_mult_const_asic_::a >= 100) && (signed_mult_const_asic_::a <= 105) ##1 true) |-> (signed_mult_const_asic_::a >= 187) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 2) && (signed_mult_const_asic_::a <= 32) ##1 (signed_mult_const_asic_::a >= 2) && (signed_mult_const_asic_::a <= 121) ##2 (signed_mult_const_asic_::a >= 235) && (signed_mult_const_asic_::a <= 236) ##1 true) |-> (signed_mult_const_asic_::a >= 120) && (signed_mult_const_asic_::a <= 186));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 2) && (signed_mult_const_asic_::a <= 32) ##1 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 116) ##2 (signed_mult_const_asic_::a >= 235) && (signed_mult_const_asic_::a <= 236) ##1 true) |-> (signed_mult_const_asic_::a >= 120) && (signed_mult_const_asic_::a <= 186));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 143) && (signed_mult_const_asic_::a <= 195) ##2 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##2 (signed_mult_const_asic_::a >= 30) && (signed_mult_const_asic_::a <= 54)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 133) && (signed_mult_const_asic_::a <= 192) ##2 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##2 (signed_mult_const_asic_::a >= 30) && (signed_mult_const_asic_::a <= 54)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##1 (signed_mult_const_asic_::a >= 108) && (signed_mult_const_asic_::a <= 135) ##1 (signed_mult_const_asic_::a >= 168) && (signed_mult_const_asic_::a <= 176) ##2 true) |-> (signed_mult_const_asic_::a >= 85) && (signed_mult_const_asic_::a <= 171));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##1 (signed_mult_const_asic_::a >= 108) && (signed_mult_const_asic_::a <= 135) ##2 (signed_mult_const_asic_::a >= 226) && (signed_mult_const_asic_::a <= 235) ##1 true) |-> (signed_mult_const_asic_::a >= 85) && (signed_mult_const_asic_::a <= 171));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##1 (signed_mult_const_asic_::a >= 108) && (signed_mult_const_asic_::a <= 135) ##2 (signed_mult_const_asic_::a >= 186) && (signed_mult_const_asic_::a <= 191) ##1 true) |-> (signed_mult_const_asic_::a >= 85) && (signed_mult_const_asic_::a <= 171));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 53) && (signed_mult_const_asic_::a <= 97) ##1 (signed_mult_const_asic_::a == 13) ##3 true) |-> (signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##1 (signed_mult_const_asic_::a >= 108) && (signed_mult_const_asic_::a <= 135) ##2 (signed_mult_const_asic_::a >= 63) && (signed_mult_const_asic_::a <= 75) ##1 true) |-> (signed_mult_const_asic_::a >= 85) && (signed_mult_const_asic_::a <= 171));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 53) && (signed_mult_const_asic_::a <= 97) ##1 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 18) ##2 (signed_mult_const_asic_::a >= 188) && (signed_mult_const_asic_::a <= 213) ##1 true) |-> (signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 53) && (signed_mult_const_asic_::a <= 97) ##1 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 18) ##1 (signed_mult_const_asic_::a >= 124) && (signed_mult_const_asic_::a <= 131) ##2 true) |-> (signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 53) && (signed_mult_const_asic_::a <= 97) ##1 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 18) ##1 !signed_mult_const_asic_::valid ##2 true) |-> (signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 53) && (signed_mult_const_asic_::a <= 97) ##1 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 18) ##2 (signed_mult_const_asic_::a >= 26) && (signed_mult_const_asic_::a <= 72) ##1 true) |-> (signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 53) && (signed_mult_const_asic_::a <= 97) ##1 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 18) ##2 (signed_mult_const_asic_::a >= 72) && (signed_mult_const_asic_::a <= 106) ##1 true) |-> (signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 60) && (signed_mult_const_asic_::a <= 121) ##2 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##2 (signed_mult_const_asic_::a >= 30) && (signed_mult_const_asic_::a <= 54)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 80) && (signed_mult_const_asic_::a <= 166) ##2 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##2 (signed_mult_const_asic_::a >= 30) && (signed_mult_const_asic_::a <= 54)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##2 (signed_mult_const_asic_::a >= 30) && (signed_mult_const_asic_::a <= 31)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 22) && (signed_mult_const_asic_::a <= 32) ##2 (signed_mult_const_asic_::a >= 30) && (signed_mult_const_asic_::a <= 54)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 81) && (signed_mult_const_asic_::a <= 166) ##2 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##2 (signed_mult_const_asic_::a >= 30) && (signed_mult_const_asic_::a <= 54)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 155) && (signed_mult_const_asic_::a <= 207) ##2 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##2 (signed_mult_const_asic_::a >= 30) && (signed_mult_const_asic_::a <= 54)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 3) && (signed_mult_const_asic_::a <= 54) ##2 (signed_mult_const_asic_::a == 46) ##2 !signed_mult_const_asic_::valid) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 51));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 3) && (signed_mult_const_asic_::a <= 54) ##2 (signed_mult_const_asic_::a == 41) ##2 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 51));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 3) && (signed_mult_const_asic_::a <= 54) ##3 (signed_mult_const_asic_::a == 251) ##1 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 51));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 3) && (signed_mult_const_asic_::a <= 54) ##3 (signed_mult_const_asic_::a == 106) ##1 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 51));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 3) && (signed_mult_const_asic_::a <= 54) ##2 (signed_mult_const_asic_::a == 46) && signed_mult_const_asic_::valid ##2 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 51));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 3) && (signed_mult_const_asic_::a <= 54) ##2 (signed_mult_const_asic_::a == 54) ##2 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 51));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 3) && (signed_mult_const_asic_::a <= 54) ##1 (signed_mult_const_asic_::a >= 143) && (signed_mult_const_asic_::a <= 207) ##1 (signed_mult_const_asic_::a == 46) ##2 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 51));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 186) && (signed_mult_const_asic_::a <= 255) ##1 (signed_mult_const_asic_::a >= 167) && (signed_mult_const_asic_::a <= 168) && signed_mult_const_asic_::valid ##3 true) |-> (signed_mult_const_asic_::a >= 187) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 186) && (signed_mult_const_asic_::a <= 255) ##1 (signed_mult_const_asic_::a >= 167) && (signed_mult_const_asic_::a <= 168) ##2 !signed_mult_const_asic_::valid ##1 true) |-> (signed_mult_const_asic_::a >= 187) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 126) ##3 (signed_mult_const_asic_::a == 102) ##1 true) |-> (signed_mult_const_asic_::a >= 59) && (signed_mult_const_asic_::a <= 119));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 114) && (signed_mult_const_asic_::a <= 182) ##1 (signed_mult_const_asic_::a >= 9) && (signed_mult_const_asic_::a <= 10) ##3 true) |-> (signed_mult_const_asic_::a >= 153) && (signed_mult_const_asic_::a <= 204));
assert property(@(posedge signed_mult_const_asic_::clk) (!signed_mult_const_asic_::valid ##2 (signed_mult_const_asic_::a >= 196) && (signed_mult_const_asic_::a <= 254) ##1 (signed_mult_const_asic_::a == 146) ##1 true) |-> (signed_mult_const_asic_::a >= 205) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) (!signed_mult_const_asic_::valid ##2 (signed_mult_const_asic_::a >= 189) && (signed_mult_const_asic_::a <= 254) ##1 (signed_mult_const_asic_::a == 146) ##1 true) |-> (signed_mult_const_asic_::a >= 205) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) (!signed_mult_const_asic_::valid && (signed_mult_const_asic_::a >= 3) && (signed_mult_const_asic_::a <= 54) ##2 (signed_mult_const_asic_::a == 46) ##2 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 51));
assert property(@(posedge signed_mult_const_asic_::clk) (!signed_mult_const_asic_::valid ##2 (signed_mult_const_asic_::a >= 171) && (signed_mult_const_asic_::a <= 254) ##1 (signed_mult_const_asic_::a == 146) ##1 true) |-> (signed_mult_const_asic_::a >= 205) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) (!signed_mult_const_asic_::valid ##2 (signed_mult_const_asic_::a >= 158) && (signed_mult_const_asic_::a <= 253) ##1 (signed_mult_const_asic_::a == 146) ##1 true) |-> (signed_mult_const_asic_::a >= 205) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 34) && (signed_mult_const_asic_::a <= 54) ##2 (signed_mult_const_asic_::a == 46) ##2 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 51));
assert property(@(posedge signed_mult_const_asic_::clk) (!signed_mult_const_asic_::valid ##2 (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 253) ##1 (signed_mult_const_asic_::a == 146) ##1 true) |-> (signed_mult_const_asic_::a >= 205) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) (!signed_mult_const_asic_::valid ##2 (signed_mult_const_asic_::a >= 124) && (signed_mult_const_asic_::a <= 254) ##1 (signed_mult_const_asic_::a == 146) ##1 true) |-> (signed_mult_const_asic_::a >= 205) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 81) && (signed_mult_const_asic_::a <= 166) ##3 (signed_mult_const_asic_::a == 102) ##1 true) |-> (signed_mult_const_asic_::a >= 59) && (signed_mult_const_asic_::a <= 119));
assert property(@(posedge signed_mult_const_asic_::clk) (!signed_mult_const_asic_::valid && (signed_mult_const_asic_::a >= 9) && (signed_mult_const_asic_::a <= 10) ##2 !signed_mult_const_asic_::valid ##1 true) |-> (signed_mult_const_asic_::a >= 153) && (signed_mult_const_asic_::a <= 204));
assert property(@(posedge signed_mult_const_asic_::clk) (!signed_mult_const_asic_::valid && (signed_mult_const_asic_::a >= 9) && (signed_mult_const_asic_::a <= 10) ##1 signed_mult_const_asic_::valid ##2 true) |-> (signed_mult_const_asic_::a >= 153) && (signed_mult_const_asic_::a <= 204));
assert property(@(posedge signed_mult_const_asic_::clk) (signed_mult_const_asic_::valid ##1 !signed_mult_const_asic_::valid && (signed_mult_const_asic_::a >= 9) && (signed_mult_const_asic_::a <= 10) ##3 true) |-> (signed_mult_const_asic_::a >= 153) && (signed_mult_const_asic_::a <= 204));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 9) && (signed_mult_const_asic_::a <= 10) ##3 !signed_mult_const_asic_::valid) |-> (signed_mult_const_asic_::a >= 153) && (signed_mult_const_asic_::a <= 204));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 9) && (signed_mult_const_asic_::a <= 10) ##1 (signed_mult_const_asic_::a == 45) ##2 true) |-> (signed_mult_const_asic_::a >= 153) && (signed_mult_const_asic_::a <= 204));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 186) && (signed_mult_const_asic_::a <= 218) ##1 (signed_mult_const_asic_::a >= 167) && (signed_mult_const_asic_::a <= 168) ##3 true) |-> (signed_mult_const_asic_::a >= 187) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) (!signed_mult_const_asic_::valid && (signed_mult_const_asic_::a >= 186) && (signed_mult_const_asic_::a <= 255) ##1 (signed_mult_const_asic_::a >= 167) && (signed_mult_const_asic_::a <= 168) ##3 true) |-> (signed_mult_const_asic_::a >= 187) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 80) && (signed_mult_const_asic_::a <= 166) ##1 (signed_mult_const_asic_::a >= 9) && (signed_mult_const_asic_::a <= 10) ##3 true) |-> (signed_mult_const_asic_::a >= 153) && (signed_mult_const_asic_::a <= 204));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 7) ##3 (signed_mult_const_asic_::a == 191) ##1 true) |-> (signed_mult_const_asic_::a >= 103) && (signed_mult_const_asic_::a <= 152));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 8) ##3 (signed_mult_const_asic_::a == 191) ##1 true) |-> (signed_mult_const_asic_::a >= 103) && (signed_mult_const_asic_::a <= 152));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 9) ##3 (signed_mult_const_asic_::a == 191) ##1 true) |-> (signed_mult_const_asic_::a >= 103) && (signed_mult_const_asic_::a <= 152));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 98) && (signed_mult_const_asic_::a <= 147) ##3 (signed_mult_const_asic_::a == 102) ##1 true) |-> (signed_mult_const_asic_::a >= 59) && (signed_mult_const_asic_::a <= 119));
assert property(@(posedge signed_mult_const_asic_::clk) (signed_mult_const_asic_::rstn ##4 true) |-> (signed_mult_const_asic_::a >= 52) && (signed_mult_const_asic_::a <= 102));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 11) ##3 (signed_mult_const_asic_::a == 191) ##1 true) |-> (signed_mult_const_asic_::a >= 103) && (signed_mult_const_asic_::a <= 152));
assert property(@(posedge signed_mult_const_asic_::clk) (signed_mult_const_asic_::rstn ##2 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 51));
assert property(@(posedge signed_mult_const_asic_::clk) (signed_mult_const_asic_::rstn) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 51));
assert property(@(posedge signed_mult_const_asic_::clk) (signed_mult_const_asic_::rstn ##3 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 51));
assert property(@(posedge signed_mult_const_asic_::clk) (signed_mult_const_asic_::rstn ##1 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 51));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 186) && (signed_mult_const_asic_::a <= 209) ##1 (signed_mult_const_asic_::a >= 167) && (signed_mult_const_asic_::a <= 168) ##3 true) |-> (signed_mult_const_asic_::a >= 187) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 20) ##3 (signed_mult_const_asic_::a == 191) ##1 true) |-> (signed_mult_const_asic_::a >= 103) && (signed_mult_const_asic_::a <= 152));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 19) ##3 (signed_mult_const_asic_::a == 191) ##1 true) |-> (signed_mult_const_asic_::a >= 103) && (signed_mult_const_asic_::a <= 152));
assert property(@(posedge signed_mult_const_asic_::clk) (!signed_mult_const_asic_::valid ##2 !signed_mult_const_asic_::valid ##1 (signed_mult_const_asic_::a == 146) ##1 true) |-> (signed_mult_const_asic_::a >= 205) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) (!signed_mult_const_asic_::valid ##3 (signed_mult_const_asic_::a == 146) ##1 signed_mult_const_asic_::valid) |-> (signed_mult_const_asic_::a >= 205) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 40) ##2 (signed_mult_const_asic_::a == 145) ##1 true) |-> (signed_mult_const_asic_::a >= 153) && (signed_mult_const_asic_::a <= 204));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 40) ##2 (signed_mult_const_asic_::a == 26) ##1 true) |-> (signed_mult_const_asic_::a >= 153) && (signed_mult_const_asic_::a <= 204));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 56) && (signed_mult_const_asic_::a <= 108) ##1 !signed_mult_const_asic_::valid && (signed_mult_const_asic_::a >= 9) && (signed_mult_const_asic_::a <= 10) ##3 true) |-> (signed_mult_const_asic_::a >= 153) && (signed_mult_const_asic_::a <= 204));
assert property(@(posedge signed_mult_const_asic_::clk) (!signed_mult_const_asic_::valid && (signed_mult_const_asic_::a >= 205) && (signed_mult_const_asic_::a <= 255) ##1 (signed_mult_const_asic_::a == 75) ##3 true) |-> (signed_mult_const_asic_::a >= 52) && (signed_mult_const_asic_::a <= 102));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 40) ##1 (signed_mult_const_asic_::a == 44) ##2 true) |-> (signed_mult_const_asic_::a >= 153) && (signed_mult_const_asic_::a <= 204));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 40) ##1 (signed_mult_const_asic_::a == 97) ##2 true) |-> (signed_mult_const_asic_::a >= 153) && (signed_mult_const_asic_::a <= 204));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 39) ##3 (signed_mult_const_asic_::a == 37) ##1 true) |-> (signed_mult_const_asic_::a >= 103) && (signed_mult_const_asic_::a <= 152));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 99) && (signed_mult_const_asic_::a <= 151) ##1 (signed_mult_const_asic_::a >= 9) && (signed_mult_const_asic_::a <= 10) ##3 true) |-> (signed_mult_const_asic_::a >= 153) && (signed_mult_const_asic_::a <= 204));
assert property(@(posedge signed_mult_const_asic_::clk) (signed_mult_const_asic_::rstn ##3 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 58));
assert property(@(posedge signed_mult_const_asic_::clk) (signed_mult_const_asic_::rstn ##2 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 58));
assert property(@(posedge signed_mult_const_asic_::clk) (signed_mult_const_asic_::rstn ##1 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 58));
assert property(@(posedge signed_mult_const_asic_::clk) (signed_mult_const_asic_::rstn) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 58));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 204) && (signed_mult_const_asic_::a <= 255) ##1 (signed_mult_const_asic_::a >= 9) && (signed_mult_const_asic_::a <= 10) ##3 true) |-> (signed_mult_const_asic_::a >= 153) && (signed_mult_const_asic_::a <= 204));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 139) && (signed_mult_const_asic_::a <= 143) ##1 (signed_mult_const_asic_::a == 220) ##1 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 58));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 205) && (signed_mult_const_asic_::a <= 255) ##1 (signed_mult_const_asic_::a == 75) ##1 !signed_mult_const_asic_::valid ##2 true) |-> (signed_mult_const_asic_::a >= 52) && (signed_mult_const_asic_::a <= 102));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 205) && (signed_mult_const_asic_::a <= 255) ##1 (signed_mult_const_asic_::a == 81) ##3 true) |-> (signed_mult_const_asic_::a >= 52) && (signed_mult_const_asic_::a <= 102));
assert property(@(posedge signed_mult_const_asic_::clk) (signed_mult_const_asic_::rstn ##4 true) |-> (signed_mult_const_asic_::a >= 59) && (signed_mult_const_asic_::a <= 119));
assert property(@(posedge signed_mult_const_asic_::clk) (!signed_mult_const_asic_::valid && (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 79) ##3 (signed_mult_const_asic_::a == 146) ##1 true) |-> (signed_mult_const_asic_::a >= 205) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 205) && (signed_mult_const_asic_::a <= 255) ##2 (signed_mult_const_asic_::a == 155) ##2 true) |-> (signed_mult_const_asic_::a >= 52) && (signed_mult_const_asic_::a <= 102));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 102) && (signed_mult_const_asic_::a <= 120) ##2 (signed_mult_const_asic_::a >= 139) && (signed_mult_const_asic_::a <= 143) ##2 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 58));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 59) && (signed_mult_const_asic_::a <= 120) ##1 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 84) ##1 (signed_mult_const_asic_::a >= 139) && (signed_mult_const_asic_::a <= 143) ##2 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 58));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 99) && (signed_mult_const_asic_::a <= 120) ##2 (signed_mult_const_asic_::a >= 139) && (signed_mult_const_asic_::a <= 143) ##2 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 58));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 174) && (signed_mult_const_asic_::a <= 185) ##2 (signed_mult_const_asic_::a == 102) ##1 true) |-> (signed_mult_const_asic_::a >= 59) && (signed_mult_const_asic_::a <= 119));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 50) ##3 (signed_mult_const_asic_::a == 146) ##1 true) |-> (signed_mult_const_asic_::a >= 205) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 176) && (signed_mult_const_asic_::a <= 190) ##2 (signed_mult_const_asic_::a == 102) ##1 true) |-> (signed_mult_const_asic_::a >= 59) && (signed_mult_const_asic_::a <= 119));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 53) ##3 (signed_mult_const_asic_::a == 146) ##1 true) |-> (signed_mult_const_asic_::a >= 205) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 87) && (signed_mult_const_asic_::a <= 120) ##2 (signed_mult_const_asic_::a >= 139) && (signed_mult_const_asic_::a <= 143) ##2 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 58));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 52) && (signed_mult_const_asic_::a <= 103) ##2 (signed_mult_const_asic_::a == 30) ##1 !signed_mult_const_asic_::valid ##1 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 84));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 139) && (signed_mult_const_asic_::a <= 176) ##1 (signed_mult_const_asic_::a == 10) ##1 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 58));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 52) && (signed_mult_const_asic_::a <= 103) ##2 (signed_mult_const_asic_::a == 14) ##2 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 84));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 52) && (signed_mult_const_asic_::a <= 103) ##2 !signed_mult_const_asic_::valid && (signed_mult_const_asic_::a == 30) ##2 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 84));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 60) ##3 (signed_mult_const_asic_::a == 146) ##1 true) |-> (signed_mult_const_asic_::a >= 205) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 139) && (signed_mult_const_asic_::a <= 176) ##1 (signed_mult_const_asic_::a == 7) ##1 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 58));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 139) && (signed_mult_const_asic_::a <= 176) ##1 (signed_mult_const_asic_::a == 93) ##1 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 58));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 160) && (signed_mult_const_asic_::a <= 183) ##2 (signed_mult_const_asic_::a == 102) ##1 true) |-> (signed_mult_const_asic_::a >= 59) && (signed_mult_const_asic_::a <= 119));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 2) && (signed_mult_const_asic_::a <= 32) ##1 (signed_mult_const_asic_::a >= 75) && (signed_mult_const_asic_::a <= 152) ##2 (signed_mult_const_asic_::a >= 235) && (signed_mult_const_asic_::a <= 236) ##1 true) |-> (signed_mult_const_asic_::a >= 120) && (signed_mult_const_asic_::a <= 186));
assert property(@(posedge signed_mult_const_asic_::clk) (!signed_mult_const_asic_::valid && (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 129) ##3 (signed_mult_const_asic_::a == 146) ##1 true) |-> (signed_mult_const_asic_::a >= 205) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 2) && (signed_mult_const_asic_::a <= 32) ##1 signed_mult_const_asic_::valid ##1 (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255) ##1 (signed_mult_const_asic_::a >= 235) && (signed_mult_const_asic_::a <= 236) ##1 true) |-> (signed_mult_const_asic_::a >= 120) && (signed_mult_const_asic_::a <= 186));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 59) && (signed_mult_const_asic_::a <= 120) ##1 signed_mult_const_asic_::valid ##1 (signed_mult_const_asic_::a >= 139) && (signed_mult_const_asic_::a <= 143) ##2 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 58));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 2) && (signed_mult_const_asic_::a <= 32) ##1 signed_mult_const_asic_::valid ##1 signed_mult_const_asic_::valid ##1 (signed_mult_const_asic_::a >= 235) && (signed_mult_const_asic_::a <= 236) ##1 true) |-> (signed_mult_const_asic_::a >= 120) && (signed_mult_const_asic_::a <= 186));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 2) && (signed_mult_const_asic_::a <= 32) ##1 signed_mult_const_asic_::valid ##2 (signed_mult_const_asic_::a == 235) ##1 true) |-> (signed_mult_const_asic_::a >= 120) && (signed_mult_const_asic_::a <= 186));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 59) && (signed_mult_const_asic_::a <= 120) ##2 (signed_mult_const_asic_::a == 139) ##2 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 58));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 2) && (signed_mult_const_asic_::a <= 32) ##1 signed_mult_const_asic_::valid ##1 (signed_mult_const_asic_::a >= 175) && (signed_mult_const_asic_::a <= 255) ##1 (signed_mult_const_asic_::a >= 235) && (signed_mult_const_asic_::a <= 236) ##1 true) |-> (signed_mult_const_asic_::a >= 120) && (signed_mult_const_asic_::a <= 186));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 2) && (signed_mult_const_asic_::a <= 32) ##1 signed_mult_const_asic_::valid ##1 (signed_mult_const_asic_::a >= 206) && (signed_mult_const_asic_::a <= 255) ##1 (signed_mult_const_asic_::a >= 235) && (signed_mult_const_asic_::a <= 236) ##1 true) |-> (signed_mult_const_asic_::a >= 120) && (signed_mult_const_asic_::a <= 186));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 167) && (signed_mult_const_asic_::a <= 168) ##1 (signed_mult_const_asic_::a == 130) ##2 true) |-> (signed_mult_const_asic_::a >= 187) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 167) && (signed_mult_const_asic_::a <= 168) ##1 (signed_mult_const_asic_::a == 63) ##2 true) |-> (signed_mult_const_asic_::a >= 187) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 167) && (signed_mult_const_asic_::a <= 168) ##2 (signed_mult_const_asic_::a == 252) ##1 true) |-> (signed_mult_const_asic_::a >= 187) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 52) && (signed_mult_const_asic_::a <= 65) ##2 (signed_mult_const_asic_::a == 30) ##2 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 84));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 117) && (signed_mult_const_asic_::a <= 182) ##3 (signed_mult_const_asic_::a == 102) ##1 true) |-> (signed_mult_const_asic_::a >= 59) && (signed_mult_const_asic_::a <= 119));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 52) && (signed_mult_const_asic_::a <= 103) ##1 (signed_mult_const_asic_::a >= 138) && (signed_mult_const_asic_::a <= 252) ##1 (signed_mult_const_asic_::a == 30) ##2 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 84));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 104) && (signed_mult_const_asic_::a <= 154) ##2 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##2 (signed_mult_const_asic_::a >= 30) && (signed_mult_const_asic_::a <= 54)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 148) && (signed_mult_const_asic_::a <= 181) ##1 (signed_mult_const_asic_::a == 228) ##2 true) |-> (signed_mult_const_asic_::a >= 187) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 148) && (signed_mult_const_asic_::a <= 181) ##2 (signed_mult_const_asic_::a == 100) ##1 true) |-> (signed_mult_const_asic_::a >= 187) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 148) && (signed_mult_const_asic_::a <= 181) ##2 (signed_mult_const_asic_::a == 105) ##1 true) |-> (signed_mult_const_asic_::a >= 187) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) (signed_mult_const_asic_::rstn ##3 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 84));
assert property(@(posedge signed_mult_const_asic_::clk) (signed_mult_const_asic_::rstn) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 84));
assert property(@(posedge signed_mult_const_asic_::clk) (signed_mult_const_asic_::rstn ##2 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 84));
assert property(@(posedge signed_mult_const_asic_::clk) (signed_mult_const_asic_::rstn ##1 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 84));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 77) && (signed_mult_const_asic_::a <= 85) ##1 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 18) ##3 true) |-> (signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 77) && (signed_mult_const_asic_::a <= 87) ##1 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 18) ##3 true) |-> (signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) (signed_mult_const_asic_::rstn ##4 true) |-> (signed_mult_const_asic_::a >= 85) && (signed_mult_const_asic_::a <= 171));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 67) && (signed_mult_const_asic_::a <= 80) ##1 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 18) ##3 true) |-> (signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) (!signed_mult_const_asic_::valid && (signed_mult_const_asic_::a >= 53) && (signed_mult_const_asic_::a <= 97) ##1 (signed_mult_const_asic_::a == 6) ##3 true) |-> (signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 34) && (signed_mult_const_asic_::a <= 44) ##1 (signed_mult_const_asic_::a == 121) ##3 true) |-> (signed_mult_const_asic_::a >= 85) && (signed_mult_const_asic_::a <= 171));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 122) && (signed_mult_const_asic_::a <= 186) ##2 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##2 (signed_mult_const_asic_::a >= 30) && (signed_mult_const_asic_::a <= 54)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 120) && (signed_mult_const_asic_::a <= 186) ##2 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##2 (signed_mult_const_asic_::a >= 30) && (signed_mult_const_asic_::a <= 54)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 53) && (signed_mult_const_asic_::a <= 97) ##1 (signed_mult_const_asic_::a == 14) ##3 true) |-> (signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 53) && (signed_mult_const_asic_::a <= 97) ##1 (signed_mult_const_asic_::a == 18) ##3 true) |-> (signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 53) && (signed_mult_const_asic_::a <= 97) ##1 (signed_mult_const_asic_::a == 9) ##3 true) |-> (signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 53) && (signed_mult_const_asic_::a <= 97) ##1 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 3) ##3 true) |-> (signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##1 (signed_mult_const_asic_::a >= 108) && (signed_mult_const_asic_::a <= 135) ##2 (signed_mult_const_asic_::a == 75) ##1 true) |-> (signed_mult_const_asic_::a >= 85) && (signed_mult_const_asic_::a <= 171));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 53) && (signed_mult_const_asic_::a <= 97) ##1 (signed_mult_const_asic_::a == 0) ##3 true) |-> (signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 53) && (signed_mult_const_asic_::a <= 97) ##3 (signed_mult_const_asic_::a == 106) ##1 true) |-> (signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 53) && (signed_mult_const_asic_::a <= 97) ##1 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 18) ##2 (signed_mult_const_asic_::a == 138) ##1 true) |-> (signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##1 (signed_mult_const_asic_::a == 121) ##2 signed_mult_const_asic_::valid ##1 true) |-> (signed_mult_const_asic_::a >= 85) && (signed_mult_const_asic_::a <= 171));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##1 (signed_mult_const_asic_::a == 114) ##3 true) |-> (signed_mult_const_asic_::a >= 85) && (signed_mult_const_asic_::a <= 171));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##2 (signed_mult_const_asic_::a == 168) ##2 true) |-> (signed_mult_const_asic_::a >= 85) && (signed_mult_const_asic_::a <= 171));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##2 (signed_mult_const_asic_::a == 176) ##2 true) |-> (signed_mult_const_asic_::a >= 85) && (signed_mult_const_asic_::a <= 171));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##2 (signed_mult_const_asic_::a == 226) ##2 true) |-> (signed_mult_const_asic_::a >= 85) && (signed_mult_const_asic_::a <= 171));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##3 (signed_mult_const_asic_::a == 63) ##1 true) |-> (signed_mult_const_asic_::a >= 85) && (signed_mult_const_asic_::a <= 171));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 52) && (signed_mult_const_asic_::a <= 103) ##2 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##2 (signed_mult_const_asic_::a >= 30) && (signed_mult_const_asic_::a <= 54)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 58) ##1 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##2 (signed_mult_const_asic_::a >= 30) && (signed_mult_const_asic_::a <= 54)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##2 (signed_mult_const_asic_::a == 37)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##2 (signed_mult_const_asic_::a >= 53) && (signed_mult_const_asic_::a <= 54)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##2 (signed_mult_const_asic_::a == 30)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 111) && (signed_mult_const_asic_::a <= 153) ##2 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##2 (signed_mult_const_asic_::a >= 30) && (signed_mult_const_asic_::a <= 54)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 162) && (signed_mult_const_asic_::a <= 208) ##3 (signed_mult_const_asic_::a >= 86) && (signed_mult_const_asic_::a <= 93) ##1 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 11) ##1 (signed_mult_const_asic_::a >= 57) && (signed_mult_const_asic_::a <= 109) ##2 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##1 true) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 187) && (signed_mult_const_asic_::a <= 255) ##1 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##1 (signed_mult_const_asic_::a >= 151) && (signed_mult_const_asic_::a <= 253) ##1 (signed_mult_const_asic_::a >= 30) && (signed_mult_const_asic_::a <= 54)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 187) && (signed_mult_const_asic_::a <= 255) ##1 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##1 (signed_mult_const_asic_::a >= 168) && (signed_mult_const_asic_::a <= 253) ##1 (signed_mult_const_asic_::a >= 30) && (signed_mult_const_asic_::a <= 54)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 42) ##2 (signed_mult_const_asic_::a >= 110) && (signed_mult_const_asic_::a <= 183) ##1 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##1 true) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 9) && (signed_mult_const_asic_::a <= 15) ##2 (signed_mult_const_asic_::a >= 30) && (signed_mult_const_asic_::a <= 54)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) (signed_mult_const_asic_::rstn ##1 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) (signed_mult_const_asic_::rstn ##4 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) (signed_mult_const_asic_::rstn) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) (signed_mult_const_asic_::rstn ##3 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) (signed_mult_const_asic_::rstn ##2 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##2 (signed_mult_const_asic_::a == 31)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##2 (signed_mult_const_asic_::a == 42)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##2 (signed_mult_const_asic_::a == 45)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##2 (signed_mult_const_asic_::a == 53)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 25) && (signed_mult_const_asic_::a <= 32) ##2 (signed_mult_const_asic_::a >= 30) && (signed_mult_const_asic_::a <= 54)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##2 (signed_mult_const_asic_::a == 54)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 187) && (signed_mult_const_asic_::a <= 255) ##3 (signed_mult_const_asic_::a == 46)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) (signed_mult_const_asic_::rstn ##2 true) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) (signed_mult_const_asic_::rstn ##1 true) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) (signed_mult_const_asic_::rstn ##3 true) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 187) && (signed_mult_const_asic_::a <= 255) ##1 !signed_mult_const_asic_::valid && (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##2 (signed_mult_const_asic_::a >= 30) && (signed_mult_const_asic_::a <= 54)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 174) && (signed_mult_const_asic_::a <= 183) ##2 (signed_mult_const_asic_::a == 247) ##2 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 130) && (signed_mult_const_asic_::a <= 255) ##1 (signed_mult_const_asic_::a >= 187) && (signed_mult_const_asic_::a <= 255) ##1 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##2 (signed_mult_const_asic_::a >= 30) && (signed_mult_const_asic_::a <= 54)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) (!signed_mult_const_asic_::valid && (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 42) ##1 (signed_mult_const_asic_::a >= 57) && (signed_mult_const_asic_::a <= 109) ##2 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##1 true) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255) ##1 (signed_mult_const_asic_::a >= 187) && (signed_mult_const_asic_::a <= 255) ##1 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##2 (signed_mult_const_asic_::a >= 30) && (signed_mult_const_asic_::a <= 54)) |-> signed_mult_const_asic_::valid);
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 9) ##1 (signed_mult_const_asic_::a >= 57) && (signed_mult_const_asic_::a <= 109) ##2 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##1 true) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 178) && (signed_mult_const_asic_::a <= 192) ##2 (signed_mult_const_asic_::a == 247) ##2 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 42) ##2 (signed_mult_const_asic_::a >= 69) && (signed_mult_const_asic_::a <= 91) ##1 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##1 true) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 42) ##2 (signed_mult_const_asic_::a >= 65) && (signed_mult_const_asic_::a <= 91) ##1 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##1 true) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 162) && (signed_mult_const_asic_::a <= 186) ##2 (signed_mult_const_asic_::a == 247) ##2 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 42) ##2 (signed_mult_const_asic_::a >= 209) && (signed_mult_const_asic_::a <= 255) ##1 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##1 true) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 162) && (signed_mult_const_asic_::a <= 208) && signed_mult_const_asic_::valid ##2 (signed_mult_const_asic_::a == 247) ##2 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 162) && (signed_mult_const_asic_::a <= 208) ##1 (signed_mult_const_asic_::a >= 2) && (signed_mult_const_asic_::a <= 113) ##1 (signed_mult_const_asic_::a == 247) ##2 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 42) ##1 !signed_mult_const_asic_::valid && (signed_mult_const_asic_::a >= 57) && (signed_mult_const_asic_::a <= 109) ##2 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##1 true) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 162) && (signed_mult_const_asic_::a <= 208) ##1 (signed_mult_const_asic_::a >= 2) && (signed_mult_const_asic_::a <= 84) ##1 (signed_mult_const_asic_::a == 247) ##2 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 162) && (signed_mult_const_asic_::a <= 208) ##2 (signed_mult_const_asic_::a >= 243) && (signed_mult_const_asic_::a <= 245) ##2 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 42) ##3 (signed_mult_const_asic_::a >= 18) && (signed_mult_const_asic_::a <= 19) ##1 true) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 42) ##1 (signed_mult_const_asic_::a >= 57) && (signed_mult_const_asic_::a <= 64) ##2 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##1 true) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 42) ##1 (signed_mult_const_asic_::a >= 57) && (signed_mult_const_asic_::a <= 70) ##2 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##1 true) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 42) ##1 (signed_mult_const_asic_::a >= 57) && (signed_mult_const_asic_::a <= 109) ##2 (signed_mult_const_asic_::a >= 5) && (signed_mult_const_asic_::a <= 19) ##1 true) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 42) ##1 (signed_mult_const_asic_::a >= 59) && (signed_mult_const_asic_::a <= 75) ##2 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##1 true) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 42) ##2 (signed_mult_const_asic_::a >= 69) && (signed_mult_const_asic_::a <= 84) ##1 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##1 true) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 42) ##1 (signed_mult_const_asic_::a >= 59) && (signed_mult_const_asic_::a <= 85) ##2 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##1 true) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 42) ##1 (signed_mult_const_asic_::a >= 57) && (signed_mult_const_asic_::a <= 75) ##2 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##1 true) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 162) && (signed_mult_const_asic_::a <= 208) ##2 (signed_mult_const_asic_::a >= 220) && (signed_mult_const_asic_::a <= 253) ##1 (signed_mult_const_asic_::a >= 86) && (signed_mult_const_asic_::a <= 101) ##1 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 162) && (signed_mult_const_asic_::a <= 208) ##2 (signed_mult_const_asic_::a >= 220) && (signed_mult_const_asic_::a <= 253) ##1 (signed_mult_const_asic_::a >= 112) && (signed_mult_const_asic_::a <= 131) ##1 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 162) && (signed_mult_const_asic_::a <= 208) ##2 (signed_mult_const_asic_::a >= 220) && (signed_mult_const_asic_::a <= 222) ##2 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 42) ##3 (signed_mult_const_asic_::a == 5) ##1 true) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 42) ##3 (signed_mult_const_asic_::a == 19) ##1 true) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 42) ##3 (signed_mult_const_asic_::a == 18) ##1 true) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 42) ##2 (signed_mult_const_asic_::a == 84) ##2 true) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 162) && (signed_mult_const_asic_::a <= 208) ##3 (signed_mult_const_asic_::a == 25) ##1 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 162) && (signed_mult_const_asic_::a <= 208) ##3 (signed_mult_const_asic_::a == 101) ##1 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 42) ##1 (signed_mult_const_asic_::a >= 57) && (signed_mult_const_asic_::a <= 109) ##2 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##1 signed_mult_const_asic_::valid) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 42) ##1 (signed_mult_const_asic_::a >= 82) && (signed_mult_const_asic_::a <= 94) ##2 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##1 true) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 162) && (signed_mult_const_asic_::a <= 208) ##2 (signed_mult_const_asic_::a >= 220) && (signed_mult_const_asic_::a <= 253) ##1 (signed_mult_const_asic_::a >= 23) && (signed_mult_const_asic_::a <= 25) ##1 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 162) && (signed_mult_const_asic_::a <= 208) ##2 (signed_mult_const_asic_::a >= 220) && (signed_mult_const_asic_::a <= 253) ##1 (signed_mult_const_asic_::a >= 160) && (signed_mult_const_asic_::a <= 180) ##1 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 162) && (signed_mult_const_asic_::a <= 208) ##2 (signed_mult_const_asic_::a == 220) ##2 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 42) ##1 (signed_mult_const_asic_::a >= 57) && (signed_mult_const_asic_::a <= 109) ##1 (signed_mult_const_asic_::a >= 138) && (signed_mult_const_asic_::a <= 254) ##1 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##1 true) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 162) && (signed_mult_const_asic_::a <= 208) ##1 !signed_mult_const_asic_::valid ##1 (signed_mult_const_asic_::a == 247) ##2 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 42) ##1 (signed_mult_const_asic_::a >= 57) && (signed_mult_const_asic_::a <= 109) ##1 (signed_mult_const_asic_::a >= 161) && (signed_mult_const_asic_::a <= 204) ##1 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##1 true) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 42) ##1 (signed_mult_const_asic_::a >= 57) && (signed_mult_const_asic_::a <= 109) ##1 (signed_mult_const_asic_::a >= 172) && (signed_mult_const_asic_::a <= 204) ##1 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##1 true) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 42) ##1 (signed_mult_const_asic_::a >= 57) && (signed_mult_const_asic_::a <= 109) ##2 !signed_mult_const_asic_::valid && (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##1 true) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 42) ##1 (signed_mult_const_asic_::a >= 57) && (signed_mult_const_asic_::a <= 109) ##1 signed_mult_const_asic_::valid ##1 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##1 true) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 42) ##1 (signed_mult_const_asic_::a >= 57) && (signed_mult_const_asic_::a <= 109) ##1 (signed_mult_const_asic_::a >= 84) && (signed_mult_const_asic_::a <= 110) ##1 (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 44) ##1 true) |-> (signed_mult_const_asic_::a >= 128) && (signed_mult_const_asic_::a <= 255));
assert property(@(posedge signed_mult_const_asic_::clk) ((signed_mult_const_asic_::a >= 162) && (signed_mult_const_asic_::a <= 208) ##2 (signed_mult_const_asic_::a >= 220) && (signed_mult_const_asic_::a <= 253) ##1 (signed_mult_const_asic_::a == 23) ##1 true) |-> (signed_mult_const_asic_::a >= 0) && (signed_mult_const_asic_::a <= 127));
