Analysis & Synthesis report for skeleton
Sat Dec 02 14:40:20 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver
 11. State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 12. State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated
 19. Source assignments for processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated
 20. Source assignments for vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated
 21. Source assignments for vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated
 22. Parameter Settings for User Entity Instance: pll:div|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: processor:myprocessor|mux:fetch1
 24. Parameter Settings for User Entity Instance: processor:myprocessor|reg:fetch2
 25. Parameter Settings for User Entity Instance: processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: processor:myprocessor|adder_rc:fetch4
 27. Parameter Settings for User Entity Instance: processor:myprocessor|mux:decode2
 28. Parameter Settings for User Entity Instance: processor:myprocessor|mux:decode3
 29. Parameter Settings for User Entity Instance: processor:myprocessor|mux:decode4
 30. Parameter Settings for User Entity Instance: processor:myprocessor|mux:decode5
 31. Parameter Settings for User Entity Instance: processor:myprocessor|mux:decode6
 32. Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute01
 33. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|adder_cs:adder_inst
 34. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:lower
 35. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:upper0
 36. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:upper1
 37. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|adder_cs:adder_inst|mux:upper
 38. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:Dxxxxx
 39. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxxxN
 40. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxxNx
 41. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxNxx
 42. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxNxxx
 43. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LNxxxx
 44. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxxxN
 45. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxxNx
 46. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxNxx
 47. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxNxxx
 48. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RNxxxx
 49. Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute04
 50. Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute06
 51. Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute07
 52. Parameter Settings for User Entity Instance: processor:myprocessor|adder_rc:execute08
 53. Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute10
 54. Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute11
 55. Parameter Settings for User Entity Instance: processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component
 56. Parameter Settings for User Entity Instance: processor:myprocessor|mux:writeback1
 57. Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2
 58. Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
 59. Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component
 60. Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins
 61. Parameter Settings for User Entity Instance: vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component
 62. Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component
 63. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div2
 64. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod3
 65. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod14
 66. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div19
 67. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod0
 68. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div0
 69. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod1
 70. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div1
 71. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod2
 72. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div8
 73. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div3
 74. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div6
 75. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div4
 76. altpll Parameter Settings by Entity Instance
 77. altsyncram Parameter Settings by Entity Instance
 78. Port Connectivity Checks: "vga_controller:vga_ins|dmem:dmem_ins"
 79. Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_43"
 80. Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_41"
 81. Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_39"
 82. Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_37"
 83. Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_35"
 84. Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_33"
 85. Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_31"
 86. Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_29"
 87. Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_27"
 88. Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_25"
 89. Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_23"
 90. Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_21"
 91. Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_19"
 92. Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_17"
 93. Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_15"
 94. Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_13"
 95. Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_11"
 96. Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_9"
 97. Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_7"
 98. Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_5"
 99. Port Connectivity Checks: "VGA_Audio_PLL:p1"
100. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex8"
101. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex7"
102. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex6"
103. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex5"
104. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex4"
105. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex3"
106. Port Connectivity Checks: "lcd:mylcd"
107. Port Connectivity Checks: "PS2_Interface:myps2|PS2_Controller:PS2"
108. Port Connectivity Checks: "processor:myprocessor|adder_rc:execute08"
109. Port Connectivity Checks: "processor:myprocessor|mux:execute04"
110. Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RNxxxx"
111. Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxNxxx"
112. Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxNxx"
113. Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxxNx"
114. Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxxxN"
115. Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LNxxxx"
116. Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxNxxx"
117. Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxNxx"
118. Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxxNx"
119. Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxxxN"
120. Port Connectivity Checks: "processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:upper1"
121. Port Connectivity Checks: "processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:upper0"
122. Port Connectivity Checks: "processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:lower"
123. Port Connectivity Checks: "processor:myprocessor|alu:execute02|adder_cs:adder_inst"
124. Port Connectivity Checks: "processor:myprocessor|mux:decode5"
125. Port Connectivity Checks: "processor:myprocessor|mux:decode3"
126. Port Connectivity Checks: "processor:myprocessor|mux:decode2"
127. Port Connectivity Checks: "processor:myprocessor|adder_rc:fetch4"
128. Port Connectivity Checks: "processor:myprocessor|imem:fetch3"
129. Port Connectivity Checks: "processor:myprocessor|reg:fetch2"
130. Port Connectivity Checks: "processor:myprocessor|mux:fetch1"
131. Port Connectivity Checks: "processor:myprocessor"
132. Post-Synthesis Netlist Statistics for Top Partition
133. Elapsed Time Per Partition
134. Analysis & Synthesis Messages
135. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Dec 02 14:40:19 2023       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; skeleton                                    ;
; Top-level Entity Name              ; skeleton                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 8,137                                       ;
;     Total combinational functions  ; 6,730                                       ;
;     Dedicated logic registers      ; 1,766                                       ;
; Total registers                    ; 1766                                        ;
; Total pins                         ; 154                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 268,320                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; skeleton           ; skeleton           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                       ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                               ; Library ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------------+---------+
; imem.mif                         ; yes             ; User Memory Initialization File  ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/imem.mif                       ;         ;
; dmem.mif                         ; yes             ; User Memory Initialization File  ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/dmem.mif                       ;         ;
; VGA_Audio_PLL.v                  ; yes             ; User Wizard-Generated File       ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/VGA_Audio_PLL.v                ;         ;
; Reset_Delay.v                    ; yes             ; User Verilog HDL File            ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/Reset_Delay.v                  ;         ;
; skeleton.v                       ; yes             ; User Verilog HDL File            ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v                     ;         ;
; PS2_Interface.v                  ; yes             ; User Verilog HDL File            ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/PS2_Interface.v                ;         ;
; PS2_Controller.v                 ; yes             ; User Verilog HDL File            ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/PS2_Controller.v               ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File       ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/pll.v                          ;         ;
; lcd.sv                           ; yes             ; User SystemVerilog HDL File      ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/lcd.sv                         ;         ;
; imem.v                           ; yes             ; User Wizard-Generated File       ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/imem.v                         ;         ;
; Hexadecimal_To_Seven_Segment.v   ; yes             ; User Verilog HDL File            ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/Hexadecimal_To_Seven_Segment.v ;         ;
; dmem.v                           ; yes             ; User Wizard-Generated File       ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/dmem.v                         ;         ;
; Altera_UP_PS2_Data_In.v          ; yes             ; User Verilog HDL File            ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/Altera_UP_PS2_Data_In.v        ;         ;
; Altera_UP_PS2_Command_Out.v      ; yes             ; User Verilog HDL File            ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/Altera_UP_PS2_Command_Out.v    ;         ;
; vga_controller.v                 ; yes             ; User Verilog HDL File            ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v               ;         ;
; video_sync_generator.v           ; yes             ; User Verilog HDL File            ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/video_sync_generator.v         ;         ;
; img_index.v                      ; yes             ; User Wizard-Generated File       ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/img_index.v                    ;         ;
; lab7_img_index.mif               ; yes             ; User Memory Initialization File  ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/lab7_img_index.mif             ;         ;
; processor.vhd                    ; yes             ; User VHDL File                   ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/processor.vhd                  ;         ;
; register15.v                     ; yes             ; User Verilog HDL File            ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/register15.v                   ;         ;
; altpll.tdf                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf                                          ;         ;
; aglobal180.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                      ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc                                     ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                                   ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                   ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction      ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/pll_altpll.v                ;         ;
; mux.vhd                          ; yes             ; Auto-Found VHDL File             ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/mux.vhd                        ;         ;
; reg.vhd                          ; yes             ; Auto-Found VHDL File             ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/reg.vhd                        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                      ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                               ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                         ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                      ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                       ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                          ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                                          ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                        ;         ;
; db/altsyncram_2m81.tdf           ; yes             ; Auto-Generated Megafunction      ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/altsyncram_2m81.tdf         ;         ;
; adder_rc.vhd                     ; yes             ; Auto-Found VHDL File             ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/adder_rc.vhd                   ;         ;
; control.vhd                      ; yes             ; Auto-Found VHDL File             ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/control.vhd                    ;         ;
; regfile.v                        ; yes             ; Auto-Found Verilog HDL File      ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/regfile.v                      ;         ;
; alu.vhd                          ; yes             ; Auto-Found VHDL File             ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/alu.vhd                        ;         ;
; adder_cs.vhd                     ; yes             ; Auto-Found VHDL File             ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/adder_cs.vhd                   ;         ;
; shifter.vhd                      ; yes             ; Auto-Found VHDL File             ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/shifter.vhd                    ;         ;
; db/altsyncram_8vc1.tdf           ; yes             ; Auto-Generated Megafunction      ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf         ;         ;
; frequency_divider_by2_10.v       ; yes             ; Auto-Found Verilog HDL File      ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/frequency_divider_by2_10.v     ;         ;
; frequency_divider_by2.v          ; yes             ; Auto-Found Verilog HDL File      ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/frequency_divider_by2.v        ;         ;
; db/altsyncram_pjc1.tdf           ; yes             ; Auto-Generated Megafunction      ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/altsyncram_pjc1.tdf         ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf                                      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/abs_divider.inc                                     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                 ;         ;
; db/lpm_divide_ikm.tdf            ; yes             ; Auto-Generated Megafunction      ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/lpm_divide_ikm.tdf          ;         ;
; db/sign_div_unsign_anh.tdf       ; yes             ; Auto-Generated Megafunction      ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/sign_div_unsign_anh.tdf     ;         ;
; db/alt_u_div_8af.tdf             ; yes             ; Auto-Generated Megafunction      ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_8af.tdf           ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction      ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/add_sub_7pc.tdf             ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction      ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/add_sub_8pc.tdf             ;         ;
; db/lpm_divide_lcm.tdf            ; yes             ; Auto-Generated Megafunction      ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/lpm_divide_lcm.tdf          ;         ;
; db/lpm_divide_4bm.tdf            ; yes             ; Auto-Generated Megafunction      ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/lpm_divide_4bm.tdf          ;         ;
; db/sign_div_unsign_plh.tdf       ; yes             ; Auto-Generated Megafunction      ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/sign_div_unsign_plh.tdf     ;         ;
; db/alt_u_div_67f.tdf             ; yes             ; Auto-Generated Megafunction      ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_67f.tdf           ;         ;
; db/lpm_divide_1jm.tdf            ; yes             ; Auto-Generated Megafunction      ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/lpm_divide_1jm.tdf          ;         ;
; db/lpm_divide_3bm.tdf            ; yes             ; Auto-Generated Megafunction      ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/lpm_divide_3bm.tdf          ;         ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction      ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/sign_div_unsign_olh.tdf     ;         ;
; db/alt_u_div_47f.tdf             ; yes             ; Auto-Generated Megafunction      ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf           ;         ;
; db/lpm_divide_0jm.tdf            ; yes             ; Auto-Generated Megafunction      ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/lpm_divide_0jm.tdf          ;         ;
; db/lpm_divide_3jm.tdf            ; yes             ; Auto-Generated Megafunction      ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/lpm_divide_3jm.tdf          ;         ;
; db/sign_div_unsign_rlh.tdf       ; yes             ; Auto-Generated Megafunction      ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/sign_div_unsign_rlh.tdf     ;         ;
; db/alt_u_div_a7f.tdf             ; yes             ; Auto-Generated Megafunction      ; //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_a7f.tdf           ;         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 8,137        ;
;                                             ;              ;
; Total combinational functions               ; 6730         ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 3091         ;
;     -- 3 input functions                    ; 1352         ;
;     -- <=2 input functions                  ; 2287         ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 5567         ;
;     -- arithmetic mode                      ; 1163         ;
;                                             ;              ;
; Total registers                             ; 1766         ;
;     -- Dedicated logic registers            ; 1766         ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 154          ;
; Total memory bits                           ; 268320       ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 0            ;
;                                             ;              ;
; Total PLLs                                  ; 2            ;
;     -- PLLs                                 ; 2            ;
;                                             ;              ;
; Maximum fan-out node                        ; resetn~input ;
; Maximum fan-out                             ; 1322         ;
; Total fan-out                               ; 28334        ;
; Average fan-out                             ; 3.18         ;
+---------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                               ; Entity Name                  ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; |skeleton                                    ; 6730 (1)            ; 1766 (0)                  ; 268320      ; 0            ; 0       ; 0         ; 154  ; 0            ; |skeleton                                                                                                                         ; skeleton                     ; work         ;
;    |Hexadecimal_To_Seven_Segment:hex1|       ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Hexadecimal_To_Seven_Segment:hex1                                                                                       ; Hexadecimal_To_Seven_Segment ; work         ;
;    |Hexadecimal_To_Seven_Segment:hex2|       ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Hexadecimal_To_Seven_Segment:hex2                                                                                       ; Hexadecimal_To_Seven_Segment ; work         ;
;    |PS2_Interface:myps2|                     ; 83 (51)             ; 62 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|PS2_Interface:myps2                                                                                                     ; PS2_Interface                ; work         ;
;       |PS2_Controller:PS2|                   ; 32 (7)              ; 30 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2                                                                                  ; PS2_Controller               ; work         ;
;          |Altera_UP_PS2_Data_In:PS2_Data_In| ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In                                                ; Altera_UP_PS2_Data_In        ; work         ;
;    |Reset_Delay:r0|                          ; 27 (27)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Reset_Delay:r0                                                                                                          ; Reset_Delay                  ; work         ;
;    |VGA_Audio_PLL:p1|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|VGA_Audio_PLL:p1                                                                                                        ; VGA_Audio_PLL                ; work         ;
;       |altpll:altpll_component|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|VGA_Audio_PLL:p1|altpll:altpll_component                                                                                ; altpll                       ; work         ;
;    |lcd:mylcd|                               ; 394 (394)           ; 278 (278)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lcd:mylcd                                                                                                               ; lcd                          ; work         ;
;    |pll:div|                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|pll:div                                                                                                                 ; pll                          ; work         ;
;       |altpll:altpll_component|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|pll:div|altpll:altpll_component                                                                                         ; altpll                       ; work         ;
;          |pll_altpll:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|pll:div|altpll:altpll_component|pll_altpll:auto_generated                                                               ; pll_altpll                   ; work         ;
;    |processor:myprocessor|                   ; 2104 (24)           ; 1004 (0)                  ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor                                                                                                   ; processor                    ; work         ;
;       |adder_rc:execute08|                   ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|adder_rc:execute08                                                                                ; adder_rc                     ; work         ;
;       |adder_rc:fetch4|                      ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|adder_rc:fetch4                                                                                   ; adder_rc                     ; work         ;
;       |alu:execute02|                        ; 469 (188)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02                                                                                     ; alu                          ; work         ;
;          |adder_cs:adder_inst|               ; 69 (2)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|adder_cs:adder_inst                                                                 ; adder_cs                     ; work         ;
;             |adder_rc:lower|                 ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:lower                                                  ; adder_rc                     ; work         ;
;             |adder_rc:upper0|                ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:upper0                                                 ; adder_rc                     ; work         ;
;             |adder_rc:upper1|                ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:upper1                                                 ; adder_rc                     ; work         ;
;             |mux:upper|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|adder_cs:adder_inst|mux:upper                                                       ; mux                          ; work         ;
;          |shifter:shifter_inst|              ; 212 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst                                                                ; shifter                      ; work         ;
;             |mux:LNxxxx|                     ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LNxxxx                                                     ; mux                          ; work         ;
;             |mux:LxNxxx|                     ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxNxxx                                                     ; mux                          ; work         ;
;             |mux:LxxNxx|                     ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxNxx                                                     ; mux                          ; work         ;
;             |mux:LxxxNx|                     ; 54 (54)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxxNx                                                     ; mux                          ; work         ;
;             |mux:LxxxxN|                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxxxN                                                     ; mux                          ; work         ;
;             |mux:RNxxxx|                     ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RNxxxx                                                     ; mux                          ; work         ;
;             |mux:RxNxxx|                     ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxNxxx                                                     ; mux                          ; work         ;
;             |mux:RxxNxx|                     ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxNxx                                                     ; mux                          ; work         ;
;             |mux:RxxxNx|                     ; 53 (53)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxxNx                                                     ; mux                          ; work         ;
;             |mux:RxxxxN|                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxxxN                                                     ; mux                          ; work         ;
;       |control:decode1|                      ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|control:decode1                                                                                   ; control                      ; work         ;
;       |dmem:memory1|                         ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|dmem:memory1                                                                                      ; dmem                         ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component                                                      ; altsyncram                   ; work         ;
;             |altsyncram_8vc1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated                       ; altsyncram_8vc1              ; work         ;
;       |imem:fetch3|                          ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|imem:fetch3                                                                                       ; imem                         ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component                                                       ; altsyncram                   ; work         ;
;             |altsyncram_2m81:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated                        ; altsyncram_2m81              ; work         ;
;       |mux:decode2|                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux:decode2                                                                                       ; mux                          ; work         ;
;       |mux:decode4|                          ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux:decode4                                                                                       ; mux                          ; work         ;
;       |mux:decode6|                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux:decode6                                                                                       ; mux                          ; work         ;
;       |mux:execute01|                        ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux:execute01                                                                                     ; mux                          ; work         ;
;       |mux:execute11|                        ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux:execute11                                                                                     ; mux                          ; work         ;
;       |mux:fetch1|                           ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux:fetch1                                                                                        ; mux                          ; work         ;
;       |mux:writeback1|                       ; 92 (92)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux:writeback1                                                                                    ; mux                          ; work         ;
;       |reg:fetch2|                           ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|reg:fetch2                                                                                        ; reg                          ; work         ;
;       |regfile:decode7|                      ; 1385 (1385)         ; 992 (992)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7                                                                                   ; regfile                      ; work         ;
;    |vga_controller:vga_ins|                  ; 4101 (514)          ; 401 (57)                  ; 6176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins                                                                                                  ; vga_controller               ; work         ;
;       |dmem:dmem_ins|                        ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|dmem:dmem_ins                                                                                    ; dmem                         ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component                                                    ; altsyncram                   ; work         ;
;             |altsyncram_8vc1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated                     ; altsyncram_8vc1              ; work         ;
;       |frequency_divider_by2_10:comb_3|      ; 10 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_3                                                                  ; frequency_divider_by2_10     ; work         ;
;          |frequency_divider_by2:comb_10|     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_3|frequency_divider_by2:comb_10                                    ; frequency_divider_by2        ; work         ;
;          |frequency_divider_by2:comb_11|     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_3|frequency_divider_by2:comb_11                                    ; frequency_divider_by2        ; work         ;
;          |frequency_divider_by2:comb_12|     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_3|frequency_divider_by2:comb_12                                    ; frequency_divider_by2        ; work         ;
;          |frequency_divider_by2:comb_3|      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_3|frequency_divider_by2:comb_3                                     ; frequency_divider_by2        ; work         ;
;          |frequency_divider_by2:comb_4|      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_3|frequency_divider_by2:comb_4                                     ; frequency_divider_by2        ; work         ;
;          |frequency_divider_by2:comb_5|      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_3|frequency_divider_by2:comb_5                                     ; frequency_divider_by2        ; work         ;
;          |frequency_divider_by2:comb_6|      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_3|frequency_divider_by2:comb_6                                     ; frequency_divider_by2        ; work         ;
;          |frequency_divider_by2:comb_7|      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_3|frequency_divider_by2:comb_7                                     ; frequency_divider_by2        ; work         ;
;          |frequency_divider_by2:comb_8|      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_3|frequency_divider_by2:comb_8                                     ; frequency_divider_by2        ; work         ;
;          |frequency_divider_by2:comb_9|      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_3|frequency_divider_by2:comb_9                                     ; frequency_divider_by2        ; work         ;
;       |frequency_divider_by2_10:comb_4|      ; 10 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_4                                                                  ; frequency_divider_by2_10     ; work         ;
;          |frequency_divider_by2:comb_10|     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_4|frequency_divider_by2:comb_10                                    ; frequency_divider_by2        ; work         ;
;          |frequency_divider_by2:comb_11|     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_4|frequency_divider_by2:comb_11                                    ; frequency_divider_by2        ; work         ;
;          |frequency_divider_by2:comb_12|     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_4|frequency_divider_by2:comb_12                                    ; frequency_divider_by2        ; work         ;
;          |frequency_divider_by2:comb_3|      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_4|frequency_divider_by2:comb_3                                     ; frequency_divider_by2        ; work         ;
;          |frequency_divider_by2:comb_4|      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_4|frequency_divider_by2:comb_4                                     ; frequency_divider_by2        ; work         ;
;          |frequency_divider_by2:comb_5|      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_4|frequency_divider_by2:comb_5                                     ; frequency_divider_by2        ; work         ;
;          |frequency_divider_by2:comb_6|      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_4|frequency_divider_by2:comb_6                                     ; frequency_divider_by2        ; work         ;
;          |frequency_divider_by2:comb_7|      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_4|frequency_divider_by2:comb_7                                     ; frequency_divider_by2        ; work         ;
;          |frequency_divider_by2:comb_8|      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_4|frequency_divider_by2:comb_8                                     ; frequency_divider_by2        ; work         ;
;          |frequency_divider_by2:comb_9|      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|frequency_divider_by2_10:comb_4|frequency_divider_by2:comb_9                                     ; frequency_divider_by2        ; work         ;
;       |img_index:img_index_inst|             ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst                                                                         ; img_index                    ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component                                         ; altsyncram                   ; work         ;
;             |altsyncram_pjc1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated          ; altsyncram_pjc1              ; work         ;
;       |lpm_divide:Div0|                      ; 368 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div0                                                                                  ; lpm_divide                   ; work         ;
;          |lpm_divide_0jm:auto_generated|     ; 368 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_0jm:auto_generated                                                    ; lpm_divide_0jm               ; work         ;
;             |sign_div_unsign_olh:divider|    ; 368 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                        ; sign_div_unsign_olh          ; work         ;
;                |alt_u_div_47f:divider|       ; 368 (368)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider  ; alt_u_div_47f                ; work         ;
;       |lpm_divide:Div19|                     ; 133 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div19                                                                                 ; lpm_divide                   ; work         ;
;          |lpm_divide_1jm:auto_generated|     ; 133 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div19|lpm_divide_1jm:auto_generated                                                   ; lpm_divide_1jm               ; work         ;
;             |sign_div_unsign_plh:divider|    ; 133 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div19|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider                       ; sign_div_unsign_plh          ; work         ;
;                |alt_u_div_67f:divider|       ; 133 (133)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div19|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider ; alt_u_div_67f                ; work         ;
;       |lpm_divide:Div1|                      ; 481 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div1                                                                                  ; lpm_divide                   ; work         ;
;          |lpm_divide_3jm:auto_generated|     ; 481 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div1|lpm_divide_3jm:auto_generated                                                    ; lpm_divide_3jm               ; work         ;
;             |sign_div_unsign_rlh:divider|    ; 481 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                        ; sign_div_unsign_rlh          ; work         ;
;                |alt_u_div_a7f:divider|       ; 481 (481)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider  ; alt_u_div_a7f                ; work         ;
;       |lpm_divide:Div2|                      ; 206 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div2                                                                                  ; lpm_divide                   ; work         ;
;          |lpm_divide_ikm:auto_generated|     ; 206 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div2|lpm_divide_ikm:auto_generated                                                    ; lpm_divide_ikm               ; work         ;
;             |sign_div_unsign_anh:divider|    ; 206 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div2|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider                        ; sign_div_unsign_anh          ; work         ;
;                |alt_u_div_8af:divider|       ; 206 (206)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div2|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider  ; alt_u_div_8af                ; work         ;
;       |lpm_divide:Div3|                      ; 113 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div3                                                                                  ; lpm_divide                   ; work         ;
;          |lpm_divide_1jm:auto_generated|     ; 113 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div3|lpm_divide_1jm:auto_generated                                                    ; lpm_divide_1jm               ; work         ;
;             |sign_div_unsign_plh:divider|    ; 113 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider                        ; sign_div_unsign_plh          ; work         ;
;                |alt_u_div_67f:divider|       ; 113 (113)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider  ; alt_u_div_67f                ; work         ;
;       |lpm_divide:Div4|                      ; 234 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div4                                                                                  ; lpm_divide                   ; work         ;
;          |lpm_divide_1jm:auto_generated|     ; 234 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div4|lpm_divide_1jm:auto_generated                                                    ; lpm_divide_1jm               ; work         ;
;             |sign_div_unsign_plh:divider|    ; 234 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div4|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider                        ; sign_div_unsign_plh          ; work         ;
;                |alt_u_div_67f:divider|       ; 234 (234)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div4|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider  ; alt_u_div_67f                ; work         ;
;       |lpm_divide:Div6|                      ; 234 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div6                                                                                  ; lpm_divide                   ; work         ;
;          |lpm_divide_1jm:auto_generated|     ; 234 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div6|lpm_divide_1jm:auto_generated                                                    ; lpm_divide_1jm               ; work         ;
;             |sign_div_unsign_plh:divider|    ; 234 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div6|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider                        ; sign_div_unsign_plh          ; work         ;
;                |alt_u_div_67f:divider|       ; 234 (234)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div6|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider  ; alt_u_div_67f                ; work         ;
;       |lpm_divide:Div8|                      ; 270 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div8                                                                                  ; lpm_divide                   ; work         ;
;          |lpm_divide_1jm:auto_generated|     ; 270 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div8|lpm_divide_1jm:auto_generated                                                    ; lpm_divide_1jm               ; work         ;
;             |sign_div_unsign_plh:divider|    ; 270 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div8|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider                        ; sign_div_unsign_plh          ; work         ;
;                |alt_u_div_67f:divider|       ; 270 (270)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div8|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider  ; alt_u_div_67f                ; work         ;
;       |lpm_divide:Mod0|                      ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod0                                                                                  ; lpm_divide                   ; work         ;
;          |lpm_divide_3bm:auto_generated|     ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod0|lpm_divide_3bm:auto_generated                                                    ; lpm_divide_3bm               ; work         ;
;             |sign_div_unsign_olh:divider|    ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                        ; sign_div_unsign_olh          ; work         ;
;                |alt_u_div_47f:divider|       ; 371 (371)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider  ; alt_u_div_47f                ; work         ;
;       |lpm_divide:Mod14|                     ; 144 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod14                                                                                 ; lpm_divide                   ; work         ;
;          |lpm_divide_4bm:auto_generated|     ; 144 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod14|lpm_divide_4bm:auto_generated                                                   ; lpm_divide_4bm               ; work         ;
;             |sign_div_unsign_plh:divider|    ; 144 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod14|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider                       ; sign_div_unsign_plh          ; work         ;
;                |alt_u_div_67f:divider|       ; 144 (144)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod14|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider ; alt_u_div_67f                ; work         ;
;       |lpm_divide:Mod1|                      ; 360 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod1                                                                                  ; lpm_divide                   ; work         ;
;          |lpm_divide_3bm:auto_generated|     ; 360 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_3bm:auto_generated                                                    ; lpm_divide_3bm               ; work         ;
;             |sign_div_unsign_olh:divider|    ; 360 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                        ; sign_div_unsign_olh          ; work         ;
;                |alt_u_div_47f:divider|       ; 360 (360)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider  ; alt_u_div_47f                ; work         ;
;       |lpm_divide:Mod2|                      ; 314 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod2                                                                                  ; lpm_divide                   ; work         ;
;          |lpm_divide_3bm:auto_generated|     ; 314 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_3bm:auto_generated                                                    ; lpm_divide_3bm               ; work         ;
;             |sign_div_unsign_olh:divider|    ; 314 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                        ; sign_div_unsign_olh          ; work         ;
;                |alt_u_div_47f:divider|       ; 314 (314)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider  ; alt_u_div_47f                ; work         ;
;       |lpm_divide:Mod3|                      ; 295 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod3                                                                                  ; lpm_divide                   ; work         ;
;          |lpm_divide_lcm:auto_generated|     ; 295 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod3|lpm_divide_lcm:auto_generated                                                    ; lpm_divide_lcm               ; work         ;
;             |sign_div_unsign_anh:divider|    ; 295 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod3|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider                        ; sign_div_unsign_anh          ; work         ;
;                |alt_u_div_8af:divider|       ; 295 (295)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod3|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider  ; alt_u_div_8af                ; work         ;
;       |register15:comb_11|                   ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|register15:comb_11                                                                               ; register15                   ; work         ;
;       |register15:comb_13|                   ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|register15:comb_13                                                                               ; register15                   ; work         ;
;       |register15:comb_15|                   ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|register15:comb_15                                                                               ; register15                   ; work         ;
;       |register15:comb_17|                   ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|register15:comb_17                                                                               ; register15                   ; work         ;
;       |register15:comb_19|                   ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|register15:comb_19                                                                               ; register15                   ; work         ;
;       |register15:comb_21|                   ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|register15:comb_21                                                                               ; register15                   ; work         ;
;       |register15:comb_23|                   ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|register15:comb_23                                                                               ; register15                   ; work         ;
;       |register15:comb_25|                   ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|register15:comb_25                                                                               ; register15                   ; work         ;
;       |register15:comb_27|                   ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|register15:comb_27                                                                               ; register15                   ; work         ;
;       |register15:comb_29|                   ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|register15:comb_29                                                                               ; register15                   ; work         ;
;       |register15:comb_31|                   ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|register15:comb_31                                                                               ; register15                   ; work         ;
;       |register15:comb_33|                   ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|register15:comb_33                                                                               ; register15                   ; work         ;
;       |register15:comb_35|                   ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|register15:comb_35                                                                               ; register15                   ; work         ;
;       |register15:comb_37|                   ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|register15:comb_37                                                                               ; register15                   ; work         ;
;       |register15:comb_39|                   ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|register15:comb_39                                                                               ; register15                   ; work         ;
;       |register15:comb_41|                   ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|register15:comb_41                                                                               ; register15                   ; work         ;
;       |register15:comb_43|                   ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|register15:comb_43                                                                               ; register15                   ; work         ;
;       |register15:comb_5|                    ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|register15:comb_5                                                                                ; register15                   ; work         ;
;       |register15:comb_7|                    ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|register15:comb_7                                                                                ; register15                   ; work         ;
;       |register15:comb_9|                    ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|register15:comb_9                                                                                ; register15                   ; work         ;
;       |video_sync_generator:LTM_ins|         ; 44 (44)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins                                                                     ; video_sync_generator         ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+--------------------+
; Name                                                                                                                      ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                ;
+---------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+--------------------+
; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ALTSYNCRAM              ; AUTO ; Single Port ; 4096         ; 32           ; --           ; --           ; 131072 ; dmem.mif           ;
; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|ALTSYNCRAM               ; AUTO ; ROM         ; 4096         ; 32           ; --           ; --           ; 131072 ; imem.mif           ;
; vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ALTSYNCRAM            ; AUTO ; Single Port ; 4096         ; 32           ; --           ; --           ; 131072 ; dmem.mif           ;
; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ALTSYNCRAM ; M9K  ; ROM         ; 256          ; 24           ; --           ; --           ; 6144   ; lab7_img_index.mif ;
+---------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                            ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |skeleton|pll:div                              ; pll.v           ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |skeleton|processor:myprocessor|imem:fetch3    ; imem.v          ;
; Altera ; RAM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |skeleton|processor:myprocessor|dmem:memory1   ; dmem.v          ;
; Altera ; RAM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |skeleton|vga_controller:vga_ins|dmem:dmem_ins ; dmem.v          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver                                                                                                                                                                           ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                      ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                         ; Reason for Removal                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[0..7]                                                                             ; Lost fanout                                                                                                 ;
; vga_controller:vga_ins|index_DMEM[2..6]                                                                                               ; Merged with vga_controller:vga_ins|index_DMEM[7]                                                            ;
; lcd:mylcd|state2[2..30]                                                                                                               ; Merged with lcd:mylcd|state2[31]                                                                            ;
; lcd:mylcd|state1[2..9,11..31]                                                                                                         ; Merged with lcd:mylcd|state1[10]                                                                            ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..7]                                    ; Merged with PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0] ;
; vga_controller:vga_ins|num[22,23]                                                                                                     ; Merged with vga_controller:vga_ins|num[21]                                                                  ;
; vga_controller:vga_ins|num[10,20]                                                                                                     ; Merged with vga_controller:vga_ins|num[0]                                                                   ;
; vga_controller:vga_ins|num[6..8,17,18]                                                                                                ; Merged with vga_controller:vga_ins|num[16]                                                                  ;
; vga_controller:vga_ins|num[12,13]                                                                                                     ; Merged with vga_controller:vga_ins|num[11]                                                                  ;
; vga_controller:vga_ins|num[2..4]                                                                                                      ; Merged with vga_controller:vga_ins|num[1]                                                                   ;
; vga_controller:vga_ins|index_DMEM[7]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|state2[31]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                       ; Stuck at GND due to stuck port data_in                                                                      ;
; vga_controller:vga_ins|num[16]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                      ;
; vga_controller:vga_ins|num[0]                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|state1[10]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                      ;
; processor:myprocessor|regfile:decode7|regs[0][3]                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                 ;
; processor:myprocessor|regfile:decode7|regs[0][2]                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                 ;
; processor:myprocessor|regfile:decode7|regs[0][1]                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                 ;
; processor:myprocessor|regfile:decode7|regs[0][0]                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                 ;
; processor:myprocessor|regfile:decode7|regs[0][7]                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                 ;
; processor:myprocessor|regfile:decode7|regs[0][6]                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                 ;
; processor:myprocessor|regfile:decode7|regs[0][5]                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                 ;
; processor:myprocessor|regfile:decode7|regs[0][4]                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                 ;
; processor:myprocessor|regfile:decode7|regs[0][8]                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                 ;
; processor:myprocessor|regfile:decode7|regs[0][9]                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                 ;
; processor:myprocessor|regfile:decode7|regs[0][10]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                 ;
; processor:myprocessor|regfile:decode7|regs[0][11]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                 ;
; processor:myprocessor|regfile:decode7|regs[0][12]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                 ;
; processor:myprocessor|regfile:decode7|regs[0][13]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                 ;
; processor:myprocessor|regfile:decode7|regs[0][14]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                 ;
; processor:myprocessor|regfile:decode7|regs[0][15]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                 ;
; processor:myprocessor|regfile:decode7|regs[0][16]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                 ;
; processor:myprocessor|regfile:decode7|regs[0][17]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                 ;
; processor:myprocessor|regfile:decode7|regs[0][18]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                 ;
; processor:myprocessor|regfile:decode7|regs[0][19]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                 ;
; processor:myprocessor|regfile:decode7|regs[0][20]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                 ;
; processor:myprocessor|regfile:decode7|regs[0][21]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                 ;
; processor:myprocessor|regfile:decode7|regs[0][22]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                 ;
; processor:myprocessor|regfile:decode7|regs[0][23]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                 ;
; processor:myprocessor|regfile:decode7|regs[0][24]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                 ;
; processor:myprocessor|regfile:decode7|regs[0][25]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                 ;
; processor:myprocessor|regfile:decode7|regs[0][26]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                 ;
; processor:myprocessor|regfile:decode7|regs[0][27]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                 ;
; processor:myprocessor|regfile:decode7|regs[0][28]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                 ;
; processor:myprocessor|regfile:decode7|regs[0][29]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                 ;
; processor:myprocessor|regfile:decode7|regs[0][30]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                 ;
; processor:myprocessor|regfile:decode7|regs[0][31]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                 ;
; lcd:mylcd|line2[10][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[11][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[8][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[9][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[14][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[15][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[12][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[13][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[2][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[3][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[0][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[1][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[6][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[7][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[4][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[5][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[1][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[0][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[3][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[2][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[5][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[4][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[7][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[6][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[9][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[8][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[11][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[10][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[13][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[12][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[15][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[14][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver~2                                                                            ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver~3                                                                            ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                  ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                                  ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                                  ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                             ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                             ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                      ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                      ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[1..13]                      ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                     ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                     ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[1..20]                               ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0..3]                                        ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[1..17]                              ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                     ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                        ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8]                                       ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                   ; Lost fanout                                                                                                 ;
; Total Number of Removed Registers = 238                                                                                               ;                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                         ; Reason for Removal             ; Registers Removed due to This Register                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; processor:myprocessor|regfile:decode7|regs[0][10]                                                                                     ; Stuck at GND                   ; processor:myprocessor|regfile:decode7|regs[0][11],                                                                                 ;
;                                                                                                                                       ; due to stuck port clock_enable ; processor:myprocessor|regfile:decode7|regs[0][12],                                                                                 ;
;                                                                                                                                       ;                                ; processor:myprocessor|regfile:decode7|regs[0][13],                                                                                 ;
;                                                                                                                                       ;                                ; processor:myprocessor|regfile:decode7|regs[0][14],                                                                                 ;
;                                                                                                                                       ;                                ; processor:myprocessor|regfile:decode7|regs[0][15],                                                                                 ;
;                                                                                                                                       ;                                ; processor:myprocessor|regfile:decode7|regs[0][16],                                                                                 ;
;                                                                                                                                       ;                                ; processor:myprocessor|regfile:decode7|regs[0][17],                                                                                 ;
;                                                                                                                                       ;                                ; processor:myprocessor|regfile:decode7|regs[0][18],                                                                                 ;
;                                                                                                                                       ;                                ; processor:myprocessor|regfile:decode7|regs[0][19],                                                                                 ;
;                                                                                                                                       ;                                ; processor:myprocessor|regfile:decode7|regs[0][20],                                                                                 ;
;                                                                                                                                       ;                                ; processor:myprocessor|regfile:decode7|regs[0][21],                                                                                 ;
;                                                                                                                                       ;                                ; processor:myprocessor|regfile:decode7|regs[0][22],                                                                                 ;
;                                                                                                                                       ;                                ; processor:myprocessor|regfile:decode7|regs[0][23],                                                                                 ;
;                                                                                                                                       ;                                ; processor:myprocessor|regfile:decode7|regs[0][24],                                                                                 ;
;                                                                                                                                       ;                                ; processor:myprocessor|regfile:decode7|regs[0][25],                                                                                 ;
;                                                                                                                                       ;                                ; processor:myprocessor|regfile:decode7|regs[0][26],                                                                                 ;
;                                                                                                                                       ;                                ; processor:myprocessor|regfile:decode7|regs[0][27],                                                                                 ;
;                                                                                                                                       ;                                ; processor:myprocessor|regfile:decode7|regs[0][28],                                                                                 ;
;                                                                                                                                       ;                                ; processor:myprocessor|regfile:decode7|regs[0][29],                                                                                 ;
;                                                                                                                                       ;                                ; processor:myprocessor|regfile:decode7|regs[0][30],                                                                                 ;
;                                                                                                                                       ;                                ; processor:myprocessor|regfile:decode7|regs[0][31]                                                                                  ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; Stuck at GND                   ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[2],                                       ;
;                                                                                                                                       ; due to stuck port data_in      ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT,  ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT,    ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[5],                              ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[6],                              ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[7],                              ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[8],                              ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[9],                              ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[10],                             ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[11],                             ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[12],                             ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[13],                             ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[14],                             ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[15],                             ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[16],                             ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[17],                             ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT,   ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                  ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; Stuck at GND                   ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[7],                               ;
;                                                                                                                                       ; due to stuck port data_in      ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[8],                               ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[9],                               ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[10],                              ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[11],                              ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[12],                              ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[13],                              ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[14],                              ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[15],                              ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[16],                              ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[17],                              ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[18],                              ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[19],                              ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[20]                               ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; Stuck at GND                   ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[7],                      ;
;                                                                                                                                       ; due to stuck port data_in      ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[8],                      ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[9],                      ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[10],                     ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[11],                     ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[12],                     ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR, ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out,                    ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8],                                   ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                ;
; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[3]                                                                                ; Lost Fanouts                   ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[4],                                                                            ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[5],                                                                            ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[6],                                                                            ;
;                                                                                                                                       ;                                ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[7]                                                                             ;
; lcd:mylcd|line2[10][7]                                                                                                                ; Stuck at GND                   ; lcd:mylcd|line1[10][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                    ;
; lcd:mylcd|line2[11][7]                                                                                                                ; Stuck at GND                   ; lcd:mylcd|line1[11][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                    ;
; lcd:mylcd|line2[8][7]                                                                                                                 ; Stuck at GND                   ; lcd:mylcd|line1[8][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                    ;
; lcd:mylcd|line2[9][7]                                                                                                                 ; Stuck at GND                   ; lcd:mylcd|line1[9][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                    ;
; lcd:mylcd|line2[14][7]                                                                                                                ; Stuck at GND                   ; lcd:mylcd|line1[14][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                    ;
; lcd:mylcd|line2[15][7]                                                                                                                ; Stuck at GND                   ; lcd:mylcd|line1[15][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                    ;
; lcd:mylcd|line2[12][7]                                                                                                                ; Stuck at GND                   ; lcd:mylcd|line1[12][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                    ;
; lcd:mylcd|line2[13][7]                                                                                                                ; Stuck at GND                   ; lcd:mylcd|line1[13][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                    ;
; lcd:mylcd|line2[2][7]                                                                                                                 ; Stuck at GND                   ; lcd:mylcd|line1[2][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                    ;
; lcd:mylcd|line2[3][7]                                                                                                                 ; Stuck at GND                   ; lcd:mylcd|line1[3][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                    ;
; lcd:mylcd|line2[0][7]                                                                                                                 ; Stuck at GND                   ; lcd:mylcd|line1[0][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                    ;
; lcd:mylcd|line2[1][7]                                                                                                                 ; Stuck at GND                   ; lcd:mylcd|line1[1][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                    ;
; lcd:mylcd|line2[6][7]                                                                                                                 ; Stuck at GND                   ; lcd:mylcd|line1[6][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                    ;
; lcd:mylcd|line2[7][7]                                                                                                                 ; Stuck at GND                   ; lcd:mylcd|line1[7][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                    ;
; lcd:mylcd|line2[4][7]                                                                                                                 ; Stuck at GND                   ; lcd:mylcd|line1[4][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                    ;
; lcd:mylcd|line2[5][7]                                                                                                                 ; Stuck at GND                   ; lcd:mylcd|line1[5][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                    ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                     ; Stuck at GND                   ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                  ;
;                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1766  ;
; Number of registers using Synchronous Clear  ; 66    ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 1624  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1326  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; lcd:mylcd|line1[13][5]                  ; 1       ;
; lcd:mylcd|line1[7][5]                   ; 1       ;
; lcd:mylcd|line1[15][5]                  ; 1       ;
; lcd:mylcd|line1[5][5]                   ; 1       ;
; lcd:mylcd|line1[8][5]                   ; 1       ;
; lcd:mylcd|line1[2][5]                   ; 1       ;
; lcd:mylcd|line1[10][5]                  ; 1       ;
; lcd:mylcd|line1[0][5]                   ; 1       ;
; lcd:mylcd|line1[9][5]                   ; 1       ;
; lcd:mylcd|line1[3][5]                   ; 1       ;
; lcd:mylcd|line1[11][5]                  ; 1       ;
; lcd:mylcd|line1[1][5]                   ; 1       ;
; lcd:mylcd|line1[6][5]                   ; 1       ;
; lcd:mylcd|line1[12][5]                  ; 1       ;
; lcd:mylcd|line1[14][5]                  ; 1       ;
; lcd:mylcd|line1[4][5]                   ; 1       ;
; lcd:mylcd|line2[9][5]                   ; 3       ;
; lcd:mylcd|line2[11][5]                  ; 3       ;
; lcd:mylcd|line2[15][5]                  ; 3       ;
; lcd:mylcd|line2[13][5]                  ; 3       ;
; lcd:mylcd|line2[0][5]                   ; 3       ;
; lcd:mylcd|line2[2][5]                   ; 3       ;
; lcd:mylcd|line2[6][5]                   ; 3       ;
; lcd:mylcd|line2[4][5]                   ; 3       ;
; lcd:mylcd|line2[8][5]                   ; 3       ;
; lcd:mylcd|line2[10][5]                  ; 3       ;
; lcd:mylcd|line2[14][5]                  ; 3       ;
; lcd:mylcd|line2[12][5]                  ; 3       ;
; lcd:mylcd|line2[1][5]                   ; 3       ;
; lcd:mylcd|line2[3][5]                   ; 3       ;
; lcd:mylcd|line2[7][5]                   ; 3       ;
; lcd:mylcd|line2[5][5]                   ; 3       ;
; vga_controller:vga_ins|index_DMEM[1]    ; 3       ;
; Total number of inverted registers = 33 ;         ;
+-----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[6]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[6]                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[15][3]                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[14][3]                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[13][3]                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[12][6]                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[11][7]                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[10][4]                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[9][3]                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[8][4]                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[7][2]                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[6][0]                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[5][7]                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[4][2]                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[3][2]                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[2][2]                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[1][2]                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[0][2]                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |skeleton|lcd:mylcd|ptr[2]                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |skeleton|lcd:mylcd|mstart                                                                                             ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |skeleton|PS2_Interface:myps2|cnt[10]                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|index[4]                                                                                           ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[2]         ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[3] ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[20]         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[2]                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|last_data_received[6]                                                                    ;
; 31:1               ; 10 bits   ; 200 LEs       ; 200 LEs              ; 0 LEs                  ; Yes        ; |skeleton|vga_controller:vga_ins|num[15]                                                                               ;
; 38:1               ; 8 bits    ; 200 LEs       ; 200 LEs              ; 0 LEs                  ; Yes        ; |skeleton|lcd:mylcd|lcd_data[2]                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|mux:writeback1|F[0]                                                                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|mux:execute11|F[4]                                                                     ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|regfile:decode7|Mux47                                                                  ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|regfile:decode7|Mux24                                                                  ;
; 10:1               ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; No         ; |skeleton|processor:myprocessor|alu:execute02|R[11]                                                                    ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; No         ; |skeleton|processor:myprocessor|alu:execute02|R[6]                                                                     ;
; 10:1               ; 7 bits    ; 42 LEs        ; 35 LEs               ; 7 LEs                  ; No         ; |skeleton|processor:myprocessor|alu:execute02|R[22]                                                                    ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |skeleton|processor:myprocessor|alu:execute02|R[2]                                                                     ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; No         ; |skeleton|processor:myprocessor|alu:execute02|R[25]                                                                    ;
; 13:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; No         ; |skeleton|processor:myprocessor|alu:execute02|R[0]                                                                     ;
; 12:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; No         ; |skeleton|processor:myprocessor|alu:execute02|R[28]                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:div|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK0_DIVIDE_BY                ; 5                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; NONE                  ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 6                     ; Untyped              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:fetch1 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 12    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|reg:fetch2 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 12    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                     ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                     ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; imem.mif             ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_2m81      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|adder_rc:fetch4 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:decode2 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 5     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:decode3 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 5     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:decode4 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 5     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:decode5 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 5     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:decode6 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 5     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute01 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|adder_cs:adder_inst ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:lower ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:upper0 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:upper1 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|adder_cs:adder_inst|mux:upper ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:Dxxxxx ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxxxN ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxxNx ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxNxx ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxNxxx ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LNxxxx ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxxxN ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxxNx ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxNxx ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxNxxx ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RNxxxx ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute04 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute06 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute07 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 12    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|adder_rc:execute08 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute10 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 12    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute11 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 12    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; dmem.mif             ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_8vc1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:writeback1 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2 ;
+------------------+-------+----------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                     ;
+------------------+-------+----------------------------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                                           ;
+------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                    ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                    ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                   ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                    ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                    ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                   ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                    ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                    ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                   ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                   ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                   ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                   ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                   ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                   ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                   ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                   ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------+
; Parameter Name                ; Value             ; Type                              ;
+-------------------------------+-------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                           ;
; PLL_TYPE                      ; AUTO              ; Untyped                           ;
; LPM_HINT                      ; UNUSED            ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                           ;
; LOCK_LOW                      ; 1                 ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                           ;
; SKIP_VCO                      ; OFF               ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                           ;
; BANDWIDTH                     ; 0                 ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                    ;
; CLK1_MULTIPLY_BY              ; 181               ; Signed Integer                    ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                    ;
; CLK1_DIVIDE_BY                ; 500               ; Signed Integer                    ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; VCO_MIN                       ; 0                 ; Untyped                           ;
; VCO_MAX                       ; 0                 ; Untyped                           ;
; VCO_CENTER                    ; 0                 ; Untyped                           ;
; PFD_MIN                       ; 0                 ; Untyped                           ;
; PFD_MAX                       ; 0                 ; Untyped                           ;
; M_INITIAL                     ; 0                 ; Untyped                           ;
; M                             ; 0                 ; Untyped                           ;
; N                             ; 1                 ; Untyped                           ;
; M2                            ; 1                 ; Untyped                           ;
; N2                            ; 1                 ; Untyped                           ;
; SS                            ; 1                 ; Untyped                           ;
; C0_HIGH                       ; 0                 ; Untyped                           ;
; C1_HIGH                       ; 0                 ; Untyped                           ;
; C2_HIGH                       ; 0                 ; Untyped                           ;
; C3_HIGH                       ; 0                 ; Untyped                           ;
; C4_HIGH                       ; 0                 ; Untyped                           ;
; C5_HIGH                       ; 0                 ; Untyped                           ;
; C6_HIGH                       ; 0                 ; Untyped                           ;
; C7_HIGH                       ; 0                 ; Untyped                           ;
; C8_HIGH                       ; 0                 ; Untyped                           ;
; C9_HIGH                       ; 0                 ; Untyped                           ;
; C0_LOW                        ; 0                 ; Untyped                           ;
; C1_LOW                        ; 0                 ; Untyped                           ;
; C2_LOW                        ; 0                 ; Untyped                           ;
; C3_LOW                        ; 0                 ; Untyped                           ;
; C4_LOW                        ; 0                 ; Untyped                           ;
; C5_LOW                        ; 0                 ; Untyped                           ;
; C6_LOW                        ; 0                 ; Untyped                           ;
; C7_LOW                        ; 0                 ; Untyped                           ;
; C8_LOW                        ; 0                 ; Untyped                           ;
; C9_LOW                        ; 0                 ; Untyped                           ;
; C0_INITIAL                    ; 0                 ; Untyped                           ;
; C1_INITIAL                    ; 0                 ; Untyped                           ;
; C2_INITIAL                    ; 0                 ; Untyped                           ;
; C3_INITIAL                    ; 0                 ; Untyped                           ;
; C4_INITIAL                    ; 0                 ; Untyped                           ;
; C5_INITIAL                    ; 0                 ; Untyped                           ;
; C6_INITIAL                    ; 0                 ; Untyped                           ;
; C7_INITIAL                    ; 0                 ; Untyped                           ;
; C8_INITIAL                    ; 0                 ; Untyped                           ;
; C9_INITIAL                    ; 0                 ; Untyped                           ;
; C0_MODE                       ; BYPASS            ; Untyped                           ;
; C1_MODE                       ; BYPASS            ; Untyped                           ;
; C2_MODE                       ; BYPASS            ; Untyped                           ;
; C3_MODE                       ; BYPASS            ; Untyped                           ;
; C4_MODE                       ; BYPASS            ; Untyped                           ;
; C5_MODE                       ; BYPASS            ; Untyped                           ;
; C6_MODE                       ; BYPASS            ; Untyped                           ;
; C7_MODE                       ; BYPASS            ; Untyped                           ;
; C8_MODE                       ; BYPASS            ; Untyped                           ;
; C9_MODE                       ; BYPASS            ; Untyped                           ;
; C0_PH                         ; 0                 ; Untyped                           ;
; C1_PH                         ; 0                 ; Untyped                           ;
; C2_PH                         ; 0                 ; Untyped                           ;
; C3_PH                         ; 0                 ; Untyped                           ;
; C4_PH                         ; 0                 ; Untyped                           ;
; C5_PH                         ; 0                 ; Untyped                           ;
; C6_PH                         ; 0                 ; Untyped                           ;
; C7_PH                         ; 0                 ; Untyped                           ;
; C8_PH                         ; 0                 ; Untyped                           ;
; C9_PH                         ; 0                 ; Untyped                           ;
; L0_HIGH                       ; 1                 ; Untyped                           ;
; L1_HIGH                       ; 1                 ; Untyped                           ;
; G0_HIGH                       ; 1                 ; Untyped                           ;
; G1_HIGH                       ; 1                 ; Untyped                           ;
; G2_HIGH                       ; 1                 ; Untyped                           ;
; G3_HIGH                       ; 1                 ; Untyped                           ;
; E0_HIGH                       ; 1                 ; Untyped                           ;
; E1_HIGH                       ; 1                 ; Untyped                           ;
; E2_HIGH                       ; 1                 ; Untyped                           ;
; E3_HIGH                       ; 1                 ; Untyped                           ;
; L0_LOW                        ; 1                 ; Untyped                           ;
; L1_LOW                        ; 1                 ; Untyped                           ;
; G0_LOW                        ; 1                 ; Untyped                           ;
; G1_LOW                        ; 1                 ; Untyped                           ;
; G2_LOW                        ; 1                 ; Untyped                           ;
; G3_LOW                        ; 1                 ; Untyped                           ;
; E0_LOW                        ; 1                 ; Untyped                           ;
; E1_LOW                        ; 1                 ; Untyped                           ;
; E2_LOW                        ; 1                 ; Untyped                           ;
; E3_LOW                        ; 1                 ; Untyped                           ;
; L0_INITIAL                    ; 1                 ; Untyped                           ;
; L1_INITIAL                    ; 1                 ; Untyped                           ;
; G0_INITIAL                    ; 1                 ; Untyped                           ;
; G1_INITIAL                    ; 1                 ; Untyped                           ;
; G2_INITIAL                    ; 1                 ; Untyped                           ;
; G3_INITIAL                    ; 1                 ; Untyped                           ;
; E0_INITIAL                    ; 1                 ; Untyped                           ;
; E1_INITIAL                    ; 1                 ; Untyped                           ;
; E2_INITIAL                    ; 1                 ; Untyped                           ;
; E3_INITIAL                    ; 1                 ; Untyped                           ;
; L0_MODE                       ; BYPASS            ; Untyped                           ;
; L1_MODE                       ; BYPASS            ; Untyped                           ;
; G0_MODE                       ; BYPASS            ; Untyped                           ;
; G1_MODE                       ; BYPASS            ; Untyped                           ;
; G2_MODE                       ; BYPASS            ; Untyped                           ;
; G3_MODE                       ; BYPASS            ; Untyped                           ;
; E0_MODE                       ; BYPASS            ; Untyped                           ;
; E1_MODE                       ; BYPASS            ; Untyped                           ;
; E2_MODE                       ; BYPASS            ; Untyped                           ;
; E3_MODE                       ; BYPASS            ; Untyped                           ;
; L0_PH                         ; 0                 ; Untyped                           ;
; L1_PH                         ; 0                 ; Untyped                           ;
; G0_PH                         ; 0                 ; Untyped                           ;
; G1_PH                         ; 0                 ; Untyped                           ;
; G2_PH                         ; 0                 ; Untyped                           ;
; G3_PH                         ; 0                 ; Untyped                           ;
; E0_PH                         ; 0                 ; Untyped                           ;
; E1_PH                         ; 0                 ; Untyped                           ;
; E2_PH                         ; 0                 ; Untyped                           ;
; E3_PH                         ; 0                 ; Untyped                           ;
; M_PH                          ; 0                 ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                           ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                    ;
+-------------------------------+-------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; hori_line      ; 800   ; Signed Integer                                                          ;
; hori_back      ; 144   ; Signed Integer                                                          ;
; hori_front     ; 16    ; Signed Integer                                                          ;
; vert_line      ; 525   ; Signed Integer                                                          ;
; vert_back      ; 34    ; Signed Integer                                                          ;
; vert_front     ; 11    ; Signed Integer                                                          ;
; H_sync_cycle   ; 96    ; Signed Integer                                                          ;
; V_sync_cycle   ; 2     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; dmem.mif             ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_8vc1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; lab7_img_index.mif   ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_pjc1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                       ;
; LPM_WIDTHD             ; 10             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_ikm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod3 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                       ;
; LPM_WIDTHD             ; 10             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_lcm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod14 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 5              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_4bm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div19 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 5              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_1jm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                       ;
; LPM_WIDTHD             ; 7              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod2 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div8 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                       ;
; LPM_WIDTHD             ; 5              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_1jm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div3 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                       ;
; LPM_WIDTHD             ; 5              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_1jm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div6 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                       ;
; LPM_WIDTHD             ; 5              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_1jm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div4 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                       ;
; LPM_WIDTHD             ; 5              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_1jm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 2                                        ;
; Entity Instance               ; pll:div|altpll:altpll_component          ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
; Entity Instance               ; VGA_Audio_PLL:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Name                                      ; Value                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                               ;
; Entity Instance                           ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 32                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                     ;
;     -- WIDTH_A                            ; 32                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                     ;
;     -- WIDTH_A                            ; 32                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 24                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|dmem:dmem_ins"                                                                                                                ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "address[11..8]" will be connected to GND. ;
; q       ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (8 bits) it drives; bit(s) "q[31..8]" have no fanouts                            ;
; data    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; wren    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_43"                                                                                                                                          ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_41"                                                                                                                                          ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_39"                                                                                                                                          ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_37"                                                                                                                                          ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_35"                                                                                                                                          ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_33"                                                                                                                                          ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_31"                                                                                                                                          ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_29"                                                                                                                                          ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_27"                                                                                                                                          ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_25"                                                                                                                                          ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_23"                                                                                                                                          ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_21"                                                                                                                                          ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_19"                                                                                                                                          ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_17"                                                                                                                                          ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_15"                                                                                                                                          ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_13"                                                                                                                                          ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_11"                                                                                                                                          ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_9"                                                                                                                                           ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_7"                                                                                                                                           ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|register15:comb_5"                                                                                                                                           ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Audio_PLL:p1"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex8" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex7" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex6" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex5" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex4" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex3" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd:mylcd"                                                                                                                                                                                ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; write_en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; write_en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Interface:myps2|PS2_Controller:PS2"                                                                                                                               ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|adder_rc:execute08"                                                      ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; a[15..12]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[15..12]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; cin             ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sum[15..12]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signed_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|mux:execute04" ;
+-----------+-------+----------+----------------------------------+
; Port      ; Type  ; Severity ; Details                          ;
+-----------+-------+----------+----------------------------------+
; b[31..12] ; Input ; Info     ; Stuck at GND                     ;
+-----------+-------+----------+----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RNxxxx" ;
+-----------+-------+----------+------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                          ;
+-----------+-------+----------+------------------------------------------------------------------+
; b[31..16] ; Input ; Info     ; Stuck at GND                                                     ;
+-----------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxNxxx" ;
+-----------+-------+----------+------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                          ;
+-----------+-------+----------+------------------------------------------------------------------+
; b[31..24] ; Input ; Info     ; Stuck at GND                                                     ;
+-----------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxNxx" ;
+-----------+-------+----------+------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                          ;
+-----------+-------+----------+------------------------------------------------------------------+
; b[31..28] ; Input ; Info     ; Stuck at GND                                                     ;
+-----------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxxNx" ;
+-----------+-------+----------+------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                          ;
+-----------+-------+----------+------------------------------------------------------------------+
; b[31..30] ; Input ; Info     ; Stuck at GND                                                     ;
+-----------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxxxN" ;
+-------+-------+----------+----------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                              ;
+-------+-------+----------+----------------------------------------------------------------------+
; b[31] ; Input ; Info     ; Stuck at GND                                                         ;
+-------+-------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LNxxxx" ;
+----------+-------+----------+-------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                           ;
+----------+-------+----------+-------------------------------------------------------------------+
; b[15..0] ; Input ; Info     ; Stuck at GND                                                      ;
+----------+-------+----------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxNxxx" ;
+---------+-------+----------+--------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                            ;
+---------+-------+----------+--------------------------------------------------------------------+
; b[7..0] ; Input ; Info     ; Stuck at GND                                                       ;
+---------+-------+----------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxNxx" ;
+---------+-------+----------+--------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                            ;
+---------+-------+----------+--------------------------------------------------------------------+
; b[3..0] ; Input ; Info     ; Stuck at GND                                                       ;
+---------+-------+----------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxxNx" ;
+---------+-------+----------+--------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                            ;
+---------+-------+----------+--------------------------------------------------------------------+
; b[1..0] ; Input ; Info     ; Stuck at GND                                                       ;
+---------+-------+----------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxxxN" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; b[0] ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:upper1" ;
+------+-------+----------+---------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                              ;
+------+-------+----------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:upper0" ;
+------+-------+----------+---------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                              ;
+------+-------+----------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:lower"                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; signed_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|adder_cs:adder_inst"                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|mux:decode5" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; a    ; Input ; Info     ; Stuck at GND                        ;
; b    ; Input ; Info     ; Stuck at VCC                        ;
+------+-------+----------+-------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|mux:decode3" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; a    ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|mux:decode2" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|adder_rc:fetch4"                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; a[15..12]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[15..1]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[0]            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cin             ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sum[15..12]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signed_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|imem:fetch3" ;
+-------+-------+----------+------------------------------------+
; Port  ; Type  ; Severity ; Details                            ;
+-------+-------+----------+------------------------------------+
; clken ; Input ; Info     ; Stuck at VCC                       ;
+-------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|reg:fetch2" ;
+--------+-------+----------+----------------------------------+
; Port   ; Type  ; Severity ; Details                          ;
+--------+-------+----------+----------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                     ;
+--------+-------+----------+----------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|mux:fetch1" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor"                                                                                                     ;
+-----------------+--------+------------------+---------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity         ; Details                                                                                                 ;
+-----------------+--------+------------------+---------------------------------------------------------------------------------------------------------+
; keyboard_in     ; Input  ; Critical Warning ; Can't connect array with 8 elements in array dimension 1 to port with 32 elements in the same dimension ;
; keyboard_ack    ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
; lcd_write       ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
; lcd_data[31..8] ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+-----------------+--------+------------------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 154                         ;
; cycloneiii_ff         ; 1766                        ;
;     CLR               ; 359                         ;
;     CLR SCLR          ; 19                          ;
;     ENA               ; 51                          ;
;     ENA CLR           ; 1228                        ;
;     ENA CLR SCLR      ; 18                          ;
;     ENA SCLR          ; 24                          ;
;     ENA SLD           ; 5                           ;
;     SCLR              ; 5                           ;
;     plain             ; 57                          ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 6734                        ;
;     arith             ; 1163                        ;
;         1 data inputs ; 33                          ;
;         2 data inputs ; 178                         ;
;         3 data inputs ; 952                         ;
;     normal            ; 5571                        ;
;         0 data inputs ; 245                         ;
;         1 data inputs ; 58                          ;
;         2 data inputs ; 1777                        ;
;         3 data inputs ; 400                         ;
;         4 data inputs ; 3091                        ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 75.40                       ;
; Average LUT depth     ; 43.19                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:23     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sat Dec 02 14:39:28 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton
Warning (125092): Tcl Script File DMEM_2port.qip not found
    Info (125063): set_global_assignment -name QIP_FILE DMEM_2port.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/VGA_Audio_PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/Reset_Delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file skeleton.v
    Info (12023): Found entity 1: skeleton File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_interface.v
    Info (12023): Found entity 1: PS2_Interface File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/PS2_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/PS2_Controller.v Line: 9
Warning (12019): Can't analyze file -- file processor.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file lcd.sv
    Info (12023): Found entity 1: lcd File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/lcd.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: imem File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/imem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v
    Info (12023): Found entity 1: Hexadecimal_To_Seven_Segment File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/Hexadecimal_To_Seven_Segment.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: dmem File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/dmem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file video_sync_generator.v
    Info (12023): Found entity 1: video_sync_generator File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/video_sync_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file img_index.v
    Info (12023): Found entity 1: img_index File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/img_index.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file img_data.v
    Info (12023): Found entity 1: img_data File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/img_data.v Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file processor.vhd
    Info (12022): Found design unit 1: processor-Structure File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/processor.vhd Line: 20
    Info (12023): Found entity 1: processor File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/processor.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file output_files/reg_20_15.vhd
    Info (12022): Found design unit 1: reg_20_15-Structure File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/output_files/reg_20_15.vhd Line: 16
    Info (12023): Found entity 1: reg_20_15 File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/output_files/reg_20_15.vhd Line: 9
Warning (12019): Can't analyze file -- file output_files/frequency_divider_by2_10.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file register15.v
    Info (12023): Found entity 1: register15 File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/register15.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(70): created implicit net for "inclock" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 70
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(103): created implicit net for "DLY_RST" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 103
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(104): created implicit net for "VGA_CTRL_CLK" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 104
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(104): created implicit net for "AUD_CTRL_CLK" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 104
Critical Warning (10846): Verilog HDL Instantiation warning at vga_controller.v(38): instance has no name File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 38
Critical Warning (10846): Verilog HDL Instantiation warning at vga_controller.v(39): instance has no name File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 39
Critical Warning (10846): Verilog HDL Instantiation warning at vga_controller.v(41): instance has no name File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 41
Critical Warning (10846): Verilog HDL Instantiation warning at vga_controller.v(42): instance has no name File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 42
Critical Warning (10846): Verilog HDL Instantiation warning at vga_controller.v(43): instance has no name File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 43
Critical Warning (10846): Verilog HDL Instantiation warning at vga_controller.v(44): instance has no name File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 44
Critical Warning (10846): Verilog HDL Instantiation warning at vga_controller.v(45): instance has no name File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 45
Critical Warning (10846): Verilog HDL Instantiation warning at vga_controller.v(46): instance has no name File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 46
Critical Warning (10846): Verilog HDL Instantiation warning at vga_controller.v(47): instance has no name File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 47
Critical Warning (10846): Verilog HDL Instantiation warning at vga_controller.v(48): instance has no name File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 48
Critical Warning (10846): Verilog HDL Instantiation warning at vga_controller.v(49): instance has no name File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 49
Critical Warning (10846): Verilog HDL Instantiation warning at vga_controller.v(50): instance has no name File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 50
Critical Warning (10846): Verilog HDL Instantiation warning at vga_controller.v(51): instance has no name File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 51
Critical Warning (10846): Verilog HDL Instantiation warning at vga_controller.v(52): instance has no name File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 52
Critical Warning (10846): Verilog HDL Instantiation warning at vga_controller.v(53): instance has no name File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 53
Critical Warning (10846): Verilog HDL Instantiation warning at vga_controller.v(54): instance has no name File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 54
Critical Warning (10846): Verilog HDL Instantiation warning at vga_controller.v(55): instance has no name File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 55
Critical Warning (10846): Verilog HDL Instantiation warning at vga_controller.v(57): instance has no name File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 57
Critical Warning (10846): Verilog HDL Instantiation warning at vga_controller.v(58): instance has no name File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 58
Critical Warning (10846): Verilog HDL Instantiation warning at vga_controller.v(59): instance has no name File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 59
Critical Warning (10846): Verilog HDL Instantiation warning at vga_controller.v(60): instance has no name File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 60
Critical Warning (10846): Verilog HDL Instantiation warning at vga_controller.v(61): instance has no name File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 61
Info (12127): Elaborating entity "skeleton" for the top level hierarchy
Warning (10034): Output port "debug_data_in" at skeleton.v(35) has no driver File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 35
Warning (10034): Output port "debug_addr" at skeleton.v(36) has no driver File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 36
Warning (10034): Output port "VGA_SYNC" at skeleton.v(21) has no driver File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 21
Info (12128): Elaborating entity "pll" for hierarchy "pll:div" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 70
Info (12128): Elaborating entity "altpll" for hierarchy "pll:div|altpll:altpll_component" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/pll.v Line: 90
Info (12130): Elaborated megafunction instantiation "pll:div|altpll:altpll_component" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/pll.v Line: 90
Info (12133): Instantiated megafunction "pll:div|altpll:altpll_component" with the following parameter: File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/pll.v Line: 90
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:div|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "processor" for hierarchy "processor:myprocessor" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 79
Warning (12090): Entity "mux" obtained from "mux.vhd" instead of from Quartus Prime megafunction library File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/mux.vhd Line: 8
Warning (12125): Using design file mux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: mux-Structure File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/mux.vhd Line: 15
    Info (12023): Found entity 1: mux File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/mux.vhd Line: 8
Info (12128): Elaborating entity "mux" for hierarchy "processor:myprocessor|mux:fetch1" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/processor.vhd Line: 120
Warning (12125): Using design file reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: reg-Structure File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/reg.vhd Line: 16
    Info (12023): Found entity 1: reg File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/reg.vhd Line: 9
Info (12128): Elaborating entity "reg" for hierarchy "processor:myprocessor|reg:fetch2" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/processor.vhd Line: 121
Info (12128): Elaborating entity "imem" for hierarchy "processor:myprocessor|imem:fetch3" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/processor.vhd Line: 122
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/imem.v Line: 84
Info (12130): Elaborated megafunction instantiation "processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/imem.v Line: 84
Info (12133): Instantiated megafunction "processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component" with the following parameter: File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/imem.v Line: 84
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "imem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2m81.tdf
    Info (12023): Found entity 1: altsyncram_2m81 File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/altsyncram_2m81.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2m81" for hierarchy "processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/altsyncram_2m81.tdf Line: 31
Warning (12125): Using design file adder_rc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: adder_rc-Structure File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/adder_rc.vhd Line: 17
    Info (12023): Found entity 1: adder_rc File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/adder_rc.vhd Line: 7
Info (12128): Elaborating entity "adder_rc" for hierarchy "processor:myprocessor|adder_rc:fetch4" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/processor.vhd Line: 123
Warning (12125): Using design file control.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: control-Behavior File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/control.vhd Line: 24
    Info (12023): Found entity 1: control File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/control.vhd Line: 7
Info (12128): Elaborating entity "control" for hierarchy "processor:myprocessor|control:decode1" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/processor.vhd Line: 127
Info (12128): Elaborating entity "mux" for hierarchy "processor:myprocessor|mux:decode2" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/processor.vhd Line: 128
Warning (12125): Using design file regfile.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: regfile File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/regfile.v Line: 1
Info (12128): Elaborating entity "regfile" for hierarchy "processor:myprocessor|regfile:decode7" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/processor.vhd Line: 133
Warning (10240): Verilog HDL Always Construct warning at regfile.v(33): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/regfile.v Line: 33
Info (12128): Elaborating entity "mux" for hierarchy "processor:myprocessor|mux:execute01" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/processor.vhd Line: 138
Warning (12125): Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: alu-Structure File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/alu.vhd Line: 24
    Info (12023): Found entity 1: alu File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/alu.vhd Line: 16
Info (12128): Elaborating entity "alu" for hierarchy "processor:myprocessor|alu:execute02" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/processor.vhd Line: 139
Warning (10036): Verilog HDL or VHDL warning at alu.vhd(27): object "zero_flag" assigned a value but never read File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/alu.vhd Line: 27
Warning (12125): Using design file adder_cs.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: adder_cs-Structure File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/adder_cs.vhd Line: 17
    Info (12023): Found entity 1: adder_cs File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/adder_cs.vhd Line: 7
Info (12128): Elaborating entity "adder_cs" for hierarchy "processor:myprocessor|alu:execute02|adder_cs:adder_inst" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/alu.vhd Line: 51
Info (12128): Elaborating entity "mux" for hierarchy "processor:myprocessor|alu:execute02|adder_cs:adder_inst|mux:upper" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/adder_cs.vhd Line: 40
Warning (12125): Using design file shifter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: shifter-Structure File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/shifter.vhd Line: 15
    Info (12023): Found entity 1: shifter File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/shifter.vhd Line: 8
Info (12128): Elaborating entity "shifter" for hierarchy "processor:myprocessor|alu:execute02|shifter:shifter_inst" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/alu.vhd Line: 56
Info (12128): Elaborating entity "dmem" for hierarchy "processor:myprocessor|dmem:memory1" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/processor.vhd Line: 152
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/dmem.v Line: 85
Info (12130): Elaborated megafunction instantiation "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/dmem.v Line: 85
Info (12133): Instantiated megafunction "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component" with the following parameter: File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/dmem.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "dmem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8vc1.tdf
    Info (12023): Found entity 1: altsyncram_8vc1 File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_8vc1" for hierarchy "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "PS2_Interface" for hierarchy "PS2_Interface:myps2" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 82
Warning (10036): Verilog HDL or VHDL warning at PS2_Interface.v(8): object "key_realease" assigned a value but never read File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/PS2_Interface.v Line: 8
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "PS2_Interface:myps2|PS2_Controller:PS2" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/PS2_Interface.v Line: 51
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/PS2_Controller.v Line: 248
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/PS2_Controller.v Line: 268
Info (12128): Elaborating entity "lcd" for hierarchy "lcd:mylcd" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 85
Info (12128): Elaborating entity "Hexadecimal_To_Seven_Segment" for hierarchy "Hexadecimal_To_Seven_Segment:hex1" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 88
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 103
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20) File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/Reset_Delay.v Line: 10
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:p1" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 104
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/VGA_Audio_PLL.v Line: 107
Info (12130): Elaborated megafunction instantiation "VGA_Audio_PLL:p1|altpll:altpll_component" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/VGA_Audio_PLL.v Line: 107
Info (12133): Instantiated megafunction "VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter: File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/VGA_Audio_PLL.v Line: 107
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "181"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga_ins" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 135
Warning (10036): Verilog HDL or VHDL warning at vga_controller.v(94): object "x" assigned a value but never read File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 94
Warning (10036): Verilog HDL or VHDL warning at vga_controller.v(95): object "y" assigned a value but never read File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 95
Warning (10036): Verilog HDL or VHDL warning at vga_controller.v(96): object "shifted" assigned a value but never read File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 96
Warning (10230): Verilog HDL assignment warning at vga_controller.v(148): truncated value with size 32 to match size of target (19) File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 148
Warning (12125): Using design file frequency_divider_by2_10.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: frequency_divider_by2_10 File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/frequency_divider_by2_10.v Line: 1
Critical Warning (10846): Verilog HDL Instantiation warning at frequency_divider_by2_10.v(14): instance has no name File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/frequency_divider_by2_10.v Line: 14
Critical Warning (10846): Verilog HDL Instantiation warning at frequency_divider_by2_10.v(15): instance has no name File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/frequency_divider_by2_10.v Line: 15
Critical Warning (10846): Verilog HDL Instantiation warning at frequency_divider_by2_10.v(16): instance has no name File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/frequency_divider_by2_10.v Line: 16
Critical Warning (10846): Verilog HDL Instantiation warning at frequency_divider_by2_10.v(17): instance has no name File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/frequency_divider_by2_10.v Line: 17
Critical Warning (10846): Verilog HDL Instantiation warning at frequency_divider_by2_10.v(18): instance has no name File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/frequency_divider_by2_10.v Line: 18
Critical Warning (10846): Verilog HDL Instantiation warning at frequency_divider_by2_10.v(19): instance has no name File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/frequency_divider_by2_10.v Line: 19
Critical Warning (10846): Verilog HDL Instantiation warning at frequency_divider_by2_10.v(20): instance has no name File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/frequency_divider_by2_10.v Line: 20
Critical Warning (10846): Verilog HDL Instantiation warning at frequency_divider_by2_10.v(21): instance has no name File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/frequency_divider_by2_10.v Line: 21
Critical Warning (10846): Verilog HDL Instantiation warning at frequency_divider_by2_10.v(22): instance has no name File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/frequency_divider_by2_10.v Line: 22
Critical Warning (10846): Verilog HDL Instantiation warning at frequency_divider_by2_10.v(23): instance has no name File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/frequency_divider_by2_10.v Line: 23
Info (12128): Elaborating entity "frequency_divider_by2_10" for hierarchy "vga_controller:vga_ins|frequency_divider_by2_10:comb_3" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 38
Warning (12125): Using design file frequency_divider_by2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: frequency_divider_by2 File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/frequency_divider_by2.v Line: 1
Info (12128): Elaborating entity "frequency_divider_by2" for hierarchy "vga_controller:vga_ins|frequency_divider_by2_10:comb_3|frequency_divider_by2:comb_3" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/frequency_divider_by2_10.v Line: 14
Info (12128): Elaborating entity "register15" for hierarchy "vga_controller:vga_ins|register15:comb_5" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 41
Info (12128): Elaborating entity "video_sync_generator" for hierarchy "vga_controller:vga_ins|video_sync_generator:LTM_ins" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 129
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10) File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/video_sync_generator.v Line: 77
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11) File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/video_sync_generator.v Line: 80
Info (12128): Elaborating entity "img_index" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 268
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/img_index.v Line: 82
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/img_index.v Line: 82
Info (12133): Instantiated megafunction "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" with the following parameter: File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/img_index.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "lab7_img_index.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pjc1.tdf
    Info (12023): Found entity 1: altsyncram_pjc1 File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/altsyncram_pjc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pjc1" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[8]" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf Line: 228
        Warning (14320): Synthesized away node "vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[9]" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf Line: 252
        Warning (14320): Synthesized away node "vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[10]" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf Line: 276
        Warning (14320): Synthesized away node "vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[11]" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf Line: 300
        Warning (14320): Synthesized away node "vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[12]" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf Line: 324
        Warning (14320): Synthesized away node "vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[13]" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf Line: 348
        Warning (14320): Synthesized away node "vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[14]" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf Line: 372
        Warning (14320): Synthesized away node "vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[15]" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf Line: 396
        Warning (14320): Synthesized away node "vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[16]" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf Line: 420
        Warning (14320): Synthesized away node "vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[17]" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf Line: 444
        Warning (14320): Synthesized away node "vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[18]" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf Line: 468
        Warning (14320): Synthesized away node "vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[19]" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf Line: 492
        Warning (14320): Synthesized away node "vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[20]" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf Line: 516
        Warning (14320): Synthesized away node "vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[21]" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf Line: 540
        Warning (14320): Synthesized away node "vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[22]" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf Line: 564
        Warning (14320): Synthesized away node "vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[23]" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf Line: 588
        Warning (14320): Synthesized away node "vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[24]" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf Line: 612
        Warning (14320): Synthesized away node "vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[25]" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf Line: 636
        Warning (14320): Synthesized away node "vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[26]" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf Line: 660
        Warning (14320): Synthesized away node "vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[27]" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf Line: 684
        Warning (14320): Synthesized away node "vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[28]" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf Line: 708
        Warning (14320): Synthesized away node "vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[29]" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf Line: 732
        Warning (14320): Synthesized away node "vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[30]" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf Line: 756
        Warning (14320): Synthesized away node "vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[31]" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf Line: 780
Info (278001): Inferred 13 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Div2" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 154
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Mod3" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 153
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Mod14" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 233
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Div19" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 234
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Mod0" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 150
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Div0" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 151
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Mod1" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 151
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Div1" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 152
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Mod2" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 152
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Div8" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 168
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Div3" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 155
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Div6" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 162
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Div4" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 156
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Div2" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 154
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Div2" with the following parameter: File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 154
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf
    Info (12023): Found entity 1: lpm_divide_ikm File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/lpm_divide_ikm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/sign_div_unsign_anh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf
    Info (12023): Found entity 1: alt_u_div_8af File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_8af.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Mod3" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 153
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Mod3" with the following parameter: File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 153
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lcm.tdf
    Info (12023): Found entity 1: lpm_divide_lcm File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/lpm_divide_lcm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Mod14" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 233
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Mod14" with the following parameter: File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 233
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4bm.tdf
    Info (12023): Found entity 1: lpm_divide_4bm File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/lpm_divide_4bm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/sign_div_unsign_plh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf
    Info (12023): Found entity 1: alt_u_div_67f File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_67f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Div19" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 234
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Div19" with the following parameter: File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 234
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf
    Info (12023): Found entity 1: lpm_divide_1jm File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/lpm_divide_1jm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Mod0" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 150
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Mod0" with the following parameter: File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 150
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf
    Info (12023): Found entity 1: lpm_divide_3bm File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/lpm_divide_3bm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/sign_div_unsign_olh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf
    Info (12023): Found entity 1: alt_u_div_47f File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Div0" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 151
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Div0" with the following parameter: File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 151
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf
    Info (12023): Found entity 1: lpm_divide_0jm File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/lpm_divide_0jm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Div1" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 152
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Div1" with the following parameter: File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 152
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf
    Info (12023): Found entity 1: lpm_divide_3jm File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/lpm_divide_3jm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/sign_div_unsign_rlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf
    Info (12023): Found entity 1: alt_u_div_a7f File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_a7f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Div8" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 168
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Div8" with the following parameter: File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/vga_controller.v Line: 168
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (12241): 24 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/lcd.sv Line: 48
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "debug_data_in[0]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[1]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[2]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[3]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[4]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[5]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[6]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[7]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[8]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[9]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[10]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[11]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[12]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[13]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[14]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[15]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[16]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[17]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[18]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[19]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[20]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[21]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[22]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[23]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[24]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[25]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[26]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[27]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[28]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[29]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[30]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[31]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 35
    Warning (13410): Pin "debug_addr[0]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "debug_addr[1]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "debug_addr[2]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "debug_addr[3]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "debug_addr[4]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "debug_addr[5]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "debug_addr[6]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "debug_addr[7]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "debug_addr[8]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "debug_addr[9]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "debug_addr[10]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "debug_addr[11]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 36
    Warning (13410): Pin "leds[0]" is stuck at VCC File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 33
    Warning (13410): Pin "leds[1]" is stuck at VCC File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 33
    Warning (13410): Pin "leds[2]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 33
    Warning (13410): Pin "leds[3]" is stuck at VCC File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 33
    Warning (13410): Pin "leds[4]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 33
    Warning (13410): Pin "leds[5]" is stuck at VCC File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 33
    Warning (13410): Pin "leds[6]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 33
    Warning (13410): Pin "leds[7]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 33
    Warning (13410): Pin "lcd_rw" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 32
    Warning (13410): Pin "lcd_on" is stuck at VCC File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 32
    Warning (13410): Pin "lcd_blon" is stuck at VCC File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 32
    Warning (13410): Pin "seg3[0]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg3[1]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg3[2]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg3[3]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg3[4]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg3[5]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg3[6]" is stuck at VCC File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg4[0]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg4[1]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg4[2]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg4[3]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg4[4]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg4[5]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg4[6]" is stuck at VCC File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg5[0]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg5[1]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg5[2]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg5[3]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg5[4]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg5[5]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg5[6]" is stuck at VCC File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg6[0]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg6[1]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg6[2]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg6[3]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg6[4]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg6[5]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg6[6]" is stuck at VCC File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg7[0]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg7[1]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg7[2]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg7[3]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg7[4]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg7[5]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg7[6]" is stuck at VCC File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg8[0]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg8[1]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg8[2]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg8[3]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg8[4]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg8[5]" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "seg8[6]" is stuck at VCC File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 34
    Warning (13410): Pin "VGA_SYNC" is stuck at GND File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/skeleton.v Line: 21
Info (286030): Timing-Driven Synthesis is running
Info (17049): 17 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 10 MSB VCC or GND address nodes from RAM block "vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ALTSYNCRAM" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf Line: 32
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_24_result_int[1]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_67f.tdf Line: 111
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 166
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 171
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 176
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 181
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 36
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 41
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 46
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 51
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_14_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 56
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_15_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 61
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 66
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 71
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_18_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 76
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_19_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 81
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_20_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 91
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_21_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 96
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 101
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 106
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 111
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 116
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 121
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 126
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 131
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 136
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 146
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_31_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 151
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 181
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 36
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 41
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 46
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 51
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_14_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 56
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_15_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 61
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 66
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 71
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_18_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 76
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_19_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 81
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_20_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 91
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_21_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 96
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 101
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 106
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 111
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 116
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 121
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 126
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[0]~10" File: //Mac/Home/Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf Line: 131
Info (144001): Generated suppressed messages file /Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/output_files/skeleton.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|pll" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 920
Warning (15899): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|pll" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 920
Info (21057): Implemented 8445 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 150 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 8193 logic cells
    Info (21064): Implemented 96 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 193 warnings
    Info: Peak virtual memory: 4896 megabytes
    Info: Processing ended: Sat Dec 02 14:40:20 2023
    Info: Elapsed time: 00:00:52
    Info: Total CPU time (on all processors): 00:00:57


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /Desktop/ECE550/Proj_final/Tetris_Final_Project/skeleton_restored/output_files/skeleton.map.smsg.


