{"max_resources":[1385660,2771320,8955,4468,69283],"name":"Kernel System","children":[{"name":"Static Partition","type":"partition","children":[{"name":"Board interface","type":"resource","data":[480580,961160,2766,1292,0],"details":[{"text":"Platform interface logic.","type":"text"}]}]},{"name":"Global interconnect","type":"resource","data":[13691,19807,78,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"System description ROM","type":"resource","data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes.  The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}]},{"name":"matrixMult","total_kernel_resources":[40150.3,243802,1276,1030.5,840],"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":116}]],"type":"function","total_percent":[13.1376,4.10995,8.79732,14.249,23.0752],"children":[{"name":"Data control overhead","type":"resource","data":[2561,4983,13,0,215],"details":[{"text":"Feedback+Cluster logic","type":"brief"}]},{"name":"Function overhead","type":"resource","data":[2484.35,2138.1,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}]},{"name":"matrix_mult.cl:116 (A_local)","type":"resource","data":[0,0,52,0,0],"details":[{"Total replication":3,"Number of banks":"1 (banked on bit 4294967295)","Bank depth":"64 words","Additional information":[{"text":"Requested size 16384 bytes, implemented size 49152 bytes, replicated 3 times total, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Replicated 3 times to efficiently support multiple simultaneous workgroups. This replication resulted in no increase in actual block RAM usage.","type":"text"}],"Local memory":"Optimal","Implemented size":"49152 bytes","Bank width":"2048 bits","type":"table","Reference":[{"text":"See %L for more information.","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114","guide":"Best Practices Guide : Local Memory"}]}],"Requested size":"16384 bytes"},{"text":"Optimal,\n16384B requested,\n49152B implemented.","type":"brief"}]},{"name":"matrix_mult.cl:117 (B_local)","type":"resource","data":[0,0,832,0,0],"details":[{"Total replication":3,"Number of banks":"16 (banked on bits 8, 9, 10, 11)","Bank depth":"4 words","Additional information":[{"text":"Requested size 16384 bytes, implemented size 49152 bytes, replicated 3 times total, stall-free, 16 reads and 16 writes. ","type":"text"},{"text":"Replicated 3 times to efficiently support multiple simultaneous workgroups. This replication resulted in no increase in actual block RAM usage.","type":"text"},{"text":"Banked on bits 8, 9, 10, 11 into 16 separate banks.","type":"text"}],"Local memory":"Optimal","Implemented size":"49152 bytes","Bank width":"2048 bits","type":"table","Reference":[{"text":"See %L for more information.","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114","guide":"Best Practices Guide : Local Memory"}]}],"Requested size":"16384 bytes"},{"text":"Optimal,\n16384B requested,\n49152B implemented.","type":"brief"}]},{"name":"No Source Line","children":[{"count":3,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[4274,75242,277,0,619]},{"count":1,"name":"1-bit Or","debug":[[{"filename":"","line":0}]],"type":"resource","data":[1,0,0,0,0]}],"type":"resource","data":[4275,75242,277,0,619]},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":128}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:128","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":128}]],"type":"resource","data":[49,46,0,1.5,0]}],"data":[49,46,0,1.5,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":129}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:129","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":129}]],"type":"resource","data":[32,0,0,0,0]}],"data":[32,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":136}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:136","children":[{"count":2,"name":"32-bit Integer Compare","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":136}]],"type":"resource","data":[70,2,0,0,0]},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":136}]],"name":"32-bit Integer Add","data":[64,0,0,0,0],"type":"resource"}],"data":[134,2,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":144}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:144","children":[{"count":2,"name":"32-bit Integer Add","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":144}]],"type":"resource","data":[64,0,0,0,0]},{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":144}]],"type":"resource","data":[55,46,0,1.5,0]},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":144}]],"name":"Load","data":[5480,55085,43,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":144}]],"name":"Store","data":[34,24,0,0,0],"type":"resource"}],"data":[5633,55155,43,1.5,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":145}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:145","children":[{"count":2,"name":"32-bit Integer Add","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":145}]],"type":"resource","data":[64,0,0,0,0]},{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":145}]],"type":"resource","data":[55,46,0,1.5,0]},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":145}]],"name":"Load","data":[5480,55085,43,0,0],"type":"resource"},{"count":16,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":145}]],"name":"Store","data":[544,384,0,0,0],"type":"resource"}],"data":[6143,55515,43,1.5,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":160}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:160","children":[{"count":16,"name":"32-bit Select","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":160}]],"type":"resource","data":[416,0,0,0,0]},{"count":64,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":160}]],"name":"Hardened Floating-Point Dot Product of Size 16","data":[0,6144,0,512,0],"type":"resource"},{"count":17,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":160}]],"name":"Load","data":[17578,34969,0,0,0],"type":"resource"},{"count":17,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":160}]],"name":"llvm.fpga.wg.limiter.exit","data":[289,561,0,0,0],"type":"resource"}],"data":[18283,41674,0,512,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":169}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:169","children":[{"count":1,"name":"64-bit Integer Add","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":169}]],"type":"resource","data":[60,0,0,0,0]},{"count":1,"name":"64-bit Integer Multiply","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":169}]],"type":"resource","data":[110,99,0,2,0]},{"count":1,"name":"Store","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":169}]],"type":"resource","data":[345,2788,16,0,0]}],"data":[515,2887,16,2,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":132}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:132","children":[{"count":64,"name":"Hardened Floating-Point Dot Product of Size 16","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":132}]],"type":"resource","data":[0,6144,0,512,0]}],"data":[0,6144,0,512,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":148}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:148","children":[{"count":16,"name":"1-bit Or","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":148}]],"type":"resource","data":[16,3,0,0,0]},{"count":1,"name":"llvm.fpga.simple.barrier","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":148}]],"type":"resource","data":[9,9,0,0,0]}],"data":[25,12,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":165}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl:165","children":[{"count":16,"name":"1-bit Or","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/matrix_mult.cl","line":165}]],"type":"resource","data":[16,4,0,0,0]}],"data":[16,4,0,0,0],"type":"resource"}],"data":[40150.35,243802.1,1276,1030.5,840],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Achieved kernel vectorization: 16","type":"text"},{"text":"1 compute unit.\nAchieved kernel vectorization: 16","type":"brief"}],"compute_units":1}],"data":[53843.35,263680.1,1356,1030.5,840],"total_percent":[82.1119,39.7805,44.197,46.0302,51.9919],"total":[534423,1224840,4122,2323,840],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"type":"module"}