Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Mar  4 16:20:38 2025
| Host         : DESKTOP-I8GGJRG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file eth_send_test_rgmii_timing_summary_routed.rpt -pb eth_send_test_rgmii_timing_summary_routed.pb -rpx eth_send_test_rgmii_timing_summary_routed.rpx -warn_on_violation
| Design       : eth_send_test_rgmii
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.947        0.000                      0                  196        0.166        0.000                      0                  196        3.500        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
clk             {0.000 10.000}       20.000          50.000          
  clk_out1_pll  {0.000 4.000}        8.000           125.000         
  clkfbout_pll  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                               7.000        0.000                       0                     1  
  clk_out1_pll        3.947        0.000                      0                  196        0.166        0.000                      0                  196        3.500        0.000                       0                   108  
  clkfbout_pll                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll
  To Clock:  clk_out1_pll

Setup :            0  Failing Endpoints,  Worst Slack        3.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 eth_send_test/cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/data_num_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.666ns (41.680%)  route 2.331ns (58.320%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.945ns = ( 7.055 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.426    -0.497    eth_send_test/clk_out1
    SLICE_X6Y29          FDCE                                         r  eth_send_test/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.433    -0.064 f  eth_send_test/cnt_reg[20]/Q
                         net (fo=2, routed)           0.694     0.630    eth_send_test/eth_send/cnt_reg[20]
    SLICE_X7Y25          LUT4 (Prop_lut4_I3_O)        0.105     0.735 f  eth_send_test/eth_send/data_num[0]_i_15/O
                         net (fo=1, routed)           0.950     1.684    eth_send_test/eth_send/data_num[0]_i_15_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I3_O)        0.105     1.789 r  eth_send_test/eth_send/data_num[0]_i_3/O
                         net (fo=33, routed)          0.680     2.469    eth_send_test/eth_send/tx_go
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.105     2.574 r  eth_send_test/eth_send/data_num[0]_i_10/O
                         net (fo=1, routed)           0.000     2.574    eth_send_test/eth_send/data_num[0]_i_10_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.031 r  eth_send_test/eth_send/data_num_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.031    eth_send_test/eth_send/data_num_reg[0]_i_2_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.129 r  eth_send_test/eth_send/data_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.129    eth_send_test/eth_send/data_num_reg[4]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.227 r  eth_send_test/eth_send/data_num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     3.235    eth_send_test/eth_send/data_num_reg[8]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.500 r  eth_send_test/eth_send/data_num_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.500    eth_send_test/eth_send/data_num_reg[12]_i_1_n_6
    SLICE_X4Y25          FDCE                                         r  eth_send_test/eth_send/data_num_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.369    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     4.312 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     5.665    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.742 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.314     7.055    eth_send_test/eth_send/clk_out1
    SLICE_X4Y25          FDCE                                         r  eth_send_test/eth_send/data_num_reg[13]/C
                         clock pessimism              0.418     7.473    
                         clock uncertainty           -0.085     7.388    
    SLICE_X4Y25          FDCE (Setup_fdce_C_D)        0.059     7.447    eth_send_test/eth_send/data_num_reg[13]
  -------------------------------------------------------------------
                         required time                          7.447    
                         arrival time                          -3.500    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             3.952ns  (required time - arrival time)
  Source:                 eth_send_test/cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/data_num_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 1.661ns (41.607%)  route 2.331ns (58.393%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.945ns = ( 7.055 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.426    -0.497    eth_send_test/clk_out1
    SLICE_X6Y29          FDCE                                         r  eth_send_test/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.433    -0.064 f  eth_send_test/cnt_reg[20]/Q
                         net (fo=2, routed)           0.694     0.630    eth_send_test/eth_send/cnt_reg[20]
    SLICE_X7Y25          LUT4 (Prop_lut4_I3_O)        0.105     0.735 f  eth_send_test/eth_send/data_num[0]_i_15/O
                         net (fo=1, routed)           0.950     1.684    eth_send_test/eth_send/data_num[0]_i_15_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I3_O)        0.105     1.789 r  eth_send_test/eth_send/data_num[0]_i_3/O
                         net (fo=33, routed)          0.680     2.469    eth_send_test/eth_send/tx_go
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.105     2.574 r  eth_send_test/eth_send/data_num[0]_i_10/O
                         net (fo=1, routed)           0.000     2.574    eth_send_test/eth_send/data_num[0]_i_10_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.031 r  eth_send_test/eth_send/data_num_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.031    eth_send_test/eth_send/data_num_reg[0]_i_2_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.129 r  eth_send_test/eth_send/data_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.129    eth_send_test/eth_send/data_num_reg[4]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.227 r  eth_send_test/eth_send/data_num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     3.235    eth_send_test/eth_send/data_num_reg[8]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.495 r  eth_send_test/eth_send/data_num_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.495    eth_send_test/eth_send/data_num_reg[12]_i_1_n_4
    SLICE_X4Y25          FDCE                                         r  eth_send_test/eth_send/data_num_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.369    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     4.312 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     5.665    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.742 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.314     7.055    eth_send_test/eth_send/clk_out1
    SLICE_X4Y25          FDCE                                         r  eth_send_test/eth_send/data_num_reg[15]/C
                         clock pessimism              0.418     7.473    
                         clock uncertainty           -0.085     7.388    
    SLICE_X4Y25          FDCE (Setup_fdce_C_D)        0.059     7.447    eth_send_test/eth_send/data_num_reg[15]
  -------------------------------------------------------------------
                         required time                          7.447    
                         arrival time                          -3.495    
  -------------------------------------------------------------------
                         slack                                  3.952    

Slack (MET) :             4.012ns  (required time - arrival time)
  Source:                 eth_send_test/cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/data_num_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.601ns (40.716%)  route 2.331ns (59.284%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.945ns = ( 7.055 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.426    -0.497    eth_send_test/clk_out1
    SLICE_X6Y29          FDCE                                         r  eth_send_test/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.433    -0.064 f  eth_send_test/cnt_reg[20]/Q
                         net (fo=2, routed)           0.694     0.630    eth_send_test/eth_send/cnt_reg[20]
    SLICE_X7Y25          LUT4 (Prop_lut4_I3_O)        0.105     0.735 f  eth_send_test/eth_send/data_num[0]_i_15/O
                         net (fo=1, routed)           0.950     1.684    eth_send_test/eth_send/data_num[0]_i_15_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I3_O)        0.105     1.789 r  eth_send_test/eth_send/data_num[0]_i_3/O
                         net (fo=33, routed)          0.680     2.469    eth_send_test/eth_send/tx_go
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.105     2.574 r  eth_send_test/eth_send/data_num[0]_i_10/O
                         net (fo=1, routed)           0.000     2.574    eth_send_test/eth_send/data_num[0]_i_10_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.031 r  eth_send_test/eth_send/data_num_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.031    eth_send_test/eth_send/data_num_reg[0]_i_2_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.129 r  eth_send_test/eth_send/data_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.129    eth_send_test/eth_send/data_num_reg[4]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.227 r  eth_send_test/eth_send/data_num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     3.235    eth_send_test/eth_send/data_num_reg[8]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.435 r  eth_send_test/eth_send/data_num_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.435    eth_send_test/eth_send/data_num_reg[12]_i_1_n_5
    SLICE_X4Y25          FDCE                                         r  eth_send_test/eth_send/data_num_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.369    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     4.312 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     5.665    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.742 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.314     7.055    eth_send_test/eth_send/clk_out1
    SLICE_X4Y25          FDCE                                         r  eth_send_test/eth_send/data_num_reg[14]/C
                         clock pessimism              0.418     7.473    
                         clock uncertainty           -0.085     7.388    
    SLICE_X4Y25          FDCE (Setup_fdce_C_D)        0.059     7.447    eth_send_test/eth_send/data_num_reg[14]
  -------------------------------------------------------------------
                         required time                          7.447    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                  4.012    

Slack (MET) :             4.031ns  (required time - arrival time)
  Source:                 eth_send_test/cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/data_num_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.913ns  (logic 1.582ns (40.428%)  route 2.331ns (59.572%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.945ns = ( 7.055 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.426    -0.497    eth_send_test/clk_out1
    SLICE_X6Y29          FDCE                                         r  eth_send_test/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.433    -0.064 f  eth_send_test/cnt_reg[20]/Q
                         net (fo=2, routed)           0.694     0.630    eth_send_test/eth_send/cnt_reg[20]
    SLICE_X7Y25          LUT4 (Prop_lut4_I3_O)        0.105     0.735 f  eth_send_test/eth_send/data_num[0]_i_15/O
                         net (fo=1, routed)           0.950     1.684    eth_send_test/eth_send/data_num[0]_i_15_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I3_O)        0.105     1.789 r  eth_send_test/eth_send/data_num[0]_i_3/O
                         net (fo=33, routed)          0.680     2.469    eth_send_test/eth_send/tx_go
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.105     2.574 r  eth_send_test/eth_send/data_num[0]_i_10/O
                         net (fo=1, routed)           0.000     2.574    eth_send_test/eth_send/data_num[0]_i_10_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.031 r  eth_send_test/eth_send/data_num_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.031    eth_send_test/eth_send/data_num_reg[0]_i_2_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.129 r  eth_send_test/eth_send/data_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.129    eth_send_test/eth_send/data_num_reg[4]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.227 r  eth_send_test/eth_send/data_num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     3.235    eth_send_test/eth_send/data_num_reg[8]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     3.416 r  eth_send_test/eth_send/data_num_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.416    eth_send_test/eth_send/data_num_reg[12]_i_1_n_7
    SLICE_X4Y25          FDCE                                         r  eth_send_test/eth_send/data_num_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.369    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     4.312 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     5.665    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.742 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.314     7.055    eth_send_test/eth_send/clk_out1
    SLICE_X4Y25          FDCE                                         r  eth_send_test/eth_send/data_num_reg[12]/C
                         clock pessimism              0.418     7.473    
                         clock uncertainty           -0.085     7.388    
    SLICE_X4Y25          FDCE (Setup_fdce_C_D)        0.059     7.447    eth_send_test/eth_send/data_num_reg[12]
  -------------------------------------------------------------------
                         required time                          7.447    
                         arrival time                          -3.416    
  -------------------------------------------------------------------
                         slack                                  4.031    

Slack (MET) :             4.037ns  (required time - arrival time)
  Source:                 eth_send_test/cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/data_num_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.568ns (40.297%)  route 2.323ns (59.703%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.945ns = ( 7.055 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.426    -0.497    eth_send_test/clk_out1
    SLICE_X6Y29          FDCE                                         r  eth_send_test/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.433    -0.064 f  eth_send_test/cnt_reg[20]/Q
                         net (fo=2, routed)           0.694     0.630    eth_send_test/eth_send/cnt_reg[20]
    SLICE_X7Y25          LUT4 (Prop_lut4_I3_O)        0.105     0.735 f  eth_send_test/eth_send/data_num[0]_i_15/O
                         net (fo=1, routed)           0.950     1.684    eth_send_test/eth_send/data_num[0]_i_15_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I3_O)        0.105     1.789 r  eth_send_test/eth_send/data_num[0]_i_3/O
                         net (fo=33, routed)          0.680     2.469    eth_send_test/eth_send/tx_go
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.105     2.574 r  eth_send_test/eth_send/data_num[0]_i_10/O
                         net (fo=1, routed)           0.000     2.574    eth_send_test/eth_send/data_num[0]_i_10_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.031 r  eth_send_test/eth_send/data_num_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.031    eth_send_test/eth_send/data_num_reg[0]_i_2_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.129 r  eth_send_test/eth_send/data_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.129    eth_send_test/eth_send/data_num_reg[4]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.394 r  eth_send_test/eth_send/data_num_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.394    eth_send_test/eth_send/data_num_reg[8]_i_1_n_6
    SLICE_X4Y24          FDCE                                         r  eth_send_test/eth_send/data_num_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.369    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     4.312 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     5.665    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.742 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.314     7.055    eth_send_test/eth_send/clk_out1
    SLICE_X4Y24          FDCE                                         r  eth_send_test/eth_send/data_num_reg[9]/C
                         clock pessimism              0.402     7.457    
                         clock uncertainty           -0.085     7.372    
    SLICE_X4Y24          FDCE (Setup_fdce_C_D)        0.059     7.431    eth_send_test/eth_send/data_num_reg[9]
  -------------------------------------------------------------------
                         required time                          7.431    
                         arrival time                          -3.394    
  -------------------------------------------------------------------
                         slack                                  4.037    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 eth_send_test/cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/data_num_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 1.563ns (40.220%)  route 2.323ns (59.779%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.945ns = ( 7.055 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.426    -0.497    eth_send_test/clk_out1
    SLICE_X6Y29          FDCE                                         r  eth_send_test/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.433    -0.064 f  eth_send_test/cnt_reg[20]/Q
                         net (fo=2, routed)           0.694     0.630    eth_send_test/eth_send/cnt_reg[20]
    SLICE_X7Y25          LUT4 (Prop_lut4_I3_O)        0.105     0.735 f  eth_send_test/eth_send/data_num[0]_i_15/O
                         net (fo=1, routed)           0.950     1.684    eth_send_test/eth_send/data_num[0]_i_15_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I3_O)        0.105     1.789 r  eth_send_test/eth_send/data_num[0]_i_3/O
                         net (fo=33, routed)          0.680     2.469    eth_send_test/eth_send/tx_go
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.105     2.574 r  eth_send_test/eth_send/data_num[0]_i_10/O
                         net (fo=1, routed)           0.000     2.574    eth_send_test/eth_send/data_num[0]_i_10_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.031 r  eth_send_test/eth_send/data_num_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.031    eth_send_test/eth_send/data_num_reg[0]_i_2_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.129 r  eth_send_test/eth_send/data_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.129    eth_send_test/eth_send/data_num_reg[4]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.389 r  eth_send_test/eth_send/data_num_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.389    eth_send_test/eth_send/data_num_reg[8]_i_1_n_4
    SLICE_X4Y24          FDCE                                         r  eth_send_test/eth_send/data_num_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.369    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     4.312 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     5.665    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.742 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.314     7.055    eth_send_test/eth_send/clk_out1
    SLICE_X4Y24          FDCE                                         r  eth_send_test/eth_send/data_num_reg[11]/C
                         clock pessimism              0.402     7.457    
                         clock uncertainty           -0.085     7.372    
    SLICE_X4Y24          FDCE (Setup_fdce_C_D)        0.059     7.431    eth_send_test/eth_send/data_num_reg[11]
  -------------------------------------------------------------------
                         required time                          7.431    
                         arrival time                          -3.389    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.102ns  (required time - arrival time)
  Source:                 eth_send_test/cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/data_num_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.503ns (39.283%)  route 2.323ns (60.717%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.945ns = ( 7.055 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.426    -0.497    eth_send_test/clk_out1
    SLICE_X6Y29          FDCE                                         r  eth_send_test/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.433    -0.064 f  eth_send_test/cnt_reg[20]/Q
                         net (fo=2, routed)           0.694     0.630    eth_send_test/eth_send/cnt_reg[20]
    SLICE_X7Y25          LUT4 (Prop_lut4_I3_O)        0.105     0.735 f  eth_send_test/eth_send/data_num[0]_i_15/O
                         net (fo=1, routed)           0.950     1.684    eth_send_test/eth_send/data_num[0]_i_15_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I3_O)        0.105     1.789 r  eth_send_test/eth_send/data_num[0]_i_3/O
                         net (fo=33, routed)          0.680     2.469    eth_send_test/eth_send/tx_go
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.105     2.574 r  eth_send_test/eth_send/data_num[0]_i_10/O
                         net (fo=1, routed)           0.000     2.574    eth_send_test/eth_send/data_num[0]_i_10_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.031 r  eth_send_test/eth_send/data_num_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.031    eth_send_test/eth_send/data_num_reg[0]_i_2_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.129 r  eth_send_test/eth_send/data_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.129    eth_send_test/eth_send/data_num_reg[4]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.329 r  eth_send_test/eth_send/data_num_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.329    eth_send_test/eth_send/data_num_reg[8]_i_1_n_5
    SLICE_X4Y24          FDCE                                         r  eth_send_test/eth_send/data_num_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.369    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     4.312 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     5.665    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.742 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.314     7.055    eth_send_test/eth_send/clk_out1
    SLICE_X4Y24          FDCE                                         r  eth_send_test/eth_send/data_num_reg[10]/C
                         clock pessimism              0.402     7.457    
                         clock uncertainty           -0.085     7.372    
    SLICE_X4Y24          FDCE (Setup_fdce_C_D)        0.059     7.431    eth_send_test/eth_send/data_num_reg[10]
  -------------------------------------------------------------------
                         required time                          7.431    
                         arrival time                          -3.329    
  -------------------------------------------------------------------
                         slack                                  4.102    

Slack (MET) :             4.121ns  (required time - arrival time)
  Source:                 eth_send_test/cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/data_num_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 1.484ns (38.980%)  route 2.323ns (61.020%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.945ns = ( 7.055 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.426    -0.497    eth_send_test/clk_out1
    SLICE_X6Y29          FDCE                                         r  eth_send_test/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.433    -0.064 f  eth_send_test/cnt_reg[20]/Q
                         net (fo=2, routed)           0.694     0.630    eth_send_test/eth_send/cnt_reg[20]
    SLICE_X7Y25          LUT4 (Prop_lut4_I3_O)        0.105     0.735 f  eth_send_test/eth_send/data_num[0]_i_15/O
                         net (fo=1, routed)           0.950     1.684    eth_send_test/eth_send/data_num[0]_i_15_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I3_O)        0.105     1.789 r  eth_send_test/eth_send/data_num[0]_i_3/O
                         net (fo=33, routed)          0.680     2.469    eth_send_test/eth_send/tx_go
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.105     2.574 r  eth_send_test/eth_send/data_num[0]_i_10/O
                         net (fo=1, routed)           0.000     2.574    eth_send_test/eth_send/data_num[0]_i_10_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.031 r  eth_send_test/eth_send/data_num_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.031    eth_send_test/eth_send/data_num_reg[0]_i_2_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.129 r  eth_send_test/eth_send/data_num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.129    eth_send_test/eth_send/data_num_reg[4]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     3.310 r  eth_send_test/eth_send/data_num_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.310    eth_send_test/eth_send/data_num_reg[8]_i_1_n_7
    SLICE_X4Y24          FDCE                                         r  eth_send_test/eth_send/data_num_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.369    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     4.312 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     5.665    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.742 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.314     7.055    eth_send_test/eth_send/clk_out1
    SLICE_X4Y24          FDCE                                         r  eth_send_test/eth_send/data_num_reg[8]/C
                         clock pessimism              0.402     7.457    
                         clock uncertainty           -0.085     7.372    
    SLICE_X4Y24          FDCE (Setup_fdce_C_D)        0.059     7.431    eth_send_test/eth_send/data_num_reg[8]
  -------------------------------------------------------------------
                         required time                          7.431    
                         arrival time                          -3.310    
  -------------------------------------------------------------------
                         slack                                  4.121    

Slack (MET) :             4.136ns  (required time - arrival time)
  Source:                 eth_send_test/cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/data_num_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 1.470ns (38.755%)  route 2.323ns (61.245%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.944ns = ( 7.056 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.426    -0.497    eth_send_test/clk_out1
    SLICE_X6Y29          FDCE                                         r  eth_send_test/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.433    -0.064 f  eth_send_test/cnt_reg[20]/Q
                         net (fo=2, routed)           0.694     0.630    eth_send_test/eth_send/cnt_reg[20]
    SLICE_X7Y25          LUT4 (Prop_lut4_I3_O)        0.105     0.735 f  eth_send_test/eth_send/data_num[0]_i_15/O
                         net (fo=1, routed)           0.950     1.684    eth_send_test/eth_send/data_num[0]_i_15_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I3_O)        0.105     1.789 r  eth_send_test/eth_send/data_num[0]_i_3/O
                         net (fo=33, routed)          0.680     2.469    eth_send_test/eth_send/tx_go
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.105     2.574 r  eth_send_test/eth_send/data_num[0]_i_10/O
                         net (fo=1, routed)           0.000     2.574    eth_send_test/eth_send/data_num[0]_i_10_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.031 r  eth_send_test/eth_send/data_num_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.031    eth_send_test/eth_send/data_num_reg[0]_i_2_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.296 r  eth_send_test/eth_send/data_num_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.296    eth_send_test/eth_send/data_num_reg[4]_i_1_n_6
    SLICE_X4Y23          FDCE                                         r  eth_send_test/eth_send/data_num_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.369    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     4.312 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     5.665    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.742 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.315     7.056    eth_send_test/eth_send/clk_out1
    SLICE_X4Y23          FDCE                                         r  eth_send_test/eth_send/data_num_reg[5]/C
                         clock pessimism              0.402     7.458    
                         clock uncertainty           -0.085     7.373    
    SLICE_X4Y23          FDCE (Setup_fdce_C_D)        0.059     7.432    eth_send_test/eth_send/data_num_reg[5]
  -------------------------------------------------------------------
                         required time                          7.432    
                         arrival time                          -3.296    
  -------------------------------------------------------------------
                         slack                                  4.136    

Slack (MET) :             4.141ns  (required time - arrival time)
  Source:                 eth_send_test/cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/data_num_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll rise@8.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 1.465ns (38.674%)  route 2.323ns (61.326%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.944ns = ( 7.056 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.426    -0.497    eth_send_test/clk_out1
    SLICE_X6Y29          FDCE                                         r  eth_send_test/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.433    -0.064 f  eth_send_test/cnt_reg[20]/Q
                         net (fo=2, routed)           0.694     0.630    eth_send_test/eth_send/cnt_reg[20]
    SLICE_X7Y25          LUT4 (Prop_lut4_I3_O)        0.105     0.735 f  eth_send_test/eth_send/data_num[0]_i_15/O
                         net (fo=1, routed)           0.950     1.684    eth_send_test/eth_send/data_num[0]_i_15_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I3_O)        0.105     1.789 r  eth_send_test/eth_send/data_num[0]_i_3/O
                         net (fo=33, routed)          0.680     2.469    eth_send_test/eth_send/tx_go
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.105     2.574 r  eth_send_test/eth_send/data_num[0]_i_10/O
                         net (fo=1, routed)           0.000     2.574    eth_send_test/eth_send/data_num[0]_i_10_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.031 r  eth_send_test/eth_send/data_num_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.031    eth_send_test/eth_send/data_num_reg[0]_i_2_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.291 r  eth_send_test/eth_send/data_num_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.291    eth_send_test/eth_send/data_num_reg[4]_i_1_n_4
    SLICE_X4Y23          FDCE                                         r  eth_send_test/eth_send/data_num_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.369    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     4.312 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     5.665    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.742 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         1.315     7.056    eth_send_test/eth_send/clk_out1
    SLICE_X4Y23          FDCE                                         r  eth_send_test/eth_send/data_num_reg[7]/C
                         clock pessimism              0.402     7.458    
                         clock uncertainty           -0.085     7.373    
    SLICE_X4Y23          FDCE (Setup_fdce_C_D)        0.059     7.432    eth_send_test/eth_send/data_num_reg[7]
  -------------------------------------------------------------------
                         required time                          7.432    
                         arrival time                          -3.291    
  -------------------------------------------------------------------
                         slack                                  4.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 eth_send_test/CRC32_d8_inst/crc_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/CRC32_d8_inst/crc_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.438%)  route 0.061ns (22.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.588    -0.551    eth_send_test/CRC32_d8_inst/clk_out1
    SLICE_X2Y18          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDSE (Prop_fdse_C_Q)         0.164    -0.387 r  eth_send_test/CRC32_d8_inst/crc_reg[9]/Q
                         net (fo=2, routed)           0.061    -0.326    eth_send_test/CRC32_d8_inst/crc_reg_n_0_[9]
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.045    -0.281 r  eth_send_test/CRC32_d8_inst/crc[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    eth_send_test/CRC32_d8_inst/crc[17]_i_1_n_0
    SLICE_X3Y18          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.857    -0.790    eth_send_test/CRC32_d8_inst/clk_out1
    SLICE_X3Y18          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[17]/C
                         clock pessimism              0.252    -0.538    
    SLICE_X3Y18          FDSE (Hold_fdse_C_D)         0.091    -0.447    eth_send_test/CRC32_d8_inst/crc_reg[17]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 eth_send_test/CRC32_d8_inst/crc_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/CRC32_d8_inst/crc_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.527%)  route 0.083ns (28.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.586    -0.553    eth_send_test/CRC32_d8_inst/clk_out1
    SLICE_X2Y20          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDSE (Prop_fdse_C_Q)         0.164    -0.389 r  eth_send_test/CRC32_d8_inst/crc_reg[25]/Q
                         net (fo=8, routed)           0.083    -0.306    eth_send_test/CRC32_d8_inst/crc_reg_n_0_[25]
    SLICE_X3Y20          LUT6 (Prop_lut6_I2_O)        0.045    -0.261 r  eth_send_test/CRC32_d8_inst/crc[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    eth_send_test/CRC32_d8_inst/crc[8]_i_1_n_0
    SLICE_X3Y20          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.855    -0.792    eth_send_test/CRC32_d8_inst/clk_out1
    SLICE_X3Y20          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[8]/C
                         clock pessimism              0.252    -0.540    
    SLICE_X3Y20          FDSE (Hold_fdse_C_D)         0.092    -0.448    eth_send_test/CRC32_d8_inst/crc_reg[8]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 eth_send_test/eth_send/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/en_tx_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.692%)  route 0.142ns (43.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.583    -0.556    eth_send_test/eth_send/clk_out1
    SLICE_X3Y23          FDCE                                         r  eth_send_test/eth_send/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.141    -0.415 f  eth_send_test/eth_send/cnt_reg[2]/Q
                         net (fo=24, routed)          0.142    -0.273    eth_send_test/eth_send/cnt_reg_0[2]
    SLICE_X2Y23          LUT6 (Prop_lut6_I2_O)        0.045    -0.228 r  eth_send_test/eth_send/en_tx_i_1/O
                         net (fo=1, routed)           0.000    -0.228    eth_send_test/eth_send/en_tx_i_1_n_0
    SLICE_X2Y23          FDCE                                         r  eth_send_test/eth_send/en_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.851    -0.796    eth_send_test/eth_send/clk_out1
    SLICE_X2Y23          FDCE                                         r  eth_send_test/eth_send/en_tx_reg/C
                         clock pessimism              0.253    -0.543    
    SLICE_X2Y23          FDCE (Hold_fdce_C_D)         0.120    -0.423    eth_send_test/eth_send/en_tx_reg
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 eth_send_test/CRC32_d8_inst/crc_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/CRC32_d8_inst/crc_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.005%)  route 0.165ns (46.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.588    -0.551    eth_send_test/CRC32_d8_inst/clk_out1
    SLICE_X1Y18          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDSE (Prop_fdse_C_Q)         0.141    -0.410 r  eth_send_test/CRC32_d8_inst/crc_reg[27]/Q
                         net (fo=9, routed)           0.165    -0.245    eth_send_test/CRC32_d8_inst/crc_reg_n_0_[27]
    SLICE_X2Y19          LUT6 (Prop_lut6_I1_O)        0.045    -0.200 r  eth_send_test/CRC32_d8_inst/crc[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    eth_send_test/CRC32_d8_inst/crc[26]_i_1_n_0
    SLICE_X2Y19          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.856    -0.791    eth_send_test/CRC32_d8_inst/clk_out1
    SLICE_X2Y19          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[26]/C
                         clock pessimism              0.253    -0.538    
    SLICE_X2Y19          FDSE (Hold_fdse_C_D)         0.120    -0.418    eth_send_test/CRC32_d8_inst/crc_reg[26]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 eth_send_test/CRC32_d8_inst/crc_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/CRC32_d8_inst/crc_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.407%)  route 0.169ns (47.593%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.588    -0.551    eth_send_test/CRC32_d8_inst/clk_out1
    SLICE_X1Y18          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDSE (Prop_fdse_C_Q)         0.141    -0.410 r  eth_send_test/CRC32_d8_inst/crc_reg[27]/Q
                         net (fo=9, routed)           0.169    -0.241    eth_send_test/CRC32_d8_inst/crc_reg_n_0_[27]
    SLICE_X2Y19          LUT5 (Prop_lut5_I3_O)        0.045    -0.196 r  eth_send_test/CRC32_d8_inst/crc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    eth_send_test/CRC32_d8_inst/crc[3]_i_1_n_0
    SLICE_X2Y19          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.856    -0.791    eth_send_test/CRC32_d8_inst/clk_out1
    SLICE_X2Y19          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[3]/C
                         clock pessimism              0.253    -0.538    
    SLICE_X2Y19          FDSE (Hold_fdse_C_D)         0.121    -0.417    eth_send_test/CRC32_d8_inst/crc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 eth_send_test/eth_send/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.777%)  route 0.166ns (47.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.581    -0.558    eth_send_test/eth_send/clk_out1
    SLICE_X7Y23          FDCE                                         r  eth_send_test/eth_send/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  eth_send_test/eth_send/cnt_reg[0]/Q
                         net (fo=38, routed)          0.166    -0.251    eth_send_test/eth_send/Q[0]
    SLICE_X3Y23          LUT6 (Prop_lut6_I5_O)        0.045    -0.206 r  eth_send_test/eth_send/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    eth_send_test/eth_send/p_0_in__0[4]
    SLICE_X3Y23          FDCE                                         r  eth_send_test/eth_send/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.851    -0.796    eth_send_test/eth_send/clk_out1
    SLICE_X3Y23          FDCE                                         r  eth_send_test/eth_send/cnt_reg[4]/C
                         clock pessimism              0.274    -0.522    
    SLICE_X3Y23          FDCE (Hold_fdce_C_D)         0.092    -0.430    eth_send_test/eth_send/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 eth_send_test/eth_send/en_tx_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.212ns (60.943%)  route 0.136ns (39.057%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.583    -0.556    eth_send_test/eth_send/clk_out1
    SLICE_X2Y23          FDCE                                         r  eth_send_test/eth_send/en_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.164    -0.392 r  eth_send_test/eth_send/en_tx_reg/Q
                         net (fo=8, routed)           0.136    -0.256    eth_send_test/eth_send/en_tx
    SLICE_X3Y23          LUT5 (Prop_lut5_I0_O)        0.048    -0.208 r  eth_send_test/eth_send/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    eth_send_test/eth_send/p_0_in__0[3]
    SLICE_X3Y23          FDCE                                         r  eth_send_test/eth_send/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.851    -0.796    eth_send_test/eth_send/clk_out1
    SLICE_X3Y23          FDCE                                         r  eth_send_test/eth_send/cnt_reg[3]/C
                         clock pessimism              0.253    -0.543    
    SLICE_X3Y23          FDCE (Hold_fdce_C_D)         0.107    -0.436    eth_send_test/eth_send/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 eth_send_test/CRC32_d8_inst/crc_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/CRC32_d8_inst/crc_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.209ns (61.191%)  route 0.133ns (38.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.587    -0.552    eth_send_test/CRC32_d8_inst/clk_out1
    SLICE_X2Y19          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.164    -0.388 r  eth_send_test/CRC32_d8_inst/crc_reg[3]/Q
                         net (fo=2, routed)           0.133    -0.256    eth_send_test/CRC32_d8_inst/crc_reg_n_0_[3]
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.045    -0.211 r  eth_send_test/CRC32_d8_inst/crc[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    eth_send_test/CRC32_d8_inst/crc[11]_i_1_n_0
    SLICE_X1Y19          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.856    -0.791    eth_send_test/CRC32_d8_inst/clk_out1
    SLICE_X1Y19          FDSE                                         r  eth_send_test/CRC32_d8_inst/crc_reg[11]/C
                         clock pessimism              0.253    -0.538    
    SLICE_X1Y19          FDSE (Hold_fdse_C_D)         0.091    -0.447    eth_send_test/CRC32_d8_inst/crc_reg[11]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 eth_send_test/eth_send/en_tx_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.428%)  route 0.137ns (39.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.583    -0.556    eth_send_test/eth_send/clk_out1
    SLICE_X2Y23          FDCE                                         r  eth_send_test/eth_send/en_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.164    -0.392 r  eth_send_test/eth_send/en_tx_reg/Q
                         net (fo=8, routed)           0.137    -0.255    eth_send_test/eth_send/en_tx
    SLICE_X3Y23          LUT6 (Prop_lut6_I5_O)        0.045    -0.210 r  eth_send_test/eth_send/cnt[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.210    eth_send_test/eth_send/p_0_in__0[5]
    SLICE_X3Y23          FDCE                                         r  eth_send_test/eth_send/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.851    -0.796    eth_send_test/eth_send/clk_out1
    SLICE_X3Y23          FDCE                                         r  eth_send_test/eth_send/cnt_reg[5]/C
                         clock pessimism              0.253    -0.543    
    SLICE_X3Y23          FDCE (Hold_fdce_C_D)         0.092    -0.451    eth_send_test/eth_send/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 eth_send_test/eth_send/en_tx_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_send_test/eth_send/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.603%)  route 0.136ns (39.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.583    -0.556    eth_send_test/eth_send/clk_out1
    SLICE_X2Y23          FDCE                                         r  eth_send_test/eth_send/en_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.164    -0.392 r  eth_send_test/eth_send/en_tx_reg/Q
                         net (fo=8, routed)           0.136    -0.256    eth_send_test/eth_send/en_tx
    SLICE_X3Y23          LUT4 (Prop_lut4_I0_O)        0.045    -0.211 r  eth_send_test/eth_send/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    eth_send_test/eth_send/p_0_in__0[2]
    SLICE_X3Y23          FDCE                                         r  eth_send_test/eth_send/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    pll/inst/clk_in1_pll
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    pll/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  pll/inst/clkout1_buf/O
                         net (fo=106, routed)         0.851    -0.796    eth_send_test/eth_send/clk_out1
    SLICE_X3Y23          FDCE                                         r  eth_send_test/eth_send/cnt_reg[2]/C
                         clock pessimism              0.253    -0.543    
    SLICE_X3Y23          FDCE (Hold_fdce_C_D)         0.091    -0.452    eth_send_test/eth_send/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y0    pll/inst/clkout1_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y33     gmii_to_rgmii_inst/ODDR_rgmii_clk/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y29     gmii_to_rgmii_inst/ODDR_rgmii_txd/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y30     gmii_to_rgmii_inst/rgmii_tx_data_o[0].ODDR_rgmii_txd/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y34     gmii_to_rgmii_inst/rgmii_tx_data_o[1].ODDR_rgmii_txd/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y19     gmii_to_rgmii_inst/rgmii_tx_data_o[2].ODDR_rgmii_txd/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y20     gmii_to_rgmii_inst/rgmii_tx_data_o[3].ODDR_rgmii_txd/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X3Y20      eth_send_test/CRC32_d8_inst/crc_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X0Y19      eth_send_test/CRC32_d8_inst/crc_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y20      eth_send_test/CRC32_d8_inst/crc_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X1Y20      eth_send_test/CRC32_d8_inst/crc_reg[14]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X0Y20      eth_send_test/CRC32_d8_inst/crc_reg[15]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y20      eth_send_test/CRC32_d8_inst/crc_reg[16]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y20      eth_send_test/CRC32_d8_inst/crc_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X0Y20      eth_send_test/CRC32_d8_inst/crc_reg[21]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X1Y20      eth_send_test/CRC32_d8_inst/crc_reg[29]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y20      eth_send_test/CRC32_d8_inst/crc_reg[30]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X0Y20      eth_send_test/CRC32_d8_inst/crc_reg[31]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X0Y20      eth_send_test/CRC32_d8_inst/crc_reg[7]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y18      eth_send_test/CRC32_d8_inst/crc_reg[12]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y18      eth_send_test/CRC32_d8_inst/crc_reg[17]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y18      eth_send_test/CRC32_d8_inst/crc_reg[20]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y18      eth_send_test/CRC32_d8_inst/crc_reg[28]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X0Y18      eth_send_test/CRC32_d8_inst/crc_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X0Y18      eth_send_test/CRC32_d8_inst/crc_reg[4]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y18      eth_send_test/CRC32_d8_inst/crc_reg[5]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X1Y18      eth_send_test/CRC32_d8_inst/crc_reg[6]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y18      eth_send_test/CRC32_d8_inst/crc_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X6Y27      eth_send_test/cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll
  To Clock:  clkfbout_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y1    pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKFBOUT



