{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 01:07:18 2019 " "Info: Processing started: Wed Apr 10 01:07:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off termProject -c termProject --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off termProject -c termProject --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[0\] HEX1\[2\] 20.643 ns Longest " "Info: Longest tpd from source pin \"SW\[0\]\" to destination pin \"HEX1\[2\]\" is 20.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns SW\[0\] 1 PIN PIN_D12 19 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_D12; Fanout = 19; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.743 ns) + CELL(0.437 ns) 6.990 ns bcd_8bit_subtractor:subtractor_8_1\|bcd_8bit_adder:bit8add\|bcd_adder:bcdadd1\|full_adder:fulladd1\|c\[1\]~0 2 COMB LCCOMB_X29_Y18_N30 1 " "Info: 2: + IC(5.743 ns) + CELL(0.437 ns) = 6.990 ns; Loc. = LCCOMB_X29_Y18_N30; Fanout = 1; COMB Node = 'bcd_8bit_subtractor:subtractor_8_1\|bcd_8bit_adder:bit8add\|bcd_adder:bcdadd1\|full_adder:fulladd1\|c\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.180 ns" { SW[0] bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd1|full_adder:fulladd1|c[1]~0 } "NODE_NAME" } } { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.150 ns) 7.572 ns bcd_8bit_subtractor:subtractor_8_1\|bcd_8bit_adder:bit8add\|bcd_adder:bcdadd1\|full_adder:fulladd1\|c\[1\]~1 3 COMB LCCOMB_X28_Y18_N16 2 " "Info: 3: + IC(0.432 ns) + CELL(0.150 ns) = 7.572 ns; Loc. = LCCOMB_X28_Y18_N16; Fanout = 2; COMB Node = 'bcd_8bit_subtractor:subtractor_8_1\|bcd_8bit_adder:bit8add\|bcd_adder:bcdadd1\|full_adder:fulladd1\|c\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd1|full_adder:fulladd1|c[1]~0 bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd1|full_adder:fulladd1|c[1]~1 } "NODE_NAME" } } { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.271 ns) 8.110 ns bcd_8bit_subtractor:subtractor_8_1\|bcd_8bit_adder:bit8add\|bcd_adder:bcdadd1\|full_adder:fulladd1\|c\[2\]~2 4 COMB LCCOMB_X28_Y18_N2 2 " "Info: 4: + IC(0.267 ns) + CELL(0.271 ns) = 8.110 ns; Loc. = LCCOMB_X28_Y18_N2; Fanout = 2; COMB Node = 'bcd_8bit_subtractor:subtractor_8_1\|bcd_8bit_adder:bit8add\|bcd_adder:bcdadd1\|full_adder:fulladd1\|c\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd1|full_adder:fulladd1|c[1]~1 bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd1|full_adder:fulladd1|c[2]~2 } "NODE_NAME" } } { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.419 ns) 8.784 ns bcd_8bit_subtractor:subtractor_8_1\|bcd_8bit_adder:bit8add\|bcd_adder:bcdadd1\|full_adder:fulladd1\|car~0 5 COMB LCCOMB_X28_Y18_N22 2 " "Info: 5: + IC(0.255 ns) + CELL(0.419 ns) = 8.784 ns; Loc. = LCCOMB_X28_Y18_N22; Fanout = 2; COMB Node = 'bcd_8bit_subtractor:subtractor_8_1\|bcd_8bit_adder:bit8add\|bcd_adder:bcdadd1\|full_adder:fulladd1\|car~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd1|full_adder:fulladd1|c[2]~2 bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd1|full_adder:fulladd1|car~0 } "NODE_NAME" } } { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.438 ns) 9.693 ns bcd_8bit_subtractor:subtractor_8_1\|bcd_8bit_adder:bit8add\|bcd_adder:bcdadd1\|temp_addend\[2\]~0 6 COMB LCCOMB_X28_Y18_N28 4 " "Info: 6: + IC(0.471 ns) + CELL(0.438 ns) = 9.693 ns; Loc. = LCCOMB_X28_Y18_N28; Fanout = 4; COMB Node = 'bcd_8bit_subtractor:subtractor_8_1\|bcd_8bit_adder:bit8add\|bcd_adder:bcdadd1\|temp_addend\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd1|full_adder:fulladd1|car~0 bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd1|temp_addend[2]~0 } "NODE_NAME" } } { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.732 ns) + CELL(0.438 ns) 11.863 ns bcd_8bit_subtractor:subtractor_8_1\|bcd_8bit_adder:bit8add\|bcd_adder:bcdadd2\|full_adder:fulladd1\|c\[0\]~0 7 COMB LCCOMB_X28_Y4_N6 2 " "Info: 7: + IC(1.732 ns) + CELL(0.438 ns) = 11.863 ns; Loc. = LCCOMB_X28_Y4_N6; Fanout = 2; COMB Node = 'bcd_8bit_subtractor:subtractor_8_1\|bcd_8bit_adder:bit8add\|bcd_adder:bcdadd2\|full_adder:fulladd1\|c\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.170 ns" { bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd1|temp_addend[2]~0 bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd2|full_adder:fulladd1|c[0]~0 } "NODE_NAME" } } { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.419 ns) 13.024 ns bcd_8bit_subtractor:subtractor_8_1\|bcd_8bit_adder:bit8add\|bcd_adder:bcdadd2\|full_adder:fulladd1\|c\[1\]~1 8 COMB LCCOMB_X25_Y4_N6 3 " "Info: 8: + IC(0.742 ns) + CELL(0.419 ns) = 13.024 ns; Loc. = LCCOMB_X25_Y4_N6; Fanout = 3; COMB Node = 'bcd_8bit_subtractor:subtractor_8_1\|bcd_8bit_adder:bit8add\|bcd_adder:bcdadd2\|full_adder:fulladd1\|c\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd2|full_adder:fulladd1|c[0]~0 bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd2|full_adder:fulladd1|c[1]~1 } "NODE_NAME" } } { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.438 ns) 13.735 ns bcd_8bit_subtractor:subtractor_8_1\|bcd_8bit_adder:bit8add\|bcd_adder:bcdadd2\|full_adder:fulladd1\|c\[2\]~2 9 COMB LCCOMB_X25_Y4_N4 3 " "Info: 9: + IC(0.273 ns) + CELL(0.438 ns) = 13.735 ns; Loc. = LCCOMB_X25_Y4_N4; Fanout = 3; COMB Node = 'bcd_8bit_subtractor:subtractor_8_1\|bcd_8bit_adder:bit8add\|bcd_adder:bcdadd2\|full_adder:fulladd1\|c\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd2|full_adder:fulladd1|c[1]~1 bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd2|full_adder:fulladd1|c[2]~2 } "NODE_NAME" } } { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.419 ns) 14.415 ns bcd_8bit_subtractor:subtractor_8_1\|bcd_8bit_adder:bit8add\|bcd_adder:bcdadd2\|full_adder:fulladd1\|car~0 10 COMB LCCOMB_X25_Y4_N24 3 " "Info: 10: + IC(0.261 ns) + CELL(0.419 ns) = 14.415 ns; Loc. = LCCOMB_X25_Y4_N24; Fanout = 3; COMB Node = 'bcd_8bit_subtractor:subtractor_8_1\|bcd_8bit_adder:bit8add\|bcd_adder:bcdadd2\|full_adder:fulladd1\|car~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd2|full_adder:fulladd1|c[2]~2 bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd2|full_adder:fulladd1|car~0 } "NODE_NAME" } } { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.438 ns) 15.536 ns result_out1\[2\]~6 11 COMB LCCOMB_X24_Y4_N4 1 " "Info: 11: + IC(0.683 ns) + CELL(0.438 ns) = 15.536 ns; Loc. = LCCOMB_X24_Y4_N4; Fanout = 1; COMB Node = 'result_out1\[2\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd2|full_adder:fulladd1|car~0 result_out1[2]~6 } "NODE_NAME" } } { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.271 ns) 16.073 ns result_out1\[2\]~8 12 COMB LCCOMB_X24_Y4_N22 7 " "Info: 12: + IC(0.266 ns) + CELL(0.271 ns) = 16.073 ns; Loc. = LCCOMB_X24_Y4_N22; Fanout = 7; COMB Node = 'result_out1\[2\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { result_out1[2]~6 result_out1[2]~8 } "NODE_NAME" } } { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.437 ns) 17.240 ns WideOr37~0 13 COMB LCCOMB_X23_Y4_N6 1 " "Info: 13: + IC(0.730 ns) + CELL(0.437 ns) = 17.240 ns; Loc. = LCCOMB_X23_Y4_N6; Fanout = 1; COMB Node = 'WideOr37~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { result_out1[2]~8 WideOr37~0 } "NODE_NAME" } } { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(2.508 ns) 20.643 ns HEX1\[2\] 14 PIN PIN_AF8 0 " "Info: 14: + IC(0.895 ns) + CELL(2.508 ns) = 20.643 ns; Loc. = PIN_AF8; Fanout = 0; PIN Node = 'HEX1\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.403 ns" { WideOr37~0 HEX1[2] } "NODE_NAME" } } { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.893 ns ( 38.24 % ) " "Info: Total cell delay = 7.893 ns ( 38.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.750 ns ( 61.76 % ) " "Info: Total interconnect delay = 12.750 ns ( 61.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.643 ns" { SW[0] bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd1|full_adder:fulladd1|c[1]~0 bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd1|full_adder:fulladd1|c[1]~1 bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd1|full_adder:fulladd1|c[2]~2 bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd1|full_adder:fulladd1|car~0 bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd1|temp_addend[2]~0 bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd2|full_adder:fulladd1|c[0]~0 bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd2|full_adder:fulladd1|c[1]~1 bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd2|full_adder:fulladd1|c[2]~2 bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd2|full_adder:fulladd1|car~0 result_out1[2]~6 result_out1[2]~8 WideOr37~0 HEX1[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "20.643 ns" { SW[0] {} SW[0]~combout {} bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd1|full_adder:fulladd1|c[1]~0 {} bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd1|full_adder:fulladd1|c[1]~1 {} bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd1|full_adder:fulladd1|c[2]~2 {} bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd1|full_adder:fulladd1|car~0 {} bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd1|temp_addend[2]~0 {} bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd2|full_adder:fulladd1|c[0]~0 {} bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd2|full_adder:fulladd1|c[1]~1 {} bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd2|full_adder:fulladd1|c[2]~2 {} bcd_8bit_subtractor:subtractor_8_1|bcd_8bit_adder:bit8add|bcd_adder:bcdadd2|full_adder:fulladd1|car~0 {} result_out1[2]~6 {} result_out1[2]~8 {} WideOr37~0 {} HEX1[2] {} } { 0.000ns 0.000ns 5.743ns 0.432ns 0.267ns 0.255ns 0.471ns 1.732ns 0.742ns 0.273ns 0.261ns 0.683ns 0.266ns 0.730ns 0.895ns } { 0.000ns 0.810ns 0.437ns 0.150ns 0.271ns 0.419ns 0.438ns 0.438ns 0.419ns 0.438ns 0.419ns 0.438ns 0.271ns 0.437ns 2.508ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 01:07:19 2019 " "Info: Processing ended: Wed Apr 10 01:07:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
