Classic Timing Analyzer report for KatPro
Mon Mar 18 23:00:27 2013
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'ctrl[0]'
  8. Clock Hold: 'clk'
  9. Clock Hold: 'ctrl[0]'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                               ; To                                                                                                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 3.936 ns                         ; adr[11]                                                                            ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[11]                                                    ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 8.961 ns                         ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[0]                            ; tmp[0]                                                                                                      ; ctrl[0]    ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 10.179 ns                        ; ctrl[1]                                                                            ; data[6]                                                                                                     ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -0.037 ns                        ; adr[4]                                                                             ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[4]                                                     ; --         ; ctrl[0]  ; 0            ;
; Clock Setup: 'ctrl[0]'       ; N/A                                      ; None          ; 112.36 MHz ( period = 8.900 ns ) ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1] ; latch_8:inst8|lpm_latch:lpm_latch_component|latches[1]                                                      ; ctrl[0]    ; ctrl[0]  ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 112.36 MHz ( period = 8.900 ns ) ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1] ; latch_8:inst8|lpm_latch:lpm_latch_component|latches[1]                                                      ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[9]                            ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 ; clk        ; clk      ; 22           ;
; Clock Hold: 'ctrl[0]'        ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[9]                            ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 ; ctrl[0]    ; ctrl[0]  ; 22           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                    ;                                                                                                             ;            ;          ; 44           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ctrl[0]         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                        ; To                                                                                                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 112.36 MHz ( period = 8.900 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1]                          ; latch_8:inst8|lpm_latch:lpm_latch_component|latches[1]                                                      ; clk        ; clk      ; None                        ; None                      ; 1.473 ns                ;
; N/A   ; 121.21 MHz ( period = 8.250 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[2]                          ; latch_8:inst8|lpm_latch:lpm_latch_component|latches[2]                                                      ; clk        ; clk      ; None                        ; None                      ; 1.157 ns                ;
; N/A   ; 121.27 MHz ( period = 8.246 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[6]                          ; latch_8:inst8|lpm_latch:lpm_latch_component|latches[6]                                                      ; clk        ; clk      ; None                        ; None                      ; 1.221 ns                ;
; N/A   ; 128.04 MHz ( period = 7.810 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[0]                          ; latch_8:inst8|lpm_latch:lpm_latch_component|latches[0]                                                      ; clk        ; clk      ; None                        ; None                      ; 0.926 ns                ;
; N/A   ; 136.72 MHz ( period = 7.314 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[3]                          ; latch_8:inst8|lpm_latch:lpm_latch_component|latches[3]                                                      ; clk        ; clk      ; None                        ; None                      ; 0.688 ns                ;
; N/A   ; 136.76 MHz ( period = 7.312 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[7]                          ; latch_8:inst8|lpm_latch:lpm_latch_component|latches[7]                                                      ; clk        ; clk      ; None                        ; None                      ; 0.688 ns                ;
; N/A   ; 137.25 MHz ( period = 7.286 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[5]                          ; latch_8:inst8|lpm_latch:lpm_latch_component|latches[5]                                                      ; clk        ; clk      ; None                        ; None                      ; 0.676 ns                ;
; N/A   ; 144.76 MHz ( period = 6.908 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[4]                          ; latch_8:inst8|lpm_latch:lpm_latch_component|latches[4]                                                      ; clk        ; clk      ; None                        ; None                      ; 0.479 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg0 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg1 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg2 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg3 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg4 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg5 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg6 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg7 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg8 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg0 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg1 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg2 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg3 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg4 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg5 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg6 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg7 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg8 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg0 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg1 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg2 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg3 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg4 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg5 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg6 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg7 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg8 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg0 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg1 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg2 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg3 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg4 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg5 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg6 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg7 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg8 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg0 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg1 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg2 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg3 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg4 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg5 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg6 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg7 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg8 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg9 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg0 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg1 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg2 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg3 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg4 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg5 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg6 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg7 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg8 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg9 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg0 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg1 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg2 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg3 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg4 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg5 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg6 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg7 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg8 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg9 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg0 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg1 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg2 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg3 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg4 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg5 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg6 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg7 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg8 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg9 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[7]                                                     ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 1.879 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[5]                                                     ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 1.827 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[1]                                                     ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 1.792 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[5]                                                     ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 1.781 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[4]                                                     ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 1.746 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[4]                                                     ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 1.667 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[1]                                                     ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 1.614 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[7]                                                     ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 1.596 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ctrl[0]'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                        ; To                                                                                                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 112.36 MHz ( period = 8.900 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1]                          ; latch_8:inst8|lpm_latch:lpm_latch_component|latches[1]                                                      ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.473 ns                ;
; N/A   ; 121.21 MHz ( period = 8.250 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[2]                          ; latch_8:inst8|lpm_latch:lpm_latch_component|latches[2]                                                      ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.157 ns                ;
; N/A   ; 121.27 MHz ( period = 8.246 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[6]                          ; latch_8:inst8|lpm_latch:lpm_latch_component|latches[6]                                                      ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.221 ns                ;
; N/A   ; 128.04 MHz ( period = 7.810 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[0]                          ; latch_8:inst8|lpm_latch:lpm_latch_component|latches[0]                                                      ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 0.926 ns                ;
; N/A   ; 136.72 MHz ( period = 7.314 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[3]                          ; latch_8:inst8|lpm_latch:lpm_latch_component|latches[3]                                                      ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 0.688 ns                ;
; N/A   ; 136.76 MHz ( period = 7.312 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[7]                          ; latch_8:inst8|lpm_latch:lpm_latch_component|latches[7]                                                      ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 0.688 ns                ;
; N/A   ; 137.25 MHz ( period = 7.286 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[5]                          ; latch_8:inst8|lpm_latch:lpm_latch_component|latches[5]                                                      ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 0.676 ns                ;
; N/A   ; 144.76 MHz ( period = 6.908 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[4]                          ; latch_8:inst8|lpm_latch:lpm_latch_component|latches[4]                                                      ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 0.479 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg0 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[4]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg1 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[4]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg2 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[4]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg3 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[4]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg4 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[4]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg5 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[4]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg6 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[4]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg7 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[4]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg8 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[4]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[4]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg0 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[5]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg1 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[5]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg2 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[5]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg3 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[5]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg4 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[5]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg5 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[5]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg6 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[5]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg7 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[5]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg8 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[5]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[5]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg0 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[6]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg1 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[6]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg2 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[6]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg3 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[6]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg4 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[6]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg5 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[6]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg6 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[6]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg7 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[6]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg8 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[6]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[6]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg0 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[7]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg1 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[7]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg2 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[7]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg3 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[7]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg4 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[7]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg5 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[7]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg6 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[7]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg7 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[7]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg8 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[7]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[7]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg0 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[0]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg1 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[0]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg2 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[0]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg3 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[0]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg4 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[0]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg5 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[0]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg6 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[0]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg7 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[0]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg8 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[0]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg9 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[0]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg0 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg1 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg2 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg3 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg4 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg5 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg6 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg7 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg8 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg9 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg0 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[2]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg1 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[2]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg2 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[2]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg3 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[2]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg4 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[2]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg5 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[2]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg6 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[2]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg7 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[2]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg8 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[2]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg9 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[2]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg0 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[3]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg1 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[3]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg2 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[3]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg3 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[3]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg4 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[3]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg5 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[3]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg6 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[3]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg7 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[3]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg8 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[3]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg9 ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[3]                          ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[7]                                                     ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg7 ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.879 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[5]                                                     ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg5 ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.827 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[1]                                                     ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg1 ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.792 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[5]                                                     ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg5 ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.781 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[4]                                                     ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg4 ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.746 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[4]                                                     ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg4 ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.667 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[1]                                                     ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg1 ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.614 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[7]                                                     ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg7 ; ctrl[0]    ; ctrl[0]  ; None                        ; None                      ; 1.596 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                    ; To                                                                                                          ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[9] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 ; clk        ; clk      ; None                       ; None                       ; 1.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[9] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg9 ; clk        ; clk      ; None                       ; None                       ; 1.527 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[8] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg8 ; clk        ; clk      ; None                       ; None                       ; 1.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[8] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 ; clk        ; clk      ; None                       ; None                       ; 1.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[8] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg8 ; clk        ; clk      ; None                       ; None                       ; 1.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[8] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg9 ; clk        ; clk      ; None                       ; None                       ; 2.050 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[2] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg2 ; clk        ; clk      ; None                       ; None                       ; 0.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[0] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                       ; None                       ; 0.850 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[2] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                       ; None                       ; 0.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[3] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg3 ; clk        ; clk      ; None                       ; None                       ; 1.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[0] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg0 ; clk        ; clk      ; None                       ; None                       ; 1.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[3] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                       ; None                       ; 1.317 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[6] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ; clk      ; None                       ; None                       ; 1.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[6] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg6 ; clk        ; clk      ; None                       ; None                       ; 1.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[7] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg7 ; clk        ; clk      ; None                       ; None                       ; 1.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[1] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                       ; None                       ; 1.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[4] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                       ; None                       ; 1.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[4] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg4 ; clk        ; clk      ; None                       ; None                       ; 1.746 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[5] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg5 ; clk        ; clk      ; None                       ; None                       ; 1.781 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[1] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg1 ; clk        ; clk      ; None                       ; None                       ; 1.792 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[5] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                       ; None                       ; 1.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[7] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                       ; None                       ; 1.879 ns                 ;
+------------------------------------------+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ctrl[0]'                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                    ; To                                                                                                          ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[9] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[9] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg9 ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.527 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[8] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg8 ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[8] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9 ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[8] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg8 ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[8] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg9 ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 2.050 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[2] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg2 ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 0.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[0] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg0 ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 0.850 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[2] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg2 ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 0.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[3] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg3 ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[0] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg0 ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[3] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg3 ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.317 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[6] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg6 ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[6] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg6 ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[7] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg7 ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[1] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg1 ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[4] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg4 ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[4] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg4 ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.746 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[5] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg5 ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.781 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[1] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg1 ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.792 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[5] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg5 ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[7] ; rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a0~porta_address_reg7 ; ctrl[0]    ; ctrl[0]  ; None                       ; None                       ; 1.879 ns                 ;
+------------------------------------------+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                               ;
+-------+--------------+------------+---------+----------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                                                       ; To Clock ;
+-------+--------------+------------+---------+----------------------------------------------------------+----------+
; N/A   ; None         ; 3.936 ns   ; adr[11] ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[11] ; clk      ;
; N/A   ; None         ; 3.805 ns   ; adr[12] ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] ; clk      ;
; N/A   ; None         ; 3.729 ns   ; adr[11] ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[11] ; ctrl[0]  ;
; N/A   ; None         ; 3.645 ns   ; adr[9]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[9]  ; clk      ;
; N/A   ; None         ; 3.604 ns   ; adr[10] ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[10] ; clk      ;
; N/A   ; None         ; 3.598 ns   ; adr[12] ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] ; ctrl[0]  ;
; N/A   ; None         ; 3.489 ns   ; adr[8]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[8]  ; clk      ;
; N/A   ; None         ; 3.438 ns   ; adr[9]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[9]  ; ctrl[0]  ;
; N/A   ; None         ; 3.397 ns   ; adr[10] ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[10] ; ctrl[0]  ;
; N/A   ; None         ; 3.282 ns   ; adr[8]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[8]  ; ctrl[0]  ;
; N/A   ; None         ; 3.249 ns   ; adr[13] ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[13] ; clk      ;
; N/A   ; None         ; 3.042 ns   ; adr[13] ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[13] ; ctrl[0]  ;
; N/A   ; None         ; 1.830 ns   ; adr[6]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[6]  ; clk      ;
; N/A   ; None         ; 1.701 ns   ; adr[5]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[5]  ; clk      ;
; N/A   ; None         ; 1.658 ns   ; adr[2]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[2]  ; clk      ;
; N/A   ; None         ; 1.623 ns   ; adr[6]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[6]  ; ctrl[0]  ;
; N/A   ; None         ; 1.521 ns   ; adr[0]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[0]  ; clk      ;
; N/A   ; None         ; 1.494 ns   ; adr[5]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[5]  ; ctrl[0]  ;
; N/A   ; None         ; 1.451 ns   ; adr[2]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[2]  ; ctrl[0]  ;
; N/A   ; None         ; 1.314 ns   ; adr[0]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[0]  ; ctrl[0]  ;
; N/A   ; None         ; 1.302 ns   ; adr[3]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[3]  ; clk      ;
; N/A   ; None         ; 1.182 ns   ; adr[1]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[1]  ; clk      ;
; N/A   ; None         ; 1.147 ns   ; adr[7]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[7]  ; clk      ;
; N/A   ; None         ; 1.095 ns   ; adr[3]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[3]  ; ctrl[0]  ;
; N/A   ; None         ; 0.975 ns   ; adr[1]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[1]  ; ctrl[0]  ;
; N/A   ; None         ; 0.940 ns   ; adr[7]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[7]  ; ctrl[0]  ;
; N/A   ; None         ; 0.814 ns   ; adr[4]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[4]  ; clk      ;
; N/A   ; None         ; 0.607 ns   ; adr[4]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[4]  ; ctrl[0]  ;
+-------+--------------+------------+---------+----------------------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                 ;
+-------+--------------+------------+----------------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                                     ; To      ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------+---------+------------+
; N/A   ; None         ; 8.961 ns   ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[0]  ; tmp[0]  ; ctrl[0]    ;
; N/A   ; None         ; 8.781 ns   ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[1]  ; tmp[1]  ; ctrl[0]    ;
; N/A   ; None         ; 8.773 ns   ; latch_8:inst8|lpm_latch:lpm_latch_component|latches[6]   ; data[6] ; ctrl[0]    ;
; N/A   ; None         ; 8.754 ns   ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[0]  ; tmp[0]  ; clk        ;
; N/A   ; None         ; 8.687 ns   ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[3]  ; tmp[3]  ; ctrl[0]    ;
; N/A   ; None         ; 8.642 ns   ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[5]  ; tmp[5]  ; ctrl[0]    ;
; N/A   ; None         ; 8.574 ns   ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[1]  ; tmp[1]  ; clk        ;
; N/A   ; None         ; 8.566 ns   ; latch_8:inst8|lpm_latch:lpm_latch_component|latches[6]   ; data[6] ; clk        ;
; N/A   ; None         ; 8.555 ns   ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[2]  ; tmp[2]  ; ctrl[0]    ;
; N/A   ; None         ; 8.480 ns   ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[3]  ; tmp[3]  ; clk        ;
; N/A   ; None         ; 8.435 ns   ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[5]  ; tmp[5]  ; clk        ;
; N/A   ; None         ; 8.348 ns   ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[2]  ; tmp[2]  ; clk        ;
; N/A   ; None         ; 8.288 ns   ; latch_8:inst8|lpm_latch:lpm_latch_component|latches[4]   ; data[4] ; ctrl[0]    ;
; N/A   ; None         ; 8.081 ns   ; latch_8:inst8|lpm_latch:lpm_latch_component|latches[4]   ; data[4] ; clk        ;
; N/A   ; None         ; 8.062 ns   ; latch_8:inst8|lpm_latch:lpm_latch_component|latches[3]   ; data[3] ; ctrl[0]    ;
; N/A   ; None         ; 8.009 ns   ; latch_8:inst8|lpm_latch:lpm_latch_component|latches[0]   ; data[0] ; ctrl[0]    ;
; N/A   ; None         ; 7.855 ns   ; latch_8:inst8|lpm_latch:lpm_latch_component|latches[3]   ; data[3] ; clk        ;
; N/A   ; None         ; 7.808 ns   ; latch_8:inst8|lpm_latch:lpm_latch_component|latches[7]   ; data[7] ; ctrl[0]    ;
; N/A   ; None         ; 7.802 ns   ; latch_8:inst8|lpm_latch:lpm_latch_component|latches[0]   ; data[0] ; clk        ;
; N/A   ; None         ; 7.733 ns   ; latch_8:inst8|lpm_latch:lpm_latch_component|latches[5]   ; data[5] ; ctrl[0]    ;
; N/A   ; None         ; 7.617 ns   ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[6]  ; tmp[6]  ; ctrl[0]    ;
; N/A   ; None         ; 7.601 ns   ; latch_8:inst8|lpm_latch:lpm_latch_component|latches[7]   ; data[7] ; clk        ;
; N/A   ; None         ; 7.562 ns   ; latch_8:inst8|lpm_latch:lpm_latch_component|latches[1]   ; data[1] ; ctrl[0]    ;
; N/A   ; None         ; 7.526 ns   ; latch_8:inst8|lpm_latch:lpm_latch_component|latches[5]   ; data[5] ; clk        ;
; N/A   ; None         ; 7.414 ns   ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[4]  ; tmp[4]  ; ctrl[0]    ;
; N/A   ; None         ; 7.410 ns   ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[6]  ; tmp[6]  ; clk        ;
; N/A   ; None         ; 7.405 ns   ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[7]  ; tmp[7]  ; ctrl[0]    ;
; N/A   ; None         ; 7.355 ns   ; latch_8:inst8|lpm_latch:lpm_latch_component|latches[1]   ; data[1] ; clk        ;
; N/A   ; None         ; 7.297 ns   ; latch_8:inst8|lpm_latch:lpm_latch_component|latches[2]   ; data[2] ; ctrl[0]    ;
; N/A   ; None         ; 7.207 ns   ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[4]  ; tmp[4]  ; clk        ;
; N/A   ; None         ; 7.198 ns   ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[7]  ; tmp[7]  ; clk        ;
; N/A   ; None         ; 7.090 ns   ; latch_8:inst8|lpm_latch:lpm_latch_component|latches[2]   ; data[2] ; clk        ;
; N/A   ; None         ; 6.597 ns   ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[10] ; tmp[10] ; ctrl[0]    ;
; N/A   ; None         ; 6.390 ns   ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[10] ; tmp[10] ; clk        ;
; N/A   ; None         ; 6.347 ns   ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[11] ; tmp[11] ; ctrl[0]    ;
; N/A   ; None         ; 6.333 ns   ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[9]  ; tmp[9]  ; ctrl[0]    ;
; N/A   ; None         ; 6.298 ns   ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] ; tmp[12] ; ctrl[0]    ;
; N/A   ; None         ; 6.140 ns   ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[8]  ; tmp[8]  ; ctrl[0]    ;
; N/A   ; None         ; 6.140 ns   ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[11] ; tmp[11] ; clk        ;
; N/A   ; None         ; 6.126 ns   ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[9]  ; tmp[9]  ; clk        ;
; N/A   ; None         ; 6.091 ns   ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] ; tmp[12] ; clk        ;
; N/A   ; None         ; 5.933 ns   ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[8]  ; tmp[8]  ; clk        ;
; N/A   ; None         ; 5.755 ns   ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[13] ; tmp[13] ; ctrl[0]    ;
; N/A   ; None         ; 5.548 ns   ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[13] ; tmp[13] ; clk        ;
+-------+--------------+------------+----------------------------------------------------------+---------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+---------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To      ;
+-------+-------------------+-----------------+---------+---------+
; N/A   ; None              ; 10.179 ns       ; ctrl[1] ; data[6] ;
; N/A   ; None              ; 10.008 ns       ; ctrl[1] ; data[3] ;
; N/A   ; None              ; 9.962 ns        ; ctrl[1] ; data[0] ;
; N/A   ; None              ; 9.843 ns        ; ctrl[1] ; data[1] ;
; N/A   ; None              ; 9.682 ns        ; ctrl[1] ; data[2] ;
; N/A   ; None              ; 9.551 ns        ; ctrl[1] ; data[4] ;
; N/A   ; None              ; 9.547 ns        ; ctrl[1] ; data[5] ;
; N/A   ; None              ; 9.339 ns        ; ctrl[1] ; data[7] ;
; N/A   ; None              ; 9.138 ns        ; clk     ; data[6] ;
; N/A   ; None              ; 8.967 ns        ; clk     ; data[3] ;
; N/A   ; None              ; 8.921 ns        ; clk     ; data[0] ;
; N/A   ; None              ; 8.802 ns        ; clk     ; data[1] ;
; N/A   ; None              ; 8.641 ns        ; clk     ; data[2] ;
; N/A   ; None              ; 8.510 ns        ; clk     ; data[4] ;
; N/A   ; None              ; 8.506 ns        ; clk     ; data[5] ;
; N/A   ; None              ; 8.298 ns        ; clk     ; data[7] ;
+-------+-------------------+-----------------+---------+---------+


+-------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                      ;
+---------------+-------------+-----------+---------+----------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                                                       ; To Clock ;
+---------------+-------------+-----------+---------+----------------------------------------------------------+----------+
; N/A           ; None        ; -0.037 ns ; adr[4]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[4]  ; ctrl[0]  ;
; N/A           ; None        ; -0.244 ns ; adr[4]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[4]  ; clk      ;
; N/A           ; None        ; -0.428 ns ; adr[7]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[7]  ; ctrl[0]  ;
; N/A           ; None        ; -0.474 ns ; adr[1]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[1]  ; ctrl[0]  ;
; N/A           ; None        ; -0.525 ns ; adr[3]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[3]  ; ctrl[0]  ;
; N/A           ; None        ; -0.635 ns ; adr[7]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[7]  ; clk      ;
; N/A           ; None        ; -0.681 ns ; adr[1]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[1]  ; clk      ;
; N/A           ; None        ; -0.732 ns ; adr[3]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[3]  ; clk      ;
; N/A           ; None        ; -0.808 ns ; adr[0]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[0]  ; ctrl[0]  ;
; N/A           ; None        ; -0.881 ns ; adr[2]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[2]  ; ctrl[0]  ;
; N/A           ; None        ; -0.924 ns ; adr[5]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[5]  ; ctrl[0]  ;
; N/A           ; None        ; -1.015 ns ; adr[0]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[0]  ; clk      ;
; N/A           ; None        ; -1.053 ns ; adr[6]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[6]  ; ctrl[0]  ;
; N/A           ; None        ; -1.088 ns ; adr[2]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[2]  ; clk      ;
; N/A           ; None        ; -1.131 ns ; adr[5]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[5]  ; clk      ;
; N/A           ; None        ; -1.260 ns ; adr[6]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[6]  ; clk      ;
; N/A           ; None        ; -2.445 ns ; adr[13] ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[13] ; ctrl[0]  ;
; N/A           ; None        ; -2.652 ns ; adr[13] ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[13] ; clk      ;
; N/A           ; None        ; -2.753 ns ; adr[8]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[8]  ; ctrl[0]  ;
; N/A           ; None        ; -2.893 ns ; adr[10] ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[10] ; ctrl[0]  ;
; N/A           ; None        ; -2.901 ns ; adr[9]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[9]  ; ctrl[0]  ;
; N/A           ; None        ; -2.960 ns ; adr[8]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[8]  ; clk      ;
; N/A           ; None        ; -3.075 ns ; adr[12] ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] ; ctrl[0]  ;
; N/A           ; None        ; -3.100 ns ; adr[10] ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[10] ; clk      ;
; N/A           ; None        ; -3.108 ns ; adr[9]  ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[9]  ; clk      ;
; N/A           ; None        ; -3.282 ns ; adr[12] ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[12] ; clk      ;
; N/A           ; None        ; -3.305 ns ; adr[11] ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[11] ; ctrl[0]  ;
; N/A           ; None        ; -3.512 ns ; adr[11] ; latch_14:inst4|lpm_latch:lpm_latch_component|latches[11] ; clk      ;
+---------------+-------------+-----------+---------+----------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Mar 18 23:00:26 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off KatPro -c KatPro --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "latch_14:inst4|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "latch_14:inst4|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "latch_14:inst4|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "latch_14:inst4|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "latch_14:inst4|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "latch_14:inst4|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "latch_14:inst4|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "latch_14:inst4|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "latch_14:inst4|lpm_latch:lpm_latch_component|latches[8]" is a latch
    Warning: Node "latch_14:inst4|lpm_latch:lpm_latch_component|latches[9]" is a latch
    Warning: Node "latch_14:inst4|lpm_latch:lpm_latch_component|latches[11]" is a latch
    Warning: Node "latch_14:inst4|lpm_latch:lpm_latch_component|latches[10]" is a latch
    Warning: Node "latch_14:inst4|lpm_latch:lpm_latch_component|latches[12]" is a latch
    Warning: Node "latch_14:inst4|lpm_latch:lpm_latch_component|latches[13]" is a latch
    Warning: Node "latch_8:inst8|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "latch_8:inst8|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "latch_8:inst8|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "latch_8:inst8|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "latch_8:inst8|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "latch_8:inst8|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "latch_8:inst8|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "latch_8:inst8|lpm_latch:lpm_latch_component|latches[0]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "ctrl[0]" is an undefined clock
Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "latch_14:inst4|lpm_latch:lpm_latch_component|latches[13]" as buffer
    Info: Detected ripple clock "latch_14:inst4|lpm_latch:lpm_latch_component|latches[12]" as buffer
    Info: Detected ripple clock "latch_14:inst4|lpm_latch:lpm_latch_component|latches[10]" as buffer
    Info: Detected ripple clock "latch_14:inst4|lpm_latch:lpm_latch_component|latches[11]" as buffer
    Info: Detected ripple clock "latch_14:inst4|lpm_latch:lpm_latch_component|latches[9]" as buffer
    Info: Detected ripple clock "latch_14:inst4|lpm_latch:lpm_latch_component|latches[8]" as buffer
    Info: Detected gated clock "inst5" as buffer
    Info: Detected gated clock "inst9~0" as buffer
    Info: Detected gated clock "inst9" as buffer
Info: Clock "clk" has Internal fmax of 112.36 MHz between source memory "rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1]" and destination register "latch_8:inst8|lpm_latch:lpm_latch_component|latches[1]" (period= 8.9 ns)
    Info: + Longest memory to register delay is 1.473 ns
        Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M4K_X32_Y10; Fanout = 1; MEM Node = 'rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1]'
        Info: 2: + IC(1.369 ns) + CELL(0.053 ns) = 1.473 ns; Loc. = LCCOMB_X33_Y21_N16; Fanout = 1; REG Node = 'latch_8:inst8|lpm_latch:lpm_latch_component|latches[1]'
        Info: Total cell delay = 0.104 ns ( 7.06 % )
        Info: Total interconnect delay = 1.369 ns ( 92.94 % )
    Info: - Smallest clock skew is -2.170 ns
        Info: + Shortest clock path from clock "clk" to destination register is 4.542 ns
            Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_A5; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.159 ns) + CELL(0.053 ns) = 2.079 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 7; COMB Node = 'inst5'
            Info: 3: + IC(1.391 ns) + CELL(0.000 ns) = 3.470 ns; Loc. = CLKCTRL_G8; Fanout = 16; COMB Node = 'inst5~clkctrl'
            Info: 4: + IC(0.918 ns) + CELL(0.154 ns) = 4.542 ns; Loc. = LCCOMB_X33_Y21_N16; Fanout = 1; REG Node = 'latch_8:inst8|lpm_latch:lpm_latch_component|latches[1]'
            Info: Total cell delay = 1.074 ns ( 23.65 % )
            Info: Total interconnect delay = 3.468 ns ( 76.35 % )
        Info: - Longest clock path from clock "clk" to source memory is 6.712 ns
            Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_A5; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.159 ns) + CELL(0.053 ns) = 2.079 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 7; COMB Node = 'inst5'
            Info: 3: + IC(0.263 ns) + CELL(0.053 ns) = 2.395 ns; Loc. = LCCOMB_X31_Y16_N4; Fanout = 2; REG Node = 'latch_14:inst4|lpm_latch:lpm_latch_component|latches[12]'
            Info: 4: + IC(0.266 ns) + CELL(0.228 ns) = 2.889 ns; Loc. = LCCOMB_X31_Y16_N22; Fanout = 1; COMB Node = 'inst9~0'
            Info: 5: + IC(0.234 ns) + CELL(0.272 ns) = 3.395 ns; Loc. = LCCOMB_X31_Y16_N30; Fanout = 1; COMB Node = 'inst9'
            Info: 6: + IC(2.173 ns) + CELL(0.000 ns) = 5.568 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'inst9~clkctrl'
            Info: 7: + IC(0.672 ns) + CELL(0.472 ns) = 6.712 ns; Loc. = M4K_X32_Y10; Fanout = 1; MEM Node = 'rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1]'
            Info: Total cell delay = 1.945 ns ( 28.98 % )
            Info: Total interconnect delay = 4.767 ns ( 71.02 % )
    Info: + Micro clock to output delay of source is 0.136 ns
    Info: + Micro setup delay of destination is 0.671 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "ctrl[0]" has Internal fmax of 112.36 MHz between source memory "rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1]" and destination register "latch_8:inst8|lpm_latch:lpm_latch_component|latches[1]" (period= 8.9 ns)
    Info: + Longest memory to register delay is 1.473 ns
        Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M4K_X32_Y10; Fanout = 1; MEM Node = 'rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1]'
        Info: 2: + IC(1.369 ns) + CELL(0.053 ns) = 1.473 ns; Loc. = LCCOMB_X33_Y21_N16; Fanout = 1; REG Node = 'latch_8:inst8|lpm_latch:lpm_latch_component|latches[1]'
        Info: Total cell delay = 0.104 ns ( 7.06 % )
        Info: Total interconnect delay = 1.369 ns ( 92.94 % )
    Info: - Smallest clock skew is -2.170 ns
        Info: + Shortest clock path from clock "ctrl[0]" to destination register is 4.749 ns
            Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C8; Fanout = 2; CLK Node = 'ctrl[0]'
            Info: 2: + IC(1.211 ns) + CELL(0.228 ns) = 2.286 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 7; COMB Node = 'inst5'
            Info: 3: + IC(1.391 ns) + CELL(0.000 ns) = 3.677 ns; Loc. = CLKCTRL_G8; Fanout = 16; COMB Node = 'inst5~clkctrl'
            Info: 4: + IC(0.918 ns) + CELL(0.154 ns) = 4.749 ns; Loc. = LCCOMB_X33_Y21_N16; Fanout = 1; REG Node = 'latch_8:inst8|lpm_latch:lpm_latch_component|latches[1]'
            Info: Total cell delay = 1.229 ns ( 25.88 % )
            Info: Total interconnect delay = 3.520 ns ( 74.12 % )
        Info: - Longest clock path from clock "ctrl[0]" to source memory is 6.919 ns
            Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C8; Fanout = 2; CLK Node = 'ctrl[0]'
            Info: 2: + IC(1.211 ns) + CELL(0.228 ns) = 2.286 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 7; COMB Node = 'inst5'
            Info: 3: + IC(0.263 ns) + CELL(0.053 ns) = 2.602 ns; Loc. = LCCOMB_X31_Y16_N4; Fanout = 2; REG Node = 'latch_14:inst4|lpm_latch:lpm_latch_component|latches[12]'
            Info: 4: + IC(0.266 ns) + CELL(0.228 ns) = 3.096 ns; Loc. = LCCOMB_X31_Y16_N22; Fanout = 1; COMB Node = 'inst9~0'
            Info: 5: + IC(0.234 ns) + CELL(0.272 ns) = 3.602 ns; Loc. = LCCOMB_X31_Y16_N30; Fanout = 1; COMB Node = 'inst9'
            Info: 6: + IC(2.173 ns) + CELL(0.000 ns) = 5.775 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'inst9~clkctrl'
            Info: 7: + IC(0.672 ns) + CELL(0.472 ns) = 6.919 ns; Loc. = M4K_X32_Y10; Fanout = 1; MEM Node = 'rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|q_a[1]'
            Info: Total cell delay = 2.100 ns ( 30.35 % )
            Info: Total interconnect delay = 4.819 ns ( 69.65 % )
    Info: + Micro clock to output delay of source is 0.136 ns
    Info: + Micro setup delay of destination is 0.671 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 22 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "latch_14:inst4|lpm_latch:lpm_latch_component|latches[9]" and destination pin or register "rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9" for clock "clk" (Hold time is 3.299 ns)
    Info: + Largest clock skew is 4.332 ns
        Info: + Longest clock path from clock "clk" to destination memory is 6.726 ns
            Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_A5; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.159 ns) + CELL(0.053 ns) = 2.079 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 7; COMB Node = 'inst5'
            Info: 3: + IC(0.263 ns) + CELL(0.053 ns) = 2.395 ns; Loc. = LCCOMB_X31_Y16_N4; Fanout = 2; REG Node = 'latch_14:inst4|lpm_latch:lpm_latch_component|latches[12]'
            Info: 4: + IC(0.266 ns) + CELL(0.228 ns) = 2.889 ns; Loc. = LCCOMB_X31_Y16_N22; Fanout = 1; COMB Node = 'inst9~0'
            Info: 5: + IC(0.234 ns) + CELL(0.272 ns) = 3.395 ns; Loc. = LCCOMB_X31_Y16_N30; Fanout = 1; COMB Node = 'inst9'
            Info: 6: + IC(2.173 ns) + CELL(0.000 ns) = 5.568 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'inst9~clkctrl'
            Info: 7: + IC(0.677 ns) + CELL(0.481 ns) = 6.726 ns; Loc. = M4K_X32_Y13; Fanout = 4; MEM Node = 'rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9'
            Info: Total cell delay = 1.954 ns ( 29.05 % )
            Info: Total interconnect delay = 4.772 ns ( 70.95 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.394 ns
            Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_A5; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.159 ns) + CELL(0.053 ns) = 2.079 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 7; COMB Node = 'inst5'
            Info: 3: + IC(0.262 ns) + CELL(0.053 ns) = 2.394 ns; Loc. = LCCOMB_X31_Y16_N10; Fanout = 3; REG Node = 'latch_14:inst4|lpm_latch:lpm_latch_component|latches[9]'
            Info: Total cell delay = 0.973 ns ( 40.64 % )
            Info: Total interconnect delay = 1.421 ns ( 59.36 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to memory delay is 1.236 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y16_N10; Fanout = 3; REG Node = 'latch_14:inst4|lpm_latch:lpm_latch_component|latches[9]'
        Info: 2: + IC(0.232 ns) + CELL(0.053 ns) = 0.285 ns; Loc. = LCCOMB_X31_Y16_N16; Fanout = 2; COMB Node = 'bus_14_to_10:inst10|sub_addr:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_snh:auto_generated|op_1~0'
        Info: 3: + IC(0.848 ns) + CELL(0.103 ns) = 1.236 ns; Loc. = M4K_X32_Y13; Fanout = 4; MEM Node = 'rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9'
        Info: Total cell delay = 0.156 ns ( 12.62 % )
        Info: Total interconnect delay = 1.080 ns ( 87.38 % )
    Info: + Micro hold delay of destination is 0.203 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 22 non-operational path(s) clocked by clock "ctrl[0]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "latch_14:inst4|lpm_latch:lpm_latch_component|latches[9]" and destination pin or register "rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9" for clock "ctrl[0]" (Hold time is 3.299 ns)
    Info: + Largest clock skew is 4.332 ns
        Info: + Longest clock path from clock "ctrl[0]" to destination memory is 6.933 ns
            Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C8; Fanout = 2; CLK Node = 'ctrl[0]'
            Info: 2: + IC(1.211 ns) + CELL(0.228 ns) = 2.286 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 7; COMB Node = 'inst5'
            Info: 3: + IC(0.263 ns) + CELL(0.053 ns) = 2.602 ns; Loc. = LCCOMB_X31_Y16_N4; Fanout = 2; REG Node = 'latch_14:inst4|lpm_latch:lpm_latch_component|latches[12]'
            Info: 4: + IC(0.266 ns) + CELL(0.228 ns) = 3.096 ns; Loc. = LCCOMB_X31_Y16_N22; Fanout = 1; COMB Node = 'inst9~0'
            Info: 5: + IC(0.234 ns) + CELL(0.272 ns) = 3.602 ns; Loc. = LCCOMB_X31_Y16_N30; Fanout = 1; COMB Node = 'inst9'
            Info: 6: + IC(2.173 ns) + CELL(0.000 ns) = 5.775 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'inst9~clkctrl'
            Info: 7: + IC(0.677 ns) + CELL(0.481 ns) = 6.933 ns; Loc. = M4K_X32_Y13; Fanout = 4; MEM Node = 'rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9'
            Info: Total cell delay = 2.109 ns ( 30.42 % )
            Info: Total interconnect delay = 4.824 ns ( 69.58 % )
        Info: - Shortest clock path from clock "ctrl[0]" to source register is 2.601 ns
            Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C8; Fanout = 2; CLK Node = 'ctrl[0]'
            Info: 2: + IC(1.211 ns) + CELL(0.228 ns) = 2.286 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 7; COMB Node = 'inst5'
            Info: 3: + IC(0.262 ns) + CELL(0.053 ns) = 2.601 ns; Loc. = LCCOMB_X31_Y16_N10; Fanout = 3; REG Node = 'latch_14:inst4|lpm_latch:lpm_latch_component|latches[9]'
            Info: Total cell delay = 1.128 ns ( 43.37 % )
            Info: Total interconnect delay = 1.473 ns ( 56.63 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to memory delay is 1.236 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y16_N10; Fanout = 3; REG Node = 'latch_14:inst4|lpm_latch:lpm_latch_component|latches[9]'
        Info: 2: + IC(0.232 ns) + CELL(0.053 ns) = 0.285 ns; Loc. = LCCOMB_X31_Y16_N16; Fanout = 2; COMB Node = 'bus_14_to_10:inst10|sub_addr:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_snh:auto_generated|op_1~0'
        Info: 3: + IC(0.848 ns) + CELL(0.103 ns) = 1.236 ns; Loc. = M4K_X32_Y13; Fanout = 4; MEM Node = 'rom_mem:inst|altsyncram:altsyncram_component|altsyncram_jr71:auto_generated|ram_block1a4~porta_address_reg9'
        Info: Total cell delay = 0.156 ns ( 12.62 % )
        Info: Total interconnect delay = 1.080 ns ( 87.38 % )
    Info: + Micro hold delay of destination is 0.203 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "latch_14:inst4|lpm_latch:lpm_latch_component|latches[11]" (data pin = "adr[11]", clock pin = "clk") is 3.936 ns
    Info: + Longest pin to register delay is 5.906 ns
        Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P21; Fanout = 1; PIN Node = 'adr[11]'
        Info: 2: + IC(4.814 ns) + CELL(0.272 ns) = 5.906 ns; Loc. = LCCOMB_X31_Y16_N12; Fanout = 2; REG Node = 'latch_14:inst4|lpm_latch:lpm_latch_component|latches[11]'
        Info: Total cell delay = 1.092 ns ( 18.49 % )
        Info: Total interconnect delay = 4.814 ns ( 81.51 % )
    Info: + Micro setup delay of destination is 0.424 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.394 ns
        Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_A5; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(1.159 ns) + CELL(0.053 ns) = 2.079 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 7; COMB Node = 'inst5'
        Info: 3: + IC(0.262 ns) + CELL(0.053 ns) = 2.394 ns; Loc. = LCCOMB_X31_Y16_N12; Fanout = 2; REG Node = 'latch_14:inst4|lpm_latch:lpm_latch_component|latches[11]'
        Info: Total cell delay = 0.973 ns ( 40.64 % )
        Info: Total interconnect delay = 1.421 ns ( 59.36 % )
Info: tco from clock "ctrl[0]" to destination pin "tmp[0]" through register "latch_14:inst4|lpm_latch:lpm_latch_component|latches[0]" is 8.961 ns
    Info: + Longest clock path from clock "ctrl[0]" to source register is 4.652 ns
        Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C8; Fanout = 2; CLK Node = 'ctrl[0]'
        Info: 2: + IC(1.211 ns) + CELL(0.228 ns) = 2.286 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 7; COMB Node = 'inst5'
        Info: 3: + IC(1.391 ns) + CELL(0.000 ns) = 3.677 ns; Loc. = CLKCTRL_G8; Fanout = 16; COMB Node = 'inst5~clkctrl'
        Info: 4: + IC(0.922 ns) + CELL(0.053 ns) = 4.652 ns; Loc. = LCCOMB_X25_Y10_N16; Fanout = 3; REG Node = 'latch_14:inst4|lpm_latch:lpm_latch_component|latches[0]'
        Info: Total cell delay = 1.128 ns ( 24.25 % )
        Info: Total interconnect delay = 3.524 ns ( 75.75 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.309 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y10_N16; Fanout = 3; REG Node = 'latch_14:inst4|lpm_latch:lpm_latch_component|latches[0]'
        Info: 2: + IC(2.165 ns) + CELL(2.144 ns) = 4.309 ns; Loc. = PIN_L21; Fanout = 0; PIN Node = 'tmp[0]'
        Info: Total cell delay = 2.144 ns ( 49.76 % )
        Info: Total interconnect delay = 2.165 ns ( 50.24 % )
Info: Longest tpd from source pin "ctrl[1]" to destination pin "data[6]" is 10.179 ns
    Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A17; Fanout = 1; PIN Node = 'ctrl[1]'
    Info: 2: + IC(4.886 ns) + CELL(0.366 ns) = 6.109 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 8; COMB Node = 'inst7'
    Info: 3: + IC(2.079 ns) + CELL(1.991 ns) = 10.179 ns; Loc. = PIN_Y11; Fanout = 0; PIN Node = 'data[6]'
    Info: Total cell delay = 3.214 ns ( 31.57 % )
    Info: Total interconnect delay = 6.965 ns ( 68.43 % )
Info: th for register "latch_14:inst4|lpm_latch:lpm_latch_component|latches[4]" (data pin = "adr[4]", clock pin = "ctrl[0]") is -0.037 ns
    Info: + Longest clock path from clock "ctrl[0]" to destination register is 4.653 ns
        Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C8; Fanout = 2; CLK Node = 'ctrl[0]'
        Info: 2: + IC(1.211 ns) + CELL(0.228 ns) = 2.286 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 7; COMB Node = 'inst5'
        Info: 3: + IC(1.391 ns) + CELL(0.000 ns) = 3.677 ns; Loc. = CLKCTRL_G8; Fanout = 16; COMB Node = 'inst5~clkctrl'
        Info: 4: + IC(0.923 ns) + CELL(0.053 ns) = 4.653 ns; Loc. = LCCOMB_X26_Y25_N16; Fanout = 3; REG Node = 'latch_14:inst4|lpm_latch:lpm_latch_component|latches[4]'
        Info: Total cell delay = 1.128 ns ( 24.24 % )
        Info: Total interconnect delay = 3.525 ns ( 75.76 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 4.690 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C9; Fanout = 1; PIN Node = 'adr[4]'
        Info: 2: + IC(3.727 ns) + CELL(0.154 ns) = 4.690 ns; Loc. = LCCOMB_X26_Y25_N16; Fanout = 3; REG Node = 'latch_14:inst4|lpm_latch:lpm_latch_component|latches[4]'
        Info: Total cell delay = 0.963 ns ( 20.53 % )
        Info: Total interconnect delay = 3.727 ns ( 79.47 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 171 megabytes
    Info: Processing ended: Mon Mar 18 23:00:27 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


