

================================================================
== Vivado HLS Report for 'FFT'
================================================================
* Date:           Sun Dec 27 16:41:07 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        FFT32float
* Solution:       z7float32
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1761|     1761| 17.610 us | 17.610 us |  1761|  1761|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |                 |       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |     Instance    | Module|   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |grp_FFT0_fu_306  |FFT0   |      305|      305| 3.050 us | 3.050 us |  305|  305|   none  |
        +-----------------+-------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1              |       64|       64|         2|          -|          -|    32|    no    |
        |- bitreversal_label1  |       96|       96|         3|          -|          -|    32|    no    |
        |- Loop 3              |       64|       64|         2|          -|          -|    32|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     78|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        8|     20|    2570|   4019|    -|
|Memory           |       14|      -|       5|      3|    0|
|Multiplexer      |        -|      -|       -|    794|    -|
|Register         |        -|      -|      72|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       22|     20|    2647|   4894|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        7|      9|       2|      9|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+--------------------+---------+-------+------+------+-----+
    |       Instance       |       Module       | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------+--------------------+---------+-------+------+------+-----+
    |grp_FFT0_fu_306       |FFT0                |        0|     20|  2214|  3699|    0|
    |FFT_AXILiteS_s_axi_U  |FFT_AXILiteS_s_axi  |        8|      0|   356|   320|    0|
    +----------------------+--------------------+---------+-------+------+------+-----+
    |Total                 |                    |        8|     20|  2570|  4019|    0|
    +----------------------+--------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |     Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |rev_32_U            |FFT_rev_32      |        0|  5|   3|    0|    32|    5|     1|          160|
    |xin_M_real_U        |FFT_xin_M_real  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |xin_M_imag_U        |FFT_xin_M_real  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |data_OUT0_M_real_U  |FFT_xin_M_real  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |data_OUT0_M_imag_U  |FFT_xin_M_real  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |data_OUT1_M_real_U  |FFT_xin_M_real  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |data_OUT1_M_imag_U  |FFT_xin_M_real  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |data_OUT2_M_real_U  |FFT_xin_M_real  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |data_OUT2_M_imag_U  |FFT_xin_M_real  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |data_OUT3_M_real_U  |FFT_xin_M_real  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |data_OUT3_M_imag_U  |FFT_xin_M_real  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |data_OUT4_M_real_U  |FFT_xin_M_real  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |data_OUT4_M_imag_U  |FFT_xin_M_real  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |xout_M_real_U       |FFT_xin_M_real  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |xout_M_imag_U       |FFT_xin_M_real  |        1|  0|   0|    0|    32|   32|     1|         1024|
    +--------------------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                |       14|  5|   3|    0|   480|  453|    15|        14496|
    +--------------------+----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_386_p2        |     +    |      0|  0|  15|           6|           1|
    |i_2_fu_409_p2        |     +    |      0|  0|  15|           6|           1|
    |i_fu_368_p2          |     +    |      0|  0|  15|           6|           1|
    |icmp_ln17_fu_380_p2  |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln62_fu_362_p2  |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln72_fu_403_p2  |   icmp   |      0|  0|  11|           6|           7|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  78|          36|          24|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  89|         18|    1|         18|
    |data_OUT0_M_imag_address0          |  15|          3|    5|         15|
    |data_OUT0_M_imag_ce0               |  15|          3|    1|          3|
    |data_OUT0_M_real_address0          |  15|          3|    5|         15|
    |data_OUT0_M_real_ce0               |  15|          3|    1|          3|
    |data_OUT1_M_imag_address0          |  15|          3|    5|         15|
    |data_OUT1_M_imag_ce0               |  15|          3|    1|          3|
    |data_OUT1_M_imag_we0               |   9|          2|    1|          2|
    |data_OUT1_M_real_address0          |  15|          3|    5|         15|
    |data_OUT1_M_real_ce0               |  15|          3|    1|          3|
    |data_OUT1_M_real_we0               |   9|          2|    1|          2|
    |data_OUT2_M_imag_address0          |  15|          3|    5|         15|
    |data_OUT2_M_imag_ce0               |  15|          3|    1|          3|
    |data_OUT2_M_imag_we0               |   9|          2|    1|          2|
    |data_OUT2_M_real_address0          |  15|          3|    5|         15|
    |data_OUT2_M_real_ce0               |  15|          3|    1|          3|
    |data_OUT2_M_real_we0               |   9|          2|    1|          2|
    |data_OUT3_M_imag_address0          |  15|          3|    5|         15|
    |data_OUT3_M_imag_ce0               |  15|          3|    1|          3|
    |data_OUT3_M_imag_we0               |   9|          2|    1|          2|
    |data_OUT3_M_real_address0          |  15|          3|    5|         15|
    |data_OUT3_M_real_ce0               |  15|          3|    1|          3|
    |data_OUT3_M_real_we0               |   9|          2|    1|          2|
    |data_OUT4_M_imag_address0          |  15|          3|    5|         15|
    |data_OUT4_M_imag_ce0               |  15|          3|    1|          3|
    |data_OUT4_M_imag_we0               |   9|          2|    1|          2|
    |data_OUT4_M_real_address0          |  15|          3|    5|         15|
    |data_OUT4_M_real_ce0               |  15|          3|    1|          3|
    |data_OUT4_M_real_we0               |   9|          2|    1|          2|
    |grp_FFT0_fu_306_FFT_stage          |  33|          6|    6|         36|
    |grp_FFT0_fu_306_data_IN_M_imag_q0  |  33|          6|   32|        192|
    |grp_FFT0_fu_306_data_IN_M_real_q0  |  33|          6|   32|        192|
    |grp_FFT0_fu_306_index_shift        |  33|          6|    4|         24|
    |grp_FFT0_fu_306_pass_check         |  33|          6|    6|         36|
    |grp_FFT0_fu_306_pass_shift         |  33|          6|    4|         24|
    |i1_0_reg_295                       |   9|          2|    6|         12|
    |i_0_i_reg_284                      |   9|          2|    6|         12|
    |i_0_reg_273                        |   9|          2|    6|         12|
    |xin_M_imag_address0                |  15|          3|    5|         15|
    |xin_M_real_address0                |  15|          3|    5|         15|
    |xout_M_imag_address0               |  15|          3|    5|         15|
    |xout_M_imag_ce0                    |  15|          3|    1|          3|
    |xout_M_imag_we0                    |   9|          2|    1|          2|
    |xout_M_real_address0               |  15|          3|    5|         15|
    |xout_M_real_ce0                    |  15|          3|    1|          3|
    |xout_M_real_we0                    |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 794|        158|  195|        824|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  17|   0|   17|          0|
    |grp_FFT0_fu_306_ap_start_reg  |   1|   0|    1|          0|
    |i1_0_reg_295                  |   6|   0|    6|          0|
    |i_0_i_reg_284                 |   6|   0|    6|          0|
    |i_0_reg_273                   |   6|   0|    6|          0|
    |i_1_reg_448                   |   6|   0|    6|          0|
    |i_2_reg_477                   |   6|   0|    6|          0|
    |i_reg_424                     |   6|   0|    6|          0|
    |zext_ln18_reg_453             |   6|   0|   64|         58|
    |zext_ln62_reg_429             |   6|   0|   64|         58|
    |zext_ln72_reg_482             |   6|   0|   64|         58|
    +------------------------------+----+----+-----+-----------+
    |Total                         |  72|   0|  246|        174|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWADDR   |  in |   10|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARADDR   |  in |   10|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|ap_clk                  |  in |    1| ap_ctrl_hs |      FFT     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      FFT     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      FFT     | return value |
+------------------------+-----+-----+------------+--------------+--------------+

