verilog xil_defaultlib --include "H:/Xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/f42d/hdl" --include "../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_alinx_ov5640_0_0/src/ila_0/hdl/verilog" --include "../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/66f2/hdl" --include "../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_hls_rect_0_3/drivers/hls_rect_v1_0/src" --include "../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ip/design_1_hls_preprocess_0_0/drivers/hls_preprocess_v1_0/src" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_Accel_Conv_0_1/sim/design_1_Accel_Conv_0_1.v" \
"../../../bd/design_1/ip/design_1_xbar_2/sim/design_1_xbar_2.v" \
"../../../bd/design_1/ip/design_1_xbar_3/sim/design_1_xbar_3.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_2/sim/bd_f60c_slot_0_aw_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_3/sim/bd_f60c_slot_0_w_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_4/sim/bd_f60c_slot_0_b_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_5/sim/bd_f60c_slot_0_ar_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_6/sim/bd_f60c_slot_0_r_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_7/sim/bd_f60c_slot_1_aw_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_8/sim/bd_f60c_slot_1_w_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_9/sim/bd_f60c_slot_1_b_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_10/sim/bd_f60c_slot_1_ar_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_11/sim/bd_f60c_slot_1_r_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.v" \
"../../../bd/design_1/ip/design_1_alinx_ov5640_0_0/src/ila_0/sim/ila_0.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/564b/src/cmos_8_16bit.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/564b/src/alinx_ov5640.v" \
"../../../bd/design_1/ip/design_1_alinx_ov5640_0_0/sim/design_1_alinx_ov5640_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tdata_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tuser_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tstrb_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tkeep_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tid_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tdest_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tlast_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/top_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/sim/design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/9097/src/mmcme2_drp.v" \
"../../../bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/sim/design_1_v_axi4s_vid_out_0_0.v" \
"../../../bd/design_1/ipshared/051a/src/i2c_extender.v" \
"../../../bd/design_1/ip/design_1_i2c_extender_0_0/sim/design_1_i2c_extender_0_0.v" \
"../../../bd/design_1/ip/design_1_ila_3_0/sim/design_1_ila_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_1/hdl/tdata_design_1_axis_subset_converter_1_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_1/hdl/tuser_design_1_axis_subset_converter_1_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_1/hdl/tstrb_design_1_axis_subset_converter_1_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_1/hdl/tkeep_design_1_axis_subset_converter_1_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_1/hdl/tid_design_1_axis_subset_converter_1_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_1/hdl/tdest_design_1_axis_subset_converter_1_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_1/hdl/tlast_design_1_axis_subset_converter_1_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_1/hdl/top_design_1_axis_subset_converter_1_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_1_1/sim/design_1_axis_subset_converter_1_1.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char1.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char1_letter.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char2.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char3.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char4.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char5.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char6.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Rectangle.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/AXIvideo2Mat.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Block_proc.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w16_d1_A.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w16_d2_A.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w16_d3_A.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w16_d4_A.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w16_d5_A.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w16_d6_A.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w16_d7_A.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d1_A.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d2_A.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d3_A.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d4_A.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d5_A.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d6_A.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d7_A.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d8_A.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/hls_rect.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/hls_rect_AXILiteS_s_axi.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/hls_rect_entry3.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/hls_rect_entry304.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Mat2AXIvideo.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Add_ChadEe.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Add_ChaeOg.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Add_ChafYi.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Add_Chag8j.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Add_Chahbi.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Add_Chaibs.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Add_RecjbC.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Block_pcud.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_hls_recbkb.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Mat2AXIkbM.v" \
"../../../bd/design_1/ip/design_1_hls_rect_0_3/sim/design_1_hls_rect_0_3.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_1/hdl/tdata_design_1_axis_subset_converter_2_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_1/hdl/tuser_design_1_axis_subset_converter_2_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_1/hdl/tstrb_design_1_axis_subset_converter_2_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_1/hdl/tkeep_design_1_axis_subset_converter_2_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_1/hdl/tid_design_1_axis_subset_converter_2_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_1/hdl/tdest_design_1_axis_subset_converter_2_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_1/hdl/tlast_design_1_axis_subset_converter_2_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_1/hdl/top_design_1_axis_subset_converter_2_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_2_1/sim/design_1_axis_subset_converter_2_1.v" \
"../../../bd/design_1/ip/design_1_ila_0_2/sim/design_1_ila_0_2.v" \
"../../../bd/design_1/ip/design_1_ila_1_0/sim/design_1_ila_1_0.v" \
"../../../bd/design_1/ip/design_1_ila_1_1/sim/design_1_ila_1_1.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/hdl/tdata_design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/hdl/tuser_design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/hdl/tstrb_design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/hdl/tkeep_design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/hdl/tid_design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/hdl/tdest_design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/hdl/tlast_design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/hdl/top_design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_3_0/sim/design_1_axis_subset_converter_3_0.v" \
"../../../bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tdata_design_1_axis_broadcaster_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tuser_design_1_axis_broadcaster_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/top_design_1_axis_broadcaster_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_broadcaster_0_0/sim/design_1_axis_broadcaster_0_0.v" \
"../../../bd/design_1/ip/design_1_ila_1_2/sim/design_1_ila_1_2.v" \
"../../../bd/design_1/ip/design_1_ila_1_3/sim/design_1_ila_1_3.v" \
"../../../bd/design_1/ip/design_1_ila_1_4/sim/design_1_ila_1_4.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog/Convert.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog/Convert_quant_table.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog/Downsample.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog/hls_preprocess.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog/hls_preprocess_AXILiteS_s_axi.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog/Mat2AXIvideo.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog/start_for_Convertcud.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog/start_for_Downsambkb.v" \
"../../../../VideoDetectionProject.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog/start_for_Mat2AXIdEe.v" \
"../../../bd/design_1/ip/design_1_hls_preprocess_0_0/sim/design_1_hls_preprocess_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_4_0/hdl/tdata_design_1_axis_subset_converter_4_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_4_0/hdl/tuser_design_1_axis_subset_converter_4_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_4_0/hdl/tstrb_design_1_axis_subset_converter_4_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_4_0/hdl/tkeep_design_1_axis_subset_converter_4_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_4_0/hdl/tid_design_1_axis_subset_converter_4_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_4_0/hdl/tdest_design_1_axis_subset_converter_4_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_4_0/hdl/tlast_design_1_axis_subset_converter_4_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_4_0/hdl/top_design_1_axis_subset_converter_4_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_4_0/sim/design_1_axis_subset_converter_4_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
