
---------- Begin Simulation Statistics ----------
final_tick                               1120345763500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 134764                       # Simulator instruction rate (inst/s)
host_mem_usage                                 867916                       # Number of bytes of host memory used
host_op_rate                                   135656                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7583.74                       # Real time elapsed on the host
host_tick_rate                              147730065                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1022018237                       # Number of instructions simulated
sim_ops                                    1028781150                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.120346                       # Number of seconds simulated
sim_ticks                                1120345763500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    2                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 1                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 1                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       4                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       1                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                         6                       # number of cc regfile reads
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branches                          0                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.commitSquashedInsts              15                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                    4                       # Number of instructions committed
system.cpu.commit.committedOps                      4                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples           55                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.072727                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.424026                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           53     96.36%     96.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            1      1.82%     98.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            0      0.00%     98.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            1      1.82%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           55                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.int_insts                         4                       # Number of committed integer instructions.
system.cpu.commit.loads                             1                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                3     75.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               1     25.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 4                       # Class of committed instruction
system.cpu.commit.refs                              1                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           4                       # Number of Instructions Simulated
system.cpu.committedOps                             4                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              91.000000                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        91.000000                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                     1                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                     1                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                    1                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                     19                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                       51                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                         4                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                      2                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                     1                       # Number of squashed instructions handled by decode
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                           4                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                         4                       # Number of cache lines fetched
system.cpu.fetch.Cycles                             4                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                     2                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                             25                       # Number of instructions fetch has processed
system.cpu.fetch.PendingDrainCycles                 6                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.SquashCycles                       5                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.010989                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                 46                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                  1                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.068681                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                 58                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.431034                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.787992                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       54     93.10%     93.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        1      1.72%     94.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        0      0.00%     94.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0      0.00%     94.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%     94.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0      0.00%     94.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        0      0.00%     94.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0      0.00%     94.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        3      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   58                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                             306                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                    0                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        1                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.052198                       # Inst execution rate
system.cpu.iew.exec_refs                            1                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          0                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       1                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     1                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    0                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                  19                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     1                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                    19                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      2                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                         8                       # num instructions consuming a value
system.cpu.iew.wb_count                            19                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                            1                       # average fanout of values written-back
system.cpu.iew.wb_producers                         8                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.052198                       # insts written-back per cycle
system.cpu.iew.wb_sent                             19                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                       57                       # number of integer regfile reads
system.cpu.int_regfile_writes                      19                       # number of integer regfile writes
system.cpu.ipc                               0.010989                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.010989                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                    18     94.74%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    1      5.26%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                     19                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                     19                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                 96                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses           19                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                34                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                         19                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                        19                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined              15                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.issued_per_cycle::samples            58                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.327586                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.114308                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  51     87.93%     87.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   2      3.45%     91.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   2      3.45%     94.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   2      3.45%     98.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   0      0.00%     98.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%     98.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%     98.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   1      1.72%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              58                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.052198                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    1                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   0                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      23                       # number of misc regfile reads
system.cpu.numCycles                              364                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                       1                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                     4                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                       52                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                    14                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                     19                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                  19                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                         3                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                      2                       # Number of cycles rename is squashing
system.cpu.rename.UndoneMaps                       15                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups               14                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                           73                       # The number of ROB reads
system.cpu.rob.rob_writes                          40                       # The number of ROB writes
system.cpu.timesIdled                               3                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       44                       # number of vector regfile reads
system.cpu.workload.numSyscalls                   920                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     33161348                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      66355451                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                   7654974                       # Number of branches fetched
system.switch_cpus.committedInsts            50000001                       # Number of instructions committed
system.switch_cpus.committedOps              50279052                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    2                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction             0.000007                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    2                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction         0.999993                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                405274313                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       405271397.372460                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads     22616493                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes     22572696                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts      7617708                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               19544                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles        2915.627540                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses      42709023                       # Number of integer alu accesses
system.switch_cpus.num_int_insts             42709023                       # number of integer instructions
system.switch_cpus.num_int_register_reads     64773312                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes     35336140                       # number of times the integer registers were written
system.switch_cpus.num_load_insts            14367548                       # Number of load instructions
system.switch_cpus.num_mem_refs              21681654                       # number of memory refs
system.switch_cpus.num_store_insts            7314106                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses         61860                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                61860                       # number of vector instructions
system.switch_cpus.num_vec_register_reads        54441                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes        37756                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass            99      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu          28495904     56.67%     56.67% # Class of executed instruction
system.switch_cpus.op_class::IntMult            72361      0.14%     56.81% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 4      0.00%     56.81% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd            2928      0.01%     56.82% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp           11706      0.02%     56.84% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt            5327      0.01%     56.85% # Class of executed instruction
system.switch_cpus.op_class::FloatMult           1876      0.00%     56.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc           66      0.00%     56.86% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv             656      0.00%     56.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc           9383      0.02%     56.88% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd              218      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu              283      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp              278      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt              294      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc            1761      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     56.88% # Class of executed instruction
system.switch_cpus.op_class::MemRead         14367548     28.57%     85.45% # Class of executed instruction
system.switch_cpus.op_class::MemWrite         7314106     14.55%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total           50284798                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.983226                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits     142290246                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups    142314118                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           61                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       193237                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    152009852                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits        21138                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups        25831                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses         4693                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     152891574                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS        276009                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted         1600                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       446372391                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      444788208                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       187376                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        151462706                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     78411387                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls         4603                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts      3386351                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    972098741                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    978582603                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   1831210548                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.534391                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.830411                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0   1643795176     89.77%     89.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     40185478      2.19%     91.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     14668455      0.80%     92.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      8251771      0.45%     93.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      6513032      0.36%     93.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      7130504      0.39%     93.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     30474057      1.66%     95.62% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      1780688      0.10%     95.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     78411387      4.28%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   1831210548                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       252344                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       828882572                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           274344143                       # Number of loads committed
system.switch_cpus_1.commit.membars              3720                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass         1944      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    563655691     57.60%     57.60% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       185842      0.02%     57.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv           85      0.00%     57.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd       124440      0.01%     57.63% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp       497420      0.05%     57.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt       195585      0.02%     57.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult        64345      0.01%     57.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc         2805      0.00%     57.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv        27880      0.00%     57.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc       382656      0.04%     57.75% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     57.75% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd         4244      0.00%     57.75% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     57.75% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu         6538      0.00%     57.75% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp         6182      0.00%     57.75% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt        12495      0.00%     57.75% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc        69249      0.01%     57.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    274344143     28.03%     85.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    139001059     14.20%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    978582603                       # Class of committed instruction
system.switch_cpus_1.commit.refs            413345202                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts         2434772                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         972018232                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           978502094                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.888237                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.888237                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles   1616846096                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred         5875                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved    142190318                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts    983169626                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       62311750                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       126491429                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       192201                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts        21703                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     25872083                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches         152891574                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        84330394                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles          1745710182                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        66164                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          105                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            977574440                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          225                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          121                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        396128                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.083301                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     85804864                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    142587393                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.532622                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   1831713561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.537447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.648665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0     1635911311     89.31%     89.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        6775048      0.37%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       10344937      0.56%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        4707282      0.26%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       75880043      4.14%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        2289611      0.12%     94.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       46361603      2.53%     97.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       45826152      2.50%     99.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3617574      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   1831713561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               3687533                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       231363                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      151863264                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop               87089                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.765096                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          837708666                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        139149061                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles    1214652961                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    274961962                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts         5519                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        45688                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    139299816                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    981964409                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    698559605                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       326683                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1404257307                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      4275863                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents      4472303                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       192201                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     11055269                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked     22252532                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads       207536                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses          468                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         5196                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads       567653                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       617819                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       298757                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         5196                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect       131092                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       100271                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      1117968497                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           980295701                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.567656                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       634621247                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.534104                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            980349158                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1667024852                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     688135965                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.529594                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.529594                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass         2084      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    565133628     40.23%     40.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       199073      0.01%     40.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv           85      0.00%     40.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd       124557      0.01%     40.26% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp       510560      0.04%     40.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt       195856      0.01%     40.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult        64345      0.00%     40.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc         2805      0.00%     40.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv        29337      0.00%     40.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc       396655      0.03%     40.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     40.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd         4716      0.00%     40.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     40.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu         7014      0.00%     40.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp         6430      0.00%     40.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt        12738      0.00%     40.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc        72215      0.01%     40.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     40.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     40.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     40.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     40.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     40.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     40.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     40.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     40.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     40.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     40.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     40.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     40.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     40.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     40.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     40.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     40.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     40.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     40.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     40.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     40.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     40.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     40.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     40.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     40.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    698627949     49.74%     90.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    139193943      9.91%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1404583990                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt         100515490                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.071562                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu         43943      0.04%      0.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp         4104      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc         1955      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu           13      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            2      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead     99433455     98.92%     98.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      1032018      1.03%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1502447032                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   4736163553                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    977809209                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    982581476                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        981871801                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1404583990                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         5519                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      3375225                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        22338                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          916                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined      2703922                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   1831713561                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.766814                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.819358                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0   1494549822     81.59%     81.59% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     43006350      2.35%     83.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     26872126      1.47%     85.41% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     35765898      1.95%     87.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4    110333359      6.02%     93.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     39487622      2.16%     95.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     31940018      1.74%     97.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     27942888      1.53%     98.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     21815478      1.19%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   1831713561                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.765274                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses      2650364                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads      5255816                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses      2486492                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes      2676164                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       217661                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       200762                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    274961962                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    139299816                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     791000438                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes       909166                       # number of misc regfile writes
system.switch_cpus_1.numCycles             1835401094                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles    1236398350                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1132973304                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     28279771                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       73063320                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents      1527216                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents         4211                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1702720521                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    982753187                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1138306814                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       137269400                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents    354603578                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       192201                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    384005418                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        5333510                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   1245357718                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles       784870                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts        13759                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       149673860                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts         5529                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups      2236437                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads         2734756649                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1964447316                       # The number of ROB writes
system.switch_cpus_1.timesIdled                 55201                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads        2157860                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes       1543720                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests           87                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33422993                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        27411                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     66837091                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          27411                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             116207                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     33051919                       # Transaction distribution
system.membus.trans_dist::CleanEvict           109205                       # Transaction distribution
system.membus.trans_dist::ReadExReq          32858610                       # Transaction distribution
system.membus.trans_dist::ReadExResp         32858610                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        116207                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        219286                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     99330044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               99330044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   4225711104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4225711104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          33194103                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                33194103    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            33194103                       # Request fanout histogram
system.membus.reqLayer0.occupancy        206987915500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy       172352215250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1120345763500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1120345763500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1120345763500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1120345763500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1120345763500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1120345763500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1120345763500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1120345763500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1120345763500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1120345763500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1120345763500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            239134                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     66308275                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        60632                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          222448                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         32941875                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        32941875                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         61145                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       177990                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq       223696                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp       223696                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       182921                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    100029663                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             100212584                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      7793664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   4248078144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4255871808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        33188186                       # Total snoops (count)
system.tol2bus.snoopTraffic                2115322816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         66602286                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000413                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020316                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               66574786     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  27500      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           66602286                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        66750037167                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       49791712368                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          91723984                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1120345763500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst          651                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         4367                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.inst        31362                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       169812                       # number of demand (read+write) hits
system.l2.demand_hits::total                   206192                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          651                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         4367                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.inst        31362                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       169812                       # number of overall hits
system.l2.overall_hits::total                  206192                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1536                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1600083                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.inst        27593                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     31345602                       # number of demand (read+write) misses
system.l2.demand_misses::total               32974818                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1536                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1600083                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.inst        27593                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     31345602                       # number of overall misses
system.l2.overall_misses::total              32974818                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst       239500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data        83500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.inst    129940000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 128036477500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.inst   2544404000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 3436109209500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3566820354000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst       239500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data        83500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    129940000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 128036477500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst   2544404000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 3436109209500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3566820354000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         2187                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1604450                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.inst        58955                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     31515414                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33181010                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2187                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1604450                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst        58955                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     31515414                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33181010                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.702332                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.997278                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.468035                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.994612                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.993786                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.702332                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.997278                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.468035                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.994612                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.993786                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data        83500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84596.354167                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80018.647470                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 92211.937810                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 109620.137763                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108168.007296                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data        83500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84596.354167                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80018.647470                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 92211.937810                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 109620.137763                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108168.007296                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            33051919                       # number of writebacks
system.l2.writebacks::total                  33051919                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst             3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data             1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.inst         1536                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1600083                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.inst        27593                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     31345602                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          32974818                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1536                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1600083                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst        27593                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     31345602                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         32974818                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst       209500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data        73500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    114580000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 112035647500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst   2268482503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 3122653188003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3237072181006                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst       209500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data        73500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    114580000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 112035647500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst   2268482503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 3122653188003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3237072181006                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.702332                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.997278                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.468035                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.994612                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.993786                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.702332                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.997278                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.468035                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.994612                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.993786                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69833.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data        73500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74596.354167                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70018.647470                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 82212.245968                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 99620.137715                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98168.007508                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69833.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data        73500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74596.354167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70018.647470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 82212.245968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 99620.137715                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98168.007508                       # average overall mshr miss latency
system.l2.replacements                       33188186                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     33256356                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         33256356                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     33256356                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     33256356                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        60632                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            60632                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        60632                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        60632                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          266                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           266                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus_1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data         2179                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus_1.data        81086                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 83265                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data      1593908                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus_1.data     31264702                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            32858610                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data 127530806500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 3426936271000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  3554467077500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      1596087                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus_1.data     31345788                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          32941875                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.998635                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.997413                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997472                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80011.397458                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 109610.392928                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108174.602562                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data      1593908                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data     31264702                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       32858610                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data 111591726500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 3114289249503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 3225880976003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.998635                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.997413                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997472                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70011.397458                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 99610.392880                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98174.602517                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          651                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst        31362                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              32013                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1536                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst        27593                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            29132                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst       239500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    129940000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst   2544404000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2674583500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2187                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst        58955                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          61145                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.702332                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.468035                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.476441                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79833.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84596.354167                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 92211.937810                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91809.127420                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1536                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst        27593                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        29132                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst       209500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    114580000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst   2268482503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2383272003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.702332                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.468035                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.476441                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69833.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74596.354167                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 82212.245968                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81809.419298                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         2188                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus_1.data        88726                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             90914                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         6175                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus_1.data        80900                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           87076                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data        83500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    505671000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data   9172938500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9678693000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         8363                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data       169626                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        177990                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.738371                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.476932                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.489218                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data        83500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81890.040486                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 113386.137206                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111152.246314                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         6175                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data        80900                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        87076                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data        73500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    443921000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data   8363938500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8807933000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.738371                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.476932                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.489218                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        73500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71890.040486                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 103386.137206                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101152.246314                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus.data           89                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.switch_cpus_1.data         4321                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              4410                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus.data        10557                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.switch_cpus_1.data       208729                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total          219286                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus.data        10646                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.switch_cpus_1.data       213050                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total        223696                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus.data     0.991640                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.switch_cpus_1.data     0.979718                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.980286                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus.data        10557                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.switch_cpus_1.data       208729                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total       219286                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus.data    195346500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus_1.data   4083219500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total   4278566000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus.data     0.991640                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus_1.data     0.979718                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.980286                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus.data 18503.978403                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus_1.data 19562.300878                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19511.350474                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1120345763500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32703.443928                       # Cycle average of tags in use
system.l2.tags.total_refs                    66588323                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  33225331                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.004143                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     265.464817                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.012109                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.004524                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     6.405489                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  5819.143574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst    23.841302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data 26588.572112                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.177586                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000728                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.811419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998030                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32735                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          206                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1283                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        28270                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2976                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998993                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 567688339                       # Number of tag accesses
system.l2.tags.data_accesses                567688339                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1120345763500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        98304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    102405312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.inst      1765888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data   2006118528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2110388288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        98304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst      1765888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1864384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks   2115322816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      2115322816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1600083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst        27592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data     31345602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            32974817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     33051919                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           33051919                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst               171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data                57                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        87744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     91405096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.inst      1576199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   1790624460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1883693728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst          171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        87744                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst      1576199                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1664115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1888098197                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1888098197                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1888098197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst              171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data               57                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        87744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     91405096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst      1576199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   1790624460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3771791925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  33051919.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1600083.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples     27592.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples  31345602.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001266868500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      2054137                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      2054137                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            86606339                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           31079260                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    32974817                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   33051919                       # Number of write requests accepted
system.mem_ctrls.readBursts                  32974817                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 33051919                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2074119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2064333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2055752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2054256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2047880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2043942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2045331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2055154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2055142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2067898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2064855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2063213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2069467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2069046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2069846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2074583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0           2081171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1           2071236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2           2062525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3           2065985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4           2065549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5           2061754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6           2055267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7           2061951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8           2067258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9           2060246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10          2062783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          2059412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12          2061860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13          2064703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14          2068610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15          2081590                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1231170405250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               164874085000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1849448224000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37336.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56086.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       224                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 30504345                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                30553021                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              32974817                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             33051919                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9959810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 8609786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 7895835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 6508511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 181898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 377397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                1113899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                2058767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                2076192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                2114419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                2135973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                2115525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                2103611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                2657779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                2455808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                3086912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                3722462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                2162509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                2450253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                2112450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  20928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  13991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    985                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4969339                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    850.356225                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   743.273973                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   298.191273                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       146537      2.95%      2.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       190379      3.83%      6.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       257031      5.17%     11.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       188287      3.79%     15.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       261001      5.25%     20.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       156013      3.14%     24.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       220072      4.43%     28.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       130090      2.62%     31.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      3419929     68.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4969339                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples      2054137                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.052881                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     17.870328                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023      2054134    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       2054137                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      2054137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.090407                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.035808                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.028332                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31       2053394     99.96%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            25      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            37      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            72      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95            27      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            7      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127           23      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           33      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           61      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           20      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            8      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207           15      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223           91      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239           98      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255           19      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271           45      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287           65      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303           16      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335           15      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399           16      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-431            9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::432-447            5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       2054137                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2110388288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              2115321600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2110388288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           2115322816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1883.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1888.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1883.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1888.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   14.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1120345720500                       # Total gap between requests
system.mem_ctrls.avgGap                      16968.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        98304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    102405312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst      1765888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data   2006118528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks   2115321600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 171.375664777082                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 57.125221592361                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 87744.340365865981                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 91405095.941169232130                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 1576199.114176415605                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1790624460.195943832397                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1888097111.548545598984                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1536                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1600083                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst        27592                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data     31345602                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     33051919                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst        86000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data        32500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     51580000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  46813497750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst   1127578750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 1801455449000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 28660429477250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28666.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33580.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29256.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     40866.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     57470.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    867133.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          17791002180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           9456119145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        118053117000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        86268131640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     88438705680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     287850166440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     187812633120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       795669875205                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        710.200280                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 476273203250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  37410620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 606661940250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          17690163960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           9402522360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        117387076380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        86262786360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     88438705680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     288933550050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     186900310080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       795015114870                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        709.615853                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 473840632500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  37410620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 609094511000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1120345763500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.switch_cpus.inst     50003560                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     84266398                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        134269958                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst     50003560                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     84266398                       # number of overall hits
system.cpu.icache.overall_hits::total       134269958                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            4                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2187                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst        63992                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          66183                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            4                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2187                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst        63992                       # number of overall misses
system.cpu.icache.overall_misses::total         66183                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst       334500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    142281000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   3269546996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3412162496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst       334500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    142281000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   3269546996                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3412162496                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            4                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     50005747                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     84330390                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    134336141                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            4                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     50005747                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     84330390                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    134336141                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000044                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000759                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000493                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000044                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000759                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000493                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        83625                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 65057.613169                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 51093.058445                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51556.479700                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        83625                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 65057.613169                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 51093.058445                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51556.479700                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2587                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               103                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.116505                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        60632                       # number of writebacks
system.cpu.icache.writebacks::total             60632                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst         5037                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         5038                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst         5037                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         5038                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2187                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst        58955                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        61145                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst            3                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2187                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst        58955                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        61145                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       244000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    140094000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   2969278997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3109616997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       244000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    140094000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   2969278997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3109616997                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.750000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000044                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000699                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000455                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.750000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000044                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000699                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000455                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81333.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 64057.613169                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 50365.176779                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50856.439562                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81333.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 64057.613169                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 50365.176779                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50856.439562                       # average overall mshr miss latency
system.cpu.icache.replacements                  60632                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     50003560                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     84266398                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       134269958                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            4                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2187                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst        63992                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         66183                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       334500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    142281000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   3269546996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3412162496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            4                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     50005747                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     84330390                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    134336141                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000759                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000493                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        83625                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 65057.613169                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 51093.058445                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51556.479700                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst         5037                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         5038                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2187                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst        58955                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        61145                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       244000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    140094000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   2969278997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3109616997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.750000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000699                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000455                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81333.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 64057.613169                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 50365.176779                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50856.439562                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1120345763500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           493.133718                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           134331102                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             61144                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2196.962940                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.122872                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   158.851992                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst   334.158854                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000240                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.310258                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.652654                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.963152                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          189                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         268733426                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        268733426                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1120345763500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1120345763500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1120345763500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1120345763500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1120345763500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     20062214                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    276479207                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        296541421                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     20062307                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    276482283                       # number of overall hits
system.cpu.dcache.overall_hits::total       296544590                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1615091                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data    137171416                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      138786508                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1615094                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data    137171436                       # number of overall misses
system.cpu.dcache.overall_misses::total     138786531                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data        86000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 132421504000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 12666579843117                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 12799001433117                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data        86000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 132421504000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 12666579843117                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 12799001433117                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            1                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21677305                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    413650623                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    435327929                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            1                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21677401                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    413653719                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    435331121                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.074506                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.331612                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.318809                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.074506                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.331609                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.318807                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        86000                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 81990.119442                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 92341.248727                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 92220.790173                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        86000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 81989.967147                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 92341.235264                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 92220.774890                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs   1619791588                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        40855                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          23146508                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             228                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    69.979955                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   179.188596                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     33256356                       # number of writebacks
system.cpu.dcache.writebacks::total          33256356                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data    105443036                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total    105443037                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data    105443036                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total    105443037                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data            1                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1615090                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     31728380                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     33343471                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data            1                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1615093                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     31728380                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     33343474                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data        85000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 130806323000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 3510313976624                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 3641120384624                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data        85000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 130806592000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 3510313976624                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 3641120653624                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.074506                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.076703                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.076594                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.074506                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.076703                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.076593                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        85000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 80990.113864                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 110636.407425                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 109200.400421                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        85000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 80990.129980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 110636.407425                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 109200.398663                       # average overall mshr miss latency
system.cpu.dcache.replacements               33342537                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     14359893                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    274161863                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       288521756                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         8358                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data       462672                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        471031                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data        86000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    549099500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  27841815000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  28391000500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     14368251                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    274624535                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    288992787                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000582                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.001685                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001630                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        86000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 65697.475473                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 60176.139900                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60274.165607                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       293132                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       293133                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data            1                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         8357                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       169540                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       177898                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data        85000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    540651500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  10391818500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10932555000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000582                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.000617                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000616                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        85000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 64694.447768                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 61294.199009                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61454.063565                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5702148                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data      2309989                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8012137                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1596087                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data    136496819                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total    138092906                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 131543937000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 12631770356835                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 12763314293835                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7298235                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    138806808                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    146105043                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.218695                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.983358                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.945162                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 82416.520528                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 92542.598790                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 92425.560903                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data    105149904                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total    105149904                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1596087                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data     31346915                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     32943002                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data 129947850000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 3493166411842                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 3623114261842                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.218695                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.225831                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.225475                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 81416.520528                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 111435.731773                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 109981.302306                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data           93                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data         3076                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3169                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus_1.data           20                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           23                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data           96                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data         3096                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3192                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.031250                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus_1.data     0.006460                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.007206                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data       269000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       269000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.031250                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000940                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 89666.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89666.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.switch_cpus.data          173                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::.switch_cpus_1.data         7355                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total         7528                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.switch_cpus.data        10646                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::.switch_cpus_1.data       211925                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total       222571                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.switch_cpus.data    328467500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::.switch_cpus_1.data   6967671282                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total   7296138782                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.switch_cpus.data        10819                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::.switch_cpus_1.data       219280                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total       230099                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.switch_cpus.data     0.984010                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::.switch_cpus_1.data     0.966458                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.967284                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.switch_cpus.data 30853.606989                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::.switch_cpus_1.data 32878.005342                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32781.174466                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.switch_cpus.data        10646                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::.switch_cpus_1.data       211925                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total       222571                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus.data    317821500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus_1.data   6755746282                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total   7073567782                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus.data     0.984010                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus_1.data     0.966458                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.967284                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus.data 29853.606989                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus_1.data 31878.005342                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31781.174466                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data          155                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data         4186                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4341                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus_1.data          171                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          174                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data       286000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus_1.data     17767500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     18053500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data         4357                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.018987                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus_1.data     0.039247                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.038538                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 95333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus_1.data 103903.508772                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 103755.747126                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus_1.data           85                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           85                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus_1.data           86                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           89                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       283000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus_1.data      8627500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      8910500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.018987                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus_1.data     0.019738                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.019712                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 94333.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus_1.data 100319.767442                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 100117.977528                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data          158                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus_1.data         3720                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         3878                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus_1.data         3720                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         3878                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1120345763500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.939211                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           329896372                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          33343561                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.893855                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000079                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   185.173740                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   838.765392                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.180834                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.819107                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          934                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         904022589                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        904022589                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1120345763500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON      8060000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 1120337703500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
