Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: desplazador.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "desplazador.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "desplazador"
Output Format                      : NGC
Target Device                      : xc3s100e-4-vq100

---- Source Options
Top Module Name                    : desplazador
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/FPGA/PracticoFinal/Desplazador.vhd" in Library work.
Architecture behavioral of Entity desplazador is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <desplazador> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <desplazador> in library <work> (Architecture <behavioral>).
Entity <desplazador> analyzed. Unit <desplazador> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <desplazador>.
    Related source file is "C:/FPGA/PracticoFinal/Desplazador.vhd".
WARNING:Xst:737 - Found 8-bit latch for signal <num_desp_aux>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 24-bit latch for signal <num_out_aux>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator lessequal for signal <num_desp_aux$cmp_le0000> created at line 53.
    Found 24-bit shifter logical right for signal <num_out_aux$shift0002> created at line 55.
    Summary:
	inferred   1 Comparator(s).
	inferred   1 Combinational logic shifter(s).
Unit <desplazador> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 2
 24-bit latch                                          : 1
 8-bit latch                                           : 1
# Comparators                                          : 1
 10-bit comparator lessequal                           : 1
# Logic shifters                                       : 1
 24-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Latches                                              : 2
 24-bit latch                                          : 1
 8-bit latch                                           : 1
# Comparators                                          : 1
 10-bit comparator lessequal                           : 1
# Logic shifters                                       : 1
 24-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <desplazador> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block desplazador, actual ratio is 8.
Latch num_desp_aux_0 has been replicated 1 time(s)
INFO:Xst:1842 - HDL ADVISOR - Latch num_desp_aux_0 connected to a primary input has been replicated
Latch num_desp_aux_4 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : desplazador.ngr
Top Level Output File Name         : desplazador
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 56

Cell Usage :
# BELS                             : 162
#      LUT2                        : 4
#      LUT2_D                      : 2
#      LUT3                        : 39
#      LUT3_D                      : 16
#      LUT3_L                      : 2
#      LUT4                        : 72
#      LUT4_D                      : 3
#      LUT4_L                      : 8
#      MUXF5                       : 16
# FlipFlops/Latches                : 35
#      LD                          : 35
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 56
#      IBUF                        : 32
#      OBUF                        : 24
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100evq100-4 

 Number of Slices:                       77  out of    960     8%  
 Number of Slice Flip Flops:             35  out of   1920     1%  
 Number of 4 input LUTs:                146  out of   1920     7%  
 Number of IOs:                          56
 Number of bonded IOBs:                  56  out of     66    84%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------+------------------------+-------+
Clock Signal                                  | Clock buffer(FF name)  | Load  |
----------------------------------------------+------------------------+-------+
num_desp_aux_cmp_le00001(despazador_out<0>3:O)| BUFG(*)(num_out_aux_0) | 35    |
----------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.847ns (Maximum Frequency: 146.049MHz)
   Minimum input arrival time before clock: 7.098ns
   Maximum output required time after clock: 5.527ns
   Maximum combinational path delay: 9.566ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'num_desp_aux_cmp_le00001'
  Clock period: 6.847ns (frequency: 146.049MHz)
  Total number of paths / destination ports: 470 / 24
-------------------------------------------------------------------------
Delay:               6.847ns (Levels of Logic = 5)
  Source:            num_desp_aux_0_1 (LATCH)
  Destination:       num_out_aux_0 (LATCH)
  Source Clock:      num_desp_aux_cmp_le00001 falling
  Destination Clock: num_desp_aux_cmp_le00001 falling

  Data Path: num_desp_aux_0_1 to num_out_aux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              17   0.676   1.086  num_desp_aux_0_1 (num_desp_aux_0_1)
     LUT3:I2->O            8   0.704   0.792  num_out_aux_shift0001<2>1_SW0 (N391)
     LUT3:I2->O            1   0.704   0.000  num_out_aux_shift0001<0>73_SW0_G (N78)
     MUXF5:I1->O           1   0.321   0.424  num_out_aux_shift0001<0>73_SW0 (N54)
     LUT4:I3->O            1   0.704   0.424  num_out_aux_shift0001<0>73 (num_out_aux_shift0001<0>73)
     LUT4:I3->O            1   0.704   0.000  num_out_aux_shift0001<0>1191 (num_out_aux_shift0001<0>)
     LD:D                      0.308          num_out_aux_0
    ----------------------------------------
    Total                      6.847ns (4.121ns logic, 2.726ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'num_desp_aux_cmp_le00001'
  Total number of paths / destination ports: 311 / 35
-------------------------------------------------------------------------
Offset:              7.098ns (Levels of Logic = 6)
  Source:            desplazador_in<23> (PAD)
  Destination:       num_out_aux_4 (LATCH)
  Destination Clock: num_desp_aux_cmp_le00001 falling

  Data Path: desplazador_in<23> to num_out_aux_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.218   0.883  desplazador_in_23_IBUF (desplazador_in_23_IBUF)
     LUT3_D:I0->O          6   0.704   0.704  num_out_aux_shift0001<0>121 (N28)
     LUT3:I2->O            1   0.704   0.000  num_out_aux_shift0001<0>141_F (N83)
     MUXF5:I0->O           1   0.321   0.424  num_out_aux_shift0001<0>141 (N01)
     LUT4_D:I3->O          1   0.704   0.424  num_out_aux_shift0001<0>349 (N14)
     LUT4:I3->O            1   0.704   0.000  num_out_aux_shift0001<4>1 (num_out_aux_shift0001<4>)
     LD:D                      0.308          num_out_aux_4
    ----------------------------------------
    Total                      7.098ns (4.663ns logic, 2.435ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'num_desp_aux_cmp_le00001'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              5.527ns (Levels of Logic = 2)
  Source:            num_out_aux_23 (LATCH)
  Destination:       despazador_out<23> (PAD)
  Source Clock:      num_desp_aux_cmp_le00001 falling

  Data Path: num_out_aux_23 to despazador_out<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.455  num_out_aux_23 (num_out_aux_23)
     LUT4:I2->O            1   0.704   0.420  despazador_out<23>1 (despazador_out_23_OBUF)
     OBUF:I->O                 3.272          despazador_out_23_OBUF (despazador_out<23>)
    ----------------------------------------
    Total                      5.527ns (4.652ns logic, 0.875ns route)
                                       (84.2% logic, 15.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 264 / 24
-------------------------------------------------------------------------
Delay:               9.566ns (Levels of Logic = 5)
  Source:            numero_de_despl<4> (PAD)
  Destination:       despazador_out<23> (PAD)

  Data Path: numero_de_despl<4> to despazador_out<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  numero_de_despl_4_IBUF (numero_de_despl_4_IBUF)
     LUT2:I0->O            2   0.704   0.451  despazador_out<0>3_SW0 (N02)
     LUT4:I3->O           24   0.704   1.331  despazador_out<0>1 (N11)
     LUT4:I1->O            1   0.704   0.420  despazador_out<9>1 (despazador_out_9_OBUF)
     OBUF:I->O                 3.272          despazador_out_9_OBUF (despazador_out<9>)
    ----------------------------------------
    Total                      9.566ns (6.602ns logic, 2.964ns route)
                                       (69.0% logic, 31.0% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.08 secs
 
--> 

Total memory usage is 257560 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

