# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do DE2_115_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/deco1p4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:22 on Sep 22,2023
# vcom -reportprogress 300 -93 -work work H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/deco1p4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity deco1p4
# -- Compiling architecture arch_deco1p4 of deco1p4
# End time: 09:03:22 on Sep 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:34 on Sep 22,2023
# vcom -reportprogress 300 -work work H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench_deco1p4
# -- Compiling architecture ar of testbench_deco1p4
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(15): near "out": (vcom-1576) expecting STRING or IDENTIFIER or << or '('.
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(19): near "is": (vcom-1576) expecting ';'.
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(21): Statement cannot be labeled.
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(21): near "in": syntax error
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(22): Statement cannot be labeled.
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(22): near "out": syntax error
# End time: 09:03:34 on Sep 22,2023, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -work work H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:43 on Sep 22,2023
# vcom -reportprogress 300 -work work H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench_deco1p4
# -- Compiling architecture ar of testbench_deco1p4
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(19): near "is": (vcom-1576) expecting ';'.
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(21): Statement cannot be labeled.
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(21): Illegal statement: STD_LOGIC_VECTOR93
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(22): near ")": (vcom-1576) expecting == or '+' or '-' or '&'.
# End time: 09:04:43 on Sep 22,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:27 on Sep 22,2023
# vcom -reportprogress 300 -work work H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench_deco1p4
# -- Compiling architecture ar of testbench_deco1p4
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(19): near "is": (vcom-1576) expecting ';'.
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(21): Statement cannot be labeled.
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(21): Illegal statement: STD_LOGIC_VECTOR93
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(22): near ")": (vcom-1576) expecting == or '+' or '-' or '&'.
# End time: 09:05:27 on Sep 22,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -reportprogress 300 -work work H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:23 on Sep 22,2023
# vcom -reportprogress 300 -work work H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench_deco1p4
# -- Compiling architecture ar of testbench_deco1p4
# -- Loading entity deco1p4
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(30): Illegal target for signal assignment.
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(30): (vcom-1136) Unknown identifier "en".
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(31): Illegal target for signal assignment.
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(31): (vcom-1136) Unknown identifier "sel".
# ** Warning: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(33): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(35): Illegal target for signal assignment.
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(35): (vcom-1136) Unknown identifier "sel".
# ** Warning: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(39): Illegal target for signal assignment.
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(39): (vcom-1136) Unknown identifier "sel".
# ** Warning: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(41): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(43): Illegal target for signal assignment.
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(43): (vcom-1136) Unknown identifier "sel".
# ** Warning: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(45): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(48): Illegal target for signal assignment.
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(48): (vcom-1136) Unknown identifier "en".
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(49): Illegal target for signal assignment.
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(49): (vcom-1136) Unknown identifier "sel".
# ** Warning: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(51): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(54): Illegal target for signal assignment.
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(54): (vcom-1136) Unknown identifier "sel".
# ** Warning: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(56): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(59): Illegal target for signal assignment.
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(59): (vcom-1136) Unknown identifier "sel".
# ** Warning: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(61): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(65): Illegal target for signal assignment.
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(65): (vcom-1136) Unknown identifier "sel".
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(72): near "architecture": (vcom-1576) expecting PROCESS.
# End time: 09:08:23 on Sep 22,2023, Elapsed time: 0:00:00
# Errors: 21, Warnings: 7
vcom -work work H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:28 on Sep 22,2023
# vcom -reportprogress 300 -work work H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench_deco1p4
# -- Compiling architecture ar of testbench_deco1p4
# -- Loading entity deco1p4
# ** Warning: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(32): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(35): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(38): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(41): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(46): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(50): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(54): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(61): near "architecture": (vcom-1576) expecting PROCESS.
# End time: 09:10:28 on Sep 22,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 7
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:11:26 on Sep 22,2023
# vcom -reportprogress 300 -work work H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench_deco1p4
# -- Compiling architecture ar of testbench_deco1p4
# -- Loading entity deco1p4
# ** Warning: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(32): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(35): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(38): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(41): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(46): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(50): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/testbench_deco1p4.vhd(54): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 09:11:27 on Sep 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 7
vsim work.testbench_deco1p4
# vsim work.testbench_deco1p4 
# Start time: 09:11:47 on Sep 22,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench_deco1p4(ar)
# Loading work.deco1p4(arch_deco1p4)
add wave -position insertpoint  \
sim:/testbench_deco1p4/dut/en \
sim:/testbench_deco1p4/dut/sel \
sim:/testbench_deco1p4/dut/s_deco
run
# End time: 09:21:41 on Sep 22,2023, Elapsed time: 0:09:54
# Errors: 0, Warnings: 0
