// Seed: 1699704250
module module_0 (
    input wand id_0,
    input wire id_1,
    input wor id_2,
    input tri id_3,
    output uwire id_4,
    input uwire id_5,
    input wor id_6,
    output wor id_7,
    output supply0 id_8,
    input supply1 id_9,
    input wand id_10,
    input supply1 id_11,
    output supply0 id_12,
    input supply1 id_13,
    input tri id_14,
    output wor id_15,
    input tri1 id_16,
    output tri id_17
);
  assign id_8 = 1;
endmodule
module module_1 (
    input wire id_0
    , id_25,
    output tri0 id_1,
    input wand id_2,
    output logic id_3,
    input supply0 id_4,
    output wire id_5,
    input wand id_6,
    output supply1 id_7
    , id_26,
    output supply0 id_8,
    input supply1 id_9,
    output tri0 id_10,
    input tri0 id_11,
    input tri1 id_12,
    output tri0 id_13,
    input wor id_14,
    input tri id_15,
    input tri id_16,
    input tri id_17,
    input tri1 id_18,
    input supply1 id_19,
    input tri1 id_20,
    output wire id_21,
    input wire id_22,
    input supply1 id_23
);
  always begin
    id_8 = 1;
    id_3 <= 1 | id_25;
  end
  module_0(
      id_2,
      id_2,
      id_4,
      id_9,
      id_8,
      id_18,
      id_20,
      id_8,
      id_10,
      id_0,
      id_18,
      id_18,
      id_8,
      id_16,
      id_11,
      id_7,
      id_19,
      id_5
  );
  wire id_27, id_28, id_29;
endmodule
