#	Register Address	Default Value	R/W Property	Register Name	Register Description	Feature Set	Internal Loopback
							
	# addr = 0x0			ana_trx_misc0			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	accap_disable_left_lane	Disable Clock Pulse For The Left Switch		
	6	0	r/w	accap_disable_right_lane	Disable Clock Pulse For The Right Switch		
	[5:3]	3'h4	r/w	accap_rftime_sel_lane[2:0]	Set The Rise Fall Time Of The Clock Pulse		
	2	0	r/w	clkfw_lane	Clock Generated Using Firmware For Ac Switch Cap		
	[1:0]	2'h0	r/w	accap_clk_sel_lane[1:0]	Select Clock Source For Ac Switch Cap		
							
	# addr = 0x4			ana_align90_reg0			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	align90_cmp_cal_en_lane	Enable The Align90 Comparator Calibration		
	3	1	r/w	align90_dummy_clk_lane	Control The Dummy Clock		
	2	0	r/w	align90_ref_filt_bw_lane	Control The Filter Bandwidth Of Gate Voltage		
	1	0	r/w	align90_syn_clk_lane	Syn Clock To Read In ALIGN90_GM[2:0] And ALIGN90_DAC[5:0]		
	0	1	r/w	pu_align90_lane	Power Control For Align90 Comparator		
							
	# addr = 0x8			ana_align90_reg1			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	[3:0]	4'h8	r/w	align90_cmp_offset_lane[3:0]	Control Strength Of Of Current DAC To Compensate The Offset Of PD Comparator.		
							
	# addr = 0xc			ana_align90_reg2			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	[6:0]	7'h4c	r/w	align90_dac_lane[6:0]	Fine Control Of Align90		
							
	# addr = 0x10			ana_align90_reg3			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	3	0	r/w	RESERVED			
	[2:0]	3'h6	r/w	align90_gm_lane[2:0]	Coarse Control Of Align90		
							
	# addr = 0x14			ana_align90_reg4			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	[5:0]	6'h1e	r/w	align90_ref_lane[5:0]	Control Align90 Locking Phase		
							
	# addr = 0x18			ana_rsvd_reg0			
	[31:8]	0	r/w	RESERVED			
	[7:0]	8'h0	r/w	ana_rsvd0_lane[7:0]	Reserved Registers		
							
	# addr = 0x1c			ana_rsvd_reg1			
	[31:8]	0	r/w	RESERVED			
	[7:0]	8'h0	r/w	ana_rsvd1_lane[7:0]	Reserved Registers		
							
	# addr = 0x20			ana_rsvd_reg2			
	[31:8]	0	r/w	RESERVED			
	[7:0]	8'h0	r/w	ana_rsvd2_lane[7:0]	Reserved Registers		
							
	# addr = 0x24			ana_rsvd_reg3			
	[31:8]	0	r/w	RESERVED			
	[7:0]	8'h0	r/w	ana_rsvd3_lane[7:0]	Reserved Registers		
							
	# addr = 0x28			ana_rsvd_reg4			
	[31:8]	0	r/w	RESERVED			
	[7:0]	8'h0	r/w	ana_rsvd4_lane[7:0]	Reserved Registers		
							
	# addr = 0x2c			ana_rsvd_reg5			
	[31:8]	0	r/w	RESERVED			
	[7:0]	8'h0	r/w	ana_rsvd5_lane[7:0]	Reserved Registers		
							
	# addr = 0x30			ana_rsvd_reg6			
	[31:8]	0	r/w	RESERVED			
	[7:0]	8'h0	r/w	ana_rsvd6_lane[7:0]	Reserved Registers		
							
	# addr = 0x34			ana_rsvd_reg7			
	[31:8]	0	r/w	RESERVED			
	[7:0]	8'h0	r/w	ana_rsvd7_lane[7:0]	Reserved Registers		
							
	# addr = 0x38			ana_cdr_pattern_reg0			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	[5:2]	4'h3	r/w	cdr_pattern_lane[3:0]	Choose Valid CDR Pattern		
	[1:0]	2'h1	r/w	cdr_pattern_index_lane[1:0]	Indicates Desired 0->1 Or 1->0 Transition In The Pattern. 		
					00 Means The Transition Is From A->b In "abcd" Pattern; 01 Means The Transition Is From B->c In "abcd", And 10 Means The Transition Is From C->d In "abcd".		
							
	# addr = 0x3c			ana_vdd_calen_reg0			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	calen_vdda_rxdataclk_lane	Calibration Enable Of Vdda_rxdataclk		
	4	0	r/w	calen_vdda_rxeomclk_lane	Calibration Enable Of Vdda_rxeomclk		
	3	0	r/w	calen_vdda_rxsampler_lane	Enable Calibration Of Vdda_rxsampler		
	2	0	r/w	calen_vdda_txclk_lane	Calibration Enable Of Vdda_txclk		
	1	0	r/w	calen_vdda_txdata_lane	Calibration Enable Of Vdda_txdata		
	0	0	r/w	calen_vdda_txpre_lane	Calibration Enable Of Vdda_txpre		
							
	# addr = 0x40			ana_clk_ctrl_reg0			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	3	1	r/w	clk_det_en_lane	Enable RX Data And EOM Clock Monitoring Circuit.		
	2	1	r/w	clk_direction_lcpll_lane	Clock Direction Selection For LCPLL Clock		
	1	1	r/w	clk_direction_refclk_lane	Clock Direction Selection For Reference Clock		
	0	0	r/w	clk_direction_ringpll_lane	Clock Direction Selection For RINGPLL Clock		
							
	# addr = 0x44			ana_ctle_reg0			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	ctle_bypass1_en_lane	Enable Bypass Of Ctle First Stage Tcoil		
	4	0	r/w	ctle_bypass2_en_lane	Enable Bypass Of Ctle Second Stage Tcoil		
	[3:2]	2'h1	r/w	ctle_vicm1_lane[1:0]	Select CTLE First Stage Input Common Mode		
	[1:0]	2'h1	r/w	ctle_vicm2_lane[1:0]	Select CTLE Second Stage Input Common Mode		
							
	# addr = 0x48			ana_ctle_reg1			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	[3:0]	4'hf	r/w	ctle_cap1_sel_lane[3:0]	Select CTLE First Stage Degeneration Capacitor		
							
	# addr = 0x4c			ana_ctle_reg2			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	[3:0]	4'hf	r/w	ctle_cap2_sel_lane[3:0]	Select CTLE Second Stage Degeneration Capacitor		
							
	# addr = 0x50			ana_ctle_reg3			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	[3:0]	4'hf	r/w	ctle_current1_sel_lane[3:0]	Select CTLE First Stage Current		
							
	# addr = 0x54			ana_ctle_reg4			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	[3:0]	4'hf	r/w	ctle_current2_sel_lane[3:0]	Select CTLE Second Stage Current		
							
	# addr = 0x58			ana_ctle_reg5			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	[3:0]	4'h3	r/w	ctle_res1_sel_lane[3:0]	Select CTLE First Stage Degeneration Resistor		
							
	# addr = 0x5c			ana_ctle_reg6			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	[3:0]	4'h0	r/w	ctle_res2_sel_lane[3:0]	Select CTLE Second Stage Degeneration Resistor		
							
	# addr = 0x60			ana_ctle_reg7			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	[3:0]	4'hf	r/w	ctle_rl1_sel_lane[3:0]	Select CTLE First Stage Load Resistor		
							
	# addr = 0x64			ana_ctle_reg8			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	[3:0]	4'hf	r/w	ctle_rl2_sel_lane[3:0]	Select CTLE Second Stage Load Resistor		
							
	# addr = 0x68			ana_dfe_reg0			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	dfe_f0_res_double_lane	Double F0 Resolution And Range For PAM2		
	3	1	r/w	en_dfe_f3to7_lane	Enable DFE F3 To F7		
	2	0	r/w	demux2_sync_en_lane	Enables Synchronization Of Dividers In DEMUX2		
					When DEMUX2_SYNC_EN Is 0, Synchronization Only Happens If EOM Is NOT Enabled. Synchronization = !EOM_EN | (EOM_EN & SYNC_EN).		
	[1:0]	2'h0	r/w	dfe_clk_dly_lane[1:0]	Select DFE Clock Delay For More Sampler Hold Time		
							
	# addr = 0x6c			ana_dfe_reg1			
	[31:8]	0	r/w	RESERVED			
	[7:6]	2'h0	r/w	dfe_res_double_lane[1:0]	Increase F3 To Ff6 Resolution By 0, 50, 75 Or 100%		
	[5:4]	2'h0	r/w	dfe_res_f0_lane[1:0]	Select F0 Resolution		
	[3:2]	2'h0	r/w	dfe_res_f1_lane[1:0]	Select F1 Resolution		
	[1:0]	2'h0	r/w	dfe_res_f1p5_lane[1:0]	Select F1P5 Resolution		
							
	# addr = 0x70			ana_dfe_reg2			
	[31:8]	0	r/w	RESERVED			
	[7:6]	2'h0	r/w	dfe_res_f2_lane[1:0]	Select F2 Resolution		
	5	0	r/w	dfe_res_f34_lane	Select F3 And F4 Resolution		
	4	0	r/w	dfe_res_f567_lane	Select F5 To F7 Resolution		
	3	0	r/w	dfe_res_f8to10_lane	Select F8 To F10 Resolution		
	2	0	r/w	dfe_res_f11to15_lane	Select F10 To F15 Resolution		
	1	0	r/w	dfe_res_floating_lane	Select Floating Tap Resolution		
	0	0	r/w	ofst_res_lane	Select Sampler Offset Resolution		
					Edge Sampler Resolution Is Always 1mV		
							
	# addr = 0x74			ana_dfe_reg3			
	[31:8]	0	r/w	RESERVED			
	[7:6]	2'h0	r/w	dfe_res_vref_lane[1:0]	Select Sampler Vref Resolution		2'h3
	[5:4]	2'h0	r/w	dfe_xlat_sel_lane[1:0]	Select Dfe Clock Path Cross Latch Stregth 		
	3	1	r/w	en_dfe_f0_lane	Enable Dfe F0		
	2	1	r/w	en_dfe_f11to15_lane	Enable Dfe F11 To F15		
	1	1	r/w	en_dfe_f1p5_lane	Enable Dfe F1P5		
	0	1	r/w	en_dfe_f1to2_lane	Enable Dfe F1 And F2		
							
	# addr = 0x78			ana_dll_reg0			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	3	0	r/w	RESERVED			
	2	0	r/w	dll_cmp_cal_en_lane	Enable The Calibration Of DLL Comparator.		
	[1:0]	2'h0	r/w	dll_pd_sel_lane[1:0]	Select Phase Detector Output To DLL Comparator		
							
	# addr = 0x7c			ana_dll_reg1			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	[3:0]	4'h8	r/w	dll_cmp_offset_lane[3:0]	Control Strength Of Of Current DAC To Compensate The Offset Of DLL Comparator.		
							
	# addr = 0x80			ana_dll_reg2			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	3	0	r/w	RESERVED			
	2	0	r/w	RESERVED			
	[1:0]	2'h3	r/w	dll_freq_sel_lane[1:0]	Coarse Control Of The Delay Of DLL		
							
	# addr = 0x84			ana_dll_reg3			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	3	0	r/w	RESERVED			
	[2:0]	3'h4	r/w	dll_gmsel_lane[2:0]	Fine Control Of The Delay Of DLL		
							
	# addr = 0x88			ana_dtl_reg0			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	[6:5]	2'h1	r/w	dpherck_dly_sel_lane[1:0]	Select DPHER Clock Delay Into Phase Interpolator		
	[4:3]	2'h1	r/w	dtl_dly_ctrl_lane[1:0]	Select DTL Clock Delay For Timing		
	[2:0]	3'h4	r/w	dtl_clk_speedup_lane[2:0]	Controls Up-conversion Or Down-conversion Of DTL UP/DN Signals 		
					100b: 1/2 Down-conversion; 000b: No Down-conversion Or Down-convesion; 001b, 010b, And 011b: Up-conversion By 2X, 4X, And 8X, Respectively. For 28G Data Rate, The Default Is To Down-convert By 2X (100b) So That DTL Runs At 3.5G.		
							
	# addr = 0x8c			ana_dfe_reg4			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	1	r/w	en_dfe_f8to10_lane	Enable DFE F8 To F10		
	3	1	r/w	en_dfe_floating_lane	Enable DFE Floating Taps		
	2	1	r/w	en_dfe_vref_lane	Enable Sampler VREF		
	1	1	r/w	en_f0_d_lane	Turn On Or Off F0 Branch In Data Samplers When Use As Error Sampler (DFE_F0_POL_EN_D = 1)		
	0	1	r/w	en_f0_s_lane	Turn On Or Off F0 Branch In Slicer Samplers When Use As Error Sampler (DFE_F0_POL_EN_S = 1)		
							
	# addr = 0x90			ana_eom_reg0			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	eom_align_cmp_cal_en_lane	Enable The Calibration Of EOM DLL Comparator.		
	6	0	r/w	eom_align_en_lane	Enable EOM Clock And Data Clock Phase Alignment		
	5	0	r/w	eom_align_pd_sel_lane	Select Phase Detector Output To EOM DLL Comparator		
	4	0	r/w	eom_clk_en_lane	Enable EOM Clock		
	[3:2]	2'h1	r/w	eom_dpherck_dly_sel_lane[1:0]	Select DPHER Clock Delay Into EOM Phase Interpolator		
	1	0	r/w	eom_reset_intp_ext_lane	Reset The EOM Interpolator's Digital Phase Select Circuitry Into A Valid State.		
	0	0	r/w	eom_ssc_clk_en_lane	Enable EOM Phase Interpolator Output SSC Clock		
							
	# addr = 0x94			ana_eom_reg1			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	[3:0]	4'h8	r/w	eom_align_cmp_ofstdac_lane[3:0]	Control Strength Of Of Current DAC To Compensate The Offset Of EOM Alignment Comparator.		
							
	# addr = 0x98			ana_eom_reg2			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	3	0	r/w	RESERVED			
	2	0	r/w	RESERVED			
	[1:0]	2'h3	r/w	eom_dll_freq_sel_lane[1:0]	Coarse Control Of The Delay Of EOM DLL		
							
	# addr = 0x9c			ana_eom_reg3			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	3	0	r/w	RESERVED			
	[2:0]	3'h4	r/w	eom_dll_gmsel_lane[2:0]	Fine Control Of The Delay Of EOM DLL		
							
	# addr = 0xa0			ana_eom_reg4			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	[6:0]	7'h0	r/w	eom_dpher_lane[6:0]	Control The EOM Phase Interpolator		
							
	# addr = 0xa4			ana_eom_reg5			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	eom_dpherck_lane	Clock Used To Read In EOM_DPHER[6:0]		
	6	0	r/w	eom_en_d_lane	Enable EOM Clock For Data Sampler		
	5	0	r/w	eom_en_e_lane	Enable EOM Clock For Edge Sampler		
	4	0	r/w	eom_en_s_lane	Enable EOM Clock For Slicer Sampler		
	3	0	r/w	forceud_lane	Force UP/DN Signal For DTL; Used For Testing Only		
	2	0	r/w	forceud_en_lane	The UP/DN Signal Value To Be Forced.		
	[1:0]	2'h0	r/w	hpf_bw_lane[1:0]	Select RX Input HPF Bandwidth		
							
	# addr = 0xa8			ana_impcal_reg0			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	idcon_vddadata_lane	Enable VDDA_DATA Bleeding Current		
	3	0	r/w	local_ana_tx2rx_lpbk_en_lane	Enable Internal TX To RX Analog Loopback. 		1
					Also Need To Set PU_LB_LANE=1 For Internal Loopback		
	2	0	r/w	rximp_cal_en_lane	Enable RX Impedance Calibration		
	[1:0]	2'h2	r/w	idcon_cur_lane[1:0]	Select VDDA_DATA Bleeding Current		
							
	# addr = 0xac			ana_impcal_reg1			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	[4:0]	5'h10	r/w	impcal_rx_lane[4:0]	RX Impedance Calibration Code		
							
	# addr = 0xb0			ana_intpi_reg0			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	[3:0]	4'he	r/w	intpi_lane[3:0]	Select Phase Interpolator Bias Current		
							
	# addr = 0xb4			ana_intpr_reg0			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	3	0	r/w	RESERVED			
	2	0	r/w	RESERVED			
	[1:0]	2'h0	r/w	intpr_lane[1:0]	Select Phase Interpolator Resistor		
							
	# addr = 0xb8			ana_misc_reg1			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	path_disable_d_lane	Disables Data Samplers Clock Mux To Save Power.		
	5	0	r/w	path_disable_edge_lane	Disables Edge Samplers Clock Mux To Save Power. Use In Low Data Rate		
	4	0	r/w	path_disable_s_lane	Disables Slicer Samplers Clock Mux To Save Power.		
	3	0	r/w	pu_lb_lane	Enable RX For Internal Loopback		1
	2	0	r/w	pu_lb_dly_lane	Enable RX For Internal Loopback		1
	1	1	r/w	pu_os_lane	Power Up Sampler Offset Bias Circuits		
	0	1	r/w	pu_vcm_lane	Power Up Sampler Input Common Mode Buffer		
							
	# addr = 0xbc			ana_misc_reg2			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	rcal_2nd_en_lane	Perform Impedance Calibration For PMOS Side Twice, Switch Main Branch And Mirrored Current In Between.		
	5	1	r/w	reg_floop_en_lane	Enables DTL Frequency Loop		
	4	1	r/w	reg_sq_det_lane	For Test Purpose, If It Is 1, It Is Used To OR With Sq_out		
	3	1	r/w	reg_squelch_ploop_on_lane	Enable The Squelch Signal To Only Freeze The Frequency Loop But Not Phase Loop 		
					This Bit Is Added For Testing The RX Sensitivity. It Is Taken As Asynchronous Signal.		
	2	0	r/w	reset_intp_ext_lane	Reset The Phase Interpolator's Digital Phase Select Circuitry Into A Valid State.		
	1	0	r/w	RESERVED			
	0	0	r/w	RESERVED			
							
	# addr = 0xc0			ana_smplr_reg0			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	[5:3]	3'h7	r/w	pu_smplr_d_e_lane[2:0]	Power Control For Top, Mid And Bot Even Data Samplers		
	[2:0]	3'h7	r/w	pu_smplr_d_o_lane[2:0]	Power Control For Top, Mid And Bot Odd Data Samplers		
							
	# addr = 0xc4			ana_smplr_reg1			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	[3:0]	4'h4	r/w	reg_selmupf_lane[3:0]	Phase Loop Final Coefficient; 000->0; 001->2; 010->1; 011->1/2; 100->1/4; 101->1/8; 110->1/16; Other->0; Default 100b Or 1/4; The MSB REG_SELMUPF_LANE[3] Is Ignored.		
							
	# addr = 0xc8			ana_smplr_reg2			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	1	r/w	rxclk_2x_en_lane	Enable CLK With 2X Frequency Of RXCLK		
	[5:3]	3'h7	r/w	pu_smplr_s_e_lane[2:0]	Power Control For Top, Mid And Bot Even Slicer Samplers		
	[2:0]	3'h7	r/w	pu_smplr_s_o_lane[2:0]	Power Control For Top, Mid And Bot Odd Slicer Samplers		
							
	# addr = 0xcc			ana_smplr_reg3			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	[3:0]	4'h3	r/w	reg_selmupi_lane[3:0]	Phase Loop Initial Coefficient; 000->0; 001->2; 010->1; 011->1/2; 100->1/4; 101->1/8; 110->1/16; Other->0; Default 011b Or 1/2; The MSB REG_SELMUPI_LANE[3] Is Ignored.		
							
	# addr = 0xd0			ana_rxdcc_reg0			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	rxdcc_cal_en_lane	Enable RX DCC Calibration		
	6	0	r/w	rxdcc_dac_sync_clk_lane	Syn Clock Is Used To Read In RXDCC_DLLCLK[5:0], RXDCC_DATACLK[5:0] Or RXDCC_EOMCLK[5:0].		
	5	1	r/w	rxdcc_en_dataclk_lane	Enable RX DCC DAC For Data CLK		
	4	1	r/w	rxdcc_en_dllclk_lane	Enable RX DCC DAC For DLL CLK		
	3	1	r/w	rxdcc_en_eomclk_lane	Enable RX DCC DAC For EOM CLK		
	2	0	r/w	rxdcc_hg_dataclk_lane	Enable High Gain Setting For DATA CLK DCC		
	1	0	r/w	rxdcc_hg_dllclk_lane	Enable High Gain Setting For DLL CLK DCC		
	0	0	r/w	rxdcc_hg_eomclk_lane	Enable High Gain Setting For EOM CLK DCC		
							
	# addr = 0xd4			ana_rxdcc_reg1			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	[5:0]	6'h20	r/w	rxdcc_dataclk_lane[5:0]	DCC Calibration Result For Data CLK. MSB Is Sign		
							
	# addr = 0xd8			ana_rxdcc_reg2			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	[5:0]	6'h20	r/w	rxdcc_dllclk_lane[5:0]	DCC Calibration Result For DLL CLK. MSB Is Sign		
							
	# addr = 0xdc			ana_rxdcc_reg3			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	[5:0]	6'h20	r/w	rxdcc_eomclk_lane[5:0]	DCC Calibration Result For EOM CLK. MSB Is Sign		
							
	# addr = 0xe0			ana_rxreg_reg0			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	3	0	r/w	RESERVED			
	[2:0]	3'h7	r/w	rxreg_speedtrk_clk_lane[2:0]	Select Slave Regulator Size For RX Clock Path		
							
	# addr = 0xe4			ana_rxreg_reg1			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	3	0	r/w	RESERVED			
	[2:0]	3'h7	r/w	rxreg_speedtrk_data_lane[2:0]	Select Slave Regulator Size For RX Data Path		
							
	# addr = 0xe8			ana_rxreg_reg2			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	3	0	r/w	rxreg_speedtrk_clk_half_lane	Reduce Slave Regulator Size When Clock Speed Is Halved		
	[2:0]	3'h4	r/w	rxspeed_div_lane[2:0]	Control RX Speed Divider 		
					MSB RX_SPEED_DIV_LANE[2] Controls RX Clock Dividing Ratio; When Asserted, RX Clock Is Divided By 2 From PLL Clock. Lower 2 Bits RX_SPEED_DIV_LANE[1:0] Control Oversampling Ratio; 00b, 01b, 10b, And 11b Represent No Oversampling, 2X Oversampling, 4X Oversampling, And 8X Oversampling, Respectively. These Two Bits Control The Decimation Block. For 28G Default Data Rate, RX Clock Is Not Divided, And Decimation Is Passed Through, So The Default Is 000b.		
							
	# addr = 0xec			ana_smplr_reg4			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	3	0	r/w	RESERVED			
	2	0	r/w	RESERVED			
	1	0	r/w	smplr_cal_en_lane	Enable Sampler Calibration		
	0	0	r/w	smplr_cal_en_dly_lane	Enable Sampler Calibration		
							
	# addr = 0xf0			ana_smplr_reg5			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	[3:0]	4'h0	r/w	smplr_cal_sel_lane[3:0]	Select Which Sampler For Calibration		
							
	# addr = 0xf4			ana_sq_reg0			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	3	0	r/w	sq_linear_disable_lane	Squelch Linearity Boost  1: Diable Boost   0 : Enable Boost		
	2	0	r/w	sq_cal_pu_lane	Power Up SQ Calibration		
	[1:0]	2'h0	r/w	sq_ampbw_lane[1:0]	Select SQ Amplifier Bandwidth		
							
	# addr = 0xfc			ana_txdcc_reg0			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	slewrate_en_lane	Enable The TX Driver Slew Rate Control Function.		
	4	0	r/w	ssc_clk_en_lane	Enable Phase Interpolator Output SSC CLK		
	3	0	r/w	trxdcc_cal_clk100khz_lane	Clock Used In DCC		
	2	1	r/w	txdcc_en_lane	Enable TX DCC DAC For TX CLK		
	1	0	r/w	txdcc_hg_lane	Enable High Gain Setting For TX CLK DCC		
	0	0	r/w	txdcccal_en_lane	Enable TX DCC Calibration		
							
	# addr = 0x100			ana_txdcc_reg1			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	[5:0]	6'h20	r/w	txdcc_cnt_lane[5:0]	DCC Calibration Result For TX CLK. MSB Is Sign		
							
	# addr = 0x104			ana_txdcc_reg2			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	3	0	r/w	RESERVED			
	[2:0]	3'h0	r/w	trxdccin_sel_lane[2:0]	Select Different DCC Calibration		
							
	# addr = 0x108			ana_slew_reg0			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	slew_no_em_lane	Turn On Slew Rate For Lower Speed Rate Like 1.5G		
					When This Is Set To 1, No Emphasis Supported		
	6	0	r/w	sel_edge_eq_lane	Enable Edge Equalization. 		
	[5:4]	2'h1	r/w	sel_edge_dly_lane[1:0]	Changes The Timing For Edge Path Inside DEMUX1. This Depends On Phase Difference Between Edge Clock (leads) And Data Clock		
	[3:2]	2'h0	r/w	slewctrl0_lane[1:0]	Slew Rate Setting When SLEWRATE_EN[0]=1 Or SLEWRATE_EN[1]=1. 00: Fast Slew Rate. 11:slow Slew Rate.		
	[1:0]	2'h0	r/w	slewctrl1_lane[1:0]	Slew Rate Setting Only When SLEWRATE_EN[1]=1. 00: Fast Slew Rate. 11:slow Slew Rate.		
							
	# addr = 0x10c			ana_sq_reg1			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	[4:0]	5'h0	r/w	sq_offset_lane[4:0]	SQ Offset Calibration Results		
							
	# addr = 0x110			ana_sq_reg2			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	3	0	r/w	sq_offset_cal_en_lane	Enable SQ Offset Calibration		
	2	0	r/w	sq_thresh_cal_en_lane	Enable SQ Threshold Calibration		
	[1:0]	2'h2	r/w	sq_thriptat_lane[1:0]	Select The IPTAT Current For SQ Threshold Temperature Compensation		
							
	# addr = 0x114			ana_sq_reg3			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	[5:4]	2'h3	r/w	sq_offsetcal_sel_lane[1:0]	Select Different Peak Detector Branches For Offset Calibration		
	[3:2]	2'h3	r/w	sq_pkdetcap_lane[1:0]	Squelch Peak Detector Capacitor Setting		
	[1:0]	2'h0	r/w	sq_pkdeti_lane[1:0]	Squelch Peak Detector Current Setting		
							
	# addr = 0x118			ana_sq_reg4			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	[4:0]	5'h6	r/w	sq_refthr_lane[4:0]	Squelch Detector Threshold Setting Single Ended Vpp		
							
	# addr = 0x11c			ana_sq_reg5			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	[5:0]	6'h4	r/w	sq_thresh_lane[5:0]	SQ Threshold Calibration Results		
							
	# addr = 0x120			ana_misc_reg3			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	3	0	r/w	tsen_sel_lane	Temperature Sensor Selection		
	2	1	r/w	txclk_2x_en_lane	Enable CLK That Is 2X Frequency Of TXCLK		
	1	0	r/w	txclk_align_en_lane	Enable TXCLK Alignment Between Different Lanes		
	0	0	r/w	test_lane[8]	Enable TRX Test Point		
							
	# addr = 0x124			ana_test_reg0			
	[31:8]	0	r/w	RESERVED			
	[7:0]	8'h0	r/w	test_lane[7:0]	Select Different Test Points		
							
	# addr = 0x128			ana_txdcc_reg3			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	[5:0]	6'h20	r/w	txdcccal_pdiv_cnt_lane[5:0]	Calibraton Result For TX Post Divider Duty Cycle Correction		
							
	# addr = 0x12c			ana_tximp_reg0			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	[5:4]	2'h0	r/w	tximpcal_sel_lane[1:0]	Select Top/Middle/Bottom Part Of Driver For Impedance Calibration. 		
					00=Bottom, 10=Middle, 11=Top, 01 Is Not Valid		
	3	0	r/w	txdcccal_pdiv_en_lane	Enable TX Post Divider Duty Cycle Correction		
	2	0	r/w	tximpcal_bot_lane	Select TX Impedance Calibration		
					1: Calibrate The Impedance Of NMOS (bottom) Branches. 0: Calibrate The Impedance Of PMOS (Top) Branches		
	1	0	r/w	tximpcal_en_lane	Enable TX Impedance Calibration		
	0	0	r/w	tximpcal_side_lane	Switch The Side During Impedance Calibration, Either For PMOS (top) Or NMOS (bottom) 		
					Each Time, Only Half Of The PMOS Branches (or NMOS Branches) are Used During Calibration.		
							
	# addr = 0x130			ana_tximp_reg1			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	[5:0]	6'h8	r/w	tximp_tunen_top_lane[5:0]	Calibration Result For Top TX Driver NMOS Side Impedance		
							
	# addr = 0x134			ana_tximp_reg2			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	[5:0]	6'h37	r/w	tximp_tunep_top_lane[5:0]	Calibration Result For Top TX Driver PMOS Side Impedance		
							
	# addr = 0x138			ana_tximp_reg3			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	[5:0]	6'h8	r/w	tximp_tunen_mid_lane[5:0]	Calibration Result For Mid TX Driver NMOS Side Impedance		
							
	# addr = 0x13c			ana_tximp_reg4			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	[5:0]	6'h37	r/w	tximp_tunep_mid_lane[5:0]	Calibration Result For Mid TX Driver PMOS Side Impedance		
							
	# addr = 0x140			ana_tximp_reg5			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	[5:0]	6'h8	r/w	tximp_tunen_bot_lane[5:0]	Calibration Result For Bot TX Driver NMOS Side Impedance		
							
	# addr = 0x144			ana_tximp_reg6			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	[5:0]	6'h37	r/w	tximp_tunep_bot_lane[5:0]	Calibration Result For Bot TX Driver PMOS Side Impedance		
							
	# addr = 0x148			ana_smplr_reg6			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	3	0	r/w	RESERVED			
	2	0	r/w	RESERVED			
	[1:0]	2'h1	r/w	vcm_smplr_gen_ctrl_lane[1:0]	Select Input Common Mode Of Sampler Generated From IPP And Diode		
							
	# addr = 0x14c			ana_txspeed_reg0			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	3	0	r/w	RESERVED			
	[2:0]	3'h0	r/w	txspeed_div_lane[2:0]	Control TX Speed Divider 		
							
	# addr = 0x150			ana_dfe_reg5			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	[5:4]	2'h0	r/w	vref_shift_lane[1:0]	Select Sampler VREF DC Shift		2'h2
	[3:2]	2'h1	r/w	vicm_dfe_f11to15_ctrl_lane[1:0]	Select Cascode Bias Of DFE F11 To F15		
	[1:0]	2'h1	r/w	vicm_dfe_f3_ctrl_lane[1:0]	Select Cascode Bias Of DFE F3		
							
	# addr = 0x154			ana_dfe_reg6			
	[31:8]	0	r/w	RESERVED			
	[7:6]	2'h1	r/w	vicm_dfe_f4_ctrl_lane[1:0]	Select Cascode Bias Of DFE F4		
	[5:4]	2'h1	r/w	vicm_dfe_f5to7_ctrl_lane[1:0]	Select Cascode Bias Of DFE F5 To F7		
	[3:2]	2'h1	r/w	vicm_dfe_f8to10_ctrl_lane[1:0]	Select Cascode Bias Of DFE F8 To F10		
	[1:0]	2'h1	r/w	vicm_dfe_float_ctrl_lane[1:0]	Select Cascode Bias Of DFE Floating		
							
	# addr = 0x158			ana_vdd_reg0			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	3	0	r/w	vcm_smplr_sel_lane	Select Constant Or Process And Temperature Tracking Input Common Mode		
	2	0	r/w	vdda_rxclk_half_en_lane	Enable Half VDDA_RXCLK Generation For VDDA Calibration		
	1	0	r/w	vdda_rxdll_half_en_lane	Enable Half VDDA_RXDLL Generation For VDDA Calibration		
	0	0	r/w	vdda_rxintp_half_en_lane	Enable Half VDDA_RXCLK Generation For VDDA Calibration		
							
	# addr = 0x15c			ana_txreg_reg0			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	3	0	r/w	RESERVED			
	[2:0]	3'h7	r/w	txreg_speedtrk_clk_lane[2:0]	Select Slave Regulator Size For TX Clock Path		
							
	# addr = 0x160			ana_txreg_reg1			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	3	0	r/w	RESERVED			
	[2:0]	3'h7	r/w	txreg_speedtrk_data_lane[2:0]	Select Slave Regulator Size For TX Data Path		
							
	# addr = 0x164			ana_misc_reg4			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	txck_sel_lane	TX Clock Selection From LCPLL Or RINGPLL. 0: LCPLL 1: RINGPLL		
	3	0	r/w	rxck_sel_lane	RX Clock Selection From LCPLL Or RINGPLL. 0: LCPLL 1: RINGPLL		
	[2:0]	3'h1	r/w	accap_clkdiv_sel_lane[2:0]	Select AC Cap Clock Divider		
							
	# addr = 0x168			ana_ctle_reg9			
	[31:8]	0	r/w	RESERVED			
	7	1	r/w	ctle_comp_ana_en_lane	Enable Analog Controlled IPTAT Compensation For CTLE		
	6	0	r/w	ctle_comp_dig_en_lane	Enable Digital Controlled IPTAT Compensation For CTLE		
	[5:4]	2'h1	r/w	ctle_iptat_1st_lane[1:0]	Select IPTAT Current For CTLE First Stage		
	[3:2]	2'h1	r/w	ctle_iptat_2nde_lane[1:0]	Select IPTAT Current For CTLE Second Even Stage		
	[1:0]	2'h1	r/w	ctle_iptat_2ndo_lane[1:0]	Select IPTAT Current For CTLE Second Odd Stage		
							
	# addr = 0x16c			ana_ctle_reg10			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	[4:0]	5'h0	r/w	ctle_ipp_1st_lane[4:0]	Select IPP Current For CTLE First Stage		
							
	# addr = 0x170			ana_ctle_reg11			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	[4:0]	5'h0	r/w	ctle_ipp_2nde_lane[4:0]	Select IPP Current For Even CTLE Second Stage		
							
	# addr = 0x174			ana_ctle_reg12			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	[4:0]	5'h0	r/w	ctle_ipp_2ndo_lane[4:0]	Select IPP Current For Odd CTLE Second Stage		
							
	# addr = 0x178			ana_ctle_reg13			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	[5:4]	2'h0	r/w	ctle_hpf_rsel_lane[1:0]	Select HPF Bandwidth Inside CTLE		
	[3:2]	2'h0	r/w	ctle_rl1_extra_lane[1:0]	Select Backup Load Resistor For First Stage C.T.L.E.		
	[1:0]	2'h0	r/w	ctle_rl2_extra_lane[1:0]	Select Backup Load Resistor For Second Stage C.T.L.E.		
							
	# addr = 0x17c			ana_afir_reg0			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	[4:0]	5'h10	r/w	afir_cap1p_lane[4:0]	P Side 1St  Delay Cell Capacitor Value		
							
	# addr = 0x180			ana_afir_reg1			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	[4:0]	5'h10	r/w	afir_cap1n_lane[4:0]	N Side 1St Delay Cell Capacitor Value		
							
	# addr = 0x184			ana_afir_reg2			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	[4:0]	5'h10	r/w	afir_cap2p_lane[4:0]	P Side 2nd Delay Cell Capacitor Value		
							
	# addr = 0x188			ana_afir_reg3			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	[4:0]	5'h10	r/w	afir_cap2n_lane[4:0]	N Side 2nd Delay Cell Capacitor Value		
							
	# addr = 0x18c			ana_afir_reg4			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	3	0	r/w	RESERVED			
	[2:0]	3'h4	r/w	afir_vicm_lane[2:0]	Input VCM Of GM Stage		
							
	# addr = 0x190			ana_afir_reg5			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	3	0	r/w	RESERVED			
	2	0	r/w	RESERVED			
	[1:0]	2'h2	r/w	afir_vsw_pre_lane[1:0]	Pre GM Cell Switch		
							
	# addr = 0x194			ana_afir_reg6			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	[3:0]	4'h8	r/w	afir_vsw_post_lane[3:0]	Post GM Cell Switch		
							
	# addr = 0x198			ana_afir_reg7			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	pu_afir_lane	Power Up Analog FIR		
	[3:0]	4'h8	r/w	afir_gmi_lane[3:0]	GM Stage Current 		
							
	# addr = 0x19c			ana_afir_reg8			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	3	0	r/w	RESERVED			
	[2:0]	3'h4	r/w	afir_vsw_main_lane[2:0]	Main GM Cell Switch		
							
	# addr = 0x1a0			ana_afir_reg9			
	[31:8]	0	r/w	RESERVED			
	[7:0]	8'hf0	r/w	afir_reserved0_lane[7:0]	Reserve Registers For AFIR		
							
	# addr = 0x1a4			ana_afir_reg10			
	[31:8]	0	r/w	RESERVED			
	[7:0]	8'hf0	r/w	afir_reserved1_lane[7:0]	Reserve Registers For AFIR		
							
	# addr = 0x1e8			ana_afir_reg11			
	[31:8]	0	r/w	RESERVED			
	[7:0]	8'hf0	r/w	afir_reserved2_lane[7:0]	Reserve Registers For AFIR		
							
	# addr = 0x1ec			ana_afir_reg12			
	[31:8]	0	r/w	RESERVED			
	[7:0]	8'hf0	r/w	afir_reserved3_lane[7:0]	Reserve Registers For AFIR		
							
	# addr = 0x1f0			ana_txdrv_reg			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	3	1	r/w	txdrv_comp_en_lane	Turn On Current Compensation Function	0	
	[2:0]	3'h5	r/w	txdrv_comp_current_lane[2:0]	Set Different Compensation Current		
					0: 1.7mA, 1: 2.3mA, 2: 2.6mA, 3: 3.2mA, 4: 3.5mA, 5: 4mA, 6: 4.3mA, 7: 4.9mA.		
							
	# addr = 0x1f4			ana_clkdiv_reg			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	1	r/w	rxclk_div_en_lane	Enable RXCLK_DIV 		
	4	1	r/w	txclk_div_en_lane	Enable TXCLK_DIV 		
	[3:2]	2'h2	r/w	rxclk_div_ratio_lane[1:0]	Controls RXCLK_DIV Divide Ratio		
					00: Bit Rate/8 (PAM2), Bit Rate/16 (PAM4), 01: Bit Rate/16 (PAM2), Bit Rate/32 (PAM4), 10: Bit Rate/32 (PAM2), Bit Rate/64 (PAM4)
	[1:0]	2'h2	r/w	txclk_div_ratio_lane[1:0]	Controls TXCLK_DIV Divide Ratio		
					00: Bit Rate/8 (PAM2), Bit Rate/16 (PAM4), 01: Bit Rate/16 (PAM2), Bit Rate/32 (PAM4), 10: Bit Rate/32 (PAM2), Bit Rate/64 (PAM4)
							
	# addr = 0x1f8			ana_loopback_reg			
	[31:8]	0	r/w	RESERVED			
	7	0	r/w	RESERVED			
	6	0	r/w	RESERVED			
	5	0	r/w	RESERVED			
	4	0	r/w	RESERVED			
	[3:0]	4'hc	r/w	lb_res_sel_lane[3:0]	Select The Resistor Divider For Loopback Eye Size In CTLE		
					
	# addr = 0x400			dfee_reg0	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h0	r/w	dfe_f0_d_bot_e_lane[5:0]	"F0 Control For Even Bot Data Samplers. No Sign
					"
					
	# addr = 0x404			dfee_reg1	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h0	r/w	dfe_f0_d_mid_e_lane[5:0]	"F0 Control For Even Mid Data Samplers. No Sign
					"
					
	# addr = 0x408			dfee_reg2	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h0	r/w	dfe_f0_d_top_e_lane[5:0]	"F0 Control For Even Top Data Samplers. No Sign
					"
					
	# addr = 0x40c			dfee_reg3	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h0	r/w	dfe_f0_s_bot_e_lane[5:0]	"F0 Control For Even Bot Slicer Samplers. No Sign
					"
					
	# addr = 0x410			dfee_reg4	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h0	r/w	dfe_f0_s_mid_e_lane[5:0]	"F0 Control For Even Mid Slicer Samplers. No Sign
					"
					
	# addr = 0x414			dfee_reg5	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h0	r/w	dfe_f0_s_top_e_lane[5:0]	"F0 Control For Even Top Slicer Samplers. No Sign
					"
					
	# addr = 0x418			dfee_reg6	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h0	r/w	dfe_f1_d_bot_e_lane[5:0]	"F1 Control For Even Bot Data Samplers. No Sign, Always Positive
					"
					
	# addr = 0x41c			dfee_reg7	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h0	r/w	dfe_f1_d_mid_e_lane[5:0]	"F1 Control For Even Mid Data Samplers. No Sign, Always Positive
					"
					
	# addr = 0x420			dfee_reg8	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h0	r/w	dfe_f1_d_top_e_lane[5:0]	"F1 Control For Even Top Data Samplers. No Sign, Always Positive
					"
					
	# addr = 0x424			dfee_reg9	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h0	r/w	dfe_f1_s_bot_e_lane[5:0]	"F1 Control For Even Bot Slicer Samplers. No Sign, Always Positive
					"
					
	# addr = 0x428			dfee_reg10	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h0	r/w	dfe_f1_s_mid_e_lane[5:0]	"F1 Control For Even Mid Slicer Samplers. No Sign, Always Positive
					"
					
	# addr = 0x42c			dfee_reg11	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h0	r/w	dfe_f1_s_top_e_lane[5:0]	"F1 Control For Even Top Slicer Samplers. No Sign, Always Positive
					"
					
	# addr = 0x430			dfee_reg12	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h0	r/w	dfe_f1p5_e_lane[5:0]	"F1P5 Control For Even Edge Samplers. [5] Is Sign
					"
					
	# addr = 0x434			dfee_reg13	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h00	r/w	dfe_f2_d_bot_e_lane[5:0]	"F2 Control For Even Bot Data Samplers. [5] Is Sign
					"
					
	# addr = 0x438			dfee_reg14	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h00	r/w	dfe_f2_d_mid_e_lane[5:0]	"F2 Control For Even Mid Data Samplers. [5] Is Sign
					"
					
	# addr = 0x43c			dfee_reg15	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h00	r/w	dfe_f2_d_top_e_lane[5:0]	"F2 Control For Even Top Data Samplers. [5] Is Sign
					"
					
	# addr = 0x440			dfee_reg16	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h00	r/w	dfe_f2_s_bot_e_lane[5:0]	"F2 Control For Even Bot Slicer Samplers. [5] Is Sign
					"
					
	# addr = 0x444			dfee_reg17	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h00	r/w	dfe_f2_s_mid_e_lane[5:0]	"F2 Control For Even Mid Slicer Samplers. [5] Is Sign
					"
					
	# addr = 0x448			dfee_reg18	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h00	r/w	dfe_f2_s_top_e_lane[5:0]	"F2 Control For Even Top Slicer Samplers. [5] Is Sign
					"
					
	# addr = 0x44c			dfee_reg19	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h00	r/w	dfe_f3_bot_e_lane[5:0]	Tap 3 Magnitude Control. This Tap Is Controlled By The Output Of Even Bot Samplers 
					
	# addr = 0x450			dfee_reg20	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	dfe_f3_sign_e_lane	Sign For Tap 3. 0: Positive. 1: Negative
	[5:0]	6'h00	r/w	dfe_f3_mid_e_lane[5:0]	Tap 3 Magnitude Control. This Tap Is Controlled By The Output Of Even Mid Samplers 
					
	# addr = 0x454			dfee_reg21	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h00	r/w	dfe_f3_top_e_lane[5:0]	Tap 3 Magnitude Control. This Tap Is Controlled By The Output Of Even Top Samplers 
					
	# addr = 0x458			dfee_reg22	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h00	r/w	dfe_f4_bot_e_lane[5:0]	Tap 4 Magnitude Control. This Tap Is Controlled By The Output Of Even Bot Samplers 
					
	# addr = 0x45c			dfee_reg23	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	dfe_f4_sign_e_lane	Sign For Tap 4. 0: Positive. 1: Negative
	[5:0]	6'h00	r/w	dfe_f4_mid_e_lane[5:0]	Tap 4 Magnitude Control. This Tap Is Controlled By The Output Of Even Mid Samplers 
					
	# addr = 0x460			dfee_reg24	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h00	r/w	dfe_f4_top_e_lane[5:0]	Tap 4 Magnitude Control. This Tap Is Controlled By The Output Of Even Top Samplers 
					
	# addr = 0x464			dfee_reg25	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	[4:0]	5'h00	r/w	dfe_f5_lsb_e_lane[4:0]	Tap 5 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output
					
	# addr = 0x468			dfee_reg26	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	dfe_f5_sign_e_lane	Sign For Tap 5. 0: Positive. 1: Negative
	[4:0]	5'h00	r/w	dfe_f5_msb_e_lane[4:0]	Tap 5 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output
					
	# addr = 0x46c			dfee_reg27	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	[4:0]	5'h00	r/w	dfe_f6_lsb_e_lane[4:0]	Tap 6 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output
					
	# addr = 0x470			dfee_reg28	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	dfe_f6_sign_e_lane	Sign For Tap 6. 0: Positive. 1: Negative
	[4:0]	5'h00	r/w	dfe_f6_msb_e_lane[4:0]	Tap 6 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output
					
	# addr = 0x474			dfee_reg29	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	[4:0]	5'h00	r/w	dfe_f7_lsb_e_lane[4:0]	Tap 7 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output
					
	# addr = 0x478			dfee_reg30	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	dfe_f7_sign_e_lane	Sign For Tap 7. 0: Positive. 1: Negative
	[4:0]	5'h00	r/w	dfe_f7_msb_e_lane[4:0]	Tap 7 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output
					
	# addr = 0x47c			dfee_reg31	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	1'h0	r/w	RESERVED	
	[4:0]	5'h00	r/w	dfe_f8_lsb_e_lane[4:0]	Tap 8 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output
					
	# addr = 0x480			dfee_reg32	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	1'h0	r/w	dfe_f8_sign_e_lane	Sign For Tap 8. 0: Positive. 1: Negative
	[4:0]	5'h00	r/w	dfe_f8_msb_e_lane[4:0]	Tap 8 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output
					
	# addr = 0x484			dfee_reg33	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	1'h0	r/w	RESERVED	
	[4:0]	5'h00	r/w	dfe_f9_lsb_e_lane[4:0]	Tap 9 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output
					
	# addr = 0x488			dfee_reg34	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	dfe_f9_sign_e_lane	Sign For Tap 9. 0: Positive. 1: Negative
	[4:0]	5'h0	r/w	dfe_f9_msb_e_lane[4:0]	Tap 9 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output
					
	# addr = 0x48c			dfee_reg35	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	[4:0]	5'h0	r/w	dfe_f10_lsb_e_lane[4:0]	Tap 10 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output
					
	# addr = 0x490			dfee_reg36	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	dfe_f10_sign_e_lane	Sign For Tap 10. 0: Positive. 1: Negative
	[4:0]	5'h0	r/w	dfe_f10_msb_e_lane[4:0]	Tap 10 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output
					
	# addr = 0x494			dfee_reg37	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	4	0	r/w	dfe_f11_sign_e_lane	Sign For Tap 11. 0: Positive. 1: Negative
	[3:0]	4'h0	r/w	dfe_f11_e_lane[3:0]	Tap 11 Magnitude Control For Both Msb And Lsb
					
	# addr = 0x498			dfee_reg38	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	4	0	r/w	dfe_f12_sign_e_lane	Sign For Tap 12. 0: Positive. 1: Negative
	[3:0]	4'h0	r/w	dfe_f12_e_lane[3:0]	Tap 12 Magnitude Control For Both Msb And Lsb
					
	# addr = 0x49c			dfee_reg39	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	4	0	r/w	dfe_f13_sign_e_lane	Sign For Tap 13. 0: Positive. 1: Negative
	[3:0]	4'h0	r/w	dfe_f13_e_lane[3:0]	Tap 13 Magnitude Control For Both Msb And Lsb
					
	# addr = 0x4a0			dfee_reg40	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	4	0	r/w	dfe_f14_sign_e_lane	Sign For Tap 14. 0: Positive. 1: Negative
	[3:0]	4'h0	r/w	dfe_f14_e_lane[3:0]	Tap 14 Magnitude Control For Both Msb And Lsb
					
	# addr = 0x4a4			dfee_reg41	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	4	0	r/w	dfe_f15_sign_e_lane	Sign For Tap 15. 0: Positive. 1: Negative
	[3:0]	4'h0	r/w	dfe_f15_e_lane[3:0]	Tap 15 Magnitude Control For Both Msb And Lsb
					
	# addr = 0x4a8			dfee_reg42	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	dfe_ff1_sign_e_lane	Sign For Floating Tap 1 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 2 When Dfe_Floating_Sel[3:0] = Even Number 
	[4:0]	5'h00	r/w	dfe_ff1_e_lane[4:0]	Magnitude For Floating Tap 1 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 2 When Dfe_Floating_Sel[3:0] = Even Number 
					
	# addr = 0x4ac			dfee_reg43	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	dfe_ff2_sign_e_lane	Sign For Floating Tap 2 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 1 When Dfe_Floating_Sel[3:0] = Even Number 
	[4:0]	5'h00	r/w	dfe_ff2_e_lane[4:0]	Magnitude For Floating Tap 2 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 1 When Dfe_Floating_Sel[3:0] = Even Number 
					
	# addr = 0x4b0			dfee_reg44	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	dfe_ff3_sign_e_lane	Sign For Floating Tap 3 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 4 When Dfe_Floating_Sel[3:0] = Even Number 
	[4:0]	5'h00	r/w	dfe_ff3_e_lane[4:0]	Magnitude For Floating Tap 3 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 4 When Dfe_Floating_Sel[3:0] = Even Number 
					
	# addr = 0x4b4			dfee_reg45	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	dfe_ff4_sign_e_lane	Sign For Floating Tap 4 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 3 When Dfe_Floating_Sel[3:0] = Even Number 
	[4:0]	5'h00	r/w	dfe_ff4_e_lane[4:0]	Magnitude For Floating Tap 4 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 3 When Dfe_Floating_Sel[3:0] = Even Number 
					
	# addr = 0x4b8			dfee_reg46	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	dfe_ff5_sign_e_lane	Sign For Floating Tap 5 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 6 When Dfe_Floating_Sel[3:0] = Even Number 
	[4:0]	5'h00	r/w	dfe_ff5_e_lane[4:0]	Magnitude For Floating Tap 5 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 6 When Dfe_Floating_Sel[3:0] = Even Number 
					
	# addr = 0x4bc			dfee_reg47	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	dfe_ff6_sign_e_lane	Sign For Floating Tap 6 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 5 When Dfe_Floating_Sel[3:0] = Even Number 
	[4:0]	5'h00	r/w	dfe_ff6_e_lane[4:0]	Magnitude For Floating Tap 6 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 5 When Dfe_Floating_Sel[3:0] = Even Number 
					
	# addr = 0x4c0			dfee_reg48	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	4	0	r/w	RESERVED	
	[3:0]	4'h6	r/w	f1_tune_top_d_e_lane[3:0]	Scale The Weighting Of F1 In Each Even Data Sampler Controlled By The Output Of Odd Top Data Sampler. 0000: Smallest Scale. 1111: Biggest Scale
					
	# addr = 0x4c4			dfee_reg49	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	4	0	r/w	RESERVED	
	[3:0]	4'h6	r/w	f1_tune_top_s_e_lane[3:0]	Scale The Weighting Of F1 In Each Even Slicer Sampler Controlled By The Output Of Odd Top Slicer Sampler. 0000: Smallest Scale. 1111: Biggest Scale
					
	# addr = 0x4c8			dfee_reg50	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	[4:0]	5'h00	r/w	dfe_vref_neg_bot_e_lane[4:0]	"N Side Vref Control For Bot Even Sampler
					"
					
	# addr = 0x4cc			dfee_reg51	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	dfe_vref_sign_bot_e_lane	Sign Control Of Vref For Bottom Sampler. 0: Negative Vref. 1: Positive Vref
	[4:0]	5'h00	r/w	dfe_vref_pos_bot_e_lane[4:0]	"P Side Vref Control For Bot Even Sampler
					"
					
	# addr = 0x4d0			dfee_reg52	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	[4:0]	5'h00	r/w	dfe_vref_neg_mid_e_lane[4:0]	"N Side Vref Control For Mid Even Sampler
					"
					
	# addr = 0x4d4			dfee_reg53	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	dfe_vref_sign_mid_e_lane	Sign Control Of Vref For Middle Sampler. 0: Negative Vref. 1: Positive Vref
	[4:0]	5'h00	r/w	dfe_vref_pos_mid_e_lane[4:0]	"P Side Vref Control For Mid Even Sampler
					"
					
	# addr = 0x4d8			dfee_reg54	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	[4:0]	5'h00	r/w	dfe_vref_neg_top_e_lane[4:0]	"N Side Vref Control For Top Even Sampler
					"
					
	# addr = 0x4dc			dfee_reg55	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	dfe_vref_sign_top_e_lane	Sign Control Of Vref For Top Sampler. 0: Negative Vref. 1: Positive Vref
	[4:0]	5'h00	r/w	dfe_vref_pos_top_e_lane[4:0]	"P Side Vref Control For Top Even Sampler
					"
					
	# addr = 0x4e0			dfee_reg56	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h00	r/w	ofst_d_bot_e_lane[5:0]	"Offset Control For Even Bot Data Samplers. [5] Is Sign
					"
					
	# addr = 0x4e4			dfee_reg57	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h00	r/w	ofst_d_mid_e_lane[5:0]	"Offset Control For Even Mid Data Samplers. [5] Is Sign
					"
					
	# addr = 0x4e8			dfee_reg58	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h00	r/w	ofst_d_top_e_lane[5:0]	"Offset Control For Even Top Data Samplers. [5] Is Sign
					"
					
	# addr = 0x4ec			dfee_reg59	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h00	r/w	ofst_s_bot_e_lane[5:0]	"Offset Control For Even Bot Slicer Samplers. [5] Is Sign
					"
					
	# addr = 0x4f0			dfee_reg60	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h00	r/w	ofst_s_mid_e_lane[5:0]	"Offset Control For Even Mid Slicer Samplers. [5] Is Sign
					"
					
	# addr = 0x4f4			dfee_reg61	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h00	r/w	ofst_s_top_e_lane[5:0]	"Offset Control For Even Top Slicer Samplers. [5] Is Sign
					"
					
	# addr = 0x4f8			dfee_reg62	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	[4:0]	5'h00	r/w	ofst_edge_neg_e_lane[4:0]	N Side Offset Control For Edge Sampler
					
	# addr = 0x4fc			dfee_reg63	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	ofst_edge_sign_e_lane	"Offset Sign Control For Edge Sampler
					"
	[4:0]	5'h00	r/w	ofst_edge_pos_e_lane[4:0]	P Side Offset Control For Edge Sampler
					
	# addr = 0x500			dfee_reg64	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	4	0	r/w	RESERVED	
	[3:0]	4'h6	r/w	f1_tune_bot_d_e_lane[3:0]	Scale The Weighting Of F1 In Each Even Data Sampler Controlled By The Output Of Odd Bot Data Sampler. 0000: Smallest Scale. 1111: Biggest Scale
					
	# addr = 0x504			dfee_reg65	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	4	0	r/w	RESERVED	
	[3:0]	4'h6	r/w	f1_tune_bot_s_e_lane[3:0]	Scale The Weighting Of F1 In Each Even Slicer Sampler Controlled By The Output Of Odd Bot Slicer Sampler. 0000: Smallest Scale. 1111: Biggest Scale
					
	# addr = 0x508			afir_reg0	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	[4:0]	5'h10	r/w	afir_fn1_lane[4:0]	Fir Pre Cursor (F-1) Coefficient
					
	# addr = 0x50c			afir_reg1	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	[4:0]	5'h10	r/w	afir_f0_lane[4:0]	Fir Main Cursor (F0) Coefficient
					
	# addr = 0x510			afir_reg2	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	[4:0]	5'h10	r/w	afir_fp1_lane[4:0]	Fir Post Cursor (F1) Coefficient
					
	# addr = 0x800			dfeo_reg0	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h0	r/w	dfe_f0_d_bot_o_lane[5:0]	"F0 Control For Odd Bot Data Samplers. No Sign
					"
					
	# addr = 0x804			dfeo_reg1	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h0	r/w	dfe_f0_d_mid_o_lane[5:0]	"F0 Control For Odd Mid Data Samplers. No Sign
					"
					
	# addr = 0x808			dfeo_reg2	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h0	r/w	dfe_f0_d_top_o_lane[5:0]	"F0 Control For Odd Top Data Samplers. No Sign
					"
					
	# addr = 0x80c			dfeo_reg3	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h0	r/w	dfe_f0_s_bot_o_lane[5:0]	"F0 Control For Odd Bot Slicer Samplers. No Sign
					"
					
	# addr = 0x810			dfeo_reg4	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h0	r/w	dfe_f0_s_mid_o_lane[5:0]	"F0 Control For Odd Mid Slicer Samplers. No Sign
					"
					
	# addr = 0x814			dfeo_reg5	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h0	r/w	dfe_f0_s_top_o_lane[5:0]	"F0 Control For Odd Top Slicer Samplers. No Sign
					"
					
	# addr = 0x818			dfeo_reg6	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h0	r/w	dfe_f1_d_bot_o_lane[5:0]	"F1 Control For Odd Bot Data Samplers. No Sign, Always Positive
					"
					
	# addr = 0x81c			dfeo_reg7	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h0	r/w	dfe_f1_d_mid_o_lane[5:0]	"F1 Control For Odd Mid Data Samplers. No Sign, Always Positive
					"
					
	# addr = 0x820			dfeo_reg8	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h0	r/w	dfe_f1_d_top_o_lane[5:0]	"F1 Control For Odd Top Data Samplers. No Sign, Always Positive
					"
					
	# addr = 0x824			dfeo_reg9	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h0	r/w	dfe_f1_s_bot_o_lane[5:0]	"F1 Control For Odd Bot Slicer Samplers. No Sign, Always Positive
					"
					
	# addr = 0x828			dfeo_reg10	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h0	r/w	dfe_f1_s_mid_o_lane[5:0]	"F1 Control For Odd Mid Slicer Samplers. No Sign, Always Positive
					"
					
	# addr = 0x82c			dfeo_reg11	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h0	r/w	dfe_f1_s_top_o_lane[5:0]	"F1 Control For Odd Top Slicer Samplers. No Sign, Always Positive
					"
					
	# addr = 0x830			dfeo_reg12	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h0	r/w	dfe_f1p5_o_lane[5:0]	"F1P5 Control For Odd Edge Samplers. [5] Is Sign
					"
					
	# addr = 0x834			dfeo_reg13	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h00	r/w	dfe_f2_d_bot_o_lane[5:0]	"F2 Control For Odd Bot Data Samplers. [5] Is Sign
					"
					
	# addr = 0x838			dfeo_reg14	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h00	r/w	dfe_f2_d_mid_o_lane[5:0]	"F2 Control For Odd Mid Data Samplers. [5] Is Sign
					"
					
	# addr = 0x83c			dfeo_reg15	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h00	r/w	dfe_f2_d_top_o_lane[5:0]	"F2 Control For Odd Top Data Samplers. [5] Is Sign
					"
					
	# addr = 0x840			dfeo_reg16	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h00	r/w	dfe_f2_s_bot_o_lane[5:0]	"F2 Control For Odd Bot Slicer Samplers. [5] Is Sign
					"
					
	# addr = 0x844			dfeo_reg17	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h00	r/w	dfe_f2_s_mid_o_lane[5:0]	"F2 Control For Odd Mid Slicer Samplers. [5] Is Sign
					"
					
	# addr = 0x848			dfeo_reg18	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h00	r/w	dfe_f2_s_top_o_lane[5:0]	"F2 Control For Odd Top Slicer Samplers. [5] Is Sign
					"
					
	# addr = 0x84c			dfeo_reg19	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h00	r/w	dfe_f3_bot_o_lane[5:0]	Tap 3 Magnitude Control. This Tap Is Controlled By The Output Of Odd Bot Samplers 
					
	# addr = 0x850			dfeo_reg20	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	dfe_f3_sign_o_lane	Sign For Tap 3. 0: Positive. 1: Negative
	[5:0]	6'h00	r/w	dfe_f3_mid_o_lane[5:0]	Tap 3 Magnitude Control. This Tap Is Controlled By The Output Of Odd Mid Samplers 
					
	# addr = 0x854			dfeo_reg21	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h00	r/w	dfe_f3_top_o_lane[5:0]	Tap 3 Magnitude Control. This Tap Is Controlled By The Output Of Odd Top Samplers 
					
	# addr = 0x858			dfeo_reg22	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h00	r/w	dfe_f4_bot_o_lane[5:0]	Tap 4 Magnitude Control. This Tap Is Controlled By The Output Of Odd Bot Samplers 
					
	# addr = 0x85c			dfeo_reg23	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	dfe_f4_sign_o_lane	Sign For Tap 4. 0: Positive. 1: Negative
	[5:0]	6'h00	r/w	dfe_f4_mid_o_lane[5:0]	Tap 4 Magnitude Control. This Tap Is Controlled By The Output Of Odd Mid Samplers 
					
	# addr = 0x860			dfeo_reg24	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h00	r/w	dfe_f4_top_o_lane[5:0]	Tap 4 Magnitude Control. This Tap Is Controlled By The Output Of Odd Top Samplers 
					
	# addr = 0x864			dfeo_reg25	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	[4:0]	5'h00	r/w	dfe_f5_lsb_o_lane[4:0]	Tap 5 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output
					
	# addr = 0x868			dfeo_reg26	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	dfe_f5_sign_o_lane	Sign For Tap 5. 0: Positive. 1: Negative
	[4:0]	5'h00	r/w	dfe_f5_msb_o_lane[4:0]	Tap 5 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output
					
	# addr = 0x86c			dfeo_reg27	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	[4:0]	5'h00	r/w	dfe_f6_lsb_o_lane[4:0]	Tap 6 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output
					
	# addr = 0x870			dfeo_reg28	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	dfe_f6_sign_o_lane	Sign For Tap 6. 0: Positive. 1: Negative
	[4:0]	5'h00	r/w	dfe_f6_msb_o_lane[4:0]	Tap 6 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output
					
	# addr = 0x874			dfeo_reg29	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	[4:0]	5'h00	r/w	dfe_f7_lsb_o_lane[4:0]	Tap 7 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output
					
	# addr = 0x878			dfeo_reg30	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	dfe_f7_sign_o_lane	Sign For Tap 7. 0: Positive. 1: Negative
	[4:0]	5'h00	r/w	dfe_f7_msb_o_lane[4:0]	Tap 7 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output
					
	# addr = 0x87c			dfeo_reg31	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	1'h0	r/w	RESERVED	
	[4:0]	5'h00	r/w	dfe_f8_lsb_o_lane[4:0]	Tap 8 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output
					
	# addr = 0x880			dfeo_reg32	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	1'h0	r/w	dfe_f8_sign_o_lane	Sign For Tap 8. 0: Positive. 1: Negative
	[4:0]	5'h00	r/w	dfe_f8_msb_o_lane[4:0]	Tap 8 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output
					
	# addr = 0x884			dfeo_reg33	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	1'h0	r/w	RESERVED	
	[4:0]	5'h00	r/w	dfe_f9_lsb_o_lane[4:0]	Tap 9 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output
					
	# addr = 0x888			dfeo_reg34	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	dfe_f9_sign_o_lane	Sign For Tap 9. 0: Positive. 1: Negative
	[4:0]	5'h0	r/w	dfe_f9_msb_o_lane[4:0]	Tap 9 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output
					
	# addr = 0x88c			dfeo_reg35	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	[4:0]	5'h0	r/w	dfe_f10_lsb_o_lane[4:0]	Tap 10 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output
					
	# addr = 0x890			dfeo_reg36	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	dfe_f10_sign_o_lane	Sign For Tap 10. 0: Positive. 1: Negative
	[4:0]	5'h0	r/w	dfe_f10_msb_o_lane[4:0]	Tap 10 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output
					
	# addr = 0x894			dfeo_reg37	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	4	0	r/w	dfe_f11_sign_o_lane	Sign For Tap 11. 0: Positive. 1: Negative
	[3:0]	4'h0	r/w	dfe_f11_o_lane[3:0]	Tap 11 Magnitude Control For Both Msb And Lsb
					
	# addr = 0x898			dfeo_reg38	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	4	0	r/w	dfe_f12_sign_o_lane	Sign For Tap 12. 0: Positive. 1: Negative
	[3:0]	4'h0	r/w	dfe_f12_o_lane[3:0]	Tap 12 Magnitude Control For Both Msb And Lsb
					
	# addr = 0x89c			dfeo_reg39	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	4	0	r/w	dfe_f13_sign_o_lane	Sign For Tap 13. 0: Positive. 1: Negative
	[3:0]	4'h0	r/w	dfe_f13_o_lane[3:0]	Tap 13 Magnitude Control For Both Msb And Lsb
					
	# addr = 0x8a0			dfeo_reg40	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	4	0	r/w	dfe_f14_sign_o_lane	Sign For Tap 14. 0: Positive. 1: Negative
	[3:0]	4'h0	r/w	dfe_f14_o_lane[3:0]	Tap 14 Magnitude Control For Both Msb And Lsb
					
	# addr = 0x8a4			dfeo_reg41	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	4	0	r/w	dfe_f15_sign_o_lane	Sign For Tap 15. 0: Positive. 1: Negative
	[3:0]	4'h0	r/w	dfe_f15_o_lane[3:0]	Tap 15 Magnitude Control For Both Msb And Lsb
					
	# addr = 0x8a8			dfeo_reg42	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	dfe_ff1_sign_o_lane	Sign For Floating Tap 1 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 2 When Dfe_Floating_Sel[3:0] = Even Number 
	[4:0]	5'h00	r/w	dfe_ff1_o_lane[4:0]	Magnitude For Floating Tap 1 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 2 When Dfe_Floating_Sel[3:0] = Even Number 
					
	# addr = 0x8ac			dfeo_reg43	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	dfe_ff2_sign_o_lane	Sign For Floating Tap 2 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 1 When Dfe_Floating_Sel[3:0] = Even Number 
	[4:0]	5'h00	r/w	dfe_ff2_o_lane[4:0]	Magnitude For Floating Tap 2 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 1 When Dfe_Floating_Sel[3:0] = Even Number 
					
	# addr = 0x8b0			dfeo_reg44	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	dfe_ff3_sign_o_lane	Sign For Floating Tap 3 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 4 When Dfe_Floating_Sel[3:0] = Even Number 
	[4:0]	5'h00	r/w	dfe_ff3_o_lane[4:0]	Magnitude For Floating Tap 3 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 4 When Dfe_Floating_Sel[3:0] = Even Number 
					
	# addr = 0x8b4			dfeo_reg45	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	dfe_ff4_sign_o_lane	Sign For Floating Tap 4 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 3 When Dfe_Floating_Sel[3:0] = Even Number 
	[4:0]	5'h00	r/w	dfe_ff4_o_lane[4:0]	Magnitude For Floating Tap 4 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 3 When Dfe_Floating_Sel[3:0] = Even Number 
					
	# addr = 0x8b8			dfeo_reg46	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	dfe_ff5_sign_o_lane	Sign For Floating Tap 5 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 6 When Dfe_Floating_Sel[3:0] = Even Number 
	[4:0]	5'h00	r/w	dfe_ff5_o_lane[4:0]	Magnitude For Floating Tap 5 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 6 When Dfe_Floating_Sel[3:0] = Even Number 
					
	# addr = 0x8bc			dfeo_reg47	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	dfe_ff6_sign_o_lane	Sign For Floating Tap 6 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 5 When Dfe_Floating_Sel[3:0] = Even Number 
	[4:0]	5'h00	r/w	dfe_ff6_o_lane[4:0]	Magnitude For Floating Tap 6 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 5 When Dfe_Floating_Sel[3:0] = Even Number 
					
	# addr = 0x8c0			dfeo_reg48	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	4	0	r/w	RESERVED	
	[3:0]	4'h6	r/w	f1_tune_top_d_o_lane[3:0]	Scale The Weighting Of F1 In Each Odd Data Sampler Controlled By The Output Of Odd Top Data Sampler. 0000: Smallest Scale. 1111: Biggest Scale
					
	# addr = 0x8c4			dfeo_reg49	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	4	0	r/w	RESERVED	
	[3:0]	4'h6	r/w	f1_tune_top_s_o_lane[3:0]	Scale The Weighting Of F1 In Each Odd Slicer Sampler Controlled By The Output Of Odd Top Slicer Sampler. 0000: Smallest Scale. 1111: Biggest Scale
					
	# addr = 0x8c8			dfeo_reg50	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	[4:0]	5'h00	r/w	dfe_vref_neg_bot_o_lane[4:0]	"N Side Vref Control For Bot Odd Sampler
					"
					
	# addr = 0x8cc			dfeo_reg51	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	dfe_vref_sign_bot_o_lane	Sign Control Of Vref For Bottom Sampler. 0: Negative Vref. 1: Positive Vref
	[4:0]	5'h00	r/w	dfe_vref_pos_bot_o_lane[4:0]	"P Side Vref Control For Bot Odd Sampler
					"
					
	# addr = 0x8d0			dfeo_reg52	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	[4:0]	5'h00	r/w	dfe_vref_neg_mid_o_lane[4:0]	"N Side Vref Control For Mid Odd Sampler
					"
					
	# addr = 0x8d4			dfeo_reg53	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	dfe_vref_sign_mid_o_lane	Sign Control Of Vref For Middle Sampler. 0: Negative Vref. 1: Positive Vref
	[4:0]	5'h00	r/w	dfe_vref_pos_mid_o_lane[4:0]	"P Side Vref Control For Mid Odd Sampler
					"
					
	# addr = 0x8d8			dfeo_reg54	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	[4:0]	5'h00	r/w	dfe_vref_neg_top_o_lane[4:0]	"N Side Vref Control For Top Odd Sampler
					"
					
	# addr = 0x8dc			dfeo_reg55	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	dfe_vref_sign_top_o_lane	Sign Control Of Vref For Top Sampler. 0: Negative Vref. 1: Positive Vref
	[4:0]	5'h00	r/w	dfe_vref_pos_top_o_lane[4:0]	"P Side Vref Control For Top Odd Sampler
					"
					
	# addr = 0x8e0			dfeo_reg56	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h00	r/w	ofst_d_bot_o_lane[5:0]	"Offset Control For Odd Bot Data Samplers. [5] Is Sign
					"
					
	# addr = 0x8e4			dfeo_reg57	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h00	r/w	ofst_d_mid_o_lane[5:0]	"Offset Control For Odd Mid Data Samplers. [5] Is Sign
					"
					
	# addr = 0x8e8			dfeo_reg58	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h00	r/w	ofst_d_top_o_lane[5:0]	"Offset Control For Odd Top Data Samplers. [5] Is Sign
					"
					
	# addr = 0x8ec			dfeo_reg59	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h00	r/w	ofst_s_bot_o_lane[5:0]	"Offset Control For Odd Bot Slicer Samplers. [5] Is Sign
					"
					
	# addr = 0x8f0			dfeo_reg60	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h00	r/w	ofst_s_mid_o_lane[5:0]	"Offset Control For Odd Mid Slicer Samplers. [5] Is Sign
					"
					
	# addr = 0x8f4			dfeo_reg61	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	[5:0]	6'h00	r/w	ofst_s_top_o_lane[5:0]	"Offset Control For Odd Top Slicer Samplers. [5] Is Sign
					"
					
	# addr = 0x8f8			dfeo_reg62	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	[4:0]	5'h00	r/w	ofst_edge_neg_o_lane[4:0]	N Side Offset Control For Edge Sampler
					
	# addr = 0x8fc			dfeo_reg63	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	ofst_edge_sign_o_lane	"Offset Sign Control For Edge Sampler
					"
	[4:0]	5'h00	r/w	ofst_edge_pos_o_lane[4:0]	P Side Offset Control For Edge Sampler
					
	# addr = 0x900			dfeo_reg64	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	4	0	r/w	RESERVED	
	[3:0]	4'h6	r/w	f1_tune_bot_d_o_lane[3:0]	Scale The Weighting Of F1 In Each Odd Data Sampler Controlled By The Output Of Odd Bot Data Sampler. 0000: Smallest Scale. 1111: Biggest Scale
					
	# addr = 0x904			dfeo_reg65	
	[31:8]	0	r/w	RESERVED	
	7	0	r/w	RESERVED	
	6	0	r/w	RESERVED	
	5	0	r/w	RESERVED	
	4	0	r/w	RESERVED	
	[3:0]	4'h6	r/w	f1_tune_bot_s_o_lane[3:0]	Scale The Weighting Of F1 In Each Odd Slicer Sampler Controlled By The Output Of Odd Bot Slicer Sampler. 0000: Smallest Scale. 1111: Biggest Scale
						
	# addr = 0x2000			pm_ctrl_tx_lane_reg1_lane	Power Control Tx Lane Register 1	
	31	0	r/w	ana_pu_tx_force_lane	Force PU_TX To Use Register Value Ana_pu_tx	internal
					0: controlled by internal logic. PU_TX is gated by PU_PLL.	
					1: use register ana_pu_tx	
	30	0	r/w	ana_pu_tx_lane	Powre Up TX.	internal
					Power up analog Tx block. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	ana_tx_idle_force_lane	TX Idle Signals Force.	internal
					This bit forces tx_idle to use the register settings instead of the internal logic result.	
	25	0	r/w	RESERVED		
	24	1	r/w	ANA_TX_IDLE_LANE	Transmitter Driver Idle.	
					This bit must follow power control or speed change sequence and it is controlled by firmware.	
					0: Driver is not at common mode voltage, such as transmitting data	
					1: Driver is at common mode voltage	
					The common mode voltage varies by the transmitter amplitude setting.	
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		internal
	21	0	r/w	RESERVED		
	20	0	r	PLL_READY_TX_LANE	PLL Ready Tx Read	
					Register read out value of PHY output port PIN_PLL_READY_TX 	
	19	0	r/w	RESERVED		
	18	0	r/w	pin_pll_ready_tx_lane	PLL Ready Tx	internal
					PHY output port PIN_PLL_READY_TX. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	17	0	r/w	RESERVED		internal
	16	0	r/w	RESERVED		internal
	15	0	r/w	RESERVED		internal
	14	0	r/w	RESERVED		internal
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2004			pm_ctrl_tx_lane_reg2_lane	Power Control Tx Lane Register 2	
	31	0	r/w	ana_tx_idle_hiz_en_lane	Analog TX Idle Hiz Enable	internal
					Tx high-Z idle enable. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	30	0	r/w	RESERVED		
	29	0	r	pin_pu_pll_rd_lane	PIN PU_PLL Value Read	internal
	28	0	r	pin_pu_tx_rd_lane	PIN PU_TX Value Read	internal
	27	0	r/w	RESERVED		
	26	0	r	pin_tx_idle_rd_lane	PIN TX_IDLE Value Read	internal
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	ana_tx_txclk_sync_en_lane	Tx Clock Sync Enable	internal
					This signal is used for analog lane alignment. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	21	0	r/w	RESERVED		
	20	1	r/w	ana_pu_drvreg_lane	Analog Power Up Driver Regulator	internal
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2008			input_tx_pin_reg0_lane	Input Interface Tx Lane Reg0	
	[31:28]	4'h9	r/w	PHY_GEN_TX_LANE[3:0]	PHY Tx Speed Generation	
					Set value of phy_gen_tx when register phy_gen_tx_fm_reg is 1 or in isolation/scan mode.	
	ENUM				SerDes mode:	
					0h: 1.25 Gbps	
					1h: 3.125 Gbps	
					2h: 5.15625 Gbps	
					3h: 6.25 Gbps	
					4h: 10.3125 Gbps	
					5h: 12.1875 Gbps	
					6h: 12.5 Gbps	
					7h: 25.78125 Gbps	
					8h: 27.5 Gbps	
					9h: 28.125 Gbps	
					ah: 53.125 Gbps	
					bh: 56.25 Gbps	
					ch: 2.5 Gbps	
					dh: 20.625 Gbps	
	27	0	r/w	phy_gen_tx_fm_reg_lane	Force Value Of Phy_gen_tx From Register	internal
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	remote_status_field_reset_lane	Remote Status Field Reset	internal
					0: Not Updated	
					1: Updated	
	23	0	r/w	remote_status_field_reset_fm_reg_lane	Force Value Of Remote_status_field_reset_lane From Register	internal
	[22:19]	4'h0	r/w	remote_ctrl_field_reset_lane[3:0]	Remote Countrol Field Reset	internal
					Set value of remote_ctrl_field_reset when register remote_ctrl_field_reset_fm_reg is 1 or in isolation/scan mode.	
	18	0	r/w	remote_ctrl_field_reset_fm_reg_lane	Force Value Of Remote_ctrl_field_reset From Register	internal
	[17:12]	6'h0	r/w	remote_ctrl_field_lane[5:0]	Remote Countrol Field	internal
					Set value of remote_ctrl_field when register remote_ctrl_field_fm_reg is 1 or in isolation/scan mode.	
	11	0	r/w	remote_ctrl_field_fm_reg_lane	Force Value Of Remote_ctrl_field From Register	internal
	[10:5]	6'h0	r/w	remote_status_field_lane[5:0]	Remote Status Field	internal
					Set value of remote_status_field when register remote_status_field_fm_reg is 1 or in isolation/scan mode.	
	4	0	r/w	remote_status_field_fm_reg_lane	Force Value Of Remote_status_field From Register	internal
	3	0	r/w	pu_pll_lane	Power Up Pll	internal
					Set value of pu_pll when register pu_pll_fm_reg is 1 or in isolation/scan mode.	
	2	0	r/w	pu_pll_fm_reg_lane	Force Value Of Pu_pll From Register	internal
	1	0	r/w	pu_tx_lane	Power Up Tx	internal
					Set value of pu_tx when register pu_tx_fm_reg is 1 or in isolation/scan mode.	
	0	0	r/w	pu_tx_fm_reg_lane	Force Value Of Pu_tx From Register	internal
						
	# addr = 0x200c			input_tx_pin_reg1_lane	Input Interface Tx Lane Reg1	
	[31:24]	8'h0	r/w	gpi_lane[7:0]	GPI	internal
					Set value of GPI when register gpi_fm_reg is 1 or in isolation/scan mode.	
	23	0	r/w	gpi_fm_reg_lane	Force Value Of Gpi From Register	internal
	[22:7]	16'h0	r/w	reserved_input_tx_lane[15:0]	Tx Reserved Input	internal
					Set value of reserved_input_tx when register reserved_input_tx_fm_reg is 1 or in isolation/scan mode.	
	6	0	r/w	reserved_input_tx_fm_reg_lane	Force Value Of Reserved_input_tx From Register	internal
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	SSC_EN_LANE	SSC Enable	
					Set value of ssc_en when register ssc_en_fm_reg is 1 or in isolation/scan mode.	
	1	0	r/w	SSC_EN_FM_REG_LANE	Force Value Of SSC_EN From Register	
	0	0	r/w	RESERVED		
						
	# addr = 0x2010			input_tx_pin_reg2_lane	Input Interface Tx Lane Reg2	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:12]	16'h0	r/w	ana_trx_ana_rsvd_out_lane[15:0]	Analog TRx Reserved Output	internal
					Set value of ana_trx_ana_rsvd_out when register ana_trx_ana_rsvd_out_fm_reg is 1 or in isolation/scan mode.	
	11	0	r/w	ana_trx_ana_rsvd_out_fm_reg_lane	Force Value Of Ana_trx_ana_rsvd_out From Registe	internal
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	tx_acjtag_en_fm_reg_lane	Force Value Of Tx_acjtag_en From Register	internal
	7	0	r/w	tx_acjtag_en_lane	Tx Acjtag Mode Enable	internal
					Set value of tx_acjtag_en when register tx_acjtag_en_fm_reg is 1 or in isolation/scan mode.	
	6	0	r/w	tx_train_enable_fm_reg_lane	Force Value Of Tx_train_enable From Register	internal
	5	0	r/w	tx_train_enable_lane	Tx Training Enable	internal
					Set value of tx_train_enable when register tx_train_enable_fm_reg is 1 or in isolation/scan mode.	
	4	0	r/w	RESERVED		
	3	0	r/w	tx_train_frame_lock_enable_lane	Tx Training Frame Lock Enable	internal
					Set value of tx_train_frame_lock_enable when register tx_train_frame_lock_enable_fm_reg is 1 or in isolation/scan mode.	
	2	0	r/w	tx_train_frame_lock_enable_fm_reg_lane	Force Value Of Tx_train_frame_lock_enable From Register	internal
	1	0	r/w	local_ctrl_field_ready_lane	Local Control Filed Ready	internal
					Set value of local_ctrl_field_ready when register local_ctrl_field_ready_fm_reg is 1 or in isolation/scan mode.	
	0	0	r/w	local_ctrl_field_ready_fm_reg_lane	Force Value Of Local_ctrl_field_ready From Register	internal
						
	# addr = 0x2014			input_tx_pin_reg3_lane	Input Interface Tx Lane Reg3	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	[25:24]	0	r/w	remote_ctrl_field_pat_lane[1:0]	Remote Control Field Pattern	internal
					It is only used for Ethernet PAM4	
					0: PAM2	
					1: Reserved	
					2: PAM4	
					3: PAM4 with precoding	
	23	0	r/w	remote_ctrl_field_pat_fm_reg_lane	Force Value Of Remote_ctrl_field_pat_lane From Register	internal
	22	0	r/w	remote_ctrl_field_valid_lane	Remote Control Feld Valid	internal
					Set value of remote_ctrl_field_valid when register remote_ctrl_field_valid_fm_reg is 1 or in isolation/scan mode.	
	21	0	r/w	remote_ctrl_field_valid_fm_reg_lane	Force Value Of Remote_ctrl_field_valid From Register	internal
	20	0	r/w	remote_status_field_valid_lane	Remote Status Field Valid	internal
					Set value of remote_status_field_valid when register remote_status_field_valid_fm_reg is 1 or in isolation/scan mode.	
	19	0	r/w	remote_status_field_valid_fm_reg_lane	Force Value Of Remote_status_field_valid From Register	internal
	18	0	r/w	TX_IDLE_LANE	Tx Idle From Pin	
					Set value of tx_idle when register tx_idle_fm_reg is 1 or in isolation/scan mode.	
	17	0	r/w	tx_idle_fm_reg_lane	Force Value Of Tx_idle From Register	internal
	16	0	r/w	RESERVED		internal
	15	0	r/w	RESERVED		internal
	14	0	r/w	RESERVED		internal
	13	0	r/w	RESERVED		internal
	12	0	r/w	RESERVED		internal
	11	0	r/w	RESERVED		internal
	10	0	r/w	RESERVED		internal
	9	0	r/w	RESERVED		internal
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	tx_acjtag_in_lane	Tx Acjtag Input	internal
					Set value of tx_acjtag_in when register tx_acjtag_in_fm_reg is 1 or in isolation/scan mode.	
	5	0	r/w	tx_acjtag_in_fm_reg_lane	Force Value Of Tx_acjtag_in From Register	internal
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	[2:1]	0	r/w	remote_status_field_pat_lane[1:0]	Remote Status Field Pattern	internal
					It is only used for Ethernet PAM4	
					0: PAM2	
					1: Reserved	
					2: PAM4	
					3: PAM4 with precoding	
	0	0	r/w	remote_status_field_pat_fm_reg_lane	Force Value Of Remote_status_field_pat_lane From Register	internal
						
	# addr = 0x2018			pm_ctrl_interrupt_reg1_lane	Power Control Interrupt Register 1	
	31	0	r/w	int_pu_pll_chg_isr_lane	Pu_pll_chg Interrupt 	internal
					Interrupt to indicate PIN_PU_PLL change. In isolation mode, this interrupt is triggered by corresponding register.	
	30	0	r/w	int_pu_tx_chg_isr_lane	Pu_tx_chg Interrupt 	internal
					Interrupt to indicate PIN_PU_TX change. In isolation mode, this interrupt is triggered by corresponding register.	
	29	0	r/w	int_pu_rx_chg_isr_lane	Pu_rx_chg Interrupt 	internal
					Interrupt to indicate PIN_PU_RX change. In isolation mode, this interrupt is triggered by corresponding register.	
	28	0	r/w	RESERVED		
	27	0	r/w	int_rx_init_rise_isr_lane	Rx_init_rise Interrupt	internal
					Interrupt to indicate PIN_RX_INIT change. In isolation mode, this interrupt is triggered by corresponding register.	
	26	0	r/w	int_pu_ivref_chg_isr_lane	Pu_ivref_chg Interrupt 	internal
					Interrupt to indicate PIN_PU_IVREF change. In isolation mode, this interrupt is triggered by corresponding register.	
	25	0	r/w	int_refclk_dis_chg_isr_lane	Refclk_dis_chg Interrupt	internal
					Interrupt to indicate PIN_REFCLK_DIS change. In isolation mode, this interrupt is triggered by corresponding register.	
	24	0	r/w	int_pu_pll_or_chg_isr_lane	Pu_pll_or_chg Interrupt 	internal
					Signal PU_PLL_OR is the OR function output of all pu_pll signals from all lanes.	
	23	0	r/w	RESERVED		internal
	22	0	r/w	RESERVED		internal
	21	0	r/w	RESERVED		internal
	20	0	r/w	int_tx_idle_chg_isr_lane	Tx_idle_chg Interrupt 	internal
					Interrupt to indicate PIN_TX_IDLE change. In isolation mode, this interrupt is triggered by corresponding register.	
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		internal
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x201c			pm_ctrl_interrupt_reg2	Power Control Interrupt Register 2	
	31	0	r/w	int_pu_pll_chg_mask_lane	Pu_pll_chg Interrupt Mask 	internal
	30	0	r/w	int_pu_tx_chg_mask_lane	Pu_tx_chg Interrupt Mask 	internal
	29	0	r/w	int_pu_rx_chg_mask_lane	Pu_rx_chg Interrupt Mask 	internal
	28	0	r/w	RESERVED		
	27	0	r/w	int_rx_init_rise_mask_lane	Rx_init_rise Interrupt Mask	internal
	26	0	r/w	int_pu_ivref_chg_mask_lane	Pu_ivref_chg Interrupt Mask 	internal
	25	0	r/w	int_refclk_dis_chg_mask_lane	Refclk_dis_chg Interrupt Mask	internal
	24	0	r/w	int_pu_pll_or_chg_mask_lane	Pu_pll_or_chg Interrupt Mask 	internal
	23	0	r/w	RESERVED		internal
	22	0	r/w	RESERVED		internal
	21	0	r/w	RESERVED		internal
	20	1	r/w	int_tx_idle_chg_mask_lane	Tx_idle_chg Interrupt Mask 	internal
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		internal
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2020			clkgen_tx_lane_reg1_lane	Clock Gen Tx Lane Reg1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	1	r/w	pin_tx_clk_on_lane	Clock Enable For PIN_TXDCLK	internal
					0: Not enabled	
					1: Enabled	
	28	0	r/w	REFCLK_ON_DCLK_DIS_LANE	Referenc Clock On TXDCLK/RXDCLK Disable	
					0: Enable reference clock on PIN_TXDCLK and PIN_RXDCLK when PIN_PLL_READY is low	
					1: Disable reference clock on PIN_TXDCLK and PIN_RXDCLK when PIN_PLL_READY is low	
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	ana_txclk_inv_lane	Analog Transmit Data Clock Active High.	internal
					0: Normal (rising edge strobes parallel data).	
					1: Inverted (falling edge strobes parallel data).	
					This control selects a normal or inverted clock to be used for the parallel transmit data bus in digital wrapper.	
	23	0	r/w	txdclk_ah_lane	Transmit Data Clock Active High.	internal
					0: Normal (rising edge strobes parallel data).	
					1: Inverted (falling edge strobes parallel data).	
					This control selects a normal or inverted clock to be used for the parallel transmit data bus. This provides some ability to fix timing related problems at the parallel interface.	
	22	0	r/w	pt_tx_clk_en_lane	Force Phytest TX Clock Enable.	internal
					 This bit has highest priority.	
	21	0	r/w	rx2tx_lpbk_tx_clk_en_lane	Force RX To TX Loop Back TX Clock Enable.	internal
					Force RX to TX loop back TX clock enable. This bit has highest priority.	
	20	0	r/w	rst_rx2tx_lpbk_tx_clk_lane	Reset RX To TX Loop Back TX Clock	internal
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2024			tx_speed_convert_lane	TX Clock and Data Speed Convert	
	31	0	r/w	LOCAL_DIG_RX2TX_LPBK_EN_LANE	Far End Loopback Enable (Receiver To Transmitter In Local PHY).	
					0: loopback not enabled.	
					1: Send received data back through the transmitter.	
	30	0	r/w	TXD_INV_LANE	Transmit Polarity Invert.	
					It is transmit polarity swap enable.	
					0: No polarity swap	
					1: Polarity Swap (1 = 0 and 0 = 1)	
					This control allows PCB to select a layout where the plus and minus signals are swapped. Internally the logic  inverts the polarity.	
					This inversion comes after PHY Test so the PHY Test patterns would also be inverted.	
	29	0	r/w	add_err_en_lane	TXDATA Error Injection Enable	internal
					0: Disable	
					1: Enable	
					Rising edge triggers error injection. Only inject pt_add_err_num of error in one cycle.	
	[28:26]	3'h0	r/w	add_err_num_lane[2:0]	TXDATA Error Injection Number	internal
					3'b000: 1 bit error	
						
					3'b111: 8 bits errors	
	25	0	r/w	rx2tx_fifo_no_stop_lane	Far End Loopback FIFO Not Stop	internal
					0: Write stops when FIFO is full, Read stops when FIFO is empty	
					1: FIFO does not stop at all	
					This register bit can be set to high when local PHY and remote PHY have same reference clock source	
					This register bit can also be set to high when DTX frequency loop is stable	
	24	0	r/w	rx2tx_fifo_rd_start_point_lane	Far End Loopback FIFO Read Start Point	internal
					0: in the middle of FIFO	
					1: 4 cycles delay of write point	
					This register bit can be set to high when local PHY and remote PHY have same reference clock source. Thus it has short latency. In this case, rx2tx_fifo_no_stop_lane must be set to high.	
	23	0	r	rx2tx_fifo_full_lane	Far End Loopback FIFO Is Full	internal
					When FIFO is full, this register bit is asserted	
					When rx2tx_fifo_status_clear is high, this register bit is de-asserted	
	22	0	r	rx2tx_fifo_empty_lane	Far End Loopback FIFO Is Empty	internal
					When FIFO is empty, this register bit is asserted	
					When rx2tx_fifo_status_clear is high, this register bit is de-asserted	
	21	0	r/w	rx2tx_fifo_status_clear_lane	Far End Loopback FIFO Status Clear	internal
					When this register is high, rx2tx_fifo_full and rx2tx_fifo_empty flags are cleared	
	20	0	r/w	rx2tx_fifo_full_force_lane	Far End Loopback FIFO Full Force	internal
					Rising edge of this register stops write operation for 4 cycles	
					It is used to make FIFO count close to the middle when rx2tx_w_fifo_cnt is close to 16	
	19	0	r/w	rx2tx_fifo_empty_force_lane	Far End Loopback FIFO Empty Force	internal
					Rising edge of this register stops read operation for 4 cycles.	
					It is used to make FIFO count close to the middle when rx2tx_r_fifo_cnt is close to 0	
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	1	r/w	rx2tx_fifo_cnt_rd_req_lane	Far End Loopback FIFO Count Read Request	internal
					0: rx2tx_w_fifo_cnt and rx2tx_r_fifo_cnt are not updated	
					0: rx2tx_w_fifo_cnt and rx2tx_r_fifo_cnt are updated	
	[9:5]	0	r	rx2tx_w_fifo_cnt_lane[4:0]	Far End Loopback FIFO Count In Write Side	internal
					This register is updated when rx2tx_fifo_cnt_rd_req is high	
	[4:0]	0	r	rx2tx_r_fifo_cnt_lane[4:0]	Far End Loopback FIFO Count In Write Side	internal
					This register is updated when rx2tx_fifo_cnt_rd_req is high	
						
	# addr = 0x2028			spd_ctrl_interrupt_reg1_lane	Speed Control Interrupt Register 1	
	31	0	r/w	int_phy_gen_tx_chg_isr_lane	Tx Speed Change Interrupt 	internal
					Interrupt to indicate PIN_PHY_GEN_TX change. In isolation mode, this interrupt is triggered by corresponding register.	
	30	0	r/w	int_phy_gen_rx_chg_isr_lane	Rx Speed Change Interrupt 	internal
					Interrupt to indicate PIN_PHY_GEN_RX change. In isolation mode, this interrupt is triggered by corresponding register.	
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x202c			spd_ctrl_interrupt_reg2	Speed Control Interrupt Register 2	
	31	0	r/w	int_phy_gen_tx_chg_mask_lane	Tx Speed Change Interrupt Mask	internal
	30	0	r/w	int_phy_gen_rx_chg_mask_lane	Rx Speed Change Interrupt Mask	internal
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2030			spd_ctrl_tx_lane_reg1_lane	Speed Control Tx Lane Register 1	
	[31:28]	4'h0	r	pin_phy_gen_tx_rd_lane[3:0]	Tx GEN Value Read	internal
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2034			tx_system_lane		
	31	0	r/w	TX_SEL_BITS_LANE	Select Tx Data Bus Width	
					1'b0: 40-bit when PAM2_EN is 1, 80-bit when PAM2_EN is 0	
					1'b1: 32-bit when PAM2_EN is 1, 64-bit when PAM2_EN is 0	
	30	0	r/w	RESERVED		
	29	0	r/w	TX_PAM2_EN_LANE	Tx PAM2 Enable	
					0: PAM4	
					1: PAM2	
	[28:0]	0	r/w	RESERVED		
						
	# addr = 0x203c			input_tx_pin_reg4_lane	Input Interface Tx Lane Reg4	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	ana_trx_txdcc_dn_lane	Analog Trx Txdcc Calibration Down	internal
					Set value of ana_trx_txdcc_dn when register ana_trx_txdcc_dn_fm_reg is 1 or in isolation/scan mode.	
	19	0	r/w	ana_trx_txdcc_dn_fm_reg_lane	Force Value Of Ana_trx_txdcc_dn From Register	internal
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2040			tx_calibration_lane	tx_calibration_lane	
	[31:2]	0	r/w	RESERVED		
	1	1	r/w	trx_txdcc_dn_req_lane	Analog ANA_TRX_TXDCC_DN Request	internal
					1'b0: register ana_trx_txdcc_dn_rd_lane keep its value	
					1'b1: register ana_trx_txdcc_dn_rd_lane receives value from analog ANA_TRX_TXDCC_DN PIN.	
	0	0	r	ana_trx_txdcc_dn_rd_lane	Analog ANA_TRX_TXDCC_DN Value Read	internal
						
	# addr = 0x2044			dig_tx_rsvd_reg0	Digital TX Reserved Register0	
	[31:16]	16'h0	r/w	DIG_TX_RSVD0_LANE[15:0]	Digital TX Reserved Register0	
	[15:0]	16'h0	r/w	dig_tx_int_rsvd0_lane[15:0]	Internal Digital TX Reserved Register0	internal
						
	# addr = 0x204c			_fieldname__lane	_field description_	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	[15:0]	16'hff00	r/w	ana_trx_ana_rsvd_in_lane[15:0]	Analog TRX Reserved PIN Control	internal
					Connect To Analog Trx_ana_rsvd_in Lane-based PIN	
						
	# addr = 0x2050			tx_emphasis_control0	Tx Emphasis Control0	
	[31:29]	3'h4	r/w	tx_vref_txdrv_sel_lane[2:0]	Tx Margin Voltage	internal
					Selected when PIPE PIN tx_margin is 0	
					000: TX amp=0.88V	
					001:0.9V	
					010: 0.92V	
					011: 0.94V	
					100: 0.96V (default)	
					101: 0.98V	
					110: 1.00V	
					111: 1.02V	
	28	0	r/w	RESERVED		
	27	1	r/w	tx_em_pre2_polarity_lane	Tx Pre2 Emphasis Polarity Control	internal
					0: Opposite as main tap	
					1: Same as main tap	
	26	0	r/w	tx_em_pre2_en_lane	Tx Pre2 Emphasis Control Enable	internal
	25	0	r/w	tx_em_pre2_en_force_lane	Force Tx_em_pre2_en	internal
					0: use internal logic	
					1: use register	
	[24:22]	0	r/w	tx_em_pre2_ctrl_lane[2:0]	Tx Pre2 Emphasis Control	internal
	21	0	r/w	tx_em_pre2_ctrl_force_lane	Force Tx_em_pre2_ctrl	internal
					0: use internal logic	
					1: use register	
	[20:16]	0	r/w	tx_em_post_ctrl_lane[4:0]	Tx Post Emphasis Control	internal
	15	0	r/w	tx_em_post_ctrl_force_lane	Force Tx_em_post_ctrl	internal
					0: use internal logic	
					1: use register	
	14	0	r/w	tx_em_post_en_lane	Tx Post Emphasis Control Enable	internal
	13	0	r/w	tx_em_post_en_force_lane	Force Tx_em_post_en	internal
					0: use internal logic	
					1: use register	
	[12:8]	0	r/w	tx_em_pre_ctrl_lane[4:0]	Tx Pre Emphasis Control	internal
	7	0	r/w	tx_em_pre_ctrl_force_lane	Force Tx_em_pre_ctrl	internal
					0: use internal logic	
					1: use register	
	6	0	r/w	tx_em_pre_en_lane	Tx Pre Emphasis Control Enable	internal
	5	0	r/w	tx_em_pre_en_force_lane	Force Tx_em_pre_en	internal
					0: use internal logic	
					1: use register	
	[4:3]	0	r/w	tx_em_peak_ctrl_lane[1:0]	Tx Peak Amplitude Control	internal
	2	0	r/w	RESERVED		
	1	0	r/w	tx_em_peak_en_lane	Tx Peak Amplitude Control Enable	internal
	0	0	r/w	RESERVED		
						
	# addr = 0x2054			tx_emphasis_control1	Tx Emphasis Control1	
	[31:6]	0	r/w	RESERVED		
	[5:1]	0	r/w	tx_em_bk_ctrl_lane[4:0]	Tx Backup Emphasis Control	internal
	0	0	r/w	tx_em_bk_ctrl_force_lane	Force Tx_em_bk_ctrl	internal
					0: use internal logic	
					1: use register	
						
	# addr = 0x2058			tx_emphasis_control2	Tx Emphasis Control2	
	[31:24]	0	r/w	RESERVED		
	[23:19]	0	r	to_ana_tx_em_bk_ctrl_lane[4:0]	Read Out Value Of Analog Tx_em_bk_ctrl	internal
	18	0	r	to_ana_tx_em_pre2_en_lane	Read Out Value Of Analog Tx_em_pre2_en	internal
	17	0	r	to_ana_tx_em_pre_en_lane	Read Out Value Of Analog Tx_em_pre_en	internal
	16	0	r	to_ana_tx_em_post_en_lane	Read Out Value Of Analog Tx_em_post_en	internal
	15	0	r	to_ana_tx_em_peak_en_lane	Read Out Value Of Analog Tx_em_peak_en	internal
	[14:12]	0	r	to_ana_tx_em_pre2_ctrl_lane[2:0]	Read Out Value Of Analog Tx_em_pre2_ctrl	internal
	[11:7]	0	r	to_ana_tx_em_pre_ctrl_lane[4:0]	Read Out Value Of Analog Tx_em_pre_ctrl	internal
	[6:2]	0	r	to_ana_tx_em_post_ctrl_lane[4:0]	Read Out Value Of Analog Tx_em_post_ctrl	internal
	[1:0]	0	r	to_ana_tx_em_peak_ctrl_lane[1:0]	Read Out Value Of Analog Tx_em_peak_ctrl	internal
						
	# addr = 0x205c			tx_reserved_reg1	Tx Reserved Register 1	
	[31:16]	0	r	trx_ana_rsvd_out_rd_lane[15:0]	TRX_ANA_RSVD_OUT Value	internal
	[15:0]	0	r	pin_reserved_input_tx_rd_lane[15:0]	PIN_RESERVED_INPUT_TX Value	internal
						
	# addr = 0x2060			tx_reserved_reg2	Tx Reserved Register 2	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	[15:0]	0	r/w	pin_reserved_output_tx_lane[15:0]	PIN_RESERVED_OUTPUT_TX Value	internal
						
	# addr = 0x2100			pm_ctrl_rx_lane_reg1_lane	Power Control RX Lane Register1	
	31	0	r/w	ana_pu_rx_force_lane	Force PU_RX To Use Register Value Ana_pu_rx	internal
					0: controlled by internal logic. PU_RX is gated by PU_PLL.	
					1: use register ana_pu_rx	
	30	0	r/w	ana_pu_rx_lane	Powre Up RX.	internal
					This bit must follow power control or speed change sequence and it is controlled by firmware.	
	29	0	r/w	ana_pu_sq_lane	Analog Power Up Squetch Detector	internal
					This bit must follow power control or speed change sequence and it is controlled by firmware.	
	28	0	r/w	pu_sq_force_lane	Force ANA_PU_SQ To Use Register Value	internal
					0: controlled by logic	
					1: use register ana_pu_sq value	
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r	PLL_READY_RX_LANE	Register Read Out Value Of PHY Output Port PIN_PLL_READY_RX	
	23	0	r/w	RESERVED		
	22	0	r/w	pin_pll_ready_rx_lane	PHY Output Port PIN_PLL_READY_RX	internal
					This bit must follow power control or speed change sequence and it is controlled by firmware.	
	21	1	r/w	reset_dtl_lane	Reset DTL	internal
					Reset DTL function. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	20	1	r/w	dtl_clk_off_lane	DTL Clock Off	internal
					Turn off DTL clock. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	19	0	r/w	RX_INIT_DONE_LANE	Rx Initial Sequence Done.	
					Indicate Rx initial sequence is done. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	18	0	r	pin_pu_rx_rd_lane	PIN PU_RX Value Read	internal
	17	0	r/w	RESERVED		
	16	0	r/w	ana_rx_dtl_loop_freeze_lane	Analog DTL Loop Freeze	internal
					0: analog DTL loop is on	
					1: analog DTL loop is freeze	
	15	0	r/w	ana_pu_rx_dly_lane	Powre Up RX Delay	internal
					This bit must follow power control or speed change sequence and it is controlled by firmware.	
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2104			rx_system_lane		
	31	0	r/w	RX_SEL_BITS_LANE	Select Rx Data Bus Width	
					1'b0: 40-bit when PAM2_EN is 1, 80-bit when PAM2_EN is 0	
					1'b1: 32-bit when PAM2_EN is 1, 64-bit when PAM2_EN is 0	
	30	0	r/w	RESERVED		
	29	0	r/w	RX_PAM2_EN_LANE	Rx PAM2 Enable	
					0: PAM4	
					1: PAM2	
	[28:0]	0	r/w	RESERVED		
						
	# addr = 0x2108			input_rx_pin_reg0_lane	Input Interface Register For Rx Lane0	
	[31:28]	4'h0	r/w	PHY_GEN_RX_LANE[3:0]	PHY Rx Speed Generation	
					Set value of phy_gen_rx when register phy_gen_rx_fm_reg is 1 or in isolation/scan mode.	
	ENUM				SerDes mode:	
					0h: 1.25 Gbps	
					1h: 3.125 Gbps	
					2h: 5.15625 Gbps	
					3h: 6.25 Gbps	
					4h: 10.3125 Gbps	
					5h: 12.1875 Gbps	
					6h: 12.5 Gbps	
					7h: 25.78125 Gbps	
					8h: 27.5 Gbps	
					9h: 28.125 Gbps	
					ah: 53.125 Gbps	
					bh: 56.25 Gbps	
					ch: 2.5 Gbps	
					dh: 20.625 Gbps	
	27	0	r/w	phy_gen_rx_fm_reg_lane	Force Value Of Phy_gen_rx From Register	internal
	[26:11]	16'h0	r/w	reserved_input_rx_lane[15:0]	Rx Reserved Input	internal
					Set value of reserved_input_rx when register reserved_input_rx_fm_reg is 1 or in isolation/scan mode.	
	10	0	r/w	reserved_input_rx_fm_reg_lane	Force Value Of Reserved_input_rx From Register	internal
	[9:7]	3'h0	r/w	rx_acjtag_hyst_lane[2:0]	Rx Acjtage Hyst	internal
					Set value of rx_acjtag_hyst when register rx_acjtag_hyst_fm_reg is 1 or in isolation/scan mode.	
	6	0	r/w	rx_acjtag_hyst_fm_reg_lane	Force Value Of Rx_acjtag_hyst From Register	internal
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	pu_rx_lane	Power Up Rx	internal
					Set value of pu_rx when register pu_rx_fm_reg is 1 or in isolation/scan mode.	
	0	0	r/w	pu_rx_fm_reg_lane	Force Value Of Pu_rx From Register	internal
						
	# addr = 0x210c			input_rx_pin_reg1_lane	Input Interface Register For Rx Lane1	
	31	0	r/w	rx_acjtag_ref_sel_lane	ACJTAG Internal Reference Selection:	internal
					0: Set Reference as Ground	
					1: Set reference as a filtered version of input	
	30	0	r/w	rx_acjtag_dcc_en_lane	RX Acjtag Dcc Enable	internal
	29	0	r/w	rx_dc_term_en_lane	Enable Analog Dc Termination During Normal Function Model	internal
	28	0	r/w	ana_rx_voff_pos_fm_reg_lane	Force Value Of Ana_rx_voff_pos From Register	internal
	27	0	r/w	ana_rx_voff_pos_lane	Rx Voff Positive	internal
					Set value of ana_rx_voff_pos when register ana_rx_voff_pos_fm_reg is 1 or in isolation/scan mode.	
	26	0	r/w	rx_acjtag_ref_sel_fm_reg_lane	Force Using Register Rx_acjtag_ref_sel_lane	internal
	25	0	r/w	rx_acjtag_dcc_en_fm_reg_lane	Force Using Register Rx_acjtag_dcc_en_lane	internal
	24	0	r/w	rx_dc_term_en_fm_reg_lane	Force Using Register Rx_dc_term_en_lane	internal
	[23:20]	4'h0	r/w	ana_rx_dn2floop_lane[3:0]	Analog RX DN Indicator To Frequency Loop	internal
					Set value of ana_rx_dn2floop when register ana_rx_dn2floop_fm_reg is 1 or in isolation/scan mode.	
	19	0	r/w	ana_rx_dn2floop_fm_reg_lane	Analog RX DN Indicator To Frequency Loop From Register	internal
					Force value of ana_rx_dn2floop from register ana_rx_dn2floop.	
	[18:15]	4'h0	r/w	ana_rx_up2floop_lane[3:0]	Analog RX UP Indicator To Frequency Loop	internal
					Set value of ana_rx_up2floop when register ana_rx_up2floop_fm_reg is 1 or in isolation/scan mode.	
	14	0	r/w	ana_rx_up2floop_fm_reg_lane	Analog RX UP Indicator To Frequency Loop From Register	internal
					Force value of ana_rx_up2floop from register ana_rx_up2floop.	
	13	0	r/w	rx_acjtag_initn_fm_reg_lane	Force Value Of Rx_acjtag_initn From Register	internal
	12	0	r/w	rx_acjtag_initn_lane	Rx Acjtage Initn	internal
					Set value of rx_acjtag_initn when register rx_acjtag_initn_fm_reg is 1 or in isolation/scan mode.	
	11	0	r/w	rx_acjtag_initp_fm_reg_lane	Force Value Of Rx_acjtag_initp From Register	internal
	10	0	r/w	rx_acjtag_initp_lane	Rx Acjtage Initp	internal
					Set value of rx_acjtag_initp when register rx_acjtag_initp_fm_reg is 1 or in isolation/scan mode.	
	9	0	r/w	rx_acjtag_mode_fm_reg_lane	Force Value Of Rx_acjtag_mode From Register	internal
	8	0	r/w	rx_acjtag_mode_lane	Rx Acjtag Mode	internal
					Set value of rx_acjtag_mode when register rx_acjtag_mode_fm_reg is 1 or in isolation/scan mode.	
	7	0	r/w	RX_INIT_LANE	Rx Initial 	
					Set value of rx_init when register rx_init_fm_reg is 1 or in isolation/scan mode.	
	6	0	r/w	rx_init_fm_reg_lane	Force Value Of Rx_init From Register	internal
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	rx_train_enable_lane	Rx Training Enable	internal
					Set value of rx_train_enable when register rx_train_enable_fm_reg is 1 or in isolation/scan mode.	
	2	0	r/w	rx_train_enable_fm_reg_lane	Force Value Of Rx_train_enable From Register	internal
	1	0	r/w	rx_hiz_lane	Rx High-Z	internal
					Set value of rx_hiz when register rx_hiz_fm_reg is 1 or in isolation/scan mode.	
	0	0	r/w	RESERVED		
						
	# addr = 0x2110			input_rx_pin_reg2_lane	Input Interface Register For Rx Lane2	
	[31:29]	0	r/w	rx_acjtag_dcbias_lane[2:0]	Rx Acjtag Dc Bias Selection	internal
	28	0	r/w	rx_acjtag_dcbias_fm_reg_lane	Force Using Register Rx_acjtag_dcbias_lane	internal
	[27:25]	0	r/w	RESERVED		
	24	0	r/w	rx_acjtag_init_clk_lane	Rx Acjtage Init Clock	internal
					Set value of rx_acjtag_init_clk when register rx_acjtag_init_clk_fm_reg is 1 or in isolation/scan mode.	
	23	0	r/w	rx_acjtag_init_clk_fm_reg_lane	Force Value Of Rx_acjtag_init_clk From Register	internal
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	ana_rx_acjtag_rxp_lane	Rx Acjtage RXP	internal
					Set value of ana_rx_rx_acjtag_rxp when register ana_rx_rx_acjtag_rxp_fm_reg is 1 or in isolation/scan mode.	
	19	0	r/w	ana_rx_acjtag_rxp_fm_reg_lane	Force Value Of Ana_rx_rx_acjtag_rxp From Register	internal
	18	0	r/w	ana_rx_align90_pd_out_lane	Rx Align90 Pd Out	internal
					Set value of ana_rx_align90_pd_out when register ana_rx_align90_pd_out_fm_reg is 1 or in isolation/scan mode.	
	17	0	r/w	ana_rx_align90_pd_out_fm_reg_lane	Force Value Of Ana_rx_align90_pd_out From Register	internal
	16	0	r/w	ana_rx_dll_cal_cmp_out_lane	Rx DLL Calibration Compare Out	internal
					Set value of ana_rx_dll_cal_cmp_out when register ana_rx_dll_cal_cmp_out_fm_reg is 1 or in isolation/scan mode.	
	15	0	r/w	ana_rx_dll_cal_cmp_out_fm_reg_lane	Force Value Of Ana_rx_dll_cal_cmp_out From Register	internal
	14	0	r/w	ana_rx_eom_align_cmp_out_lane	Rx Eom Alignment Calibration Compare Out	internal
					Set value of ana_rx_eom_align_cmp_out when register ana_rx_eom_align_cmp_out_fm_reg is 1 or in isolation/scan mode.	
	13	0	r/w	ana_rx_eom_align_cmp_out_fm_reg_lane	Force Value Of Ana_rx_eom_align_cmp_out From Register	internal
	12	0	r/w	ana_rx_acjtag_rxn_lane	Rx Acjtage RXN	internal
					Set value of ana_rx_rx_acjtag_rxn when register ana_rx_rx_acjtag_rxn_fm_reg is 1 or in isolation/scan mode.	
	11	0	r/w	ana_rx_acjtag_rxn_fm_reg_lane	Force Value Of Ana_rx_rx_acjtag_rxn From Register	internal
	10	0	r/w	ana_rx_sq_out_lane	Rx Sq Output	internal
					Set value of ana_rx_sq_out when register ana_rx_sq_out_fm_reg is 1 or in isolation/scan mode.	
	9	0	r/w	ana_rx_sq_out_fm_reg_lane	Force Value Of Ana_rx_sq_out From Register	internal
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	rx_acjtag_ac_fm_reg_lane	Force Value Of Rx_acjtag_ac From Register	internal
	3	0	r/w	rx_acjtag_ac_lane	Rx Acjtage AC	internal
					Set value of rx_acjtag_ac when register rx_acjtag_ac_fm_reg is 1 or in isolation/scan mode.	
	2	0	r/w	rx_acjtag_en_fm_reg_lane	Force Value Of Rx_acjtag_en From Register	internal
	1	0	r/w	rx_acjtag_en_lane	Rx Acjtage Enable	internal
					Set value of rx_acjtag_en when register rx_acjtag_en_fm_reg is 1 or in isolation/scan mode.	
	0	0	r/w	RESERVED		
						
	# addr = 0x2114			spd_ctrl_rx_lane_reg1_lane	Speed Control Rx Lane Register 1	
	[31:28]	4'h0	r	pin_phy_gen_rx_rd_lane[3:0]	Rx GEN Value Read	internal
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2118			dig_rx_rsvd_reg0	Digital RX Reserved Register 0	
	[31:16]	16'h0	r/w	dig_rx_rsvd0_lane[15:0]	Digital RX Reserved Register 0	internal
	[15:0]	16'h0	r/w	dig_rx_int_rsvd0_lane[15:0]	Digital RX Internal Reserved Register 0	internal
						
	# addr = 0x211c			clkgen_rx_lane_reg1_lane	Clock Gen Rx Lane Reg1	
	31	0	r/w	RESERVED		
	30	1	r/w	ana_rxclk_inv_lane	Analog Receiver Data Clock Active High.	internal
					0: Normal (rising edge strobes parallel data).	
					1: Inverted (falling edge strobes parallel data).	
					This control selects a normal or inverted clock to be used for the parallel receive data bus in digital wrapper. 	
	29	1	r/w	pin_rx_clk_on_lane	Clock Enable For PIN_RXDCLK	internal
					0: Not enabled	
					1: Enabled	
	28	0	r/w	RESERVED		
	27	1	r/w	frame_sync_det_clk_en_lane	Clock Enable For Frame_sync_det  Clock	internal
					0: Not enabled	
					1: Enabled	
	26	0	r/w	rst_frame_sync_det_clk_lane	Software Reset For Frame_sync_de_clk Clock Domain	internal
					0: Not reset	
					1: Reset	
	25	0	r/w	rxdclk_ah_lane	Receiver Data Clock Active High.	internal
					0: Normal (rising edge strobes parallel data).	
					1: Inverted (falling edge strobes parallel data).	
					This control selects a normal or inverted clock to be used for the parallel receive data bus. This provides some ability to fix timing related problems at the parallel interface. The clock loading is often higher than the data bus loading which affects the clock to data timing	
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	pt_rx_clk_en_lane	Force Phytest RX Clock Enable.	internal
					Force phytest RX clock enable. This bit has highest priority.	
	21	0	r/w	rx2tx_lpbk_rx_clk_en_lane	Force RX To TX Loop Back Clock Enable.	internal
					Force RX to TX loop back clock enable. This bit has highest priority.	
	20	0	r/w	rst_rx2tx_lpbk_rx_clk_lane	Reset RX To TX Loop Back Clock	internal
	19	0	r/w	RESERVED		
	18	0	r/w	rst_sq_mcu_clk_lane	Reset SQ Filter Clock 	internal
	17	0	r/w	dtl_floop_clk_off_lane	DTL Frequency Loop Clock Off	internal
					Turn off DTL frequency loop clock	
	16	0	r/w	dtl_floop_clk_en_lane	DTL Frequency Loop Clock Enable	internal
					Force DTL frequency loop clock enable. This bit has highest priority.	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2120			frame_sync_det_reg0	Frame Sync Detection Reg0	
	[31:30]	2'h3	r/w	frame_det_midd_level_lane[1:0]	Middle Level For Frame Detection	internal
					0: all bits are used for checking	
					1: 1 bit is ignored	
					2: 2 bits are ignored	
					3: 3 bits are ignored	
	[29:28]	2'h3	r/w	frame_det_side_level_lane[1:0]	Side Level For Frame Detection	internal
					0: all bits are used for checking	
					1: 1 bit is ignored	
					2: 2 bits are ignored	
					3: 3 bits are ignored	
	27	0	r/w	FRAME_LOCK_SEL_LANE	Frame Lock Select	
					0: use internal generated frame lock signal	
					1: use PIN_TX_TRAIN_ENABLE as frame_lock	
	[26:24]	3'h1	r/w	good_marker_num_lane[2:0]	Good Frame Marker Number	internal
					When good marker number is reached, frame is locked	
	[23:21]	3'h4	r/w	bad_marker_num_lane[2:0]	Bad Frame Marker Number	internal
					When bad marker number is reached, frame is unlocked	
	[20:12]	0	r/w	RESERVED		
	11	1	r/w	frame_end_sel_lane	Frame End Selection For Frame Detection	internal
					0: use one cycle frame end	
					1: use three cycle frame end	
	10	1	r/w	FRAME_REALIGN_MODE_LANE	Realign Mode Select	
					0: realign any time	
					1: realign when frame_det_window is high	
	9	0	r/w	FRAME_DET_MODE_LANE	Frame Lock Detection Mode	
					0: good_marker_num_lane and bad_marker_num_lane are used	
					1: PIN_TX_TRAIN_FRAME_LOCK_DETECTED is high when frame marker is detected	
	8	0	r/w	align_stat_rd_req_lane	Align Status Read Request	internal
					The frame_sync detect status is saved to register for read at the rising edge of this signal.	
	7	0	r	word_found_lane	Word Align Found Indicator	internal
					0: Word not found	
					1: Word found	
					This is a latched version of word detected. Toggle ALIGN_STAT_RD_REQ from 0 to 1 to 0 to clear this flag.	
	6	0	r	FRAME_FOUND_LANE	Frame Found Indicator	
					Indicates that a TX training frame marker has been found. It can be cleared by register align_stat_rd_req	
	5	0	r	frame_lock_lane	Frame Lock Indicator	internal
					Indicates that frame lock	
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2124			frame_sync_det_reg1	Frame Sync Detection Reg1	
	[31:16]	0	r	frame_align_level_lane[15:0]	Frame Alignment Level Register Readout	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2128			frame_sync_det_reg2	Frame Sync Detection Reg2	
	[31:16]	0	r	align_pos_lane[79:64]	Data Alignment Position	internal
					Alignment position for frame marker detection, sync detection or word alignment	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x212c			frame_sync_det_reg3	Frame Sync Detection Reg3	
	[31:0]	0	r	align_pos_lane[63:32]	Data Alignment Position	internal
					Alignment position for frame marker detection, sync detection or word alignment	
						
	# addr = 0x2130			frame_sync_det_reg4	Frame Sync Detection Reg4	
	[31:0]	0	r	align_pos_lane[31:0]	Data Alignment Position	internal
					Alignment position for frame marker detection, sync detection or word alignment	
						
	# addr = 0x2140			rx_lane_interrupt	RX Lane Interrupt Register	
	31	0	r/w	RESERVED		
	30	0	r/w	frame_lock_isr_lane	Frame Lock Interrupt To MCU	internal
					To indicate frame marker lock after detecting reg_good_marker_num of frame marker	
	29	0	r/w	frame_unlock_isr_lane	Frame Unlock Interrupt To MCU	internal
					To indicate frame lock lost after detecting reg_bad_marker_num_lane of frame marker	
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2144			rx_lane_interrupt_mask	RX Lane Interrupt Mask Register	
	31	0	r/w	RESERVED		
	30	0	r/w	frame_lock_mask_lane	Frame Lock Interupt Disable	internal
					0: Disable	
					1: Enable	
	29	0	r/w	frame_unlock_mask_lane	Frame Unlock Interupt Disable	internal
					0: Disable	
					1: Enable	
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2148			rx_data_path_reg	RX Data Path Regiser	
	31	0	r/w	LOCAL_DIG_TX2RX_LPBK_EN_LANE	Parallel Transmit To Receive Loopback Enable	
					0: Not enabled	
					1: Enabled	
					The parallel data received on the transmit data bus for the transmission is looped back to the receive parallel bus and bypasses the majority of the PHY circuits.	
	30	0	r/w	DET_BYPASS_LANE	Bypass Frame Detection And Sync Detection For RXDATA	
					0: Frame detection or sync detection is enabled, PIN_RXDATA has cycle delay from analog, if sync detection is used or frame marker detection is used, this bit must be set to 0	
					1: Directly output analog data, PIN_RXDATA has no cycle delay from analog	
	29	0	r/w	RXD_INV_LANE	Receive Polarity Invert	
					It is receive polarity swap enable.	
					0: No polarity swap	
					1: Polarity Swap (1 becomes 0 and 0 becomes 1)	
					This control allows PCB to select a layout where the plus and minus signals are swapped. Internally the logic can invert the polarity.	
					This inversion comes before the PHY Test logic so the PHY Test module also sees the inversion.	
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x214c			rx_reserved_reg	RX Reserved Register	
	[31:16]	0	r/w	pin_reserved_output_rx_lane[15:0]	PIN_RESERVED_OUTPUT_RX Value	internal
	[15:0]	0	r	pin_reserved_input_rx_rd_lane[15:0]	PIN_RESERVED_INPUT_RX Value	internal
						
	# addr = 0x2150			rx_calibration_reg	_field description_	
	[31:21]	0	r/w	RESERVED		
	20	1	r/w	rx_sq_out_rd_req_lane	Analog Rx SQ Calibration Read Out Request	internal
	19	1	r/w	rx_voff_pos_rd_req_lane	Analog Rx Sampler Calibration Read Out Request	internal
	18	1	r/w	rx_eom_align_cmp_out_rd_req_lane	Analog Rx EOM Alignment Calibration Read Out Request	internal
	17	1	r/w	rx_dll_cal_cmp_out_rd_req_lane	Analog Rx DLL Calibration Read Out Request	internal
	16	1	r/w	rx_align90_pd_out_rd_req_lane	Analog Rx Align90 Calibration Read Out Request	internal
	[15:5]	0	r/w	RESERVED		
	4	0	r	ana_rx_sq_out_rd_lane	Analog Rx_sq_out	internal
	3	0	r	ana_rx_voff_pos_rd_lane	Analog Rx_voff_pos	internal
	2	0	r	ana_rx_eom_align_cmp_out_rd_lane	Analog Rx_eom_align_cmp_out	internal
	1	0	r	ana_rx_dll_cal_cmp_out_rd_lane	Analog Rx_dll_cal_cmp_out	internal
	0	0	r	ana_rx_align90_pd_out_rd_lane	Analog Rx_align90_pd_out	internal
						
	# addr = 0x2160			dtl_reg0	DTL related register 0	
	31	0	r/w	sel_mu_f_lane	Select Mu Phase Selector And Frequency Selector	internal
					0: select initial u Phase selector and u Frequency selector	
					1: select final u Phase selector and u Frequency selector	
					This field is taken as asynchronous signal.	
	30	0	r/w	dtl_floop_freeze_lane	DTL Frequency Loop Freeze	internal
					This signal freezes the update of CDR phase and frequency loops.	
					0: Not freeze	
					1: Freeze	
					This field is taken as asynchronous signal.	
	[29:28]	2'h2	r/w	dtl_clk_mode_lane[1:0]	DTL Clock Mode	internal
					2'b00: Digital DTL clock is same as PLL frequency	
					2'b01: Digital DTL clock is 1/2 PLL frequency	
					2'b10: Digital DTL clock is 1/4 PLL frequency	
					2'b11: Digital DTL clock is 1/8 PLL frequency	
					This field is taken as asynchronous signal.	
	27	0	r/w	dtl_clamping_en_lane	DTL Frequency Offset Clamping Enable	internal
					0: when saturated, foffset is reset to the value which is determined by reg_dtl_clamp_rst_mode_lane[1:0]	
					1: when saturated, foffset is hold	
					This field is taken as asynchronous signal.	
	[26:24]	3'h6	r/w	dtl_clamping_sel_lane[2:0]	DTL Frequency Offset Clamping Setting	internal
	ENUM				When reg_dtl_clamping_scale_lane is 0	
					3'b000: 14000ppm (14/1024)	
					3'b001: 12000ppm (12/1024)	
					3'b010: 11000ppm (11/1024)	
					3'b011: 10000ppm (10/1024)	
					3'b100: 9000ppm (9/1024)	
					3'b101: 8000ppm (8/1024)	
					3'b110: 7000ppm (7/1024)	
					3'b111: 6000ppm (6/1024)	
	ENUM				When reg_dtl_clamping_scale_lane is 1	
					3'b000: 7000ppm (14/2048)	
					3'b001: 6000ppm (12/2048)	
					3'b010: 5500ppm (11/2048)	
					3'b011: 5000ppm (10/2048)	
					3'b100: 4500ppm (9/2048)	
					3'b101: 4000ppm (8/2048)	
					3'b110: 3500ppm (7/2048)	
					3'b111: 3000ppm (6/2048)	
					This field is taken as static signal.	
	23	0	r/w	dtl_clamping_scale_lane	DTL Clamping Value Scale	internal
					0: not scaled (default)	
					1: 1/2 down scale	
					This field is taken as asynchronous signal.	
	[22:21]	2'h0	r/w	DTL_CLAMPING_RATIO_NEG_LANE[1:0]	DTL Negitive Side Amplitude Clamping Ratio	
					Scale DTL clamping value for negative side from positive side.	
					2'b00: negative side dtl clamping value is same as positive side	
					2'b01: negative side dtl clamping value is1/2 of positive side	
					2'b10: negative side dtl clamping value is 1/4 of positive side	
					2'b11: negative side dtl clamping value is 1/8 of positive side	
					This field is taken as static signal.	
	20	0	r/w	rx_foffset_extraction_en_lane	Receiver Frequency Offset Extraction Enable.	internal
					0: Not enabled	
					1: Enabled	
	19	0	r/w	rx_foffset_extraction_rst_lane	Receiver Frequency Offset Extraction Reset. 	internal
					It is OR'ed with sft_rst_no_reg and reset_dtl	
					0: not reset	
					1: Reset	
	[18:17]	2'h2	r/w	avg_window_lane[1:0] 	Average Window.	internal
					Defines the number of peaks to be averaged for each update during RX offset extraction.	
					2'b00: 256	
					2'b01: 512	
					2'b10: 1024	
					2'b11: 2048	
					The default value is 2h.	
	16	0	r/w	rx_foffset_rd_req_lane	RX Frequency Offset Read Request	internal
					Request to update rx_foffset for register read	
					Rising edge: the frequency offset detector circuit updates the RX frequency offset value for register read.	
					The rx_foffset_rdy goes high when the offset value is ready.	
	15	1	r/w	SSC_DSPREAD_RX_LANE	Spread Spectrum Clock Down-spread For RX Frequency Offset Extraction	
					This field sets the incoming RX signal SSC type for RX frequency offset extraction which can be read out from register rx_foffset_rd. It may have different setting than SSC_DSPREAD_TX.	
					0: Center-spread	
					1: Down-spread	
	14	1	r/w	DTL_FLOOP_EN_LANE	DTL Frequency Loop Enable.	
					This configures the CDR to turn on the frequency loop.	
					This is required to support the reception of SSC, or to handle large frequency offsets between the incoming data and the local clock.	
					0: frequency loop set to initial value	
					1: frequency loop is enabled	
	13	1	r/w	DTL_SQ_DET_EN_LANE	Squelch Detector Enable For DTL	
					This bit gates the squelch detect signal from the analog logic. This is a test mode feature only. 	
					0: CDR tracking works as usual where it depends on the squelch detector signal.	
					1: CDR keeps tracking regardless of squelch detector signal.	
	12	0	r/w	clear_dtl_clamping_triggered_lane	Clear DTL Clamping Status Register	internal
					0: Don't clear	
					1: Clear	
	[11:10]	2'h2	r/w	dtl_clamp_rst_mode_lane[1:0]	DTL Clamping Reset Mode	internal
					When dtl_clamping_en_lane = 0 , frequency offset is reset to:	
					2'b00: dtl_clamp_foffs_lane[9:0]	
					2'b01: init_rxfoffs_lane[9:0]	
					2'b10: wrap around within two clamping value	
					2'b11: wrap around within all range	
	[9:0]	10'h0	r/w	dtl_clamp_foffs_lane[9:0]	DTL Frequency Offset Clamping Reset Value	internal
					When dtl_clamping_en_lane = 0 and dtl_clamp_rst_mode_lane[1:0] = 0, frequency offset is reset to dtl_clamp_foffs[9:0]. unit is 30.5ppm	
						
	# addr = 0x2164			dtl_reg1	DTL related register 1	
	[31:28]	4'h0	r/w	rx_foffset_ready_cnt_lane[3:0]	SSC Detection Window Count. 	internal
					SSC detection result is ready after (rx_foffset_ready_cnt_lane +1) x 4) windows.	
	[27:24]	4'h2	r/w	rx_foffset_ready_thres_lane[3:0]	SSC Detection Threshold.	internal
					If error count < rx_foffset_ready_thres_lane[3:0] during the SSC detection window, SSC is found.	
	[23:20]	4'h0	r/w	rx_foffset_ssc_bias_lane[3:0]	Receiver Frequency Offset Spread Spectrum Clock Bias.	internal
					SSC BIAS adds additional frequency offset on top of the SSC and value from frequency offset detector circuit.	
					Unit is 30.5 ppm	
	[19:16]	4'h2	r/w	rx_foffset_ssc_detect_thres_lane[3:0]	Receiver Frequency Offset Spread Spectrum Clock Detect Threshold. 	internal
					If (max_peak - min_peak) < four times of this threshold, it is judged as no SSC in the received signal.	
	[15:13]	3'h2	r/w	RX_SELMUFF_LANE[2:0]	Select Final Multiple Frequency.	
					Sets final coefficient value for receiver CDR frequency loop. The bandwidth setting can be managed with respect to the data rate.	
					3'b000: 1/64 (largest bandwidth)	
					3'b001: 1/128	
					3'b010: 1/256	
					3'b011: 1/512	
					3'b100: 1/1024	
					3'b101: 1/2048 (smallest bandwidth)	
					This setting is used for PHY_GEN_RX=0	
	[12:10]	3'h1	r/w	RX_SELMUFI_LANE[2:0]	Select Initia Multiple Frequencyl.	
					Sets the initial bandwidth value for the receiver CDR frequency loop. This bandwidth is used during acquisition. The bandwidth setting can be managed with respect to the data rate.	
					3'b000: 1/64 (largest bandwidth)	
					3'b001: 1/128	
					3'b010: 1/256	
					3'b011: 1/512	
					3'b100: 1/1024	
					3'b101: 1/2048 (smallest bandwidth)	
					When the training mode is disabled, RX_SETMUFI_LANE controls the CDR frequency loop setting, and RX_SELMUFF_LANE is not used.	
					RX_SELMUFI and RX_SELMUFF must be programmed to the same values.	
					A smaller number gives a higher loop bandwidth.	
					The ratio between RX_SELMUPF_LANE and RX_SELMUFF_LANE provides a damping factor.	
					This setting is used for PHY_GEN_RX=0	
	[9:0]	10'h0	r/w	init_rxfoffs_lane[9:0]	Initial RX Frequency Offset	internal
					The unit is 30.5ppm	
						
	# addr = 0x2168			dtl_reg2	DTL related register 2	
	31	0	r	rx_foffset_rdy_lane	Receiver Frequency Offset Ready.	internal
					0: RX frequency offset is not ready to read	
					1: The frequency offset value is ready.	
	[30:21]	0	r	rx_foffset_rd_lane[9:0]	Receiver Frequency Offset Read Value.	internal
					To read extracted frequency offset, rx_foffset_rd_req_lane should be toggled.	
	20	0	r/w	DTL_STEP_MODE_LANE	DTL Step Mode	
					0: Use real step.	
					1: Use majority vote.	
	19	0	r/w	RX_FOFFSET_DISABLE_LANE	Disable Rx Frequency Offset	
					0: frequency offset is added to RX phase interpolator	
					1: frequency offset is added to PLL phase interpolator	
	18	0	r/w	RESERVED		
	17	0	r	dtl_clamping_triggered_lane	DTL Frequency Offset Clamping Triggered	internal
					0: DTL frequency offset never reaches the clamping range	
					1: DTL frequency offset reaches the clamping range	
					This register bit is used to indicate if the frequency offset ever reaches the DTL clamping range. It is a level signal and can be cleared by register clear_dtl_clamping_triggered_lane.                     	
	16	0	r	rx_ssc_found_lane	Spread Spectrum Clock Found.	internal
					0: No SSC detected on received data	
					1: SSC was detected on received data	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	[13:0]	14'h064f	r/w	rx_foffset_extra_m_lane[13:0]	RX Frequency Offset Exctraction SSC Frequency. 	internal
						
	# addr = 0x216c			dtl_reg3	DTL related register 3	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	[29:24]	6'hb	r/w	pm_dis_timer_sel_lane[5:0]	Nnumber Of Frames, Each Frame Is 4 DTL Clock	internal
	23	0	r/w	pm_auto_ctrl_en_lane	1: Enable Pattern Match Enable Control Feature.	internal
					0: Disable pattern match enable control feature, pattern match always enabled.	
	22	1	r/w	pm_dis_timer_on_lane	1: Pattern Match Disable After Number Of Frames Specified By Pm_dis_timer_sel_lane[5:0]	internal
					0: Pattern match disable after a continues number of of all-zero frames have received.	
	21	1	r/w	pm_en_timer_on_lane	1: Pattern Match Resume After Number Of Frames Specified By Pm_en_timer_sel_lane[2:0]	internal
					0: Pattern match resume  after a number of nt-all-zero frames have received.	
	[20:18]	3'h2	r/w	pm_en_timer_sel_lane[2:0]	Select Number Of Frames, Each Frame Is 4 DTL Clock	internal
					3'h0: 8	
					3'h1: 16	
					3'h2: 32	
					3'h3: 64	
					3'h4: 128	
					3'h5: 255	
					Others: 255	
	17	0	r/w	ana_rx_cdr_pattern_en_force_lane	Analog RX CDR Pattern Enable Force	internal
	16	0	r/w	ana_rx_cdr_pattern_en_lane	Analog RX CDR Pattern Enable	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	[9:0]	0	r	rx_extra_ssc_amp_rd_lane[9:0]	RX SSC Amplitude Extracted	internal
					To read extracted SSC amplitude, rx_foffset_rd_req should be toggled.	
						
	# addr = 0x2170			sq_reg0	squelch glitch filter control	
	[31:16]	16'h7	r/w	SQ_LPF_LANE[15:0]	Squelch Glitch Filter Delay For SQ_OUT High Level 	
					When SQ_OUT from analog maintains high level longer than (sq_lpf[15:0]+3)*T_PIN_RXDCLK, SQ_DETECTED becomes high. When SQ_OUT from analog maintains high level shorter than (sq_lpf[15:0]+1)*T_PIN_RXDCLK, SQ_DETECTED stays low, the high pulse of SQ_OUT is filtered out.	
	15	0	r	PIN_RX_SQ_OUT_RD_LANE	Pin Rx Sq Output Read	
					To read value of pin_rx_sq_out	
	14	0	r	PIN_RX_SQ_OUT_LPF_RD_LANE	Pin Rx Sq Low Pass Filter Output Read	
					To read value of pin_rx_sq_out_lpf	
	13	0	r/w	SQ_GATE_RXDATA_EN_LANE	Use Filtered SQ Output To Gate PIN_RXDATA_LSB/MSB.	
					0: do not use sq_out_filtered to gate PIN_RXDATA_LSB/MSB	
					1: use sq_out_filtered to gate PIN_RXDATA_LSB/MSB	
	12	0	r/w	SQ_LPF_EN_LANE	Squelch Glitch Filter Enable 	
					0: SQ_DETECTED from analog SQ_OUT directly	
					1: SQ_DETECTED is high when SQ_OUT is high for a certain time.	
	11	1	r/w	INT_SQ_LPF_EN_LANE	Select Low Pass Filtered Sq Signal For Internal Modules, Not For Interface	
					0: Select deglitch or non-deglitch analog SQ signal	
					1: Select filtered SQ signal	
	10	1	r/w	sq_detected_gate_en_lane	SQ_DETECTED Gate Enable	internal
					0: SQ_DETECTED is not gated during power on sequence or SQ calibration	
					1: SQ_DETECTED is gated during power on sequence or SQ calibration and its value is decided by register "sq_detected_during_cal"	
	9	1	r/w	sq_detected_during_cal_lane	SQ_DETECTED Value During Power On Sequence Or SQ Calibration	internal
					This value is assigned to SQ_DETECTED during power on sequence or SQ calibration	
	8	0	r/w	SQ_DEGLITCH_EN_LANE	Sq Deglitch Enable	
					0: Don't deglitch analog SQ output	
					1: Deglitch analog SQ output	
	[7:4]	4'h6	r/w	SQ_DEGLITCH_WIDTH_N_LANE[3:0]	Sq Deglitch Filter Width For Negative Pulse	
					This register controls glitch width which can be removed. It removes sq_deglitch_width_n cycles of MCU clock.	
	[3:0]	4'h6	r/w	SQ_DEGLITCH_WIDTH_P_LANE[3:0]	Sq Deglitch Filter Width For Positive Pulse	
					This register controls glitch width which can be removed. It removes sq_deglitch_width_p cycles of MCU clock.	
						
	# addr = 0x2200			mcu_control_lane	MCU Control Register	
	[31:30]	0	r/w	RESERVED		
	29	0	r	clkcpu_en_lane	MCU Clock Status	internal
					1 : MCU core clock is enabled	
					0 : MCU core clock is disabled	
	28	0	r	intoccus_mcu_lane	MCU Interrupt Occurred In Hold Mode	internal
					1 : MCU receives INT during hold mode	
					0 : Normal operation	
	27	0	r	holda_mcu_lane	MCU  Hold ACK	internal
					1 : MCU is in hold mode	
					0 : Normal operation	
	26	0	r/w	bypass_cache_lane	Cache Bypass	internal
					Bypass cache memory and control. MCU0 directly read data from main program memory	
					1: Bypass Cache Memory	
					0: Enable Cache Memory	
	25	0	r/w	bypass_arbiter_lane	Cache Arbiter Bypass	internal
					MCU lane directly uses program memory and bypass cache. Other MCUs should be disabled	
					1: Bypass Cache Arbiter Function	
					0: Enable Cache Arbiter Function	
	24	0	r/w	rst_reg_clk_lane	Reset Lane Control Register	internal
					1: Reset lane control register	
					0: Not reset	
	[23:9]	0	r/w	RESERVED		
	8	0	r/w	mcu_restart_lane	MCU Restart	internal
					Setting this register 0 then 1 resets and restarts MCU	
	[7:0]	0	r	mcu_id_lane[7:0]	MCU Lane ID For Each Lane	internal
						
	# addr = 0x2204			mcu_gpio	MCU GPIO Control Register	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	gpo_sel_lane	GPIO Control Select	internal
					1: PIN_GPO is controlled by MCU output ports	
					0: PIN_GPO is controlled by registers pin_gpo_lane[7:0]	
	[23:16]	0	r/w	pin_gpo_lane[7:0]	PIN_GPO_LANE Control Register	internal
					Set PIN_GPO value when register gpo_sel_lane=1	
	[15:8]	0	r	pin_gpo_rd_lane[7:0]	PIN_GPO Read Back Value	internal
	[7:0]	0	r	pin_gpi_rd_lane[7:0]	PIN_GPI Read Back Value	internal
						
	# addr = 0x2208			cache_debug0	Cache Control Debug Register 0	
	31	1	r/w	int_enable_all_lane	Overall MCU INT Enable	internal
	[30:24]	0	r/w	RESERVED		
	[23:19]	5'h0	r/w	mem_line_sel1_lane[4:0]	Cache Control Debug Register	internal
					Select memory line index for debug	
	[18:14]	5'h0	r/w	mem_line_sel0_lane[4:0]	Cache Control Debug Register	internal
					Select memory line index for debug	
	[13:9]	5'h0	r/w	line_tag_sel_lane[4:0]	Cache Control Debug Register	internal
					Select one of 32 line tags for read back 	
	[8:0]	9'h0	r	line_tag_lane[8:0]	Cache Control Debug Register	internal
					Cache line tag readback value	
						
	# addr = 0x220c			cache_debug1	Cache Control Debug Register 1	
	[31:10]	0	r/w	RESERVED		
	[9:5]	5'h0	r/w	miss_line_sel1_lane[4:0]	Cache Control Debug Register	internal
					Select memory line index for debug	
	[4:0]	5'h0	r/w	miss_line_sel0_lane[4:0]	Cache Control Debug Register	internal
					Select memory line index for debug	
						
	# addr = 0x2210			mcu_info0_lane	Lane MCU Information Register 0	
	[31:0]	32'h0	r	mcu_command0_lane[31:0]	For Firmware Only	internal
						
	# addr = 0x2214			mcu_info1_lane	Lane MCU Information Register 1	
	[31:0]	32'h0	r	mcu_command1_lane[31:0]	For Firmware Only	internal
						
	# addr = 0x2218			mcu_info2_lane	Lane MCU Information Register 2	
	[31:0]	32'h0	r	mcu_command2_lane[31:0]	For Firmware Only	internal
						
	# addr = 0x221c			mcu_info3_lane	Lane MCU Information Register 3	
	[31:0]	32'h0	r	mcu_command3_lane[31:0]	For Firmware Only	internal
						
	# addr = 0x2220			mcu_info4_lane	Lane MCU Information Register 4	
	[31:0]	32'h0	r	mcu_command_all0_lane[31:0]	For Firmware Only	internal
						
	# addr = 0x2224			mcu_info5_lane	Lane MCU Information Register 5	
	[31:0]	32'h0	r	mcu_command_all1_lane[31:0]	For Firmware Only	internal
						
	# addr = 0x2228			mcu_info6_lane	Lane MCU Information Register 6	
	[31:0]	32'h0	r	mcu_command_all2_lane[31:0]	For Firmware Only	internal
						
	# addr = 0x222c			mcu_info7_lane	Lane MCU Information Register 8	
	[31:0]	32'h0	r	mcu_command_all3_lane[31:0]	For Firmware Only	internal
						
	# addr = 0x2230			mcu_status0_lane	Lane MCU Status Register 0	
	[31:0]	32'h0	r/w	mcu_status0_lane[31:0]	For Firmware Only	internal
						
	# addr = 0x2234			mcu_status1_lane	Lane MCU Status Register 1	
	[31:0]	32'h0	r/w	mcu_status1_lane[31:0]	For Firmware Only	internal
						
	# addr = 0x2238			mcu_status2_lane	Lane MCU Status Register 2	
	[31:0]	32'h0	r/w	mcu_status2_lane[31:0]	For Firmware Only	internal
						
	# addr = 0x223c			mcu_status3_lane	Lane MCU Status Register 3	
	[31:0]	32'h0	r/w	mcu_status3_lane[31:0]	For Firmware Only	internal
						
	# addr = 0x2240			mcu_int0_control	MCU INT Control Register 0	
	[31:28]	0	r/w	RESERVED		
	27	0	r/w	int0_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT0	internal
	26	0	r/w	int0_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT0	internal
	25	0	r/w	int0_pin_papta_train_enable_int_en_lane	Enable Pin_papta_train_enable_int INT	internal
	24	0	r/w	int0_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int0_pin_local_ctrl_field_ready_int_en_lane	PIN_LOCAL_CTRL_FIELD_READY INT	internal
	22	0	r/w	int0_mem_ecc_error_int_en_lane	Memory ECC Error For INT0	internal
	21	0	r/w	int0_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT0	internal
	20	0	r/w	int0_mcu_int_en_lane	Enable Mcu_int For INT0	internal
	19	0	r/w	int0_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT0	internal
	18	0	r/w	int0_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT0	internal
	17	0	r/w	int0_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT0	internal
	16	0	r/w	int0_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT0	internal
	15	0	r/w	int0_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT0	internal
	14	0	r/w	int0_pm_pcie_func_chg_int_en_lane	Enable Pm_pcie_func_chg_int For INT0	internal
	13	0	r/w	int0_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT0	internal
	12	0	r/w	int0_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT0	internal
	11	0	r/w	int0_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT0	internal
	10	0	r/w	int0_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT0	internal
	9	0	r/w	int0_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT0	internal
	8	0	r/w	int0_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT0	internal
	7	0	r/w	int0_frame_lock_int_en_lane	Enable Frame_lock_int For INT0	internal
	6	0	r/w	int0_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT0	internal
	5	0	r/w	int0_timer3_int_en_lane	Enable Timer4_int For INT0	internal
	4	0	r/w	int0_timer2_int_en_lane	Enable Timer3_int For INT0	internal
	3	0	r/w	int0_timer1_int_en_lane	Enable Timer2_int For INT0	internal
	2	0	r/w	int0_timer0_int_en_lane	Enable Timer1_int For INT0	internal
	1	0	r/w	int0_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT0	internal
	0	0	r/w	int0_pm_chg_int_en_lane	Enable Pm_chg_int For INT0	internal
						
	# addr = 0x2244			mcu_int1_control	MCU INT Control Register 1	
	[31:28]	0	r/w	RESERVED		
	27	0	r/w	int1_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT1	internal
	26	0	r/w	int1_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT1	internal
	25	0	r/w	int1_pin_papta_train_enable_int_en_lane	Enable Pin_papta_train_enable_int INT	internal
	24	0	r/w	int1_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int1_pin_local_ctrl_field_ready_int_en_lane	PIN_LOCAL_CTRL_FIELD_READY INT	internal
	22	0	r/w	int1_mem_ecc_error_int_en_lane	Memory ECC Error For INT1	internal
	21	0	r/w	int1_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT1	internal
	20	0	r/w	int1_mcu_int_en_lane	Enable Mcu_int For INT1	internal
	19	0	r/w	int1_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT1	internal
	18	0	r/w	int1_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT1	internal
	17	0	r/w	int1_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT1	internal
	16	0	r/w	int1_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT1	internal
	15	0	r/w	int1_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT1	internal
	14	0	r/w	int1_pm_pcie_func_chg_int_en_lane	Enable Pm_pcie_func_chg_int For INT1	internal
	13	0	r/w	int1_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT1	internal
	12	0	r/w	int1_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT1	internal
	11	0	r/w	int1_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT1	internal
	10	0	r/w	int1_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT1	internal
	9	0	r/w	int1_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT1	internal
	8	0	r/w	int1_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT1	internal
	7	0	r/w	int1_frame_lock_int_en_lane	Enable Frame_lock_int For INT1	internal
	6	0	r/w	int1_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT1	internal
	5	0	r/w	int1_timer3_int_en_lane	Enable Timer4_int For INT1	internal
	4	0	r/w	int1_timer2_int_en_lane	Enable Timer3_int For INT1	internal
	3	0	r/w	int1_timer1_int_en_lane	Enable Timer2_int For INT1	internal
	2	0	r/w	int1_timer0_int_en_lane	Enable Timer1_int For INT1	internal
	1	0	r/w	int1_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT1	internal
	0	0	r/w	int1_pm_chg_int_en_lane	Enable Pm_chg_int For INT1	internal
						
	# addr = 0x2248			mcu_int2_control	MCU INT Control Register 2	
	[31:28]	0	r/w	RESERVED		
	27	0	r/w	int2_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT2	internal
	26	0	r/w	int2_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT2	internal
	25	0	r/w	int2_pin_papta_train_enable_int_en_lane	Enable Pin_papta_train_enable_int INT	internal
	24	0	r/w	int2_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int2_pin_local_ctrl_field_ready_int_en_lane	PIN_LOCAL_CTRL_FIELD_READY INT	internal
	22	0	r/w	int2_mem_ecc_error_int_en_lane	Memory ECC Error For INT2	internal
	21	0	r/w	int2_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT2	internal
	20	0	r/w	int2_mcu_int_en_lane	Enable Mcu_int For INT2	internal
	19	0	r/w	int2_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT2	internal
	18	0	r/w	int2_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT2	internal
	17	0	r/w	int2_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT2	internal
	16	0	r/w	int2_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT2	internal
	15	0	r/w	int2_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT2	internal
	14	0	r/w	int2_pm_pcie_func_chg_int_en_lane	Enable Pm_pcie_func_chg_int For INT2	internal
	13	0	r/w	int2_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT2	internal
	12	0	r/w	int2_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT2	internal
	11	0	r/w	int2_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT2	internal
	10	0	r/w	int2_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT2	internal
	9	0	r/w	int2_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT2	internal
	8	0	r/w	int2_rx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT2	internal
	7	0	r/w	int2_frame_lock_int_en_lane	Enable Frame_lock_int For INT2	internal
	6	0	r/w	int2_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT2	internal
	5	0	r/w	int2_timer3_int_en_lane	Enable Timer4_int For INT2	internal
	4	0	r/w	int2_timer2_int_en_lane	Enable Timer3_int For INT2	internal
	3	0	r/w	int2_timer1_int_en_lane	Enable Timer2_int For INT2	internal
	2	0	r/w	int2_timer0_int_en_lane	Enable Timer1_int For INT2	internal
	1	0	r/w	int2_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT2	internal
	0	0	r/w	int2_pm_chg_int_en_lane	Enable Pm_chg_int For INT2	internal
						
	# addr = 0x224c			mcu_int3_control	MCU INT Control Register 3	
	[31:28]	0	r/w	RESERVED		
	27	0	r/w	int3_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT3	internal
	26	0	r/w	int3_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT3	internal
	25	0	r/w	int3_pin_papta_train_enable_int_en_lane	Enable Pin_papta_train_enable_int INT	internal
	24	0	r/w	int3_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int3_pin_local_ctrl_field_ready_int_en_lane	PIN_LOCAL_CTRL_FIELD_READY INT	internal
	22	0	r/w	int3_mem_ecc_error_int_en_lane	Memory ECC Error For INT3	internal
	21	0	r/w	int3_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT3	internal
	20	0	r/w	int3_mcu_int_en_lane	Enable Mcu_int For INT3	internal
	19	0	r/w	int3_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT3	internal
	18	0	r/w	int3_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT3	internal
	17	0	r/w	int3_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT3	internal
	16	0	r/w	int3_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT3	internal
	15	0	r/w	int3_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT3	internal
	14	0	r/w	int3_pm_pcie_func_chg_int_en_lane	Enable Pm_pcie_func_chg_int For INT3	internal
	13	0	r/w	int3_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT3	internal
	12	0	r/w	int3_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT3	internal
	11	0	r/w	int3_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT3	internal
	10	0	r/w	int3_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT3	internal
	9	0	r/w	int3_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT3	internal
	8	0	r/w	int3_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT3	internal
	7	0	r/w	int3_frame_lock_int_en_lane	Enable Frame_lock_int For INT3	internal
	6	0	r/w	int3_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT3	internal
	5	0	r/w	int3_timer3_int_en_lane	Enable Timer4_int For INT3	internal
	4	0	r/w	int3_timer2_int_en_lane	Enable Timer3_int For INT3	internal
	3	0	r/w	int3_timer1_int_en_lane	Enable Timer2_int For INT3	internal
	2	0	r/w	int3_timer0_int_en_lane	Enable Timer1_int For INT3	internal
	1	0	r/w	int3_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT3	internal
	0	0	r/w	int3_pm_chg_int_en_lane	Enable Pm_chg_int For INT3	internal
						
	# addr = 0x2250			mcu_int4_control	MCU INT Control Register 4	
	[31:28]	0	r/w	RESERVED		
	27	0	r/w	int4_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT4	internal
	26	0	r/w	int4_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT4	internal
	25	0	r/w	int4_pin_papta_train_enable_int_en_lane	Enable Pin_papta_train_enable_int INT	internal
	24	0	r/w	int4_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int4_pin_local_ctrl_field_ready_int_en_lane	PIN_LOCAL_CTRL_FIELD_READY INT	internal
	22	0	r/w	int4_mem_ecc_error_int_en_lane	Memory ECC Error For INT4	internal
	21	0	r/w	int4_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT 4	internal
	20	0	r/w	int4_mcu_int_en_lane	Enable Mcu_int For INT4	internal
	19	0	r/w	int4_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT4	internal
	18	0	r/w	int4_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT4	internal
	17	0	r/w	int4_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT4	internal
	16	0	r/w	int4_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT4	internal
	15	0	r/w	int4_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT4	internal
	14	0	r/w	int4_pm_pcie_func_chg_int_en_lane	Enable Pm_pcie_func_chg_int For INT4	internal
	13	0	r/w	int4_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT4	internal
	12	0	r/w	int4_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT4	internal
	11	0	r/w	int4_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT4	internal
	10	0	r/w	int4_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT4	internal
	9	0	r/w	int4_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT4	internal
	8	0	r/w	int4_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT4	internal
	7	0	r/w	int4_frame_lock_int_en_lane	Enable Frame_lock_int For INT4	internal
	6	0	r/w	int4_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT4	internal
	5	0	r/w	int4_timer3_int_en_lane	Enable Timer4_int For INT4	internal
	4	0	r/w	int4_timer2_int_en_lane	Enable Timer3_int For INT4	internal
	3	0	r/w	int4_timer1_int_en_lane	Enable Timer2_int For INT4	internal
	2	0	r/w	int4_timer0_int_en_lane	Enable Timer1_int For INT4	internal
	1	0	r/w	int4_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT4	internal
	0	0	r/w	int4_pm_chg_int_en_lane	Enable Pm_chg_int For INT4	internal
						
	# addr = 0x2254			mcu_int5_control	MCU INT Control Register 5	
	[31:28]	0	r/w	RESERVED		
	27	0	r/w	int5_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT5	internal
	26	0	r/w	int5_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT5	internal
	25	0	r/w	int5_pin_papta_train_enable_int_en_lane	Enable Pin_papta_train_enable_int INT	internal
	24	0	r/w	int5_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int5_pin_local_ctrl_field_ready_int_en_lane	PIN_LOCAL_CTRL_FIELD_READY INT	internal
	22	0	r/w	int5_mem_ecc_error_int_en_lane	Memory ECC Error For INT5	internal
	21	0	r/w	int5_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT5	internal
	20	0	r/w	int5_mcu_int_en_lane	Enable Mcu_int For INT5	internal
	19	0	r/w	int5_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT5	internal
	18	0	r/w	int5_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT5	internal
	17	0	r/w	int5_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT5	internal
	16	0	r/w	int5_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT5	internal
	15	0	r/w	int5_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT5	internal
	14	0	r/w	int5_pm_pcie_func_chg_int_en_lane	Enable Pm_pcie_func_chg_int For INT5	internal
	13	0	r/w	int5_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT5	internal
	12	0	r/w	int5_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT5	internal
	11	0	r/w	int5_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT5	internal
	10	0	r/w	int5_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT5	internal
	9	0	r/w	int5_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT5	internal
	8	0	r/w	int5_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT5	internal
	7	0	r/w	int5_frame_lock_int_en_lane	Enable Frame_lock_int For INT5	internal
	6	0	r/w	int5_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT5	internal
	5	0	r/w	int5_timer3_int_en_lane	Enable Timer4_int For INT5	internal
	4	0	r/w	int5_timer2_int_en_lane	Enable Timer3_int For INT5	internal
	3	0	r/w	int5_timer1_int_en_lane	Enable Timer2_int For INT5	internal
	2	0	r/w	int5_timer0_int_en_lane	Enable Timer1_int For INT5	internal
	1	0	r/w	int5_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT5	internal
	0	0	r/w	int5_pm_chg_int_en_lane	Enable Pm_chg_int For INT5	internal
						
	# addr = 0x2258			mcu_int6_control	MCU INT Control Register 6	
	[31:28]	0	r/w	RESERVED		
	27	0	r/w	int6_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT6	internal
	26	0	r/w	int6_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT6	internal
	25	0	r/w	int6_pin_papta_train_enable_int_en_lane	Enable Pin_papta_train_enable_int INT	internal
	24	0	r/w	int6_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int6_pin_local_ctrl_field_ready_int_en_lane	PIN_LOCAL_CTRL_FIELD_READY INT	internal
	22	0	r/w	int6_mem_ecc_error_int_en_lane	Memory ECC Error For INT6	internal
	21	0	r/w	int6_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT6	internal
	20	0	r/w	int6_mcu_int_en_lane	Enable Mcu_int For INT6	internal
	19	0	r/w	int6_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT6	internal
	18	0	r/w	int6_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT6	internal
	17	0	r/w	int6_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT6	internal
	16	0	r/w	int6_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT6	internal
	15	0	r/w	int6_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT6	internal
	14	0	r/w	int6_pm_pcie_func_chg_int_en_lane	Enable Pm_pcie_func_chg_int For INT6	internal
	13	0	r/w	int6_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT6	internal
	12	0	r/w	int6_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT6	internal
	11	0	r/w	int6_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT6	internal
	10	0	r/w	int6_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT6	internal
	9	0	r/w	int6_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT6	internal
	8	0	r/w	int6_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT6	internal
	7	0	r/w	int6_frame_lock_int_en_lane	Enable Frame_lock_int For INT6	internal
	6	0	r/w	int6_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT6	internal
	5	0	r/w	int6_timer3_int_en_lane	Enable Timer4_int For INT6	internal
	4	0	r/w	int6_timer2_int_en_lane	Enable Timer3_int For INT6	internal
	3	0	r/w	int6_timer1_int_en_lane	Enable Timer2_int For INT6	internal
	2	0	r/w	int6_timer0_int_en_lane	Enable Timer1_int For INT6	internal
	1	0	r/w	int6_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT6	internal
	0	0	r/w	int6_pm_chg_int_en_lane	Enable Pm_chg_int For INT6	internal
						
	# addr = 0x225c			mcu_int7_control	MCU INT Control Register 7	
	[31:28]	0	r/w	RESERVED		
	27	0	r/w	int7_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT7	internal
	26	0	r/w	int7_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT7	internal
	25	0	r/w	int7_pin_papta_train_enable_int_en_lane	Enable Pin_papta_train_enable_int INT	internal
	24	0	r/w	int7_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int7_pin_local_ctrl_field_ready_int_en_lane	PIN_LOCAL_CTRL_FIELD_READY INT	internal
	22	0	r/w	int7_mem_ecc_error_int_en_lane	Memory ECC Error For INT7	internal
	21	0	r/w	int7_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT7	internal
	20	0	r/w	int7_mcu_int_en_lane	Enable Mcu_int For INT7	internal
	19	0	r/w	int7_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT7	internal
	18	0	r/w	int7_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT7	internal
	17	0	r/w	int7_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT7	internal
	16	0	r/w	int7_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT7	internal
	15	0	r/w	int7_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT7	internal
	14	0	r/w	int7_pm_pcie_func_chg_int_en_lane	Enable Pm_pcie_func_chg_int For INT7	internal
	13	0	r/w	int7_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT7	internal
	12	0	r/w	int7_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT7	internal
	11	0	r/w	int7_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT7	internal
	10	0	r/w	int7_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT7	internal
	9	0	r/w	int7_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT7	internal
	8	0	r/w	int7_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT7	internal
	7	0	r/w	int7_frame_lock_int_en_lane	Enable Frame_lock_int For INT7	internal
	6	0	r/w	int7_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT7	internal
	5	0	r/w	int7_timer3_int_en_lane	Enable Timer4_int For INT7	internal
	4	0	r/w	int7_timer2_int_en_lane	Enable Timer3_int For INT7	internal
	3	0	r/w	int7_timer1_int_en_lane	Enable Timer2_int For INT7	internal
	2	0	r/w	int7_timer0_int_en_lane	Enable Timer1_int For INT7	internal
	1	0	r/w	int7_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT7	internal
	0	0	r/w	int7_pm_chg_int_en_lane	Enable Pm_chg_int For INT7	internal
						
	# addr = 0x2260			mcu_int8_control	MCU INT Control Register 8	
	[31:28]	0	r/w	RESERVED		
	27	0	r/w	int8_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT8	internal
	26	0	r/w	int8_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT8	internal
	25	0	r/w	int8_pin_papta_train_enable_int_en_lane	Enable Pin_papta_train_enable_int INT	internal
	24	0	r/w	int8_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int8_pin_local_ctrl_field_ready_int_en_lane	PIN_LOCAL_CTRL_FIELD_READY INT	internal
	22	0	r/w	int8_mem_ecc_error_int_en_lane	Memory ECC Error For INT8	internal
	21	0	r/w	int8_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT8	internal
	20	0	r/w	int8_mcu_int_en_lane	Enable Mcu_int For INT8	internal
	19	0	r/w	int8_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT8	internal
	18	0	r/w	int8_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT8	internal
	17	0	r/w	int8_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT8	internal
	16	0	r/w	int8_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT8	internal
	15	0	r/w	int8_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT8	internal
	14	0	r/w	int8_pm_pcie_func_chg_int_en_lane	Enable Pm_pcie_func_chg_int For INT8	internal
	13	0	r/w	int8_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT8	internal
	12	0	r/w	int8_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT8	internal
	11	0	r/w	int8_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT8	internal
	10	0	r/w	int8_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT8	internal
	9	0	r/w	int8_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT8	internal
	8	0	r/w	int8_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT8	internal
	7	0	r/w	int8_frame_lock_int_en_lane	Enable Frame_lock_int For INT8	internal
	6	0	r/w	int8_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT8	internal
	5	0	r/w	int8_timer3_int_en_lane	Enable Timer4_int For INT8	internal
	4	0	r/w	int8_timer2_int_en_lane	Enable Timer3_int For INT8	internal
	3	0	r/w	int8_timer1_int_en_lane	Enable Timer2_int For INT8	internal
	2	0	r/w	int8_timer0_int_en_lane	Enable Timer1_int For INT8	internal
	1	0	r/w	int8_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT8	internal
	0	0	r/w	int8_pm_chg_int_en_lane	Enable Pm_chg_int For INT8	internal
						
	# addr = 0x2264			mcu_int9_control	MCU INT Control Register 9	
	[31:28]	0	r/w	RESERVED		
	27	0	r/w	int9_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT9	internal
	26	0	r/w	int9_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT9	internal
	25	0	r/w	int9_pin_papta_train_enable_int_en_lane	Enable Pin_papta_train_enable_int INT	internal
	24	0	r/w	int9_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int9_pin_local_ctrl_field_ready_int_en_lane	PIN_LOCAL_CTRL_FIELD_READY INT	internal
	22	0	r/w	int9_mem_ecc_error_int_en_lane	Memory ECC Error For INT9	internal
	21	0	r/w	int9_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT9	internal
	20	0	r/w	int9_mcu_int_en_lane	Enable Mcu_int For INT9	internal
	19	0	r/w	int9_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT9	internal
	18	0	r/w	int9_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT9	internal
	17	0	r/w	int9_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT9	internal
	16	0	r/w	int9_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT9	internal
	15	0	r/w	int9_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT9	internal
	14	0	r/w	int9_pm_pcie_func_chg_int_en_lane	Enable Pm_pcie_func_chg_int For INT9	internal
	13	0	r/w	int9_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT9	internal
	12	0	r/w	int9_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT9	internal
	11	0	r/w	int9_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT9	internal
	10	0	r/w	int9_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT9	internal
	9	0	r/w	int9_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT9	internal
	8	0	r/w	int9_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT9	internal
	7	0	r/w	int9_frame_lock_int_en_lane	Enable Frame_lock_int For INT9	internal
	6	0	r/w	int9_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT9	internal
	5	0	r/w	int9_timer3_int_en_lane	Enable Timer4_int For INT9	internal
	4	0	r/w	int9_timer2_int_en_lane	Enable Timer3_int For INT9	internal
	3	0	r/w	int9_timer1_int_en_lane	Enable Timer2_int For INT9	internal
	2	0	r/w	int9_timer0_int_en_lane	Enable Timer1_int For INT9	internal
	1	0	r/w	int9_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT9	internal
	0	0	r/w	int9_pm_chg_int_en_lane	Enable Pm_chg_int For INT9	internal
						
	# addr = 0x2268			mcu_int10_control	MCU INT Control Register 10	
	[31:28]	0	r/w	RESERVED		
	27	0	r/w	int10_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT10	internal
	26	0	r/w	int10_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT10	internal
	25	0	r/w	int10_pin_papta_train_enable_int_en_lane	Enable Pin_papta_train_enable_int INT	internal
	24	0	r/w	int10_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int10_pin_local_ctrl_field_ready_int_en_lane	PIN_LOCAL_CTRL_FIELD_READY INT	internal
	22	0	r/w	int10_mem_ecc_error_int_en_lane	Memory ECC Error For INT10	internal
	21	0	r/w	int10_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT10	internal
	20	0	r/w	int10_mcu_int_en_lane	Enable Mcu_int For INT10	internal
	19	0	r/w	int10_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT10	internal
	18	0	r/w	int10_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT10	internal
	17	0	r/w	int10_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT10	internal
	16	0	r/w	int10_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT10	internal
	15	0	r/w	int10_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT10	internal
	14	0	r/w	int10_pm_pcie_func_chg_int_en_lane	Enable Pm_pcie_func_chg_int For INT10	internal
	13	0	r/w	int10_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT10	internal
	12	0	r/w	int10_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT10	internal
	11	0	r/w	int10_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT10	internal
	10	0	r/w	int10_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT10	internal
	9	0	r/w	int10_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT10	internal
	8	0	r/w	int10_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT10	internal
	7	0	r/w	int10_frame_lock_int_en_lane	Enable Frame_lock_int For INT10	internal
	6	0	r/w	int10_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT10	internal
	5	0	r/w	int10_timer3_int_en_lane	Enable Timer4_int For INT10	internal
	4	0	r/w	int10_timer2_int_en_lane	Enable Timer3_int For INT10	internal
	3	0	r/w	int10_timer1_int_en_lane	Enable Timer2_int For INT10	internal
	2	0	r/w	int10_timer0_int_en_lane	Enable Timer1_int For INT10	internal
	1	0	r/w	int10_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT10	internal
	0	0	r/w	int10_pm_chg_int_en_lane	Enable Pm_chg_int For INT10	internal
						
	# addr = 0x226c			mcu_int11_control	MCU INT Control Register 11	
	[31:28]	0	r/w	RESERVED		
	27	0	r/w	int11_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT11	internal
	26	0	r/w	int11_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT11	internal
	25	0	r/w	int11_pin_papta_train_enable_int_en_lane	Enable Pin_papta_train_enable_int INT	internal
	24	0	r/w	int11_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int11_pin_local_ctrl_field_ready_int_en_lane	PIN_LOCAL_CTRL_FIELD_READY INT	internal
	22	0	r/w	int11_mem_ecc_error_int_en_lane	Memory ECC Error For INT11	internal
	21	0	r/w	int11_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT11	internal
	20	0	r/w	int11_mcu_int_en_lane	Enable Mcu_int For INT11	internal
	19	0	r/w	int11_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT11	internal
	18	0	r/w	int11_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT11	internal
	17	0	r/w	int11_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT11	internal
	16	0	r/w	int11_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT11	internal
	15	0	r/w	int11_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT11	internal
	14	0	r/w	int11_pm_pcie_func_chg_int_en_lane	Enable Pm_pcie_func_chg_int For INT11	internal
	13	0	r/w	int11_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT11	internal
	12	0	r/w	int11_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT11	internal
	11	0	r/w	int11_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT11	internal
	10	0	r/w	int11_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT11	internal
	9	0	r/w	int11_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT11	internal
	8	0	r/w	int11_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT11	internal
	7	0	r/w	int11_frame_lock_int_en_lane	Enable Frame_lock_int For INT11	internal
	6	0	r/w	int11_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT11	internal
	5	0	r/w	int11_timer3_int_en_lane	Enable Timer4_int For INT11	internal
	4	0	r/w	int11_timer2_int_en_lane	Enable Timer3_int For INT11	internal
	3	0	r/w	int11_timer1_int_en_lane	Enable Timer2_int For INT11	internal
	2	0	r/w	int11_timer0_int_en_lane	Enable Timer1_int For INT11	internal
	1	0	r/w	int11_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT11	internal
	0	0	r/w	int11_pm_chg_int_en_lane	Enable Pm_chg_int For INT11	internal
						
	# addr = 0x2270			mcu_int12_control	MCU INT Control Register 12	
	[31:28]	0	r/w	RESERVED		
	27	0	r/w	int12_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT12	internal
	26	0	r/w	int12_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT12	internal
	25	0	r/w	int12_pin_papta_train_enable_int_en_lane	Enable Pin_papta_train_enable_int INT	internal
	24	0	r/w	int12_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int12_pin_local_ctrl_field_ready_int_en_lane	PIN_LOCAL_CTRL_FIELD_READY INT	internal
	22	0	r/w	int12_mem_ecc_error_int_en_lane	Memory ECC Error For INT12	internal
	21	0	r/w	int12_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT12	internal
	20	0	r/w	int12_mcu_int_en_lane	Enable Mcu_int For INT12	internal
	19	0	r/w	int12_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT12	internal
	18	0	r/w	int12_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT12	internal
	17	0	r/w	int12_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT12	internal
	16	0	r/w	int12_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT12	internal
	15	0	r/w	int12_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT12	internal
	14	0	r/w	int12_pm_pcie_func_chg_int_en_lane	Enable Pm_pcie_func_chg_int For INT12	internal
	13	0	r/w	int12_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT12	internal
	12	0	r/w	int12_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT12	internal
	11	0	r/w	int12_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT12	internal
	10	0	r/w	int12_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT12	internal
	9	0	r/w	int12_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT12	internal
	8	0	r/w	int12_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT12	internal
	7	0	r/w	int12_frame_lock_int_en_lane	Enable Frame_lock_int For INT12	internal
	6	0	r/w	int12_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT12	internal
	5	0	r/w	int12_timer3_int_en_lane	Enable Timer4_int For INT12	internal
	4	0	r/w	int12_timer2_int_en_lane	Enable Timer3_int For INT12	internal
	3	0	r/w	int12_timer1_int_en_lane	Enable Timer2_int For INT12	internal
	2	0	r/w	int12_timer0_int_en_lane	Enable Timer1_int For INT12	internal
	1	0	r/w	int12_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT12	internal
	0	0	r/w	int12_pm_chg_int_en_lane	Enable Pm_chg_int For INT12	internal
						
	# addr = 0x2274			mcu_timer_control	MCU Ext Timer Control Register 0	
	[31:5]	0	r/w	RESERVED		
	4	0	r/w	swd_lane	Start Watchdog Timer	internal
					Setting this register to 1 before MCU is enabled starts the watchdog timer immediately after MCU is enabled	
					1: Enable MCU watchdog timer	
					0: Disable MCU watchdog timer	
	3	0	r/w	timer_3_en_lane	Enable Hardware Timer3	internal
					1: Enable Timer 3	
					0: Disable Timer 3	
	2	0	r/w	timer_2_en_lane	Enable Hardware Timer2	internal
					1: Enable Timer 2	
					0: Disable Timer 2	
	1	0	r/w	timer_1_en_lane	Enable Hardware Timer1	internal
					1: Enable Timer 1	
					0: Disable Timer 1	
	0	0	r/w	timer_0_en_lane	Enable Hardware Timer0	internal
					1: Enable Timer 0	
					0: Disable Timer 0	
						
	# addr = 0x2278			mcu_timer0_control	MCU Ext Timer Control Register 1	
	[31:16]	16'h01	r/w	timer0_lo_cnt_lane[15:0]	Timer 0 Counter Number	internal
	[15:0]	16'h01	r/w	timer0_hi_cnt_lane[15:0]	Timer 0 Counter Number	internal
					The number of clock count to generate interrupt	
						
	# addr = 0x227c			mcu_timer1_control	MCU Ext Timer Control Register 2	
	[31:16]	16'h01	r/w	timer1_lo_cnt_lane[15:0]	Timer 1 Counter Number	internal
	[15:0]	16'h01	r/w	timer1_hi_cnt_lane[15:0]	Timer 1 Counter Number	internal
					The number of clock count to generate interrupt	
						
	# addr = 0x2280			mcu_timer2_control	MCU Ext Timer Control Register 3	
	[31:16]	16'h01	r/w	timer2_lo_cnt_lane[15:0]	Timer 2 Counter Number	internal
	[15:0]	16'h01	r/w	timer2_hi_cnt_lane[15:0]	Timer 2 Counter Number	internal
					The number of clock count to generate interrupt	
						
	# addr = 0x2284			mcu_timer3_control	MCU Ext Timer Control Register 4	
	[31:16]	16'h01	r/w	timer3_lo_cnt_lane[15:0]	Timer 3 Counter Number	internal
	[15:0]	16'h01	r/w	timer3_hi_cnt_lane[15:0]	Timer 3 Counter Number	internal
					The number of clock count to generate interrupt	
						
	# addr = 0x2288			mcu_irq_lane	MCU Ext Timer Control Register 5	
	[31:5]	0	r/w	RESERVED		
	4	0	r/w	int_mem_ecc_error_isr_lane	Memory ECC Error IRQ	internal
	3	0	r/w	int_timer3_isr_lane	Timer3 IRQ ISR	internal
	2	0	r/w	int_timer2_isr_lane	Timer2 IRQ ISR	internal
	1	0	r/w	int_timer1_isr_lane	Timer1 IRQ ISR	internal
	0	0	r/w	int_timer0_isr_lane	Timer0 IRQ ISR	internal
						
	# addr = 0x228c			mcu_irq_mask_lane	MCU Ext Timer Control Register 6	
	[31:5]	0	r/w	RESERVED		
	4	0	r/w	int_mem_ecc_error_mask_lane	Memory ECC Error IRQ Mask	internal
	3	0	r/w	int_timer3_mask_lane	Timer3 IRQ Mask	internal
	2	0	r/w	int_timer2_mask_lane	Timer2 IRQ Mask	internal
	1	0	r/w	int_timer1_mask_lane	Timer1 IRQ Mask	internal
	0	0	r/w	int_timer0_mask_lane	Timer0 IRQ Mask	internal
						
	# addr = 0x2290			mcu_mem_reg1_lane	Lane Memory Control Register 0	
	[31:20]	0	r/w	RESERVED		
	[19:18]	2'h1	r/w	iram_rtsel_lane[1:0]	IRAM Read Timing Control	internal
					RTC[1:0] are Read timing control - Default set to 2'b001. RTC[2] is reserved, default set to 0. RTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes	
	[17:16]	2'h1	r/w	iram_wtsel_lane[1:0]	IRAM Write Timing Control	internal
					WTC[1:0] are Write timing control - Default set to 2'b001. WTC[2] is reserved, must be set to 0. WTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes.	
	[15:4]	0	r/w	RESERVED		
	[3:2]	2'h1	r/w	xram_rtsel_lane[1:0]	Data Memory Read Timing Control	internal
					RTC[1:0] is read timing control - Default set to 2'b010. RTC[2] is reserved - Default set to 0. See AC Characteristics table for specific timing information.	
	[1:0]	2'h1	r/w	xram_wtsel_lane[1:0]	Data Memory Write Timing Control	internal
					WTC[1:0] is write timing control - Default set to 2'b010. WTC[2] is reserved. Default set to 0. See AC Characteristics table for specific timing information.	
						
	# addr = 0x2294			mcu_mem_reg2_lane	Lane Memory Control Register 1	
	[31:4]	0	r/w	RESERVED		
	[3:2]	2'h1	r/w	cache_rtsel_lane[1:0]	Cache Memory Read Timing Control	internal
					RTC[1:0] are Read timing control - Default set to 2'b001. RTC[2] is reserved, default set to 0. RTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes	
	[1:0]	2'h1	r/w	cache_wtsel_lane[1:0]	Cache Memory Write Timing Control	internal
					WTC[1:0] are Write timing control - Default set to 2'b001. WTC[2] is reserved, must be set to 0. WTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes.	
						
	# addr = 0x2298			mcu_timer_ctrl_1_lane	MCU Ext Timer Control Register 7	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	timer_2ex_sel_lane[1:0]	MCU Timer T2EX Input Selection	internal
					00:Select MCU timer clock source from hardware clock source generation function 0	
					01:Select MCU timer clock source from hardware clock source generation function 1	
					10:Select MCU timer clock source from hardware clock source generation function 2	
					11:Select MCU timer clock source from hardware clock source generation function 3	
	[5:4]	2'h0	r/w	timer_2_sel_lane[1:0]	MCU Timer T2 Input Selection	internal
					00:Select MCU timer clock source from hardware clock source generation function 0	
					01:Select MCU timer clock source from hardware clock source generation function 1	
					10:Select MCU timer clock source from hardware clock source generation function 2	
					11:Select MCU timer clock source from hardware clock source generation function 3	
	[3:2]	2'h0	r/w	timer_1_sel_lane[1:0]	MCU Timer T1 Input Selection	internal
					00:Select MCU timer clock source from hardware clock source generation function 0	
					01:Select MCU timer clock source from hardware clock source generation function 1	
					10:Select MCU timer clock source from hardware clock source generation function 2	
					11:Select MCU timer clock source from hardware clock source generation function 3	
	[1:0]	2'h0	r/w	timer_0_sel_lane[1:0]	MCU Timer T0 Input Selection	internal
					00:Select MCU timer clock source from hardware clock source generation function 0	
					01:Select MCU timer clock source from hardware clock source generation function 1	
					10:Select MCU timer clock source from hardware clock source generation function 2	
					11:Select MCU timer clock source from hardware clock source generation function 3	
						
	# addr = 0x229c			mcu_timer_ctrl_2_lane	MCU Ext Timer Control Register 8	
	31	0	r/w	pwm0_en_lane	Enable Timer Clock Generation Function0 For CPU Timer	internal
	[30:0]	31'ha	r/w	pwm0_counter_lane[30:0]	Timer Clock Block 0 Control	internal
					Timer frequency = timer clock frequency/(2 X pwm0_counter[30:0])	
						
	# addr = 0x22a0			mcu_timer_ctrl_3_lane	MCU Ext Timer Control Register 9	
	31	0	r/w	pwm1_en_lane	Enable Timer Clock Generation Function1 For CPU Timer	internal
	[30:0]	31'ha	r/w	pwm1_counter_lane[30:0]	Timer Clock Block 1 Control	internal
					Timer frequency = timer clock frequency/(2 X pwm1_counter[30:0])	
						
	# addr = 0x22a4			mcu_timer_ctrl_4_lane	MCU Ext Timer Control Register 10	
	31	0	r/w	pwm2_en_lane	Enable Timer Clock Generation Function2 For CPU Timer	internal
	[30:0]	31'ha	r/w	pwm2_counter_lane[30:0]	Timer Clock Block 2 Control	internal
					Timer frequency = timer clock frequency/(2 X pwm2_counter[30:0])	
						
	# addr = 0x22a8			mcu_timer_ctrl_5_lane	MCU Ext Timer Control Register 11	
	31	0	r/w	pwm3_en_lane	Enable Timer Clock Generation Function3 For CPU Timer	internal
	[30:0]	31'ha	r/w	pwm3_counter_lane[30:0]	Timer Clock Block 3 Control	internal
					Timer frequency = timer clock frequency/(2 X pwm3_counter[30:0])	
						
	# addr = 0x22ac			mcu_timer_ctrl_6_lane	MCU Ext Timer Control Register 12	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	pwm3_clk_sel_lane[1:0]	Clock Select For Timer Clock Function3	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
	[5:4]	2'h0	r/w	pwm2_clk_sel_lane[1:0]	Clock Select For Timer Clock Function2	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
	[3:2]	2'h0	r/w	pwm1_clk_sel_lane[1:0]	Clock Select For Timer Clock Function1	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
	[1:0]	2'h0	r/w	pwm0_clk_sel_lane[1:0]	Clock Select For Timer Clock Function0	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
						
	# addr = 0x22b0			mcu_timer_ctrl_7_lane	MCU Ext Timer Control Register 13	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	timer3_clk_sel_lane[1:0]	Clock Select For Timer Clock Function3	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
	[5:4]	2'h0	r/w	timer2_clk_sel_lane[1:0]	Clock Select For Timer Clock Function2	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
	[3:2]	2'h0	r/w	timer1_clk_sel_lane[1:0]	Clock Select For Timer Clock Function1	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
	[1:0]	2'h0	r/w	timer0_clk_sel_lane[1:0]	Clock Select For Timer Clock Function0	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
						
	# addr = 0x22b4			mcu_debug0_lane	Lane MCU Debug Register 0	
	[31:24]	8'h0	r/w	mcu_debug3_lane[7:0]	For Debug Only	internal
	[23:16]	8'h0	r/w	mcu_debug2_lane[7:0]	For Debug Only	internal
	[15:8]	8'h0	r/w	mcu_debug1_lane[7:0]	For Debug Only	internal
	[7:0]	8'h0	r/w	mcu_debug0_lane[7:0]	For Debug Only	internal
						
	# addr = 0x22b8			mcu_debug1_lane	Lane MCU Debug Register 1	
	[31:24]	8'h0	r/w	mcu_debug7_lane[7:0]	For Debug Only	internal
	[23:16]	8'h0	r/w	mcu_debug6_lane[7:0]	For Debug Only	internal
	[15:8]	8'h0	r/w	mcu_debug5_lane[7:0]	For Debug Only	internal
	[7:0]	8'h0	r/w	mcu_debug4_lane[7:0]	For Debug Only	internal
						
	# addr = 0x22bc			mcu_debug2_lane	Lane MCU Debug Register 2	
	[31:24]	8'h0	r/w	mcu_debugb_lane[7:0]	For Debug Only	internal
	[23:16]	8'h0	r/w	mcu_debuga_lane[7:0]	For Debug Only	internal
	[15:8]	8'h0	r/w	mcu_debug9_lane[7:0]	For Debug Only	internal
	[7:0]	8'h0	r/w	mcu_debug8_lane[7:0]	For Debug Only	internal
						
	# addr = 0x22c0			mcu_debug3_lane	Lane MCU Debug Register 3	
	[31:24]	8'h0	r/w	mcu_debugf_lane[7:0]	For Debug Only	internal
	[23:16]	8'h0	r/w	mcu_debuge_lane[7:0]	For Debug Only	internal
	[15:8]	8'h0	r/w	mcu_debugd_lane[7:0]	For Debug Only	internal
	[7:0]	8'h0	r/w	mcu_debugc_lane[7:0]	For Debug Only	internal
						
	# addr = 0x22c4			mcu_debug_lane	Lane MCU Debug Register 4	
	[31:0]	32'h0	r/w	mcu_debug_lane[31:0]	For Debug Only	internal
						
	# addr = 0x22c8			ext_int_control	Ext INT Control	
	[31:28]	0	r/w	RESERVED		
	27	0	r/w	extint_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For EXT_INT	internal
	26	0	r/w	extint_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For EXT_INT	internal
	25	0	r/w	extint_pin_papta_train_enable_int_en_lane	Enable Pin_papta_train_enable_int INT	internal
	24	0	r/w	extint_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	extint_pin_local_ctrl_field_ready_int_en_lane	PIN_LOCAL_CTRL_FIELD_READY INT	internal
	22	0	r/w	extint_mem_ecc_error_int_en_lane	Memory ECC Error For External INT	internal
	21	0	r/w	extint_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For EXT_INT	internal
	20	0	r/w	extint_mcu_int_en_lane	Enable Mcu_int For  EXT_INT	internal
	19	0	r/w	extint_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For  EXT_INT	internal
	18	0	r/w	extint_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For  EXT_INT	internal
	17	0	r/w	extint_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For  EXT_INT	internal
	16	0	r/w	extint_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For  EXT_INT	internal
	15	0	r/w	extint_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For  EXT_INT	internal
	14	0	r/w	extint_pm_pcie_func_chg_int_en_lane	Enable Pm_pcie_func_chg_int For  EXT_INT	internal
	13	0	r/w	extint_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For  EXT_INT	internal
	12	0	r/w	extint_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For EXT_INT	internal
	11	0	r/w	extint_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For EXT_INT	internal
	10	0	r/w	extint_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For EXT_INT	internal
	9	0	r/w	extint_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For  EXT_INT	internal
	8	0	r/w	extint_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For  EXT_INT	internal
	7	0	r/w	extint_frame_lock_int_en_lane	Enable Frame_lock_int For  EXT_INT	internal
	6	0	r/w	extint_frame_unlock_int_en_lane	Enable Frame_unlock_int For  EXT_INT	internal
	5	0	r/w	extint_timer3_int_en_lane	Enable Timer4_int For  EXT_INT	internal
	4	0	r/w	extint_timer2_int_en_lane	Enable Timer3_int For  EXT_INT	internal
	3	0	r/w	extint_timer1_int_en_lane	Enable Timer2_int For  EXT_INT	internal
	2	0	r/w	extint_timer0_int_en_lane	Enable Timer1_int For  EXT_INT	internal
	1	0	r/w	extint_spd_int_gen_en_lane	Enable Spd_int_gen_lane For  EXT_INT	internal
	0	0	r/w	extint_pm_chg_int_en_lane	Enable Pm_chg_int For  EXT_INT	internal
						
	# addr = 0x22cc			ana_if_trx_reg0	Analog Interface Register 0	
	[31:24]	0	r/w	ana_reg_trx_addr_lane[7:0]	Force TRX Analog Register ADDR PIN	internal
					This register is valid when register ana_reg_trx_force_lane is 1	
	[23:16]	0	r/w	ana_reg_trx_wd_lane[7:0]	Force TRX Analog Register WD PIN	internal
					This register is valid when register ana_reg_trx_force_lane is 1	
	[15:8]	0	r	ana_reg_trx_rd_out_lane[7:0]	TRX Analog Register RD_OUT Output	internal
	7	0	r/w	ana_reg_trx_rst_lane	Force TRX Analog Register RST PIN	internal
					This register is valid when register ana_reg_trx_force_lane is 1	
	6	0	r/w	ana_reg_trx_we_lane	Force TRX Analog Register WE PIN	internal
					This register is valid when register ana_reg_trx_force_lane is 1	
	5	0	r/w	ana_reg_trx_re_lane	Force TRX Analog Register RE PIN	internal
					This register is valid when register ana_reg_trx_force_lane is 1	
	4	0	r/w	ana_reg_trx_force_lane	TRX Analog Register Force	internal
					Force Analog TRX Lane Register PIN Control	
					1: Enable	
					0: Disable	
	[3:0]	0	r/w	RESERVED		
						
	# addr = 0x22d0			ana_if_dfee_reg0	Analog Interface Register 0	
	[31:24]	0	r/w	ana_reg_dfee_addr_lane[7:0]	Force DFEE Analog Register ADDR PIN	internal
					This register is valid when register ana_reg_dfee_force_lane is 1	
	[23:16]	0	r/w	ana_reg_dfee_wd_lane[7:0]	Force DFEE Analog Register WD PIN	internal
					This register is valid when register ana_reg_dfee_force_lane is 1	
	[15:8]	0	r	ana_reg_dfee_rd_out_lane[7:0]	DFEE Analog Register RD_OUT Output	internal
	7	0	r/w	ana_reg_dfee_rst_lane	Force DFEE Analog Register RST PIN	internal
					This register is valid when register ana_reg_dfee_force_lane is 1	
	6	0	r/w	ana_reg_dfee_we_lane	Force DFEE Analog Register WE PIN	internal
					This register is valid when register ana_reg_dfee_force_lane is 1	
	5	0	r/w	ana_reg_dfee_re_lane	Force DFEE Analog Register RE PIN	internal
					This register is valid when register ana_reg_dfee_force_lane is 1	
	4	0	r/w	ana_reg_dfee_force_lane	DFEE Analog Register Force	internal
					Force Analog DFEE Register PIN Control	
					1: Enable	
					0: Disable	
	[3:0]	0	r/w	RESERVED		
						
	# addr = 0x22d4			ana_if_dfeo_reg0	Analog Interface Register 0	
	[31:24]	0	r/w	ana_reg_dfeo_addr_lane[7:0]	Force DFEO Analog Register ADDR PIN	internal
					This register is valid when register ana_reg_dfeo_force_lane is 1	
	[23:16]	0	r/w	ana_reg_dfeo_wd_lane[7:0]	Force DFEO Analog Register WD PIN	internal
					This register is valid when register ana_reg_dfeo_force_lane is 1	
	[15:8]	0	r	ana_reg_dfeo_rd_out_lane[7:0]	DFEO Analog Register RD_OUT Output	internal
					This register is valid when register ana_reg_dfeo_force_lane is 1	
	7	0	r/w	ana_reg_dfeo_rst_lane	Force DFEO Analog Register RST PIN	internal
					This register is valid when register ana_reg_dfeo_force_lane is 1	
	6	0	r/w	ana_reg_dfeo_we_lane	Force DFEO Analog Register WE PIN	internal
					This register is valid when register ana_reg_dfeo_force_lane is 1	
	5	0	r/w	ana_reg_dfeo_re_lane	Force DFEO Analog Register RE PIN	internal
					This register is valid when register ana_reg_dfeo_force_lane is 1	
	4	0	r/w	ana_reg_dfeo_force_lane	Force DFEO Analog Register Force	internal
					Force Analog DFEO Register PIN Control	
					1: Enable	
					0: Disable	
	[3:0]	0	r/w	RESERVED		
						
	# addr = 0x2300			pt_control0	Main Control Register	
	31	0	r/w	PT_EN_LANE	PHY Test Enable	
					0: PHY Test disable	
					1: PHY Test enable	
					Pattern should be selected while PT_EN = 0. When set to 1, this signal clears the pattern and error counts and begins looking for pattern lock. When set to zero this stops the testing and freeze the error and pattern counts.	
	[30:29]	2'h0	r/w	PT_EN_MODE_LANE[1:0]	PHY Test Enable Mode	
					2'b00: enable PT after pt_en = 1	
					2'b01: enable PT after pt_en = 1 and normal_state_ready = 1	
					2'b10: enable PT after pt_en = 1 and pt_phyready_force = 1	
					Others: Reserved	
	28	0	r/w	PT_PHYREADY_FORCE_LANE	PHY Test PHY Ready Force	
					0: Not force	
					1: Force PHY ready in PHY Test with 1	
	[27:22]	6'h10	r/w	PT_TX_PATTERN_SEL_LANE[5:0]	PHY Test TX Pattern Select	
					6'h01: User Pattern 80Bit	
					6'h08: Jitter Pattern K28.5	
					6'h09: Jitter Pattern 1T	
					6'h0a: Jitter Pattern 2T	
					6'h0b: Jitter Pattern 4T	
					6'h0c: Jitter Pattern 5T	
					6'h0d: Jitter Pattern 8T	
					6'h0e: Jitter Pattern 10T	
					6'h10: PRBS 7	
					6'h11: PRBS 9	
					6'h12: PRBS 11	
					6'h13: PRBS 11_0	
					6'h14: PRBS 11_1	
					6'h15: PRBS 11_2	
					6'h16: PRBS 11_3	
					6'h17: PRBS 15	
					6'h18: PRBS 16	
					6'h19: PRBS 23	
					6'h1a: PRBS 31	
					6'h1b: PRBS 32	
					Others: Reserved	
					Refer design spec for detail pattern selection	
	[21:16]	6'h10	r/w	PT_RX_PATTERN_SEL_LANE[5:0]	PHY Test RX Pattern Select	
					6'h01: User Pattern 80Bit	
					6'h08: Jitter Pattern K28.5	
					6'h09: Jitter Pattern 1T	
					6'h0a: Jitter Pattern 2T	
					6'h0b: Jitter Pattern 4T	
					6'h0c: Jitter Pattern 5T	
					6'h0d: Jitter Pattern 8T	
					6'h0e: Jitter Pattern 10T	
					6'h10: PRBS 7	
					6'h11: PRBS 9	
					6'h12: PRBS 11	
					6'h13: PRBS 11_0	
					6'h14: PRBS 11_1	
					6'h15: PRBS 11_2	
					6'h16: PRBS 11_3	
					6'h17: PRBS 15	
					6'h18: PRBS 16	
					6'h19: PRBS 23	
					6'h1a: PRBS 31	
					6'h1b: PRBS 32	
					Others: Reserved	
					Refer design spec for detail pattern selection	
	[15:8]	8'h40	r/w	PT_LOCK_CNT_LANE[7:0]	PHY Test Pattern Lock Count Thershold	
					PHY Test comparator begins after pt_lock_cnt cycle's lock	
	7	0	r/w	PT_CNT_RST_LANE	PHY Test Pattern Counter Reset	
					0: not reset	
					1: reset	
	6	0	r/w	RESERVED		
	[5:4]	0	r/w	TX_TRAIN_PAT_SEL_LANE[1:0]	TX Training Pattern Select	
					2'b00: Scrambler0(LFSR16)	
					2'b01: LFSR11, each lane with same formula and seed for 10G-KR	
					2'b10: LFSR11, each lane with different formula and seed for 100G	
					2'b11: LFSR13, each lane with different formula and seed for 200G	
					Others: Reserved	
	3	0	r/w	tx_train_pat_force_lane	TX Training Pattern Force	internal
					0: TX pattern is selected by tx_train_pat_sel	
					1: TX pattern is selected by pt_tx_pattern_sel	
					This bit is only valid when tx_train_en = 1.	
	2	0	r/w	RESERVED		
	1	0	r/w	pt_tx_mode2_rst_dis_lane	Disable Tx Pattern Reset When PHY Test Enable Mode 2	internal
					0: not disable	
					1: disable	
	0	0	r/w	PT_RST_LANE	PHY Test Reset	
					0: Not reset mode	
					1: This is a reset signal to PHY Test. Once its set to 1, all registers in PHY Test are cleared.	
						
	# addr = 0x2304			pt_control1	Detail Control Register1	
	31	0	r/w	pt_relock_lane	PHY Test Relock Enable	internal
					0: Disable relock	
					1: Enable relock,	
					This bit is only valid for SAS, USER_80B and JITP. Reset state machine for SAS and USER_80B. And enable 40bit sync detection for JITP.	
	30	0	r/w	pt_sync_mode_lane	PHY Test Sync Mode Select	internal
					For USER 80B Pattern	
					0: No Sync, just check if received pattern is repeat	
					1: sync with 283 pattern at beginning and check if received pattern is exactly reg_pt_user_patter[79:0]	
	[29:26]	0	r/w	RESERVED		
	25	1	r/w	pt_prbs_load_lane	PRBS Input Select	internal
					0: use previous data to calculate next	
					1: use input rxdata to calculate next	
	24	1	r/w	pt_lock_mode_lane	Lock Mode Selection	internal
					0: PRBS and Jitter pattern lock after total reg_pt_lock_cnt cycles match	
					1: PRBS and Jitter pattern lock after continuous reg_pt_lock_cnt cycles match	
					This bit is only valid for PRBS and Jitter pattern. Other patterns don't have continuous lock.	
	23	0	r/w	pt_prbs_inv_lane	PRBS Pattern Inversion	internal
					0: normal output	
					1: inverted output	
	22	0	r/w	pt_prbs_gray_en_lane	PRBS PAM4 Gray Code Enable	internal
					0: normal PRBS data	
					1: Enable 2 bit gray code for PAM4 PRBS13Q and PRBS31Q	
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2308			pt_user_pattern0	User Defined Pattern0	
	[31:0]	32'h0	r/w	PT_USER_PATTERN_LANE[79:48]	User Defined Pattern	
					User defined pattern for both 80bit user pattern	
						
	# addr = 0x230c			pt_user_pattern1	User Defined Pattern1	
	[31:0]	32'h0	r/w	PT_USER_PATTERN_LANE[47:16]	User Defined Pattern	
					User defined pattern for both 80bit user pattern	
						
	# addr = 0x2310			pt_user_pattern2	User Defined Pattern2	
	[31:16]	16'h0	r/w	PT_USER_PATTERN_LANE[15:0]	User Defined Pattern	
					User defined pattern for both 80bit user pattern	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r	PT_PASS_LANE	PHY Test Pass Flag	
					0: 1 or more errors is found or the pattern is not locked	
					1: the pattern is locked and no error is detected	
	0	0	r	PT_LOCK_LANE	PHY Test Pattern Lock Flag	
					0: Pattern detector is not locked onto the pattern	
					1: Pattern detector is locked onto the pattern	
					If the pattern doesn't lock then either the signal quality is low or the pattern provided to the receiver doesn't match the programmed pattern.	
						
	# addr = 0x2314			pt_counter0	Pattern Counter0	
	[31:0]	0	r	PT_CNT_LANE[47:16]	PHY Test Pattern Count	
					The number of 40-bit patterns received since acquiring pattern lock	
						
	# addr = 0x2318			pt_counter1	Pattern Counter1	
	[31:16]	0	r	PT_CNT_LANE[15:0]	PHY Test Pattern Count	
					The number of 40-bit patterns received since acquiring pattern lock	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x231c			pt_counter2	Pattern Counter2	
	[31:0]	0	r	PT_ERR_CNT_LANE[31:0]	PHY Test Error Count	
					The number of error bits encountered after obtaining pattern lock	
						
	# addr = 0x2320			pt_control2	Detail Control Register2	
	[31:0]	32'hffffffff	r/w	pt_prbs_seed_lane[31:0]	PRBS Seed	internal
						
	# addr = 0x2400			dfe_ctrl_reg0	DFE Control	
	31	0	r/w	dfe_ec_mode_lane	DFE Eye Check Mode	internal
	30	0	r/w	dfe_ee_mode_lane	DFE Edge Equalizer Mode	internal
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:26]	0	r/w	dfe_vref_mode_lane[1:0]	VREF Adaptation Mode Select	internal
					0: Track Mode	
					1: Init1 Mode	
					2: Init2 Mode	
	25	0	r/w	dfe_tap_refresh_lane	DFE Tap Refresh 	internal
	24	0	r/w	dfe_tap_restore_lane	DFE Tap Restore	internal
	23	0	r/w	RESERVED		
	22	0	r/w	dfe_pam2_mode_lane	DFE PAM2 Mode	internal
	21	0	r/w	dfe_pam2_lp_mode_lane	DFE PAM2 Low Power Mode	internal
	20	1	r/w	dfe_adapt_adj_vref_dc_en_lane	Vref/Voff Adjustment Logic Enable	internal
					0: Disable	
					1: Enable	
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r	dfe_done_lane	DFE Done Flag	internal
					0: DFE adapting	
					1: DFE adaptation Done	
	16	0	r/w	dfe_start_lane	DFE Start	internal
					Positive edge trigger DFE Adaptation	
					Negative  edge clear DFE DONE	
	15	0	r/w	RESERVED		
	14	0	r/w	dfe_adapt_abort_lane	Abort DFE Adaptation	internal
					0: No effect	
					1: Exit Adaptation.	
	13	0	r/w	dfe_adapt_cont_lane	DFE Continuous Adaptation Mode	internal
					0: DFE Adaptation time controlled by dfe_adapt_lpnum_lane	
					1: DFE Adaptation in continuous mode	
	12	1	r/w	dfe_maxeo_low_mode_lane	DFE Maxeo Low Mode	internal
					0: Don't Consider D-1 != D0 Condition In MaxEO	
					1: Consider D-1 != D0 condition in MaxEO	
	11	0	r/w	dfe_f0k_mode_lane	DFE F0 Peak Mode	internal
					0: DFE Adaptation not in F0D Mode	
					1: DFE Adaptation in F0 Peak Mode	
	10	1	r/w	dfe_mmse_mode_lane	DFE Adaptation Algorithm	internal
					0: MAXEO Mode	
					1: MMSE Mode 	
	9	0	r/w	dfe_f0b_mode_lane	DFE F0B Mode	internal
					0: DFE Adaptation not in F0B Mode	
					1: DFE Adaptation in F0B Mode	
	8	0	r/w	dfe_f0d_mode_lane	DFE F0D Mode	internal
					0: DFE Adaptation not in F0D Mode	
					1: DFE Adaptation in F0D Mode	
	[7:4]	4'hf	r/w	dfe_adapt_splr_en_lane[3:0]	DFE Adaptation Sampler Selection	internal
					1: Enable This Sampler	
					0: Disable This Sampler	
					[0]: Data Even Sampler (DE) Enable	
					[1]: Data Odd Sampler (DO) Enable	
					[2]: Slicer Even Sampler (SE) Enable	
					[3]: Slicer Odd Sampler (SO) Enable	
	[3:0]	4'h1	r/w	dfe_float_sel_lane[3:0]	DFE Floating Tap Select	internal
					Valid range is 1,2  ... 11	
						
	# addr = 0x2404			dfe_ctrl_reg1	DFE Control	
	[31:30]	2'h1	r/w	dfe_clr_frac_en_lane[1:0]	Enable Freg_frac Clear When Switching Sampler	internal
					0: Disable	
					1: Enable	
					[0]: F0,F1,F2,DC,VREF	
					[1]: Other taps	
	29	1	r/w	dfe_data_f0_sel_lane	Set F0 To Be The Following Value When Sampler Selected As Data Path	internal
					0: 0	
					1: Average of F1P and F1N divided by 2	
	28	0	r/w	dfe_fbmd_vref_lane	VREF Adaptation Feedback Mode	internal
					0: Feedback to self	
					1: Feedback to both even and odd	
	[27:26]	0	r/w	dfe_tap_settle_scale_lane[1:0]	Select Tap Settling Time Scale Factor	internal
					0: No Scaleing	
					1: 1/2	
					2: 1/4	
					3: 1/8	
	25	0	r/w	dfe_dn1_msb_tran_adapt_en_lane	Dn1 MSB Transition Adapt Enable	internal
	24	0	r/w	dfe_dn1_no_tran_adapt_en_lane	DN1 No Transition Adapt Enable	internal
	23	0	r/w	dfe_f0b_dn1_msb_atran_adapt_en_lane	Dn1 MSB Transition Adapt Enable For F0B	internal
	22	0	r/w	dfe_f0b_dn1_no_tran_adapt_en_lane	DN1 No Transition Adapt Enable For F0B	internal
	21	0	r/w	dfe_f0d_dn1_msb_tran_adapt_en_lane	Dn1 MSB Transition Adapt Enable For F0D	internal
	20	0	r/w	dfe_f0d_dn1_no_tran_adapt_en_lane	DN1 No Transition Adapt Enable For F0D	internal
	19	0	r/w	dfe_tmb_avg_mode_lane	Top Mid Bot Average Mode	internal
	18	0	r/w	dfe_tmb_vld_mode_lane	Top Mid Bot Valid Mode	internal
	17	0	r/w	dfe_tmb_vld_mode_dc_lane	Top Mid Bot Valid Mode For DC	internal
	16	0	r/w	dfe_tmb_vld_mode_vref_lane	Top Mid Bot Valid Mode For VREF	internal
	15	0	r/w	dfe_tmb_vld_mode_f0d_lane	Top Mid Bot Valid Mode For F0D	internal
	14	0	r/w	RESERVED		
	13	0	r/w	dfe_upper_eo_en_lane	F0D Upper Eye Enable	internal
	12	0	r/w	dfe_lower_eo_en_lane	F0D Lower Eye Enable	internal
	11	0	r/w	dfe_fbmd_f0_lane	DFE F0 Feedback Mode	internal
					0: Feedback F0 Based On Dfe_fmbd_f1pn And Dfe_fbmd_dataslicer	
					1: Feedback F0 to all 4 sampler in even and odd	
	10	0	r	dfe_fsm_debug_pause_lane	DFE FSM Debug Pause Flag	internal
					0: Not in SWPP state	
					1: In SWPP State	
	9	0	r/w	dfe_fbmd_ds_lane	Data/Slicer Feedback Mode	internal
					0: feedback value to self	
					1: feedback value to both Data and Slicer	
	8	0	r/w	dfe_fbmd_eo_lane	Even/Odd Feedback Mode	internal
					0: feedback to self	
					1: feedback to both Even and Odd	
	7	0	r/w	dfe_track_mode_lane	DFE Tracking Mode	internal
					0: Eq Training Mode	
					1: Data Tracking Mode 	
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_fsm_debug_next_lane	DFE FSM Debug Mode Next Step Trigger	internal
					Positive Edge Active, Indicates Software Post-processing Is Done	
	4	0	r/w	dfe_fsm_debug_mode_lane	DFE FSM Debug Mode	internal
					0: Non-debug Mode	
					1: DFE FSM Debug Mode, DFE Adaptation FSM Pauses At Post-processing Stage	
	3	0	r/w	dfe_fbmd_f0d_lane	F0 Feedback Mode During F0D Adaptation	internal
					0: Feedback to self	
					1: Feedback to all sampler clusters	
	2	0	r/w	dfe_fbmd_f0k_lane	F0 Feedback Mode During F0K Adaptation	internal
					0: Feedback to self	
					1: Feedback to all sampler clusters	
	1	0	r/w	dfe_fbmd_dc_lane	DC Feedback Mode	internal
					0: Feedback to self	
					1: Feedback to all sampler clusters	
	0	0	r/w	dfe_fbmd_dce_lane	Edge DC Feedback Mode	internal
					0: Feedback to self	
					1: feedback to both Even and Odd	
						
	# addr = 0x2408			dfe_ctrl_reg2	DFE Control	
						internal
	31	0	r	dfe_updated_lane	DFE Updated	
					0: DFE is still updating.	
					1: DFE update finished for all taps, both analog and digital.	
	30	1'h0	r/w	dfe_update_vref_mid_en_lane	VREF Middle Update Enable	internal
	29	1'h0	r/w	dfe_update_f1_tune_top_en_lane	F1 Tune Top Update Enable	internal
	28	1'h0	r/w	dfe_update_f1_tune_bot_en_lane	F1 Tune Bot Update Enable	internal
	27	1'h0	r/w	dfe_update_hp1_en_lane	FIR HP1 Update Enable	internal
	26	1'h0	r/w	dfe_update_hn1_en_lane	FIR HN1 Update Enable	internal
	25	1'h0	r/w	dfe_update_vref_en_lane	VREF Update Enable	internal
	24	1'h0	r/w	dfe_update_ee_en_lane	Edge Equalizer Update Enable	internal
	23	1'h0	r/w	dfe_update_dce_en_lane	Edge DC Update Enable	internal
	22	1'h0	r/w	DFE_UPDATE_DC_EN_LANE	DFE Update Enable For DC	
					0: Disable	
					1: Enable	
	[21:16]	6'h00	r/w	dfe_update_f_en_lane[5:0]	DFE Update Enable For Floating Taps	internal
					Each bit corresponding to one floating tap, active high.	
					[0]: FF0	
					[1]: FF1	
					. . .	
					[5]: FF5	
	[15:0]	16'h0000	r/w	DFE_UPDATE_EN_LANE[15:0]	DFE Tap Adaptation Enable. 	
					Each bit corresponding to one fix tap.	
					[0]: F0	
					[1]: F1	
					. . .	
					[15]: F15	
						
	# addr = 0x240c			dfe_ctrl_reg3	DFE Control	
	31	0	r/w	RESERVED		
	30	0	r	dfe_dly_sat_f0_lane	Delayed Saturation Status, Active High	internal
					0: Not saturated	
					1: Saturated	
	29	0	r	dfe_dly_sat_vref_lane	Delayed Saturation Status, Active High	internal
					0: Not saturated	
					1: Saturated	
	28	0	r	dfe_lock_lane	DFE Lock Indicator	internal
					0: Not locked	
					1: Locked	
	27	0	r/w	dfe_lock_clr_lane	Clear The Lock Flag To 1	internal
					0: Not clear	
					1: Clear	
	26	0	r	dfe_rt_sat_f0_lane	DFE Realtime F0 Saturation Flag	internal
	25	0	r	dfe_rt_sat_vref_lane	DFE Realtime VREF Saturation Flag	internal
	[24:22]	0	r/w	RESERVED		
	21	0	r/w	dfe_coarse_step_en_lane	DFE Coarse Step Enable	internal
	20	0	r/w	dfe_fine_step_en_lane	DFE Fine Step Enable	internal
	19	0	r/w	dfe_dc_coarse_step_en_lane	DC Coarse Step Enable	internal
	18	0	r/w	dfe_dc_fine_step_en_lane	DC Fine Step Enable	internal
	17	0	r/w	dfe_vref_coarse_step_en_lane	VREF Coarse Step Enable	internal
	16	0	r/w	dfe_vref_fine_step_en_lane	VREF Fine Step Enable	internal
	15	0	r/w	dfe_f0_coarse_step_en_lane	DFE F0 Coarse Step Enable	internal
	14	0	r/w	dfe_f0_fine_step_en_lane	DFE F0 Fine Step Enable	internal
	13	0	r/w	dfe_f0b_coarse_step_en_lane	DFE F0B Coarse Step Enable	internal
	12	0	r/w	dfe_f0b_fine_step_en_lane	DFE F0B Fine Step Enable	internal
	11	0	r/w	dfe_f0d_coarse_step_en_lane	DFE F0D Coarse Step Enable	internal
	10	0	r/w	dfe_f0k_coarse_step_en_lane	DFE F0K Coarse Step Enable	internal
	9	0	r/w	cdr_edge_path_sel_lane	Select Which Path To Use For Edge (even) Samplers In Full Rate Mode	internal
					0: Data path	
					1: Slicer path	
	8	0	r/w	dfe_full_rate_mode_lane	DFE Full Rate Mode	internal
					0: Half Rate Mode	
					1: Full Rate Mode	
	7	1	r/w	ana_rx_sel_mu_f_lane	CDR Mu Select	internal
					0: Initial value	
					1: Final value	
	6	0	r/w	dfe_dis_lane	Disable DFE From Speed Table	internal
					0: Not disabled	
					1: Disabled	
	[5:0]	0	r/w	eye_open_lane[5:0]	Eye Open To PIPE	internal
						
	# addr = 0x2414			dfe_ctrl_reg4	Dfe_ctrl Output Override	
	[31:28]	0	r/w	RESERVED		
	27	0	r/w	dfe_ctrl_pol0_lane	Used When DFE_CTRL_BYPASS_LANE = 1	internal
	[26:25]	2'h0	r/w	dfe_sat_vref_trig_on_lane[1:0]	VREF Saturation On Threshold	internal
					2'b00: 60	
					2'b01: 61	
					2'b10: 62	
					2'b11: 63	
	[24:23]	2'h0	r/w	dfe_sat_vref_trig_off_lane[1:0]	VREF Saturation Off Threshold	internal
					2'b00: 58	
					2'b01: 59	
					2'b10: 60	
					2'b11: 61	
	[22:21]	2'h0	r/w	dfe_sat_f0_trig_on_lane[1:0]	F0 Saturation On Threshold	internal
					2'b00: 60	
					2'b01: 61	
					2'b10: 62	
					2'b11: 63	
	[20:19]	2'h0	r/w	dfe_sat_f0_trig_off_lane[1:0]	F0 Saturation Off Threshold	internal
					2'b00: 58	
					2'b01: 59	
					2'b10: 60	
					2'b11: 61	
	[18:14]	5'h4	r/w	dfe_hold_time_lane[4:0]	DFE Hold Time	internal
					During this time DFE does not adapt	
					Typically 2 4 6 8 16, unit is frame	
					Actual frame# = register value + 1	
	[13:12]	2'h0	r/w	dfe_ctrl_splr_lane[1:0]	Used When DFE_CTRL_BYPASS_LANE = 1	internal
					2'b00: current sampler is dp	
					2'b01: current sampler is dn	
					2'b10: current sampler is sp	
					2'b11: current sampler is sn	
	[11:8]	4'h0	r/w	dfe_ctrl_fb_sel_lane[3:0]	Used When DFE_CTRL_BYPASS_LANE = 1	internal
					[0]: feedback to sampler dp	
					[1]: feedback to sampler dn	
					[2]: feedback to sampler sp	
					[3]: feedback to sampler sn	
	[7:5]	3'h0	r/w	dfe_ctrl_pol2_lane[2:0]	Used When DFE_CTRL_BYPASS_LANE = 1	internal
	[4:2]	3'h0	r/w	dfe_ctrl_pol1_lane[2:0]	Used When DFE_CTRL_BYPASS_LANE = 0	internal
	1	0	r/w	dfe_ctrl_adapt_lane	Used When DFE_CTRL_BYPASS_LANE = 1	internal
					0: Hold	
					1: Adapt	
	0	0	r/w	dfe_ctrl_bypass_lane	DFE Control Bypass	internal
					0: No override	
					1: Override DFE_CTRL Output To DFE HSL	
						
	# addr = 0x2418			dfe_ctrl_reg5	DFE Timing Control	
	[31:30]	0	r/w	RESERVED		
	[29:20]	10'h3f	r/w	dfe_switch_time_lane[9:0]	DFE Switch Time	internal
					Only during this time DFE adapts	
					Typically 31 63 127 255, unit is frame	
					Actual frame# = register value + 1	
	[19:10]	10'h1	r/w	dfe_pol_lpnum_lane[9:0]	Polarity Table Loop Number	internal
					Controls how many polarity table round for each sampler.	
					Loop number = register value + 1	
	[9:0]	10'h1	r/w	dfe_adapt_lpnum_lane[9:0]	DFE Adapt FSM Loop Number	internal
					Controls how many round of sampler sweeping for each DFE call.	
					Loop number = register value + 1	
						
	# addr = 0x241c			rx_eq_clk_ctrl	Dfe And Eom Clock Reset Control	
	31	0	r/w	dfe_en_fm_reg_lane	Select DFE_EN From Reg	internal
	30	0	r/w	dfe_pat_dis_fm_reg_lane	Select DFE_PAT_DIS From Reg	internal
	29	0	r/w	dfe_update_dis_fm_reg_lane	Select DFE_UPDATE_DIS From Reg	internal
	[28:10]	0	r/w	RESERVED		
	9	0	r	int_dfe_en_lane	DFE_EN From PIN Readback	internal
	8	0	r/w	dfe_clk_on_lane	DFE Clock On	internal
					Debug use only, force on DFE clock	
					0: Normal	
					1: Force enable	
	7	0	r/w	RESERVED		
	6	1	r/w	ana_pu_dfe_lane	Control Analog PU_DFE	internal
	5	1	r/w	DFE_PAT_DIS_LANE	DFE Pattern Protection Disable	
					0: Pattern Protection enabled	
					1: pattern protection disabled	
	4	1	r/w	DFE_EN_LANE	DFE Enable	
					Gate DFE High Speed Logic When Dfe Adaptation Is Not Needed	
					0: DFE won't be used for this link	
					1: DFE may be used for this link	
	3	0	r/w	DFE_UPDATE_DIS_LANE	Disable DFE Update	
					0: Disable	
					1: Not disable	
	2	1	r/w	reset_dfe_lane	Reset DFE Functio	internal
					Controlled By Firmware Function	
					0: No reset	
					1: Reset	
	1	0	r/w	dfe_mcu_clk_en_lane	DFE Use MCU Clock	internal
					0: Don't Use MCU_CLK As DFE_CLK	
					1: Use MCU_CLK as DFE_CLK	
	0	1	r/w	dfe_clk_off_lane	Gate DFE Clock When RX_CLK Is Not Valid	internal
						
	# addr = 0x2420			dfe_ana_reg0	DFE To Analog Override	
	31	0	r/w	RESERVED		
	[30:28]	3'h0	r/w	ana_rx_dfe_f1_pol_d_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[27:25]	3'h0	r/w	ana_rx_dfe_f0_pol_s_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[24:22]	3'h0	r/w	ana_rx_dfe_f0_pol_d_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	21	0	r/w	ana_rx_dfe_f2_pol_en_s_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	20	0	r/w	ana_rx_dfe_f2_pol_en_d_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[19:17]	3'h0	r/w	ana_rx_dfe_f1_pol_en_s_o_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[16:14]	3'h0	r/w	ana_rx_dfe_f1_pol_en_s_e_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[13:11]	3'h0	r/w	ana_rx_dfe_f1_pol_en_d_o_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[10:8]	3'h0	r/w	ana_rx_dfe_f1_pol_en_d_e_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	7	0	r/w	ana_rx_dfe_f0_pol_en_s_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	6	0	r/w	ana_rx_dfe_f0_pol_en_d_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	5	0	r/w	ana_rx_data_slicer_path_switch_o_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	4	0	r/w	ana_rx_data_slicer_path_switch_e_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[3:0]	4'h1	r/w	ana_rx_dfe_floating_sel_lane[3:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
						
	# addr = 0x2424			dfe_ana_reg1	DFE To Analog Force	
	[31:29]	3'h0	r/w	ana_rx_dfe_f2_pol_s_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[28:26]	3'h0	r/w	ana_rx_dfe_f2_pol_d_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[25:23]	3'h0	r/w	ana_rx_dfe_f1_pol_s_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	22	0	r/w	ana_rx_pam2_en_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	21	0	r/w	ana_rx_pam2_lp_en_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	20	0	r/w	ana_rx_pam2_force_lane	Analog Control Force Value	internal
	19	0	r/w	ana_rx_dfe_f2_pol_s_force_lane	Analog Control Force Value	internal
	18	0	r/w	ana_rx_dfe_f2_pol_d_force_lane	Analog Control Force Value	internal
	17	0	r/w	ana_rx_dfe_f1_pol_s_force_lane	Analog Control Force Value	internal
	16	0	r/w	ana_rx_dfe_f1_pol_d_force_lane	Analog Control Force Value	internal
	15	0	r/w	ana_rx_dfe_f0_pol_s_force_lane	Analog Control Force Value	internal
	14	0	r/w	ana_rx_dfe_f0_pol_d_force_lane	Analog Control Force Value	internal
	13	0	r/w	ana_rx_dfe_f2_pol_en_s_force_lane	Analog Control Force Value	internal
	12	0	r/w	ana_rx_dfe_f2_pol_en_d_force_lane	Analog Control Force Value	internal
	11	0	r/w	ana_rx_dfe_f1_pol_en_s_o_force_lane	Analog Control Force Value	internal
	10	0	r/w	ana_rx_dfe_f1_pol_en_s_e_force_lane	Analog Control Force Value	internal
	9	0	r/w	ana_rx_dfe_f1_pol_en_d_o_force_lane	Analog Control Force Value	internal
	8	0	r/w	ana_rx_dfe_f1_pol_en_d_e_force_lane	Analog Control Force Value	internal
	7	0	r/w	ana_rx_dfe_f0_pol_en_s_force_lane	Analog Control Force Value	internal
	6	0	r/w	ana_rx_dfe_f0_pol_en_d_force_lane	Analog Control Force Value	internal
	5	0	r/w	ana_rx_data_slicer_path_switch_o_force_lane	Analog Control Force Value	internal
	4	0	r/w	ana_rx_data_slicer_path_switch_e_force_lane	Analog Control Force Value	internal
	3	0	r/w	ana_rx_dfe_floating_sel_force_lane	Analog Control Force Value	internal
	[2:1]	0	r/w	RESERVED		
	0	0	r/w	dfe_ctrl_ana_bypass_lane	DFE Control To ANA Bypass	internal
					0: No override	
					1: Override dfe_ctrl outputs to Analog	
						
	# addr = 0x2428			dfe_step_reg0	DFE Step Size	
	[31:28]	4'h6	r/w	dfe_step_fine_dc_lane[3:0]	DC Adaptation Fine Step Size. 	internal
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[27:24]	4'h8	r/w	dfe_step_accu_dc_lane[3:0]	DC Adaptation Accurate Step Size.	internal
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[23:20]	4'h2	r/w	dfe_step_coarse_dc_lane[3:0]	DC Adaptation Coarse Step Size.	internal
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[19:16]	4'h2	r/w	dfe_step_coarse_f0_lane[3:0]	DFE F0 Adaptation Coarse Step Size.	internal
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[15:12]	4'h2	r/w	dfe_step_coarse_fx_lane[3:0]	DFE Fix Tap Adaptation Coarse Step Size.	internal
					X = 1 to 15	
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[11:8]	4'h2	r/w	dfe_step_coarse_ffx_lane[3:0]	DFE Floating Tap Adaptation Coarse Step Size.	internal
					X = 0 to 5	
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[7:4]	4'h9	r/w	dfe_step_coarse_eo_up_lane[3:0]	Eye Open Adaptation Coarse Step Size For Up.	internal
					Used when dfe_f0d_en = 1	
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[3:0]	4'h1	r/w	dfe_step_coarse_eo_dn_lane[3:0]	Eye Open Adaptation Coarse Step Size For Dn.	internal
					Used when dfe_f0d_en = 1	
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
						
	# addr = 0x242c			dfe_step_reg1	DFE Step Size	
	[31:28]	4'h6	r/w	dfe_step_fine_f0_lane[3:0]	DFE F0 Adaptation Fine Step Size.	internal
					Used when dfe_step_fine_en = 1 and dfe_step_coarse_en = 0	
	[27:24]	4'h6	r/w	dfe_step_fine_fx_lane[3:0]	DFE Fix Tap Adaptation Fine Step Size.	internal
					X = 1 to 15	
					Used when dfe_step_fine_en = 1 and dfe_step_coarse_en = 0	
	[23:20]	4'h6	r/w	dfe_step_fine_ffx_lane[3:0]	DFE Floating Tap Adaptation Fine Step Size.	internal
					X = 0 to 5	
					Used when dfe_step_fine_en = 1 and dfe_step_coarse_en = 0	
	[19:16]	4'ha	r/w	dfe_step_fine_eo_up_lane[3:0]	Eye Open Adaptation Fine Step Size For Up.	internal
					Used when dfe_f0d_en = 1 and dfe_step_coarse_en = 0	
	[15:12]	4'h6	r/w	dfe_step_fine_eo_dn_lane[3:0]	Eye Open Adaptation Fine Step Size For Dn.	internal
					Used when dfe_f0d_en = 1 and dfe_step_coarse_en = 0	
	[11:8]	4'h8	r/w	dfe_step_accu_f0_lane[3:0]	DFE F0 Adaptation Accurate Step Size.	internal
					Used when dfe_step_fine_en = 0 and dfe_step_coarse_en = 0	
	[7:4]	4'h8	r/w	dfe_step_accu_fx_lane[3:0]	DFE Fix Tap Adaptation Accurate Step Size.	internal
					X = 1 to 15	
					Used when dfe_step_fine_en = 0 and dfe_step_coarse_en = 0	
	[3:0]	4'h8	r/w	dfe_step_accu_ffx_lane[3:0]	DFE Floating Tap Adaptation Accurate Step Size.	internal
					X = 0 to 5	
					Used when dfe_step_fine_en = 0 and dfe_step_coarse_en = 0	
						
	# addr = 0x2430			dfe_step_reg2	DFE Step Size	
	[31:28]	4'h2	r/w	dfe_step_coarse_f0b_lane[3:0]	F0B Coarse Step Size	internal
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[27:24]	4'h4	r/w	dfe_step_fine_f0b_lane[3:0]	F0B Fine Step Size	internal
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[23:20]	4'h6	r/w	dfe_step_accu_f0b_lane[3:0]	F0B Accurate Step Size	internal
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[19:16]	4'h9	r/w	dfe_step_coarse_peak_dn_lane[3:0]	F0K Down Coarse Step Size	internal
	[15:12]	4'ha	r/w	dfe_step_fine_peak_dn_lane[3:0]	F0K Down Fine Step Size	internal
	[11:8]	4'h1	r/w	dfe_step_coarse_peak_up_lane[3:0]	F0K Up Coarse Step Size	internal
	[7:4]	4'h6	r/w	dfe_step_fine_peak_up_lane[3:0]	F0K up Fine Step Size	internal
	[3:0]	0	r/w	RESERVED		
						
	# addr = 0x2434			dfe_step_reg3	DFE Step Size	
	[31:28]	4'h2	r/w	dfe_step_coarse_ee_lane[3:0]	Edge Equalizer Coarse Step Size	internal
	[27:24]	4'h4	r/w	dfe_step_fine_ee_lane[3:0]	Edge Equalizer Fine Step Size	internal
	[23:20]	4'h6	r/w	dfe_step_accu_ee_lane[3:0]	Edge Equalizer Accurate Step Size	internal
	[19:16]	4'h2	r/w	dfe_step_coarse_f1_tune_lane[3:0]	F1 Tune Coarse Step Size	internal
	[15:12]	4'h4	r/w	dfe_step_fine_f1_tune_lane[3:0]	F1 Tune Fine Step Size	internal
	[11:8]	4'h6	r/w	dfe_step_accu_f1_tune_lane[3:0]	F1 Tune Accurate Step Size	internal
	[7:4]	0	r/w	RESERVED		
	[3:0]	0	r/w	RESERVED		
						
	# addr = 0x2438			dfe_step_reg4	DFE Step Size	
	[31:28]	0	r/w	RESERVED		
	[27:24]	0	r/w	RESERVED		
	[23:20]	4'h2	r/w	dfe_step_coarse_fir_lane[3:0]	FIR Coarse Step Size	internal
	[19:16]	4'h4	r/w	dfe_step_fine_fir_lane[3:0]	FIR Fine Step Size	internal
	[15:12]	4'h4	r/w	dfe_step_accu_fir_lane[3:0]	FIR Accurate Step Size	internal
	[11:8]	4'h2	r/w	dfe_step_coarse_vref_lane[3:0]	VREF Coarse Step Size	internal
	[7:4]	4'h4	r/w	dfe_step_fine_vref_lane[3:0]	VREF Fine Step Size	internal
	[3:0]	4'h6	r/w	dfe_step_accu_vref_lane[3:0]	VREF Accurate Step Size	internal
						
	# addr = 0x2458			dfe_fir_reg0	DFE FIR REG	
	31	0	r/w	dfe_fenh0_lane	FIR H0 Load	internal
	30	0	r/w	RESERVED		
	[29:25]	5'h0	r/w	dfe_fexth0_lane[4:0]	FIR H0 External Value	internal
	24	0	r/w	dfe_fenhp1_lane	FIR HP1 Load	internal
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	dfe_fexthp1_lane[4:0]	FIR HP1 External Value	internal
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h0	r	DFE_HP1_SM_LANE[4:0]	FIR HP1 Read Back In Sign-Magnitude Format	
	[7:0]	8'h0	r	DFE_HP1_2C_LANE[7:0]	FIR HP1 Read Back In 2's Complement Format	
						
	# addr = 0x245c			dfe_fir_reg1	DFE FIR REG	
	[31:30]	0	r/w	RESERVED		
	[29:25]	5'h0	r	DFE_H0_LANE[4:0]	FIR H0 Read Back	
	24	0	r/w	dfe_fenhn1_lane	FIR HN1 Load	internal
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	dfe_fexthn1_lane[4:0]	FIR HN1 External Value	internal
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h0	r	DFE_HN1_SM_LANE[4:0]	FIR HN1 Read Back In Sign-Magnitude Format	
	[7:0]	8'h0	r	DFE_HN1_2C_LANE[7:0]	FIR HN1 Read Back In 2's Complement Format	
						
	#addr = 0x2470			dfe_fen_reg_odd0	DFE FEN REG ODD0	
	[31:29]	3'h0	r/w	dfe_fendc_d_o_lane[2:0]	DFE Tap Value External Load For DATA Sampler Tap DC	
	[28:26]	3'h0	r/w	dfe_fendc_s_o_lane[2:0]	DFE Tap Value External Load For Slicer Sampler Tap DC	
	[25:23]	3'h0	r/w	dfe_fen0_d_o_lane[2:0]	DFE Tap Value External Load For DATA Sampler Tap F0	
	[22:20]	3'h0	r/w	dfe_fen0_s_o_lane[2:0]	DFE Tap Value External Load For Slicer Sampler Tap F0	
	[19:17]	3'h0	r/w	dfe_fen1_d_o_lane[2:0]	DFE Tap Value External Load For DATA Sampler Tap F1	
	[16:14]	3'h0	r/w	dfe_fen1_s_o_lane[2:0]	DFE Tap Value External Load For Slicer Sampler Tap F1	
	[13:12]	2'h0	r/w	dfe_fenf1_tune_d_o_lane[1:0]	DFE Tap Value External Load For DATA Sampler Tap F1_TUNE	
	[11:10]	2'h0	r/w	dfe_fenf1_tune_s_o_lane[1:0]	DFE Tap Value External Load For Slicer Sampler Tap F1_TUNE	
	[9:7]	3'h0	r/w	dfe_fen2_d_o_lane[2:0]	DFE Tap Value External Load For DATA Sampler Tap F2	
	[6:4]	3'h0	r/w	dfe_fen2_s_o_lane[2:0]	DFE Tap Value External Load For Slicer Sampler Tap F2	
	[3:1]	3'h0	r/w	dfe_fen3_o_lane[2:0]	DFE Tap Value External Load For Tap F3	
	0	0	r/w	RESERVED		
						
	#addr = 0x2474			dfe_fen_reg_odd1	DFE FEN REG ODD1	
	[31:29]	3'h0	r/w	dfe_fen4_o_lane[2:0]	DFE Tap Value External Load For Tap F4	
	[28:27]	2'h0	r/w	dfe_fen5_o_lane[1:0]	DFE Tap Value External Load For Tap F5	
	[26:25]	2'h0	r/w	dfe_fen6_o_lane[1:0]	DFE Tap Value External Load For Tap F6	
	[24:23]	2'h0	r/w	dfe_fen7_o_lane[1:0]	DFE Tap Value External Load For Tap F7	
	[22:21]	2'h0	r/w	dfe_fen8_o_lane[1:0]	DFE Tap Value External Load For Tap F8	
	[20:19]	2'h0	r/w	dfe_fen9_o_lane[1:0]	DFE Tap Value External Load For Tap F9	
	[18:17]	2'h0	r/w	dfe_fen10_o_lane[1:0]	DFE Tap Value External Load For Tap F10	
	16	0	r/w	dfe_fen11_o_lane	DFE Tap Value External Load For Tap F11	
	15	0	r/w	dfe_fen12_o_lane	DFE Tap Value External Load For Tap F12	
	14	0	r/w	dfe_fen13_o_lane	DFE Tap Value External Load For Tap F13	
	13	0	r/w	dfe_fen14_o_lane	DFE Tap Value External Load For Tap F14	
	12	0	r/w	dfe_fen15_o_lane	DFE Tap Value External Load For Tap F15	
	11	0	r/w	dfe_fenf0_o_lane	DFE Tap Value External Load For Tap FF0	
	10	0	r/w	dfe_fenf1_o_lane	DFE Tap Value External Load For Tap FF1	
	9	0	r/w	dfe_fenf2_o_lane	DFE Tap Value External Load For Tap FF2	
	8	0	r/w	dfe_fenf3_o_lane	DFE Tap Value External Load For Tap FF3	
	7	0	r/w	dfe_fenf4_o_lane	DFE Tap Value External Load For Tap FF4	
	6	0	r/w	dfe_fenf5_o_lane	DFE Tap Value External Load For Tap FF5	
	[5:3]	3'h0	r/w	dfe_fenvref_o_lane[2:0]	DFE Tap Value External Load For Tap VREF	
	2	0	r/w	dfe_fen1p5_o_lane	DFE Tap Value External Load For Tap F1P5	
	1	0	r/w	dfe_fendc_e_o_lane	DFE Tap Value External Load For Tap DC_E	
	0	0	r/w	RESERVED		
						
	#addr = 0x2478			dfe_fen_reg_even0	DFE FEN REG EVEN0	
	[31:29]	3'h0	r/w	dfe_fendc_d_e_lane[2:0]	DFE Tap Value External Load For DATA Sampler Tap DC	
	[28:26]	3'h0	r/w	dfe_fendc_s_e_lane[2:0]	DFE Tap Value External Load For Slicer Sampler Tap DC	
	[25:23]	3'h0	r/w	dfe_fen0_d_e_lane[2:0]	DFE Tap Value External Load For DATA Sampler Tap F0	
	[22:20]	3'h0	r/w	dfe_fen0_s_e_lane[2:0]	DFE Tap Value External Load For Slicer Sampler Tap F0	
	[19:17]	3'h0	r/w	dfe_fen1_d_e_lane[2:0]	DFE Tap Value External Load For DATA Sampler Tap F1	
	[16:14]	3'h0	r/w	dfe_fen1_s_e_lane[2:0]	DFE Tap Value External Load For Slicer Sampler Tap F1	
	[13:12]	2'h0	r/w	dfe_fenf1_tune_d_e_lane[1:0]	DFE Tap Value External Load For DATA Sampler Tap F1_TUNE	
	[11:10]	2'h0	r/w	dfe_fenf1_tune_s_e_lane[1:0]	DFE Tap Value External Load For Slicer Sampler Tap F1_TUNE	
	[9:7]	3'h0	r/w	dfe_fen2_d_e_lane[2:0]	DFE Tap Value External Load For DATA Sampler Tap F2	
	[6:4]	3'h0	r/w	dfe_fen2_s_e_lane[2:0]	DFE Tap Value External Load For Slicer Sampler Tap F2	
	[3:1]	3'h0	r/w	dfe_fen3_e_lane[2:0]	DFE Tap Value External Load For Tap F3	
	0	0	r/w	RESERVED		
						
	#addr = 0x247c			dfe_fen_reg_even1	DFE FEN REG EVEN1	
	[31:29]	3'h0	r/w	dfe_fen4_e_lane[2:0]	DFE Tap Value External Load For Tap F4	
	[28:27]	2'h0	r/w	dfe_fen5_e_lane[1:0]	DFE Tap Value External Load For Tap F5	
	[26:25]	2'h0	r/w	dfe_fen6_e_lane[1:0]	DFE Tap Value External Load For Tap F6	
	[24:23]	2'h0	r/w	dfe_fen7_e_lane[1:0]	DFE Tap Value External Load For Tap F7	
	[22:21]	2'h0	r/w	dfe_fen8_e_lane[1:0]	DFE Tap Value External Load For Tap F8	
	[20:19]	2'h0	r/w	dfe_fen9_e_lane[1:0]	DFE Tap Value External Load For Tap F9	
	[18:17]	2'h0	r/w	dfe_fen10_e_lane[1:0]	DFE Tap Value External Load For Tap F10	
	16	0	r/w	dfe_fen11_e_lane	DFE Tap Value External Load For Tap F11	
	15	0	r/w	dfe_fen12_e_lane	DFE Tap Value External Load For Tap F12	
	14	0	r/w	dfe_fen13_e_lane	DFE Tap Value External Load For Tap F13	
	13	0	r/w	dfe_fen14_e_lane	DFE Tap Value External Load For Tap F14	
	12	0	r/w	dfe_fen15_e_lane	DFE Tap Value External Load For Tap F15	
	11	0	r/w	dfe_fenf0_e_lane	DFE Tap Value External Load For Tap FF0	
	10	0	r/w	dfe_fenf1_e_lane	DFE Tap Value External Load For Tap FF1	
	9	0	r/w	dfe_fenf2_e_lane	DFE Tap Value External Load For Tap FF2	
	8	0	r/w	dfe_fenf3_e_lane	DFE Tap Value External Load For Tap FF3	
	7	0	r/w	dfe_fenf4_e_lane	DFE Tap Value External Load For Tap FF4	
	6	0	r/w	dfe_fenf5_e_lane	DFE Tap Value External Load For Tap FF5	
	[5:3]	3'h0	r/w	dfe_fenvref_e_lane[2:0]	DFE Tap Value External Load For Tap VREF	
	2	0	r/w	dfe_fen1p5_e_lane	DFE Tap Value External Load For Tap F1P5	
	1	0	r/w	dfe_fendc_e_e_lane	DFE Tap Value External Load For Tap DC_E	
	0	0	r/w	RESERVED		
						
	#addr = 0x2480			dfe_fext_reg_odd0	DFE FEXT REG ODD0	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fextdc_d_top_o_lane[5:0]	DFE Tap External Value For DATA Sampler TOP ODD Tap DC	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fextdc_s_top_o_lane[5:0]	DFE Tap External Value For Slicer Sampler TOP ODD Tap DC	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fextdc_d_mid_o_lane[5:0]	DFE Tap External Value For DATA Sampler MIDDLE ODD Tap DC	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fextdc_s_mid_o_lane[5:0]	DFE Tap External Value For Slicer Sampler MIDDLE ODD Tap DC	internal
						
	#addr = 0x2484			dfe_fext_reg_odd1	DFE FEXT REG ODD1	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fextdc_d_bot_o_lane[5:0]	DFE Tap External Value For DATA Sampler BOTTOM ODD Tap DC	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fextdc_s_bot_o_lane[5:0]	DFE Tap External Value For Slicer Sampler BOTTOM ODD Tap DC	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext0_d_top_o_lane[5:0]	DFE Tap External Value For DATA Sampler TOP ODD Tap F0	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext0_s_top_o_lane[5:0]	DFE Tap External Value For Slicer Sampler TOP ODD Tap F0	internal
						
	#addr = 0x2488			dfe_fext_reg_odd2	DFE FEXT REG ODD2	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext0_d_mid_o_lane[5:0]	DFE Tap External Value For DATA Sampler MIDDLE ODD Tap F0	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext0_s_mid_o_lane[5:0]	DFE Tap External Value For Slicer Sampler MIDDLE ODD Tap F0	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext0_d_bot_o_lane[5:0]	DFE Tap External Value For DATA Sampler BOTTOM ODD Tap F0	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext0_s_bot_o_lane[5:0]	DFE Tap External Value For Slicer Sampler BOTTOM ODD Tap F0	internal
						
	#addr = 0x248c			dfe_fext_reg_odd3	DFE FEXT REG ODD3	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext1_d_top_o_lane[5:0]	DFE Tap External Value For DATA Sampler TOP ODD Tap F1	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext1_s_top_o_lane[5:0]	DFE Tap External Value For Slicer Sampler TOP ODD Tap F1	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext1_d_mid_o_lane[5:0]	DFE Tap External Value For DATA Sampler MIDDLE ODD Tap F1	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext1_s_mid_o_lane[5:0]	DFE Tap External Value For Slicer Sampler MIDDLE ODD Tap F1	internal
						
	#addr = 0x2490			dfe_fext_reg_odd4	DFE FEXT REG ODD4	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext1_d_bot_o_lane[5:0]	DFE Tap External Value For DATA Sampler BOTTOM ODD Tap F1	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext1_s_bot_o_lane[5:0]	DFE Tap External Value For Slicer Sampler BOTTOM ODD Tap F1	internal
	[15:12]	4'h0	r/w	dfe_fextf1_tune_top_d_o_lane[3:0]	DFE Tap External Value For DATA Sampler TOP ODD Tap F1_TUNE	internal
	[11:8]	4'h0	r/w	dfe_fextf1_tune_top_s_o_lane[3:0]	DFE Tap External Value For Slicer Sampler TOP ODD Tap F1_TUNE	internal
	[7:4]	4'h0	r/w	dfe_fextf1_tune_bot_d_o_lane[3:0]	DFE Tap External Value For DATA Sampler BOTTOM ODD Tap F1_TUNE	internal
	[3:0]	4'h0	r/w	dfe_fextf1_tune_bot_s_o_lane[3:0]	DFE Tap External Value For Slicer Sampler BOTTOM ODD Tap F1_TUNE	internal
						
	#addr = 0x2494			dfe_fext_reg_odd5	DFE FEXT REG ODD5	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext2_d_top_o_lane[5:0]	DFE Tap External Value For DATA Sampler TOP ODD Tap F2	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext2_s_top_o_lane[5:0]	DFE Tap External Value For Slicer Sampler TOP ODD Tap F2	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext2_d_mid_o_lane[5:0]	DFE Tap External Value For DATA Sampler MIDDLE ODD Tap F2	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext2_s_mid_o_lane[5:0]	DFE Tap External Value For Slicer Sampler MIDDLE ODD Tap F2	internal
						
	#addr = 0x2498			dfe_fext_reg_odd6	DFE FEXT REG ODD6	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext2_d_bot_o_lane[5:0]	DFE Tap External Value For DATA Sampler BOTTOM ODD Tap F2	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext2_s_bot_o_lane[5:0]	DFE Tap External Value For Slicer Sampler BOTTOM ODD Tap F2	internal
	15	0	r/w	RESERVED		
	[14:8]	7'h0	r/w	dfe_fext3_top_o_lane[6:0]	DFE Tap External Value For TOP ODD Tap F3	internal
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fext3_mid_o_lane[6:0]	DFE Tap External Value For MIDDLE ODD Tap F3	internal
						
	#addr = 0x249c			dfe_fext_reg_odd7	DFE FEXT REG ODD7	
	31	0	r/w	RESERVED		
	[30:24]	7'h0	r/w	dfe_fext3_bot_o_lane[6:0]	DFE Tap External Value For BOTTOM ODD Tap F3	internal
	23	0	r/w	RESERVED		
	[22:16]	7'h0	r/w	dfe_fext4_top_o_lane[6:0]	DFE Tap External Value For TOP ODD Tap F4	internal
	15	0	r/w	RESERVED		
	[14:8]	7'h0	r/w	dfe_fext4_mid_o_lane[6:0]	DFE Tap External Value For MIDDLE ODD Tap F4	internal
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fext4_bot_o_lane[6:0]	DFE Tap External Value For BOTTOM ODD Tap F4	internal
						
	#addr = 0x24a0			dfe_fext_reg_odd8	DFE FEXT REG ODD8	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext5_msb_o_lane[5:0]	DFE Tap External Value For MSB ODD Tap F5	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext5_lsb_o_lane[5:0]	DFE Tap External Value For LSB ODD Tap F5	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext6_msb_o_lane[5:0]	DFE Tap External Value For MSB ODD Tap F6	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext6_lsb_o_lane[5:0]	DFE Tap External Value For LSB ODD Tap F6	internal
						
	#addr = 0x24a4			dfe_fext_reg_odd9	DFE FEXT REG ODD9	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext7_msb_o_lane[5:0]	DFE Tap External Value For MSB ODD Tap F7	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext7_lsb_o_lane[5:0]	DFE Tap External Value For LSB ODD Tap F7	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext8_msb_o_lane[5:0]	DFE Tap External Value For MSB ODD Tap F8	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext8_lsb_o_lane[5:0]	DFE Tap External Value For LSB ODD Tap F8	internal
						
	#addr = 0x24a8			dfe_fext_reg_odd10	DFE FEXT REG ODD10	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext9_msb_o_lane[5:0]	DFE Tap External Value For MSB ODD Tap F9	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext9_lsb_o_lane[5:0]	DFE Tap External Value For LSB ODD Tap F9	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext10_msb_o_lane[5:0]	DFE Tap External Value For MSB ODD Tap F10	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext10_lsb_o_lane[5:0]	DFE Tap External Value For LSB ODD Tap F10	internal
						
	#addr = 0x24ac			dfe_fext_reg_odd11	DFE FEXT REG ODD11	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	dfe_fext11_o_lane[4:0]	DFE Tap External Value For ODD Tap F11	internal
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	dfe_fext12_o_lane[4:0]	DFE Tap External Value For ODD Tap F12	internal
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h0	r/w	dfe_fext13_o_lane[4:0]	DFE Tap External Value For ODD Tap F13	internal
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	dfe_fext14_o_lane[4:0]	DFE Tap External Value For ODD Tap F14	internal
						
	#addr = 0x24b0			dfe_fext_reg_odd12	DFE FEXT REG ODD12	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	dfe_fext15_o_lane[4:0]	DFE Tap External Value For ODD Tap F15	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fextf0_o_lane[5:0]	DFE Tap External Value For ODD Tap FF0	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fextf1_o_lane[5:0]	DFE Tap External Value For ODD Tap FF1	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fextf2_o_lane[5:0]	DFE Tap External Value For ODD Tap FF2	internal
						
	#addr = 0x24b4			dfe_fext_reg_odd13	DFE FEXT REG ODD13	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fextf3_o_lane[5:0]	DFE Tap External Value For ODD Tap FF3	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fextf4_o_lane[5:0]	DFE Tap External Value For ODD Tap FF4	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fextf5_o_lane[5:0]	DFE Tap External Value For ODD Tap FF5	internal
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fextvref_top_o_lane[6:0]	DFE Tap External Value For TOP ODD Tap VREF	internal
						
	#addr = 0x24b8			dfe_fext_reg_odd14	DFE FEXT REG ODD14	
	31	0	r/w	RESERVED		
	[30:24]	7'h0	r/w	dfe_fextvref_mid_o_lane[6:0]	DFE Tap External Value For MIDDLE ODD Tap VREF	internal
	23	0	r/w	RESERVED		
	[22:16]	7'h0	r/w	dfe_fextvref_bot_o_lane[6:0]	DFE Tap External Value For BOTTOM ODD Tap VREF	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext1p5_o_lane[5:0]	DFE Tap External Value For ODD Tap F1P5	internal
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fextdc_e_o_lane[6:0]	DFE Tap External Value For ODD Tap DC_E	internal
						
	#addr = 0x24bc			dfe_fext_reg_even0	DFE FEXT REG EVEN0	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fextdc_d_top_e_lane[5:0]	DFE Tap External Value For DATA Sampler TOP EVEN Tap DC	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fextdc_s_top_e_lane[5:0]	DFE Tap External Value For Slicer Sampler TOP EVEN Tap DC	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fextdc_d_mid_e_lane[5:0]	DFE Tap External Value For DATA Sampler MIDDLE EVEN Tap DC	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fextdc_s_mid_e_lane[5:0]	DFE Tap External Value For Slicer Sampler MIDDLE EVEN Tap DC	internal
						
	#addr = 0x24c0			dfe_fext_reg_even1	DFE FEXT REG EVEN1	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fextdc_d_bot_e_lane[5:0]	DFE Tap External Value For DATA Sampler BOTTOM EVEN Tap DC	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fextdc_s_bot_e_lane[5:0]	DFE Tap External Value For Slicer Sampler BOTTOM EVEN Tap DC	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext0_d_top_e_lane[5:0]	DFE Tap External Value For DATA Sampler TOP EVEN Tap F0	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext0_s_top_e_lane[5:0]	DFE Tap External Value For Slicer Sampler TOP EVEN Tap F0	internal
						
	#addr = 0x24c4			dfe_fext_reg_even2	DFE FEXT REG EVEN2	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext0_d_mid_e_lane[5:0]	DFE Tap External Value For DATA Sampler MIDDLE EVEN Tap F0	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext0_s_mid_e_lane[5:0]	DFE Tap External Value For Slicer Sampler MIDDLE EVEN Tap F0	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext0_d_bot_e_lane[5:0]	DFE Tap External Value For DATA Sampler BOTTOM EVEN Tap F0	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext0_s_bot_e_lane[5:0]	DFE Tap External Value For Slicer Sampler BOTTOM EVEN Tap F0	internal
						
	#addr = 0x24c8			dfe_fext_reg_even3	DFE FEXT REG EVEN3	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext1_d_top_e_lane[5:0]	DFE Tap External Value For DATA Sampler TOP EVEN Tap F1	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext1_s_top_e_lane[5:0]	DFE Tap External Value For Slicer Sampler TOP EVEN Tap F1	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext1_d_mid_e_lane[5:0]	DFE Tap External Value For DATA Sampler MIDDLE EVEN Tap F1	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext1_s_mid_e_lane[5:0]	DFE Tap External Value For Slicer Sampler MIDDLE EVEN Tap F1	internal
						
	#addr = 0x24cc			dfe_fext_reg_even4	DFE FEXT REG EVEN4	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext1_d_bot_e_lane[5:0]	DFE Tap External Value For DATA Sampler BOTTOM EVEN Tap F1	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext1_s_bot_e_lane[5:0]	DFE Tap External Value For Slicer Sampler BOTTOM EVEN Tap F1	internal
	[15:12]	4'h0	r/w	dfe_fextf1_tune_top_d_e_lane[3:0]	DFE Tap External Value For DATA Sampler TOP EVEN Tap F1_TUNE	internal
	[11:8]	4'h0	r/w	dfe_fextf1_tune_top_s_e_lane[3:0]	DFE Tap External Value For Slicer Sampler TOP EVEN Tap F1_TUNE	internal
	[7:4]	4'h0	r/w	dfe_fextf1_tune_bot_d_e_lane[3:0]	DFE Tap External Value For DATA Sampler BOTTOM EVEN Tap F1_TUNE	internal
	[3:0]	4'h0	r/w	dfe_fextf1_tune_bot_s_e_lane[3:0]	DFE Tap External Value For Slicer Sampler BOTTOM EVEN Tap F1_TUNE	internal
						
	#addr = 0x24d0			dfe_fext_reg_even5	DFE FEXT REG EVEN5	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext2_d_top_e_lane[5:0]	DFE Tap External Value For DATA Sampler TOP EVEN Tap F2	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext2_s_top_e_lane[5:0]	DFE Tap External Value For Slicer Sampler TOP EVEN Tap F2	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext2_d_mid_e_lane[5:0]	DFE Tap External Value For DATA Sampler MIDDLE EVEN Tap F2	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext2_s_mid_e_lane[5:0]	DFE Tap External Value For Slicer Sampler MIDDLE EVEN Tap F2	internal
						
	#addr = 0x24d4			dfe_fext_reg_even6	DFE FEXT REG EVEN6	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext2_d_bot_e_lane[5:0]	DFE Tap External Value For DATA Sampler BOTTOM EVEN Tap F2	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext2_s_bot_e_lane[5:0]	DFE Tap External Value For Slicer Sampler BOTTOM EVEN Tap F2	internal
	15	0	r/w	RESERVED		
	[14:8]	7'h0	r/w	dfe_fext3_top_e_lane[6:0]	DFE Tap External Value For TOP EVEN Tap F3	internal
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fext3_mid_e_lane[6:0]	DFE Tap External Value For MIDDLE EVEN Tap F3	internal
						
	#addr = 0x24d8			dfe_fext_reg_even7	DFE FEXT REG EVEN7	
	31	0	r/w	RESERVED		
	[30:24]	7'h0	r/w	dfe_fext3_bot_e_lane[6:0]	DFE Tap External Value For BOTTOM EVEN Tap F3	internal
	23	0	r/w	RESERVED		
	[22:16]	7'h0	r/w	dfe_fext4_top_e_lane[6:0]	DFE Tap External Value For TOP EVEN Tap F4	internal
	15	0	r/w	RESERVED		
	[14:8]	7'h0	r/w	dfe_fext4_mid_e_lane[6:0]	DFE Tap External Value For MIDDLE EVEN Tap F4	internal
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fext4_bot_e_lane[6:0]	DFE Tap External Value For BOTTOM EVEN Tap F4	internal
						
	#addr = 0x24dc			dfe_fext_reg_even8	DFE FEXT REG EVEN8	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext5_msb_e_lane[5:0]	DFE Tap External Value For MSB EVEN Tap F5	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext5_lsb_e_lane[5:0]	DFE Tap External Value For LSB EVEN Tap F5	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext6_msb_e_lane[5:0]	DFE Tap External Value For MSB EVEN Tap F6	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext6_lsb_e_lane[5:0]	DFE Tap External Value For LSB EVEN Tap F6	internal
						
	#addr = 0x24e0			dfe_fext_reg_even9	DFE FEXT REG EVEN9	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext7_msb_e_lane[5:0]	DFE Tap External Value For MSB EVEN Tap F7	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext7_lsb_e_lane[5:0]	DFE Tap External Value For LSB EVEN Tap F7	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext8_msb_e_lane[5:0]	DFE Tap External Value For MSB EVEN Tap F8	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext8_lsb_e_lane[5:0]	DFE Tap External Value For LSB EVEN Tap F8	internal
						
	#addr = 0x24e4			dfe_fext_reg_even10	DFE FEXT REG EVEN10	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext9_msb_e_lane[5:0]	DFE Tap External Value For MSB EVEN Tap F9	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext9_lsb_e_lane[5:0]	DFE Tap External Value For LSB EVEN Tap F9	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext10_msb_e_lane[5:0]	DFE Tap External Value For MSB EVEN Tap F10	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext10_lsb_e_lane[5:0]	DFE Tap External Value For LSB EVEN Tap F10	internal
						
	#addr = 0x24e8			dfe_fext_reg_even11	DFE FEXT REG EVEN11	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	dfe_fext11_e_lane[4:0]	DFE Tap External Value For EVEN Tap F11	internal
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	dfe_fext12_e_lane[4:0]	DFE Tap External Value For EVEN Tap F12	internal
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h0	r/w	dfe_fext13_e_lane[4:0]	DFE Tap External Value For EVEN Tap F13	internal
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	dfe_fext14_e_lane[4:0]	DFE Tap External Value For EVEN Tap F14	internal
						
	#addr = 0x24ec			dfe_fext_reg_even12	DFE FEXT REG EVEN12	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	dfe_fext15_e_lane[4:0]	DFE Tap External Value For EVEN Tap F15	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fextf0_e_lane[5:0]	DFE Tap External Value For EVEN Tap FF0	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fextf1_e_lane[5:0]	DFE Tap External Value For EVEN Tap FF1	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fextf2_e_lane[5:0]	DFE Tap External Value For EVEN Tap FF2	internal
						
	#addr = 0x24f0			dfe_fext_reg_even13	DFE FEXT REG EVEN13	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fextf3_e_lane[5:0]	DFE Tap External Value For EVEN Tap FF3	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fextf4_e_lane[5:0]	DFE Tap External Value For EVEN Tap FF4	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fextf5_e_lane[5:0]	DFE Tap External Value For EVEN Tap FF5	internal
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fextvref_top_e_lane[6:0]	DFE Tap External Value For TOP EVEN Tap VREF	internal
						
	#addr = 0x24f4			dfe_fext_reg_even14	DFE FEXT REG EVEN14	
	31	0	r/w	RESERVED		
	[30:24]	7'h0	r/w	dfe_fextvref_mid_e_lane[6:0]	DFE Tap External Value For MIDDLE EVEN Tap VREF	internal
	23	0	r/w	RESERVED		
	[22:16]	7'h0	r/w	dfe_fextvref_bot_e_lane[6:0]	DFE Tap External Value For BOTTOM EVEN Tap VREF	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext1p5_e_lane[5:0]	DFE Tap External Value For EVEN Tap F1P5	internal
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fextdc_e_e_lane[6:0]	DFE Tap External Value For EVEN Tap DC_E	internal
						
	#addr = 0x24f8			dfe_read_sm_reg_odd0	DFE TAP SIGN_MAGNITUDE READ BACK REG ODD0	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_DC_D_TOP_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP ODD Tap DC	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_DC_S_TOP_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP ODD Tap DC	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_DC_D_MID_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE ODD Tap DC	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_DC_S_MID_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE ODD Tap DC	
						
	#addr = 0x24fc			dfe_read_sm_reg_odd1	DFE TAP SIGN_MAGNITUDE READ BACK REG ODD1	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_DC_D_BOT_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM ODD Tap DC	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_DC_S_BOT_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM ODD Tap DC	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F0_D_TOP_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP ODD Tap F0	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_F0_S_TOP_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP ODD Tap F0	
						
	#addr = 0x2500			dfe_read_sm_reg_odd2	DFE TAP SIGN_MAGNITUDE READ BACK REG ODD2	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F0_D_MID_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE ODD Tap F0	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F0_S_MID_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE ODD Tap F0	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F0_D_BOT_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM ODD Tap F0	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_F0_S_BOT_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM ODD Tap F0	
						
	#addr = 0x2504			dfe_read_sm_reg_odd3	DFE TAP SIGN_MAGNITUDE READ BACK REG ODD3	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F1_D_TOP_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP ODD Tap F1	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F1_S_TOP_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP ODD Tap F1	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F1_D_MID_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE ODD Tap F1	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_F1_S_MID_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE ODD Tap F1	
						
	#addr = 0x2508			dfe_read_sm_reg_odd4	DFE TAP SIGN_MAGNITUDE READ BACK REG ODD4	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F1_D_BOT_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM ODD Tap F1	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F1_S_BOT_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM ODD Tap F1	
	[15:12]	4'h0	r	DFE_F1_TUNE_TOP_D_O_LANE[3:0]	DFE Tap Read Back In Scale For DATA Sampler TOP ODD Tap F1_TUNE	
	[11:8]	4'h0	r	DFE_F1_TUNE_TOP_S_O_LANE[3:0]	DFE Tap Read Back In Scale For Slicer Sampler TOP ODD Tap F1_TUNE	
	[7:4]	4'h0	r	DFE_F1_TUNE_BOT_D_O_LANE[3:0]	DFE Tap Read Back In Scale For DATA Sampler BOTTOM ODD Tap F1_TUNE	
	[3:0]	4'h0	r	DFE_F1_TUNE_BOT_S_O_LANE[3:0]	DFE Tap Read Back In Scale For Slicer Sampler BOTTOM ODD Tap F1_TUNE	
						
	#addr = 0x250c			dfe_read_sm_reg_odd5	DFE TAP SIGN_MAGNITUDE READ BACK REG ODD5	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F2_D_TOP_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP ODD Tap F2	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F2_S_TOP_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP ODD Tap F2	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F2_D_MID_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE ODD Tap F2	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_F2_S_MID_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE ODD Tap F2	
						
	#addr = 0x2510			dfe_read_sm_reg_odd6	DFE TAP SIGN_MAGNITUDE READ BACK REG ODD6	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F2_D_BOT_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM ODD Tap F2	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F2_S_BOT_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM ODD Tap F2	
	15	0	r/w	RESERVED		
	[14:8]	7'h0	r	DFE_F3_TOP_O_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For TOP ODD Tap F3	
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r	DFE_F3_MID_O_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For MIDDLE ODD Tap F3	
						
	#addr = 0x2514			dfe_read_sm_reg_odd7	DFE TAP SIGN_MAGNITUDE READ BACK REG ODD7	
	31	0	r/w	RESERVED		
	[30:24]	7'h0	r	DFE_F3_BOT_O_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For BOTTOM ODD Tap F3	
	23	0	r/w	RESERVED		
	[22:16]	7'h0	r	DFE_F4_TOP_O_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For TOP ODD Tap F4	
	15	0	r/w	RESERVED		
	[14:8]	7'h0	r	DFE_F4_MID_O_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For MIDDLE ODD Tap F4	
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r	DFE_F4_BOT_O_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For BOTTOM ODD Tap F4	
						
	#addr = 0x2518			dfe_read_sm_reg_odd8	DFE TAP SIGN_MAGNITUDE READ BACK REG ODD8	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F5_MSB_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For MSB ODD Tap F5	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F5_LSB_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For LSB ODD Tap F5	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F6_MSB_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For MSB ODD Tap F6	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_F6_LSB_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For LSB ODD Tap F6	
						
	#addr = 0x251c			dfe_read_sm_reg_odd9	DFE TAP SIGN_MAGNITUDE READ BACK REG ODD9	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F7_MSB_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For MSB ODD Tap F7	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F7_LSB_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For LSB ODD Tap F7	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F8_MSB_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For MSB ODD Tap F8	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_F8_LSB_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For LSB ODD Tap F8	
						
	#addr = 0x2520			dfe_read_sm_reg_odd10	DFE TAP SIGN_MAGNITUDE READ BACK REG ODD10	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F9_MSB_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For MSB ODD Tap F9	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F9_LSB_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For LSB ODD Tap F9	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F10_MSB_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For MSB ODD Tap F10	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_F10_LSB_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For LSB ODD Tap F10	
						
	#addr = 0x2524			dfe_read_sm_reg_odd11	DFE TAP SIGN_MAGNITUDE READ BACK REG ODD11	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r	DFE_F11_O_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format For ODD Tap F11	
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r	DFE_F12_O_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format For ODD Tap F12	
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h0	r	DFE_F13_O_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format For ODD Tap F13	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r	DFE_F14_O_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format For ODD Tap F14	
						
	#addr = 0x2528			dfe_read_sm_reg_odd12	DFE TAP SIGN_MAGNITUDE READ BACK REG ODD12	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r	DFE_F15_O_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format For ODD Tap F15	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_FF0_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For ODD Tap FF0	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_FF1_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For ODD Tap FF1	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_FF2_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For ODD Tap FF2	
						
	#addr = 0x252c			dfe_read_sm_reg_odd13	DFE TAP SIGN_MAGNITUDE READ BACK REG ODD13	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_FF3_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For ODD Tap FF3	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_FF4_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For ODD Tap FF4	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_FF5_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For ODD Tap FF5	
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r	DFE_VREF_TOP_O_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For TOP ODD Tap VREF	
						
	#addr = 0x2530			dfe_read_sm_reg_odd14	DFE TAP SIGN_MAGNITUDE READ BACK REG ODD14	
	31	0	r/w	RESERVED		
	[30:24]	7'h0	r	DFE_VREF_MID_O_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For MIDDLE ODD Tap VREF	
	23	0	r/w	RESERVED		
	[22:16]	7'h0	r	DFE_VREF_BOT_O_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For BOTTOM ODD Tap VREF	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F1P5_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For ODD Tap F1P5	
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r	DFE_DC_E_O_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For ODD Tap DC_E	
						
	#addr = 0x2534			dfe_read_sm_reg_even0	DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN0	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_DC_D_TOP_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP EVEN Tap DC	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_DC_S_TOP_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP EVEN Tap DC	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_DC_D_MID_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE EVEN Tap DC	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_DC_S_MID_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE EVEN Tap DC	
						
	#addr = 0x2538			dfe_read_sm_reg_even1	DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN1	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_DC_D_BOT_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM EVEN Tap DC	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_DC_S_BOT_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM EVEN Tap DC	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F0_D_TOP_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP EVEN Tap F0	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_F0_S_TOP_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP EVEN Tap F0	
						
	#addr = 0x253c			dfe_read_sm_reg_even2	DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN2	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F0_D_MID_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE EVEN Tap F0	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F0_S_MID_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE EVEN Tap F0	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F0_D_BOT_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM EVEN Tap F0	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_F0_S_BOT_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM EVEN Tap F0	
						
	#addr = 0x2540			dfe_read_sm_reg_even3	DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN3	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F1_D_TOP_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP EVEN Tap F1	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F1_S_TOP_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP EVEN Tap F1	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F1_D_MID_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE EVEN Tap F1	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_F1_S_MID_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE EVEN Tap F1	
						
	#addr = 0x2544			dfe_read_sm_reg_even4	DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN4	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F1_D_BOT_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM EVEN Tap F1	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F1_S_BOT_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM EVEN Tap F1	
	[15:12]	4'h0	r	DFE_F1_TUNE_TOP_D_E_LANE[3:0]	DFE Tap Read Back In Scale For DATA Sampler TOP EVEN Tap F1_TUNE	
	[11:8]	4'h0	r	DFE_F1_TUNE_TOP_S_E_LANE[3:0]	DFE Tap Read Back In Scale For Slicer Sampler TOP EVEN Tap F1_TUNE	
	[7:4]	4'h0	r	DFE_F1_TUNE_BOT_D_E_LANE[3:0]	DFE Tap Read Back In Scale For DATA Sampler BOTTOM EVEN Tap F1_TUNE	
	[3:0]	4'h0	r	DFE_F1_TUNE_BOT_S_E_LANE[3:0]	DFE Tap Read Back In Scale For Slicer Sampler BOTTOM EVEN Tap F1_TUNE	
						
	#addr = 0x2548			dfe_read_sm_reg_even5	DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN5	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F2_D_TOP_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP EVEN Tap F2	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F2_S_TOP_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP EVEN Tap F2	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F2_D_MID_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE EVEN Tap F2	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_F2_S_MID_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE EVEN Tap F2	
						
	#addr = 0x254c			dfe_read_sm_reg_even6	DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN6	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F2_D_BOT_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM EVEN Tap F2	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F2_S_BOT_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM EVEN Tap F2	
	15	0	r/w	RESERVED		
	[14:8]	7'h0	r	DFE_F3_TOP_E_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For TOP EVEN Tap F3	
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r	DFE_F3_MID_E_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For MIDDLE EVEN Tap F3	
						
	#addr = 0x2550			dfe_read_sm_reg_even7	DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN7	
	31	0	r/w	RESERVED		
	[30:24]	7'h0	r	DFE_F3_BOT_E_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For BOTTOM EVEN Tap F3	
	23	0	r/w	RESERVED		
	[22:16]	7'h0	r	DFE_F4_TOP_E_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For TOP EVEN Tap F4	
	15	0	r/w	RESERVED		
	[14:8]	7'h0	r	DFE_F4_MID_E_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For MIDDLE EVEN Tap F4	
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r	DFE_F4_BOT_E_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For BOTTOM EVEN Tap F4	
						
	#addr = 0x2554			dfe_read_sm_reg_even8	DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN8	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F5_MSB_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For MSB EVEN Tap F5	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F5_LSB_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For LSB EVEN Tap F5	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F6_MSB_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For MSB EVEN Tap F6	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_F6_LSB_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For LSB EVEN Tap F6	
						
	#addr = 0x2558			dfe_read_sm_reg_even9	DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN9	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F7_MSB_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For MSB EVEN Tap F7	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F7_LSB_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For LSB EVEN Tap F7	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F8_MSB_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For MSB EVEN Tap F8	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_F8_LSB_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For LSB EVEN Tap F8	
						
	#addr = 0x255c			dfe_read_sm_reg_even10	DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN10	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F9_MSB_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For MSB EVEN Tap F9	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F9_LSB_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For LSB EVEN Tap F9	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F10_MSB_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For MSB EVEN Tap F10	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_F10_LSB_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For LSB EVEN Tap F10	
						
	#addr = 0x2560			dfe_read_sm_reg_even11	DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN11	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r	DFE_F11_E_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format For EVEN Tap F11	
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r	DFE_F12_E_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format For EVEN Tap F12	
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h0	r	DFE_F13_E_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format For EVEN Tap F13	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r	DFE_F14_E_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format For EVEN Tap F14	
						
	#addr = 0x2564			dfe_read_sm_reg_even12	DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN12	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r	DFE_F15_E_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format For EVEN Tap F15	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_FF0_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For EVEN Tap FF0	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_FF1_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For EVEN Tap FF1	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_FF2_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For EVEN Tap FF2	
						
	#addr = 0x2568			dfe_read_sm_reg_even13	DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN13	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_FF3_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For EVEN Tap FF3	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_FF4_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For EVEN Tap FF4	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_FF5_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For EVEN Tap FF5	
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r	DFE_VREF_TOP_E_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For TOP EVEN Tap VREF	
						
	#addr = 0x256c			dfe_read_sm_reg_even14	DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN14	
	31	0	r/w	RESERVED		
	[30:24]	7'h0	r	DFE_VREF_MID_E_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For MIDDLE EVEN Tap VREF	
	23	0	r/w	RESERVED		
	[22:16]	7'h0	r	DFE_VREF_BOT_E_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For BOTTOM EVEN Tap VREF	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F1P5_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For EVEN Tap F1P5	
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r	DFE_DC_E_E_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For EVEN Tap DC_E	
						
	#addr = 0x2570			dfe_read_2c_reg_odd0	DFE TAP 2'S COMPLIMENT READ BACK REG ODD0	
	[31:24]	8'h0	r	DFE_DC_D_TOP_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP ODD Tap DC	
	[23:16]	8'h0	r	DFE_DC_S_TOP_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP ODD Tap DC	
	[15:8]	8'h0	r	DFE_DC_D_MID_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE ODD Tap DC	
	[7:0]	8'h0	r	DFE_DC_S_MID_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE ODD Tap DC	
						
	#addr = 0x2574			dfe_read_2c_reg_odd1	DFE TAP 2'S COMPLIMENT READ BACK REG ODD1	
	[31:24]	8'h0	r	DFE_DC_D_BOT_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM ODD Tap DC	
	[23:16]	8'h0	r	DFE_DC_S_BOT_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM ODD Tap DC	
	[15:8]	8'h0	r	DFE_F0_D_TOP_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP ODD Tap F0	
	[7:0]	8'h0	r	DFE_F0_S_TOP_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP ODD Tap F0	
						
	#addr = 0x2578			dfe_read_2c_reg_odd2	DFE TAP 2'S COMPLIMENT READ BACK REG ODD2	
	[31:24]	8'h0	r	DFE_F0_D_MID_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE ODD Tap F0	
	[23:16]	8'h0	r	DFE_F0_S_MID_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE ODD Tap F0	
	[15:8]	8'h0	r	DFE_F0_D_BOT_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM ODD Tap F0	
	[7:0]	8'h0	r	DFE_F0_S_BOT_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM ODD Tap F0	
						
	#addr = 0x257c			dfe_read_2c_reg_odd3	DFE TAP 2'S COMPLIMENT READ BACK REG ODD3	
	[31:24]	8'h0	r	DFE_F1_D_TOP_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP ODD Tap F1	
	[23:16]	8'h0	r	DFE_F1_S_TOP_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP ODD Tap F1	
	[15:8]	8'h0	r	DFE_F1_D_MID_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE ODD Tap F1	
	[7:0]	8'h0	r	DFE_F1_S_MID_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE ODD Tap F1	
						
	#addr = 0x2580			dfe_read_2c_reg_odd4	DFE TAP 2'S COMPLIMENT READ BACK REG ODD4	
	[31:24]	8'h0	r	DFE_F1_D_BOT_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM ODD Tap F1	
	[23:16]	8'h0	r	DFE_F1_S_BOT_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM ODD Tap F1	
	[15:8]	8'h0	r	DFE_F2_D_TOP_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP ODD Tap F2	
	[7:0]	8'h0	r	DFE_F2_S_TOP_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP ODD Tap F2	
						
	#addr = 0x2584			dfe_read_2c_reg_odd5	DFE TAP 2'S COMPLIMENT READ BACK REG ODD5	
	[31:24]	8'h0	r	DFE_F2_D_MID_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE ODD Tap F2	
	[23:16]	8'h0	r	DFE_F2_S_MID_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE ODD Tap F2	
	[15:8]	8'h0	r	DFE_F2_D_BOT_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM ODD Tap F2	
	[7:0]	8'h0	r	DFE_F2_S_BOT_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM ODD Tap F2	
						
	#addr = 0x2588			dfe_read_2c_reg_odd6	DFE TAP 2'S COMPLIMENT READ BACK REG ODD6	
	[31:24]	8'h0	r	DFE_F3_TOP_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For TOP ODD Tap F3	
	[23:16]	8'h0	r	DFE_F3_MID_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MIDDLE ODD Tap F3	
	[15:8]	8'h0	r	DFE_F3_BOT_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For BOTTOM ODD Tap F3	
	[7:0]	8'h0	r	DFE_F4_TOP_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For TOP ODD Tap F4	
						
	#addr = 0x258c			dfe_read_2c_reg_odd7	DFE TAP 2'S COMPLIMENT READ BACK REG ODD7	
	[31:24]	8'h0	r	DFE_F4_MID_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MIDDLE ODD Tap F4	
	[23:16]	8'h0	r	DFE_F4_BOT_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For BOTTOM ODD Tap F4	
	[15:8]	8'h0	r	DFE_F5_MSB_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MSB ODD Tap F5	
	[7:0]	8'h0	r	DFE_F5_LSB_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For LSB ODD Tap F5	
						
	#addr = 0x2590			dfe_read_2c_reg_odd8	DFE TAP 2'S COMPLIMENT READ BACK REG ODD8	
	[31:24]	8'h0	r	DFE_F6_MSB_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MSB ODD Tap F6	
	[23:16]	8'h0	r	DFE_F6_LSB_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For LSB ODD Tap F6	
	[15:8]	8'h0	r	DFE_F7_MSB_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MSB ODD Tap F7	
	[7:0]	8'h0	r	DFE_F7_LSB_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For LSB ODD Tap F7	
						
	#addr = 0x2594			dfe_read_2c_reg_odd9	DFE TAP 2'S COMPLIMENT READ BACK REG ODD9	
	[31:24]	8'h0	r	DFE_F8_MSB_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MSB ODD Tap F8	
	[23:16]	8'h0	r	DFE_F8_LSB_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For LSB ODD Tap F8	
	[15:8]	8'h0	r	DFE_F9_MSB_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MSB ODD Tap F9	
	[7:0]	8'h0	r	DFE_F9_LSB_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For LSB ODD Tap F9	
						
	#addr = 0x2598			dfe_read_2c_reg_odd10	DFE TAP 2'S COMPLIMENT READ BACK REG ODD10	
	[31:24]	8'h0	r	DFE_F10_MSB_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MSB ODD Tap F10	
	[23:16]	8'h0	r	DFE_F10_LSB_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For LSB ODD Tap F10	
	[15:8]	8'h0	r	DFE_F11_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For ODD Tap F11	
	[7:0]	8'h0	r	DFE_F12_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For ODD Tap F12	
						
	#addr = 0x259c			dfe_read_2c_reg_odd11	DFE TAP 2'S COMPLIMENT READ BACK REG ODD11	
	[31:24]	8'h0	r	DFE_F13_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For ODD Tap F13	
	[23:16]	8'h0	r	DFE_F14_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For ODD Tap F14	
	[15:8]	8'h0	r	DFE_F15_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For ODD Tap F15	
	[7:0]	8'h0	r	DFE_FF0_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For ODD Tap FF0	
						
	#addr = 0x25a0			dfe_read_2c_reg_odd12	DFE TAP 2'S COMPLIMENT READ BACK REG ODD12	
	[31:24]	8'h0	r	DFE_FF1_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For ODD Tap FF1	
	[23:16]	8'h0	r	DFE_FF2_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For ODD Tap FF2	
	[15:8]	8'h0	r	DFE_FF3_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For ODD Tap FF3	
	[7:0]	8'h0	r	DFE_FF4_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For ODD Tap FF4	
						
	#addr = 0x25a4			dfe_read_2c_reg_odd13	DFE TAP 2'S COMPLIMENT READ BACK REG ODD13	
	[31:24]	8'h0	r	DFE_FF5_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For ODD Tap FF5	
	[23:16]	8'h0	r	DFE_VREF_TOP_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For TOP ODD Tap VREF	
	[15:8]	8'h0	r	DFE_VREF_MID_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MIDDLE ODD Tap VREF	
	[7:0]	8'h0	r	DFE_VREF_BOT_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For BOTTOM ODD Tap VREF	
						
	#addr = 0x25a8			dfe_read_2c_reg_odd14	DFE TAP 2'S COMPLIMENT READ BACK REG ODD14	
	[31:24]	8'h0	r	DFE_F1P5_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For ODD Tap F1P5	
	[23:16]	8'h0	r	DFE_DC_E_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For ODD Tap DC_E	
	[15:0]	0	r/w	RESERVED		
						
	#addr = 0x25ac			dfe_read_2c_reg_even0	DFE TAP 2'S COMPLIMENT READ BACK REG EVEN0	
	[31:24]	8'h0	r	DFE_DC_D_TOP_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP EVEN Tap DC	
	[23:16]	8'h0	r	DFE_DC_S_TOP_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP EVEN Tap DC	
	[15:8]	8'h0	r	DFE_DC_D_MID_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE EVEN Tap DC	
	[7:0]	8'h0	r	DFE_DC_S_MID_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE EVEN Tap DC	
						
	#addr = 0x25b0			dfe_read_2c_reg_even1	DFE TAP 2'S COMPLIMENT READ BACK REG EVEN1	
	[31:24]	8'h0	r	DFE_DC_D_BOT_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM EVEN Tap DC	
	[23:16]	8'h0	r	DFE_DC_S_BOT_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM EVEN Tap DC	
	[15:8]	8'h0	r	DFE_F0_D_TOP_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP EVEN Tap F0	
	[7:0]	8'h0	r	DFE_F0_S_TOP_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP EVEN Tap F0	
						
	#addr = 0x25b4			dfe_read_2c_reg_even2	DFE TAP 2'S COMPLIMENT READ BACK REG EVEN2	
	[31:24]	8'h0	r	DFE_F0_D_MID_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE EVEN Tap F0	
	[23:16]	8'h0	r	DFE_F0_S_MID_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE EVEN Tap F0	
	[15:8]	8'h0	r	DFE_F0_D_BOT_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM EVEN Tap F0	
	[7:0]	8'h0	r	DFE_F0_S_BOT_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM EVEN Tap F0	
						
	#addr = 0x25b8			dfe_read_2c_reg_even3	DFE TAP 2'S COMPLIMENT READ BACK REG EVEN3	
	[31:24]	8'h0	r	DFE_F1_D_TOP_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP EVEN Tap F1	
	[23:16]	8'h0	r	DFE_F1_S_TOP_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP EVEN Tap F1	
	[15:8]	8'h0	r	DFE_F1_D_MID_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE EVEN Tap F1	
	[7:0]	8'h0	r	DFE_F1_S_MID_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE EVEN Tap F1	
						
	#addr = 0x25bc			dfe_read_2c_reg_even4	DFE TAP 2'S COMPLIMENT READ BACK REG EVEN4	
	[31:24]	8'h0	r	DFE_F1_D_BOT_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM EVEN Tap F1	
	[23:16]	8'h0	r	DFE_F1_S_BOT_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM EVEN Tap F1	
	[15:8]	8'h0	r	DFE_F2_D_TOP_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP EVEN Tap F2	
	[7:0]	8'h0	r	DFE_F2_S_TOP_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP EVEN Tap F2	
						
	#addr = 0x25c0			dfe_read_2c_reg_even5	DFE TAP 2'S COMPLIMENT READ BACK REG EVEN5	
	[31:24]	8'h0	r	DFE_F2_D_MID_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE EVEN Tap F2	
	[23:16]	8'h0	r	DFE_F2_S_MID_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE EVEN Tap F2	
	[15:8]	8'h0	r	DFE_F2_D_BOT_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM EVEN Tap F2	
	[7:0]	8'h0	r	DFE_F2_S_BOT_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM EVEN Tap F2	
						
	#addr = 0x25c4			dfe_read_2c_reg_even6	DFE TAP 2'S COMPLIMENT READ BACK REG EVEN6	
	[31:24]	8'h0	r	DFE_F3_TOP_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For TOP EVEN Tap F3	
	[23:16]	8'h0	r	DFE_F3_MID_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MIDDLE EVEN Tap F3	
	[15:8]	8'h0	r	DFE_F3_BOT_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For BOTTOM EVEN Tap F3	
	[7:0]	8'h0	r	DFE_F4_TOP_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For TOP EVEN Tap F4	
						
	#addr = 0x25c8			dfe_read_2c_reg_even7	DFE TAP 2'S COMPLIMENT READ BACK REG EVEN7	
	[31:24]	8'h0	r	DFE_F4_MID_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MIDDLE EVEN Tap F4	
	[23:16]	8'h0	r	DFE_F4_BOT_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For BOTTOM EVEN Tap F4	
	[15:8]	8'h0	r	DFE_F5_MSB_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MSB EVEN Tap F5	
	[7:0]	8'h0	r	DFE_F5_LSB_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For LSB EVEN Tap F5	
						
	#addr = 0x25cc			dfe_read_2c_reg_even8	DFE TAP 2'S COMPLIMENT READ BACK REG EVEN8	
	[31:24]	8'h0	r	DFE_F6_MSB_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MSB EVEN Tap F6	
	[23:16]	8'h0	r	DFE_F6_LSB_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For LSB EVEN Tap F6	
	[15:8]	8'h0	r	DFE_F7_MSB_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MSB EVEN Tap F7	
	[7:0]	8'h0	r	DFE_F7_LSB_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For LSB EVEN Tap F7	
						
	#addr = 0x25d0			dfe_read_2c_reg_even9	DFE TAP 2'S COMPLIMENT READ BACK REG EVEN9	
	[31:24]	8'h0	r	DFE_F8_MSB_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MSB EVEN Tap F8	
	[23:16]	8'h0	r	DFE_F8_LSB_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For LSB EVEN Tap F8	
	[15:8]	8'h0	r	DFE_F9_MSB_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MSB EVEN Tap F9	
	[7:0]	8'h0	r	DFE_F9_LSB_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For LSB EVEN Tap F9	
						
	#addr = 0x25d4			dfe_read_2c_reg_even10	DFE TAP 2'S COMPLIMENT READ BACK REG EVEN10	
	[31:24]	8'h0	r	DFE_F10_MSB_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MSB EVEN Tap F10	
	[23:16]	8'h0	r	DFE_F10_LSB_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For LSB EVEN Tap F10	
	[15:8]	8'h0	r	DFE_F11_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For EVEN Tap F11	
	[7:0]	8'h0	r	DFE_F12_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For EVEN Tap F12	
						
	#addr = 0x25d8			dfe_read_2c_reg_even11	DFE TAP 2'S COMPLIMENT READ BACK REG EVEN11	
	[31:24]	8'h0	r	DFE_F13_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For EVEN Tap F13	
	[23:16]	8'h0	r	DFE_F14_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For EVEN Tap F14	
	[15:8]	8'h0	r	DFE_F15_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For EVEN Tap F15	
	[7:0]	8'h0	r	DFE_FF0_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For EVEN Tap FF0	
						
	#addr = 0x25dc			dfe_read_2c_reg_even12	DFE TAP 2'S COMPLIMENT READ BACK REG EVEN12	
	[31:24]	8'h0	r	DFE_FF1_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For EVEN Tap FF1	
	[23:16]	8'h0	r	DFE_FF2_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For EVEN Tap FF2	
	[15:8]	8'h0	r	DFE_FF3_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For EVEN Tap FF3	
	[7:0]	8'h0	r	DFE_FF4_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For EVEN Tap FF4	
						
	#addr = 0x25e0			dfe_read_2c_reg_even13	DFE TAP 2'S COMPLIMENT READ BACK REG EVEN13	
	[31:24]	8'h0	r	DFE_FF5_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For EVEN Tap FF5	
	[23:16]	8'h0	r	DFE_VREF_TOP_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For TOP EVEN Tap VREF	
	[15:8]	8'h0	r	DFE_VREF_MID_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MIDDLE EVEN Tap VREF	
	[7:0]	8'h0	r	DFE_VREF_BOT_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For BOTTOM EVEN Tap VREF	
						
	#addr = 0x25e4			dfe_read_2c_reg_even14	DFE TAP 2'S COMPLIMENT READ BACK REG EVEN14	
	[31:24]	8'h0	r	DFE_F1P5_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For EVEN Tap F1P5	
	[23:16]	8'h0	r	DFE_DC_E_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For EVEN Tap DC_E	
	[15:0]	0	r/w	RESERVED		
						
	# addr = 0x2600			eom_err_reg00	EOM ERROR COUNT	
	[31:0]	0	r	EOM_ERR_CNT_TOP_P_E_LANE[31:0]	Error Count For Top Positive Even Eye	
						
	# addr = 0x2604			eom_err_reg01	EOM ERROR COUNT	
	[31:0]	0	r	EOM_ERR_CNT_MID_P_E_LANE[31:0]	Error Count For Mid Positive Even Eye	
						
	# addr = 0x2608			eom_err_reg02	EOM ERROR COUNT	
	[31:0]	0	r	EOM_ERR_CNT_BOT_P_E_LANE[31:0]	Error Count For Bot Positive Even Eye	
						
	# addr = 0x260c			eom_err_reg10	EOM ERROR COUNT	
	[31:0]	0	r	EOM_ERR_CNT_TOP_N_E_LANE[31:0]	Error Count For Top Negative Even Eye	
						
	# addr = 0x2610			eom_err_reg11	EOM ERROR COUNT	
	[31:0]	0	r	EOM_ERR_CNT_MID_N_E_LANE[31:0]	Error Count For Mid Negative Even Eye	
						
	# addr = 0x2614			eom_err_reg12	EOM ERROR COUNT	
	[31:0]	0	r	EOM_ERR_CNT_BOT_N_E_LANE[31:0]	Error Count For Bot Negative Even Eye	
						
	# addr = 0x2618			eom_err_reg20	EOM ERROR COUNT	
	[31:0]	0	r	EOM_ERR_CNT_TOP_P_O_LANE[31:0]	Error Count For Top Positive Odd Eye	
						
	# addr = 0x261c			eom_err_reg21	EOM ERROR COUNT	
	[31:0]	0	r	EOM_ERR_CNT_MID_P_O_LANE[31:0]	Error Count For Mid Positive Odd Eye	
						
	# addr = 0x2620			eom_err_reg22	EOM ERROR COUNT	
	[31:0]	0	r	EOM_ERR_CNT_BOT_P_O_LANE[31:0]	Error Count For Bot Positive Odd Eye	
						
	# addr = 0x2624			eom_err_reg30	EOM ERROR COUNT	
	[31:0]	0	r	EOM_ERR_CNT_TOP_N_O_LANE[31:0]	Error Count For Top Negative Odd Eye	
						
	# addr = 0x2628			eom_err_reg31	EOM ERROR COUNT	
	[31:0]	0	r	EOM_ERR_CNT_MID_N_O_LANE[31:0]	Error Count For Mid Negative Odd Eye	
						
	# addr = 0x262c			eom_err_reg32	EOM ERROR COUNT	
	[31:0]	0	r	EOM_ERR_CNT_BOT_N_O_LANE[31:0]	Error Count For Bot Negative Odd Eye	
						
	# addr = 0x2630			eom_vld_reg00	EOM VALID COUNT	
	[31:0]	0	r	EOM_VLD_CNT_TOP_P_E_LANE[31:0]	Valid Count For Top Positive Even Eye	
						
	# addr = 0x2634			eom_vld_reg01	EOM VALID COUNT	
	[31:0]	0	r	EOM_VLD_CNT_MID_P_E_LANE[31:0]	Valid Count For Mid Positive Even Eye	
						
	# addr = 0x2638			eom_vld_reg02	EOM VALID COUNT	
	[31:0]	0	r	EOM_VLD_CNT_BOT_P_E_LANE[31:0]	Valid Count For Bot Positive Even Eye	
						
	# addr = 0x263c			eom_vld_reg10	EOM VALID COUNT	
	[31:0]	0	r	EOM_VLD_CNT_TOP_N_E_LANE[31:0]	Valid Count For Top Negative Even Eye	
						
	# addr = 0x2640			eom_vld_reg11	EOM VALID COUNT	
	[31:0]	0	r	EOM_VLD_CNT_MID_N_E_LANE[31:0]	Valid Count For Mid Negative Even Eye	
						
	# addr = 0x2644			eom_vld_reg12	EOM VALID COUNT	
	[31:0]	0	r	EOM_VLD_CNT_BOT_N_E_LANE[31:0]	Valid Count For Bot Negative Even Eye	
						
	# addr = 0x2648			eom_vld_reg20	EOM VALID COUNT	
	[31:0]	0	r	EOM_VLD_CNT_TOP_P_O_LANE[31:0]	Valid Count For Top Positive Odd Eye	
						
	# addr = 0x264c			eom_vld_reg21	EOM VALID COUNT	
	[31:0]	0	r	EOM_VLD_CNT_MID_P_O_LANE[31:0]	Valid Count For Mid Positive Odd Eye	
						
	# addr = 0x2650			eom_vld_reg22	EOM VALID COUNT	
	[31:0]	0	r	EOM_VLD_CNT_BOT_P_O_LANE[31:0]	Valid Count For Bot Positive Odd Eye	
						
	# addr = 0x2654			eom_vld_reg30	EOM VALID COUNT	
	[31:0]	0	r	EOM_VLD_CNT_TOP_N_O_LANE[31:0]	Valid Count For Top Negative Odd Eye	
						
	# addr = 0x2658			eom_vld_reg31	EOM VALID COUNT	
	[31:0]	0	r	EOM_VLD_CNT_MID_N_O_LANE[31:0]	Valid Count For Mid Negative Odd Eye	
						
	# addr = 0x265c			eom_vld_reg32	EOM VALID COUNT	
	[31:0]	0	r	EOM_VLD_CNT_BOT_N_O_LANE[31:0]	Valid Count For Bot Negative Odd Eye	
						
	# addr = 0x2660			eom_vld_msb_reg0	EOM VALID COUNT MSB	
	[31:24]	0	r/w	RESERVED		
	[23:16]	0	r	EOM_VLD_CNT_TOP_P_E_LANE[39:32]	Valid Count For Top Positive Even Eye	
	[15:8]	0	r	EOM_VLD_CNT_MID_P_E_LANE[39:32]	Valid Count For Mid Positive Even Eye	
	[7:0]	0	r	EOM_VLD_CNT_BOT_P_E_LANE[39:32]	Valid Count For Bot Positive Even Eye	
						
	# addr = 0x2664			eom_vld_msb_reg1	EOM VALID COUNT MSB	
	[31:24]	0	r/w	RESERVED		
	[23:16]	0	r	EOM_VLD_CNT_TOP_N_E_LANE[39:32]	Valid Count For Top Negative Even Eye	
	[15:8]	0	r	EOM_VLD_CNT_MID_N_E_LANE[39:32]	Valid Count For Mid Negative Even Eye	
	[7:0]	0	r	EOM_VLD_CNT_BOT_N_E_LANE[39:32]	Valid Count For Bot Negative Even Eye	
						
	# addr = 0x2668			eom_vld_msb_reg2	EOM VALID COUNT MSB	
	[31:24]	0	r/w	RESERVED		
	[23:16]	0	r	EOM_VLD_CNT_TOP_P_O_LANE[39:32]	Valid Count For Top Positive Odd Eye	
	[15:8]	0	r	EOM_VLD_CNT_MID_P_O_LANE[39:32]	Valid Count For Mid Positive Odd Eye	
	[7:0]	0	r	EOM_VLD_CNT_BOT_P_O_LANE[39:32]	Valid Count For Bot Positive Odd Eye	
						
	# addr = 0x266c			eom_vld_msb_reg3	EOM VALID COUNT MSB	
	[31:24]	0	r/w	RESERVED		
	[23:16]	0	r	EOM_VLD_CNT_TOP_N_O_LANE[39:32]	Valid Count For Top Negative Odd Eye	
	[15:8]	0	r	EOM_VLD_CNT_MID_N_O_LANE[39:32]	Valid Count For Mid Negative Odd Eye	
	[7:0]	0	r	EOM_VLD_CNT_BOT_N_O_LANE[39:32]	Valid Count For Bot Negative Odd Eye	
						
	# addr = 0x2670			eom_ctrl_reg0	EOM CONTROL REG	
	[31:3]	0	r/w	RESERVED		
	2	0	r/w	eom_cnt_clr_lane	EOM Counter Clear.	internal
					0: Not clear	
					1: Clear ALL EOM Error counter and EOM Valid Counter	
	1	0	r/w	eom_pol_force_lane	EOM Polarity Force.	internal
					0: DFE control polarity	
					1: User force polarity	
	0	0	r/w	eom_en_lane	EOM Counter Enable.	internal
					0: Disable	
					1: Enable (DFE Adapt is disabled)	
						
	# addr = 0x2800			dme_enc_reg0	DME Encoder Register 0	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	LOCAL_FIELD_FORCE_LANE	Force All 32 Local PHY Control And Status Bits To Use Register Value.	
					0: use hardware value	
					1: use register value	
	25	0	r/w	LOCAL_TX_INIT_FORCE_LANE	Force Tx_init Status Bit To Use Register Value.	
					0: use hardware value	
					1: use register value	
	24	0	r/w	LOCAL_TRAIN_COMP_FORCE_LANE	Force Train_comp Status Bit To Use Register Value.	
					0: use hardware value	
					1: use register value	
	23	0	r/w	LOCAL_ERROR_FIELD_FORCE_LANE	Force All Error Response Field To Use Register Value.	
					0: use hardware value	
					1: use register value	
	22	0	r/w	LOCAL_STATUS_FIELD_FORCE_LANE	Force 6 Bits Local Status Field To Use Register Value.	
					0: use hardware value	
					1: use register value	
	21	0	r/w	LOCAL_CTRL_FIELD_FORCE_LANE	Force 6 Bits Local Control Field And 2 Bit Local Control Field Reset To Use Register Value.	
					0: use hardware value	
					1: use register value	
	20	0	r/w	dme_enc_balance_inv_lane	DME Encoder Balance Inverter.	internal
					0: the number of ones are even	
					1: the number of ones are odd	
	[19:18]	2'h0	r/w	dme_enc_mode_lane[1:0]	Differential Manchester Encoding Mode	internal
					2'b00: trans on boundary, "1" middle has trans, "0" middle has no trans	
					2'b01: trans on boundary, "0" middle has trans, "1" middle has no trans	
					2'b10: trans on middle, "1" boundary has no trans, "0" boundary has trans	
					2'b11: trans on middle, "0" boundary has no trans, "1" boundary has trans	
	17	0	r/w	DME_ENC_EN_LANE	DME Encoder Enable.	
					tx_train_enable and dme_enc_en both enables DME encoder.	
					0: Not enabled	
					1: Enabled	
	16	0	r/w	RESERVED		
	[15:14]	2'h0	r/w	ETHERNET_MODE_LANE[1:0]	Ethernet Mode Enable	
					00: SAS mode	
					01: Ethernet pam2 mode	
					10: Ethernet pam4 mode	
					11: Reserved	
	13	0	r/w	RESERVED		
	[12:10]	3'h2	r/w	error_frame_num_lane[2:0]	Error Response TTIU Frame Numbers To Be Sent	internal
					When local PHY needs to send error response TTIU to remote PHY, (error_frame_num+1) frames error response TTIU and (error_frame_num+1) normal TTIU are sent out continuously	
	9	0	r/w	disable_reset_status_lane	Disable Reset Status When Errors Received	internal
					0: When local PHY receives error from remote PHY, local PHY resets local status bits.	
					1: When local PHY receives error from remote PHY, local PHY does NOT reset local status bits.	
	8	0	r/w	LOCAL_RD_REQ_LANE	Update Local_ctrl_bits_rd And Local_status_bits_rd	
					0: hold	
					1: update	
	7	0	r/w	LOCAL_BALANCE_CAL_EN_LANE	DME Encoder Balance Bit Hardware Calculation Enable.	
					It is only used when local_field_force is high.	
					0: balance bit is from register	
					1: balance bit is from register	
	6	1	r/w	LOCAL_ERROR_EN_LANE	Enable Error Response TTIU.	
					It is only used in SAS-3 mode.	
					0: does not send error response TTIU	
					1: send error response TTIU	
	5	0	r/w	LOCAL_FIELD_VALID_LANE	Local Field Valid	
					All 32 local PHY control and status bits is written to remote PHY at the rising edge of this register.	
					It is only used when register local_field_force is high.	
					0: use hardware value	
					1: use register value	
	4	0	r/w	LOCAL_TX_INIT_VALID_LANE	Local TX Init Valid	
					tx_init status bit is written to remote PHY at the rising edge of this register. 	
					It is only used when register local_field_force is high.	
					0: use hardware value	
					1: use register value	
	3	0	r/w	LOCAL_TRAIN_COMP_VALID_LANE	Local Train Complete Valid	
					train_comp status bit is written to remote PHY at the rising edge of this signal.	
					It is only used when register local_field_force is high.	
					0: use hardware value	
					1: use register value	
	2	0	r/w	LOCAL_ERROR_FIELD_VALID_LANE	Local Error Field Valid	
					All error response bits is written to remote PHY at the rising edge of this register.	
					It is only used when register local_field_force is high.	
					0: use hardware value	
					1: use register value	
	1	0	r/w	LOCAL_STATUS_FIELD_VALID_LANE	Local Status Field Valid	
					A 6-bit status field is written to remote PHY at the rising edge of this register.	
					It is only used when register local_field_force is high.	
					0: use hardware value	
					1: use register value	
	0	0	r/w	LOCAL_CTRL_FIELD_VALID_LANE	Local Control Field Valid	
					A 6-bit control field and 2-bit control field reset is written to remote PHY at the rising edge of this register	
					It is only used when register local_field_force is high.	
					0: use hardware value	
					1: use register value	
						
	# addr = 0x2804			dme_enc_reg1	DME Encoder Register 1	
	[31:16]	16'h0	r/w	LOCAL_CTRL_BITS_LANE[15:0]	Local Control Bits To Be Sent To Remote PHY. 	
					It is only used when firmware wants to write control bits to remote PHY.	
	[15:0]	16'h0	r/w	LOCAL_STATUS_BITS_LANE[15:0]	Local Status Bits To Be Sent To Remote PHY.	
					 It is only used when firmware wants to write status bits to remote PHY.	
						
	# addr = 0x2808			dme_enc_reg2	DME Encoder Register 2	
	[31:16]	0	r	local_ctrl_bits_rd_lane[15:0]	Local Control Bits To Be Sent To Remote PHY	internal
	[15:0]	0	r	local_status_bits_rd_lane[15:0]	Local Status Bits To Be Sent To Remote PHY.	internal
						
	# addr = 0x280c			dme_dec_reg0	DME Decoder Register 0	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	error_dec_rpt_en_lane	DME Decoder Repeat Check For Error Resopnse TTIU. 	internal
					0: The first new control or status bit is considered as error response TTIU.	
					1: Only second same control bits or status bits are considered. The first new control or status bit are not considered as error response TTIU.	
	28	0	r/w	always_check_coe_req_lane	Always Check Coefficient Request.	internal
					0: Check coefficient 1/2/3 request only when coefficient setting is 0 and trian_comp is 0.	
					1: Check coefficient 1/2/3 request any time, do not consider coefficient setting and trian_comp bits.	
	27	1	r/w	remote_train_comp_chk3_lane	Check Remote TX Train Complete Status Three Times	internal
					0: check remote_train_comp 1 time or 2 time depends on reg_dme_dec_rpt_en	
					1: check remote_train_comp 3 times	
	26	1	r/w	remote_error_en_lane	Remote Error Detect Enable.	internal
					It is used in TX training SAS3 mode.	
					0: Local PHY takes all the commands from remote PHY.	
					1: When remote control field has error, the command is not sent to local PHY	
	25	0	r/w	no_comb_error_lane	No Coefficient Request Combination Error	internal
					It is used in TX training SAS3 mode.	
					When reserved coefficient request combination is received, local PHY sends out error response code 1A	
					0: send error response	
					1: don't send error response	
	24	0	r/w	dme_dec_balance_inv_lane	DME Decoder Balance Bit Inverter	internal
					0: the number of ones are even	
					1: the number of ones are odd	
	23	0	r/w	REMOTE_RD_REQ_LANE	Update Remote_ctrl_bits And Remote_status Bits	
					0: Hold	
					1: Update	
					Set to 1 to update status registers, set to 0 to hold status registers and read out the register values	
	22	1	r/w	dme_dec_rpt_en_lane	DME Decoder Repeat Check.	internal
					0: New control and status are sent out	
					1: only second same control bits or status bits are output. The first new control or status are not sent out.	
	21	1	r/w	dec_err_chk_en_lane	DME Decoder Error Check Enable	internal
					0: ignore DME decoder error	
					1: if DME decoder has error, control bits and status bits are ignored 	
	20	1	r/w	balance_chk_en_lane	DME Decoder Balance Bit Check Enable.	internal
					0: ignore balance bit	
					1: check balance bit. If balance bit is wrong, control bits and status bits are ignored	
	[19:18]	2'h0	r/w	ctrl_bit_pos_lane[1:0]	During Dme Decoder, This Register Tells Which Bit In 5/4 Bits Are Used For Control/status Bits	internal
					2'b00: center (20bit), left (16bit)	
					2'b01: center (20bit), right (16bit)	
					2'b10: left (20bit), left (16bit)	
					2'b11: right (20bit), right (16bit)	
	[17:16]	2'h0	r/w	dme_dec_mode_lane[1:0]	Differential Manchester Decoding Mode	internal
					2'b00: trans on boundary, "1" middle has trans, "0" middle has no trans	
					2'b01: trans on boundary, "0" middle has trans, "1" middle has no trans	
					2'b10: trans on middle, "1" boundary has no trans, "0" boundary has trans	
					2'b11: trans on middle, "0" boundary has no trans, "1" boundary has trans	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	no_rsvd_ctrl_field_error_lane	No Reserved Control Field Error	internal
					0: When local PHY receives "3" in control 1/2/3 request, it sends error response TTIU to remote PHY.	
					1: When local PHY receives "3" in control 1/2/3 request, it does not send error response TTIU to remote PHY.	
	2	0	r/w	no_rsvd_bit_error_in_error_lane	No Reserved Bit Error In Error Response TTIU	internal
					0: When local PHY receives "1" in reserved bit in error response TTIU, it sends error response TTIU to remote PHY.	
					1: When local PHY receives "1" in reserved bit in error response TTIU, it does not send error response TTIU to remote PHY.	
	1	0	r/w	no_rsvd_bit_error_in_normal_lane	No Reserved Bit Error In Normal TTIU	internal
					0: When local PHY receives "1" in reserved bit in control/status TTIU, it sends error response TTIU to remote PHY.	
					1: When local PHY receives "1" in reserved bit in control/status TTIU, it does not send error response TTIU to remote PHY.	
	0	0	r/w	no_rsvd_pt_type_error_lane	No Reserved Pattern Type Error	internal
					0: When local PHY receives 1/2/3/4/5/6 in pattern type, it sends error response TTIU to remote PHY	
					1: When local PHY receives 1/2/3/4/5/6 in pattern type, it does not send error response TTIU to remote PHY	
						
	# addr = 0x2810			dme_dec_reg1	DME Decoder Register 1	
	[31:16]	0	r	REMOTE_CTRL_BITS_LANE[15:0]	Remote Control Bits Value	
	[15:0]	0	r	REMOTE_STATUS_BITS_LANE[15:0]	Remote Status Bits Value	
						
	# addr = 0x2814			tx_train_if_reg0	TX Training Interface Register 0	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	1	r/w	update_then_hold_lane	TX Train Command Sequence	internal
					This bit is used to determine how to send command to remote PHY. It is only used in PHY layer training mode	
					0: send hold first and then send increase/decrease/reset command	
					1: send increase/decrease/reset command and then send hold command	
	28	0	r/w	PIN_TRAIN_COMPLETE_TYPE_LANE	PIN_TX_TRAIN_COMPELTE And PIN_RX_TRAIN_COMPLETE Type	
					0: de-assert PIN_TX_TRAIN_COMPLETE, PIN_RX_TRAIN_COMPLETE, PIN_TX_TRAIN_FAILED and PIN_RX_TRAIN_FAILED when tx_train_enable is low	
					1: PIN_TX_TRAIN_COMPLETE, PIN_RX_TRAIN_COMPLETE,  PIN_TX_TRAIN_FAILED and PIN_RX_TRAIN_COMPLETE only have one clock cycle	
	27	0	r/w	REMOTE_STATUS_RECHK_EN_LANE	Re-check Remote PHY Status	
					0: Don't send additional control command to re-check remote PHY status	
					1: When remote PHY's status is maximum or minimum, re-check its status by sending additional control command	
	26	1	r/w	remote_status_check_en_lane	Remote Status Check Enable.	internal
					0: Use loose rule to check	
					1: Use restrict rule to check	
	25	1	r/w	TX_TRAIN_CHK_INIT_LANE	Check Remote_tx_init And Local_tx_init.	
					0: Ignore remote_tx_init and local_tx_init	
					1: Only when remote_tx_init and local_tx_init is 0, Tx training can begin.	
	24	1	r/w	PATTERN_LOCK_LOST_TIMEOUT_EN_LANE	Pattern Lock Lost Timeout Enable	
					0: Timeout is not enabled	
					1: when pattern lock lost time is more than frame_det_max_time(default is 1ms), TX training completes and fails	
	[23:20]	4'h1	r/w	FRAME_DET_MAX_TIME_LANE[3:0]	Maximum Wait Time For Frame Detection	
					unit is 0.5ms, timeout duration is (n+1)*0.5ms	
	19	0	r/w	link_train_mode_lpbk_lane	Loop Back Mode When Link_train_mode Is High	internal
					0: Controlled by internal logic	
					1: All TX training related pins are connected accordingly inside phy for loopback, this is only for test purpose	
	18	0	r/w	RESERVED		
	17	0	r/w	link_train_if_mode_lane	TX Train Interface Mode	internal
					0: every command in interface are valid	
					1: commands in interfaces are directly from control and status fields	
					This bit is only used when link_train_mode is enabled	
	16	0	r/w	LINK_TRAIN_MODE_LANE	Special TX Training Mode	
					0: TX training control pins are not used; COMPHY takes care of TX training protocol.	
					1: TX training control pins are used by link layer	
	[15:13]	3'h3	r/w	tx_train_comp_wait_frame_lane[2:0]	Wait Time For PIN_TX_TRAIN_COMPLETE	internal
					The wait time is 2*tx_train_comp_wait_frame[2:0] training frames.	
	[12:11]	2'h0	r/w	TX_TRAIN_START_WAIT_TIME_LANE[1:0]	TX Training Start Wait Time	
					When TX training is enabled, wait a certain time to start training.	
					0: 0.5ms	
					1: 1ms	
					2: 1.5ms	
					3: 2ms	
	10	1	r/w	TRX_TRAIN_TIMEOUT_EN_LANE	TX/RX Training Timeout Enable	
					0: Disable timeout	
					1: TX/RX training triggers timeout when training time is more than TRX_TRAIN_TIMER or RX_TRAIN_TIMER. If timeout, TX/RX_TRAIN_FAILED is set to high.	
	[9:0]	10'h1f3	r/w	TRX_TRAIN_TIMER_LANE[9:0]	TX Trainning Maximum Time	
					unit is 1ms	
						
	# addr = 0x2818			tx_train_if_reg1	TX Training Interface Register 1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	1	r/w	status_det_timeout_en_lane	Status Detection Timeout Enable	internal
					0: Timeout is disabled	
					1: Timeout is enabled	
	[23:16]	8'h03	r/w	status_det_timeout_lane[7:0]	Status Detection Maximum Time, Unit Is 0.5ms, Use (n+1)/2 Ms	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r	tx_train_start_wait_time_done_lane	TX Training Start Wait Time Done	internal
					When TX training is enabled, wait a certain time to start training.	
	[9:0]	10'h013	r/w	RX_TRAIN_TIMER_LANE[9:0]	RX Train Maximum Timer	
					unit is 1ms	
						
	# addr = 0x281c			tx_train_if_reg2	TX Training Interface Register 2	
	31	0	r/w	LOCAL_CTRL_FM_REG_EN_LANE	Local Control From Register Enable.	
					0: From pin	
					1: From register	
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	[28:27]	2'h0	r/w	local_ctrl_field_pat_lane[1:0]	Local Control Field Pattern.	internal
					This bit is only used when LOCAL_CTRL_FM_REG_EN is set to 1.	
	[26:23]	4'h0	r/w	local_ctrl_field_reset_lane[3:0]	Local Control Field Reset.	internal
					This bit is only used when LOCAL_CTRL_FM_REG_EN is set to 1.	
	[22:17]	6'h0	r/w	local_ctrl_field_lane[5:0]	Local Control Field	internal
					It is only used when local_ctrl_fm_reg_en is set to high	
	16	0	r/w	local_status_fm_reg_en_lane	Local Status From Register Enable.	internal
					0: Not enabled	
					1: Enabled	
	15	0	r/w	remote_ctrl_field_ready_high_lane	Remote_ctrl_field_ready Always Asserted.	internal
					0: Use logic result	
					1: Force remote_ctrl_field_ready = 1	
	[14:13]	2'h0	r/w	PIN_TX_TRAIN_ERROR_LANE[1:0]	PIN_TX_TRAIN_ERROR	
					This bit is only used when LOCAL_CTRL_FM_REG_EN is set to 1.	
					0: No error	
					1: Error happened	
	12	0	r/w	pin_tx_train_failed_lane	Tx Train Fail Flag.	internal
					This bit is only used when LOCAL_CTRL_FM_REG_EN is set to 1.	
					0: passed	
					1: Failed	
	11	0	r/w	pin_tx_train_complete_lane	Tx Train Complete Flag.	internal
					This bit is only used when LOCAL_CTRL_FM_REG_EN is set to 1.	
					0: Not complete	
					1: Complete	
	10	0	r/w	local_train_comp_lane	Local Train Complete Flag.	internal
					This bit is only used when LOCAL_CTRL_FM_REG_EN is set to 1.	
					0: Not complete	
					1: Complete	
	9	0	r/w	remote_ctrl_field_ready_lane	Remote Control Field Ready.	internal
					This bit is only used when LOCAL_STATUS_FM_REG_EN is set to high	
					0: Not ready	
					1: Ready	
	8	0	r/w	local_status_field_reset_lane	Local Status Field Reset	internal
	[7:6]	2'h0	r/w	local_status_field_pat_lane[1:0]	Local Status Field Pattern	internal
	[5:0]	6'h0	r/w	local_status_field_lane[5:0]	Local Status Field	internal
						
	# addr = 0x2820			tx_train_if_reg3	TX Training Interface Register 3	
	31	0	r/w	remote_fm_reg_en_lane	Remote Signal From Register Enable.	internal
					0: The signals  local_ctrl_field_ready, remote_status_field_valid, remote_status_field, remote_ctrl_field_valid, remote_ctrl_field, remote_ctrl_field_reset are obtained from pins.	
					1: The signals local_ctrl_field_ready, remote_status_field_valid, remote_status_field, remote_ctrl_field_valid, remote_ctrl_field, remote_ctrl_field_reset are obtained from registers.	
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	local_ctrl_field_ready_high_lane	Local_ctrl_field_ready Signal Always Asserted.	internal
					0:Local_ctrl_field_ready is controlled by logic	
					1: force local_ctrl_field_ready = 1	
	17	0	r/w	remote_train_comp_lane	Remote Train Complete	internal
					It is only used when remote_fm_reg_en is set to high	
					0: Not complete	
					1: Complete	
	16	1	r/w	remote_tx_init_lane	Remote TX Initialization	internal
					It is only used when remote_fm_reg_en is set to high	
					0: don't initialize	
					1: Initialize	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r	frame_det_timeout_lane	Frame Detect Timeout Flag	internal
	8	0	r	REMOTE_TRAIN_COMP_RD_LANE	Remote PHY Train Complete Status	
					0: Not complete	
					1: Complete	
	7	0	r	LOCAL_TRAIN_COMP_RD_LANE	Local PHY Train Complete Status	
					0: Not complete	
					1: Complete	
	6	0	r	TX_TRAIN_COMPLETE_LANE	TX Training Complete Status	
					0: Not complete	
					1: Complete	
	5	0	r	TX_TRAIN_FAILED_LANE	TX Training Failed Status	
					It is in TXCLK domain	
					0: passed	
					1: Failed	
	4	0	r	RX_TRAIN_COMPLETE_LANE	RX Training Complete Status	
					0: Not complete	
					1: Complete	
	3	0	r	RX_TRAIN_FAILED_LANE	RX Training Falied Status	
					It is in TXCLK domain	
					0: passed	
					1: Failed	
	[2:1]	0	r	TX_TRAIN_ERROR_LANE[1:0]	TX Train Error Information	
					2'b00: pattern lock lost timer expires(only in auto mode)	
					2'b01: there are no additional, untried, commonly supported settings for local PHY	
					2'b10: MTTT timer expires for local PHY	
					2'b11: does not get remote PHY's complete status within MTTT timer	
	0	0	r	TRX_TRAIN_TIMEOUT_LANE	TX/RX Training Timeout Flag	
					0: No timeout	
					1: Timeout	
						
	# addr = 0x2824			tx_train_patttern_reg0	TX Training Pattern Register 0	
	[31:18]	0	r/w	RESERVED		
	[17:16]	2'h1	r/w	tx_train_pat_coding_sel_lane[1:0]	Tx Train Pattern Coding Selection	internal
					Default Tx pattern coding selection	
					2'b00: PAM2 encoder	
					2'b01: No encoder	
					2'b10: PAM4 gray encoder	
					2'b11: PAM4 with precoding	
	15	0	r/w	RESERVED		
	14	0	r/w	tx_train_pat_coding_sel_force_lane	Force Tx Train Pattern Coding Selection	internal
					0: Disable	
					1: Force Tx train pattern with tx_train_pat_coding_sel	
	13	0	r/w	TX_TRAIN_PAT_EN_LANE	Tx Train Pattern Enable.	
					0: Only when PIN_Tx_TRAIN_ENABLE is high or  tx_train_enable is high and link_train_mode is  Tx data is from the PHY generated pattern.	
					1: Tx data is from PHY generated pattern if link_train_mode is 0.	
	12	0	r/w	TX_TRAIN_PAT_TWO_ZERO_LANE	Enable To Set Last Two Bits Of TX Training Pattern To 0	
					0: Not set	
					1: Set last two bits of TX training pattern to 0	
	11	1	r/w	tx_train_pat_mode_lane	TX Training Pattern Mode	internal
					0: reset tx training pattern in each training frame, and inverted between each frame if tx_train_pat_toggle is 1	
					1: freeze tx training pattern during frame marker and control field	
	10	0	r/w	TX_TRAIN_PAT_TOGGLE_LANE	Toggle TX Training Pattern In Each Training Frame	
					It is used when tx_train_pat_mode is 0	
					0: Not toggle	
					1: Toggle	
	[9:0]	10'h42	r/w	TRAIN_PAT_NUM_LANE[9:0]	Training Patten Number Including Frame Marker.	
					The unit is 32bit in 8/16/32 bit mode or 40bit in 10/20/40 bit mode. It is the actual number minus 1. If n is the total bit number in one frame. Train_pat_num=(n/40-1) or (n/32-1). For SAS, n=2680, train_pat_num=0x42. For Ethernet PAM2 mode, n=4384, train_pat_num=0x88. For Ethernet PAM4 mode, n=16672, train_pat_num=0x208. 	
						
	# addr = 0x2828			tx_train_driver_reg0	TX Training Driver Register 0	
	31	0	r/w	TX_POWER_PROTECT_EN_LANE	Tx Power Protection Enable	
					0: disable	
					1: when local PHY receives coefficient request with single argument, if TX power reaches TX_POWER_MAX[6:0], this coefficient keeps unchanged and returns max/min status.	
	[30:24]	7'h40	r/w	TX_POWER_MAX_LANE[6:0]	Tx Maximum Power	
					It is used when TX_POWER_PROTECT_EN is set to high.	
	23	0	r/w	tx_amp_clamp_en_lane	Tx Amplitude Clamp Enable	internal
					0: disable	
					1: When sum of tx coefficient is more than tx_p2p_vmax, change tx_amp value to tx_p2p_vmax - tx_emph0 - tx_emph1	
	[22:16]	7'h40	r/w	tx_p2p_vmax_lane[6:0]	Tx Peak To Peak Maximum Voltage	internal
					It is used when tx_amp_clamp_en is set to high.	
	15	1	r/w	dual_arg_protect_en_lane	Dual Argument Protection Enable	internal
					0: disable	
					1: when local PHY receives coefficient request with dual arguments, if one coefficient can not be adjusted and the other one can be adjusted, both two coefficients keep unchanged. One coefficient status is max/min. The other coefficient status is updated.	
	[14:8]	7'h0	r/w	TX_AMP_MIN_LANE[6:0]	TX Amplitude Minimum Index Used For TX Training	
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r/w	TX_AMP_MAX_LANE[6:0]	TX Amplitude Maximum Index Used For TX Training	
						
	# addr = 0x282c			tx_train_driver_reg1	TX Training Driver Register 1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	TX_EMPH1_MIN_LANE[4:0]	TX Emphasis 1 Minimum Index Used For TX Training	
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	[20:16]	5'h13	r/w	TX_EMPH1_MAX_LANE[4:0]	TX Emphasis 1 Maximum Index Used For TX Training	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	[12:8]	5'h0	r/w	TX_EMPH0_MIN_LANE[4:0]	TX Emphasis 0 Minimum Index Used For TX Training	
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h13	r/w	TX_EMPH0_MAX_LANE[4:0]	TX Emphasis 0 Maximum Index Used For TX Training	
						
	# addr = 0x2830			tx_train_driver_reg2	TX Training Driver Register 2	
	[31:23]	0	r/w	RESERVED		
	22	1	r/w	TX_VMA_MODE1_PROTECT_EN_LANE	TX Voltage Modulation Amplitude Protection Enable	
					Analog keeps peak to peak voltage	
					0: disable TX VMA protection	
					1: enable TX VMA protection. tx_power_max-2(tx_emph0_index+tx_emph1_index) must be greater than or equal to tx_vma_min. If any coefficient request violates the minimum VMA, the coefficient is set to maximum for emphasis or minimum for main tap.	
	21	0	r/w	TX_VMA_MODE0_PROTECT_EN_LANE	TX Voltage Modulation Amplitude Protection Enable	
					Analog coefficient is independent.	
					0: disable TX VMA protection	
					1: enable TX VMA protection. tx_amp_index+tx_amp_offset-tx_emph0_index-tx_emph1_index must be greater than or equal to tx_vma_min. If any coefficient request violates the minimum VMA, the coefficient is set to maximum for emphasis or minimum for main tap.	
	[20:16]	5'h6	r/w	TX_VMA_MIN_LANE[4:0]	TX Minimum Voltage Modulation Amplitude	
					During TX training, tx_amp_index+tx_amp_offset-tx_emph0_index-tx_emph1_index must be greater than or equal to tx_vma_min	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	[12:8]	5'h0	r/w	TX_EMPH2_MIN_LANE[4:0]	TX Emphasis 2 Minimum Index Used For TX Training	
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h7	r/w	TX_EMPH2_MAX_LANE[4:0]	TX Emphasis 2 Maximum Index Used For TX Training	
						
	# addr = 0x2834			tx_train_driver_reg3	TX Training Driver Register 3	
	[31:24]	0	r/w	RESERVED		
	23	0	r/w	tx_emph2_index_valid_lane	Tx Emph2 Index Valid	internal
					It is only used when register tx_emph2_index_force is high.	
					0: use hardware value	
					1: use register value	
	22	0	r/w	tx_emph2_index_force_lane	Force Tx Emph2 Index	internal
					0: Control by internal logic	
					1: Force with tx_emph2_default1	
	21	0	r/w	tx_emph1_index_valid_lane	Tx Emph1 Index Valid	internal
					It is only used when register tx_emph1_index_force is high.	
					0: use hardware value	
					1: use register value	
	20	0	r/w	tx_emph1_index_force_lane	Force Tx Emph1 Index	internal
					0: Control by internal logic	
					1: Force with tx_emph1_default1	
	19	0	r/w	tx_emph0_index_valid_lane	Tx Emph0 Index Valid	internal
					It is only used when register tx_emph0_index_force is high.	
					0: use hardware value	
					1: use register value	
	18	0	r/w	tx_emph0_index_force_lane	Force Tx Emph0 Index	internal
					0: Control by internal logic	
					1: Force with tx_emph0_default1	
	17	0	r/w	tx_amp_index_valid_lane	Tx Amp Index Valid	internal
					It is only used when register tx_amp_index_force is high.	
					0: use hardware value	
					1: use register value	
	16	0	r/w	tx_amp_index_force_lane	Force Tx Amp Index	internal
					0: Control by internal logic	
					1: Force with tx_amp_default1	
	15	0	r/w	RESERVED		
	[14:8]	0	r/w	tx_amp_offset_lane[6:0]	TX Amlitude Offset For PCIE GEN3	internal
	[7:4]	4'h2	r/w	LOCAL_TX_PRESET_INDEX_LANE[3:0]	Local TX Coefficient Preset Index 	
					When TX train begin, local TX set it's TX coefficient to different preset value	
					4'h1: default 1	
					4'h2: default 2	
					4'h3: default 3	
					4'h4: default 4	
					4'h5: default 5	
					4'h6: default 6	
					4'h7: default 7	
					4'h8: default 8	
					4'h9: default 9	
					4'ha: default 10	
					4'hb: default 11	
					Other: reserved	
	3	0	r/w	tx_coe_fm_tx_train_dis_lane	Disable Tx Coefficient From Tx Training	internal
					This bit disables the Tx coefficient from Tx training	
					0: Save Tx coefficient to Gen table.	
					1: Gen table not updated by Tx training.	
	2	1	r/w	TX_COE_FM_PIN_PCIE3_EN_LANE	Tx Coefficient From Pin Enable For PCIE3 Mode.	
					This field is used in the PCIE3 mode.	
					0: Tx coefficient is from tx_margin tx_deemph	
					1: Tx coefficient is from PIN_RESERVED_INPUT_P[17:0]	
	1	1	r/w	local_tx_preset_en_lane	Enable Local TX Coefficient Preset In The Beginning Of TX Training	internal
					0: local TX coefficient doesn't preset in the beginning of TX training	
					1: local TX coefficient presets in the beginning of TX training	
	0	0	r/w	tx_train_coe_update_en_lane	Tx Training Coefficients Update Enable.	internal
					0: Only when Tx training or frame lock detection enable is high, Tx coefficients can be updated by the remote PHY.	
					1: When this bit =1  or Tx training is high or frame lock detection enable are 1, Tx coefficients can be updated by the remote PHY.	
						
	# addr = 0x2838			tx_train_driver_reg4	TX Training Driver Register 4	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	[28:24]	0	r	FM_TRAIN_TX_EMPH2_LANE[4:0]	TX Pre 2 Emphasis During TX Training	
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	[20:16]	0	r	FM_TRAIN_TX_EMPH1_LANE[4:0]	TX Post Emphasis During TX Training	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	[12:8]	0	r	FM_TRAIN_TX_EMPH0_LANE[4:0]	TX Pre Emphasis During TX Training	
	7	0	r/w	RESERVED		
	[6:0]	0	r	FM_TRAIN_TX_AMP_LANE[6:0]	TX Amplitude Duing TX Training	
						
	# addr = 0x283c			tx_train_default1	TX Training Default 1	
	[31:23]	0	r/w	RESERVED		
	[22:16]	7'h0	r/w	TX_AMP_DEFAULT3_LANE[6:0]	TX Main Cursor	
	15	0	r/w	RESERVED		
	[14:8]	7'h0	r/w	TX_AMP_DEFAULT2_LANE[6:0]	TX Main Cursor	
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r/w	TX_AMP_DEFAULT1_LANE[6:0]	TX Main Cursor	
						
	# addr = 0x2840			tx_train_default2	TX Training Default 2	
	[31:21]	0	r/w	RESERVED		
	[20:16]	5'h10	r/w	TX_EMPH0_DEFAULT3_LANE[4:0]	TX Pre Cursor	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	[12:8]	5'h0	r/w	TX_EMPH0_DEFAULT2_LANE[4:0]	TX Pre Cursor	
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	TX_EMPH0_DEFAULT1_LANE[4:0]	TX Pre Cursor	
						
	# addr = 0x2844			tx_train_default3	TX Training Default 3	
	[31:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	TX_EMPH1_DEFAULT3_LANE[4:0]	TX Post Cursor	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	[12:8]	5'h10	r/w	TX_EMPH1_DEFAULT2_LANE[4:0]	TX Post Cursor	
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	TX_EMPH1_DEFAULT1_LANE[4:0]	TX Post Cursor	
						
	# addr = 0x2848			tx_train_default4	TX Training Default 4	
	[31:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	TX_EMPH2_DEFAULT3_LANE[4:0]	TX Pre 2 Cursor	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	[12:8]	5'h0	r/w	TX_EMPH2_DEFAULT2_LANE[4:0]	TX Pre 2 Cursor	
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	TX_EMPH2_DEFAULT1_LANE[4:0]	TX Pre 2 Cursor	
						
	# addr = 0x2854			trx_train0	TRX Training Result0	
	31	0	r/w	RESERVED		
	[30:29]	2'h0	r/w	int_local_ctrl_g_lane[1:0]	Internal Local Ctrl Coefficient Control For PAM4	internal
	[28:26]	3'h0	r/w	int_local_ctrl_sel_lane[2:0]	Internal Local Ctrl Coefficient Selection For PAM4	internal
	[25:24]	2'h0	r/w	int_local_ctrl_pat_lane[1:0]	Internal Local Ctrl Pattern Selection For PAM4	internal
	23	0	r/w	int_local_ctrl_reset_lane	Internal Local Ctrl Reset	internal
	[22:21]	2'h0	r/w	int_local_ctrl_gn1_lane[1:0]	Internal Local Ctrl GN1 Value	internal
	[20:19]	2'h0	r/w	int_local_ctrl_g1_lane[1:0]	Internal Local Ctrl G1 Value	internal
	[18:17]	2'h0	r/w	int_local_ctrl_g0_lane[1:0]	Internal Local Ctrl G0 Value	internal
	16	0	r/w	int_local_ctrl_req_lane	Internal Local Ctrl Request	internal
	[15:8]	0	r/w	RESERVED		
	[7:4]	4'h2	r/w	int_tx_preset_index_lane[3:0]	Internal Remote TX Coefficient Preset Index 	internal
	3	0	r/w	int_tx_train_complete_lane	Internal TX Training Complete Status	internal
					0: Not complete	
					1: Complete	
	2	0	r/w	int_tx_train_failed_lane	Internal TX Training Failed Status	internal
					It is in TXCLK domain	
					0: passed	
					1: Failed	
	1	0	r/w	int_rx_train_complete_lane	Internal RX Training Complete Status	internal
					0: Not complete	
					1: Complete	
	0	0	r/w	int_rx_train_failed_lane	Internal RX Training Falied Status	internal
					It is in TXCLK domain	
					0: passed	
					1: Failed	
						
	# addr = 0x2858			trx_train1	TRX Training Result1	
	[31:16]	0	r/w	RESERVED		
	[15:13]	3'h0	r	int_remote_status_g_lane[2:0]	Internal Remote Status Coefficient Control For PAM4	internal
	[12:10]	3'h0	r	int_remote_status_sel_lane[2:0]	Internal Remote Status Coefficient Selection For PAM4	internal
	[9:8]	2'h0	r	int_remote_status_pat_lane[1:0]	Internal Remote Status Pattern Selection For PAM4	internal
	7	0	r	int_remote_status_reset_lane	Internal Remote Status Reset Updated For PAM4	internal
	[6:5]	2'h0	r	int_remote_status_gn1_lane[1:0]	Internal Remote Status GN1 Value	internal
	[4:3]	2'h0	r	int_remote_status_g1_lane[1:0]	Internal Remote Status G1 Value	internal
	[2:1]	2'h0	r	int_remote_status_g0_lane[1:0]	Internal Remote Status G0 Value	internal
	0	0	r	int_remote_status_ack_lane	Internal Remote Status Acknowledge	internal
						
	# addr = 0x285c			clk_gen	Clock Enable And Reset	
	[31:6]	0	r/w	RESERVED		
	5	0	r/w	rst_dme_dec_clk_lane	Reset For Differential Manchester Decoding Clock	internal
	4	0	r/w	dme_dec_clk_en_lane	Turn On Differential Manchester Decoding Clock	internal
					0: clock gate is controlled by internal logic	
					1: clock is on.	
	3	0	r/w	rst_dme_enc_clk_lane	Reset For Differential Manchester Encoding Clock	internal
	2	0	r/w	dme_enc_clk_en_lane	Turn On Differential Manchester Encoding Clock	internal
					0: clock gate is controlled by internal logic	
					1: clock is on.	
	1	0	r/w	rst_tx_train_if_clk_lane	Reset For TX Training Interface Clock	internal
	0	0	r/w	tx_train_if_clk_en_lane	Turn On TX Training Interface Clock	internal
					0: clock gate is controlled by internal logic	
					1: clock is on.	
						
	# addr = 0x2860			interrupt_reg0	Interrupt 0	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	remote_status_field_valid_mux_isr_lane	Remote Status Field Valid Interrupt.	
					0: There is no new status bits from remote PHY.	
					1: There is new status bits from remote PHY.	
	21	0	r/w	remote_ctrl_field_valid_mux_isr_lane	Remote Control Field Valid Interrupt. 	
					0: There is no new control bits from remote PHY.	
					1: There is new control bits from remote PHY.	
	20	0	r/w	trx_train_stop_isr_lane	TRx Train Stop Interrupt.	
					0: TRX training is not stop.	
					1: TRX training is stop.	
	19	0	r/w	rx_train_enable_isr_lane	Rx Train Enable Interrupt.	
					0: RX training is not enable.	
					1: RX training is enable.	
	18	0	r/w	tx_train_enable_isr_lane	Tx Train Enable Interrupt.	
					0: Tx training is not enable.	
					1: Tx training is enable.	
	17	0	r/w	RX_TRAIN_COMPLETE_ISR_LANE	Rx Train Complete Interrupt. 	
					0: RX training is not done	
					1: RX training is done. 	
	16	0	r/w	TX_TRAIN_COMPLETE_ISR_LANE	Tx Train Complete Interrupt.	
					0: TX training is not done	
					1: TX training is done. If TX training is failed, this interrupt is also asserted.	
	15	0	r/w	LOCAL_FIELD_DONE_ISR_LANE	Local Field Done Interrupt	
					Firmware can use this bit to determine if a new command has been sent out or not.	
					0: Local PHY does not sent out new command yet.	
					1: Local PHY sends out new commands after local_field_valid is high. 	
	14	0	r/w	LOCAL_CTRL_VALID_ISR_LANE	Local Control Field Valid Interrupt.	
					0: There is no control fields from local PHY TX training engine.	
					1: There is control fields from local PHY TX training engine.	
	13	0	r/w	LOCAL_STATUS_VALID_ISR_LANE	Local Status Field Valid Interrupt.	
					0: There is no status fields from local PHY TX training engine.	
					1: There is status fields from local PHY TX training engine.	
	12	0	r/w	LOCAL_ERROR_VALID_ISR_LANE	Local Error Response Field Valid Interrupt.	
					0: There is no unsupported control fields from remote PHY.	
					1: There is unsupported control fields from remote PHY. Local PHY sends error response to remote PHY.	
	11	0	r/w	LOCAL_TRAIN_COMP_ISR_LANE	Local Phy Tx Train Complete Interrupt.	
					0: Local PHY has not completed TX training or TX training has failed	
					1: Local PHY has completed TX training. If TX training is failed, this interrupt is not asserted.	
	10	0	r/w	LOCAL_TX_INIT_ISR_LANE	Local Phy Tx Train Initialization Done Interrupt.	
					0: Local PHY is not ready to do TX training.	
					1: Local PHY is ready to do TX training.	
	9	0	r/w	REMOTE_TRAIN_COMP_ISR_LANE	Remote Phy Tx Train Complete Interrupt. 	
					0: Remote PHY has not completed TX training.	
					1: Remote PHY has completed TX training.	
	8	0	r/w	REMOTE_TX_INIT_ISR_LANE	Remote Phy Tx Train Initializating Done Interrupt.	
					0: Remote PHY is not ready to do TX training.	
					1: Remote PHY is ready to do TX training.	
	7	0	r/w	REMOTE_ERROR_VALID_ISR_LANE	Remote Error Response Field Valide Interrupt. 	
					0: There is no new error response bits from remote PHY	
					1: There is new error response bits from remote PHY. It is only applied to SAS-3 protocol.	
	6	0	r/w	REMOTE_STATUS_VALID_ISR_LANE	Remote Status Field Valid Interrupt.	
					0: There is no new status bits from remote PHY.	
					1: There is new status bits from remote PHY.	
	5	0	r/w	REMOTE_CTRL_VALID_ISR_LANE	Remote Control Field Valid Interrupt. 	
					0: There is no new control bits from remote PHY.	
					1: There is new control bits from remote PHY.	
	4	0	r/w	REMOTE_BALANCE_ERR_ISR_LANE	Remote Ttiu Balance Bit Error Interrupt. 	
					It is only applied to SAS-3 protocol.	
					0: Balance bit is correct	
					1: Balance bit is wrong.	
	3	0	r/w	DME_DEC_ERROR_ISR_LANE	Dme Decoder Error Interrupt. 	
					0: Differential Manchester decoding is correct	
					1: There is something wrong with differential Manchester decoding	
	2	0	r/w	FRAME_DET_TIMEOUT_ISR_LANE	Frame Detection Timeout Interrupt.	
					0: No timeout	
					1: Frame detection timeout.	
	1	0	r/w	TRX_TRAIN_TIMEOUT_ISR_LANE	Tx/Rx Training Timeout Interrupt.	
					0: No timeout	
					1: TX/RX training timeout.	
	0	0	r/w	STATUS_DET_TIMEOUT_ISR_LANE	Status Detection Timeout Interrupt.	
					0: Local PHY can get correct coefficient status from remote PHY.	
					1: Local PHY cannot get correct coefficient status from remote PHY.	
						
	# addr = 0x2864			interrupt_reg1	Interrupt 1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	remote_status_field_valid_mux_mask_lane	Remote Status Field Valid Interrupt Mask.	
					0: Enable	
					1: Mask	
	21	0	r/w	remote_ctrl_field_valid_mux_mask_lane	Remote Control Field Valid Interrupt Mask.	
					0: Enable	
					1: Mask	
	20	0	r/w	trx_train_stop_mask_lane	TRx Train Stop Interrupt Mask.	
					0: Enable	
					1: Mask	
	19	0	r/w	rx_train_enable_mask_lane	Rx Train Enable Interrupt Mask.	
					0: Enable	
					1: Mask	
	18	0	r/w	tx_train_enable_mask_lane	Tx Train Enable Interrupt Mask.	
					0: Enable	
					1: Mask	
	17	1	r/w	RX_TRAIN_COMPLETE_MASK_LANE	Rx Train Complete Interrupt Mask	
					0: Enable	
					1: Mask	
	16	1	r/w	TX_TRAIN_COMPLETE_MASK_LANE	Tx Train Complete Interrupt Mask	
					0: Enable	
					1: Mask	
	15	0	r/w	LOCAL_FIELD_DONE_MASK_LANE	Local Field Done Interrupt Mask.	
					0: Enable	
					1: Mask	
	14	0	r/w	LOCAL_CTRL_VALID_MASK_LANE	Local Control Field Valid Interrupt Mask.	
					0: Enable	
					1: Mask	
	13	0	r/w	LOCAL_STATUS_VALID_MASK_LANE	Local Status Field Valid Interrupt Mask	
					0: Enable	
					1: Mask	
	12	0	r/w	LOCAL_ERROR_VALID_MASK_LANE	Local Error Response Field Valid Interrupt Mask.	
					0: Enable	
					1: Mask	
	11	0	r/w	LOCAL_TRAIN_COMP_MASK_LANE	Local Phy Tx Train Complete Interrupt Mask	
					0: Enable	
					1: Mask	
	10	0	r/w	LOCAL_TX_INIT_MASK_LANE	Local Phy Tx Train Initializating Done Interrupt Mask	
					0: Enable	
					1: Mask	
	9	0	r/w	REMOTE_TRAIN_COMP_MASK_LANE	Remote Phy Tx Train Complete Interrupt Mask	
					0: Enable	
					1: Mask	
	8	0	r/w	REMOTE_TX_INIT_MASK_LANE	Remote Phy Tx Train Initializating Done Interrupt Mask	
					0: Enable	
					1: Mask	
	7	0	r/w	REMOTE_ERROR_VALID_MASK_LANE	Remote Error Response Field Valide Interrupt Mask.	
					0: Enable	
					1: Mask	
	6	0	r/w	REMOTE_STATUS_VALID_MASK_LANE	Remote Status Field Valid Interrupt Mask.	
					0: Enable	
					1: Mask	
	5	0	r/w	REMOTE_CTRL_VALID_MASK_LANE	Remote Control Field Valid Interrupt Mask.	
					0: Enable	
					1: Mask	
	4	0	r/w	REMOTE_BALANCE_ERR_MASK_LANE	Remote TTIU Balance Bit Error Interrupt Mask.	
					0: Enable	
					1: Mask	
	3	0	r/w	DME_DEC_ERROR_MASK_LANE	Dme Decoder Error Interrupt Mask.	
					0: Enable	
					1: Mask	
	2	0	r/w	FRAME_DET_TIMEOUT_MASK_LANE	Frame Detection Timeout Interrupt Mask.	
					0: Enable	
					1: Mask	
	1	0	r/w	TRX_TRAIN_TIMEOUT_MASK_LANE	Trx Training Timeout Interrupt Mask.	
					0: Enable	
					1: Mask	
	0	0	r/w	STATUS_DET_TIMEOUT_MASK_LANE	Status Detection Timeout Interrupt Mask. 	
					0: Enable	
					1: Mask	
							
	# addr = 0x6000			cal_ctrl1_lane	Calibration Control Lane 1		
	[31:21]	0	r/w	RESERVED		internal	
	20	0	r/w	RESERVED			
	19	0	r	align90_comp_cal_done_lane	Align90 Comparator Calibration Done.	internal	
					0: Align90 Comparator Calibration is in progress or has not started. 		
					1: Align90 Comparator Calibration is done. 		
	18	0	r	sq_cal_done_lane	Squelch Calibration Done.	internal	
					0: Squelch calibration is in progress or has not started. 		
					1: Squelch calibration is done.		
	17	0	r	txdcc_pdiv_cal_done_lane	Tx DCC Post Divider Calibration Done Indicator. 	internal	
					0: TX DCC PDIV calibration is in progress or has not started. 		
					1: TX DCC PDIV calibration is done.		
	16	0	r	txdcc_cal_done_lane	Tx DCC Calibration Done Indicator. 	internal	
					0: TX DCC calibration is in progress or has not started. 		
					1: TX DCC calibration is done.		
	15	0	r	vdd_cal_done_lane	VDD Calibration Done Indicator. 	internal	
					0: VDD calibration is in progress or has not started. 		
					1: VDD calibration is done.		
	14	0	r	rximp_cal_done_lane	Rx Impedance Calibration Done. 	internal	
					0: Rx impedance calibration is in progress or has not started. 		
					1: Rx impedance calibration is done.		
	13	0	r	tximp_cal_done_lane	Tx Impedance Calibration Done.	internal	
					0: Tx impedance calibration is in progress or has not started. 		
					1: Tx impedance calibration is done.		
	12	0	r	sampler_res_cal_done_lane	Sampler Resolution Calibration Done.	internal	
					0: Sampler resolution calibration is in progress or has not started. 		
					1: Sampler resolution calibration is done.		
	11	0	r	sampler_cal_done_lane	Sampler Calibration Done.	internal	
					0: Sampler calibration is in progress or has not started. 		
					1: Sampler calibration is done.		
	10	0	r	eom_align_cal_done_lane	Eom Alignment Calibration Done.	internal	
					0: EOM alignment calibration is in progress or has not started. 		
					1: EOM alignment calibration is done.		
	9	0	r	rxalign90_cal_done_lane	Rx Align90 Calibration Done.	internal	
					0: Rx align90 calibration is in progress or has not started. 		
					1: Rx align90 calibration is done.		
	8	0	r	rxdcc_eom_cal_done_lane	RX DCC EOM Calibration Done.	internal	
					0: Rx DCC EOM calibration is in progress or has not started. 		
					1: Rx DCC EOM calibration is done.		
	7	0	r	rxdcc_data_cal_done_lane	Rx DCC Center Calibration Done.	internal	
					0: Rx DCC center calibration is in progress or has not started. 		
					1: Rx DCC center calibration is done.		
	6	0	r	rxdcc_dll_cal_done_lane	RX DCC DLL Calibration Done.	internal	
					0: Rx DCC DLL calibration is in progress or has not started. 		
					1: Rx DCC DLL calibration is done.		
	5	0	r	txdetect_cal_done_lane	Tx Timing Detect Calibration Done.	internal	
					0: Tx timing detect calibration is in progress or has not started. 		
					1: Tx timing detect calibration is done.		
	4	0	r	dll_eom_vdata_cal_done_lane	DLL EOM VDATA Calibration Done.	internal	
					0: DLL EOM VDATA calibration is in progress or has not started. 		
					1: DLL EOM VDATA calibration is done.		
	3	0	r	dll_eom_gm_cal_done_lane	DLL EOM Gm Calibration Done.	internal	
					0: DLL EOM gm calibration is in progress or has not started. 		
					1: DLL EOM gm calibration is done.		
	2	0	r	dll_vdata_cal_done_lane	DLL VDATA Calibration Done.	internal	
					0: DLL VDATA calibration is in progress or has not started. 		
					1: DLL VDATA calibration is done.		
	1	0	r	dll_gm_cal_done_lane	DLL Gm Calibration Done.	internal	
					0: DLL gm calibration is in progress or has not started. 		
					1: DLL gm calibration is done.		
	0	0	r	dll_comp_cal_done_lane	DLL Comparator Calibration Done.	internal	
					0: DLL comparator calibration is in progress or has not started. 		
					1: DLL comparator calibration is done.		
							
	# addr = 0x6004			cal_ctrl2_lane	Calibration Control Lane 2		
	31	0	r/w	RESERVED		internal	
	30	0	r/w	RESERVED		internal	
	29	0	r	txdcc_pdiv_cal_pass_lane	TXDCC Post Divider Calibration Pass Indicator.	internal	
	28	0	r	sellv_rxsampler_pass_lane	VDD Calibration Sellv_Rxsampler Pass Indicator.	internal	
	27	0	r	sellv_rxeomclk_pass_lane	VDD Calibration Sellv_Rxeomclk Pass Indicator.	internal	
	26	0	r	sellv_rxdataclk_pass_lane	VDD Calibration Sellv_Rxdataclk Pass Indicator.	internal	
	25	0	r	sellv_rxintp_pass_lane	VDD Calibration Sellv_Rxintp Pass Indicator.	internal	
	24	0	r	sellv_txpre_pass_lane	VDD Calibration Sellv_Txpre Pass Indicator.	internal	
	23	0	r	sellv_txdata_pass_lane	VDD Calibration Sellv_Txdata Pass Indicator.	internal	
	22	0	r	sellv_txclk_pass_lane	VDD Calibration Sellv_Txclk Pass Indicator.	internal	
	21	0	r	sq_cal_pass_lane	Squelch Calibration Pass	internal	
	20	0	r	txdcc_cal_pass_lane	Tx DCC Calibration Pass Indicator.	internal	
	19	0	r	align90_tracking_pass_lane	Rx Align90 Phaseshifter Tracking Pass Indicator.	internal	
	18	0	r	align90_comp_pass_lane	Rx Align90 Comparator Calibration Pass Indicator.	internal	
	17	0	r	vdd_cal_pass_lane	VDD Calibration Pass Indicator.	internal	
	16	0	r	rximp_cal_pass_lane	Rx Impedance Calibration Pass Indicator.	internal	
	15	0	r	tximp_cal_pass_lane	Tx Impedance Calibration Pass Indicator.	internal	
	14	0	r	sampler_cal_pass_lane	Sampler Calibration Pass Indicator.	internal	
	13	0	r	eom_eomdat_cal_pass_lane	EOM Alignment Data And EOM Clock Phase Calibration Pass Indicator.	internal	
	12	0	r	eom_eomedg_fine_cal_pass_lane	EOM Alignment Edge And EOM Clock Phase Fine Calibration Pass Indicator.	internal	
	11	0	r	eom_eomedg_coarse_cal_pass_lane	EOM Alignment Edge And EOM Clock Coarse Calibration Pass Indicator.	internal	
	10	0	r	eom_dac_cal_pass_lane	EOM Alignment Comparator Offset Calibration Pass Indicator.	internal	
	9	0	r	rxalign90_cal_pass_lane	Rx Align90 Calibration Pass Indicator.	internal	
	8	0	r	rxdcc_eom_cal_pass_lane	Rx DCC EOM Calibration Pass Indicator.	internal	
	7	0	r	rxdcc_data_cal_pass_lane	Rx DCC Center Calibration Pass Indicator.	internal	
	6	0	r	rxdcc_dll_cal_pass_lane	Rx DCC DLL Calibration Pass Indicator.	internal	
	5	0	r	txdetect_cal_pass_lane	Tx Timing Detect Calibration Pass Indicator.	internal	
	4	0	r	dll_eom_vdata_cal_pass_lane	DLL EOM VDATA Calibration Pass Indicator.	internal	
	3	0	r	dll_eom_gm_cal_pass_lane	DLL EOM Gm Calibration Pass Indicator.	internal	
	2	0	r	dll_vdata_cal_pass_lane	DLL VDATA Calibration Pass Indicator.	internal	
	1	0	r	dll_gm_cal_pass_lane	DLL Gm Calibration Pass Indicator.	internal	
	0	0	r	dll_comp_cal_pass_lane	DLL Comparator Calibration Pass Indicator.	internal	
							
	# addr = 0x6008			cal_ctrl3_lane	Calibration Control Lane 3		
	[31:24]	0	r/w	RESERVED			
	23	0	r	rximp_cal_timeout_lane	Rx Impedance Calibration Timeout Indicator.	internal	
	22	0	r	tximp_cal_timeout_lane	Tx Impedance Calibration Timeout Indicator.	internal	
	21	0	r/w	dll_vdda_tracking_on_lane	DLL VDDA Tracking On.	internal	
					0: DLL VDDA tracking off.		
					1: DLL VDDA tracking on.		
	20	0	r/w	txdcc_cal_stop_sel_lane	Tx DCC Calibation Continuous/Single Mode Select.	internal	
					0: Continuous mode.		
					1: Single mode.		
	19	0	r/w	cal_vdd_continuous_mode_en_lane	VDD Calibration Continuous Mode Enable.	internal	
					0: VDD calibration continuous mode is disabled.		
					1: VDD calibration continuous mode is enabled. 		
	18	0	r/w	rxdcc_data_cal_stop_sel_lane	Rx DCC Center Calibation Continuous/Single Mode Select.	internal	
					0: Continuous mode.		
					1: Single mode.		
	17	0	r/w	rxdcc_eom_cal_stop_sel_lane	Rx DCC EOM Calibation Continuous/Single Mode Select.	internal	
					0: Continuous mode.		
					1: Single mode.		
	16	0	r/w	rxdcc_dll_cal_stop_sel_lane	Rx DCC DLL Calibation Continuous/Single Mode Select.	internal	
					0: Continuous mode.		
					1: Single mode.		
	[15:8]	8'h0	r	pllcal_on_lane[7:0]	Indicator For PLL Calibration Ongoing For MCU Debug	internal	
	[7:0]	8'h0	r	load_cal_on_lane[7:0]	Indicator For Speed Change Ongoing For MCU Debug	internal	
							
	# addr = 0x600c			cal_ctrl4_lane	Calibration Control Lane 4		
	[31:24]	8'h0	r	tx_pll_rate_lane[7:0]	Tx PLL Rate For MCU Debug	internal	
	[23:16]	8'h0	r	rx_pll_rate_lane[7:0]	Rx PLL Rate For MCU Debug	internal	
	[15:8]	8'h3	r/w	sampler_sample_size_lane[7:0]	Sampler Sample Size Option (2^N)	internal	
					 0: 2^0		
					 1:  2^1		
					 2:  2^2		
					 3:  2^3		
					 4: 2^4		
					 5: 2^5		
					 6: 2^6		
					All Others : N.A		
	[7:0]	8'h0	r/w	sampler_cal_avg_mode_lane[7:0]	Sampler Cal Result Average Option For Debug.	internal	
					0= Average sum of POS values average and NEG  values average.(default:0).		
					1= POS average only.		
					2= NEG average only.		
							
	# addr = 0x6010		`	CAL_SAVE_DATA1_LANE	Calibration Result 1		
	[31:24]	8'h0	r/w	CAL_SQ_THRESH_LANE[7:0]	Squelch Calibration Threshold Result.		
	[23:16]	8'h0	r/w	CAL_SQ_OFFSET_LANE[7:0]	Squelch Calibration Offset Result.		
	[15:8]	8'h0	r/w	CAL_EOM_ALIGN_COMP_OFSTDAC_LANE[7:0]	EOM Alignment Comparator Offset Calibration Result.		
	[7:0]	8'h0	r/w	CAL_DLL_CMP_OFFSET_LANE[7:0]	Rx DLL Comparator Calibration Result.		
							
	# addr = 0x6014			CAL_SAVE_DATA2_LANE	Calibration Result 4		
	[31:24]	8'h37	r/w	cal_tximp_tunep_top_lane[7:0]	Tx Impedance Cal Result For PMOS Side.	internal	
	[23:16]	8'h8	r/w	cal_tximp_tunen_top_lane[7:0]	Tx Impedance Cal Result For PMOS Side.	internal	
	[15:8]	8'hc	r/w	CAL_RX_IMP_LANE[7:0]	Rx Impedance Calibration Result.		
	[7:0]	8'h0	r/w	CAL_ALIGN90_CMP_OFFSET_LANE[7:0]	ALIGN90 Calibration Compartor Offset Result.		
							
	# addr = 0x6018			CAL_SAVE_DATA3_LANE	Calibration Result 5		
	[31:24]	8'h37	r/w	cal_tximp_tunep_bot_lane[7:0]	Tx Impedance Cal Result For PMOS Side.	internal	
	[23:16]	8'h8	r/w	cal_tximp_tunen_bot_lane[7:0]	Tx Impedance Cal Result For NMOS Side.	internal	
	[15:8]	8'h37	r/w	cal_tximp_tunep_mid_lane[7:0]	Tx Impedance Cal Result For NMOS Side.	internal	
	[7:0]	8'h8	r/w	cal_tximp_tunen_mid_lane[7:0]	Tx Impedance Cal Result For NMOS Side.	internal	
							
	# addr = 0x601c			CAL_SAVE_DATA4_LANE	Calibration Result 6		
	[31:24]	8'h0	r/w	CAL_OFST_D_TOP_O_LANE[7:0]	Sampler Cal Result For Odd Top Data Sampler.		
	[23:16]	8'h0	r/w	CAL_OFST_D_BOT_E_LANE[7:0]	Sampler Cal Result For Even Bottom Data Sampler.		
	[15:8]	8'h0	r/w	CAL_OFST_D_MID_E_LANE[7:0]	Sampler Cal Result For Even Middle Data Sampler.		
	[7:0]	8'h0	r/w	CAL_OFST_D_TOP_E_LANE[7:0]	Sampler Cal Result For Even Top Data Sampler.		
							
	# addr = 0x6020			CAL_SAVE_DATA5_LANE	Calibration Result 7		
	[31:24]	8'h0	r/w	CAL_OFST_S_MID_E_LANE[7:0]	Sampler Cal Result For Even Middle Slicer Sampler.		
	[23:16]	8'h0	r/w	CAL_OFST_S_TOP_E_LANE[7:0]	Sampler Cal Result For Even Top Slicer Sampler.		
	[15:8]	8'h0	r/w	CAL_OFST_D_BOT_O_LANE[7:0]	Sampler Cal Result For Odd Bottom Data Sampler.		
	[7:0]	8'h0	r/w	CAL_OFST_D_MID_O_LANE[7:0]	Sampler Cal Result For Odd Middle Data Sampler.		
							
	# addr = 0x6024			CAL_SAVE_DATA6_LANE	Calibration Result 8		
	[31:24]	8'h0	r/w	CAL_OFST_S_BOT_O_LANE[7:0]	Sampler Cal Result For Odd Bottom Slicer Sampler.		
	[23:16]	8'h0	r/w	CAL_OFST_S_MID_O_LANE[7:0]	Sampler Cal Result For Odd Middle Slicer Sampler.		
	[15:8]	8'h0	r/w	CAL_OFST_S_TOP_O_LANE[7:0]	Sampler Cal Result For  Odd Top Slicer Sampler.		
	[7:0]	8'h0	r/w	CAL_OFST_S_BOT_E_LANE[7:0]	Sampler Cal Result For Even Bottom Slicer Sampler.		
							
	# addr = 0x6028			CAL_SAVE_DATA7_LANE	Calibration Result 9		
	[31:24]	8'h0	r/w	RESERVED			
	[23:16]	8'h0	r/w	CAL_SAMPLER_RES_LANE[7:0]	Sampler Resolution Result.		
	[15:8]	8'h0	r/w	CAL_OFST_EDGE_O_LANE[7:0]	Sampler Cal Result For Odd Edge Sampler.		
	[7:0]	8'h0	r/w	CAL_OFST_EDGE_E_LANE[7:0]	Sampler Cal Result For Even Edge Sampler.		
							
	# addr = 0x602c			trx_train_if_timers1_lane			
	[31:24]	8'h03	r/w	tx_train_status_det_timer_lane[7:0]	Status Detection Maximum Time.	internal	
					Unit is 0.5ms, use (n+1)/2 ms.		
	[23:0]	0	r/w	RESERVED			
							
	# addr = 0x6030			trx_train_if_timers_enable_lane			
	31	1'b1	r/w	tx_train_status_det_timer_enable_lane	Tx Train Status Detection Timeout Enable.	internal	
	30	1'b1	r/w	RX_TRAIN_TIMER_ENABLE_LANE	Rx Train Timeout Enable.		
	29	1'b1	r/w	TX_TRAIN_TIMER_ENABLE_LANE	Tx Train Timeout Enable.		
	28	1'b1	r/w	TX_TRAIN_FRAME_DET_TIMER_ENABLE_LANE	Tx Train Frame Detection Timeout Enable.		
	27	1'b0	r/w	frame_lock_sel_timeout_lane	Frame Lock Select Timeout Signals.	internal	
					0: Use internal generated frame lock signal to start TRx train frame detection timers.		
					1: Use PIN_Tx_TRAIN_ENABLE as frame_lock to start TRx train frame detection timers.		
	26	0	r	tx_train_status_det_timeout_int_lane	Tx Train Status Detect Timeout Out Indicator From MCU	internal	Tx Train Status Detect Timeout Out Indicator From Mcu
	[25:0]	0	r/w	RESERVED			
							
	# addr = 0x6034			dfe_control_0			
	[31:24]	8'h0	r/w	dfe_dbg_step_mode_lane[7:0]	DFE Debug Step By Step Mode Enable	internal	
	[23:16]	8'h0	r/w	dfe_force_zero_lane[7:0]	Firmware Use Only.	internal	
	[15:0]	16'h0	r/w	dfe_adapt_lp_num_load1_lane[15:0]	DFE Adapt Loop Number Load Value1 During Training (Value+1).	internal	
							
	# addr = 0x6038			dfe_control_1			
	[31:24]	8'hc	r/w	phase_adapt_temp_thr_lane[7:0]	Phase Adapt  Temperature Enable Threshold (5 Degree = 12 Code)	internal	Phase Adapt  Temperature Enable Threshold (5 Degree = 12 Code)
	23	1'b0	r/w	rx_train_only_dfe_lane	Run Rx Train Only DFE Mode For Debug	internal	
	22	1'h0	r/w	sq_auto_train_lane	SQ Auto TxTrain Enable	internal	Sq Auto Txtrain Enable
	21	1'h0	r/w	phase_adapt_temp_auto_en_lane	Phase Adapt Auto Eanble By Phase Adapt Temperature Threshold(phase_adapt_temp_thr)	internal	
	20	1'h0	r	phase_adapt_sat_detect_lane	Detected F0/F1 Saturation During Phase Adapt	internal	
	19	1'h0	r/w	RESERVED			
	18	1'h0	r/w	RESERVED			
	[17:16]	2'h0	r/w	RESERVED			
	[15:8]	8'h0	r/w	ESM_VOLTAGE_LANE[7:0]	Eye Shape Monitor Voltage Value		
	7	1'b0	r	dfe_cal_done_lane	DFE Adaptation Calculation Done Indicator From MCU	internal	
	6	1'b0	r/w	RESERVED			
	5	1'b0	r/w	RESERVED			
	4	1'b0	r/w	EOM_DFE_CALL_LANE	DFE Call Enable For Eye Shape Monitor		
	3	1'b0	r/w	EOM_READY_LANE	Eye Monitor Drawing Ready 		
	2	1'b0	r/w	RESERVED			
	[1:0]	2'h0	r/w	RESERVED			
							
	# addr = 0x6040			dfe_control_2			
	[31:24]	8'h0	r/w	adapt_slicer_en_lane[7:0]	DFE Slicer Sampler Enable For DFE Only Mode	internal	
	[23:16]	8'h0	r/w	adapt_data_en_lane[7:0]	DFE Data Sampler Enable For DFE Only Mode	internal	
	[15:8]	8'h0	r/w	adapted_phase_offset_data_lane[7:0]	Adapted Phase Offset Data.	internal	
	[7:0]	8'h0	r/w	dfe_dbg_step_lane[7:0]	DFE Debug Step By Step	internal	
							
	# addr = 0x6044			dfe_control_3			
	[31:24]	8'h0	r/w	opt_phase_offset_normal_lane[7:0]	Optinum Phase Offset Data In Normal Mode.	internal	
	[23:16]	8'h0	r/w	cal_phase_lane[7:0]	Align90_Ref Calibration Save For Current PLL Rate.	internal	
	[15:8]	8'h0	r/w	cal_eom_dpher_lane[7:0]	EOM Align Calibration Save For Current PLL Rate.	internal	
	7	1'h0	r/w	train_use_s_lane	Enable Train Use Slice Clock Path.	internal	
	6	1'h0	r/w	train_use_d_lane	Enable Train Use Data Clock Path.	internal	
	[5:4]	2'h0	r/w	train_ph_control_mode_lane[1:0]	Train Phase Control Mode.	internal	
	3	1'h1	r/w	TX_TRAIN_P2P_HOLD_LANE	TX Train Peak To Peak Hold Enable		
	[2:0]	3'h0	r/w	RESERVED			
							
	# addr = 0x6048			dfe_control_4			
	[31:24]	8'h0	r/w	train_f0b_lane[7:0]	Train F0b	internal	
	[23:16]	8'h0	r/w	train_f0a_max_lane[7:0]	Tran_F0a Max.	internal	
	[15:8]	8'h0	r/w	train_f0a_lane[7:0]	Train F0a.	internal	
	[7:0]	8'h0	r/w	train_f0d_lane[7:0]	Train F0d.	internal	
							
	# addr = 0x604c			dfe_control_5			
	31	1'b1	r/w	FAST_DFE_TIMER_EN_LANE	Fast DFE Timer Enable.		
	30	1'b1	r/w	EYE_CHECK_BYPASS_LANE	Eye Check Bypass Enable.		
	[29:24]	6'h3f	r/w	thre_excellent_lane[5:0]	DFE Level Check Threshold For Excellent.	internal	
	23	1'b0	r/w	maxeo_adapt_normal_mode_en_lane	Enable MAXEO Mode DFE Algorithm In Normal Mode After RxTrain	internal	
	22	1'h0	r/w	pattern_protect_en_lane	Enable Pattern Protection	internal	
	21	1'h0	r	eom_phase_ui_align_failed_lane	Debug For During Phase Adapt	internal	
	20	1'h0	r/w	RESERVED			
	19	1'h0	r/w	phase_adapt_ui_align_skip_lane	UI Align Skip Enable During Phase Adapt	internal	
	[18:16]	3'h1	r/w	thre_poor_lane[2:0]	DFE Level Check Threshold For Poor.	internal	
	15	1'b1	r/w	CDRPHASE_OPT_EN_LANE	CDR Phase OPT Enable.		
	14	1'b1	r/w	saturate_disable_lane	DFE Saturate Disable.	internal	
	13	1'b1	r/w	edge_sampler_normal_en_lane	1=Enable Edge Sampler Update Normal Mode	internal	
	[12:8]	5'h2	r/w	THRE_GOOD_LANE[4:0]	DFE Level Check Threshold For Good.		
	7	1'h0	r/w	f1_align_skip_lane	EOM F1 Aligment Skip	internal	
	6	1'b0	r/w	phase_adapt_mode_lane	1=Enable Eye Height Phase Adapt Mode, 0=Enable Eye Width Phase Adapt Mode	internal	
	5	1'b0	r/w	phase_adapt_enable_lane	1=Enable Phase Adapt	internal	
	4	1'b0	r/w	dfe_adapt_normal_soft_cont_en_lane	1=Enable Software Contious Mode 	internal	
	3	1'b0	r/w	dfe_adapt_normal_force_skip_lane	1=Disable DFE Adaptation During Normal Mode	internal	
	2	1'b0	r/w	TX_NO_INIT_LANE	No TX Init During TxTrain		
	1	1'b0	r/w	RX_NO_INIT_LANE	No RX Init During RxTrain		
	0	1'b0	r/w	RESERVED			
							
	# addr = 0x6050			train_control_0			
	[31:24]	8'h0	r/w	midpoint_large_thres_k_lane[7:0]	MIDPOINT_LARGE_THRES_K	internal	
	[23:16]	8'h0	r/w	midpoint_large_thres_c_lane[7:0]	MIDPOINT_LARGE_THRES_C	internal	
	[15:8]	8'h0	r/w	midpoint_small_thres_k_lane[7:0]	MIDPOINT_SMALL_THRES_K	internal	
	[7:0]	8'h0	r/w	midpoint_small_thres_c_lane[7:0]	MIDPOINT_SMALL_THRES_C	internal	
							
	# addr = 0x6054			train_control_1			
	[31:24]	8'h0	r/w	sumf_boost_target_k_lane[7:0]	SUMF_BOOST_TARGET_K	internal	
	[23:16]	8'h0	r/w	sumf_boost_target_c_lane[7:0]	SUMF_BOOST_TARGET_C	internal	
	[15:8]	8'h0	r/w	midpoint_phase_os_lane[7:0]	MIDPOINT_PHASE_OS	internal	
	[7:0]	8'h0	r/w	ini_phase_offset_lane[7:0]	Initial Phase Offset	internal	
							
	# addr = 0x6058			train_control_2			
	[31:28]	4'h0	r/w	rx_rxffe_r_ini_lane[3:0]	RX_RXFFE_R_INI	internal	
	[27:24]	4'h0	r/w	rxffe_r_gain_train_lane[3:0]	RXFFE_R_GAIN_TRAIN	internal	
	23	1'h0	r/w	TX_ADAPT_G0_EN_LANE	1-Enable TX FFE Adapt G0		
	22	1'h0	r/w	TX_ADAPT_GN1_EN_LANE	1-Enable TX FFE Adapt GN1		
	21	1'h0	r/w	TX_ADAPT_G1_EN_LANE	1-Enable TX FFE Adapt G1		
	20	1'h0	r	remote_multi_rsv_coe_req_err_int_lane	TX TRAIN IF Remote Control Multi Reserved Coeffient Request Error	internal	
	19	1'h0	r	tx_train_remote_pattern_error_int_lane	TX TRAIN Remote Control Pattern Error Detected 	internal	
	18	1'h0	r/w	ESM_EN_LANE	1-Enable EOM_EN		
	17	1'h0	r	tx_train_frame_lock_det_fail_int_lane	TX Train Frame Lock Detect Fail Indicator From MCU For Ethernet Mode	internal	
	16	1'b0	r/w	ESM_PATH_SEL_LANE	1-Select EOM Slice Path, 0-Select EOM Data Path		
	15	1'b1	r	tx_train_fail_int_lane	TX Train Fail Indicator From MCU	internal	
	14	1'b1	r	tx_train_complete_int_lane	TX Train Complete Indicator From MCU	internal	
	[13:10]	4'h0	r/w	ESM_DFE_ADAPT_SPLR_EN_LANE[3:0]	DFE Adapt Sampler Enable During EOM Draw		
	[9:0]	10'h0	r/w	ESM_PHASE_LANE[9:0]	Eye Shape Monitor Phase Value(-512 ~ +512)		
							
	# addr = 0x605c			rpta_config_0			
	[31:24]	8'h0	r/w	eom_clk_offset_2c_lane[7:0]	EOM Adapt Initial Offset For Debug	internal	
	[23:16]	8'h0	r/w	eom_adapt_step_size_lane[7:0]	EOM Adapt Step Size For EOM Clock Alignment	internal	
	[15:0]	16'h0	r/w	eom_conv_num_lane[15:0]	Number Of EOM Converge 	internal	
							
	# addr = 0x6060			rpta_config_1			
	[31:24]	8'h0	r/w	ph_conv_num_lane[7:0] 	Number Of Data Clock Phase Converge	internal	
	[23:16]	8'h0	r/w	ph_adapt_step_size_lane[7:0] 	Data Path Adapt Step Size	internal	
	[15:8]	8'h0	r/w	f0d_thre_lane[7:0]	F0d Threshold For Data Path Adapt	internal	
	[7:0]	8'h0	r/w	data_clk_offset_2c_lane[7:0]	Data Path Adapt Initial Offset For Debug	internal	
							
	# addr = 0x6064			dll_cal	DLL Calibration		
	[31:12]	0	r/w	RESERVED			
	[11:8]	4'h3	r/w	dll_gmsel_min_lane[3:0]	DLL_GM_SEL Minimum Value	internal	
	[7:4]	4'h3	r/w	dll_eom_gmsel_min_lane[3:0]	DLL_EOM_GM_SEL Minimum Value	internal	
	[3:2]	2'h1	r/w	dll_sellv_rxdll_final_step_num_sel_lane[1:0]	DLL_SELLV_RXDLL Final Step Number Selection	internal	
					2'b00: 16 steps		
					2'b01: 24 steps		
					2'b10: 32 steps		
					2'b11: 48 steps		
	[1:0]	2'h1	r/w	dll_sellv_rxeomdll_final_step_num_sel_lane[1:0]	DLL_SELLV_RXEOMDLL Final Step Number Selection	internal	
					2'b00: 16 steps		
					2'b01: 24 steps		
					2'b10: 32 steps		
					2'b11: 48 steps		
							
	# addr = 0x6068			cli_reg0	Command Line Interface		
	[31:24]	8'h0	r/w	train_ph_os_data_2c_lane[7:0]	Phase_Offset_Data Input For Phase Control Function Test	internal	
	[23:16]	8'h0	r/w	train_ph_os_esm_2c_lane[7:0]	Phase_Offset_ESM Input For Phase Control Function Test	internal	
	[15:11]	5'h0	r/w	RESERVED			
	10	0	r/w	force_cds_state_lane	CDR DFE SCHEME State Force Control For Test (0=Train, 1=Normal)	internal	
	9	0	r/w	force_cds_ctrl_en_lane	CDR DFE SCHEME Step Force Control Enable For Test	internal	
	8	0	r/w	cli_start_lane	CLI Start For Test	internal	
	[7:0]	8'h0	r/w	cli_cmd_lane[7:0]	CLI Command For Test	internal	
							
	# addr = 0x606c			cli_reg1	Command Line Interface		
	[31:0]	32'h0	r/w	cli_args_lane[31:0]	CLI Command Argument	internal	
							
	# addr = 0x6070			esm_reg0	ESM Register		
	[31:16]	16'h0	r/w	RESERVED			
	[15:0]	16'h0	r/w	esm_lpnum_lane[15:0]	ESM Lpnum	internal	
									
	#addr = 0x6100			cds_read_reg_odd0	CDS TAP 2'S COMPLIMENT READ BACK REG ODD0				
	[31:24]	8'h0	r	cds_dc_d_top_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For DATA Sampler TOP ODD Tap DC	internal			
	[23:16]	8'h0	r	cds_dc_s_top_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For Slicer Sampler TOP ODD Tap DC	internal			
	[15:8]	8'h0	r	cds_dc_d_mid_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE ODD Tap DC	internal			
	[7:0]	8'h0	r	cds_dc_s_mid_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE ODD Tap DC	internal			
									
	#addr = 0x6104			cds_read_reg_odd1	CDS TAP 2'S COMPLIMENT READ BACK REG ODD1				
	[31:24]	8'h0	r	cds_dc_d_bot_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM ODD Tap DC	internal			
	[23:16]	8'h0	r	cds_dc_s_bot_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM ODD Tap DC	internal			
	[15:8]	8'h0	r	cds_f0_d_top_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For DATA Sampler TOP ODD Tap F0	internal			
	[7:0]	8'h0	r	cds_f0_s_top_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For Slicer Sampler TOP ODD Tap F0	internal			
									
	#addr = 0x6108			cds_read_reg_odd2	CDS TAP 2'S COMPLIMENT READ BACK REG ODD2				
	[31:24]	8'h0	r	cds_f0_d_mid_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE ODD Tap F0	internal			
	[23:16]	8'h0	r	cds_f0_s_mid_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE ODD Tap F0	internal			
	[15:8]	8'h0	r	cds_f0_d_bot_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM ODD Tap F0	internal			
	[7:0]	8'h0	r	cds_f0_s_bot_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM ODD Tap F0	internal			
									
	#addr = 0x610c			cds_read_reg_odd3	CDS TAP 2'S COMPLIMENT READ BACK REG ODD3				
	[31:24]	8'h0	r	cds_f1_d_top_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For DATA Sampler TOP ODD Tap F1	internal			
	[23:16]	8'h0	r	cds_f1_s_top_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For Slicer Sampler TOP ODD Tap F1	internal			
	[15:8]	8'h0	r	cds_f1_d_mid_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE ODD Tap F1	internal			
	[7:0]	8'h0	r	cds_f1_s_mid_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE ODD Tap F1	internal			
									
	#addr = 0x6110			cds_read_reg_odd4	CDS TAP 2'S COMPLIMENT READ BACK REG ODD4				
	[31:24]	8'h0	r	cds_f1_d_bot_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM ODD Tap F1	internal			
	[23:16]	8'h0	r	cds_f1_s_bot_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM ODD Tap F1	internal			
	[15:8]	8'h0	r	cds_f2_d_top_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For DATA Sampler TOP ODD Tap F2	internal			
	[7:0]	8'h0	r	cds_f2_s_top_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For Slicer Sampler TOP ODD Tap F2	internal			
									
	#addr = 0x6114			cds_read_reg_odd5	CDS TAP 2'S COMPLIMENT READ BACK REG ODD5				
	[31:24]	8'h0	r	cds_f2_d_mid_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE ODD Tap F2	internal			
	[23:16]	8'h0	r	cds_f2_s_mid_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE ODD Tap F2	internal			
	[15:8]	8'h0	r	cds_f2_d_bot_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM ODD Tap F2	internal			
	[7:0]	8'h0	r	cds_f2_s_bot_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM ODD Tap F2	internal			
									
	#addr = 0x6118			cds_read_reg_odd6	CDS TAP 2'S COMPLIMENT READ BACK REG ODD6				
	[31:24]	8'h0	r	cds_f3_top_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For TOP ODD Tap F3	internal			
	[23:16]	8'h0	r	cds_f3_mid_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For MIDDLE ODD Tap F3	internal			
	[15:8]	8'h0	r	cds_f3_bot_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For BOTTOM ODD Tap F3	internal			
	[7:0]	8'h0	r	cds_f4_top_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For TOP ODD Tap F4	internal			
									
	#addr = 0x611c			cds_read_reg_odd7	CDS TAP 2'S COMPLIMENT READ BACK REG ODD7				
	[31:24]	8'h0	r	cds_f4_mid_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For MIDDLE ODD Tap F4	internal			
	[23:16]	8'h0	r	cds_f4_bot_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For BOTTOM ODD Tap F4	internal			
	[15:8]	8'h0	r	cds_f5_msb_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For MSB ODD Tap F5	internal			
	[7:0]	8'h0	r	cds_f5_lsb_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For LSB ODD Tap F5	internal			
									
	#addr = 0x6120			cds_read_reg_odd8	CDS TAP 2'S COMPLIMENT READ BACK REG ODD8				
	[31:24]	8'h0	r	cds_f6_msb_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For MSB ODD Tap F6	internal			
	[23:16]	8'h0	r	cds_f6_lsb_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For LSB ODD Tap F6	internal			
	[15:8]	8'h0	r	cds_f7_msb_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For MSB ODD Tap F7	internal			
	[7:0]	8'h0	r	cds_f7_lsb_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For LSB ODD Tap F7	internal			
									
	#addr = 0x6124			cds_read_reg_odd9	CDS TAP 2'S COMPLIMENT READ BACK REG ODD9				
	[31:24]	8'h0	r	cds_f8_msb_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For MSB ODD Tap F8	internal			
	[23:16]	8'h0	r	cds_f8_lsb_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For LSB ODD Tap F8	internal			
	[15:8]	8'h0	r	cds_f9_msb_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For MSB ODD Tap F9	internal			
	[7:0]	8'h0	r	cds_f9_lsb_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For LSB ODD Tap F9	internal			
									
	#addr = 0x6128			cds_read_reg_odd10	CDS TAP 2'S COMPLIMENT READ BACK REG ODD10				
	[31:24]	8'h0	r	cds_f10_msb_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For MSB ODD Tap F10	internal			
	[23:16]	8'h0	r	cds_f10_lsb_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For LSB ODD Tap F10	internal			
	[15:8]	8'h0	r	cds_f11_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For ODD Tap F11	internal			
	[7:0]	8'h0	r	cds_f12_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For ODD Tap F12	internal			
									
	#addr = 0x612c			cds_read_reg_odd11	CDS TAP 2'S COMPLIMENT READ BACK REG ODD11				
	[31:24]	8'h0	r	cds_f13_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For ODD Tap F13	internal			
	[23:16]	8'h0	r	cds_f14_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For ODD Tap F14	internal			
	[15:8]	8'h0	r	cds_f15_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For ODD Tap F15	internal			
	[7:0]	8'h0	r	cds_ff0_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For ODD Tap FF0	internal			
									
	#addr = 0x6130			cds_read_reg_odd12	CDS TAP 2'S COMPLIMENT READ BACK REG ODD12				
	[31:24]	8'h0	r	cds_ff1_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For ODD Tap FF1	internal			
	[23:16]	8'h0	r	cds_ff2_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For ODD Tap FF2	internal			
	[15:8]	8'h0	r	cds_ff3_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For ODD Tap FF3	internal			
	[7:0]	8'h0	r	cds_ff4_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For ODD Tap FF4	internal			
									
	#addr = 0x6134			cds_read_reg_odd13	CDS TAP 2'S COMPLIMENT READ BACK REG ODD13				
	[31:24]	8'h0	r	cds_ff5_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For ODD Tap FF5	internal			
	[23:16]	8'h0	r	cds_vref_top_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For TOP ODD Tap VREF	internal			
	[15:8]	8'h0	r	cds_vref_mid_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For MIDDLE ODD Tap VREF	internal			
	[7:0]	8'h0	r	cds_vref_bot_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For BOTTOM ODD Tap VREF	internal			
									
	#addr = 0x6138			cds_read_reg_odd14	CDS TAP 2'S COMPLIMENT READ BACK REG ODD14				
	[31:24]	8'h0	r	cds_f1p5_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For ODD Tap F1P5	internal			
	[23:16]	8'h0	r	cds_dc_e_o_lane[7:0]	CDS Tap Read Back In 2's Complement Format For ODD Tap DC_E	internal			
	[15:0]	0	r/w	RESERVED					
									
	#addr = 0x613c			cds_read_reg_even0	CDS TAP 2'S COMPLIMENT READ BACK REG EVEN0				
	[31:24]	8'h0	r	cds_dc_d_top_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For DATA Sampler TOP EVEN Tap DC	internal			
	[23:16]	8'h0	r	cds_dc_s_top_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For Slicer Sampler TOP EVEN Tap DC	internal			
	[15:8]	8'h0	r	cds_dc_d_mid_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE EVEN Tap DC	internal			
	[7:0]	8'h0	r	cds_dc_s_mid_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE EVEN Tap DC	internal			
									
	#addr = 0x6140			cds_read_reg_even1	CDS TAP 2'S COMPLIMENT READ BACK REG EVEN1				
	[31:24]	8'h0	r	cds_dc_d_bot_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM EVEN Tap DC	internal			
	[23:16]	8'h0	r	cds_dc_s_bot_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM EVEN Tap DC	internal			
	[15:8]	8'h0	r	cds_f0_d_top_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For DATA Sampler TOP EVEN Tap F0	internal			
	[7:0]	8'h0	r	cds_f0_s_top_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For Slicer Sampler TOP EVEN Tap F0	internal			
									
	#addr = 0x6144			cds_read_reg_even2	CDS TAP 2'S COMPLIMENT READ BACK REG EVEN2				
	[31:24]	8'h0	r	cds_f0_d_mid_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE EVEN Tap F0	internal			
	[23:16]	8'h0	r	cds_f0_s_mid_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE EVEN Tap F0	internal			
	[15:8]	8'h0	r	cds_f0_d_bot_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM EVEN Tap F0	internal			
	[7:0]	8'h0	r	cds_f0_s_bot_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM EVEN Tap F0	internal			
									
	#addr = 0x6148			cds_read_reg_even3	CDS TAP 2'S COMPLIMENT READ BACK REG EVEN3				
	[31:24]	8'h0	r	cds_f1_d_top_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For DATA Sampler TOP EVEN Tap F1	internal			
	[23:16]	8'h0	r	cds_f1_s_top_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For Slicer Sampler TOP EVEN Tap F1	internal			
	[15:8]	8'h0	r	cds_f1_d_mid_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE EVEN Tap F1	internal			
	[7:0]	8'h0	r	cds_f1_s_mid_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE EVEN Tap F1	internal			
									
	#addr = 0x614c			cds_read_reg_even4	CDS TAP 2'S COMPLIMENT READ BACK REG EVEN4				
	[31:24]	8'h0	r	cds_f1_d_bot_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM EVEN Tap F1	internal			
	[23:16]	8'h0	r	cds_f1_s_bot_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM EVEN Tap F1	internal			
	[15:8]	8'h0	r	cds_f2_d_top_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For DATA Sampler TOP EVEN Tap F2	internal			
	[7:0]	8'h0	r	cds_f2_s_top_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For Slicer Sampler TOP EVEN Tap F2	internal			
									
	#addr = 0x6150			cds_read_reg_even5	CDS TAP 2'S COMPLIMENT READ BACK REG EVEN5				
	[31:24]	8'h0	r	cds_f2_d_mid_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE EVEN Tap F2	internal			
	[23:16]	8'h0	r	cds_f2_s_mid_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE EVEN Tap F2	internal			
	[15:8]	8'h0	r	cds_f2_d_bot_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM EVEN Tap F2	internal			
	[7:0]	8'h0	r	cds_f2_s_bot_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM EVEN Tap F2	internal			
									
	#addr = 0x6154			cds_read_reg_even6	CDS TAP 2'S COMPLIMENT READ BACK REG EVEN6				
	[31:24]	8'h0	r	cds_f3_top_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For TOP EVEN Tap F3	internal			
	[23:16]	8'h0	r	cds_f3_mid_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For MIDDLE EVEN Tap F3	internal			
	[15:8]	8'h0	r	cds_f3_bot_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For BOTTOM EVEN Tap F3	internal			
	[7:0]	8'h0	r	cds_f4_top_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For TOP EVEN Tap F4	internal			
									
	#addr = 0x6158			cds_read_reg_even7	CDS TAP 2'S COMPLIMENT READ BACK REG EVEN7				
	[31:24]	8'h0	r	cds_f4_mid_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For MIDDLE EVEN Tap F4	internal			
	[23:16]	8'h0	r	cds_f4_bot_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For BOTTOM EVEN Tap F4	internal			
	[15:8]	8'h0	r	cds_f5_msb_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For MSB EVEN Tap F5	internal			
	[7:0]	8'h0	r	cds_f5_lsb_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For LSB EVEN Tap F5	internal			
									
	#addr = 0x615c			cds_read_reg_even8	CDS TAP 2'S COMPLIMENT READ BACK REG EVEN8				
	[31:24]	8'h0	r	cds_f6_msb_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For MSB EVEN Tap F6	internal			
	[23:16]	8'h0	r	cds_f6_lsb_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For LSB EVEN Tap F6	internal			
	[15:8]	8'h0	r	cds_f7_msb_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For MSB EVEN Tap F7	internal			
	[7:0]	8'h0	r	cds_f7_lsb_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For LSB EVEN Tap F7	internal			
									
	#addr = 0x6160			cds_read_reg_even9	CDS TAP 2'S COMPLIMENT READ BACK REG EVEN9				
	[31:24]	8'h0	r	cds_f8_msb_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For MSB EVEN Tap F8	internal			
	[23:16]	8'h0	r	cds_f8_lsb_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For LSB EVEN Tap F8	internal			
	[15:8]	8'h0	r	cds_f9_msb_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For MSB EVEN Tap F9	internal			
	[7:0]	8'h0	r	cds_f9_lsb_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For LSB EVEN Tap F9	internal			
									
	#addr = 0x6164			cds_read_reg_even10	CDS TAP 2'S COMPLIMENT READ BACK REG EVEN10				
	[31:24]	8'h0	r	cds_f10_msb_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For MSB EVEN Tap F10	internal			
	[23:16]	8'h0	r	cds_f10_lsb_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For LSB EVEN Tap F10	internal			
	[15:8]	8'h0	r	cds_f11_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For EVEN Tap F11	internal			
	[7:0]	8'h0	r	cds_f12_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For EVEN Tap F12	internal			
									
	#addr = 0x6168			cds_read_reg_even11	CDS TAP 2'S COMPLIMENT READ BACK REG EVEN11				
	[31:24]	8'h0	r	cds_f13_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For EVEN Tap F13	internal			
	[23:16]	8'h0	r	cds_f14_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For EVEN Tap F14	internal			
	[15:8]	8'h0	r	cds_f15_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For EVEN Tap F15	internal			
	[7:0]	8'h0	r	cds_ff0_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For EVEN Tap FF0	internal			
									
	#addr = 0x616c			cds_read_reg_even12	CDS TAP 2'S COMPLIMENT READ BACK REG EVEN12				
	[31:24]	8'h0	r	cds_ff1_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For EVEN Tap FF1	internal			
	[23:16]	8'h0	r	cds_ff2_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For EVEN Tap FF2	internal			
	[15:8]	8'h0	r	cds_ff3_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For EVEN Tap FF3	internal			
	[7:0]	8'h0	r	cds_ff4_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For EVEN Tap FF4	internal			
									
	#addr = 0x6170			cds_read_reg_even13	CDS TAP 2'S COMPLIMENT READ BACK REG EVEN13				
	[31:24]	8'h0	r	cds_ff5_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For EVEN Tap FF5	internal			
	[23:16]	8'h0	r	cds_vref_top_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For TOP EVEN Tap VREF	internal			
	[15:8]	8'h0	r	cds_vref_mid_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For MIDDLE EVEN Tap VREF	internal			
	[7:0]	8'h0	r	cds_vref_bot_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For BOTTOM EVEN Tap VREF	internal			
									
	#addr = 0x6174			cds_read_reg_even14	CDS TAP 2'S COMPLIMENT READ BACK REG EVEN14				
	[31:24]	8'h0	r	cds_f1p5_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For EVEN Tap F1P5	internal			
	[23:16]	8'h0	r	cds_dc_e_e_lane[7:0]	CDS Tap Read Back In 2's Complement Format For EVEN Tap DC_E	internal			
	[15:0]	0	r/w	RESERVED					
									
	# addr = 0x6178			cds_read_f0a_reg0					
	[31:24]	8'h0	r	cds_f0a_d_top_e_lane[7:0]	CDS f0a Readback	internal			
	[23:16]	8'h0	r	cds_f0a_d_mid_e_lane[7:0]	CDS f0a Readback	internal			
	[15:8]	8'h0	r	cds_f0a_d_bot_e_lane[7:0]	CDS f0a Readback	internal			
	[7:0]	8'h0	r	cds_f0a_s_top_e_lane[7:0]	CDS f0a Readback	internal			
									
	# addr = 0x617c			cds_read_f0a_reg1					
	[31:24]	8'h0	r	cds_f0a_s_mid_e_lane[7:0]	CDS f0a Readback	internal			
	[23:16]	8'h0	r	cds_f0a_s_bot_e_lane[7:0]	CDS f0a Readback	internal			
	[15:8]	8'h0	r	cds_f0a_d_top_o_lane[7:0]	CDS f0a Readback	internal			
	[7:0]	8'h0	r	cds_f0a_d_mid_o_lane[7:0]	CDS f0a Readback	internal			
									
	# addr = 0x6180			cds_read_f0a_reg2					
	[31:24]	8'h0	r	cds_f0a_d_bot_o_lane[7:0]	CDS f0a Readback	internal			
	[23:16]	8'h0	r	cds_f0a_s_top_o_lane[7:0]	CDS f0a Readback	internal			
	[15:8]	8'h0	r	cds_f0a_s_mid_o_lane[7:0]	CDS f0a Readback	internal			
	[7:0]	8'h0	r	cds_f0a_s_bot_o_lane[7:0]	CDS f0a Readback	internal			
									
	# addr = 0x6184			cds_read_f0b_reg0					
	[31:24]	8'h0	r	cds_f0b_d_top_e_lane[7:0]	CDS F0b Readback	internal			
	[23:16]	8'h0	r	cds_f0b_d_mid_e_lane[7:0]	CDS F0b Readback	internal			
	[15:8]	8'h0	r	cds_f0b_d_bot_e_lane[7:0]	CDS F0b Readback	internal			
	[7:0]	8'h0	r	cds_f0b_s_top_e_lane[7:0]	CDS F0b Readback	internal			
									
	# addr = 0x6188			cds_read_f0b_reg1					
	[31:24]	8'h0	r	cds_f0b_s_mid_e_lane[7:0]	CDS F0b Readback	internal			
	[23:16]	8'h0	r	cds_f0b_s_bot_e_lane[7:0]	CDS F0b Readback	internal			
	[15:8]	8'h0	r	cds_f0b_d_top_o_lane[7:0]	CDS F0b Readback	internal			
	[7:0]	8'h0	r	cds_f0b_d_mid_o_lane[7:0]	CDS F0b Readback	internal			
									
	# addr = 0x618c			cds_read_f0b_reg2					
	[31:24]	8'h0	r	cds_f0b_d_bot_o_lane[7:0]	CDS F0b Readback	internal			
	[23:16]	8'h0	r	cds_f0b_s_top_o_lane[7:0]	CDS F0b Readback	internal			
	[15:8]	8'h0	r	cds_f0b_s_mid_o_lane[7:0]	CDS F0b Readback	internal			
	[7:0]	8'h0	r	cds_f0b_s_bot_o_lane[7:0]	CDS F0b Readback	internal			
									
	# addr = 0x6190			cds_read_f0k_reg0					
	[31:24]	8'h0	r	cds_f0k_d_top_e_lane[7:0]	CDS F0k Readback	internal			
	[23:16]	8'h0	r	cds_f0k_d_mid_e_lane[7:0]	CDS F0k Readback	internal			
	[15:8]	8'h0	r	cds_f0k_d_bot_e_lane[7:0]	CDS F0k Readback	internal			
	[7:0]	8'h0	r	cds_f0k_s_top_e_lane[7:0]	CDS F0k Readback	internal			
									
	# addr = 0x6194			cds_read_f0k_reg1					
	[31:24]	8'h0	r	cds_f0k_s_mid_e_lane[7:0]	CDS F0k Readback	internal			
	[23:16]	8'h0	r	cds_f0k_s_bot_e_lane[7:0]	CDS F0k Readback	internal			
	[15:8]	8'h0	r	cds_f0k_d_top_o_lane[7:0]	CDS F0k Readback	internal			
	[7:0]	8'h0	r	cds_f0k_d_mid_o_lane[7:0]	CDS F0k Readback	internal			
									
	# addr = 0x6198			cds_read_f0k_reg2					
	[31:24]	8'h0	r	cds_f0k_d_bot_o_lane[7:0]	CDS F0k Readback	internal			
	[23:16]	8'h0	r	cds_f0k_s_top_o_lane[7:0]	CDS F0k Readback	internal			
	[15:8]	8'h0	r	cds_f0k_s_mid_o_lane[7:0]	CDS F0k Readback	internal			
	[7:0]	8'h0	r	cds_f0k_s_bot_o_lane[7:0]	CDS F0k Readback	internal			
									
	# addr = 0x619c			cds_read_f0d_reg0					
	[31:24]	8'h0	r	cds_f0d_d_top_e_lane[7:0]	CDS F0d Readback	internal			
	[23:16]	8'h0	r	cds_f0d_d_mid_e_lane[7:0]	CDS F0d Readback	internal			
	[15:8]	8'h0	r	cds_f0d_d_bot_e_lane[7:0]	CDS F0d Readback	internal			
	[7:0]	8'h0	r	cds_f0d_s_top_e_lane[7:0]	CDS F0d Readback	internal			
									
	# addr = 0x61a0			cds_read_f0d_reg1					
	[31:24]	8'h0	r	cds_f0d_s_mid_e_lane[7:0]	CDS F0d Readback	internal			
	[23:16]	8'h0	r	cds_f0d_s_bot_e_lane[7:0]	CDS F0d Readback	internal			
	[15:8]	8'h0	r	cds_f0d_d_top_o_lane[7:0]	CDS F0d Readback	internal			
	[7:0]	8'h0	r	cds_f0d_d_mid_o_lane[7:0]	CDS F0d Readback	internal			
									
	# addr = 0x61a4			cds_read_f0d_reg2					
	[31:24]	8'h0	r	cds_f0d_d_bot_o_lane[7:0]	CDS F0d Readback	internal			
	[23:16]	8'h0	r	cds_f0d_s_top_o_lane[7:0]	CDS F0d Readback	internal			
	[15:8]	8'h0	r	cds_f0d_s_mid_o_lane[7:0]	CDS F0d Readback	internal			
	[7:0]	8'h0	r	cds_f0d_s_bot_o_lane[7:0]	CDS F0d Readback	internal			
									
	# addr = 0x61a8			cds_read_f0d_left_reg0					
	[31:24]	8'h0	r	cds_f0d_left_d_top_e_lane[7:0]	CDS F0d_left Readback	internal			
	[23:16]	8'h0	r	cds_f0d_left_d_mid_e_lane[7:0]	CDS F0d_left Readback	internal			
	[15:8]	8'h0	r	cds_f0d_left_d_bot_e_lane[7:0]	CDS F0d_left Readback	internal			
	[7:0]	8'h0	r	cds_f0d_left_s_top_e_lane[7:0]	CDS F0d_left Readback	internal			
									
	# addr = 0x61ac			cds_read_f0d_left_reg1					
	[31:24]	8'h0	r	cds_f0d_left_s_mid_e_lane[7:0]	CDS F0d_left Readback	internal			
	[23:16]	8'h0	r	cds_f0d_left_s_bot_e_lane[7:0]	CDS F0d_left Readback	internal			
	[15:8]	8'h0	r	cds_f0d_left_d_top_o_lane[7:0]	CDS F0d_left Readback	internal			
	[7:0]	8'h0	r	cds_f0d_left_d_mid_o_lane[7:0]	CDS F0d_left Readback	internal			
									
	# addr = 0x61b0			cds_read_f0d_left_reg2					
	[31:24]	8'h0	r	cds_f0d_left_d_bot_o_lane[7:0]	CDS F0d_left Readback	internal			
	[23:16]	8'h0	r	cds_f0d_left_s_top_o_lane[7:0]	CDS F0d_left Readback	internal			
	[15:8]	8'h0	r	cds_f0d_left_s_mid_o_lane[7:0]	CDS F0d_left Readback	internal			
	[7:0]	8'h0	r	cds_f0d_left_s_bot_o_lane[7:0]	CDS F0d_left Readback	internal			
									
	# addr = 0x61b4			cds_read_f0d_right_reg0					
	[31:24]	8'h0	r	cds_f0d_right_d_top_e_lane[7:0]	CDS F0d_right Readback	internal			
	[23:16]	8'h0	r	cds_f0d_right_d_mid_e_lane[7:0]	CDS F0d_right Readback	internal			
	[15:8]	8'h0	r	cds_f0d_right_d_bot_e_lane[7:0]	CDS F0d_right Readback	internal			
	[7:0]	8'h0	r	cds_f0d_right_s_top_e_lane[7:0]	CDS F0d_right Readback	internal			
									
	# addr = 0x61b8			cds_read_f0d_right_reg1					
	[31:24]	8'h0	r	cds_f0d_right_s_mid_e_lane[7:0]	CDS F0d_right Readback	internal			
	[23:16]	8'h0	r	cds_f0d_right_s_bot_e_lane[7:0]	CDS F0d_right Readback	internal			
	[15:8]	8'h0	r	cds_f0d_right_d_top_o_lane[7:0]	CDS F0d_right Readback	internal			
	[7:0]	8'h0	r	cds_f0d_right_d_mid_o_lane[7:0]	CDS F0d_right Readback	internal			
									
	# addr = 0x61bc			cds_read_f0d_right_reg2					
	[31:24]	8'h0	r	cds_f0d_right_d_bot_o_lane[7:0]	CDS F0d_right Readback	internal			
	[23:16]	8'h0	r	cds_f0d_right_s_top_o_lane[7:0]	CDS F0d_right Readback	internal			
	[15:8]	8'h0	r	cds_f0d_right_s_mid_o_lane[7:0]	CDS F0d_right Readback	internal			
	[7:0]	8'h0	r	cds_f0d_right_s_bot_o_lane[7:0]	CDS F0d_right Readback	internal			
									
	# addr = 0x61c0			cds_read_misc0					
	[31:24]	8'h0	r/w	RESERVED					
	[23:16]	8'h0	r	cds_vref_saturate_lane[7:0]	CDS Vref Staturate Readback	internal			
	[15:8]	8'h0	r	cds_f0a_saturate_lane[7:0]	CDS F0A Saturate Readback	internal			
	[7:0]	8'h0	r	cds_eye_check_pass_lane[7:0]	CDS Eye Check Pass Readback	internal			
									
	# addr = 0x6200			cds_ctrl_reg0					
	[31:24]	0	r/w	cds_err_code_lane[7:0]	CDS Error Code	internal			
	[23:16]	0	r/w	cds_state_lane[7:0]	CDS State	internal			
	[15:6]	0	r/w	RESERVED					
	5	0	r/w	eye_chk_dis_lane	TBD	internal			
	4	1	r/w	eo_based_lane	TBD	internal			
	3	0	r/w	vh_eo_mode_lane	TBD	internal			
	2	0	r/w	lock_dfe_on_lane	TBD	internal			
	1	1	r/w	dfe_save_en_lane	TBD	internal			
	0	1	r/w	reset_ph_en_dtl_lane	TBD	internal			
									
	# addr = 0x6204			cds_ctrl_reg1					
	[31:7]	0	r/w	RESERVED					
	6	0	r/w	cds_f2_dis_lane	DFE F2 Tap Disable	internal			
	5	0	r/w	cds_update_f_dis_lane	DFE Update Disable For Floating Taps	internal			
	4	0	r/w	cds_update_odd_dis_lane	DFE Update Disable For Odd Taps	internal			
	[3:0]	4'h0	r/w	cds_adapt_splr_dis_lane[3:0]	DFE Sampler Adapt Disable	internal			
					
	# addr = 0x6304			AutoSpeed376	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	tx_speeddiv_g0_lane[2:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	tx_vddcal_rate_en_g0_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	tx_ck_sel_g0_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h0	r/w	pll_rate_sel_tx_g0_lane[3:0]	TBD	
					
	# addr = 0x6308			AutoSpeed377	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h1	r/w	slewctrl1_g0_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	slewrate_en_g0_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h1	r/w	txreg_speedtrk_data_g0_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h1	r/w	txreg_speedtrk_clk_g0_lane[2:0]	TBD	
					
	# addr = 0x630c			AutoSpeed378	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h1	r/w	ethernet_mode_g0_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	tx_pam2_en_g0_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	slew_no_em_g0_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h3	r/w	slewctrl0_g0_lane[1:0]	TBD	
					
	# addr = 0x6310			AutoSpeed379	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	train_pat_num_g0_lane[9:8]	TBD	
	[23:16]	8'h88	r/w	train_pat_num_g0_lane[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	tx_train_pat_mode_g0_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h1	r/w	tx_train_pat_sel_g0_lane[1:0]	TBD	
					
	# addr = 0x6314			AutoSpeed380	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	tx_emph1_default1_g0_lane[4:0]	TBD	
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	tx_emph0_default1_g0_lane[4:0]	TBD	
	15	0	r/w	RESERVED		
	[14:8]	7'h0	r/w	tx_amp_default1_g0_lane[6:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	tx_train_pat_toggle_g0_lane	TBD	
					
	# addr = 0x6318			AutoSpeed381	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h1c	r/w	tx_emph1_default2_g0_lane[4:0]	TBD	
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	tx_emph0_default2_g0_lane[4:0]	TBD	
	15	0	r/w	RESERVED		
	[14:8]	7'h0	r/w	tx_amp_default2_g0_lane[6:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	tx_emph2_default1_g0_lane[4:0]	TBD	
					
	# addr = 0x631c			AutoSpeed382	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	tx_emph1_default3_g0_lane[4:0]	TBD	
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h1c	r/w	tx_emph0_default3_g0_lane[4:0]	TBD	
	15	0	r/w	RESERVED		
	[14:8]	7'h0	r/w	tx_amp_default3_g0_lane[6:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	tx_emph2_default2_g0_lane[4:0]	TBD	
					
	# addr = 0x6320			AutoSpeed383	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	rx_vddcal_rate_en_g0_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	rx_ck_sel_g0_lane	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h0	r/w	pll_rate_sel_rx_g0_lane[3:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	tx_emph2_default3_g0_lane[4:0]	TBD	
					
	# addr = 0x6324			AutoSpeed384	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h1	r/w	intpr_g0_lane[1:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h9	r/w	intpi_g0_lane[3:0]	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h3	r/w	dtl_clk_speedup_g0_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	rx_speed_div_g0_lane[2:0]	TBD	
					
	# addr = 0x6328			AutoSpeed385	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h1	r/w	rxreg_speedtrk_clk_g0_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	rxreg_speedtrk_data_g0_lane[2:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	eom_dll_freq_sel_g0_lane[1:0]	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	dll_freq_sel_g0_lane[1:0]	TBD	
					
	# addr = 0x632c			AutoSpeed386	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h3	r/w	selmupi_g0_lane[3:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h5	r/w	selmuff_g0_lane[2:0]	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h4	r/w	selmufi_g0_lane[2:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	rxreg_speedtrk_clk_half_g0_lane	TBD	
					
	# addr = 0x6330			AutoSpeed387	TBD
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h15	r/w	rx_foffset_extra_m_g0_lane[13:8]	TBD	
	[23:16]	8'ha	r/w	rx_foffset_extra_m_g0_lane[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h2	r/w	dtl_clk_mode_g0_lane[1:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h4	r/w	selmupf_g0_lane[3:0]	TBD	
					
	# addr = 0x6334			AutoSpeed388	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	pu_smplr_s_e_g0_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h2	r/w	pu_smplr_d_e_g0_lane[2:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	init_rxfoffs_g0_lane[9:8]	TBD	
	[7:0]	8'h0	r/w	init_rxfoffs_g0_lane[7:0]	TBD	
					
	# addr = 0x6338			AutoSpeed389	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	reg_dfe_full_rate_mode_g0_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	path_disable_edge_g0_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r/w	pu_smplr_s_o_g0_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	pu_smplr_d_o_g0_lane[2:0]	TBD	
					
	# addr = 0x633c			AutoSpeed390	TBD
	[31:24]	8'had	r/w	rxdll_temp_b_g0_lane[7:0]	TBD	
	[23:16]	8'h25	r/w	rxdll_temp_a_g0_lane[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h3	r/w	reg_dfe_tap_settle_scale_g0_lane[1:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	reg_dfe_dis_g0_lane	TBD	
					
	# addr = 0x6340			AutoSpeed391	TBD
	[31:16]	0	r/w	RESERVED		
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rx_pam2_en_g0_lane	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	dfe_pam2_mode_g0_lane	TBD	
					
	# addr = 0x6344			AutoSpeed392	TBD
					
	# addr = 0x6348			AutoSpeed393	TBD
					
	# addr = 0x634c			AutoSpeed394	TBD
					
	# addr = 0x6350			AutoSpeed395	TBD
					
	# addr = 0x6354			AutoSpeed396	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h3	r/w	tx_speeddiv_g1_lane[2:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	tx_vddcal_rate_en_g1_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	tx_ck_sel_g1_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h3	r/w	pll_rate_sel_tx_g1_lane[3:0]	TBD	
					
	# addr = 0x6358			AutoSpeed397	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h1	r/w	slewctrl1_g1_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	slewrate_en_g1_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h1	r/w	txreg_speedtrk_data_g1_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h1	r/w	txreg_speedtrk_clk_g1_lane[2:0]	TBD	
					
	# addr = 0x635c			AutoSpeed398	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h1	r/w	ethernet_mode_g1_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	tx_pam2_en_g1_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	slew_no_em_g1_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h3	r/w	slewctrl0_g1_lane[1:0]	TBD	
					
	# addr = 0x6360			AutoSpeed399	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	train_pat_num_g1_lane[9:8]	TBD	
	[23:16]	8'h88	r/w	train_pat_num_g1_lane[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	tx_train_pat_mode_g1_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h1	r/w	tx_train_pat_sel_g1_lane[1:0]	TBD	
					
	# addr = 0x6364			AutoSpeed400	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	tx_emph1_default1_g1_lane[4:0]	TBD	
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	tx_emph0_default1_g1_lane[4:0]	TBD	
	15	0	r/w	RESERVED		
	[14:8]	7'h0	r/w	tx_amp_default1_g1_lane[6:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	tx_train_pat_toggle_g1_lane	TBD	
					
	# addr = 0x6368			AutoSpeed401	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h1c	r/w	tx_emph1_default2_g1_lane[4:0]	TBD	
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	tx_emph0_default2_g1_lane[4:0]	TBD	
	15	0	r/w	RESERVED		
	[14:8]	7'h0	r/w	tx_amp_default2_g1_lane[6:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	tx_emph2_default1_g1_lane[4:0]	TBD	
					
	# addr = 0x636c			AutoSpeed402	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	tx_emph1_default3_g1_lane[4:0]	TBD	
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h1c	r/w	tx_emph0_default3_g1_lane[4:0]	TBD	
	15	0	r/w	RESERVED		
	[14:8]	7'h0	r/w	tx_amp_default3_g1_lane[6:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	tx_emph2_default2_g1_lane[4:0]	TBD	
					
	# addr = 0x6370			AutoSpeed403	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	rx_vddcal_rate_en_g1_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	rx_ck_sel_g1_lane	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h3	r/w	pll_rate_sel_rx_g1_lane[3:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	tx_emph2_default3_g1_lane[4:0]	TBD	
					
	# addr = 0x6374			AutoSpeed404	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	intpr_g1_lane[1:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'he	r/w	intpi_g1_lane[3:0]	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h2	r/w	dtl_clk_speedup_g1_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h6	r/w	rx_speed_div_g1_lane[2:0]	TBD	
					
	# addr = 0x6378			AutoSpeed405	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h3	r/w	rxreg_speedtrk_clk_g1_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h1	r/w	rxreg_speedtrk_data_g1_lane[2:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h1	r/w	eom_dll_freq_sel_g1_lane[1:0]	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h1	r/w	dll_freq_sel_g1_lane[1:0]	TBD	
					
	# addr = 0x637c			AutoSpeed406	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h3	r/w	selmupi_g1_lane[3:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h5	r/w	selmuff_g1_lane[2:0]	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h4	r/w	selmufi_g1_lane[2:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	rxreg_speedtrk_clk_half_g1_lane	TBD	
					
	# addr = 0x6380			AutoSpeed407	TBD
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h1a	r/w	rx_foffset_extra_m_g1_lane[13:8]	TBD	
	[23:16]	8'h4d	r/w	rx_foffset_extra_m_g1_lane[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h2	r/w	dtl_clk_mode_g1_lane[1:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h4	r/w	selmupf_g1_lane[3:0]	TBD	
					
	# addr = 0x6384			AutoSpeed408	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	pu_smplr_s_e_g1_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	pu_smplr_d_e_g1_lane[2:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	init_rxfoffs_g1_lane[9:8]	TBD	
	[7:0]	8'h0	r/w	init_rxfoffs_g1_lane[7:0]	TBD	
					
	# addr = 0x6388			AutoSpeed409	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	reg_dfe_full_rate_mode_g1_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	path_disable_edge_g1_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r/w	pu_smplr_s_o_g1_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h2	r/w	pu_smplr_d_o_g1_lane[2:0]	TBD	
					
	# addr = 0x638c			AutoSpeed410	TBD
	[31:24]	8'ha9	r/w	rxdll_temp_b_g1_lane[7:0]	TBD	
	[23:16]	8'h25	r/w	rxdll_temp_a_g1_lane[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h3	r/w	reg_dfe_tap_settle_scale_g1_lane[1:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	reg_dfe_dis_g1_lane	TBD	
					
	# addr = 0x6390			AutoSpeed411	TBD
	[31:16]	0	r/w	RESERVED		
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rx_pam2_en_g1_lane	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	dfe_pam2_mode_g1_lane	TBD	
					
	# addr = 0x6394			AutoSpeed412	TBD
					
	# addr = 0x6398			AutoSpeed413	TBD
					
	# addr = 0x639c			AutoSpeed414	TBD
					
	# addr = 0x63a0			AutoSpeed415	TBD
					
	# addr = 0x63a4			AutoSpeed416	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h2	r/w	tx_speeddiv_g2_lane[2:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	tx_vddcal_rate_en_g2_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	tx_ck_sel_g2_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h1	r/w	pll_rate_sel_tx_g2_lane[3:0]	TBD	
					
	# addr = 0x63a8			AutoSpeed417	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h1	r/w	slewctrl1_g2_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	slewrate_en_g2_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h2	r/w	txreg_speedtrk_data_g2_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h2	r/w	txreg_speedtrk_clk_g2_lane[2:0]	TBD	
					
	# addr = 0x63ac			AutoSpeed418	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h1	r/w	ethernet_mode_g2_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	tx_pam2_en_g2_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	slew_no_em_g2_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h3	r/w	slewctrl0_g2_lane[1:0]	TBD	
					
	# addr = 0x63b0			AutoSpeed419	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	train_pat_num_g2_lane[9:8]	TBD	
	[23:16]	8'h88	r/w	train_pat_num_g2_lane[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	tx_train_pat_mode_g2_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h1	r/w	tx_train_pat_sel_g2_lane[1:0]	TBD	
					
	# addr = 0x63b4			AutoSpeed420	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	tx_emph1_default1_g2_lane[4:0]	TBD	
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	tx_emph0_default1_g2_lane[4:0]	TBD	
	15	0	r/w	RESERVED		
	[14:8]	7'h0	r/w	tx_amp_default1_g2_lane[6:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	tx_train_pat_toggle_g2_lane	TBD	
					
	# addr = 0x63b8			AutoSpeed421	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h1c	r/w	tx_emph1_default2_g2_lane[4:0]	TBD	
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	tx_emph0_default2_g2_lane[4:0]	TBD	
	15	0	r/w	RESERVED		
	[14:8]	7'h0	r/w	tx_amp_default2_g2_lane[6:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	tx_emph2_default1_g2_lane[4:0]	TBD	
					
	# addr = 0x63bc			AutoSpeed422	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	tx_emph1_default3_g2_lane[4:0]	TBD	
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h1c	r/w	tx_emph0_default3_g2_lane[4:0]	TBD	
	15	0	r/w	RESERVED		
	[14:8]	7'h0	r/w	tx_amp_default3_g2_lane[6:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	tx_emph2_default2_g2_lane[4:0]	TBD	
					
	# addr = 0x63c0			AutoSpeed423	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	rx_vddcal_rate_en_g2_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	rx_ck_sel_g2_lane	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h1	r/w	pll_rate_sel_rx_g2_lane[3:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	tx_emph2_default3_g2_lane[4:0]	TBD	
					
	# addr = 0x63c4			AutoSpeed424	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h1	r/w	intpr_g2_lane[1:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h9	r/w	intpi_g2_lane[3:0]	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h1	r/w	dtl_clk_speedup_g2_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h5	r/w	rx_speed_div_g2_lane[2:0]	TBD	
					
	# addr = 0x63c8			AutoSpeed425	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h1	r/w	rxreg_speedtrk_clk_g2_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	rxreg_speedtrk_data_g2_lane[2:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	eom_dll_freq_sel_g2_lane[1:0]	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	dll_freq_sel_g2_lane[1:0]	TBD	
					
	# addr = 0x63cc			AutoSpeed426	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h3	r/w	selmupi_g2_lane[3:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h5	r/w	selmuff_g2_lane[2:0]	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h4	r/w	selmufi_g2_lane[2:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	rxreg_speedtrk_clk_half_g2_lane	TBD	
					
	# addr = 0x63d0			AutoSpeed427	TBD
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h15	r/w	rx_foffset_extra_m_g2_lane[13:8]	TBD	
	[23:16]	8'hb3	r/w	rx_foffset_extra_m_g2_lane[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h2	r/w	dtl_clk_mode_g2_lane[1:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h4	r/w	selmupf_g2_lane[3:0]	TBD	
					
	# addr = 0x63d4			AutoSpeed428	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h2	r/w	pu_smplr_s_e_g2_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h2	r/w	pu_smplr_d_e_g2_lane[2:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	init_rxfoffs_g2_lane[9:8]	TBD	
	[7:0]	8'h0	r/w	init_rxfoffs_g2_lane[7:0]	TBD	
					
	# addr = 0x63d8			AutoSpeed429	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	reg_dfe_full_rate_mode_g2_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	path_disable_edge_g2_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h7	r/w	pu_smplr_s_o_g2_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	pu_smplr_d_o_g2_lane[2:0]	TBD	
					
	# addr = 0x63dc			AutoSpeed430	TBD
	[31:24]	8'had	r/w	rxdll_temp_b_g2_lane[7:0]	TBD	
	[23:16]	8'h25	r/w	rxdll_temp_a_g2_lane[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h3	r/w	reg_dfe_tap_settle_scale_g2_lane[1:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	reg_dfe_dis_g2_lane	TBD	
					
	# addr = 0x63e0			AutoSpeed431	TBD
	[31:16]	0	r/w	RESERVED		
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rx_pam2_en_g2_lane	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	dfe_pam2_mode_g2_lane	TBD	
					
	# addr = 0x63e4			AutoSpeed432	TBD
					
	# addr = 0x63e8			AutoSpeed433	TBD
					
	# addr = 0x63ec			AutoSpeed434	TBD
					
	# addr = 0x63f0			AutoSpeed435	TBD
					
	# addr = 0x63f4			AutoSpeed436	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h1	r/w	tx_speeddiv_g3_lane[2:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	tx_vddcal_rate_en_g3_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	tx_ck_sel_g3_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h1	r/w	pll_rate_sel_tx_g3_lane[3:0]	TBD	
					
	# addr = 0x63f8			AutoSpeed437	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	slewctrl1_g3_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	slewrate_en_g3_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h3	r/w	txreg_speedtrk_data_g3_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h3	r/w	txreg_speedtrk_clk_g3_lane[2:0]	TBD	
					
	# addr = 0x63fc			AutoSpeed438	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h1	r/w	ethernet_mode_g3_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	tx_pam2_en_g3_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	slew_no_em_g3_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	slewctrl0_g3_lane[1:0]	TBD	
					
	# addr = 0x6400			AutoSpeed439	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	train_pat_num_g3_lane[9:8]	TBD	
	[23:16]	8'h88	r/w	train_pat_num_g3_lane[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	tx_train_pat_mode_g3_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h1	r/w	tx_train_pat_sel_g3_lane[1:0]	TBD	
					
	# addr = 0x6404			AutoSpeed440	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	tx_emph1_default1_g3_lane[4:0]	TBD	
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	tx_emph0_default1_g3_lane[4:0]	TBD	
	15	0	r/w	RESERVED		
	[14:8]	7'h0	r/w	tx_amp_default1_g3_lane[6:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	tx_train_pat_toggle_g3_lane	TBD	
					
	# addr = 0x6408			AutoSpeed441	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h1c	r/w	tx_emph1_default2_g3_lane[4:0]	TBD	
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	tx_emph0_default2_g3_lane[4:0]	TBD	
	15	0	r/w	RESERVED		
	[14:8]	7'h0	r/w	tx_amp_default2_g3_lane[6:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	tx_emph2_default1_g3_lane[4:0]	TBD	
					
	# addr = 0x640c			AutoSpeed442	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	tx_emph1_default3_g3_lane[4:0]	TBD	
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h1c	r/w	tx_emph0_default3_g3_lane[4:0]	TBD	
	15	0	r/w	RESERVED		
	[14:8]	7'h0	r/w	tx_amp_default3_g3_lane[6:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	tx_emph2_default2_g3_lane[4:0]	TBD	
					
	# addr = 0x6410			AutoSpeed443	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	rx_vddcal_rate_en_g3_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	rx_ck_sel_g3_lane	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h1	r/w	pll_rate_sel_rx_g3_lane[3:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	tx_emph2_default3_g3_lane[4:0]	TBD	
					
	# addr = 0x6414			AutoSpeed444	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h1	r/w	intpr_g3_lane[1:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h9	r/w	intpi_g3_lane[3:0]	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r/w	dtl_clk_speedup_g3_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h4	r/w	rx_speed_div_g3_lane[2:0]	TBD	
					
	# addr = 0x6418			AutoSpeed445	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h1	r/w	rxreg_speedtrk_clk_g3_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	rxreg_speedtrk_data_g3_lane[2:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	eom_dll_freq_sel_g3_lane[1:0]	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	dll_freq_sel_g3_lane[1:0]	TBD	
					
	# addr = 0x641c			AutoSpeed446	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h3	r/w	selmupi_g3_lane[3:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h5	r/w	selmuff_g3_lane[2:0]	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h4	r/w	selmufi_g3_lane[2:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	rxreg_speedtrk_clk_half_g3_lane	TBD	
					
	# addr = 0x6420			AutoSpeed447	TBD
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h15	r/w	rx_foffset_extra_m_g3_lane[13:8]	TBD	
	[23:16]	8'hb3	r/w	rx_foffset_extra_m_g3_lane[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h2	r/w	dtl_clk_mode_g3_lane[1:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h4	r/w	selmupf_g3_lane[3:0]	TBD	
					
	# addr = 0x6424			AutoSpeed448	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	pu_smplr_s_e_g3_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h7	r/w	pu_smplr_d_e_g3_lane[2:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	init_rxfoffs_g3_lane[9:8]	TBD	
	[7:0]	8'h0	r/w	init_rxfoffs_g3_lane[7:0]	TBD	
					
	# addr = 0x6428			AutoSpeed449	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	reg_dfe_full_rate_mode_g3_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	path_disable_edge_g3_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h7	r/w	pu_smplr_s_o_g3_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	pu_smplr_d_o_g3_lane[2:0]	TBD	
					
	# addr = 0x642c			AutoSpeed450	TBD
	[31:24]	8'had	r/w	rxdll_temp_b_g3_lane[7:0]	TBD	
	[23:16]	8'h25	r/w	rxdll_temp_a_g3_lane[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h1	r/w	reg_dfe_tap_settle_scale_g3_lane[1:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	reg_dfe_dis_g3_lane	TBD	
					
	# addr = 0x6430			AutoSpeed451	TBD
	[31:16]	0	r/w	RESERVED		
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rx_pam2_en_g3_lane	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	dfe_pam2_mode_g3_lane	TBD	
					
	# addr = 0x6434			AutoSpeed452	TBD
					
	# addr = 0x6438			AutoSpeed453	TBD
					
	# addr = 0x643c			AutoSpeed454	TBD
					
	# addr = 0x6440			AutoSpeed455	TBD
					
	# addr = 0x6444			AutoSpeed456	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	tx_speeddiv_g4_lane[2:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	tx_vddcal_rate_en_g4_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	tx_ck_sel_g4_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h1	r/w	pll_rate_sel_tx_g4_lane[3:0]	TBD	
					
	# addr = 0x6448			AutoSpeed457	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	slewctrl1_g4_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	slewrate_en_g4_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h7	r/w	txreg_speedtrk_data_g4_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	txreg_speedtrk_clk_g4_lane[2:0]	TBD	
					
	# addr = 0x644c			AutoSpeed458	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h1	r/w	ethernet_mode_g4_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	tx_pam2_en_g4_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	slew_no_em_g4_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	slewctrl0_g4_lane[1:0]	TBD	
					
	# addr = 0x6450			AutoSpeed459	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	train_pat_num_g4_lane[9:8]	TBD	
	[23:16]	8'h88	r/w	train_pat_num_g4_lane[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	tx_train_pat_mode_g4_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h2	r/w	tx_train_pat_sel_g4_lane[1:0]	TBD	
					
	# addr = 0x6454			AutoSpeed460	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	tx_emph1_default1_g4_lane[4:0]	TBD	
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	tx_emph0_default1_g4_lane[4:0]	TBD	
	15	0	r/w	RESERVED		
	[14:8]	7'h0	r/w	tx_amp_default1_g4_lane[6:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	tx_train_pat_toggle_g4_lane	TBD	
					
	# addr = 0x6458			AutoSpeed461	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h1c	r/w	tx_emph1_default2_g4_lane[4:0]	TBD	
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	tx_emph0_default2_g4_lane[4:0]	TBD	
	15	0	r/w	RESERVED		
	[14:8]	7'h0	r/w	tx_amp_default2_g4_lane[6:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	tx_emph2_default1_g4_lane[4:0]	TBD	
					
	# addr = 0x645c			AutoSpeed462	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	tx_emph1_default3_g4_lane[4:0]	TBD	
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h1c	r/w	tx_emph0_default3_g4_lane[4:0]	TBD	
	15	0	r/w	RESERVED		
	[14:8]	7'h0	r/w	tx_amp_default3_g4_lane[6:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	tx_emph2_default2_g4_lane[4:0]	TBD	
					
	# addr = 0x6460			AutoSpeed463	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	rx_vddcal_rate_en_g4_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	rx_ck_sel_g4_lane	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h1	r/w	pll_rate_sel_rx_g4_lane[3:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	tx_emph2_default3_g4_lane[4:0]	TBD	
					
	# addr = 0x6464			AutoSpeed464	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h1	r/w	intpr_g4_lane[1:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h9	r/w	intpi_g4_lane[3:0]	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h4	r/w	dtl_clk_speedup_g4_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	rx_speed_div_g4_lane[2:0]	TBD	
					
	# addr = 0x6468			AutoSpeed465	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h1	r/w	rxreg_speedtrk_clk_g4_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h3	r/w	rxreg_speedtrk_data_g4_lane[2:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	eom_dll_freq_sel_g4_lane[1:0]	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	dll_freq_sel_g4_lane[1:0]	TBD	
					
	# addr = 0x646c			AutoSpeed466	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h3	r/w	selmupi_g4_lane[3:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h5	r/w	selmuff_g4_lane[2:0]	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h4	r/w	selmufi_g4_lane[2:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	rxreg_speedtrk_clk_half_g4_lane	TBD	
					
	# addr = 0x6470			AutoSpeed467	TBD
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h15	r/w	rx_foffset_extra_m_g4_lane[13:8]	TBD	
	[23:16]	8'hb3	r/w	rx_foffset_extra_m_g4_lane[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h2	r/w	dtl_clk_mode_g4_lane[1:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h4	r/w	selmupf_g4_lane[3:0]	TBD	
					
	# addr = 0x6474			AutoSpeed468	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	pu_smplr_s_e_g4_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h7	r/w	pu_smplr_d_e_g4_lane[2:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	init_rxfoffs_g4_lane[9:8]	TBD	
	[7:0]	8'h0	r/w	init_rxfoffs_g4_lane[7:0]	TBD	
					
	# addr = 0x6478			AutoSpeed469	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	reg_dfe_full_rate_mode_g4_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	path_disable_edge_g4_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h7	r/w	pu_smplr_s_o_g4_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	pu_smplr_d_o_g4_lane[2:0]	TBD	
					
	# addr = 0x647c			AutoSpeed470	TBD
	[31:24]	8'had	r/w	rxdll_temp_b_g4_lane[7:0]	TBD	
	[23:16]	8'h25	r/w	rxdll_temp_a_g4_lane[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h1	r/w	reg_dfe_tap_settle_scale_g4_lane[1:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	reg_dfe_dis_g4_lane	TBD	
					
	# addr = 0x6480			AutoSpeed471	TBD
	[31:16]	0	r/w	RESERVED		
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rx_pam2_en_g4_lane	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	dfe_pam2_mode_g4_lane	TBD	
					
	# addr = 0x6484			AutoSpeed472	TBD
					
	# addr = 0x6488			AutoSpeed473	TBD
					
	# addr = 0x648c			AutoSpeed474	TBD
					
	# addr = 0x6490			AutoSpeed475	TBD
					
	# addr = 0x6494			AutoSpeed476	TBD
					
	# addr = 0x6498			AutoSpeed477	TBD
					
	# addr = 0x649c			AutoSpeed478	TBD
					
	# addr = 0x64a0			AutoSpeed479	TBD
					
	# addr = 0x64a4			AutoSpeed480	TBD
					
	# addr = 0x64a8			AutoSpeed481	TBD
					
	# addr = 0x64ac			AutoSpeed482	TBD
					
	# addr = 0x64b0			AutoSpeed483	TBD
					
	# addr = 0x64b4			AutoSpeed484	TBD
					
	# addr = 0x64b8			AutoSpeed485	TBD
					
	# addr = 0x64bc			AutoSpeed486	TBD
					
	# addr = 0x64c0			AutoSpeed487	TBD
					
	# addr = 0x64c4			AutoSpeed488	TBD
					
	# addr = 0x64c8			AutoSpeed489	TBD
					
	# addr = 0x64cc			AutoSpeed490	TBD
					
	# addr = 0x64d0			AutoSpeed491	TBD
					
	# addr = 0x64d4			AutoSpeed492	TBD
					
	# addr = 0x64d8			AutoSpeed493	TBD
					
	# addr = 0x64dc			AutoSpeed494	TBD
					
	# addr = 0x64e0			AutoSpeed495	TBD
					
	# addr = 0x64e4			AutoSpeed496	TBD
					
	# addr = 0x64e8			AutoSpeed497	TBD
					
	# addr = 0x64ec			AutoSpeed498	TBD
					
	# addr = 0x64f0			AutoSpeed499	TBD
					
	# addr = 0x64f4			AutoSpeed500	TBD
					
	# addr = 0x64f8			AutoSpeed501	TBD
					
	# addr = 0x64fc			AutoSpeed502	TBD
					
	# addr = 0x6500			AutoSpeed503	TBD
					
	# addr = 0x6504			AutoSpeed504	TBD
					
	# addr = 0x6508			AutoSpeed505	TBD
					
	# addr = 0x650c			AutoSpeed506	TBD
					
	# addr = 0x6510			AutoSpeed507	TBD
					
	# addr = 0x6514			AutoSpeed508	TBD
					
	# addr = 0x6518			AutoSpeed509	TBD
					
	# addr = 0x651c			AutoSpeed510	TBD
					
	# addr = 0x6520			AutoSpeed511	TBD
					
	# addr = 0x6524			AutoSpeed512	TBD
					
	# addr = 0x6528			AutoSpeed513	TBD
					
	# addr = 0x652c			AutoSpeed514	TBD
					
	# addr = 0x6530			AutoSpeed515	TBD
					
	# addr = 0x6534			AutoSpeed516	TBD
					
	# addr = 0x6538			AutoSpeed517	TBD
					
	# addr = 0x653c			AutoSpeed518	TBD
					
	# addr = 0x6540			AutoSpeed519	TBD
					
	# addr = 0x6544			AutoSpeed520	TBD
					
	# addr = 0x6548			AutoSpeed521	TBD
					
	# addr = 0x654c			AutoSpeed522	TBD
					
	# addr = 0x6550			AutoSpeed523	TBD
					
	# addr = 0x6554			AutoSpeed524	TBD
					
	# addr = 0x6558			AutoSpeed525	TBD
					
	# addr = 0x655c			AutoSpeed526	TBD
					
	# addr = 0x6560			AutoSpeed527	TBD
					
	# addr = 0x6564			AutoSpeed528	TBD
	[31:24]	8'h20	r/w	cal_txdcc_pdiv_cont_rate1_lane[7:0]	TBD	
	[23:16]	8'h20	r/w	cal_txdcc_pdiv_cont_rate0_lane[7:0]	TBD	
	[15:8]	8'h20	r/w	cal_txdcc_pdiv_rate1_lane[7:0]	TBD	
	[7:0]	8'h20	r/w	cal_txdcc_pdiv_rate0_lane[7:0]	TBD	
					
	# addr = 0x6568			AutoSpeed529	TBD
	[31:24]	8'h20	r/w	cal_txdcc_rate1_lane[7:0]	TBD	
	[23:16]	8'h20	r/w	cal_txdcc_rate0_lane[7:0]	TBD	
	[15:8]	8'h0	r/w	cal_txdcc_pdiv_hg_rate1_lane[7:0]	TBD	
	[7:0]	8'h0	r/w	cal_txdcc_pdiv_hg_rate0_lane[7:0]	TBD	
					
	# addr = 0x656c			AutoSpeed530	TBD
	[31:24]	8'h0	r/w	cal_txdcc_hg_rate1_lane[7:0]	TBD	
	[23:16]	8'h0	r/w	cal_txdcc_hg_rate0_lane[7:0]	TBD	
	[15:8]	8'h20	r/w	cal_txdcc_cont_rate1_lane[7:0]	TBD	
	[7:0]	8'h20	r/w	cal_txdcc_cont_rate0_lane[7:0]	TBD	
					
	# addr = 0x6570			AutoSpeed531	TBD
	[31:24]	8'h20	r/w	cal_rxdcc_dll_cont_rate1_lane[7:0]	TBD	
	[23:16]	8'h20	r/w	cal_rxdcc_dll_cont_rate0_lane[7:0]	TBD	
	[15:8]	8'h20	r/w	cal_rxdcc_dll_rate1_lane[7:0]	TBD	
	[7:0]	8'h20	r/w	cal_rxdcc_dll_rate0_lane[7:0]	TBD	
					
	# addr = 0x6574			AutoSpeed532	TBD
	[31:24]	8'h20	r/w	cal_rxdcc_data_gen1_lane[7:0]	TBD	
	[23:16]	8'h20	r/w	cal_rxdcc_data_gen0_lane[7:0]	TBD	
	[15:8]	8'h0	r/w	cal_rxdcc_dll_hg_rate1_lane[7:0]	TBD	
	[7:0]	8'h0	r/w	cal_rxdcc_dll_hg_rate0_lane[7:0]	TBD	
					
	# addr = 0x6578			AutoSpeed533	TBD
	[31:24]	8'h20	r/w	cal_rxdcc_data_cont_gen0_lane[7:0]	TBD	
	[23:16]	8'h20	r/w	cal_rxdcc_data_gen4_lane[7:0]	TBD	
	[15:8]	8'h20	r/w	cal_rxdcc_data_gen3_lane[7:0]	TBD	
	[7:0]	8'h20	r/w	cal_rxdcc_data_gen2_lane[7:0]	TBD	
					
	# addr = 0x657c			AutoSpeed534	TBD
	[31:24]	8'h20	r/w	cal_rxdcc_data_cont_gen4_lane[7:0]	TBD	
	[23:16]	8'h20	r/w	cal_rxdcc_data_cont_gen3_lane[7:0]	TBD	
	[15:8]	8'h20	r/w	cal_rxdcc_data_cont_gen2_lane[7:0]	TBD	
	[7:0]	8'h20	r/w	cal_rxdcc_data_cont_gen1_lane[7:0]	TBD	
					
	# addr = 0x6580			AutoSpeed535	TBD
	[31:24]	8'h0	r/w	cal_rxdcc_data_hg_gen3_lane[7:0]	TBD	
	[23:16]	8'h0	r/w	cal_rxdcc_data_hg_gen2_lane[7:0]	TBD	
	[15:8]	8'h0	r/w	cal_rxdcc_data_hg_gen1_lane[7:0]	TBD	
	[7:0]	8'h0	r/w	cal_rxdcc_data_hg_gen0_lane[7:0]	TBD	
					
	# addr = 0x6584			AutoSpeed536	TBD
	[31:24]	8'h20	r/w	cal_rxdcc_eom_rate2_lane[7:0]	TBD	
	[23:16]	8'h20	r/w	cal_rxdcc_eom_rate1_lane[7:0]	TBD	
	[15:8]	8'h20	r/w	cal_rxdcc_eom_rate0_lane[7:0]	TBD	
	[7:0]	8'h0	r/w	cal_rxdcc_data_hg_gen4_lane[7:0]	TBD	
					
	# addr = 0x6588			AutoSpeed537	TBD
	[31:24]	8'h20	r/w	cal_rxdcc_eom_cont_rate1_lane[7:0]	TBD	
	[23:16]	8'h20	r/w	cal_rxdcc_eom_cont_rate0_lane[7:0]	TBD	
	[15:8]	8'h20	r/w	cal_rxdcc_eom_rate4_lane[7:0]	TBD	
	[7:0]	8'h20	r/w	cal_rxdcc_eom_rate3_lane[7:0]	TBD	
					
	# addr = 0x658c			AutoSpeed538	TBD
	[31:24]	8'h0	r/w	cal_rxdcc_eom_hg_rate0_lane[7:0]	TBD	
	[23:16]	8'h20	r/w	cal_rxdcc_eom_cont_rate4_lane[7:0]	TBD	
	[15:8]	8'h20	r/w	cal_rxdcc_eom_cont_rate3_lane[7:0]	TBD	
	[7:0]	8'h20	r/w	cal_rxdcc_eom_cont_rate2_lane[7:0]	TBD	
					
	# addr = 0x6590			AutoSpeed539	TBD
	[31:24]	8'h0	r/w	cal_rxdcc_eom_hg_rate4_lane[7:0]	TBD	
	[23:16]	8'h0	r/w	cal_rxdcc_eom_hg_rate3_lane[7:0]	TBD	
	[15:8]	8'h0	r/w	cal_rxdcc_eom_hg_rate2_lane[7:0]	TBD	
	[7:0]	8'h0	r/w	cal_rxdcc_eom_hg_rate1_lane[7:0]	TBD	
					
	# addr = 0x6594			AutoSpeed540	TBD
	[31:24]	8'h16	r/w	cal_vdda_dll_sel_rate1_lane[7:0]	TBD	
	[23:16]	8'h16	r/w	cal_vdda_dll_sel_rate0_lane[7:0]	TBD	
	[15:8]	8'h4	r/w	cal_dll_gmsel_rate1_lane[7:0]	TBD	
	[7:0]	8'h4	r/w	cal_dll_gmsel_rate0_lane[7:0]	TBD	
					
	# addr = 0x6598			AutoSpeed541	TBD
	[31:24]	8'h4	r/w	cal_dll_eom_gmsel_rate1_lane[7:0]	TBD	
	[23:16]	8'h4	r/w	cal_dll_eom_gmsel_rate0_lane[7:0]	TBD	
	[15:8]	8'h16	r/w	cal_vdda_dll_sel_cont_rate1_lane[7:0]	TBD	
	[7:0]	8'h16	r/w	cal_vdda_dll_sel_cont_rate0_lane[7:0]	TBD	
					
	# addr = 0x659c			AutoSpeed542	TBD
	[31:24]	8'h16	r/w	cal_vdda_dll_eom_sel_cont_rate1_lane[7:0]	TBD	
	[23:16]	8'h16	r/w	cal_vdda_dll_eom_sel_cont_rate0_lane[7:0]	TBD	
	[15:8]	8'h16	r/w	cal_vdda_dll_eom_sel_rate1_lane[7:0]	TBD	
	[7:0]	8'h16	r/w	cal_vdda_dll_eom_sel_rate0_lane[7:0]	TBD	
					
	# addr = 0x65a0			AutoSpeed543	TBD
	[31:24]	8'h1	r/w	cal_align90_dummy_clk_rate0_div1_lane[7:0]	TBD	
	[23:16]	8'h1	r/w	cal_align90_dummy_clk_rate0_div0_lane[7:0]	TBD	
	[15:8]	8'h0	r/w	cal_eom_dpher_rate1_lane[7:0]	TBD	
	[7:0]	8'h0	r/w	cal_eom_dpher_rate0_lane[7:0]	TBD	
					
	# addr = 0x65a4			AutoSpeed544	TBD
	[31:24]	8'h1	r/w	cal_align90_dummy_clk_cont_rate0_div1_lane[7:0]	TBD	
	[23:16]	8'h1	r/w	cal_align90_dummy_clk_cont_rate0_div0_lane[7:0]	TBD	
	[15:8]	8'h1	r/w	cal_align90_dummy_clk_rate1_div1_lane[7:0]	TBD	
	[7:0]	8'h1	r/w	cal_align90_dummy_clk_rate1_div0_lane[7:0]	TBD	
					
	# addr = 0x65a8			AutoSpeed545	TBD
	[31:24]	8'h31	r/w	cal_align90_dac_rate0_div1_lane[7:0]	TBD	
	[23:16]	8'h31	r/w	cal_align90_dac_rate0_div0_lane[7:0]	TBD	
	[15:8]	8'h1	r/w	cal_align90_dummy_clk_cont_rate1_div1_lane[7:0]	TBD	
	[7:0]	8'h1	r/w	cal_align90_dummy_clk_cont_rate1_div0_lane[7:0]	TBD	
					
	# addr = 0x65ac			AutoSpeed546	TBD
	[31:24]	8'h31	r/w	cal_align90_dac_cont_rate0_div1_lane[7:0]	TBD	
	[23:16]	8'h31	r/w	cal_align90_dac_cont_rate0_div0_lane[7:0]	TBD	
	[15:8]	8'h31	r/w	cal_align90_dac_rate1_div1_lane[7:0]	TBD	
	[7:0]	8'h31	r/w	cal_align90_dac_rate1_div0_lane[7:0]	TBD	
					
	# addr = 0x65b0			AutoSpeed547	TBD
	[31:24]	8'h3	r/w	cal_align90_gm_rate0_div1_lane[7:0]	TBD	
	[23:16]	8'h3	r/w	cal_align90_gm_rate0_div0_lane[7:0]	TBD	
	[15:8]	8'h31	r/w	cal_align90_dac_cont_rate1_div1_lane[7:0]	TBD	
	[7:0]	8'h31	r/w	cal_align90_dac_cont_rate1_div0_lane[7:0]	TBD	
					
	# addr = 0x65b4			AutoSpeed548	TBD
	[31:24]	8'h3	r/w	cal_align90_gm_cont_rate0_div1_lane[7:0]	TBD	
	[23:16]	8'h3	r/w	cal_align90_gm_cont_rate0_div0_lane[7:0]	TBD	
	[15:8]	8'h3	r/w	cal_align90_gm_rate1_div1_lane[7:0]	TBD	
	[7:0]	8'h3	r/w	cal_align90_gm_rate1_div0_lane[7:0]	TBD	
					
	# addr = 0x65b8			AutoSpeed549	TBD
	[31:24]	8'h8	r/w	cal_sellv_txdata_gen1_lane[7:0]	TBD	
	[23:16]	8'h8	r/w	cal_sellv_txdata_gen0_lane[7:0]	TBD	
	[15:8]	8'h3	r/w	cal_align90_gm_cont_rate1_div1_lane[7:0]	TBD	
	[7:0]	8'h3	r/w	cal_align90_gm_cont_rate1_div0_lane[7:0]	TBD	
					
	# addr = 0x65bc			AutoSpeed550	TBD
	[31:24]	8'h8	r/w	cal_sellv_txdata_cont_gen0_lane[7:0]	TBD	
	[23:16]	8'h8	r/w	cal_sellv_txdata_gen4_lane[7:0]	TBD	
	[15:8]	8'h8	r/w	cal_sellv_txdata_gen3_lane[7:0]	TBD	
	[7:0]	8'h8	r/w	cal_sellv_txdata_gen2_lane[7:0]	TBD	
					
	# addr = 0x65c0			AutoSpeed551	TBD
	[31:24]	8'h8	r/w	cal_sellv_txdata_cont_gen4_lane[7:0]	TBD	
	[23:16]	8'h8	r/w	cal_sellv_txdata_cont_gen3_lane[7:0]	TBD	
	[15:8]	8'h8	r/w	cal_sellv_txdata_cont_gen2_lane[7:0]	TBD	
	[7:0]	8'h8	r/w	cal_sellv_txdata_cont_gen1_lane[7:0]	TBD	
					
	# addr = 0x65c4			AutoSpeed552	TBD
	[31:24]	8'h8	r/w	cal_sellv_txclk_gen3_lane[7:0]	TBD	
	[23:16]	8'h8	r/w	cal_sellv_txclk_gen2_lane[7:0]	TBD	
	[15:8]	8'h8	r/w	cal_sellv_txclk_gen1_lane[7:0]	TBD	
	[7:0]	8'h8	r/w	cal_sellv_txclk_gen0_lane[7:0]	TBD	
					
	# addr = 0x65c8			AutoSpeed553	TBD
	[31:24]	8'h8	r/w	cal_sellv_txclk_cont_gen2_lane[7:0]	TBD	
	[23:16]	8'h8	r/w	cal_sellv_txclk_cont_gen1_lane[7:0]	TBD	
	[15:8]	8'h8	r/w	cal_sellv_txclk_cont_gen0_lane[7:0]	TBD	
	[7:0]	8'h8	r/w	cal_sellv_txclk_gen4_lane[7:0]	TBD	
					
	# addr = 0x65cc			AutoSpeed554	TBD
	[31:24]	8'h8	r/w	cal_sellv_rxdataclk_gen1_lane[7:0]	TBD	
	[23:16]	8'h8	r/w	cal_sellv_rxdataclk_gen0_lane[7:0]	TBD	
	[15:8]	8'h8	r/w	cal_sellv_txclk_cont_gen4_lane[7:0]	TBD	
	[7:0]	8'h8	r/w	cal_sellv_txclk_cont_gen3_lane[7:0]	TBD	
					
	# addr = 0x65d0			AutoSpeed555	TBD
	[31:24]	8'h8	r/w	cal_sellv_rxdataclk_cont_gen0_lane[7:0]	TBD	
	[23:16]	8'h8	r/w	cal_sellv_rxdataclk_gen4_lane[7:0]	TBD	
	[15:8]	8'h8	r/w	cal_sellv_rxdataclk_gen3_lane[7:0]	TBD	
	[7:0]	8'h8	r/w	cal_sellv_rxdataclk_gen2_lane[7:0]	TBD	
					
	# addr = 0x65d4			AutoSpeed556	TBD
	[31:24]	8'h8	r/w	cal_sellv_rxdataclk_cont_gen4_lane[7:0]	TBD	
	[23:16]	8'h8	r/w	cal_sellv_rxdataclk_cont_gen3_lane[7:0]	TBD	
	[15:8]	8'h8	r/w	cal_sellv_rxdataclk_cont_gen2_lane[7:0]	TBD	
	[7:0]	8'h8	r/w	cal_sellv_rxdataclk_cont_gen1_lane[7:0]	TBD	
					
	# addr = 0x65d8			AutoSpeed557	TBD
	[31:24]	8'h8	r/w	cal_sellv_txpre_gen3_lane[7:0]	TBD	
	[23:16]	8'h8	r/w	cal_sellv_txpre_gen2_lane[7:0]	TBD	
	[15:8]	8'h8	r/w	cal_sellv_txpre_gen1_lane[7:0]	TBD	
	[7:0]	8'h8	r/w	cal_sellv_txpre_gen0_lane[7:0]	TBD	
					
	# addr = 0x65dc			AutoSpeed558	TBD
	[31:24]	8'h8	r/w	cal_sellv_txpre_cont_gen2_lane[7:0]	TBD	
	[23:16]	8'h8	r/w	cal_sellv_txpre_cont_gen1_lane[7:0]	TBD	
	[15:8]	8'h8	r/w	cal_sellv_txpre_cont_gen0_lane[7:0]	TBD	
	[7:0]	8'h8	r/w	cal_sellv_txpre_gen4_lane[7:0]	TBD	
					
	# addr = 0x65e0			AutoSpeed559	TBD
	[31:24]	8'h8	r/w	cal_sellv_rxsampler_gen1_lane[7:0]	TBD	
	[23:16]	8'h8	r/w	cal_sellv_rxsampler_gen0_lane[7:0]	TBD	
	[15:8]	8'h8	r/w	cal_sellv_txpre_cont_gen4_lane[7:0]	TBD	
	[7:0]	8'h8	r/w	cal_sellv_txpre_cont_gen3_lane[7:0]	TBD	
					
	# addr = 0x65e4			AutoSpeed560	TBD
	[31:24]	8'h8	r/w	cal_sellv_rxsampler_cont_gen0_lane[7:0]	TBD	
	[23:16]	8'h8	r/w	cal_sellv_rxsampler_gen4_lane[7:0]	TBD	
	[15:8]	8'h8	r/w	cal_sellv_rxsampler_gen3_lane[7:0]	TBD	
	[7:0]	8'h8	r/w	cal_sellv_rxsampler_gen2_lane[7:0]	TBD	
					
	# addr = 0x65e8			AutoSpeed561	TBD
	[31:24]	8'h8	r/w	cal_sellv_rxsampler_cont_gen4_lane[7:0]	TBD	
	[23:16]	8'h8	r/w	cal_sellv_rxsampler_cont_gen3_lane[7:0]	TBD	
	[15:8]	8'h8	r/w	cal_sellv_rxsampler_cont_gen2_lane[7:0]	TBD	
	[7:0]	8'h8	r/w	cal_sellv_rxsampler_cont_gen1_lane[7:0]	TBD	
					
	# addr = 0x65ec			AutoSpeed562	TBD
	[31:24]	8'h8	r/w	cal_sellv_rxeomclk_gen3_lane[7:0]	TBD	
	[23:16]	8'h8	r/w	cal_sellv_rxeomclk_gen2_lane[7:0]	TBD	
	[15:8]	8'h8	r/w	cal_sellv_rxeomclk_gen1_lane[7:0]	TBD	
	[7:0]	8'h8	r/w	cal_sellv_rxeomclk_gen0_lane[7:0]	TBD	
					
	# addr = 0x65f0			AutoSpeed563	TBD
	[31:24]	8'h8	r/w	cal_sellv_rxeomclk_cont_gen2_lane[7:0]	TBD	
	[23:16]	8'h8	r/w	cal_sellv_rxeomclk_cont_gen1_lane[7:0]	TBD	
	[15:8]	8'h8	r/w	cal_sellv_rxeomclk_cont_gen0_lane[7:0]	TBD	
	[7:0]	8'h8	r/w	cal_sellv_rxeomclk_gen4_lane[7:0]	TBD	
					
	# addr = 0x65f4			AutoSpeed564	TBD
	[31:16]	0	r/w	RESERVED		
	[15:8]	8'h8	r/w	cal_sellv_rxeomclk_cont_gen4_lane[7:0]	TBD	
	[7:0]	8'h8	r/w	cal_sellv_rxeomclk_cont_gen3_lane[7:0]	TBD	
						
	# addr = 0x8200			uphy14_cmn_anareg_top_128	Analog Register 128	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h2	r/w	bg_ring_speed[1:0]	Banggap Chopper Ring Frequency Selection	
	[5:4]	2'h1	r/w	vddr12_igen_sel[1:0]	Programmable Bits For IVREF Internal AVDDR12 Power For Current Generation: 2'b00 : 1.17V; 2'b01: 1.2V; 2'b10: 1.23V; 2'b11: 1.26V	
	3	0	r/w	tximpcal_en	0 : TX Impedance Calibration Disable; 1 : TX Impedance Calibration Enable	
	2	0	r/w	rximpcal_en	0 : RX Impedance Calibration Disable; 1 : RX Impedance Calibration Enable	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x8204			uphy14_cmn_anareg_top_129	Analog Register 129	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h4	r/w	tximpcal_drvamp[2:0]	Tx Amplitude Setting For Impedance Calibration	
	[4:2]	3'h2	r/w	vth_tximpcal[2:0]	42+3.5(T-Coil)=45.5 Ohm	3'h2
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x8208			uphy14_cmn_anareg_top_130	Analog Register 130	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0C 	r/w	rximp_ivref[4:0]	Rx Impedance Calibration Current Setting	
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x820c			uphy14_cmn_anareg_top_131	Analog Register 131	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h9	r/w	intpi_lcpll[3:0]	ICC Current Bias Setting For LCVCO PI.	
	[3:0]	4'h9	r/w	intpi_ring[3:0]	ICC Current Bias Setting For RINGVCO PI	
						
	# addr = 0x8210			uphy14_cmn_anareg_top_132	Analog Register 132	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h2	r/w	lcvco_sf_icptat_sel[2:0]	Current Setting For IPP_20U_LCVCO And IPTAT20U_NSOURCE_LCVCO:	
	4	1	r/w	bg_clken	1: Enable Bandgap Chopper Clock; 0: Disable Bandgap Chopper Clock	
	3	0	r/w	bg_clkbypass_en	1: Bypass The Bandgap Chopper Clock Divider; 0: Enable The Bandgap Chopper Clock Divider	
	[2:1]	2'h2	r/w	bg_div_sel[1:0]	Setting For Bandgap Chopper Clock Divider. 2'b00: /4; 2'b01: /8; 2'b10: /16; 2'b11: /32	
	0	1	r/w	bg_chopper_en	1: Enable Bandgap Chopper; 0: Disable Bandgap Chopper	
						
	# addr = 0x8214			uphy14_cmn_anareg_top_133	Analog Register 133	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	bg_res_trim_sel[2:0]	Bandgap Signle Point Trim Option. Corr=TT: 3'b011; Corr=FF: 3'b000; Corr=SS: 3'b111	
	[4:3]	2'h1	r/w	bg_vbg_sel[1:0]	Setting For Banggap Output Reference Voltage VBG0P84V. 2'b00: 0.82V; 2'b01: 0.84V; 2'b11: 0.88V	
	[2:0]	3'h3	r/w	vref_processmon_sel[2:0]	Voltage Reference For Process Monitor	
						
	# addr = 0x8218			uphy14_cmn_anareg_top_134	Analog Register 134	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	reg_ring_i[1:0]	VDDA CP Ring Current Setting:0x00: 30uA	
	[5:3]	3'h3	r/w	vref_vdda_cp_sel[2:0]	Charge Pump Input 1.2V Regulaiton Setting:	
	2	1	r/w	regdvdd_stdby_sel	Charge Pump Input 0.85V Regulation Standby Current Enable For	
	[1:0]	2'h3	r/w	reg_cp_brch_sel[1:0]	Charge Pump Power On Branch Setting	
						
	# addr = 0x821c			uphy14_cmn_anareg_top_135	Analog Register 135	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	vddr1p2_sel[1:0]	Voltage Reference For PLL Master Regulation	
	5	1	r/w	avddr12_sel	When AVDDR12_SEL=0, Default VREF_0P6V_MASTER=0.62V	
	[4:3]	2'h1	r/w	vref_0p6v_lcvco_sel[1:0]	Voltage Reference For LCVCO. 2'b00: 0.58V; 2'b01: 0.6V; 2'b10: 0.62V; 2'b11: 0.65V	
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x8220			uphy14_cmn_anareg_top_136	Analog Register 136	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	vref_vddadll_half_sel[3:0]	Voltage Reference For DLL VDDA. 2'b0000: 0.4V; 2'b0001: 0.41V; 2'b0010: 0.42V; 2'b0011: 0.43V; 2'b0100: 0.44V;	
	[3:1]	3'h3	r/w	vthvcocal[2:0]	Voltage Reference For PLL VDDVCO. 3'b000: 0.75V; 3'b001: 0.77V; 3'b010: 0.79V; 3'b011: 0.81V; 3'b100: 0.83V; 3'b101: 0.86V; 3'b110: 0.88V; 3'b111: 0.9V	
	0	0	r/w	RESERVED		
						
	# addr = 0x8224			uphy14_cmn_anareg_top_137	Analog Register 137	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h5	r/w	vthvcoptat[2:0]	Temperature Compensation For VTHVCOCAL	
	[4:2]	3'h4	r/w	vref_vddacal_sel[2:0]	Voltage Reference For VDDA Calibration. 3'b000: 0.44V; 3'b001: 0.45V; 3'b010: 0.46V; 3'b011: 0.47V; 3'b100: 0.48V; 3'b101: 0.49V; 3'b110: 0.5V; 3'b111: 0.51V	
	[1:0]	2'h1	r/w	vcon_ref_sel_ring[1:0]	Voltage Reference For Ring VCON. 2'b00: 0.45V; 2'b01: 0.5V; 2'b10: 0.55V; 2'b11: 0.6V	
						
	# addr = 0x8228			uphy14_cmn_anareg_top_138	Analog Register 138	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	vref_sampler_vcm_sel[2:0]	Voltage Reference For RX Sampler VCM. 3'b000: 0.9V; 3'b001: 0.88V; 3'b010: 0.86V; 3'b011: 0.8V; 3'b100: 0.78V; 3'b101: 0.75V; 3'b110: 0.73V; 3'b111: 0.7V	3'hF
	[4:2]	3'h2	r/w	vth_rximpcal[2:0]	Voltage Reference For RX Impedance Calibration	3'h4
	[1:0]	2'h1	r/w	vref_0p7v_sq_sel[1:0]	Voltage Reference For SQ	
						
	# addr = 0x822c			uphy14_cmn_anareg_top_139	Analog Register 139	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	trx_impcal_clk	Tx & Rx Impedance Calibration Comparator Input Clock	
	6	1'h0	r/w	shrtr_force	Froce The SHRTR Singal	
	5	1'h0	r/w	pulup	Power Up	
	4	1'h0	r/w	shrtr	Short Internal R For Fast Settling	
	[3:2]	2'h3	r/w	pullup_rxtx_sel[1:0]	Control PULUP Current	
	1	1'h1	r/w	isel_vgmaster_rxtx_buf	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x8230			uphy14_cmn_anareg_top_140	Analog Register 140	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	sellv_rxintp_ch0[3:0]	Voltage Refenece For Slave Regultor RXINTP_CH0	4'h9
	[3:0]	4'h8	r/w	sellv_rxintp_ch1[3:0]	Voltage Refenece For Slave Regultor RXINTP_CH1	4'h9
						
	# addr = 0x8234			uphy14_cmn_anareg_top_141	Analog Register 141	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	sellv_rxintp_ch2[3:0]	Voltage Refenece For Slave Regultor RXINTP_CH2	4'h9
	[3:0]	4'h8	r/w	sellv_rxintp_ch3[3:0]	Voltage Refenece For Slave Regultor RXINTP_CH3	4'h9
						
	# addr = 0x8238			uphy14_cmn_anareg_top_142	Analog Register 142	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	sellv_rxdataclk_ch0[3:0]	Voltage Refenece For Slave Regultor RXDATACLK_CH0	4'h9
	[3:0]	4'h8	r/w	sellv_rxdataclk_ch1[3:0]	Voltage Refenece For Slave Regultor RXDATACLK_CH1	4'h9
						
	# addr = 0x823c			uphy14_cmn_anareg_top_143	Analog Register 143	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	sellv_rxdataclk_ch2[3:0]	Voltage Refenece For Slave Regultor RXDATACLK_CH2	4'h9
	[3:0]	4'h8	r/w	sellv_rxdataclk_ch3[3:0]	Voltage Refenece For Slave Regultor RXDATACLK_CH3	4'h9
						
	# addr = 0x8240			uphy14_cmn_anareg_top_144	Analog Register 144	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	sellv_rxeomclk_ch0[3:0]	Voltage Refenece For Slave Regultor RXEOMCLK_CH0	4'h9
	[3:0]	4'h8	r/w	sellv_rxeomclk_ch1[3:0]	Voltage Refenece For Slave Regultor RXEOMCLK_CH1	4'h9
						
	# addr = 0x8244			uphy14_cmn_anareg_top_145	Analog Register 145	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	sellv_rxeomclk_ch2[3:0]	Voltage Refenece For Slave Regultor RXEOMCLK_CH2	4'h9
	[3:0]	4'h8	r/w	sellv_rxeomclk_ch3[3:0]	Voltage Refenece For Slave Regultor RXEOMCLK_CH3	4'h9
						
	# addr = 0x8248			uphy14_cmn_anareg_top_146	Analog Register 146	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	sellv_rxsampelr_ch0[3:0]	Voltage Refenece For Slave Regultor RXSAMPELR_CH0	4'h9
	[3:0]	4'h8	r/w	sellv_rxsampelr_ch1[3:0]	Voltage Refenece For Slave Regultor RXSAMPELR_CH1	4'h9
						
	# addr = 0x824c			uphy14_cmn_anareg_top_147	Analog Register 147	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	sellv_rxsampelr_ch2[3:0]	Voltage Refenece For Slave Regultor RXSAMPELR_CH2	4'h9
	[3:0]	4'h8	r/w	sellv_rxsampelr_ch3[3:0]	Voltage Refenece For Slave Regultor RXSAMPELR_CH3	4'h9
						
	# addr = 0x8250			uphy14_cmn_anareg_top_148	Analog Register 148	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h16	r/w	sellv_rxdll_ch0[5:0]	Voltage Refenece For Slave Regultor RXDLL_CH0	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x8254			uphy14_cmn_anareg_top_149	Analog Register 149	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h16	r/w	sellv_rxdll_ch1[5:0]	Voltage Refenece For Slave Regultor RXDLL_CH1	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x8258			uphy14_cmn_anareg_top_150	Analog Register 150	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h16	r/w	sellv_rxdll_ch2[5:0]	Voltage Refenece For Slave Regultor RXDLL_CH2	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x825c			uphy14_cmn_anareg_top_151	Analog Register 151	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h16	r/w	sellv_rxdll_ch3[5:0]	Voltage Refenece For Slave Regultor RXDLL_CH3	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x8260			uphy14_cmn_anareg_top_152	Analog Register 152	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h16	r/w	sellv_rxeomdll_ch0[5:0]	Voltage Refenece For Slave Regultor RXEOMDLL_CH0	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x8264			uphy14_cmn_anareg_top_153	Analog Register 153	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h16	r/w	sellv_rxeomdll_ch1[5:0]	Voltage Refenece For Slave Regultor RXEOMDLL_CH1	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x8268			uphy14_cmn_anareg_top_154	Analog Register 154	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h16	r/w	sellv_rxeomdll_ch2[5:0]	Voltage Refenece For Slave Regultor RXEOMDLL_CH2	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x826c			uphy14_cmn_anareg_top_155	Analog Register 155	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h16	r/w	sellv_rxeomdll_ch3[5:0]	Voltage Refenece For Slave Regultor RXEOMDLL_CH3	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x8270			uphy14_cmn_anareg_top_156	Analog Register 156	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	sellv_txclk_ch0[3:0]	Voltage Refenece For Slave Regultor TXCLK_CH0	4'h3
	[3:0]	4'h8	r/w	sellv_txclk_ch1[3:0]	Voltage Refenece For Slave Regultor TXCLK_CH1	4'h3
						
	# addr = 0x8274			uphy14_cmn_anareg_top_157	Analog Register 157	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	sellv_txclk_ch2[3:0]	Voltage Refenece For Slave Regultor TXCLK_CH2	4'h3
	[3:0]	4'h8	r/w	sellv_txclk_ch3[3:0]	Voltage Refenece For Slave Regultor TXCLK_CH3	4'h3
						
	# addr = 0x8278			uphy14_cmn_anareg_top_158	Analog Register 158	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	sellv_txdata_ch0[3:0]	Voltage Refenece For Slave Regultor TXDATA_CH0	4'h3
	[3:0]	4'h8	r/w	sellv_txdata_ch1[3:0]	Voltage Refenece For Slave Regultor TXDATA_CH1	4'h3
						
	# addr = 0x827c			uphy14_cmn_anareg_top_159	Analog Register 159	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	sellv_txdata_ch2[3:0]	Voltage Refenece For Slave Regultor TXDATA_CH2	4'h3
	[3:0]	4'h8	r/w	sellv_txdata_ch3[3:0]	Voltage Refenece For Slave Regultor TXDATA_CH3	4'h3
						
	# addr = 0x8280			uphy14_cmn_anareg_top_160	Analog Register 160	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	sellv_txpre_ch0[3:0]	Voltage Refenece For Slave Regultor TXPRE_CH0	4'h3
	[3:0]	4'h8	r/w	sellv_txpre_ch1[3:0]	Voltage Refenece For Slave Regultor TXPRE_CH1	4'h3
						
	# addr = 0x8284			uphy14_cmn_anareg_top_161	Analog Register 161	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	sellv_txpre_ch2[3:0]	Voltage Refenece For Slave Regultor TXPRE_CH2	4'h3
	[3:0]	4'h8	r/w	sellv_txpre_ch3[3:0]	Voltage Refenece For Slave Regultor TXPRE_CH3	4'h3
						
	# addr = 0x8288			uphy14_cmn_anareg_top_162	Analog Register 162	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h6	r/w	selhv_vgmast[2:0]	TBD	
	[4:2]	3'h3	r/w	selhv_cp_sllp[2:0]	TBD	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x828c			uphy14_cmn_anareg_top_163	Analog Register 163	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h2	r/w	sellv_fbdiv[2:0]	TBD	
	[4:2]	3'h3	r/w	sellv_clk_intp[2:0]	TBD	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x8290			uphy14_cmn_anareg_top_164	Analog Register 164	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	sellv_pfd_ring[2:0]	TBD	
	[4:2]	3'h2	r/w	sellv_vcap_ring[2:0]	TBD	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x8294			uphy14_cmn_anareg_top_165	Analog Register 165	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	selhv_vgffe_dfe[2:0]	TBD	
	[4:2]	3'h4	r/w	ivref_mastreg_cur_sel[2:0]	TBD	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x8298			uphy14_cmn_anareg_top_166	Analog Register 166	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	sellv_vgate_1gclk[2:0]	TBD	
	[4:2]	3'h3	r/w	sellv_vgate_lcpllclk[2:0]	TBD	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x829c			uphy14_cmn_anareg_top_167	Analog Register 167	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	sellv_vgate_ringpllclk[2:0]	TBD	
	[4:2]	3'h3	r/w	selhv_lcpll_cp[2:0]	TBD	
	1	1'h1	r/w	vind_band_sel	Inductor Band Select 1:high 0:low	
	0	0	r/w	force_no_dll_rst	TBD	
						
	# addr = 0x82a0			uphy14_cmn_anareg_top_168	Analog Register 168	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	pllcal_en	PLL Calibration Enable	
	6	1'h0	r/w	pllampcal_en	PLL Amplitude Calibration Enable	
	[5:4]	2'h1	r/w	fbdiv[9:8]	Feed-back Divider Ratio	
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x82a4			uphy14_cmn_anareg_top_169	Analog Register 169	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h18	r/w	fbdiv[7:0]	Feed-back Divider Ratio	
						
	# addr = 0x82a8			uphy14_cmn_anareg_top_170	Analog Register 170	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h1	r/w	refdiv[3:0]	Reference Divider Ratio	
	[3:2]	2'h0	r/w	pll_lpfc[1:0]	PLL Loop C2 Value Selection	
	[1:0]	2'h0	r/w	pll_lpfr[1:0]	PLL Loop R Value Selection	
						
	# addr = 0x82ac			uphy14_cmn_anareg_top_171	Analog Register 171	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'hF	r/w	icp[3:0]	Charge Pump Current, Floating!!!!!!!!!!	
	3	1'h0	r/w	pwexp_dis	Feed-back Divider Pulse Width Expention Disable	
	2	1'h0	r/w	pwexp_dis_div1g	1G Divider Pulse Width Expention Disable	
	[1:0]	2'h1	r/w	vind_bias_sel[1:0]	Inductor Bias Voltage Selection	
						
	# addr = 0x82b0			uphy14_cmn_anareg_top_172	Analog Register 172	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	vcon_ref_sel[2:0]	VCON Reference Voltage Selection	
	[4:3]	2'h1	r/w	vcap_off_sel[1:0]	Capacitance Off Voltage Selection	
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x82b4			uphy14_cmn_anareg_top_173	Analog Register 173	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h1F	r/w	lcvco_dac_lsb[4:0]	Dac LSB Value	
	[2:0]	3'h3	r/w	lcvco_dac_msb[2:0]	Dac MSB Value	
						
	# addr = 0x82b8			uphy14_cmn_anareg_top_174	Analog Register 174	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	tempc_dac_sel[7:0]	Tempc Dac Selection	
						
	# addr = 0x82bc			uphy14_cmn_anareg_top_175	Analog Register 175	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h7	r/w	tempc_mux_sel[3:0]	Tempc Mux Selection	
	[3:0]	4'h2	r/w	tempc_mux_hold_sel[3:0]	Tempc Hold Selection	
						
	# addr = 0x82c0			uphy14_cmn_anareg_top_176	Analog Register 176	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	tempc_dac_valid	Tempc Dac Valid	
	6	1'h0	r/w	tempc_rshrt_en	Tempc Short Resistance Enable	
	5	1'h0	r/w	tempc_rshrt_sel	Tempc Short Resistance Selection	
	4	1'h0	r/w	lccap_usb	LCVCO Capacitance USB	
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x82c4			uphy14_cmn_anareg_top_177	Analog Register 177	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h10	r/w	lccap_lsb[4:0]	LCVCO Capacitance LSB	
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x82c8			uphy14_cmn_anareg_top_178	Analog Register 178	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h1	r/w	lccap_msb[3:0]	LCVCO Capacitance MSB	
	[3:0]	4'hC	r/w	vcoamp_vth_sel[3:0]	VCO Amplitude Threshold Selection	
						
	# addr = 0x82cc			uphy14_cmn_anareg_top_179	Analog Register 179	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	vcon_max_sel[2:0]	VCON Voltage Max Value Selection	
	[4:2]	3'h5	r/w	vcon_min_sel[2:0]	VCON Voltage Min Value Selection	
	[1:0]	2'h2	r/w	ind_sw_dac_sel[1:0]	Inductor Switch Dac Value Selection	
						
	# addr = 0x82d0			uphy14_cmn_anareg_top_180	Analog Register 180	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h5	r/w	varac_bias_sel[2:0]	Varactor Bias Voltage Selection	
	4	1'h0	r/w	ind_sw_mode	Inductor Switch Mode Selection	
	3	1'h1	r/w	vind_bias_en	Inductor Bias Voltage Enable	
	2	1'h0	r/w	ind_gate_mode	Inductor Gate Mode Selection	
	1	1'h0	r/w	lcvcocal_buf_en	LCVCO Calibration Buffer Enable	
	0	1'h1	r/w	lcvco_nsf_iptat_en	LCVCO NSF Iptat Current Enable	
						
	# addr = 0x82d4			uphy14_cmn_anareg_top_181	Analog Register 181	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	ring_ref_div_sel	0:high Speed Clock 1:low Speed Clock (no SSC). Selection RingPLL Reference Clock Input.	
	6	1'h0	r/w	clk1g_refclk_sel	0:high Speed Clock 1:crystal Reference Clock .selection RingPLL Reference Clock Input.	
	5	1'h1	r/w	lcpll_dcc_en	LCPLL DCC Enable	
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x82d8			uphy14_cmn_anareg_top_182	Analog Register 182	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h20	r/w	lcpll_dcc[5:0]	LCPLL DCC Dac	
	1	1'h0	r/w	lcpll_dcc_hg	LCPLL DCC High Gain Enable	
	0	1'h0	r/w	lcpll_dcc_clk	LCPLL DCC Clock	
						
	# addr = 0x82dc			uphy14_cmn_anareg_top_183	Analog Register 183	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	lcpll_dcc_cal_en	LC PLL Clock Duty Cycle Calibration Enable	
	[6:4]	3'h4	r/w	pll_reg_sel[2:0]	Regualtor Output Voltage High/low Speed Mode Selection	
	[3:1]	3'h3	r/w	vco_slave_adj[2:0]	VCO Slave Regualtor Output Selection	
	0	0	r/w	RESERVED		
						
	# addr = 0x82e0			uphy14_cmn_anareg_top_184	Analog Register 184	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h4	r/w	vddr_dac_adj[2:0]	Tempc Dac Regualtor Output Selection	
	[4:2]	3'h4	r/w	vco_reg_mid_sel[2:0]	VCO 2nd Stage Regulator Gate Voltage Selection	
	1	1'h1	r/w	div_1g_en	1G Divider Enable	
	0	0	r/w	RESERVED		
						
	# addr = 0x82e4			uphy14_cmn_anareg_top_185	Analog Register 185	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	div_1g[9:8]	1G Divider Ratio	
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x82e8			uphy14_cmn_anareg_top_186	Analog Register 186	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h38	r/w	div_1g[7:0]	1G Divider Ratio	
						
	# addr = 0x82ec			uphy14_cmn_anareg_top_187	Analog Register 187	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	tx_intpr[1:0]	Interpolator Resistor Selection	
	5	1'h0	r/w	tx_intpreset_ext	Interpolator External Reset	
	[4:3]	2'h1	r/w	dpherck_dly_sel[1:0]	Interpolator Dpher Dly Selection	
	2	1'h1	r/w	clk_det_en	Interpolator Clock Detection Enable	
	1	1'h1	r/w	ssc_clk_en	Interpolator SSC Clock Enable	
	0	1'h0	r/w	pll_openloop_en	PLL Open Loop Mode Enable	
						
	# addr = 0x82f0			uphy14_cmn_anareg_top_188	Analog Register 188	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	pll_pfd_pw_dly_ring	TBD	
	[6:3]	4'h1	r/w	pll_refdiv_ring[3:0]	TBD	
	[2:1]	2'h0	r/w	pll_fbdiv_ring[9:8]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x82f4			uphy14_cmn_anareg_top_189	Analog Register 189	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h28	r/w	pll_fbdiv_ring[7:0]	TBD	
						
	# addr = 0x82f8			uphy14_cmn_anareg_top_190	Analog Register 190	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'hf	r/w	icp_ring[3:0]	TBD	
	[3:1]	3'h1	r/w	pll_lpf_r1_sel_ring[2:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x82fc			uphy14_cmn_anareg_top_191	Analog Register 191	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h2	r/w	pll_lpf_c1_sel_ring[1:0]	TBD	
	[5:4]	2'h0	r/w	pll_lpf_c2_sel_ring[1:0]	TBD	
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x8300			uphy14_cmn_anareg_top_192	Analog Register 192	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r/w	pll_speed_ring[4:0]	TBD	
	2	1'h0	r/w	pll_band_sel_ring	TBD	
	1	1'h0	r/w	pll_sllp_dac_bypass_en_ring	TBD	
	0	1'h0	r/w	pll_sllp_dis_ring	TBD	
						
	# addr = 0x8304			uphy14_cmn_anareg_top_193	Analog Register 193	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	pll_pwexp_dis_ring	TBD	1'h0
	6	1'h0	r/w	pll_sllp_dac_valid_ring	TBD	
	[5:4]	2'h2	r/w	pll_sllp_dac_range_shift_ring[1:0]	TBD	
	[3:0]	4'h0	r/w	pll_sllp_dac_coarse_ring[3:0]	TBD	
						
	# addr = 0x8308			uphy14_cmn_anareg_top_194	Analog Register 194	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h4	r/w	pll_sllp_dac_fine_ring[10:8]	TBD	
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x830c			uphy14_cmn_anareg_top_195	Analog Register 195	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	pll_sllp_dac_fine_ring[7:0]	TBD	
						
	# addr = 0x8310			uphy14_cmn_anareg_top_196	Analog Register 196	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	pll_cal_en_ring	TBD	
	6	1'h0	r/w	pll_shrtr_ring	TBD	
	[5:4]	2'h0	r/w	tx_intpr_ring[1:0]	TBD	
	[3:2]	2'h1	r/w	dpherck_dly_sel_ring[1:0]	TBD	
	1	1'h1	r/w	ssc_clk_en_ring	TBD	
	0	1'h1	r/w	clk_det_en_ring	TBD	
						
	# addr = 0x8314			uphy14_cmn_anareg_top_197	Analog Register 197	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	tx_intpreset_ext_ring	TBD	
	6	1'h0	r/w	sel_vthvco_ring	TBD	
	[5:4]	2'h3	r/w	sel_ipp_iptat_sllp_ring[1:0]	TBD	2'h2
	3	1'h1	r/w	pll_sllp_dac1p2x_en_ring	TBD	
	[2:1]	2'h0	r/w	tsen_adc_mode[1:0]	Temp Sensor Mode Select. 00: Internal Temp Sensor; 01: ADC Function; 10: On-die Remote Temp Sensor; 11: Off-chip Remote Temp Sensor.	
	0	0	r/w	RESERVED		
						
	# addr = 0x8318			uphy14_cmn_anareg_top_198	Analog Register 198	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	tsen_ch_sel[2:0]	Remote Diode Sensor Channel Select	
	[4:2]	3'h0	r/w	adc_ch_sel[2:0]	ADC Input Channel Select	
	[1:0]	2'h3	r/w	tsen_adc_osr[1:0]	Over Sample Ratio Select. 00: 64; 01:128; 10:256; 11: 512	
						
	# addr = 0x831c			uphy14_cmn_anareg_top_199	Analog Register 199	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h3	r/w	tsen_adc_chop_en[1:0]	Chopper Enable Select.	
	[5:4]	2'h0	r/w	tsen_adc_chop_sel[1:0]	Chopper Frequency Select	
	3	1'h0	r/w	tsen_adc_avg_bypass	Temperature Measurement Averaging Function Select. 0: Averaging Functoin Enable; 1: Averaging Function Skip.	
	[2:1]	2'h2	r/w	tsen_adc_cal[1:0]	ADC Calibration Select	
	0	1'h0	r/w	tsen_bias	Temp Sensor Low Output Current Select. 0: Normal Current; 1: Low Current.	
						
	# addr = 0x8320			uphy14_cmn_anareg_top_200	Analog Register 200	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	tsen_dem_en	DEM Function Enable Select. 0: Disable; 1: Enable	
	[6:3]	4'h8	r/w	bg_trim[3:0]	Bandgap Single-point Trim Select	
	[2:1]	2'h0	r/w	tsen_adc_atest_sel[1:0]	Analog Test Point Select For Debug	
	0	0	r/w	RESERVED		
						
	# addr = 0x8324			uphy14_cmn_anareg_top_201	Analog Register 201	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	tsen_adc_raw_sel[1:0]	Digital Raw Data Select For Debug	
	5	1'h0	r/w	pcm_en	PCM Enable Signal	
	[4:0]	5'h00	r/w	pcm_ctrl[4:0]	Setting For Different Test Points Of PCM	
						
	# addr = 0x8328			uphy14_cmn_anareg_top_202	Analog Register 202	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	dro_en	DRO Enable Signal	
	[6:3]	4'h0	r/w	dro_sel[3:0]	Setting For Different Types Of Ring Osc	
	2	1	r/w	clk_direction_lcpll	Clock Direction Selection Of LCPLL	
	1	1	r/w	clk_direction_ringpll	Clock Direction Selection Of RINGPLL	
	0	1	r/w	clk_direction_refclk	Clock Direction Selection Of REFCLK Divided From LCPLL	
						
	# addr = 0x832c			uphy14_cmn_anareg_top_203	Analog Register 203	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h00	r/w	test[7:0]	Test Bus	
						
	# addr = 0x8330			uphy14_cmn_anareg_top_204	Analog Register 204	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	tp_en	Enable PHY Analog Testpoint. 0:diable; 1: Enable	
	6	1	r/w	avdd1815_sel	1.8V Or 1.5V Analog Power Supply Selection. 0: 1.5V 1: 1.8V	
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x8334			uphy14_cmn_anareg_top_205	Analog Register 205	
	[31:8]	0	r/w	RESERVED		
	7	1'b1	r/w	ref_clk_ring_sel	1: External Clock; 0: LC PLL Divided Clock.	
	6	1'b1	r/w	clk500m_dig_en	NA	
	5	1'b1	r/w	lcpll_pfd_pw_dly	NA	1'b0
	[4:0]	5'h10	r/w	icp_lc[4:0]	NA	5'h1f
						
	# addr = 0x8338			uphy14_cmn_anareg_top_206	Analog Register 206	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	ana_rsvd4[7:0]	TBD	
						
	# addr = 0x833c			uphy14_cmn_anareg_top_207	Analog Register 207	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	ana_rsvd3[7:0]	TBD	
						
	# addr = 0x8340			uphy14_cmn_anareg_top_208	Analog Register 208	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	UNUSED	ANA_RSVD2[7:0]	
	6	1'h1	r/w	UNUSED	NA	
	5	1'h1	r/w	UNUSED	NA	
	4	1'h1	r/w	UNUSED	NA	
	3	1'h0	r/w	UNUSED	NA	
	[2:0]	3'h0	r/w	intpi_pll5[2:0]	NA	
						
	# addr = 0x8344			uphy14_cmn_anareg_top_209	Analog Register 209	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	vdd_cp_selb	Already Have R1P0	
	6	1'h1	r/w	avddr12_sel_mast_reg	ANA_RSVD1[7:0]	1'h0
	[5:3]	3'h6	r/w	intpi_pll2[2:0]	NA	3'h0
	[2:0]	3'h0	r/w	intpi_pll3[2:0]	NA	
						
	# addr = 0x8348			uphy14_cmn_anareg_top_210	Analog Register 210	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h7	r/w	intpi_pll4[2:0]	ANA_RSVD0[7:0]	3'h0
	[4:2]	3'h4	r/w	cmn_ipp_sllp_cur_sel[2:0]	NA	3'h2
	1	1'h0	r/w	lcpll_ind_range_sel	NA	1'h1
	0	1'h0	r/w	UNUSED	NA	
						
	# addr = 0xa000			tx_cmn_reg	_field description_	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0xa008			dtx_reg0	DTX Register 0	
	31	0	r/w	auto_tx_foffset	Auto Transmitter Frequency Offset.	internal
					Takes the extracted clock offset from the receiver and applies this offset to the transmitter automatically.	
					0: No clock offset update to the transmitter	
					1: Transmitter gets frequency offset from the receiver offset extraction logic	
	30	1	r/w	SSC_DSPREAD_TX	TX Spread Spectrum Clock Down-spread Select.	
					0: Center-spread	
					1: Down-spread	
	29	0	r/w	tx_foff_inv	TX Frequency Offset Invert	internal
					Invert TX frequency offset value when "tx_foff_inv_force == 1"	
					0: TX frequency offset value is non-inverted.	
					1: TX frequency offset value is inverted.	
	28	0	r/w	tx_foff_inv_force	TX Frequency Offset Invert Force Control	internal
					TX frequency offset value is inverted or not is decided by register bit "tx_foff_inv" or "fbck_sel"	
					0: TX frequency offset value is inverted or not is decided by register bit "fbck_sel"	
					1: TX frequency offset value is inverted or not is decided by register bit "tx_foff_inv"	
	27	0	r/w	RESERVED		
	26	0	r/w	ssc_acc_factor	SSC Accumulator Factor	internal
					It is used as a SSC Amplitude gain setting. This setting is used to keep the SSC amplitude the same for different bit rates. As the bit rates change, the clock rate may change, this signals setting compensates for the change in clock rate. Firmware sets this register based on value in speed table.	
					0: SSC is updated every two clock cycle	
					1: SSC is updated every four clock cycle	
	[25:24]	0	r/w	rx2tx_foffset_lane_sel[1:0]	RX To TX Frequency Offset Select	internal
					select foffset from different RX lane	
	23	1	r/w	reset_dtx	Reset DTX	internal
					Reset DTX function. This signal is a part of power control sequence. It is controlled by firmware.	
	22	0	r/w	ringpll_ssc_dis	Ring PLL SSC Disable	internal
					Disable ring PLL SSC function. This register has highest priority.	
	21	1	r/w	dpher_cal_mode_ring	Tx Phase Calculation Mode Ring PLL	internal
					Decide how to calculate the Tx phase value	
					0: Tx phase is calculated based on old analog circuit design for fractional bits.	
					1: Tx phase is calculated based on 2's compliment values for fractional bits.	
	20	1	r/w	dpher_cal_mode	Tx Phase Calculation Mode	internal
					Decide how to calculate the Tx phase value	
					0: Tx phase is calculated based on old analog circuit design for fractional bits.	
					1: Tx phase is calculated based on 2's compliment values for fractional bits.	
	19	0	r/w	lcpll_ssc_dis	LC PLL SSC Disable	internal
					Disable LC PLL SSC function. This register has highest priority.	
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	[9:0]	10'h0	r/w	INIT_TXFOFFS[9:0]	Initial TX Frequency Offset	
					User Initial Transmitter Frequency Offset. Firmware sets this register based on value in speed table.	
						
	# addr = 0xa00c			dtx_reg1	DTX Register 1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	[28:16]	13'h05cf	r/w	ssc_m[12:0]	SSC Parameter	internal
					This field indicates how many clock cycles are contained in one 31.5 KHz period of SSC. Firmware sets this register based on value in speed table.	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	[10:0]	11'h00f	r/w	SSC_STEP[10:0]	Spread Spectrum Clock Step	
					This field controls the ssc_step and thus decides the SSC amplitude. Firmware sets this register based on value in speed table. Refer to user manual for the detail setting unit.	
						
	# addr = 0xa010			dtx_reg2	DTX Register 2	
	31	0	r/w	auto_tx_foffset_ring	Auto Transmitter Frequency Offset.	internal
					Takes the extracted clock offset from the receiver and applies this offset to the transmitter automatically.	
					0: No clock offset update to the transmitter	
					1: Transmitter gets frequency offset from the receiver offset extraction logic	
	30	1	r/w	SSC_DSPREAD_TX_RING	TX Spread Spectrum Clock Down-spread Select.	
					0: Center-spread	
					1: Down-spread	
	29	0	r/w	tx_foff_ring_inv	TX Frequency Offset Invert	internal
					Invert TX frequency offset value when "tx_foff_inv_force == 1"	
					0: TX frequency offset value is non-inverted.	
					1: TX frequency offset value is inverted.	
	28	0	r/w	tx_foff_ring_inv_force	TX Frequency Offset Invert Force Control	internal
					TX frequency offset value is inverted or not is decided by register bit "tx_foff_inv" or "fbck_sel"	
					0: TX frequency offset value is inverted or not is decided by register bit "fbck_sel"	
					1: TX frequency offset value is inverted or not is decided by register bit "tx_foff_inv"	
	27	0	r/w	RESERVED		
	26	0	r/w	ssc_acc_factor_ring	SSC Accumulator Factor For Ring PLL	internal
					It is used as a SSC Amplitude gain setting. This setting is used to keep the SSC amplitude the same for different bit rates. As the bit rates change, the clock rate may change, this signals setting compensates for the change in clock rate. Firmware sets this register based on value in speed table.	
					0: SSC is updated every two clock cycle	
					1: SSC is updated every four clock cycle	
	[25:24]	0	r/w	rx2tx_foffset_ring_lane_sel[1:0]	RX To TX Frequency Offset Select For Ring PLL	internal
					select foffset from different RX lane	
	23	1	r/w	reset_dtx_ring	Reset DTX	internal
					Reset DTX function. This signal is a part of power control sequence. It is controlled by firmware.	
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	[9:0]	10'h0	r/w	INIT_TXFOFFS_RING[9:0]	Initial TX Frequency Offset For Ring PLL	
					User Initial Transmitter Frequency Offset. Firmware sets this register based on value in speed table.	
						
	# addr = 0xa014			dtx_reg3	DTX Register 3	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	[28:16]	13'h05cf	r/w	ssc_m_ring[12:0]	SSC Parameter For Ring PLL	internal
					This field indicates how many clock cycles are contained in one 31.5 KHz period of SSC. Firmware sets this register based on value in speed table.	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	[10:0]	11'h00f	r/w	SSC_STEP_RING[10:0]	Spread Spectrum Clock Step For Ring PLL	
					This field controls the ssc_step and thus decides the SSC amplitude. Firmware sets this register based on value in speed table. Refer to user manual for the detail setting unit.	
						
	# addr = 0xa018			dtx_reg4	DTX Register 4	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	[23:22]	0	r/w	dtx_floop_step_size_ring[1:0]	DTX Frequency Loop Step Size For Ring PLL	internal
					0: 1/512	
					1: 1/1024	
					2: 1/2048	
					3: 1/4096	
	[21:20]	0	r/w	dtx_floop_step_size[1:0]	DTX Frequency Loop Step Size For LC PLL	internal
					0: 1/512	
					1: 1/1024	
					2: 1/2048	
					3: 1/4096	
	19	0	r/w	DTX_FOFFSET_SEL_RING	DTX Frequency Offset Selection For Ring PLL	
					0: Use Rx Frequency Offset	
					1: Use Far End Loopback FIFO information generated frequency offset	
	18	0	r/w	DTX_FOFFSET_SEL	DTX Frequency Offset Selection For LC PLL	internal
					0: Use Rx Frequency Offset	
					1: Use Far End Loopback FIFO information generated frequency offset	
	17	0	r/w	DTX_FLOOP_EN_RING	DTX Frequency Loop Enable For Ring PLL	
					0: use other frequency offset source, such as SSC and initial frequency offset	
					1: use DTX frequency offset	
	16	0	r/w	DTX_FLOOP_EN	DTX Frequency Loop Enable	
					0: use other frequency offset source, such as SSC and initial frequency offset	
					1: use DTX frequency offset	
	15	0	r/w	lane_align_poffset_ring_force	Lane Alignment Phase Offset Force For Ring	internal
	[14:8]	0	r/w	lane_align_poffset_ring[6:0]	Lane Alignment Phase Offset For Ring	internal
	7	0	r/w	lane_align_poffset_force	Lane Alignment Phase Offset Force	internal
	[6:0]	0	r/w	lane_align_poffset[6:0]	Lane Alignment Phase Offset	internal
						
	# addr = 0xa01c			dtx_reg5	DTX Register 5	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	1	r/w	dtx_floop_foffset_rd_req	DTX Frequency Loop Offset Read Request	internal
					when this bit is high, dtx_floop_foffset read value is updated.	
	[26:16]	0	r	dtx_floop_foffset[10:0]	DTX Frequency Loop Offset	internal
					It is 2's complement value. This is from far end loopback FIFO status	
					The unit is 15.2588ppm	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	1	r/w	dtx_floop_foffset_rd_req_ring	DTX Frequency Loop Offset Read Request For Ring PLL	internal
					when this bit is high, dtx_floop_foffset read value is updated.	
	[10:0]	0	r	dtx_floop_foffset_ring[10:0]	DTX Frequence Loop Offset For Ring PLL	internal
					It is 2's complement value. This is from far end loopback FIFO status	
					The unit is 15.2588ppm	
						
	# addr = 0xa100			rx_cmn_0		
	[31:0]	0	r/w	RESERVED		
						
	# addr = 0xa110			dfe_static_reg0		
	31	0	r/w	dfe_sat_hold	DFE F0 Saturate Hold	internal
					0: F0 Keeps Update After F0 Is Saturated	
					1: F0 update is disabled when F0 is saturated.	
	30	1	r/w	dfe_sat_en	DFE Saturate Protection Enable	internal
					0: Disable Saturation Protection Function	
					1: Enable saturation protection function	
	29	1	r/w	dfe_sq_en	DFE SQ Enable	internal
					0: DFE runs regardless of sq_detected value	
					1: DFE Freezes Adapt When Sq_detected Is 1	
	[28:24]	5'h6	r/w	dfe_adapt_adj_f1_dc_thresh_1[4:0]	F1/Voff Adjustment Threshold1	internal
					Valid range is 0 to 14	
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	[21:16]	6'h12	r/w	dfe_adapt_adj_f1_dc_thresh_2[5:0]	F1/Voff Adjustment Threshold2	internal
					Valid range is 0 to 30	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	[9:5]	5'h4	r/w	dfe_eo_up_thre_fine[4:0]	Fine UP/DN Voting Threshold In Eye Open Mode For F0	internal
	[4:0]	5'h3	r/w	dfe_eo_up_thre_coarse[4:0]	Coarse UP/DN Voting Threshold In Eye Open Mode For F0	internal
						
	# addr = 0xa114			dfe_static_reg1		
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	dfe_fast_settle	DFE Fast Settle	internal
					For Simulation Only, Select Short Dfe Settling Time	
					0: use short dfe tap settling time	
					1: use actual dfe tap settling time	
	[27:24]	4'h8	r/w	dfe_ana_settle_pathoff[3:0]	DFE Analog Settling Time Path Off	internal
					Settling Time When Turn Off DFE Mode For Selected Path	
	[23:20]	4'h8	r/w	dfe_ana_settle_pathon[3:0]	DFE Analog Settling Time Path On	internal
					Settling Time When Turn On DFE Mode For Selected Path	
	[19:16]	4'h8	r/w	dfe_ana_settle_pathswitch[3:0]	DFE Analog Settling Time Path Switch	internal
					Settling Time When Switching Between D And S Paths	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	[13:12]	2'h2	r/w	dfe_ana_settle_f0to2[1:0]	DFE F0-F2 Settle Time	internal
					0: 100ns	
					1: 200ns	
					2: 300ns	
					3: 400ns	
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	[7:6]	2'h2	r/w	dfe_ana_settle_fir[1:0]	DFE FIR Tap Settling Time	internal
					0: 1us	
					1: 2us	
					2: 4us	
					3: 8us	
	[5:4]	2'h2	r/w	dfe_ana_settle_f3to15[1:0]	DFE F3-F15 Settling Time	internal
					0: 5ns	
					1: 10ns	
					2: 15ns	
					3: 20ns	
	[3:2]	2'h2	r/w	dfe_ana_settle_ff[1:0]	DFE Floating Tap Settling Time	internal
					0: 5ns	
					1: 10ns	
					2: 15ns	
					3: 20ns	
	[1:0]	2'h2	r/w	dfe_ana_settle_dc[1:0]	DFE DC Settling Time	internal
					0: 100ns	
					1: 200ns	
					2: 300ns	
					3: 400ns	
						
	# addr = 0xa118			dfe_static_reg3		
	[31:23]	0	r/w	RESERVED		
	22	0	r/w	dfe_vref_sign_xor	DFE VREF Sign XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	21	0	r/w	dfe_dc_e_sign_xor	DFE DC Edge Sign XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	20	0	r/w	dfe_dc_sign_xor	DFE DC Sign XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	[19:17]	3'h0	r/w	ana_rx_dfe_f0_pol_d_xor[2:0]	ANA_RX_DFE_F0_POL_D XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	[16:14]	3'h0	r/w	ana_rx_dfe_f0_pol_s_xor[2:0]	ANA_RX_DFE_F0_POL_S XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	[13:11]	3'h0	r/w	ana_rx_dfe_f1_pol_d_xor[2:0]	ANA_RX_DFE_F1_POL_D XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	[10:8]	3'h0	r/w	ana_rx_dfe_f1_pol_s_xor[2:0]	ANA_RX_DFE_F1_POL_S XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	[7:5]	3'h0	r/w	ana_rx_dfe_f2_pol_d_xor[2:0]	ANA_RX_DFE_F2_POL_D XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	[4:2]	3'h0	r/w	ana_rx_dfe_f2_pol_s_xor[2:0]	ANA_RX_DFE_F2_POL_S XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	1	0	r/w	ana_rx_data_slicer_path_switch_e_xor	ANA_RX_DATA_SLICER_PATH_SWITCH_E XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	0	0	r/w	ana_rx_data_slicer_path_switch_o_xor	ANA_RX_DATA_SLICER_PATH_SWITCH_O XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
						
	# addr = 0xa11c			dfe_static_reg4	DFE tap dac settlement counter	
	[31:24]	8'hf	r/w	dfe_ana_settle_20ns[7:0]	20 NS In Number Of DFE Clock	internal
	[23:16]	8'hb	r/w	dfe_ana_settle_15ns[7:0]	15 NS In Number Of DFE Clock	internal
	[15:8]	8'h8	r/w	dfe_ana_settle_10ns[7:0]	10 NS In Number Of DFE Clock	internal
	[7:0]	8'h4	r/w	dfe_ana_settle_5ns[7:0]	5 NS In Number Of DFE Clock	internal
						
	# addr = 0xa120			dfe_static_reg5	DFE tap dac settlement counter	
	[31:24]	8'hff	r/w	dfe_ana_settle_400ns[7:0]	400 NS In Number Of DFE Clock	internal
	[23:16]	8'hd3	r/w	dfe_ana_settle_300ns[7:0]	300 NS In Number Of DFE Clock	internal
	[15:8]	8'h8d	r/w	dfe_ana_settle_200ns[7:0]	200 NS In Number Of DFE Clock	internal
	[7:0]	8'h47	r/w	dfe_ana_settle_100ns[7:0]	100 NS In Number Of DFE Clock	internal
						
	# addr = 0xa124			dfe_static_reg6	DFE tap dac settlement counter	
	[31:28]	0	r/w	RESERVED		
	[27:16]	12'h21	r/w	dfe_ana_settle_vref_track[11:0]	DFE VREF Settling Time During Tracking	internal
	[15:12]	0	r/w	RESERVED		
	[11:0]	12'h21	r/w	dfe_ana_settle_vref_train[11:0]	DFE VREF Settling Time During Training	internal
						
	# addr = 0xa128			dfe_static_reg7	DFE Peak Threshold	
	[31:20]	0	r/w	RESERVED		
	[19:18]	2'h2	r/w	dfe_ana_settle_f1_tune[1:0]	DFE F1_TUNE Tap Settling Time	internal
					0: 1ns	
					1: 2ns	
					2: 4ns	
					3: 8ns	
	[17:10]	8'h1	r/w	dfe_ana_settle_1ns[7:0]	1 NS In Number Of DFE Clock	internal
	[9:5]	5'h4	r/w	dfe_peak_dn_thre_fine[4:0]	Fine UP/DN Voting Threshold In F0 Peak Mode	internal
	[4:0]	5'h3	r/w	dfe_peak_dn_thre_coarse[4:0]	Coarse UP/DN Voting Threshold In F0 Peak Mode	internal
						
	# addr = 0xa12c			dfe_static_reg8	DFE tap dac settlement counter	
	[31:22]	10'h2c3	r/w	dfe_ana_settle_1us[9:0]	1 US In Number Of DFE Clock	internal
	[21:10]	12'h21	r/w	dfe_ana_settle_dce[11:0]	DFE Edge Sampler Offset Settling Time	internal
	[9:0]	0	r/w	RESERVED		
						
	# addr = 0xa130			dfe_static_reg9	DFE tap dac settlement counter	
	[31:20]	0	r/w	RESERVED		
	[19:17]	3'h0	r/w	ud_vref_flip[2:0]	UP DOWN FLIP FOR TAP VREF	internal
	[16:14]	3'h0	r/w	ud_dc_flip[2:0]	UP DOWN FLIP FOR TAP DC	internal
	[13:11]	3'h0	r/w	ud_0_flip[2:0]	UP DOWN FLIP FOR TAP F0	internal
	[10:8]	3'h0	r/w	ud_1_flip[2:0]	UP DOWN FLIP FOR TAP F1	internal
	7	0	r/w	ud_ut_flip	UP DOWN FLIP FOR TAP F1_TUNE	internal
	6	0	r/w	ud_ub_flip	UP DOWN FLIP FOR TAP F1_TUNE	internal
	[5:3]	3'h0	r/w	ud_2_flip[2:0]	UP DOWN FLIP FOR TAP F2	internal
	[2:0]	3'h0	r/w	ud_3_flip[2:0]	UP DOWN FLIP FOR TAP F3	internal
						
	# addr = 0xa134			dfe_static_reg10	DFE tap dac settlement counter	
	[31:30]	0	r/w	RESERVED		
	[29:27]	3'h0	r/w	ud_4_flip[2:0]	UP DOWN FLIP FOR TAP F4	internal
	[26:25]	2'h0	r/w	ud_5_flip[1:0]	UP DOWN FLIP FOR TAP F5	internal
	[24:23]	2'h0	r/w	ud_6_flip[1:0]	UP DOWN FLIP FOR TAP F6	internal
	[22:21]	2'h0	r/w	ud_7_flip[1:0]	UP DOWN FLIP FOR TAP F7	internal
	[20:19]	2'h0	r/w	ud_8_flip[1:0]	UP DOWN FLIP FOR TAP F8	internal
	[18:17]	2'h0	r/w	ud_9_flip[1:0]	UP DOWN FLIP FOR TAP F9	internal
	[16:15]	2'h0	r/w	ud_10_flip[1:0]	UP DOWN FLIP FOR TAP F10	internal
	14	0	r/w	ud_11_flip	UP DOWN FLIP FOR TAP F11	internal
	13	0	r/w	ud_12_flip	UP DOWN FLIP FOR TAP F12	internal
	12	0	r/w	ud_13_flip	UP DOWN FLIP FOR TAP F13	internal
	11	0	r/w	ud_14_flip	UP DOWN FLIP FOR TAP F14	internal
	10	0	r/w	ud_15_flip	UP DOWN FLIP FOR TAP F15	internal
	9	0	r/w	ud_f0_flip	UP DOWN FLIP FOR TAP FF0	internal
	8	0	r/w	ud_f1_flip	UP DOWN FLIP FOR TAP FF1	internal
	7	0	r/w	ud_f2_flip	UP DOWN FLIP FOR TAP FF2	internal
	6	0	r/w	ud_f3_flip	UP DOWN FLIP FOR TAP FF3	internal
	5	0	r/w	ud_f4_flip	UP DOWN FLIP FOR TAP FF4	internal
	4	0	r/w	ud_f5_flip	UP DOWN FLIP FOR TAP FF5	internal
	3	0	r/w	ud_dce_flip	UP DOWN FLIP FOR TAP DCE	internal
	2	0	r/w	ud_1p5_flip	UP DOWN FLIP FOR TAP F1P5	internal
	1	0	r/w	ud_hp1_flip	UP DOWN FLIP FOR TAP HP1	internal
	0	0	r/w	ud_hn1_flip	UP DOWN FLIP FOR TAP HN1	internal
								
	# addr = 0xa200			mcu_control_0	MCU CMN Control Register 0			
	[31:4]	0	r/w	RESERVED				
	3	0	r/w	MCU_EN_LANE3	Enable MCU Lane 3			
					1 : Enable MCU lane3			
					0 : Disable MCU lane3			
					Do not enable MCU before program is loaded			
	2	0	r/w	MCU_EN_LANE2	Enable MCU Lane 2			
					1 : Enable MCU lane2			
					0 : Disable MCU lane2			
					Do not enable MCU before program is loaded			
	1	0	r/w	MCU_EN_LANE1	Enable MCU Lane 1			
					1 : Enable MCU lane1			
					0 : Disable MCU lane1			
					Do not enable MCU before program is loaded			
	0	0	r/w	MCU_EN_LANE0	Enable MCU Lane 0			
					1 : Enable MCU lane0			
					0 : Disable MCU lane0			
					Do not enable MCU before program is loaded			
								
	# addr = 0xa204			mcu_control_1	MCU CMN Control Register 1			
	[31:9]	0	r/w	RESERVED				
	8	0	r/w	hold_mcu_lane0	MCU Lane0 Hold Mode Request	internal		
					Force the CPU to stop program execution and enter the Hold Mode			
					1 : Set MCU lane 0 into hold mode			
					0 : Normal operation			
	[7:1]	0	r/w	RESERVED				
	0	0	r/w	SET_MCU_INT_LANE0 	Interrupt MCU Lane0			
					1 : Send interrupt to MCU Lane0			
					0 : Normal operation			
								
	# addr = 0xa208			mcu_control_2	MCU CMN Control Register 2			
	[31:9]	0	r/w	RESERVED				
	8	0	r/w	hold_mcu_lane1	MCU Lane1 Hold Mode Request	internal		
					Force the CPU to stop program execution and enter the Hold Mode			
					1 : Set MCU lane 1 into hold mode			
					0 : Normal operation			
	[7:1]	0	r/w	RESERVED				
	0	0	r/w	SET_MCU_INT_LANE1	Interrupt MCU Lane1			
					1 : Send interrupt to MCU Lane1			
					0 : Normal operation			
								
	# addr = 0xa20c			mcu_control_3	MCU CMN Control Register 3			
	[31:9]	0	r/w	RESERVED				
	8	0	r/w	hold_mcu_lane2	MCU Lane2 Hold Mode Request	internal		
					Force the CPU to stop program execution and enter the Hold Mode			
					1 : Set MCU lane 2 into hold mode			
					0 : Normal operation			
	[7:1]	0	r/w	RESERVED				
	0	0	r/w	SET_MCU_INT_LANE2	Interrupt MCU Lane2			
					1 : Send interrupt to MCU lane2			
					0 : Normal operation			
								
	# addr = 0xa210			mcu_control_4	MCU CMN Control Register 4			
	[31:9]	0	r/w	RESERVED				
	8	0	r/w	hold_mcu_lane3	MCU Lane3 Hold Mode Request	internal		
					Force the CPU to stop program execution and enter the Hold Mode			
					1 : Set MCU lane 3 into hold mode			
					0 : Normal operation			
	[7:1]	0	r/w	RESERVED				
	0	0	r/w	SET_MCU_INT_LANE3	Interrupt MCU Lane3			
					1 : Send interrupt to MCU lane3			
					0 : Normal operation			
								
	# addr = 0xa214			MCU_Debug0	MCU CMN Debug Register 0			
	[31:24]	8'h0	r/w	mcu_debug_cmn_3[7:0]	For Firmware Use	internal		
	[23:16]	8'h0	r/w	mcu_debug_cmn_2[7:0]	For Firmware Use	internal		
	[15:8]	8'h0	r/w	mcu_debug_cmn_1[7:0]	For Firmware Use	internal		
	[7:0]	8'h0	r/w	mcu_debug_cmn_0[7:0]	For Firmware Use	internal		
								
	# addr = 0xa218			MCU_Debug1	MCU CMN Debug Register 1			
	[31:24]	8'h0	r/w	mcu_debug_cmn_7[7:0]	For Firmware Use	internal		
	[23:16]	8'h0	r/w	mcu_debug_cmn_6[7:0]	For Firmware Use	internal		
	[15:8]	8'h0	r/w	mcu_debug_cmn_5[7:0]	For Firmware Use	internal		
	[7:0]	8'h0	r/w	mcu_debug_cmn_4[7:0]	For Firmware Use	internal		
								
	# addr = 0xa21c			memory_control_0	Memory Control Register 0			
	[31:11]	0	r/w	RESERVED				
	10	0	r/w	prom_tm	ROM Timing Control For Debug Only	internal		
	[9:8]	2'h1	r/w	prom_trb[1:0]	ROM Timing Control For Debug Only	internal		
	[7:6]	2'h1	r/w	prom_rtsel[1:0]	ROM Timing Control For Debug Only	internal		
	[5:4]	2'h1	r/w	prom_ptsel[1:0]	ROM Timing Control For Debug Only	internal		
	[3:2]	2'h1	r/w	pram_rtsel[1:0]	Program Memory Read Timing Control For Debug Only	internal		
	[1:0]	2'h0	r/w	pram_wtsel[1:0]	Program Memory Write Timing Control For Debug Only	internal		
								
	# addr = 0xa220			memory_control_1	Memory Control Register 1			
	[31:4]	0	r/w	RESERVED				
	[3:2]	2'h1	r/w	xram_cmn_wtsel[1:0]	Common Xdata Ram Write Timing Control For Debug Only	internal		
	[1:0]	2'h1	r/w	xram_cmn_rtsel[1:0]	Common Xdata Ram Read Timing Control For Debug Only	internal		
								
	# addr = 0xa224			memory_control_2	Memory Control Register 2			
	[31:0]	32'h0	r/w	PMEM_CHECKSUM_EXP[31:0]	Program Memory Expected Checksum Value			
					User shall calculate firmware checksum and write to this register			
								
	# addr = 0xa228			memory_control_3	Memory Control Register 3			
	[31:0]	32'h0	r	PMEM_CHECKSUM[31:0]	Program Memory Checksum Result			
					Checksum Calculated During Firmware Loading			
								
	# addr = 0xa22c			memory_control_4	Memory Control Register 4			
	[31:5]	0	r/w	RESERVED				
	[4:3]	0	r/w	PROG_RAM_SEL[1:0]	PHY Program Memory Access Selection			
					2'b00: APB and SIF access PHY internal program ram			
					2'b01: APB and SIF access PHY internal program rom			
					2'b10: APB and SIF access OFF-PHY program ram			
	2	0	r/w	ecc_enable	Enable Memory ECC Function	internal		
					1: Enable Memory ECC Function			
					0: Disable Memory ECC Function			
	1	0	r	PMEM_CHECKSUM_PASS	PRAM Checksum Comparison Result			
					Checksum Comparison Result Between PMEM_CHECKSUM_EXP[31:0] And PMEM_CHECKSUM[31:0]			
					1: Checksum is correct			
					0: Checksum is not correct			
	0	0	r/w	PMEM_CHECKSUM_RESET	Checksum Reset			
					Reset Checksum Calculation Of PMEM_CHECKSUM[31:0]			
					1: Reset PMEM_CHECKSUM[31:0]			
					0: Normal Checksum Operation			
								
	# addr = 0xa230			mcu_clk_control	MCU Clock Control Register			
	[31:2]	0	r/w	RESERVED				
	1	0	r/w	mcu_clk_div	MCU Clock Source Divider	internal		
					Divide MCU Clock Source By 2			
					1: Enable			
					0: Disable			
	0	0	r/w	mcu_clk_sel	MCU Clock Source Selection	internal		
					1: ANA_DIG_REF_CLK			
					0: PIN_MCU_CLK			
								
	# addr = 0xa234			mcu_info_0	MCU Information Register 0			
	[31:0]	32'h0	r/w	set_mcu_command0_lane0[31:0]	For Firmware Use	internal		
					[0] : POWERUP_SIMPLE			
					   1= power up simple			
					   0= normal (default)			
					[1] : FORCE_EXIT_CAL			
					   1= forced exit calibration			
					   0= normal (default) 			
					[4:2] : BYPASS_DELAY (number)			
					   0= normal (default) 			
					   1-3=delay_time/2^number			
					   4-7=force delay_time=0			
					[5] : BYPASS_power on_DELAY			
					   1=bypass power on delay			
					   0=normal (default)			
					[6] : BYPASS_XDAT_INIT			
					   1=bypass xdat_init for xdat_cmn, xdat_lane (default=0)			
					   0=normal (default)			
					[7] : Check_Speed_Table_Load			
					   1=check speed table enable			
					   FW sweeps all the speed table value by using mcu_debug**:			
					     MCU_DEBUG2_LANE = table index count for each gen 			
					     MCU_DEBUG4_LANE = gen 			
					     MCU_DEBUG3_LANE = speed data value			
					   0=normal (default)			
					[8] : BYPASS_speed table_LOAD			
					   1=bypass speed table load			
					   0=normal (default)			
								
	# addr = 0xa238			mcu_info_1	MCU Information Register 1			
	[31:0]	32'h0	r/w	set_mcu_command0_lane1[31:0]	For Firmware Use	internal		
					[0] : POWERUP_SIMPLE			
					   1= power up simple			
					   0= normal (default)			
					[1] : FORCE_EXIT_CAL			
					   1= forced exit calibration			
					   0= normal (default) 			
					[4:2] : BYPASS_DELAY (number)			
					   0= normal (default) 			
					   1-3=delay_time/2^number			
					   4-7=force delay_time=0			
					[5] : BYPASS_power on_DELAY			
					   1=bypass power on delay			
					   0=normal (default)			
					[6] : BYPASS_XDAT_INIT			
					   1=bypass xdat_init for xdat_cmn, xdat_lane (default=0)			
					   0=normal (default)			
					[7] : Check_Speed_Table_Load			
					   1=check speed table enable			
					   FW sweeps all the speed table value by using mcu_debug**:			
					     MCU_DEBUG2_LANE = table index count for each gen 			
					     MCU_DEBUG4_LANE = gen 			
					     MCU_DEBUG3_LANE = speed data value			
					   0=normal (default)			
					[8] : BYPASS_speed table_LOAD			
					   1=bypass speed table load			
					   0=normal (default)			
								
	# addr = 0xa23c			mcu_info_2	MCU Information Register 2			
	[31:0]	32'h0	r/w	set_mcu_command0_lane2[31:0]	For Firmware Use	internal		
					[0] : POWERUP_SIMPLE			
					   1= power up simple			
					   0= normal (default)			
					[1] : FORCE_EXIT_CAL			
					   1= forced exit calibration			
					   0= normal (default) 			
					[4:2] : BYPASS_DELAY (number)			
					   0= normal (default) 			
					   1-3=delay_time/2^number			
					   4-7=force delay_time=0			
					[5] : BYPASS_power on_DELAY			
					   1=bypass power on delay			
					   0=normal (default)			
					[6] : BYPASS_XDAT_INIT			
					   1=bypass xdat_init for xdat_cmn, xdat_lane (default=0)			
					   0=normal (default)			
					[7] : Check_Speed_Table_Load			
					   1=check speed table enable			
					   FW sweeps all the speed table value by using mcu_debug**:			
					     MCU_DEBUG2_LANE = table index count for each gen 			
					     MCU_DEBUG4_LANE = gen 			
					     MCU_DEBUG3_LANE = speed data value			
					   0=normal (default)			
					[8] : BYPASS_speed table_LOAD			
					   1=bypass speed table load			
					   0=normal (default)			
								
	# addr = 0xa240			mcu_info_3	MCU Information Register 3			
	[31:0]	32'h0	r/w	set_mcu_command0_lane3[31:0]	For Firmware Use	internal		
					[0] : POWERUP_SIMPLE			
					   1= power up simple			
					   0= normal (default)			
					[1] : FORCE_EXIT_CAL			
					   1= forced exit calibration			
					   0= normal (default) 			
					[4:2] : BYPASS_DELAY (number)			
					   0= normal (default) 			
					   1-3=delay_time/2^number			
					   4-7=force delay_time=0			
					[5] : BYPASS_power on_DELAY			
					   1=bypass power on delay			
					   0=normal (default)			
					[6] : BYPASS_XDAT_INIT			
					   1=bypass xdat_init for xdat_cmn, xdat_lane (default=0)			
					   0=normal (default)			
					[7] : BYPASS_speed table_LOAD			
					   1=bypass speed table load			
					   0=normal (default)			
					[8] : Check_Speed_Table_Load			
					   1=check speed table enable			
					   FW sweeps all the speed table value by using mcu_debug**:			
					     MCU_DEBUG2_LANE = table index count for each gen 			
					     MCU_DEBUG4_LANE = gen 			
					     MCU_DEBUG3_LANE = speed data value			
					   0=normal (default)			
								
	# addr = 0xa244			mcu_info_4	MCU Information Register 4			
	[31:0]	32'h0	r	mcu_status0_lane0[31:0]	For Firmware Use	internal		
					This register is a mirror register of reg_mcu_status_lane[31:0] in mcu_lane.			
					[7:0] PHY_STATE			
					 phy_state #: phy state name (current) - function call			
					0x0 : ST_INIT                			
					0x1 : ST_OOR                 			
					0x2 : ST_POSEQ              -  PowerUp_Seq			
					0x3 : ST_CAL                   - Calibration			
					0x4 : ST_PROCESS_CAL - proc_cal       			
					0x5 : ST_PLL_CAL            -  pll_cal			
					0x6 : ST_PLLDCC_CAL     - plldcc_cal	      		
					0x7 : ST_VDD_CAL           - vdd_cal			
					0x8 : ST_RXDCC_DLL_CAL -  rxdcc_dll_cal			
					0x9 : ST_DLL_COMP_CAL  - dll_comp_cal			
					0x0a : ST_DLL_GM_CAL     - dll_gm_cal			
					0x0b : ST_DLL_VDDA_CAL   - dll_vdda_cal			
					0x0c : ST_DLL_EOM_GM_CAL   - dll_eom_gm_cal			
					0x0d : ST_DLL_EOM_VDDA_CAL    - dll_eom_vdda_cal			
					0x0e : ST_RXDCC_C_CAL     - rxdcc_center_cal    			
					0x0f : ST_RXALIGN90_CAL       			
					0x10 : ST_RXALIGN90CMP_CAL    			
					0x11 : ST_RXDCC_EOM_CAL       - rxdcc_eom_cal			
					0x12 : ST_EOM_ALIGN_CAL       - eom_align_cal			
					0x13 : ST_SAMPLER_CAL         - sampler_cal			
					0x14 : ST_SQ_CAL               - squelch_cal			
					0x15 : ST_TXDCC_CAL          - txdcc_cal			
					0x16 : ST_TXDETECT_CAL   - txdetect_cal			
					0x17 : ST_RXIMP_CAL       - rximp_cal			
					0x18 : ST_TXIMP_CAL       - tximp_cal			
					0x19 : ST_SPDCHG          - Speed Change			
					0x1a : ST_SLUMBER         - Power_Slumber			
					0x1b : ST_P2_WK	           		
					0x1c : ST_PSLUMBER_TX    - Power_Patial_Slumber			
					0x1d : ST_PSLUMBER_RX    - Power_Patial_Slumber     			
					0x1e : ST_P2_BEACON       - Power_P2_BEACON	       		
					0x1f : ST_TXDETRX              - Power_TXDETRX		       	
					0x20 : ST_P2_TXDETRX       - Power_P2_TXDETRX			
					0x21 : ST_P2			       
					0x22 : ST_P1                      			       
					0x23 : ST_P1_WK		       	
					0x24 : ST_P1OFF_WK		       	
					0x25 : ST_P1SNOOZE_WK	       		
					0x26 : ST_P1CLKREQ_WK	       		
					0x27 : ST_PLLREADY            			
					0x28 : ST_TRXTRAIN        - TRX_Train			
					0x29 : ST_TXTRAIN          - tx_train			
					0x2a : ST_RXTRAIN         - rx_train			
					0x2b : ST_NORMAL              			
					0x2c : ST_DTL                 - RX_Init			
					0x2d : ST_EOM                 			
					0x2e : ST_POFF_TXDETRX  - P0Off_TXDETRX	       		
					0x2f : ST_SLUMBER_WK  - Power_Slumber_Wakeup	       		
					0x30 : ST_SLUMBER_CLK	       		
					0x31 : ST_PLLTEMP_CAL - pll_temp_cal			
					   * bold phy_states are for top state control, others are informational.			
					[15:8] PHY_NS			
					  new phy state, same value as PHY_STATE			
					[23:16] PHY_CHECK_LANE for multilane support			
					[31:24] Interrupt service number 			
					  0 - 12: external interrupt0 - external interrupt12			
								
	# addr = 0xa248			mcu_info_5	MCU Information Register 5			
	[31:0]	32'h0	r	mcu_status0_lane1[31:0]	For Firmware Use	internal		
					same as mcu_status_lane0[31:0]			
								
	# addr = 0xa24c			mcu_info_6	MCU Information Register 6			
	[31:0]	32'h0	r	mcu_status0_lane2[31:0]	For Firmware Use	internal		
					same as mcu_status_lane0[31:0]			
								
	# addr = 0xa250			mcu_info_7	MCU Information Register 7			
	[31:0]	32'h0	r	mcu_status0_lane3[31:0]	For Firmware Use	internal		
					same as mcu_status_lane0[31:0]			
								
	# addr = 0xa254			mcu_info_8	MCU Information Register 8			
	[31:0]	32'h0	r/w	set_mcu_command1_lane0[31:0]	For Firmware Use	internal		
								
	# addr = 0xa258			mcu_info_9	MCU Information Register 9			
	[31:0]	32'h0	r/w	set_mcu_command1_lane1[31:0]	For Firmware Use	internal		
								
	# addr = 0xa25c			mcu_info_10	MCU Information Register 10			
	[31:0]	32'h0	r/w	set_mcu_command1_lane2[31:0]	For Firmware Use	internal		
								
	# addr = 0xa260			mcu_info_11	MCU Information Register 11			
	[31:0]	32'h0	r/w	set_mcu_command1_lane3[31:0]	For Firmware Use	internal		
								
	# addr = 0xa264			mcu_info_12	MCU Information Register 12			
	[31:0]	32'h0	r	mcu_status1_lane0[31:0]	For Firmware Use	internal		
								
	# addr = 0xa268			mcu_info_13	MCU Information Register 13			
	[31:0]	32'h0	r	mcu_status1_lane1[31:0]	For Firmware Use	internal		
								
	# addr = 0xa26c			mcu_info_14	MCU Information Register 14			
	[31:0]	32'h0	r	mcu_status1_lane2[31:0]	For Firmware Use	internal		
								
	# addr = 0xa270			mcu_info_15	MCU Information Register 15			
	[31:0]	32'h0	r	mcu_status1_lane3[31:0]	For Firmware Use	internal		
								
	# addr = 0xa274			mcu_info_16	MCU Information Register 16			
	[31:0]	32'h0	r/w	set_mcu_command2_lane0[31:0]	For Firmware Use	internal		
								
	# addr = 0xa278			mcu_info_17	MCU Information Register 17			
	[31:0]	32'h0	r/w	set_mcu_command2_lane1[31:0]	For Firmware Use	internal		
								
	# addr = 0xa27c			mcu_info_18	MCU Information Register 18			
	[31:0]	32'h0	r/w	set_mcu_command2_lane2[31:0]	For Firmware Use	internal		
								
	# addr = 0xa280			mcu_info_19	MCU Information Register 19			
	[31:0]	32'h0	r/w	set_mcu_command2_lane3[31:0]	For Firmware Use	internal		
								
	# addr = 0xa284			mcu_info_20	MCU Information Register 20			
	[31:0]	32'h0	r	mcu_status2_lane0[31:0]	For Firmware Use	internal		
								
	# addr = 0xa288			mcu_info_21	MCU Information Register 21			
	[31:0]	32'h0	r	mcu_status2_lane1[31:0]	For Firmware Use	internal		
								
	# addr = 0xa28c			mcu_info_22	MCU Information Register 22			
	[31:0]	32'h0	r	mcu_status2_lane2[31:0]	For Firmware Use	internal		
								
	# addr = 0xa290			mcu_info_23	MCU Information Register 23			
	[31:0]	32'h0	r	mcu_status2_lane3[31:0]	For Firmware Use	internal		
								
	# addr = 0xa294			mcu_info_24	MCU Information Register 24			
	[31:0]	32'h0	r/w	set_mcu_command3_lane0[31:0]	For Firmware Use	internal		
								
	# addr = 0xa298			mcu_info_25	MCU Information Register 25			
	[31:0]	32'h0	r/w	set_mcu_command3_lane1[31:0]	For Firmware Use	internal		
								
	# addr = 0xa29c			mcu_info_26	MCU Information Register 26			
	[31:0]	32'h0	r/w	set_mcu_command3_lane2[31:0]	For Firmware Use	internal		
								
	# addr = 0xa2a0			mcu_info_27	MCU Information Register 27			
	[31:0]	32'h0	r/w	set_mcu_command3_lane3[31:0]	For Firmware Use	internal		
								
	# addr = 0xa2a4			mcu_info_28	MCU Information Register 28			
	[31:0]	32'h0	r	mcu_status3_lane0[31:0]	For Firmware Use	internal		
								
	# addr = 0xa2a8			mcu_info_29	MCU Information Register 29			
	[31:0]	32'h0	r	mcu_status3_lane1[31:0]	For Firmware Use	internal		
								
	# addr = 0xa2ac			mcu_info_30	MCU Information Register 30			
	[31:0]	32'h0	r	mcu_status3_lane2[31:0]	For Firmware Use	internal		
								
	# addr = 0xa2b0			mcu_info_31	MCU Information Register 31			
	[31:0]	32'h0	r	mcu_status3_lane3[31:0]	For Firmware Use	internal		
								
	# addr = 0xa2b4			mcu_info_32	MCU Information Register 32			
	[31:0]	32'h0	r/w	set_mcu_command_all0_lane[31:0]	For Firmware Use	internal		
								
	# addr = 0xa2b8			mcu_info_33	MCU Information Register 33			
	[31:0]	32'h0	r/w	set_mcu_command_all1_lane[31:0]	For Firmware Use	internal		
								
	# addr = 0xa2bc			mcu_info_34	MCU Information Register 34			
	[31:0]	32'h0	r/w	set_mcu_command_all2_lane[31:0]	For Firmware Use	internal		
								
	# addr = 0xa2c0			mcu_info_35	MCU Information Register 35			
	[31:0]	32'h0	r/w	set_mcu_command_all3_lane[31:0]	For Firmware Use	internal		
								
	# addr = 0xa2c4			mcu_info_36	MCU Information Register 36			
	[31:0]	32'h0	r	mcu_status0_and[31:0]	For Firmware Use	internal		
								
	# addr = 0xa2c8			mcu_info_37	MCU Information Register 37			
	[31:0]	32'h0	r	mcu_status1_and[31:0]	For Firmware Use	internal		
								
	# addr = 0xa2cc			mcu_info_38	MCU Information Register 38			
	[31:0]	32'h0	r	mcu_status2_and[31:0]	For Firmware Use	internal		
								
	# addr = 0xa2d0			mcu_info_39	MCU Information Register 39			
	[31:0]	32'h0	r	mcu_status3_and[31:0]	For Firmware Use	internal		
								
	# addr = 0xa2d4			mcu_info_40	MCU Information Register 40			
	[31:0]	32'h0	r	mcu_status0_or[31:0]	For Firmware Use	internal		
								
	# addr = 0xa2d8			mcu_info_41	MCU Information Register 41			
	[31:0]	32'h0	r	mcu_status1_or[31:0]	For Firmware Use	internal		
								
	# addr = 0xa2dc			mcu_info_42	MCU Information Register 42			
	[31:0]	32'h0	r	mcu_status2_or[31:0]	For Firmware Use	internal		
								
	# addr = 0xa2e0			mcu_info_43	MCU Information Register 43			
	[31:0]	32'h0	r	mcu_status3_or[31:0]	For Firmware Use	internal		
								
	# addr = 0xa2e4			mem_irq	memory irq			
	[31:2]	0	r/w	RESERVED				
	1	0	r/w	int_cmn_mem_ecc_error_isr	Common Memory ECC Error IRQ	internal		
	0	0	r/w	int_pmem_ecc_error_isr	Program Memory ECC Error IRQ	internal		
								
	# addr = 0xa2e8			mem_irq_mask	memory irq mask			
	[31:2]	0	r/w	RESERVED				
	1	0	r/w	int_cmn_mem_ecc_error_mask	Common Memory ECC Error IRQ Mask	internal		
	0	0	r/w	int_pmem_ecc_error_mask	Program Memory ECC Error IRQ Mask	internal		
								
	# addr = 0xa2ec			ana_if_cmn_reg0	Analog Interface Register 0			
	[31:24]	0	r/w	ana_reg_cmn_addr[7:0]	Common Analog Register ADDR Input	internal		
					Force analog input REG_CMN_ADDR_BOT and REG_CMN_ADDR_TOP when register ana_reg_cmn_force is 1 			
	[23:16]	0	r/w	ana_reg_cmn_wd[7:0]	Common Analog Register WD Input	internal		
					Force analog input REG_CMN_WD_BOT and REG_CMN_WD_BOT when register ana_reg_cmn_force is 1 			
	[15:8]	0	r	ana_reg_cmn_rd_out[7:0]	Common Analog Register RD_OUT Output	internal		
	7	0	r/w	ana_reg_cmn_rst	Common Analog Register RST Input	internal		
					Force analog input REG_CMN_RST_BOT and REG_CMN_RST_BOT when register ana_reg_cmn_force is 1 			
	6	0	r/w	ana_reg_cmn_we	Common Analog Register WE Input	internal		
					Force analog input REG_CMN_WE_BOT and REG_CMN_WE_BOT when register ana_reg_cmn_force is 1 			
	5	0	r/w	ana_reg_cmn_re	Common Analog Register RE Input	internal		
					Force analog input REG_CMN_RE_BOT and REG_CMN_RE_BOT when register ana_reg_cmn_force is 1 			
	4	0	r/w	ana_reg_cmn_force	Common Analog Register Force	internal		
					Force analog CMN register control			
	[3:2]	2'h0	r/w	ana_reg_hd_dly_sel[1:0]	Analog Register Hold Time Select	internal		
	[1:0]	2'h0	r/w	ana_reg_su_dly_sel[1:0]	Analog Register Setup Time Select	internal		
						
	# addr = 0xa300			test0	Common Test Registers 0	
	[31:16]	16'h0	r/w	dig_rsvd0[15:0]	Digital Reserved Registers 0	internal
	[15:0]	16'h0	r/w	dig_int_rsvd0[15:0]	Digital Internal Reserved Registers 0	internal
						
	# addr = 0xa304			test1	Common Test Registers 1	
	[31:16]	16'h0	r/w	ana_cmn_rsvd0[15:0]	Analog Common Reserved Registers 0	internal
	[15:0]	16'h0	r/w	ana_cmn_rsvd1[15:0]	Analog Common Reserved Registers 1	internal
						
	# addr = 0xa308			test2	Common Test Registers 2	
	31	0	r/w	stresstest_en	Stress Test Enable	internal
					This is used for analog port STRESSTEST_EN in normal function mode	
					0: Normal voltage	
					1: Voltage stress test	
	30	0	r/w	RESERVED		
	[29:24]	0	r/w	TESTBUS_SEL_LO0[5:0]	Second Level Test Bus Selection For Testbus Result	
					Selects Module Level Signals. Refer To The Testbus Structure Document For Details	
	[23:22]	0	r/w	RESERVED		
	[21:16]	0	r/w	testbus_sel_lo1[5:0]	Second Level Test Bus Selection For Optional Testbus Result	internal
					Selects Module Level Signals. Refer To The Testbus Structure Document For Details	
	[15:0]	16'hff01	r/w	ana_cmn_ana_rsvd_in[15:0]	Analog CMN_ANA_RSVD_IN Input	internal
					[0]: P4PHY_UPHY_SEL = 1 	
						
	# addr = 0xa30c			test3	Common Test Registers 3	
	[31:29]	0	r/w	TESTBUS_LANE_SEL0[2:0]	Lane Selection For Testbus Result	
					3'b000 : Lane 0	
					3'b001 : Lane 1	
					3'b010 : Lane 2	
					3'b011 : Lane 3	
	[28:23]	0	r/w	TESTBUS_SEL_HI0[5:0]	First Level Test Bus Selection For Testbus Result	
					Selects The Module Of Test Bus. Refer To The Testbus Structure Document For Details	
	[22:20]	0	r/w	testbus_lane_sel1[2:0]	Lane Selection For Optional Testbus Result	internal
					3'b000 : Lane 0	
					3'b001 : Lane 1	
					3'b010 : Lane 2	
					3'b011 : Lane 3	
	[19:14]	0	r/w	testbus_sel_hi1[5:0]	First Level Test Bus Selection For Opitional Testbus Result. 	internal
					Selects The Module Of Test Bus. Refer To The Testbus Structure Document For Details	
	13	0	r/w	TESTBUS_HI8BSEL_8BMODE	Byte Selection For 8 Bit Mode Test Bus. It Shall Be 0 For 16 Bit Test Bus Output.	
					0: The 8 LSB of the 16 bit test bus is sent to PIN_DIG_TEST_BUS[7:0]	
					1: The 8 MSB of the 16 bit test bus is sent to PIN_DIG_TEST_BUS[7:0]	
	[12:8]	0	r/w	RESERVED		
	[7:4]	0	r/w	testbus_sel_order0[3:0]	Rotate Testbus Order To The Left	internal
					0: [15:0]	
					1: [14:0][15]	
					2: [13:0][15:14]	
					. . .	
	[3:0]	0	r/w	testbus_sel_order1[3:0]	Rotate Optional Testbus Order To The Left	internal
					0: [15:0]	
					1: [14:0][15]	
					2: [13:0][15:14]	
					. . .	
						
	# addr = 0xa310			test4	Common Test Registers 4	
	[31:16]	0	r/w	testbus_sel_swap[15:0]	Select Which Testbus Result And Optional Testbus Result To Be Swapped	internal
					0: Select Testbus	
					1: Select Optional Testbus	
	[15:0]	16'h0	r	DIG_TEST_BUS[15:0]	Digital Test Bus Register Read Out.	
					User Can Read The Selected 16-bit Testbus Value From This Register.	
					Provides internal status signals or flags selected by testbus_sel_hi0[5:0], testbus_sel_lo0[5:0]	
						
	# addr = 0xa314			system	Common System Registers	
	[31:29]	3'h0	r/w	LANE_SEL[2:0]	Register Lane Selection.	
					These registers select which lane to program.	
					3'b000: First lane	
					3'b001: Second lane	
					Others: N-1 lane	
	28	0	r/w	RESERVED		
	27	1	r/w	BROADCAST	Register Broadcast Mode.	
					This register indicates that the PHY is in Broadcast mode	
					0: Not in Broadcast mode. Program LANE_SEL[2:0] To access each lane.	
					1: APB and SIF Broadcast to all lanes. LANE_SEL[2:0] is ignored.	
	[26:24]	3'h4	r/w	PHY_MODE[2:0]	PHY Mode	
					These registers select the current PHY mode	
					3'b100: SERDES	
					All other values: modes currently not supported.	
	23	0	r/w	PHY_ISOLATE_MODE	PHY Isolate Mode	
					0: PHY is in Normal mode	
					1: PHY is in Isolation mode. (This is used to isolate the PHY from outside logic to test it in standalone mode.)	
	22	0	r/w	SFT_RST_NO_REG_FM_REG	Software Reset From Register	
					0: PIN_RESET_CORE and register SFT_RST_NO_REG reset internal logic	
					1: Register SFT_RST_NO_REG resets internal logic	
	21	0	r/w	SFT_RST_NO_REG	Software Reset For Internal Logic.	
					Soft reset internal logic except control registers. It shall be set to 0 to release reset	
					0: Not reset	
					1: Reset	
	20	0	r/w	SFT_RST_ONLY_REG	PHY Register Soft Reset With Auto Clear.	
					This register resets all PHY registers to default values including itself. It doesn't reset any PHY state machines. After this register is set to 1h, it is cleared back to 0h automatically. This field is ORed with PIN_RESET to generate a reset for all PHY registers. 	
					0: No reset	
					1: Reset	
	19	0	r/w	PHY_MODE_FM_REG	PHY Mode Select From Registers	
					PHY mode is determined by register instead of input pins	
					1'b1 : PHY mode is determined by register PHY_MODE[2:0]	
					1'b0 : PHY mode is determined by PIN_PHY_MODE[2:0]	
	[18:16]	3'h4	r	pin_phy_mode_rd[2:0]	PHY Mode Result From Either Register PHY_MODE[2:0] Or PIN_PHY_MODE[2:0]	internal
					These registers show the result of phy mode	
					3'b000: SATA	
					3'b001: SAS	
					3'b010: RESERVED	
					3'b011: PCIE	
					3'b100: SERDES	
					3'b101: USB3	
					All other values: modes currently not supported.	
	[15:1]	0	r/w	RESERVED		
	0	0	r/w	rst_reg_clk_cmn	Reset Common Control Registers	internal
					1: Reset	
					0: Not reset	
						
	# addr = 0xa318			pm_cmn_reg1	Power Control Common Register 1	
	31	0	r/w	refclk_dis_fm_pm	Disable Reference Clock	internal
					Disable reference clock in PCIE mode. This register must follow power control and speed change sequence. It is controlled by firmware.	
					0: Not disable REFCLK	
					1: Disable REFCLK	
	30	0	r/w	ana_pu_bg_force	Analog PU_BG Control Force Selection	internal
					0: Controlled by internal logic	
					1: Use register pu_bg	
	29	0	r	pin_pu_ivref_rd	Internal Pu_ivref Read Value	internal
	28	0	r/w	ana_pu_bg	Power Up Analog BG	internal
					1: Power up analog BG	
					0: Power down analog BG	
	27	0	r/w	RESERVED		
	26	0	r/w	ana_pu_pll	Power Up Analog PLL	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
					1: Power up analog PLL	
					0: Power down analog PLL	
	25	0	r/w	ana_pu_pll_ring	Power Up Analog PLL Ring	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
					1: Power up analog PLL Ring	
					0: Power down analog PLL Ring	
	24	0	r/w	ana_pu_pll_dly	Power Up Analog PLL Delay	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
					1: Power up analog PLL Delay	
					0: Power down analog PLL Delay	
	23	0	r/w	ana_pu_ivref_force	Analog PU_IVREF Control Force Selection	internal
					0: Controlled by internal logic	
					1: Use register ana_pu_ivref	
	22	0	r/w	ana_pu_pll_force	PU_PLL/PU_PLL2/PU_PLL_DELAY Force Selection	internal
					0: Controlled by internal logic	
					1: Use registers ana_pu_pll to control ana_pu_pll	
					ana_pu_pll_ring to control ana_pu_pll_ring	
					ana_pu_pll_dly to control ana_pu_pll_dly	
					ana_pu_pll_dly_ring to control ana_pu_pll_dly_ring	
	21	0	r/w	ana_pu_ivref_dly1_force	Analog PU_IVREF_DLY1 Control Force Selection	internal
					0: Controlled by internal logic	
					1: Use register ana_pu_ivref_dly1	
	20	0	r	pu_pll_or	Logic OR Of All PU PLL Value	internal
					This register indicates any PIN_PU_PLL is high in multiple lane design	
					1'b0: All PIN_PU_PLL is low	
					1'b1: At least one PIN_PU_PLL is high	
	19	0	r/w	ana_pu_ivref_dly2_force	PU_IVREF_DLY2 Control Force Selection	internal
					0: Controlled by internal logic	
					1: Use register ana_pu_ivref_dly2	
	18	0	r/w	ana_txclk_sync_en_pll_ring	Tx Clock Sync Enable For Ring PLL	internal
					1: Enable	
					0: Disable	
	17	0	r/w	ana_pu_ivref_dly3_force	PU_IVREF_DLY3 Control Force Selection	internal
					0: Controlled by internal logic	
					1: Use register ana_pu_ivref_dly3	
	16	0	r	pin_refclk_dis_rd	PIN Referece Clock Disable Value	internal
	15	0	r	ana_pll_lock_ring_rd	PLL Lock Indicator For Ring PLL	internal
					0: PLL is not locked. Real time signal.	
					1: PLL is locked.	
					It is a real time signal and is only used for debug purpose. Do not use this bit for the hardware and firmware designs. Use PLL_READY_TX and PLL_READY_RX instead.	
	14	0	r	ANA_PLL_LOCK_RD	PLL Lock Indicator	
					0: PLL is not locked. Real time signal.	
					1: PLL is locked.	
					It is a real time signal and is only used for debug purpose. Do not use this bit for the hardware and firmware designs. Use PLL_READY_TX and PLL_READY_RX instead.	
	13	0	r/w	REFCLK_SEL	Reference Clock Selection	
					0: Reference clock comes from group 1 REFCLKC_IN_RXSIDE/REFCLKC_IN_TXSIDE	
					1: Reference clock comes from group 2 REFCLKC_IN_RXSIDE_G2/REFCLKC_IN_TXSIDE_G2	
	12	1	r/w	reset_ana	Reset Analog Circuitry	internal
					This register controls analog input RESET_ANA. This register must follow power control and speed change sequence. It is controlled by firmware.	
	11	0	r	pu_bg_rdy_rd	PIN BG READY Value Read	internal
	10	0	r/w	ana_ld_cal_data	Analog Load Calibration Data	internal
					This register is used to control analog input LD_CAL_DATA	
	9	1	r/w	ANA_FBCK_SEL	PLL Feedback Clock Selection	
					Select the feedback clock source from phase interpolator or not. If SSC is required or there is any Tx frequency offset, this register shall be set to 1. Otherwise the phase interpolator is not taking effect.	
					0: Feedback clock is not from phase interpolator. The phase interpolator is off.	
					1: Feedback clock is from phase interpolator. The phase interpolator is on, which consumes extra power.	
	8	1	r/w	dtx_clk_off	DTX Clock Off	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	7	0	r	pin_refclk_sel_rd	Reference Clock Selection Read Value	internal
	6	0	r/w	ana_refclk_sel	Reference Clock Selection	internal
					0: Reference clock comes from group 1 REFCLKC_IN_RXSIDE/REFCLKC_IN_TXSIDE	
					1: Reference clock comes from group 2 REFCLKC_IN_RXSIDE_G2/REFCLKC_IN_TXSIDE_G2	
	5	1	r/w	pwron_seq	Power Up Sequence Status	internal
					This register indicates the power up sequence is done or not. This register is controlled by PHY firmware.	
					0: Power up sequence is done.	
					1: Power up sequence is not done.	
	4	0	r/w	ana_txclk_sync_en_pll	Tx Clock Sync Enable For LC PLL	internal
					This register control analog input TXCLK_SYNC_EN_PLL	
	3	0	r	pu_bg_fell	PU_BG Fell	internal
					PU_BG falling edge was captured. This register is used by firmware.	
	2	1	r/w	ANA_FBCK_SEL_RING	PLL Feedback Clock Selection For Ring PLL	
					This register selects the feedback clock source from phase interpolator or not. If SSC is required or there is any Tx frequency offset, this register shall be set to 1. Otherwise the phase interpolator is not taking effect.	
					0: Feedback clock is not from phase interpolator. The phase interpolator is off.	
					1: Feedback clock is from phase interpolator. The phase interpolator is on, which consumes extra power.	
	1	0	r	pu_ivref_fell	PU_ivref Fell	internal
					PU_ivref falling edge was captured. This register is used by firmware.	
	0	1	r/w	dtx_clk_off_ring	DTX Clock Off For Ring PLL	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
						
	# addr = 0xa31c			input_cmn_pin_reg0	Input Interface Register0	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	[29:23]	0	r/w	RESERVED		
	[22:7]	16'h0	r/w	reserved_input[15:0]	Reserved_input	internal
					Set value of reserved_input when register reserved_input_fm_reg is 1 or in isolation/scan mode.	
	6	0	r/w	reserved_input_fm_reg	Reserved_input From Registers Selection	internal
					1: From registers reserved_input[15:0]	
					0: From PIN_RESERVED_INPUT when PHY_ISOLATE_MODE = 0 or from register reserved_input[15:0] When PHY_ISOLATE_MODE=1	
	5	0	r/w	bg_rdy	BG Is Ready	internal
					Set value of bg_rdy when register bg_rdy_fm_reg is 1 or in isolation/scan mode.	
	4	0	r/w	bg_rdy_fm_reg	Bg_rdy Control From Registers Selection	internal
					1: From register bg_rdy	
					0: From PIN_BG_RDY when PHY_ISOLATE_MODE=0 or from register bg_rdy when PHY_ISOLATE_MODE=1	
	3	0	r/w	RESERVED		
	2	0	r/w	refclk_sel_fm_reg	Value Of Refclk_sel From Register Selection	internal
					1: From register refclk_sel	
					0: From PIN_REFCLK_SEL when PHY_ISOLATE_MODE=0 or from register refclk_sel when PHY_ISOLATE_MODE=1	
	1	0	r/w	pu_ivref	Power Up IVREF	internal
					Set value of pu_ivref when register pu_ivref_fm_reg is 1 or in isolation/scan mode.	
	0	0	r/w	pu_ivref_fm_reg	Pu_ivref Control From Register Selection	internal
					1: From register pu_ivref	
					0: From PIN_PU_IVREF when PHY_ISOLATE_MODE = 0 or from register pu_ivref when PHY_ISOLATE_MODE=1	
						
	# addr = 0xa320			input_cmn_pin_reg1	Input Interface Register1	
	[31:16]	16'h0	r/w	ana_cmn_ana_rsvd_out[15:0]	Analog Common Reserved Output	internal
					Set value of ana_cmn_ana_rsvd_out when register ana_cmn_ana_rsvd_out_fm_reg is 1 or in isolation/scan mode.	
	15	0	r/w	ana_cmn_ana_rsvd_out_fm_reg	Ana_cmn_ana_rsvd_out From Register Selection	internal
	14	0	r/w	refclk_dis	Reference Clock Disable	internal
					Set value of refclk_dis when register refclk_dis_fm_reg is 1 or in isolation/scan mode.	
					1: Disable reference clock	
					0: Not disable reference clock	
	13	0	r/w	refclk_dis_fm_reg	Refclk_dis Control From Register Selection.	internal
					1: Controlled by register refclk_dis	
					0: Controlled by PIN_REFCLK_DIS ( PHY_ISOLATE_MODE=0) or by register refclk_dis (PHY_ISOLATE_MODE=1) or by PIPE logic (PIN_PIPE_SEL=1)	
	12	0	r/w	ana_cmn_processmon_fclk_rdy	Analog Process Monitor FCLK Ready	internal
					Set value of ana_processmon_fclk_rdy when register ana_processmon_fclk_rdy_fm_reg is 1 or in isolation/scan mode.	
	11	0	r/w	ana_cmn_processmon_fclk_rdy_fm_reg	Analog Process Monitor FCLK Ready Control From Register Slection	internal
					Force value of ana_processmon_fclk_rdy from register ana_processmon_fclk_rdy.	
	10	0	r/w	refclk_dis_fm_pin	Refclk_dis Control From Pin Selection.	internal
					1: Controlled by PIN_REFCLK_DIS	
					0: when PHY_ISOLATE_MODE or refclk_dis_fm_reg is 1, controlled by register refclk_dis, otherwise, controlled by PIN_REFCLK_DIS or by PIPE logic	
					This bit has higher priority than refclk_dis_fm_reg	
	[9:8]	0	r/w	RESERVED		
	7	0	r/w	clear_phy_fm_rst	Clear Phy_fm_rst Status	internal
					The rising edge of this register clear phy_fm_rst register	
					MCU shall write 0 then 1 to reset phy_fm_rst	
	6	0	r	phy_fm_rst	PHY Reset Status	internal
					1: PHY has been reset	
					0: PHY has not been reset	
	5	0	r/w	ref_fref_sel_fm_reg	Ref_fref_sel Control From Register Selection	internal
					1: Controlled by register REF_FREF_SEL[4:0]	
					0: Controlled by PIN_REF_FREF_SEL (PHY_ISOLATE_MODE=0) or by registers REF_FREF_SEL[4:0] ( PHY_ISOLATE_MODE=1)	
	[4:0]	5'h2	r/w	REF_FREF_SEL[4:0]	Reference Clock Frequency Select.	
					This registers indicate the reference clock frequency in MHz used at the SoC level for the PHY internal logic. 	
					5'h00: 25	
					5'h01: 30	
					5'h02: 40	
					5'h03: 50	
					5'h04: 62.5	
					5'h05: 100	
					5'h06: 125	
					5'h07: 156.25	
						
	# addr = 0xa324			input_cmn_pin_reg2	Input Interface Register2	
	[31:16]	16'h0	r/w	RESERVED[15:0]		
	15	0	r/w	RESERVED		
	[14:13]	2'h0	r/w	ana_cmn_tempc_level_todig[1:0]	Analog Temp Calibration Level To Digital	internal
					Set value of ana_tempc_level_todig when register ana_tempc_level_todig_fm_reg is 1 or PHY is in isolation/scan mode.	
	12	0	r/w	ana_cmn_tempc_level_todig_fm_reg	Analog Temp Calibration Level To Digital Control From Register Selection	internal
					Force value of ana_tempc_level_todig from register ana_tempc_level_todig.	
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	iddq	IDDQ Enable	internal
					Set IDDQ mode when register iddq_fm_reg or phy_isolate_mode is 1	
	7	0	r/w	iddq_fm_reg	IDDQ Control From Register Selection	internal
					1: IDDQ mode is controlled by register iddq	
					0: IDDQ mode is controlled by PIN_IDDQ if when register phy_isolate_mode is 0	
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	ana_cmn_pll_lock_ring	Set Value Of Ana_pll_lock_ring 	internal
					This register is valid when register ana_pll_lock_ring_fm_reg is 1 or PHY is in isolation/scan Mode.	
	3	0	r/w	ana_cmn_pll_lock_ring_fm_reg	Value Of Ana_pll_lock_ring Control From Register Selection	internal
					This register is used with register ana_pll_lock_ring	
	2	0	r/w	ana_cmn_pll_lock	Set Value Of Ana_pll_lock 	internal
					This register is valid when register ana_pll_lock_fm_reg is 1 or PHY is in isolation/scan Mode.	
	1	0	r/w	ana_cmn_pll_lock_fm_reg	Value Of Ana_pll_lock Control From Register Selection.	internal
					This register is used with register ana_pll_lock	
	0	0	r/w	RESERVED		internal
						
	# addr = 0xa328			ana_tsen_control	Input Interface Register3	
	[31:27]	5'h0	r	pin_ref_fref_sel_rd[4:0]	Reference Frequency Selection Read	internal
	26	0	r/w	ana_cmn_tsen_adc_rdy	Ana_tsen_adc_rdy 	internal
					Set value of ana_tsen_adc_rdy when register ana_tsen_adc_rdy_fm_reg is 1 or PHY is in isolation/scan mode.	
	25	0	r/w	ana_cmn_tsen_adc_rdy_fm_reg	Ana_tsen_adc_rdy Control From Register Selection	internal
					This register is used with register ana_tsen_adc_rdy	
	24	0	r/w	ana_cmn_impcal_out	Ana_cmn_impcal_out	internal
					Set value of ana_cmn_impcal_out when register ana_cmn_impcal_out_fm_reg is 1 or PHY is in isolation/scan mode.	
	23	0	r/w	ana_cmn_impcal_out_fm_reg	Value Of Ana_cmn_impcal_out Control From Register Selection	internal
					This register is used with register ana_cmn_impcal_out	
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	ana_cmn_vcoamp_hi	Analog VCO Amplitude High	internal
					Set value of ana_vcoamp_hi when register ana_vcoamp_hi_fm_reg is 1 or PH is in isolation/scan mode.	
	19	0	r/w	ana_cmn_vcoamp_hi_fm_reg	Analog VCO Amplitude High Control From Register Selection	internal
					This register is used with register ana_vcoamp_hi	
	18	0	r/w	burn_in_test	BURN_IN Test Mode	internal
					Set value of burn_in_test when register burn_in_test_fm_reg is 1 or PHY is in isolation/scan mode.	
	17	0	r/w	burn_in_test_fm_reg	Value Of Burn_in_test Control From Register Selection	internal
					This register is used with register burn_in_test	
	[16:12]	0	r/w	RESERVED		
	11	1	r/w	tsen_adc_rd_req	TSEN Data Read Request	internal
					0: Freeze ana_tsen_adc_data	
					1: Keep updating ana_tsen_adc_data	
	10	0	r	tsen_adc_rdy	TSEN Ready Signal For MCU	internal
					0: tsen_adc_data is invalid	
					1: tsen_adc_data is ready	
	[9:0]	10'h0	r	tsen_adc_data[9:0]	TSEN_ADC_DATA Output For MCU	internal
						
	# addr = 0xa32c			pllcal_reg0	PLL Calibration Related Register 0	
	[31:16]	0	r	fbc_pllcal_cnt[15:0]	Analog Feedback Clock Count Result	internal
					This value is used to compare feedback clock frequency against speed_thresh	
					When processmon_fclk_en = 1, this register is the count result for ANA_PROCESSMON_FCLK during process calibration	
					When processmon_fclk_en = 0 and fbc_pllcal_ring_en = 0, this register is the count result for ANA_FBC_PLLCAL during LC PLL calibration	
					When processmon_fclk_en = 0 and fbc_pllcal_ring_en = 1, this register is the count result for ANA_FBC_PLLCAL_RING during ring PLL calibration	
	[15:0]	16'h4f	r/w	fbc_cnt_timer[15:0]	Analog Feedback Clock Count Timer	internal
					The counters are based on reference clock. Count period is 1us or 4us	
					If reference clock is 20M, set 20*4us -1 = 79(dec) to count for 4us, set 19 for 1us	
					If reference clock is 62.5M, set 63*4us -1 = 251(dec) to count for 4us, set 63 for 1us	
						
	# addr = 0xa330			pllcal_reg1	PLL Calibration Related Register 1	
	31	0	r/w	ana_cmn_pll_vcon_overth_ring	VCON_OVERTH_RING Register Value	internal
					Set value of pll_vcon_overth_ring when register ana_pll_vcon_overth_ring_fm_reg is 1 or PHY is in isolation/scan mode.	
	30	0	r/w	ana_cmn_pll_vcon_overth_ring_fm_reg	VCON_OVERTH_RING From Register Selecton	internal
					This register is used with register ana_pll_vcon_overth_ring	
	29	0	r/w	ana_cmn_pll_vddvco_overth_ring	VDDVCO_OVERTH_RING Register Value	internal
					Set value of pll_vddvco_overth_ring when register ana_pll_vddvco_overth_ring_fm_reg is 1 or PHY is in isolation/scan mode.	
	28	0	r/w	ana_cmn_pll_vddvco_overth_ring_fm_reg	VDDVCO_OVERTH_RING From Register Force	internal
					This register is used with register ana_pll_vddvco_overth_ring	
	27	1	r/w	reset_ana_ring	Reset Analog Ring PLL	internal
					Analog interface RESET_ANA_RING control register	
	[26:15]	0	r/w	RESERVED		
	14	1	r/w	vddvco_overth_ring_req	VDDVCO Over Threshold Analog Flag Request	internal
					Toggle this signal before read ana_vddvco_overth_ring	
					0: Analog signal can't pass to digital side	
					1: Analog signal is latched and pass to digital side	
	13	1	r/w	vcon_overth_ring_req	VCON Over Threshold Analog Flag Request	internal
					Toggle this signal before read ana_vcon_overth_ring	
					0: Analog signal can't pass to digital side	
					1: Analog signal is latched and pass to digital side	
	12	1	r/w	vcoamp_hi_req	VCO Amplitude High Analog Flag Request	internal
					Toggle this signal before read ana_vcoamp_hi_rd	
					0: Analog signal can't pass to digital side	
					1: Analog signal is latched and pass to digital side	
	11	0	r	ana_vddvco_overth_ring	VDDVCO Over Threshold Flag For Ring PLL During Calibration	internal
					0: VDDVCO not over threshold	
					1: VDDVCO over threshold	
	10	0	r	ana_vcon_overth_ring	VCON Over Threshold Flag For Ring PLL During Calibration	internal
					0: VCON not over threshold	
					1: VCON over threshold	
	9	0	r/w	fbc_pllcal_ring_en	PLL Calibration Clock Selection	internal
					0: Select FBC_PLLCAL from LC PLL in PLL calibration (set processmon_fclk_en = 0)	
					1: Select FBC_PLLCAL_RING from Ring PLL in PLL calibration (set processmon_fclk_en = 0)	
	8	0	r	ana_processmon_fclk_rdy_rd	Analog Process Monitor FCLK Ready Readback	internal
					Analog ANA_PROCESSMON_FCLK_RDY Readback Value	
	[7:4]	4'h8	r/w	ANA_PROCESS_VALUE[3:0]	Process Calibration Value To Analog	
					Typically, this field holds the result of process calibration	
	3	0	r/w	processmon_fclk_en	Process Calibration Clock Selection	internal
					0: Select FBC_PLLCAL or FBC_PLLCAL_RING in PLL calibration (depend on fbc_pllcal_ring_en)	
					1: Select PROCESSMON_FCLK in process calibration	
	2	0	r	ana_vcoamp_hi_rd	Analog VCO Amplitude Flag	internal
					Analog feedback flag VCOAMP_HI in PLL amplitude calibration	
	1	0	r	fbc_pllcal_cnt_ready	Feedback Clock Count Result Ready	internal
					This register is set to 1 to indicate the feedback clock count result fbc_pllcal_cnt[] is ready to read	
	0	0	r/w	fbc_cnt_start	Feedback Clock Count Start	internal
					Set to 1 to start feedback clock counter. The count result can be read at register fbc_pllcal_cnt	
						
	# addr = 0xa334			clkgen_cmn_reg1	Clock gen cmn reg1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	refclk_dis_ack_force	PIN_REFCLK_DIS_ACK Control From Register Selection	internal
					0: PIN_REFCLK_DIS_ACK is controlled by internal logic	
					1: PIN_REFCLK_DIS_ACK is controlled by register value refclk_dis_ack	
	28	0	r/w	refclk_dis_ack	PIN_REFCLK_DIS_ACK Value	internal
					Valid only when register refclk_dis_ack_forceis 1.	
	27	0	r/w	ref_clk_en	Force Referece Clock Enable. 	internal
					This register has highest priority and ignores the PIN_REFCLK_DIS value.	
	26	0	r/w	rst_fbc_pllcal_clk	Reset FBC PLL Calibration Clock	internal
					1: Reset	
					0: Not reset	
	25	0	r/w	rst_pm_150m_clk	Reset Power Control  Clock	internal
					1: Reset	
					0: Not reset	
	24	0	r/w	rst_ref_clk	Reset Reference Clock	internal
					1: Reset	
					0: Not reset	
	23	1	r/w	pm_150m_clk_en	150M Clock Enable	internal
					This Clock is for power control module	
					1: Enable	
					0: Disable	
	[22:16]	0	r/w	RESERVED		
	[15:8]	8'h18	r/w	ref1m_gen_div[7:0]	Reference 1 MHz Generation Divider	internal
	[7:4]	0	r/w	RESERVED		
	3	1	r/w	EN_LANE3	Enable Lane 3	
	2	1	r/w	EN_LANE2	Enable Lane 2	
	1	1	r/w	EN_LANE1	Enable Lane 1	
	0	1	r/w	EN_LANE0	Enable Lane 0	
						
	# addr = 0xa338			spd_cmn_reg1	Speed control common register 1	
	[31:10]	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0xa33c			output_cmn_pin_reg0		
	[31:3]	0	r/w	RESERVED		
	2	0	r/w	ana_clk100m_125m_sel	PIN_CLK100M_125M Clock Frequency Selection	internal
					0: Outputs 100MHz clock on PIN_CLK100M_125M	
					1: Outputs 125MHz clock on PIN_CLK100M_125M	
	1	0	r/w	ana_clk100m_125m_en	PIN_CLK100M_125M Enable	internal
					0: Not enable	
					1: Enable	
	0	0	r/w	ana_clk100m_125m_div	Analog 100M 125M Clock Divider	internal
					0: Divide by 16 to generate 500M clock	
					1: Divide by 20 to generate 500M clock	
						
	# addr = 0xa340			cmn_calibration	_field description_	
	[31:16]	16'h31	r/w	ana_tsen_adc_clk_cnt[15:0]	Analog Temp Sensor Clock Frequency Count	internal
					Set ana_tsen_adc_clk frequency based on refclk	
	[15:12]	0	r/w	RESERVED		
	11	1	r/w	ana_tsen_adc_clk_en 	Analog Temp Sensor Clock Frequency Count Enable	internal
					Enable ana_tsen_adc_clk for analog temp. sensor	
	10	0	r/w	ana_tsen_adc_start	Analog Input TSEN_ADC_START Control	internal
	9	1	r/w	ana_tsen_adc_reset	Analog Input ANA_TSEN_ADC_RESET Control	internal
	8	0	r/w	ana_tsen_adc_en	Analog Input ANA_TSEN_ADC_EN Control	internal
	[7:5]	0	r/w	RESERVED		
	4	1	r/w	ana_cmn_impcal_out_req	Analog IMP Calibration Read Out Request	internal
					Common register shared between Tx impedance calibration and Rx impedance calibration.	
					0: Freeze ana_cmn_impcal_out_rd	
					1: Continue updating ana_cmn_impcal_out_rd	
	3	0	r	ana_cmn_impcal_out_rd	Analog ANA_CMN_IMPCAL_OUT	internal
	2	1	r/w	ana_tempc_level_todig_rd_req	Temperature Calibration Analog Feedback Read Request	internal
					0: Freeze ana_tempc_level_todig_rd	
					1: Keep updating ana_tempc_level_todig_rd	
	[1:0]	0	r	ana_tempc_level_todig_rd[1:0]	Analog Temp Calibration Level To Digital Indicator	internal
					Analog output flag ANA_TEMPC_LEVEL_TODIG valid during temp calibration 	
						
	# addr = 0xa344			_fieldname_	_field description_	
	[31:0]	0	r/w	RESERVED		
						
	# addr = 0xa348			input_cmn_pin_reg3	Input Interface Register4	
	[31:11]	0	r/w	RESERVED		
	10	0	r/w	ana_cmn_tsen_adc_data_fm_reg	Force Value Of Ana_tsen_adc_data From Register.	internal
	[9:0]	10'h0	r/w	ana_cmn_tsen_adc_data[9:0]	Ana_tsen_adc_data	internal
					Set value of ana_tsen_adc_data when register ana_tsen_adc_data_fm_reg is 1 or in isolation/scan mode.	
						
	# addr = 0xa34c			pm_cmn_reg2	Power control common register 2	
	[31:29]	0	r/w	RESERVED		
	28	0	r/w	ana_pu_tx_or_force	Force Value Of PU_TX_OR	internal
	27	0	r/w	ana_pu_tx_or	Logic OR'ed Value Of All PU_TX Signals	internal
					Logic OR All PU_TX Signals Together And Send To Analog CMN Block	
	26	0	r/w	ana_pll_clk_ready_pre0	PLL_CLK_READY_PRE0 Sigal Value For LC PLL	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	25	0	r/w	ana_pll_clk_ready_pre1	PLL_CLK_READY_PRE1 Sigal Value For LC PLL	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	24	0	r/w	ana_pll_clk_ready	PLL_CLK_READY Sigal Value For LC PLL	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	23	0	r/w	ana_pll_clk_ready_pre0_ring	PLL_CLK_READY_PRE0 Sigal Value For Ring PLL	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	22	0	r/w	ana_pll_clk_ready_pre1_ring	PLL_CLK_READY_PRE1 Sigal Value For Ring PLL	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	21	0	r/w	ana_pll_clk_ready_ring	PLL_CLK_READY Sigal Value For LC PLL For Ring PLL	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	20	0	r/w	RESERVED		
	19	0	r/w	ana_pu_ivref	Analog Input ANA_PU_IVREF Control	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	18	0	r/w	ana_pu_ivref_dly1	Analog Input ANA_PU_IVREF_DLY1 Control	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	17	0	r/w	ana_pu_ivref_dly2	Analog Input ANA_PU_IVREF_DLY2 Control	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	16	0	r/w	ana_pu_ivref_dly3	Analog Input ANA_PU_IVREF_DLY3 Control	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	[15:11]	0	r/w	RESERVED		
	10	0	r/w	ana_pu_pll_dly_ring	Power Up Pll Delay For Ring PLL	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	[9:0]	0	r/w	RESERVED		
						
	# addr = 0xa354			test5	_field description_	
	[31:16]	0	r/w	testbus_dbg[15:0]	Debug Dummy Register. 	internal
					Used For Shadow Register During Debug	
	[15:0]	0	r/w	RESERVED		
						
	# addr = 0xa358			cmn_reserved_reg1	Common Reserved Register 1	
	[31:16]	0	r	cmn_ana_rsvd_out_rd[15:0]	CMN_ANA_RSVD_OUT Value	internal
	[15:0]	0	r	pin_reserved_input_rd[15:0]	PIN_RESERVED_INPUT Value	internal
						
	# addr = 0xa35c			cmn_reserved_reg2	Common Reserved Register 2	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	[15:0]	0	r/w	pin_reserved_output[15:0]	PIN_RESERVED_OUTPUT Value	internal
						
	# addr = 0xa3f8			cid_reg0	Chip ID	
	[31:28]	4'h4	r	CID0[7:4]	PHY Technology. 	
					This field defines the process node used for this PHY design.	
					{CID0 comes from the IP.}	
					4'b0000: 90 nm or 80 nm	
					4'b0001: 65 nm or 55 nm	
					4'b0010: 40 nm	
					4'b0011: 28 nm	
					4'b0100: 16nm	
					Other values: Reserved	
	[27:24]	4'h3	r	CID0[3:0]	PHY Type. 	
					This field defines the PHY type.	
					{CID0 comes from the IP.}	
					4'b0000: COMPHY-L	
					4'b0001: COMPHY-M	
					4'b0010: COMPHY-H	
					4'b0011: COMPHY-S	
					4'b0100: COMPHY_56G	
					Others: Reserved	
	[23:20]	0	r	CID1[7:4]	Major Revision.	
					This field defines the all-layer change for a given PHY type. This field is incremented each time an all-layer revision is taped out.	
					{CID1 comes from the SoC.}	
	[19:16]	0	r	CID1[3:0]	Minor Revision.	
					This field defines a metal revision to a given PHY type. This field is incremented each time a metal revision is taped out for the PHY for a given major revision.	
					{CID1 comes from the SoC.}	
	[15:14]	2'h1	r	cid3[7:6]	Process Node	internal
					2'b00: FF+	
					2'b01: FFC	
					2'b10: Reserved	
					2'b11: Reserved	
	[13:12]	2'h0	r	cid3[5:4]	Foundry	internal
					2'b00: TSMC	
					2'b01: UMC	
					2'b10: Reserved	
					2'b11: Reserved	
	[11:10]	2'h3	r	cid3[3:2]	Chip Threshold	internal
					2'b00: SVT Only	
					2'b01: SVT + HVT	
					2'b10: SVT + LVT	
					2'b11: LVT Only	
	[9:8]	2'h3	r	cid3[1:0]	Digital Threshold	internal
					2'b00: SVT Only	
					2'b01: SVT + HVT	
					2'b10: SVT + LVT	
					2'b11: LVT Only	
	[7:0]	8'h10	r	cid2[7:0]	Main Revision	internal
					It is from CHIP_ID	
						
	# addr = 0xa3fc			cid_reg1	_field description_	
	[31:29]	3'h2	r	PHY_LANE_NUM[2:0]	Physical Number Of Lanes	
					The physically supported number of lanes in this PHY	
					3'h0: 1 lane	
					3'h1: 2 lanes	
					3'h2: 4 lanes	
					Others: reserved	
	[28:24]	0	r/w	RESERVED		
	[23:16]	8'h10	r	dig_id[7:0]	Digital Revision	internal
					dig_id[7:4]: Digital wrapper major Revision. Defines the all layer change for a given PHY type.	
					dig_id[3:0]: Digital wrapper Minor revision. Defines a metal revision to a given phy type and major revision. 	
					This field is incremented every time a metal revision is taped out for the PHY for a given major rev. 	
	[15:0]	16'h0000	r	ana_id[15:0]	Analog ID	internal
					
	# addr = 0xe000			AutoSpeed0	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	fbdiv_pioff_rate0[9:8]	TBD	
	[23:16]	8'h40	r/w	fbdiv_pioff_rate0[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h0	r/w	pll_rate_sel_pioff_rate0[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	pll_reg_sel_pioff_rate0[2:0]	TBD	
					
	# addr = 0xe004			AutoSpeed1	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	vind_band_sel_pioff_rate0	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h1	r/w	refdiv_pioff_rate0[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	fbdiv_cal_pioff_rate0[9:8]	TBD	
	[7:0]	8'h14	r/w	fbdiv_cal_pioff_rate0[7:0]	TBD	
					
	# addr = 0xe008			AutoSpeed2	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	div_1g_fbck_pioff_rate0[9:8]	TBD	
	[23:16]	8'ha	r/w	div_1g_fbck_pioff_rate0[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	div_1g_pioff_rate0[9:8]	TBD	
	[7:0]	8'h28	r/w	div_1g_pioff_rate0[7:0]	TBD	
					
	# addr = 0xe00c			AutoSpeed3	TBD
	[31:24]	8'h0	r/w	init_txfoffs_pioff_rate0[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h1	r/w	pll_lpfc_pioff_rate0[1:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_lpfr_pioff_rate0[1:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h9	r/w	icp_lc_pioff_rate0[4:0]	TBD	
					
	# addr = 0xe010			AutoSpeed4	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	lccap_usb_pioff_rate0	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h7	r/w	speed_thresh_pioff_rate0[11:8]	TBD	
	[15:8]	8'hda	r/w	speed_thresh_pioff_rate0[7:0]	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	init_txfoffs_pioff_rate0[9:8]	TBD	
					
	# addr = 0xe014			AutoSpeed5	TBD
	[31:24]	8'haf	r/w	ssc_m_pioff_rate0[7:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	ssc_step_pioff_rate0[10:8]	TBD	
	[15:8]	8'h0	r/w	ssc_step_pioff_rate0[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	ssc_acc_factor_pioff_rate0	TBD	
					
	# addr = 0xe018			AutoSpeed6	TBD
	[31:8]	0	r/w	RESERVED		
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h9	r/w	ssc_m_pioff_rate0[12:8]	TBD	
					
	# addr = 0xe01c			AutoSpeed7	TBD
					
	# addr = 0xe020			AutoSpeed8	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	fbdiv_pioff_rate1[9:8]	TBD	
	[23:16]	8'h84	r/w	fbdiv_pioff_rate1[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h1	r/w	pll_rate_sel_pioff_rate1[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	pll_reg_sel_pioff_rate1[2:0]	TBD	
					
	# addr = 0xe024			AutoSpeed9	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	vind_band_sel_pioff_rate1	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h2	r/w	refdiv_pioff_rate1[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	fbdiv_cal_pioff_rate1[9:8]	TBD	
	[7:0]	8'h15	r/w	fbdiv_cal_pioff_rate1[7:0]	TBD	
					
	# addr = 0xe028			AutoSpeed10	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	div_1g_fbck_pioff_rate1[9:8]	TBD	
	[23:16]	8'ha	r/w	div_1g_fbck_pioff_rate1[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	div_1g_pioff_rate1[9:8]	TBD	
	[7:0]	8'h29	r/w	div_1g_pioff_rate1[7:0]	TBD	
					
	# addr = 0xe02c			AutoSpeed11	TBD
	[31:24]	8'h0	r/w	init_txfoffs_pioff_rate1[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h1	r/w	pll_lpfc_pioff_rate1[1:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_lpfr_pioff_rate1[1:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'hc	r/w	icp_lc_pioff_rate1[4:0]	TBD	
					
	# addr = 0xe030			AutoSpeed12	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	lccap_usb_pioff_rate1	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h7	r/w	speed_thresh_pioff_rate1[11:8]	TBD	
	[15:8]	8'hb6	r/w	speed_thresh_pioff_rate1[7:0]	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	init_txfoffs_pioff_rate1[9:8]	TBD	
					
	# addr = 0xe034			AutoSpeed13	TBD
	[31:24]	8'hfb	r/w	ssc_m_pioff_rate1[7:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	ssc_step_pioff_rate1[10:8]	TBD	
	[15:8]	8'h0	r/w	ssc_step_pioff_rate1[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	ssc_acc_factor_pioff_rate1	TBD	
					
	# addr = 0xe038			AutoSpeed14	TBD
	[31:8]	0	r/w	RESERVED		
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h9	r/w	ssc_m_pioff_rate1[12:8]	TBD	
					
	# addr = 0xe03c			AutoSpeed15	TBD
					
	# addr = 0xe040			AutoSpeed16	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	fbdiv_pioff_rate2[9:8]	TBD	
	[23:16]	8'h4e	r/w	fbdiv_pioff_rate2[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h2	r/w	pll_rate_sel_pioff_rate2[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h3	r/w	pll_reg_sel_pioff_rate2[2:0]	TBD	
					
	# addr = 0xe044			AutoSpeed17	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	vind_band_sel_pioff_rate2	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h1	r/w	refdiv_pioff_rate2[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	fbdiv_cal_pioff_rate2[9:8]	TBD	
	[7:0]	8'h18	r/w	fbdiv_cal_pioff_rate2[7:0]	TBD	
					
	# addr = 0xe048			AutoSpeed18	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	div_1g_fbck_pioff_rate2[9:8]	TBD	
	[23:16]	8'hc	r/w	div_1g_fbck_pioff_rate2[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	div_1g_pioff_rate2[9:8]	TBD	
	[7:0]	8'h31	r/w	div_1g_pioff_rate2[7:0]	TBD	
					
	# addr = 0xe04c			AutoSpeed19	TBD
	[31:24]	8'h0	r/w	init_txfoffs_pioff_rate2[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h1	r/w	pll_lpfc_pioff_rate2[1:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_lpfr_pioff_rate2[1:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h8	r/w	icp_lc_pioff_rate2[4:0]	TBD	
					
	# addr = 0xe050			AutoSpeed20	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	lccap_usb_pioff_rate2	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h7	r/w	speed_thresh_pioff_rate2[11:8]	TBD	
	[15:8]	8'hf9	r/w	speed_thresh_pioff_rate2[7:0]	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	init_txfoffs_pioff_rate2[9:8]	TBD	
					
	# addr = 0xe054			AutoSpeed21	TBD
	[31:24]	8'hcd	r/w	ssc_m_pioff_rate2[7:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	ssc_step_pioff_rate2[10:8]	TBD	
	[15:8]	8'h0	r/w	ssc_step_pioff_rate2[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	ssc_acc_factor_pioff_rate2	TBD	
					
	# addr = 0xe058			AutoSpeed22	TBD
	[31:8]	0	r/w	RESERVED		
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'hb	r/w	ssc_m_pioff_rate2[12:8]	TBD	
					
	# addr = 0xe05c			AutoSpeed23	TBD
					
	# addr = 0xe060			AutoSpeed24	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	fbdiv_pioff_rate3[9:8]	TBD	
	[23:16]	8'h50	r/w	fbdiv_pioff_rate3[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h3	r/w	pll_rate_sel_pioff_rate3[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h3	r/w	pll_reg_sel_pioff_rate3[2:0]	TBD	
					
	# addr = 0xe064			AutoSpeed25	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	vind_band_sel_pioff_rate3	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h1	r/w	refdiv_pioff_rate3[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	fbdiv_cal_pioff_rate3[9:8]	TBD	
	[7:0]	8'h19	r/w	fbdiv_cal_pioff_rate3[7:0]	TBD	
					
	# addr = 0xe068			AutoSpeed26	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	div_1g_fbck_pioff_rate3[9:8]	TBD	
	[23:16]	8'hd	r/w	div_1g_fbck_pioff_rate3[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	div_1g_pioff_rate3[9:8]	TBD	
	[7:0]	8'h32	r/w	div_1g_pioff_rate3[7:0]	TBD	
					
	# addr = 0xe06c			AutoSpeed27	TBD
	[31:24]	8'h0	r/w	init_txfoffs_pioff_rate3[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h1	r/w	pll_lpfc_pioff_rate3[1:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_lpfr_pioff_rate3[1:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h6	r/w	icp_lc_pioff_rate3[4:0]	TBD	
					
	# addr = 0xe070			AutoSpeed28	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	lccap_usb_pioff_rate3	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h7	r/w	speed_thresh_pioff_rate3[11:8]	TBD	
	[15:8]	8'hda	r/w	speed_thresh_pioff_rate3[7:0]	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	init_txfoffs_pioff_rate3[9:8]	TBD	
					
	# addr = 0xe074			AutoSpeed29	TBD
	[31:24]	8'h1b	r/w	ssc_m_pioff_rate3[7:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	ssc_step_pioff_rate3[10:8]	TBD	
	[15:8]	8'h0	r/w	ssc_step_pioff_rate3[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	ssc_acc_factor_pioff_rate3	TBD	
					
	# addr = 0xe078			AutoSpeed30	TBD
	[31:8]	0	r/w	RESERVED		
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'hc	r/w	ssc_m_pioff_rate3[12:8]	TBD	
					
	# addr = 0xe07c			AutoSpeed31	TBD
					
	# addr = 0xe080			AutoSpeed32	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	fbdiv_pioff_rate4[9:8]	TBD	
	[23:16]	8'ha5	r/w	fbdiv_pioff_rate4[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	pll_rate_sel_pioff_rate4[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h3	r/w	pll_reg_sel_pioff_rate4[2:0]	TBD	
					
	# addr = 0xe084			AutoSpeed33	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	vind_band_sel_pioff_rate4	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h2	r/w	refdiv_pioff_rate4[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	fbdiv_cal_pioff_rate4[9:8]	TBD	
	[7:0]	8'h1a	r/w	fbdiv_cal_pioff_rate4[7:0]	TBD	
					
	# addr = 0xe088			AutoSpeed34	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	div_1g_fbck_pioff_rate4[9:8]	TBD	
	[23:16]	8'hd	r/w	div_1g_fbck_pioff_rate4[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	div_1g_pioff_rate4[9:8]	TBD	
	[7:0]	8'h34	r/w	div_1g_pioff_rate4[7:0]	TBD	
					
	# addr = 0xe08c			AutoSpeed35	TBD
	[31:24]	8'h0	r/w	init_txfoffs_pioff_rate4[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h1	r/w	pll_lpfc_pioff_rate4[1:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_lpfr_pioff_rate4[1:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h9	r/w	icp_lc_pioff_rate4[4:0]	TBD	
					
	# addr = 0xe090			AutoSpeed36	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	lccap_usb_pioff_rate4	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h7	r/w	speed_thresh_pioff_rate4[11:8]	TBD	
	[15:8]	8'hc9	r/w	speed_thresh_pioff_rate4[7:0]	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	init_txfoffs_pioff_rate4[9:8]	TBD	
					
	# addr = 0xe094			AutoSpeed37	TBD
	[31:24]	8'h7b	r/w	ssc_m_pioff_rate4[7:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	ssc_step_pioff_rate4[10:8]	TBD	
	[15:8]	8'h0	r/w	ssc_step_pioff_rate4[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	ssc_acc_factor_pioff_rate4	TBD	
					
	# addr = 0xe098			AutoSpeed38	TBD
	[31:8]	0	r/w	RESERVED		
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'hc	r/w	ssc_m_pioff_rate4[12:8]	TBD	
					
	# addr = 0xe09c			AutoSpeed39	TBD
					
	# addr = 0xe0a0			AutoSpeed40	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	fbdiv_pioff_rate5[9:8]	TBD	
	[23:16]	8'haa	r/w	fbdiv_pioff_rate5[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h5	r/w	pll_rate_sel_pioff_rate5[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h4	r/w	pll_reg_sel_pioff_rate5[2:0]	TBD	
					
	# addr = 0xe0a4			AutoSpeed41	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	vind_band_sel_pioff_rate5	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h2	r/w	refdiv_pioff_rate5[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	fbdiv_cal_pioff_rate5[9:8]	TBD	
	[7:0]	8'h1b	r/w	fbdiv_cal_pioff_rate5[7:0]	TBD	
					
	# addr = 0xe0a8			AutoSpeed42	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	div_1g_fbck_pioff_rate5[9:8]	TBD	
	[23:16]	8'hd	r/w	div_1g_fbck_pioff_rate5[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	div_1g_pioff_rate5[9:8]	TBD	
	[7:0]	8'h35	r/w	div_1g_pioff_rate5[7:0]	TBD	
					
	# addr = 0xe0ac			AutoSpeed43	TBD
	[31:24]	8'h0	r/w	init_txfoffs_pioff_rate5[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h1	r/w	pll_lpfc_pioff_rate5[1:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_lpfr_pioff_rate5[1:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h9	r/w	icp_lc_pioff_rate5[4:0]	TBD	
					
	# addr = 0xe0b0			AutoSpeed44	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	lccap_usb_pioff_rate5	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h7	r/w	speed_thresh_pioff_rate5[11:8]	TBD	
	[15:8]	8'hb9	r/w	speed_thresh_pioff_rate5[7:0]	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	init_txfoffs_pioff_rate5[9:8]	TBD	
					
	# addr = 0xe0b4			AutoSpeed45	TBD
	[31:24]	8'hdb	r/w	ssc_m_pioff_rate5[7:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	ssc_step_pioff_rate5[10:8]	TBD	
	[15:8]	8'h0	r/w	ssc_step_pioff_rate5[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	ssc_acc_factor_pioff_rate5	TBD	
					
	# addr = 0xe0b8			AutoSpeed46	TBD
	[31:8]	0	r/w	RESERVED		
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'hc	r/w	ssc_m_pioff_rate5[12:8]	TBD	
					
	# addr = 0xe0bc			AutoSpeed47	TBD
					
	# addr = 0xe0c0			AutoSpeed48	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	fbdiv_pioff_rate6[9:8]	TBD	
	[23:16]	8'hb0	r/w	fbdiv_pioff_rate6[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h6	r/w	pll_rate_sel_pioff_rate6[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h4	r/w	pll_reg_sel_pioff_rate6[2:0]	TBD	
					
	# addr = 0xe0c4			AutoSpeed49	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	vind_band_sel_pioff_rate6	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h2	r/w	refdiv_pioff_rate6[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	fbdiv_cal_pioff_rate6[9:8]	TBD	
	[7:0]	8'h1c	r/w	fbdiv_cal_pioff_rate6[7:0]	TBD	
					
	# addr = 0xe0c8			AutoSpeed50	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	div_1g_fbck_pioff_rate6[9:8]	TBD	
	[23:16]	8'he	r/w	div_1g_fbck_pioff_rate6[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	div_1g_pioff_rate6[9:8]	TBD	
	[7:0]	8'h37	r/w	div_1g_pioff_rate6[7:0]	TBD	
					
	# addr = 0xe0cc			AutoSpeed51	TBD
	[31:24]	8'h0	r/w	init_txfoffs_pioff_rate6[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h1	r/w	pll_lpfc_pioff_rate6[1:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_lpfr_pioff_rate6[1:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h9	r/w	icp_lc_pioff_rate6[4:0]	TBD	
					
	# addr = 0xe0d0			AutoSpeed52	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	lccap_usb_pioff_rate6	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h7	r/w	speed_thresh_pioff_rate6[11:8]	TBD	
	[15:8]	8'hb6	r/w	speed_thresh_pioff_rate6[7:0]	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	init_txfoffs_pioff_rate6[9:8]	TBD	
					
	# addr = 0xe0d4			AutoSpeed53	TBD
	[31:24]	8'h51	r/w	ssc_m_pioff_rate6[7:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	ssc_step_pioff_rate6[10:8]	TBD	
	[15:8]	8'h0	r/w	ssc_step_pioff_rate6[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	ssc_acc_factor_pioff_rate6	TBD	
					
	# addr = 0xe0d8			AutoSpeed54	TBD
	[31:8]	0	r/w	RESERVED		
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'hd	r/w	ssc_m_pioff_rate6[12:8]	TBD	
					
	# addr = 0xe0dc			AutoSpeed55	TBD
					
	# addr = 0xe0e0			AutoSpeed56	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	fbdiv_pioff_rate7[9:8]	TBD	
	[23:16]	8'hb4	r/w	fbdiv_pioff_rate7[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h7	r/w	pll_rate_sel_pioff_rate7[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h4	r/w	pll_reg_sel_pioff_rate7[2:0]	TBD	
					
	# addr = 0xe0e4			AutoSpeed57	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	vind_band_sel_pioff_rate7	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h2	r/w	refdiv_pioff_rate7[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	fbdiv_cal_pioff_rate7[9:8]	TBD	
	[7:0]	8'h1c	r/w	fbdiv_cal_pioff_rate7[7:0]	TBD	
					
	# addr = 0xe0e8			AutoSpeed58	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	div_1g_fbck_pioff_rate7[9:8]	TBD	
	[23:16]	8'he	r/w	div_1g_fbck_pioff_rate7[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	div_1g_pioff_rate7[9:8]	TBD	
	[7:0]	8'h38	r/w	div_1g_pioff_rate7[7:0]	TBD	
					
	# addr = 0xe0ec			AutoSpeed59	TBD
	[31:24]	8'h0	r/w	init_txfoffs_pioff_rate7[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h1	r/w	pll_lpfc_pioff_rate7[1:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_lpfr_pioff_rate7[1:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h9	r/w	icp_lc_pioff_rate7[4:0]	TBD	
					
	# addr = 0xe0f0			AutoSpeed60	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	lccap_usb_pioff_rate7	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h7	r/w	speed_thresh_pioff_rate7[11:8]	TBD	
	[15:8]	8'he3	r/w	speed_thresh_pioff_rate7[7:0]	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	init_txfoffs_pioff_rate7[9:8]	TBD	
					
	# addr = 0xe0f4			AutoSpeed61	TBD
	[31:24]	8'h9d	r/w	ssc_m_pioff_rate7[7:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	ssc_step_pioff_rate7[10:8]	TBD	
	[15:8]	8'h0	r/w	ssc_step_pioff_rate7[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	ssc_acc_factor_pioff_rate7	TBD	
					
	# addr = 0xe0f8			AutoSpeed62	TBD
	[31:8]	0	r/w	RESERVED		
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'hd	r/w	ssc_m_pioff_rate7[12:8]	TBD	
					
	# addr = 0xe0fc			AutoSpeed63	TBD
					
	# addr = 0xe100			AutoSpeed64	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	fbdiv_pioff_rate8[9:8]	TBD	
	[23:16]	8'hb3	r/w	fbdiv_pioff_rate8[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h8	r/w	pll_rate_sel_pioff_rate8[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h4	r/w	pll_reg_sel_pioff_rate8[2:0]	TBD	
					
	# addr = 0xe104			AutoSpeed65	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	vind_band_sel_pioff_rate8	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h2	r/w	refdiv_pioff_rate8[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	fbdiv_cal_pioff_rate8[9:8]	TBD	
	[7:0]	8'h1c	r/w	fbdiv_cal_pioff_rate8[7:0]	TBD	
					
	# addr = 0xe108			AutoSpeed66	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	div_1g_fbck_pioff_rate8[9:8]	TBD	
	[23:16]	8'he	r/w	div_1g_fbck_pioff_rate8[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	div_1g_pioff_rate8[9:8]	TBD	
	[7:0]	8'h38	r/w	div_1g_pioff_rate8[7:0]	TBD	
					
	# addr = 0xe10c			AutoSpeed67	TBD
	[31:24]	8'hdb	r/w	init_txfoffs_pioff_rate8[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h1	r/w	pll_lpfc_pioff_rate8[1:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_lpfr_pioff_rate8[1:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h9	r/w	icp_lc_pioff_rate8[4:0]	TBD	
					
	# addr = 0xe110			AutoSpeed68	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	lccap_usb_pioff_rate8	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h7	r/w	speed_thresh_pioff_rate8[11:8]	TBD	
	[15:8]	8'hda	r/w	speed_thresh_pioff_rate8[7:0]	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h3	r/w	init_txfoffs_pioff_rate8[9:8]	TBD	
					
	# addr = 0xe114			AutoSpeed69	TBD
	[31:24]	8'h8f	r/w	ssc_m_pioff_rate8[7:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	ssc_step_pioff_rate8[10:8]	TBD	
	[15:8]	8'h0	r/w	ssc_step_pioff_rate8[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	ssc_acc_factor_pioff_rate8	TBD	
					
	# addr = 0xe118			AutoSpeed70	TBD
	[31:8]	0	r/w	RESERVED		
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'hd	r/w	ssc_m_pioff_rate8[12:8]	TBD	
					
	# addr = 0xe11c			AutoSpeed71	TBD
					
	# addr = 0xe120			AutoSpeed72	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	fbdiv_pion_rate0[9:8]	TBD	
	[23:16]	8'h20	r/w	fbdiv_pion_rate0[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h0	r/w	pll_rate_sel_pion_rate0[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	pll_reg_sel_pion_rate0[2:0]	TBD	
					
	# addr = 0xe124			AutoSpeed73	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	vind_band_sel_pion_rate0	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h2	r/w	refdiv_pion_rate0[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	fbdiv_cal_pion_rate0[9:8]	TBD	
	[7:0]	8'h14	r/w	fbdiv_cal_pion_rate0[7:0]	TBD	
					
	# addr = 0xe128			AutoSpeed74	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	div_1g_fbck_pion_rate0[9:8]	TBD	
	[23:16]	8'ha	r/w	div_1g_fbck_pion_rate0[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	div_1g_pion_rate0[9:8]	TBD	
	[7:0]	8'h28	r/w	div_1g_pion_rate0[7:0]	TBD	
					
	# addr = 0xe12c			AutoSpeed75	TBD
	[31:24]	8'h0	r/w	init_txfoffs_pion_rate0[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h1	r/w	pll_lpfc_pion_rate0[1:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_lpfr_pion_rate0[1:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'hc	r/w	icp_lc_pion_rate0[4:0]	TBD	
					
	# addr = 0xe130			AutoSpeed76	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	lccap_usb_pion_rate0	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h7	r/w	speed_thresh_pion_rate0[11:8]	TBD	
	[15:8]	8'hda	r/w	speed_thresh_pion_rate0[7:0]	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	init_txfoffs_pion_rate0[9:8]	TBD	
					
	# addr = 0xe134			AutoSpeed77	TBD
	[31:24]	8'haf	r/w	ssc_m_pion_rate0[7:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	ssc_step_pion_rate0[10:8]	TBD	
	[15:8]	8'h51	r/w	ssc_step_pion_rate0[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	ssc_acc_factor_pion_rate0	TBD	
					
	# addr = 0xe138			AutoSpeed78	TBD
	[31:8]	0	r/w	RESERVED		
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h9	r/w	ssc_m_pion_rate0[12:8]	TBD	
					
	# addr = 0xe13c			AutoSpeed79	TBD
					
	# addr = 0xe140			AutoSpeed80	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	fbdiv_pion_rate1[9:8]	TBD	
	[23:16]	8'h21	r/w	fbdiv_pion_rate1[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h1	r/w	pll_rate_sel_pion_rate1[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	pll_reg_sel_pion_rate1[2:0]	TBD	
					
	# addr = 0xe144			AutoSpeed81	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	vind_band_sel_pion_rate1	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h2	r/w	refdiv_pion_rate1[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	fbdiv_cal_pion_rate1[9:8]	TBD	
	[7:0]	8'h15	r/w	fbdiv_cal_pion_rate1[7:0]	TBD	
					
	# addr = 0xe148			AutoSpeed82	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	div_1g_fbck_pion_rate1[9:8]	TBD	
	[23:16]	8'ha	r/w	div_1g_fbck_pion_rate1[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	div_1g_pion_rate1[9:8]	TBD	
	[7:0]	8'h29	r/w	div_1g_pion_rate1[7:0]	TBD	
					
	# addr = 0xe14c			AutoSpeed83	TBD
	[31:24]	8'h0	r/w	init_txfoffs_pion_rate1[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h1	r/w	pll_lpfc_pion_rate1[1:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_lpfr_pion_rate1[1:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'hc	r/w	icp_lc_pion_rate1[4:0]	TBD	
					
	# addr = 0xe150			AutoSpeed84	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	lccap_usb_pion_rate1	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h7	r/w	speed_thresh_pion_rate1[11:8]	TBD	
	[15:8]	8'hb6	r/w	speed_thresh_pion_rate1[7:0]	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	init_txfoffs_pion_rate1[9:8]	TBD	
					
	# addr = 0xe154			AutoSpeed85	TBD
	[31:24]	8'hfb	r/w	ssc_m_pion_rate1[7:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	ssc_step_pion_rate1[10:8]	TBD	
	[15:8]	8'h4e	r/w	ssc_step_pion_rate1[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	ssc_acc_factor_pion_rate1	TBD	
					
	# addr = 0xe158			AutoSpeed86	TBD
	[31:8]	0	r/w	RESERVED		
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h9	r/w	ssc_m_pion_rate1[12:8]	TBD	
					
	# addr = 0xe15c			AutoSpeed87	TBD
					
	# addr = 0xe160			AutoSpeed88	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	fbdiv_pion_rate2[9:8]	TBD	
	[23:16]	8'h27	r/w	fbdiv_pion_rate2[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h2	r/w	pll_rate_sel_pion_rate2[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h3	r/w	pll_reg_sel_pion_rate2[2:0]	TBD	
					
	# addr = 0xe164			AutoSpeed89	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	vind_band_sel_pion_rate2	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h2	r/w	refdiv_pion_rate2[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	fbdiv_cal_pion_rate2[9:8]	TBD	
	[7:0]	8'h18	r/w	fbdiv_cal_pion_rate2[7:0]	TBD	
					
	# addr = 0xe168			AutoSpeed90	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	div_1g_fbck_pion_rate2[9:8]	TBD	
	[23:16]	8'hc	r/w	div_1g_fbck_pion_rate2[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	div_1g_pion_rate2[9:8]	TBD	
	[7:0]	8'h31	r/w	div_1g_pion_rate2[7:0]	TBD	
					
	# addr = 0xe16c			AutoSpeed91	TBD
	[31:24]	8'h0	r/w	init_txfoffs_pion_rate2[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h1	r/w	pll_lpfc_pion_rate2[1:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_lpfr_pion_rate2[1:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'hc	r/w	icp_lc_pion_rate2[4:0]	TBD	
					
	# addr = 0xe170			AutoSpeed92	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	lccap_usb_pion_rate2	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h7	r/w	speed_thresh_pion_rate2[11:8]	TBD	
	[15:8]	8'hf9	r/w	speed_thresh_pion_rate2[7:0]	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	init_txfoffs_pion_rate2[9:8]	TBD	
					
	# addr = 0xe174			AutoSpeed93	TBD
	[31:24]	8'hcd	r/w	ssc_m_pion_rate2[7:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	ssc_step_pion_rate2[10:8]	TBD	
	[15:8]	8'h42	r/w	ssc_step_pion_rate2[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	ssc_acc_factor_pion_rate2	TBD	
					
	# addr = 0xe178			AutoSpeed94	TBD
	[31:8]	0	r/w	RESERVED		
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'hb	r/w	ssc_m_pion_rate2[12:8]	TBD	
					
	# addr = 0xe17c			AutoSpeed95	TBD
					
	# addr = 0xe180			AutoSpeed96	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	fbdiv_pion_rate3[9:8]	TBD	
	[23:16]	8'h14	r/w	fbdiv_pion_rate3[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h3	r/w	pll_rate_sel_pion_rate3[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h3	r/w	pll_reg_sel_pion_rate3[2:0]	TBD	
					
	# addr = 0xe184			AutoSpeed97	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	vind_band_sel_pion_rate3	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h1	r/w	refdiv_pion_rate3[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	fbdiv_cal_pion_rate3[9:8]	TBD	
	[7:0]	8'h19	r/w	fbdiv_cal_pion_rate3[7:0]	TBD	
					
	# addr = 0xe188			AutoSpeed98	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	div_1g_fbck_pion_rate3[9:8]	TBD	
	[23:16]	8'hd	r/w	div_1g_fbck_pion_rate3[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	div_1g_pion_rate3[9:8]	TBD	
	[7:0]	8'h32	r/w	div_1g_pion_rate3[7:0]	TBD	
					
	# addr = 0xe18c			AutoSpeed99	TBD
	[31:24]	8'h0	r/w	init_txfoffs_pion_rate3[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h1	r/w	pll_lpfc_pion_rate3[1:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_lpfr_pion_rate3[1:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h6	r/w	icp_lc_pion_rate3[4:0]	TBD	
					
	# addr = 0xe190			AutoSpeed100	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	lccap_usb_pion_rate3	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h7	r/w	speed_thresh_pion_rate3[11:8]	TBD	
	[15:8]	8'hda	r/w	speed_thresh_pion_rate3[7:0]	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	init_txfoffs_pion_rate3[9:8]	TBD	
					
	# addr = 0xe194			AutoSpeed101	TBD
	[31:24]	8'h1b	r/w	ssc_m_pion_rate3[7:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	ssc_step_pion_rate3[10:8]	TBD	
	[15:8]	8'h40	r/w	ssc_step_pion_rate3[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	ssc_acc_factor_pion_rate3	TBD	
					
	# addr = 0xe198			AutoSpeed102	TBD
	[31:8]	0	r/w	RESERVED		
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'hc	r/w	ssc_m_pion_rate3[12:8]	TBD	
					
	# addr = 0xe19c			AutoSpeed103	TBD
					
	# addr = 0xe1a0			AutoSpeed104	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	fbdiv_pion_rate4[9:8]	TBD	
	[23:16]	8'h3e	r/w	fbdiv_pion_rate4[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	pll_rate_sel_pion_rate4[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h3	r/w	pll_reg_sel_pion_rate4[2:0]	TBD	
					
	# addr = 0xe1a4			AutoSpeed105	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	vind_band_sel_pion_rate4	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h3	r/w	refdiv_pion_rate4[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	fbdiv_cal_pion_rate4[9:8]	TBD	
	[7:0]	8'h1a	r/w	fbdiv_cal_pion_rate4[7:0]	TBD	
					
	# addr = 0xe1a8			AutoSpeed106	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	div_1g_fbck_pion_rate4[9:8]	TBD	
	[23:16]	8'hd	r/w	div_1g_fbck_pion_rate4[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	div_1g_pion_rate4[9:8]	TBD	
	[7:0]	8'h34	r/w	div_1g_pion_rate4[7:0]	TBD	
					
	# addr = 0xe1ac			AutoSpeed107	TBD
	[31:24]	8'h42	r/w	init_txfoffs_pion_rate4[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h1	r/w	pll_lpfc_pion_rate4[1:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_lpfr_pion_rate4[1:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'hc	r/w	icp_lc_pion_rate4[4:0]	TBD	
					
	# addr = 0xe1b0			AutoSpeed108	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	lccap_usb_pion_rate4	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h7	r/w	speed_thresh_pion_rate4[11:8]	TBD	
	[15:8]	8'hc9	r/w	speed_thresh_pion_rate4[7:0]	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	init_txfoffs_pion_rate4[9:8]	TBD	
					
	# addr = 0xe1b4			AutoSpeed109	TBD
	[31:24]	8'h7b	r/w	ssc_m_pion_rate4[7:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	ssc_step_pion_rate4[10:8]	TBD	
	[15:8]	8'h3e	r/w	ssc_step_pion_rate4[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	ssc_acc_factor_pion_rate4	TBD	
					
	# addr = 0xe1b8			AutoSpeed110	TBD
	[31:8]	0	r/w	RESERVED		
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'hc	r/w	ssc_m_pion_rate4[12:8]	TBD	
					
	# addr = 0xe1bc			AutoSpeed111	TBD
					
	# addr = 0xe1c0			AutoSpeed112	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	fbdiv_pion_rate5[9:8]	TBD	
	[23:16]	8'h55	r/w	fbdiv_pion_rate5[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h5	r/w	pll_rate_sel_pion_rate5[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h4	r/w	pll_reg_sel_pion_rate5[2:0]	TBD	
					
	# addr = 0xe1c4			AutoSpeed113	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	vind_band_sel_pion_rate5	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h4	r/w	refdiv_pion_rate5[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	fbdiv_cal_pion_rate5[9:8]	TBD	
	[7:0]	8'h1b	r/w	fbdiv_cal_pion_rate5[7:0]	TBD	
					
	# addr = 0xe1c8			AutoSpeed114	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	div_1g_fbck_pion_rate5[9:8]	TBD	
	[23:16]	8'hd	r/w	div_1g_fbck_pion_rate5[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	div_1g_pion_rate5[9:8]	TBD	
	[7:0]	8'h35	r/w	div_1g_pion_rate5[7:0]	TBD	
					
	# addr = 0xe1cc			AutoSpeed115	TBD
	[31:24]	8'h0	r/w	init_txfoffs_pion_rate5[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h1	r/w	pll_lpfc_pion_rate5[1:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_lpfr_pion_rate5[1:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'hd	r/w	icp_lc_pion_rate5[4:0]	TBD	
					
	# addr = 0xe1d0			AutoSpeed116	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	lccap_usb_pion_rate5	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h7	r/w	speed_thresh_pion_rate5[11:8]	TBD	
	[15:8]	8'hb9	r/w	speed_thresh_pion_rate5[7:0]	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	init_txfoffs_pion_rate5[9:8]	TBD	
					
	# addr = 0xe1d4			AutoSpeed117	TBD
	[31:24]	8'hdb	r/w	ssc_m_pion_rate5[7:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	ssc_step_pion_rate5[10:8]	TBD	
	[15:8]	8'h3d	r/w	ssc_step_pion_rate5[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	ssc_acc_factor_pion_rate5	TBD	
					
	# addr = 0xe1d8			AutoSpeed118	TBD
	[31:8]	0	r/w	RESERVED		
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'hc	r/w	ssc_m_pion_rate5[12:8]	TBD	
					
	# addr = 0xe1dc			AutoSpeed119	TBD
					
	# addr = 0xe1e0			AutoSpeed120	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	fbdiv_pion_rate6[9:8]	TBD	
	[23:16]	8'h2c	r/w	fbdiv_pion_rate6[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h6	r/w	pll_rate_sel_pion_rate6[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h4	r/w	pll_reg_sel_pion_rate6[2:0]	TBD	
					
	# addr = 0xe1e4			AutoSpeed121	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	vind_band_sel_pion_rate6	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h2	r/w	refdiv_pion_rate6[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	fbdiv_cal_pion_rate6[9:8]	TBD	
	[7:0]	8'h1c	r/w	fbdiv_cal_pion_rate6[7:0]	TBD	
					
	# addr = 0xe1e8			AutoSpeed122	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	div_1g_fbck_pion_rate6[9:8]	TBD	
	[23:16]	8'he	r/w	div_1g_fbck_pion_rate6[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	div_1g_pion_rate6[9:8]	TBD	
	[7:0]	8'h37	r/w	div_1g_pion_rate6[7:0]	TBD	
					
	# addr = 0xe1ec			AutoSpeed123	TBD
	[31:24]	8'h0	r/w	init_txfoffs_pion_rate6[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h1	r/w	pll_lpfc_pion_rate6[1:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_lpfr_pion_rate6[1:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h9	r/w	icp_lc_pion_rate6[4:0]	TBD	
					
	# addr = 0xe1f0			AutoSpeed124	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	lccap_usb_pion_rate6	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h7	r/w	speed_thresh_pion_rate6[11:8]	TBD	
	[15:8]	8'hb6	r/w	speed_thresh_pion_rate6[7:0]	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	init_txfoffs_pion_rate6[9:8]	TBD	
					
	# addr = 0xe1f4			AutoSpeed125	TBD
	[31:24]	8'h51	r/w	ssc_m_pion_rate6[7:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	ssc_step_pion_rate6[10:8]	TBD	
	[15:8]	8'h3b	r/w	ssc_step_pion_rate6[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	ssc_acc_factor_pion_rate6	TBD	
					
	# addr = 0xe1f8			AutoSpeed126	TBD
	[31:8]	0	r/w	RESERVED		
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'hd	r/w	ssc_m_pion_rate6[12:8]	TBD	
					
	# addr = 0xe1fc			AutoSpeed127	TBD
					
	# addr = 0xe200			AutoSpeed128	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	fbdiv_pion_rate7[9:8]	TBD	
	[23:16]	8'h2d	r/w	fbdiv_pion_rate7[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h7	r/w	pll_rate_sel_pion_rate7[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h4	r/w	pll_reg_sel_pion_rate7[2:0]	TBD	
					
	# addr = 0xe204			AutoSpeed129	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	vind_band_sel_pion_rate7	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h2	r/w	refdiv_pion_rate7[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	fbdiv_cal_pion_rate7[9:8]	TBD	
	[7:0]	8'h1c	r/w	fbdiv_cal_pion_rate7[7:0]	TBD	
					
	# addr = 0xe208			AutoSpeed130	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	div_1g_fbck_pion_rate7[9:8]	TBD	
	[23:16]	8'he	r/w	div_1g_fbck_pion_rate7[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	div_1g_pion_rate7[9:8]	TBD	
	[7:0]	8'h38	r/w	div_1g_pion_rate7[7:0]	TBD	
					
	# addr = 0xe20c			AutoSpeed131	TBD
	[31:24]	8'h0	r/w	init_txfoffs_pion_rate7[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h1	r/w	pll_lpfc_pion_rate7[1:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_lpfr_pion_rate7[1:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h9	r/w	icp_lc_pion_rate7[4:0]	TBD	
					
	# addr = 0xe210			AutoSpeed132	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	lccap_usb_pion_rate7	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h7	r/w	speed_thresh_pion_rate7[11:8]	TBD	
	[15:8]	8'he3	r/w	speed_thresh_pion_rate7[7:0]	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	init_txfoffs_pion_rate7[9:8]	TBD	
					
	# addr = 0xe214			AutoSpeed133	TBD
	[31:24]	8'h9d	r/w	ssc_m_pion_rate7[7:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	ssc_step_pion_rate7[10:8]	TBD	
	[15:8]	8'h39	r/w	ssc_step_pion_rate7[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	ssc_acc_factor_pion_rate7	TBD	
					
	# addr = 0xe218			AutoSpeed134	TBD
	[31:8]	0	r/w	RESERVED		
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'hd	r/w	ssc_m_pion_rate7[12:8]	TBD	
					
	# addr = 0xe21c			AutoSpeed135	TBD
					
	# addr = 0xe220			AutoSpeed136	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	fbdiv_pion_rate8[9:8]	TBD	
	[23:16]	8'h2d	r/w	fbdiv_pion_rate8[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h8	r/w	pll_rate_sel_pion_rate8[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h4	r/w	pll_reg_sel_pion_rate8[2:0]	TBD	
					
	# addr = 0xe224			AutoSpeed137	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	vind_band_sel_pion_rate8	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h2	r/w	refdiv_pion_rate8[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	fbdiv_cal_pion_rate8[9:8]	TBD	
	[7:0]	8'h1c	r/w	fbdiv_cal_pion_rate8[7:0]	TBD	
					
	# addr = 0xe228			AutoSpeed138	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	div_1g_fbck_pion_rate8[9:8]	TBD	
	[23:16]	8'he	r/w	div_1g_fbck_pion_rate8[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	div_1g_pion_rate8[9:8]	TBD	
	[7:0]	8'h38	r/w	div_1g_pion_rate8[7:0]	TBD	
					
	# addr = 0xe22c			AutoSpeed139	TBD
	[31:24]	8'h92	r/w	init_txfoffs_pion_rate8[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h1	r/w	pll_lpfc_pion_rate8[1:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_lpfr_pion_rate8[1:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h9	r/w	icp_lc_pion_rate8[4:0]	TBD	
					
	# addr = 0xe230			AutoSpeed140	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	lccap_usb_pion_rate8	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h7	r/w	speed_thresh_pion_rate8[11:8]	TBD	
	[15:8]	8'hda	r/w	speed_thresh_pion_rate8[7:0]	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	init_txfoffs_pion_rate8[9:8]	TBD	
					
	# addr = 0xe234			AutoSpeed141	TBD
	[31:24]	8'h8f	r/w	ssc_m_pion_rate8[7:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	ssc_step_pion_rate8[10:8]	TBD	
	[15:8]	8'h39	r/w	ssc_step_pion_rate8[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	ssc_acc_factor_pion_rate8	TBD	
					
	# addr = 0xe238			AutoSpeed142	TBD
	[31:8]	0	r/w	RESERVED		
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'hd	r/w	ssc_m_pion_rate8[12:8]	TBD	
					
	# addr = 0xe23c			AutoSpeed143	TBD
					
	# addr = 0xe240			AutoSpeed144	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	pll_fbdiv_ring_pioff_rate0[9:8]	TBD	
	[23:16]	8'h40	r/w	pll_fbdiv_ring_pioff_rate0[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h1	r/w	pll_refdiv_ring_pioff_rate0[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h0	r/w	pll_rate_sel_rpll_pioff_rate0[3:0]	TBD	
					
	# addr = 0xe244			AutoSpeed145	TBD
	[31:24]	8'hfb	r/w	pll_speed_thresh_ring_pioff_rate0[7:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'hc	r/w	icp_ring_pioff_rate0[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_fbdiv_ring_fbck_pioff_rate0[9:8]	TBD	
	[7:0]	8'h40	r/w	pll_fbdiv_ring_fbck_pioff_rate0[7:0]	TBD	
					
	# addr = 0xe248			AutoSpeed146	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h5	r/w	intpi_ring_pioff_rate0[3:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h0	r/w	fbdiv_cal_ring_pioff_rate0[9:8]	TBD	
	[15:8]	8'h28	r/w	fbdiv_cal_ring_pioff_rate0[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	pll_speed_thresh_ring_pioff_rate0[8]	TBD	
					
	# addr = 0xe24c			AutoSpeed147	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	pll_lpf_c2_sel_ring_pioff_rate0[1:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h3	r/w	pll_lpf_c1_sel_ring_pioff_rate0[1:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	pll_band_sel_ring_pioff_rate0	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h2	r/w	tx_intpr_ring_pioff_rate0[1:0]	TBD	
					
	# addr = 0xe250			AutoSpeed148	TBD
	[31:24]	8'h0	r/w	init_txfoffs_ring_fbck_pioff_rate0[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h0	r/w	init_txfoffs_ring_pioff_rate0[9:8]	TBD	
	[15:8]	8'h0	r/w	init_txfoffs_ring_pioff_rate0[7:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h3	r/w	pll_lpf_r1_sel_ring_pioff_rate0[2:0]	TBD	
					
	# addr = 0xe254			AutoSpeed149	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	ssc_step_ring_pioff_rate0[10:8]	TBD	
	[23:16]	8'h0	r/w	ssc_step_ring_pioff_rate0[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	ssc_acc_factor_ring_pioff_rate0	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	init_txfoffs_ring_fbck_pioff_rate0[9:8]	TBD	
					
	# addr = 0xe258			AutoSpeed150	TBD
	[31:16]	0	r/w	RESERVED		
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h9	r/w	ssc_m_ring_pioff_rate0[12:8]	TBD	
	[7:0]	8'haf	r/w	ssc_m_ring_pioff_rate0[7:0]	TBD	
					
	# addr = 0xe25c			AutoSpeed151	TBD
					
	# addr = 0xe260			AutoSpeed152	TBD
					
	# addr = 0xe264			AutoSpeed153	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	pll_fbdiv_ring_pioff_rate1[9:8]	TBD	
	[23:16]	8'h42	r/w	pll_fbdiv_ring_pioff_rate1[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h1	r/w	pll_refdiv_ring_pioff_rate1[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h1	r/w	pll_rate_sel_rpll_pioff_rate1[3:0]	TBD	
					
	# addr = 0xe268			AutoSpeed154	TBD
	[31:24]	8'hfd	r/w	pll_speed_thresh_ring_pioff_rate1[7:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'hc	r/w	icp_ring_pioff_rate1[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_fbdiv_ring_fbck_pioff_rate1[9:8]	TBD	
	[7:0]	8'h42	r/w	pll_fbdiv_ring_fbck_pioff_rate1[7:0]	TBD	
					
	# addr = 0xe26c			AutoSpeed155	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h5	r/w	intpi_ring_pioff_rate1[3:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h0	r/w	fbdiv_cal_ring_pioff_rate1[9:8]	TBD	
	[15:8]	8'h29	r/w	fbdiv_cal_ring_pioff_rate1[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	pll_speed_thresh_ring_pioff_rate1[8]	TBD	
					
	# addr = 0xe270			AutoSpeed156	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	pll_lpf_c2_sel_ring_pioff_rate1[1:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h3	r/w	pll_lpf_c1_sel_ring_pioff_rate1[1:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	pll_band_sel_ring_pioff_rate1	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h2	r/w	tx_intpr_ring_pioff_rate1[1:0]	TBD	
					
	# addr = 0xe274			AutoSpeed157	TBD
	[31:24]	8'h0	r/w	init_txfoffs_ring_fbck_pioff_rate1[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h0	r/w	init_txfoffs_ring_pioff_rate1[9:8]	TBD	
	[15:8]	8'h0	r/w	init_txfoffs_ring_pioff_rate1[7:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h3	r/w	pll_lpf_r1_sel_ring_pioff_rate1[2:0]	TBD	
					
	# addr = 0xe278			AutoSpeed158	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	ssc_step_ring_pioff_rate1[10:8]	TBD	
	[23:16]	8'h0	r/w	ssc_step_ring_pioff_rate1[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	ssc_acc_factor_ring_pioff_rate1	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	init_txfoffs_ring_fbck_pioff_rate1[9:8]	TBD	
					
	# addr = 0xe27c			AutoSpeed159	TBD
	[31:16]	0	r/w	RESERVED		
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h9	r/w	ssc_m_ring_pioff_rate1[12:8]	TBD	
	[7:0]	8'hfb	r/w	ssc_m_ring_pioff_rate1[7:0]	TBD	
					
	# addr = 0xe280			AutoSpeed160	TBD
					
	# addr = 0xe284			AutoSpeed161	TBD
					
	# addr = 0xe288			AutoSpeed162	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	pll_fbdiv_ring_pioff_rate2[9:8]	TBD	
	[23:16]	8'h4e	r/w	pll_fbdiv_ring_pioff_rate2[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h1	r/w	pll_refdiv_ring_pioff_rate2[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	pll_rate_sel_rpll_pioff_rate2[3:0]	TBD	
					
	# addr = 0xe28c			AutoSpeed163	TBD
	[31:24]	8'hfa	r/w	pll_speed_thresh_ring_pioff_rate2[7:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'he	r/w	icp_ring_pioff_rate2[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_fbdiv_ring_fbck_pioff_rate2[9:8]	TBD	
	[7:0]	8'h4e	r/w	pll_fbdiv_ring_fbck_pioff_rate2[7:0]	TBD	
					
	# addr = 0xe290			AutoSpeed164	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h7	r/w	intpi_ring_pioff_rate2[3:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h0	r/w	fbdiv_cal_ring_pioff_rate2[9:8]	TBD	
	[15:8]	8'h31	r/w	fbdiv_cal_ring_pioff_rate2[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	pll_speed_thresh_ring_pioff_rate2[8]	TBD	
					
	# addr = 0xe294			AutoSpeed165	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	pll_lpf_c2_sel_ring_pioff_rate2[1:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h2	r/w	pll_lpf_c1_sel_ring_pioff_rate2[1:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	pll_band_sel_ring_pioff_rate2	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h1	r/w	tx_intpr_ring_pioff_rate2[1:0]	TBD	
					
	# addr = 0xe298			AutoSpeed166	TBD
	[31:24]	8'h0	r/w	init_txfoffs_ring_fbck_pioff_rate2[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h0	r/w	init_txfoffs_ring_pioff_rate2[9:8]	TBD	
	[15:8]	8'h0	r/w	init_txfoffs_ring_pioff_rate2[7:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h2	r/w	pll_lpf_r1_sel_ring_pioff_rate2[2:0]	TBD	
					
	# addr = 0xe29c			AutoSpeed167	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	ssc_step_ring_pioff_rate2[10:8]	TBD	
	[23:16]	8'h0	r/w	ssc_step_ring_pioff_rate2[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	ssc_acc_factor_ring_pioff_rate2	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	init_txfoffs_ring_fbck_pioff_rate2[9:8]	TBD	
					
	# addr = 0xe2a0			AutoSpeed168	TBD
	[31:16]	0	r/w	RESERVED		
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'hb	r/w	ssc_m_ring_pioff_rate2[12:8]	TBD	
	[7:0]	8'hcd	r/w	ssc_m_ring_pioff_rate2[7:0]	TBD	
					
	# addr = 0xe2a4			AutoSpeed169	TBD
					
	# addr = 0xe2a8			AutoSpeed170	TBD
					
	# addr = 0xe2ac			AutoSpeed171	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	pll_fbdiv_ring_pioff_rate3[9:8]	TBD	
	[23:16]	8'h50	r/w	pll_fbdiv_ring_pioff_rate3[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h1	r/w	pll_refdiv_ring_pioff_rate3[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h3	r/w	pll_rate_sel_rpll_pioff_rate3[3:0]	TBD	
					
	# addr = 0xe2b0			AutoSpeed172	TBD
	[31:24]	8'hfb	r/w	pll_speed_thresh_ring_pioff_rate3[7:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'he	r/w	icp_ring_pioff_rate3[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_fbdiv_ring_fbck_pioff_rate3[9:8]	TBD	
	[7:0]	8'h50	r/w	pll_fbdiv_ring_fbck_pioff_rate3[7:0]	TBD	
					
	# addr = 0xe2b4			AutoSpeed173	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h7	r/w	intpi_ring_pioff_rate3[3:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h0	r/w	fbdiv_cal_ring_pioff_rate3[9:8]	TBD	
	[15:8]	8'h32	r/w	fbdiv_cal_ring_pioff_rate3[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	pll_speed_thresh_ring_pioff_rate3[8]	TBD	
					
	# addr = 0xe2b8			AutoSpeed174	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	pll_lpf_c2_sel_ring_pioff_rate3[1:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h2	r/w	pll_lpf_c1_sel_ring_pioff_rate3[1:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	pll_band_sel_ring_pioff_rate3	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h1	r/w	tx_intpr_ring_pioff_rate3[1:0]	TBD	
					
	# addr = 0xe2bc			AutoSpeed175	TBD
	[31:24]	8'h0	r/w	init_txfoffs_ring_fbck_pioff_rate3[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h0	r/w	init_txfoffs_ring_pioff_rate3[9:8]	TBD	
	[15:8]	8'h0	r/w	init_txfoffs_ring_pioff_rate3[7:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h2	r/w	pll_lpf_r1_sel_ring_pioff_rate3[2:0]	TBD	
					
	# addr = 0xe2c0			AutoSpeed176	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	ssc_step_ring_pioff_rate3[10:8]	TBD	
	[23:16]	8'h0	r/w	ssc_step_ring_pioff_rate3[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	ssc_acc_factor_ring_pioff_rate3	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	init_txfoffs_ring_fbck_pioff_rate3[9:8]	TBD	
					
	# addr = 0xe2c4			AutoSpeed177	TBD
	[31:16]	0	r/w	RESERVED		
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'hc	r/w	ssc_m_ring_pioff_rate3[12:8]	TBD	
	[7:0]	8'h1b	r/w	ssc_m_ring_pioff_rate3[7:0]	TBD	
					
	# addr = 0xe2c8			AutoSpeed178	TBD
					
	# addr = 0xe2cc			AutoSpeed179	TBD
					
	# addr = 0xe2d0			AutoSpeed180	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	pll_fbdiv_ring_pion_rate0[9:8]	TBD	
	[23:16]	8'h10	r/w	pll_fbdiv_ring_pion_rate0[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h1	r/w	pll_refdiv_ring_pion_rate0[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h0	r/w	pll_rate_sel_rpll_pion_rate0[3:0]	TBD	
					
	# addr = 0xe2d4			AutoSpeed181	TBD
	[31:24]	8'hfb	r/w	pll_speed_thresh_ring_pion_rate0[7:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'hd	r/w	icp_ring_pion_rate0[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_fbdiv_ring_fbck_pion_rate0[9:8]	TBD	
	[7:0]	8'h10	r/w	pll_fbdiv_ring_fbck_pion_rate0[7:0]	TBD	
					
	# addr = 0xe2d8			AutoSpeed182	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h5	r/w	intpi_ring_pion_rate0[3:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h0	r/w	fbdiv_cal_ring_pion_rate0[9:8]	TBD	
	[15:8]	8'h28	r/w	fbdiv_cal_ring_pion_rate0[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	pll_speed_thresh_ring_pion_rate0[8]	TBD	
					
	# addr = 0xe2dc			AutoSpeed183	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	pll_lpf_c2_sel_ring_pion_rate0[1:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h3	r/w	pll_lpf_c1_sel_ring_pion_rate0[1:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	pll_band_sel_ring_pion_rate0	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h2	r/w	tx_intpr_ring_pion_rate0[1:0]	TBD	
					
	# addr = 0xe2e0			AutoSpeed184	TBD
	[31:24]	8'h0	r/w	init_txfoffs_ring_fbck_pion_rate0[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h0	r/w	init_txfoffs_ring_pion_rate0[9:8]	TBD	
	[15:8]	8'h0	r/w	init_txfoffs_ring_pion_rate0[7:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h2	r/w	pll_lpf_r1_sel_ring_pion_rate0[2:0]	TBD	
					
	# addr = 0xe2e4			AutoSpeed185	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	ssc_step_ring_pion_rate0[10:8]	TBD	
	[23:16]	8'h51	r/w	ssc_step_ring_pion_rate0[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	ssc_acc_factor_ring_pion_rate0	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	init_txfoffs_ring_fbck_pion_rate0[9:8]	TBD	
					
	# addr = 0xe2e8			AutoSpeed186	TBD
	[31:16]	0	r/w	RESERVED		
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h9	r/w	ssc_m_ring_pion_rate0[12:8]	TBD	
	[7:0]	8'haf	r/w	ssc_m_ring_pion_rate0[7:0]	TBD	
					
	# addr = 0xe2ec			AutoSpeed187	TBD
					
	# addr = 0xe2f0			AutoSpeed188	TBD
					
	# addr = 0xe2f4			AutoSpeed189	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	pll_fbdiv_ring_pion_rate1[9:8]	TBD	
	[23:16]	8'h21	r/w	pll_fbdiv_ring_pion_rate1[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h2	r/w	pll_refdiv_ring_pion_rate1[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h1	r/w	pll_rate_sel_rpll_pion_rate1[3:0]	TBD	
					
	# addr = 0xe2f8			AutoSpeed190	TBD
	[31:24]	8'hfd	r/w	pll_speed_thresh_ring_pion_rate1[7:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'he	r/w	icp_ring_pion_rate1[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_fbdiv_ring_fbck_pion_rate1[9:8]	TBD	
	[7:0]	8'h21	r/w	pll_fbdiv_ring_fbck_pion_rate1[7:0]	TBD	
					
	# addr = 0xe2fc			AutoSpeed191	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h5	r/w	intpi_ring_pion_rate1[3:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h0	r/w	fbdiv_cal_ring_pion_rate1[9:8]	TBD	
	[15:8]	8'h29	r/w	fbdiv_cal_ring_pion_rate1[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	pll_speed_thresh_ring_pion_rate1[8]	TBD	
					
	# addr = 0xe300			AutoSpeed192	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	pll_lpf_c2_sel_ring_pion_rate1[1:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h3	r/w	pll_lpf_c1_sel_ring_pion_rate1[1:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	pll_band_sel_ring_pion_rate1	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h2	r/w	tx_intpr_ring_pion_rate1[1:0]	TBD	
					
	# addr = 0xe304			AutoSpeed193	TBD
	[31:24]	8'h0	r/w	init_txfoffs_ring_fbck_pion_rate1[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h0	r/w	init_txfoffs_ring_pion_rate1[9:8]	TBD	
	[15:8]	8'h0	r/w	init_txfoffs_ring_pion_rate1[7:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h3	r/w	pll_lpf_r1_sel_ring_pion_rate1[2:0]	TBD	
					
	# addr = 0xe308			AutoSpeed194	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	ssc_step_ring_pion_rate1[10:8]	TBD	
	[23:16]	8'h4e	r/w	ssc_step_ring_pion_rate1[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	ssc_acc_factor_ring_pion_rate1	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	init_txfoffs_ring_fbck_pion_rate1[9:8]	TBD	
					
	# addr = 0xe30c			AutoSpeed195	TBD
	[31:16]	0	r/w	RESERVED		
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h9	r/w	ssc_m_ring_pion_rate1[12:8]	TBD	
	[7:0]	8'hfb	r/w	ssc_m_ring_pion_rate1[7:0]	TBD	
					
	# addr = 0xe310			AutoSpeed196	TBD
					
	# addr = 0xe314			AutoSpeed197	TBD
					
	# addr = 0xe318			AutoSpeed198	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	pll_fbdiv_ring_pion_rate2[9:8]	TBD	
	[23:16]	8'h27	r/w	pll_fbdiv_ring_pion_rate2[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h2	r/w	pll_refdiv_ring_pion_rate2[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	pll_rate_sel_rpll_pion_rate2[3:0]	TBD	
					
	# addr = 0xe31c			AutoSpeed199	TBD
	[31:24]	8'hfa	r/w	pll_speed_thresh_ring_pion_rate2[7:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'hf	r/w	icp_ring_pion_rate2[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_fbdiv_ring_fbck_pion_rate2[9:8]	TBD	
	[7:0]	8'h27	r/w	pll_fbdiv_ring_fbck_pion_rate2[7:0]	TBD	
					
	# addr = 0xe320			AutoSpeed200	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h7	r/w	intpi_ring_pion_rate2[3:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h0	r/w	fbdiv_cal_ring_pion_rate2[9:8]	TBD	
	[15:8]	8'h31	r/w	fbdiv_cal_ring_pion_rate2[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	pll_speed_thresh_ring_pion_rate2[8]	TBD	
					
	# addr = 0xe324			AutoSpeed201	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	pll_lpf_c2_sel_ring_pion_rate2[1:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h3	r/w	pll_lpf_c1_sel_ring_pion_rate2[1:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	pll_band_sel_ring_pion_rate2	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h1	r/w	tx_intpr_ring_pion_rate2[1:0]	TBD	
					
	# addr = 0xe328			AutoSpeed202	TBD
	[31:24]	8'h0	r/w	init_txfoffs_ring_fbck_pion_rate2[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h0	r/w	init_txfoffs_ring_pion_rate2[9:8]	TBD	
	[15:8]	8'h0	r/w	init_txfoffs_ring_pion_rate2[7:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h3	r/w	pll_lpf_r1_sel_ring_pion_rate2[2:0]	TBD	
					
	# addr = 0xe32c			AutoSpeed203	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	ssc_step_ring_pion_rate2[10:8]	TBD	
	[23:16]	8'h42	r/w	ssc_step_ring_pion_rate2[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	ssc_acc_factor_ring_pion_rate2	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	init_txfoffs_ring_fbck_pion_rate2[9:8]	TBD	
					
	# addr = 0xe330			AutoSpeed204	TBD
	[31:16]	0	r/w	RESERVED		
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'hb	r/w	ssc_m_ring_pion_rate2[12:8]	TBD	
	[7:0]	8'hcd	r/w	ssc_m_ring_pion_rate2[7:0]	TBD	
					
	# addr = 0xe334			AutoSpeed205	TBD
					
	# addr = 0xe338			AutoSpeed206	TBD
					
	# addr = 0xe33c			AutoSpeed207	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	pll_fbdiv_ring_pion_rate3[9:8]	TBD	
	[23:16]	8'h14	r/w	pll_fbdiv_ring_pion_rate3[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h1	r/w	pll_refdiv_ring_pion_rate3[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h3	r/w	pll_rate_sel_rpll_pion_rate3[3:0]	TBD	
					
	# addr = 0xe340			AutoSpeed208	TBD
	[31:24]	8'hfb	r/w	pll_speed_thresh_ring_pion_rate3[7:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'hf	r/w	icp_ring_pion_rate3[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_fbdiv_ring_fbck_pion_rate3[9:8]	TBD	
	[7:0]	8'h14	r/w	pll_fbdiv_ring_fbck_pion_rate3[7:0]	TBD	
					
	# addr = 0xe344			AutoSpeed209	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h7	r/w	intpi_ring_pion_rate3[3:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h0	r/w	fbdiv_cal_ring_pion_rate3[9:8]	TBD	
	[15:8]	8'h32	r/w	fbdiv_cal_ring_pion_rate3[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	pll_speed_thresh_ring_pion_rate3[8]	TBD	
					
	# addr = 0xe348			AutoSpeed210	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	pll_lpf_c2_sel_ring_pion_rate3[1:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h3	r/w	pll_lpf_c1_sel_ring_pion_rate3[1:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	pll_band_sel_ring_pion_rate3	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h1	r/w	tx_intpr_ring_pion_rate3[1:0]	TBD	
					
	# addr = 0xe34c			AutoSpeed211	TBD
	[31:24]	8'h0	r/w	init_txfoffs_ring_fbck_pion_rate3[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h0	r/w	init_txfoffs_ring_pion_rate3[9:8]	TBD	
	[15:8]	8'h0	r/w	init_txfoffs_ring_pion_rate3[7:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h1	r/w	pll_lpf_r1_sel_ring_pion_rate3[2:0]	TBD	
					
	# addr = 0xe350			AutoSpeed212	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	ssc_step_ring_pion_rate3[10:8]	TBD	
	[23:16]	8'h40	r/w	ssc_step_ring_pion_rate3[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	ssc_acc_factor_ring_pion_rate3	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	init_txfoffs_ring_fbck_pion_rate3[9:8]	TBD	
					
	# addr = 0xe354			AutoSpeed213	TBD
	[31:16]	0	r/w	RESERVED		
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'hc	r/w	ssc_m_ring_pion_rate3[12:8]	TBD	
	[7:0]	8'h1b	r/w	ssc_m_ring_pion_rate3[7:0]	TBD	
					
	# addr = 0xe358			AutoSpeed214	TBD
					
	# addr = 0xe35c			AutoSpeed215	TBD
					
	# addr = 0xe360			AutoSpeed216	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	pll_fbdiv_ring_250m_pioff_rate0[9:8]	TBD	
	[23:16]	8'h28	r/w	pll_fbdiv_ring_250m_pioff_rate0[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h1	r/w	pll_refdiv_ring_250m_pioff_rate0[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h0	r/w	pll_rate_sel_250m_pioff_rate0[3:0]	TBD	
					
	# addr = 0xe364			AutoSpeed217	TBD
	[31:24]	8'hfa	r/w	pll_speed_thresh_ring_250m_pioff_rate0[7:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'hf	r/w	icp_ring_250m_pioff_rate0[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_fbdiv_ring_fbck_250m_pioff_rate0[9:8]	TBD	
	[7:0]	8'h28	r/w	pll_fbdiv_ring_fbck_250m_pioff_rate0[7:0]	TBD	
					
	# addr = 0xe368			AutoSpeed218	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h5	r/w	intpi_ring_250m_pioff_rate0[3:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h0	r/w	fbdiv_cal_ring_250m_pioff_rate0[9:8]	TBD	
	[15:8]	8'h28	r/w	fbdiv_cal_ring_250m_pioff_rate0[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	pll_speed_thresh_ring_250m_pioff_rate0[8]	TBD	
					
	# addr = 0xe36c			AutoSpeed219	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	pll_lpf_c2_sel_ring_250m_pioff_rate0[1:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h1	r/w	pll_lpf_c1_sel_ring_250m_pioff_rate0[1:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	pll_band_sel_ring_250m_pioff_rate0	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h2	r/w	tx_intpr_ring_250m_pioff_rate0[1:0]	TBD	
					
	# addr = 0xe370			AutoSpeed220	TBD
	[31:24]	8'h0	r/w	init_txfoffs_ring_fbck_250m_pioff_rate0[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h0	r/w	init_txfoffs_ring_250m_pioff_rate0[9:8]	TBD	
	[15:8]	8'h0	r/w	init_txfoffs_ring_250m_pioff_rate0[7:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h1	r/w	pll_lpf_r1_sel_ring_250m_pioff_rate0[2:0]	TBD	
					
	# addr = 0xe374			AutoSpeed221	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	ssc_step_ring_250m_pioff_rate0[10:8]	TBD	
	[23:16]	8'h0	r/w	ssc_step_ring_250m_pioff_rate0[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	ssc_acc_factor_ring_250m_pioff_rate0	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	init_txfoffs_ring_fbck_250m_pioff_rate0[9:8]	TBD	
					
	# addr = 0xe378			AutoSpeed222	TBD
	[31:16]	0	r/w	RESERVED		
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h9	r/w	ssc_m_ring_250m_pioff_rate0[12:8]	TBD	
	[7:0]	8'haf	r/w	ssc_m_ring_250m_pioff_rate0[7:0]	TBD	
					
	# addr = 0xe37c			AutoSpeed223	TBD
					
	# addr = 0xe380			AutoSpeed224	TBD
					
	# addr = 0xe384			AutoSpeed225	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	pll_fbdiv_ring_250m_pioff_rate1[9:8]	TBD	
	[23:16]	8'ha5	r/w	pll_fbdiv_ring_250m_pioff_rate1[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	pll_refdiv_ring_250m_pioff_rate1[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h1	r/w	pll_rate_sel_250m_pioff_rate1[3:0]	TBD	
					
	# addr = 0xe388			AutoSpeed226	TBD
	[31:24]	8'hfc	r/w	pll_speed_thresh_ring_250m_pioff_rate1[7:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'hf	r/w	icp_ring_250m_pioff_rate1[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_fbdiv_ring_fbck_250m_pioff_rate1[9:8]	TBD	
	[7:0]	8'ha5	r/w	pll_fbdiv_ring_fbck_250m_pioff_rate1[7:0]	TBD	
					
	# addr = 0xe38c			AutoSpeed227	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h5	r/w	intpi_ring_250m_pioff_rate1[3:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h0	r/w	fbdiv_cal_ring_250m_pioff_rate1[9:8]	TBD	
	[15:8]	8'h29	r/w	fbdiv_cal_ring_250m_pioff_rate1[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	pll_speed_thresh_ring_250m_pioff_rate1[8]	TBD	
					
	# addr = 0xe390			AutoSpeed228	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	pll_lpf_c2_sel_ring_250m_pioff_rate1[1:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h3	r/w	pll_lpf_c1_sel_ring_250m_pioff_rate1[1:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	pll_band_sel_ring_250m_pioff_rate1	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h2	r/w	tx_intpr_ring_250m_pioff_rate1[1:0]	TBD	
					
	# addr = 0xe394			AutoSpeed229	TBD
	[31:24]	8'h0	r/w	init_txfoffs_ring_fbck_250m_pioff_rate1[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h0	r/w	init_txfoffs_ring_250m_pioff_rate1[9:8]	TBD	
	[15:8]	8'h0	r/w	init_txfoffs_ring_250m_pioff_rate1[7:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h4	r/w	pll_lpf_r1_sel_ring_250m_pioff_rate1[2:0]	TBD	
					
	# addr = 0xe398			AutoSpeed230	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	ssc_step_ring_250m_pioff_rate1[10:8]	TBD	
	[23:16]	8'h0	r/w	ssc_step_ring_250m_pioff_rate1[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	ssc_acc_factor_ring_250m_pioff_rate1	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	init_txfoffs_ring_fbck_250m_pioff_rate1[9:8]	TBD	
					
	# addr = 0xe39c			AutoSpeed231	TBD
	[31:16]	0	r/w	RESERVED		
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h9	r/w	ssc_m_ring_250m_pioff_rate1[12:8]	TBD	
	[7:0]	8'hfb	r/w	ssc_m_ring_250m_pioff_rate1[7:0]	TBD	
					
	# addr = 0xe3a0			AutoSpeed232	TBD
					
	# addr = 0xe3a4			AutoSpeed233	TBD
					
	# addr = 0xe3a8			AutoSpeed234	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	pll_fbdiv_ring_250m_pioff_rate2[9:8]	TBD	
	[23:16]	8'hc3	r/w	pll_fbdiv_ring_250m_pioff_rate2[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	pll_refdiv_ring_250m_pioff_rate2[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	pll_rate_sel_250m_pioff_rate2[3:0]	TBD	
					
	# addr = 0xe3ac			AutoSpeed235	TBD
	[31:24]	8'hf9	r/w	pll_speed_thresh_ring_250m_pioff_rate2[7:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'hf	r/w	icp_ring_250m_pioff_rate2[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_fbdiv_ring_fbck_250m_pioff_rate2[9:8]	TBD	
	[7:0]	8'hc3	r/w	pll_fbdiv_ring_fbck_250m_pioff_rate2[7:0]	TBD	
					
	# addr = 0xe3b0			AutoSpeed236	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h7	r/w	intpi_ring_250m_pioff_rate2[3:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h0	r/w	fbdiv_cal_ring_250m_pioff_rate2[9:8]	TBD	
	[15:8]	8'h31	r/w	fbdiv_cal_ring_250m_pioff_rate2[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	pll_speed_thresh_ring_250m_pioff_rate2[8]	TBD	
					
	# addr = 0xe3b4			AutoSpeed237	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	pll_lpf_c2_sel_ring_250m_pioff_rate2[1:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h3	r/w	pll_lpf_c1_sel_ring_250m_pioff_rate2[1:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	pll_band_sel_ring_250m_pioff_rate2	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h1	r/w	tx_intpr_ring_250m_pioff_rate2[1:0]	TBD	
					
	# addr = 0xe3b8			AutoSpeed238	TBD
	[31:24]	8'h0	r/w	init_txfoffs_ring_fbck_250m_pioff_rate2[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h0	r/w	init_txfoffs_ring_250m_pioff_rate2[9:8]	TBD	
	[15:8]	8'h0	r/w	init_txfoffs_ring_250m_pioff_rate2[7:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h4	r/w	pll_lpf_r1_sel_ring_250m_pioff_rate2[2:0]	TBD	
					
	# addr = 0xe3bc			AutoSpeed239	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	ssc_step_ring_250m_pioff_rate2[10:8]	TBD	
	[23:16]	8'h0	r/w	ssc_step_ring_250m_pioff_rate2[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	ssc_acc_factor_ring_250m_pioff_rate2	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	init_txfoffs_ring_fbck_250m_pioff_rate2[9:8]	TBD	
					
	# addr = 0xe3c0			AutoSpeed240	TBD
	[31:16]	0	r/w	RESERVED		
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'hb	r/w	ssc_m_ring_250m_pioff_rate2[12:8]	TBD	
	[7:0]	8'hcd	r/w	ssc_m_ring_250m_pioff_rate2[7:0]	TBD	
					
	# addr = 0xe3c4			AutoSpeed241	TBD
					
	# addr = 0xe3c8			AutoSpeed242	TBD
					
	# addr = 0xe3cc			AutoSpeed243	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	pll_fbdiv_ring_250m_pioff_rate3[9:8]	TBD	
	[23:16]	8'h32	r/w	pll_fbdiv_ring_250m_pioff_rate3[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h1	r/w	pll_refdiv_ring_250m_pioff_rate3[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h3	r/w	pll_rate_sel_250m_pioff_rate3[3:0]	TBD	
					
	# addr = 0xe3d0			AutoSpeed244	TBD
	[31:24]	8'hfa	r/w	pll_speed_thresh_ring_250m_pioff_rate3[7:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'hf	r/w	icp_ring_250m_pioff_rate3[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_fbdiv_ring_fbck_250m_pioff_rate3[9:8]	TBD	
	[7:0]	8'h32	r/w	pll_fbdiv_ring_fbck_250m_pioff_rate3[7:0]	TBD	
					
	# addr = 0xe3d4			AutoSpeed245	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h7	r/w	intpi_ring_250m_pioff_rate3[3:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h0	r/w	fbdiv_cal_ring_250m_pioff_rate3[9:8]	TBD	
	[15:8]	8'h32	r/w	fbdiv_cal_ring_250m_pioff_rate3[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	pll_speed_thresh_ring_250m_pioff_rate3[8]	TBD	
					
	# addr = 0xe3d8			AutoSpeed246	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	pll_lpf_c2_sel_ring_250m_pioff_rate3[1:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h1	r/w	pll_lpf_c1_sel_ring_250m_pioff_rate3[1:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	pll_band_sel_ring_250m_pioff_rate3	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h1	r/w	tx_intpr_ring_250m_pioff_rate3[1:0]	TBD	
					
	# addr = 0xe3dc			AutoSpeed247	TBD
	[31:24]	8'h0	r/w	init_txfoffs_ring_fbck_250m_pioff_rate3[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h0	r/w	init_txfoffs_ring_250m_pioff_rate3[9:8]	TBD	
	[15:8]	8'h0	r/w	init_txfoffs_ring_250m_pioff_rate3[7:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h1	r/w	pll_lpf_r1_sel_ring_250m_pioff_rate3[2:0]	TBD	
					
	# addr = 0xe3e0			AutoSpeed248	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	ssc_step_ring_250m_pioff_rate3[10:8]	TBD	
	[23:16]	8'h0	r/w	ssc_step_ring_250m_pioff_rate3[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	ssc_acc_factor_ring_250m_pioff_rate3	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	init_txfoffs_ring_fbck_250m_pioff_rate3[9:8]	TBD	
					
	# addr = 0xe3e4			AutoSpeed249	TBD
	[31:16]	0	r/w	RESERVED		
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'hc	r/w	ssc_m_ring_250m_pioff_rate3[12:8]	TBD	
	[7:0]	8'h1b	r/w	ssc_m_ring_250m_pioff_rate3[7:0]	TBD	
					
	# addr = 0xe3e8			AutoSpeed250	TBD
					
	# addr = 0xe3ec			AutoSpeed251	TBD
					
	# addr = 0xe3f0			AutoSpeed252	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	pll_fbdiv_ring_250m_pion_rate0[9:8]	TBD	
	[23:16]	8'h28	r/w	pll_fbdiv_ring_250m_pion_rate0[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	pll_refdiv_ring_250m_pion_rate0[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h0	r/w	pll_rate_sel_250m_pion_rate0[3:0]	TBD	
					
	# addr = 0xe3f4			AutoSpeed253	TBD
	[31:24]	8'hfa	r/w	pll_speed_thresh_ring_250m_pion_rate0[7:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'hf	r/w	icp_ring_250m_pion_rate0[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_fbdiv_ring_fbck_250m_pion_rate0[9:8]	TBD	
	[7:0]	8'h28	r/w	pll_fbdiv_ring_fbck_250m_pion_rate0[7:0]	TBD	
					
	# addr = 0xe3f8			AutoSpeed254	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h5	r/w	intpi_ring_250m_pion_rate0[3:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h0	r/w	fbdiv_cal_ring_250m_pion_rate0[9:8]	TBD	
	[15:8]	8'h28	r/w	fbdiv_cal_ring_250m_pion_rate0[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	pll_speed_thresh_ring_250m_pion_rate0[8]	TBD	
					
	# addr = 0xe3fc			AutoSpeed255	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	pll_lpf_c2_sel_ring_250m_pion_rate0[1:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h3	r/w	pll_lpf_c1_sel_ring_250m_pion_rate0[1:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	pll_band_sel_ring_250m_pion_rate0	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h2	r/w	tx_intpr_ring_250m_pion_rate0[1:0]	TBD	
					
	# addr = 0xe400			AutoSpeed256	TBD
	[31:24]	8'h0	r/w	init_txfoffs_ring_fbck_250m_pion_rate0[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h0	r/w	init_txfoffs_ring_250m_pion_rate0[9:8]	TBD	
	[15:8]	8'h0	r/w	init_txfoffs_ring_250m_pion_rate0[7:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h3	r/w	pll_lpf_r1_sel_ring_250m_pion_rate0[2:0]	TBD	
					
	# addr = 0xe404			AutoSpeed257	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	ssc_step_ring_250m_pion_rate0[10:8]	TBD	
	[23:16]	8'h51	r/w	ssc_step_ring_250m_pion_rate0[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	ssc_acc_factor_ring_250m_pion_rate0	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	init_txfoffs_ring_fbck_250m_pion_rate0[9:8]	TBD	
					
	# addr = 0xe408			AutoSpeed258	TBD
	[31:16]	0	r/w	RESERVED		
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h9	r/w	ssc_m_ring_250m_pion_rate0[12:8]	TBD	
	[7:0]	8'haf	r/w	ssc_m_ring_250m_pion_rate0[7:0]	TBD	
					
	# addr = 0xe40c			AutoSpeed259	TBD
					
	# addr = 0xe410			AutoSpeed260	TBD
					
	# addr = 0xe414			AutoSpeed261	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	pll_fbdiv_ring_250m_pion_rate1[9:8]	TBD	
	[23:16]	8'h29	r/w	pll_fbdiv_ring_250m_pion_rate1[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	pll_refdiv_ring_250m_pion_rate1[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h1	r/w	pll_rate_sel_250m_pion_rate1[3:0]	TBD	
					
	# addr = 0xe418			AutoSpeed262	TBD
	[31:24]	8'hfc	r/w	pll_speed_thresh_ring_250m_pion_rate1[7:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'hf	r/w	icp_ring_250m_pion_rate1[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_fbdiv_ring_fbck_250m_pion_rate1[9:8]	TBD	
	[7:0]	8'h29	r/w	pll_fbdiv_ring_fbck_250m_pion_rate1[7:0]	TBD	
					
	# addr = 0xe41c			AutoSpeed263	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h5	r/w	intpi_ring_250m_pion_rate1[3:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h0	r/w	fbdiv_cal_ring_250m_pion_rate1[9:8]	TBD	
	[15:8]	8'h29	r/w	fbdiv_cal_ring_250m_pion_rate1[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	pll_speed_thresh_ring_250m_pion_rate1[8]	TBD	
					
	# addr = 0xe420			AutoSpeed264	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	pll_lpf_c2_sel_ring_250m_pion_rate1[1:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h3	r/w	pll_lpf_c1_sel_ring_250m_pion_rate1[1:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	pll_band_sel_ring_250m_pion_rate1	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h2	r/w	tx_intpr_ring_250m_pion_rate1[1:0]	TBD	
					
	# addr = 0xe424			AutoSpeed265	TBD
	[31:24]	8'h39	r/w	init_txfoffs_ring_fbck_250m_pion_rate1[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h3	r/w	init_txfoffs_ring_250m_pion_rate1[9:8]	TBD	
	[15:8]	8'h39	r/w	init_txfoffs_ring_250m_pion_rate1[7:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h4	r/w	pll_lpf_r1_sel_ring_250m_pion_rate1[2:0]	TBD	
					
	# addr = 0xe428			AutoSpeed266	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	ssc_step_ring_250m_pion_rate1[10:8]	TBD	
	[23:16]	8'h4e	r/w	ssc_step_ring_250m_pion_rate1[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	ssc_acc_factor_ring_250m_pion_rate1	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h3	r/w	init_txfoffs_ring_fbck_250m_pion_rate1[9:8]	TBD	
					
	# addr = 0xe42c			AutoSpeed267	TBD
	[31:16]	0	r/w	RESERVED		
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h9	r/w	ssc_m_ring_250m_pion_rate1[12:8]	TBD	
	[7:0]	8'hfb	r/w	ssc_m_ring_250m_pion_rate1[7:0]	TBD	
					
	# addr = 0xe430			AutoSpeed268	TBD
					
	# addr = 0xe434			AutoSpeed269	TBD
					
	# addr = 0xe438			AutoSpeed270	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	pll_fbdiv_ring_250m_pion_rate2[9:8]	TBD	
	[23:16]	8'h31	r/w	pll_fbdiv_ring_250m_pion_rate2[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	pll_refdiv_ring_250m_pion_rate2[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	pll_rate_sel_250m_pion_rate2[3:0]	TBD	
					
	# addr = 0xe43c			AutoSpeed271	TBD
	[31:24]	8'hf9	r/w	pll_speed_thresh_ring_250m_pion_rate2[7:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'hf	r/w	icp_ring_250m_pion_rate2[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_fbdiv_ring_fbck_250m_pion_rate2[9:8]	TBD	
	[7:0]	8'h31	r/w	pll_fbdiv_ring_fbck_250m_pion_rate2[7:0]	TBD	
					
	# addr = 0xe440			AutoSpeed272	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h7	r/w	intpi_ring_250m_pion_rate2[3:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h0	r/w	fbdiv_cal_ring_250m_pion_rate2[9:8]	TBD	
	[15:8]	8'h31	r/w	fbdiv_cal_ring_250m_pion_rate2[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	pll_speed_thresh_ring_250m_pion_rate2[8]	TBD	
					
	# addr = 0xe444			AutoSpeed273	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	pll_lpf_c2_sel_ring_250m_pion_rate2[1:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h3	r/w	pll_lpf_c1_sel_ring_250m_pion_rate2[1:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	pll_band_sel_ring_250m_pion_rate2	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h1	r/w	tx_intpr_ring_250m_pion_rate2[1:0]	TBD	
					
	# addr = 0xe448			AutoSpeed274	TBD
	[31:24]	8'ha8	r/w	init_txfoffs_ring_fbck_250m_pion_rate2[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h0	r/w	init_txfoffs_ring_250m_pion_rate2[9:8]	TBD	
	[15:8]	8'ha8	r/w	init_txfoffs_ring_250m_pion_rate2[7:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h3	r/w	pll_lpf_r1_sel_ring_250m_pion_rate2[2:0]	TBD	
					
	# addr = 0xe44c			AutoSpeed275	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	ssc_step_ring_250m_pion_rate2[10:8]	TBD	
	[23:16]	8'h42	r/w	ssc_step_ring_250m_pion_rate2[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	ssc_acc_factor_ring_250m_pion_rate2	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	init_txfoffs_ring_fbck_250m_pion_rate2[9:8]	TBD	
					
	# addr = 0xe450			AutoSpeed276	TBD
	[31:16]	0	r/w	RESERVED		
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'hb	r/w	ssc_m_ring_250m_pion_rate2[12:8]	TBD	
	[7:0]	8'hcd	r/w	ssc_m_ring_250m_pion_rate2[7:0]	TBD	
					
	# addr = 0xe454			AutoSpeed277	TBD
					
	# addr = 0xe458			AutoSpeed278	TBD
					
	# addr = 0xe45c			AutoSpeed279	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	pll_fbdiv_ring_250m_pion_rate3[9:8]	TBD	
	[23:16]	8'h32	r/w	pll_fbdiv_ring_250m_pion_rate3[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	pll_refdiv_ring_250m_pion_rate3[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h3	r/w	pll_rate_sel_250m_pion_rate3[3:0]	TBD	
					
	# addr = 0xe460			AutoSpeed280	TBD
	[31:24]	8'hfa	r/w	pll_speed_thresh_ring_250m_pion_rate3[7:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'hf	r/w	icp_ring_250m_pion_rate3[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_fbdiv_ring_fbck_250m_pion_rate3[9:8]	TBD	
	[7:0]	8'h32	r/w	pll_fbdiv_ring_fbck_250m_pion_rate3[7:0]	TBD	
					
	# addr = 0xe464			AutoSpeed281	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h7	r/w	intpi_ring_250m_pion_rate3[3:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h0	r/w	fbdiv_cal_ring_250m_pion_rate3[9:8]	TBD	
	[15:8]	8'h32	r/w	fbdiv_cal_ring_250m_pion_rate3[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	pll_speed_thresh_ring_250m_pion_rate3[8]	TBD	
					
	# addr = 0xe468			AutoSpeed282	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	pll_lpf_c2_sel_ring_250m_pion_rate3[1:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h3	r/w	pll_lpf_c1_sel_ring_250m_pion_rate3[1:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	pll_band_sel_ring_250m_pion_rate3	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h1	r/w	tx_intpr_ring_250m_pion_rate3[1:0]	TBD	
					
	# addr = 0xe46c			AutoSpeed283	TBD
	[31:24]	8'h0	r/w	init_txfoffs_ring_fbck_250m_pion_rate3[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h0	r/w	init_txfoffs_ring_250m_pion_rate3[9:8]	TBD	
	[15:8]	8'h0	r/w	init_txfoffs_ring_250m_pion_rate3[7:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h3	r/w	pll_lpf_r1_sel_ring_250m_pion_rate3[2:0]	TBD	
					
	# addr = 0xe470			AutoSpeed284	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	ssc_step_ring_250m_pion_rate3[10:8]	TBD	
	[23:16]	8'h40	r/w	ssc_step_ring_250m_pion_rate3[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	ssc_acc_factor_ring_250m_pion_rate3	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	init_txfoffs_ring_fbck_250m_pion_rate3[9:8]	TBD	
					
	# addr = 0xe474			AutoSpeed285	TBD
	[31:16]	0	r/w	RESERVED		
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'hc	r/w	ssc_m_ring_250m_pion_rate3[12:8]	TBD	
	[7:0]	8'h1b	r/w	ssc_m_ring_250m_pion_rate3[7:0]	TBD	
					
	# addr = 0xe478			AutoSpeed286	TBD
					
	# addr = 0xe47c			AutoSpeed287	TBD
					
	# addr = 0xe480			AutoSpeed288	TBD
					
	# addr = 0xe484			AutoSpeed289	TBD
					
	# addr = 0xe488			AutoSpeed290	TBD
					
	# addr = 0xe48c			AutoSpeed291	TBD
					
	# addr = 0xe490			AutoSpeed292	TBD
					
	# addr = 0xe494			AutoSpeed293	TBD
					
	# addr = 0xe498			AutoSpeed294	TBD
					
	# addr = 0xe49c			AutoSpeed295	TBD
					
	# addr = 0xe4a0			AutoSpeed296	TBD
					
	# addr = 0xe4a4			AutoSpeed297	TBD
					
	# addr = 0xe4a8			AutoSpeed298	TBD
					
	# addr = 0xe4ac			AutoSpeed299	TBD
					
	# addr = 0xe4b0			AutoSpeed300	TBD
					
	# addr = 0xe4b4			AutoSpeed301	TBD
					
	# addr = 0xe4b8			AutoSpeed302	TBD
					
	# addr = 0xe4bc			AutoSpeed303	TBD
					
	# addr = 0xe4c0			AutoSpeed304	TBD
					
	# addr = 0xe4c4			AutoSpeed305	TBD
					
	# addr = 0xe4c8			AutoSpeed306	TBD
					
	# addr = 0xe4cc			AutoSpeed307	TBD
					
	# addr = 0xe4d0			AutoSpeed308	TBD
					
	# addr = 0xe4d4			AutoSpeed309	TBD
					
	# addr = 0xe4d8			AutoSpeed310	TBD
					
	# addr = 0xe4dc			AutoSpeed311	TBD
					
	# addr = 0xe4e0			AutoSpeed312	TBD
					
	# addr = 0xe4e4			AutoSpeed313	TBD
					
	# addr = 0xe4e8			AutoSpeed314	TBD
					
	# addr = 0xe4ec			AutoSpeed315	TBD
					
	# addr = 0xe4f0			AutoSpeed316	TBD
					
	# addr = 0xe4f4			AutoSpeed317	TBD
					
	# addr = 0xe4f8			AutoSpeed318	TBD
					
	# addr = 0xe4fc			AutoSpeed319	TBD
					
	# addr = 0xe500			AutoSpeed320	TBD
					
	# addr = 0xe504			AutoSpeed321	TBD
					
	# addr = 0xe508			AutoSpeed322	TBD
					
	# addr = 0xe50c			AutoSpeed323	TBD
					
	# addr = 0xe510			AutoSpeed324	TBD
					
	# addr = 0xe514			AutoSpeed325	TBD
					
	# addr = 0xe518			AutoSpeed326	TBD
					
	# addr = 0xe51c			AutoSpeed327	TBD
					
	# addr = 0xe520			AutoSpeed328	TBD
					
	# addr = 0xe524			AutoSpeed329	TBD
					
	# addr = 0xe528			AutoSpeed330	TBD
					
	# addr = 0xe52c			AutoSpeed331	TBD
					
	# addr = 0xe530			AutoSpeed332	TBD
					
	# addr = 0xe534			AutoSpeed333	TBD
					
	# addr = 0xe538			AutoSpeed334	TBD
					
	# addr = 0xe53c			AutoSpeed335	TBD
					
	# addr = 0xe540			AutoSpeed336	TBD
					
	# addr = 0xe544			AutoSpeed337	TBD
					
	# addr = 0xe548			AutoSpeed338	TBD
					
	# addr = 0xe54c			AutoSpeed339	TBD
					
	# addr = 0xe550			AutoSpeed340	TBD
					
	# addr = 0xe554			AutoSpeed341	TBD
					
	# addr = 0xe558			AutoSpeed342	TBD
					
	# addr = 0xe55c			AutoSpeed343	TBD
					
	# addr = 0xe560			AutoSpeed344	TBD
					
	# addr = 0xe564			AutoSpeed345	TBD
					
	# addr = 0xe568			AutoSpeed346	TBD
					
	# addr = 0xe56c			AutoSpeed347	TBD
					
	# addr = 0xe570			AutoSpeed348	TBD
					
	# addr = 0xe574			AutoSpeed349	TBD
					
	# addr = 0xe578			AutoSpeed350	TBD
					
	# addr = 0xe57c			AutoSpeed351	TBD
					
	# addr = 0xe580			AutoSpeed352	TBD
					
	# addr = 0xe584			AutoSpeed353	TBD
					
	# addr = 0xe588			AutoSpeed354	TBD
					
	# addr = 0xe58c			AutoSpeed355	TBD
					
	# addr = 0xe590			AutoSpeed356	TBD
					
	# addr = 0xe594			AutoSpeed357	TBD
					
	# addr = 0xe598			AutoSpeed358	TBD
					
	# addr = 0xe59c			AutoSpeed359	TBD
					
	# addr = 0xe5a0			AutoSpeed360	TBD
					
	# addr = 0xe5a4			AutoSpeed361	TBD
					
	# addr = 0xe5a8			AutoSpeed362	TBD
					
	# addr = 0xe5ac			AutoSpeed363	TBD
					
	# addr = 0xe5b0			AutoSpeed364	TBD
					
	# addr = 0xe5b4			AutoSpeed365	TBD
					
	# addr = 0xe5b8			AutoSpeed366	TBD
					
	# addr = 0xe5bc			AutoSpeed367	TBD
					
	# addr = 0xe5c0			AutoSpeed368	TBD
	[31:24]	8'h1f	r/w	cal_lcvco_dac_lsb_cont_rate1[7:0]	TBD	
	[23:16]	8'h1f	r/w	cal_lcvco_dac_lsb_rate1[7:0]	TBD	
	[15:8]	8'h1f	r/w	cal_lcvco_dac_lsb_rate0[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	use_ring_refclk_250m	TBD	
					
	# addr = 0xe5c4			AutoSpeed369	TBD
	[31:24]	8'h20	r/w	cal_lcvco_dac_msb_cont_rate1[7:0]	TBD	
	[23:16]	8'h21	r/w	cal_lcvco_dac_msb_cont_rate0[7:0]	TBD	
	[15:8]	8'h20	r/w	cal_lcvco_dac_msb_rate1[7:0]	TBD	
	[7:0]	8'h21	r/w	cal_lcvco_dac_msb_rate0[7:0]	TBD	
					
	# addr = 0xe5c8			AutoSpeed370	TBD
	[31:24]	8'h1	r/w	cal_lccap_msb_rate1[7:0]	TBD	
	[23:16]	8'h1	r/w	cal_lccap_msb_rate0[7:0]	TBD	
	[15:8]	8'h10	r/w	cal_lccap_lsb_rate1[7:0]	TBD	
	[7:0]	8'h10	r/w	cal_lccap_lsb_rate0[7:0]	TBD	
					
	# addr = 0xe5cc			AutoSpeed371	TBD
	[31:24]	8'h20	r/w	cal_plldcc_cnt_cont_rate1[7:0]	TBD	
	[23:16]	8'h20	r/w	cal_plldcc_cnt_cont_rate0[7:0]	TBD	
	[15:8]	8'h20	r/w	cal_plldcc_cnt_rate1[7:0]	TBD	
	[7:0]	8'h20	r/w	cal_plldcc_cnt_rate0[7:0]	TBD	
					
	# addr = 0xe5d0			AutoSpeed372	TBD
	[31:24]	8'h0	r/w	cal_pll_speed_ring_cont_rate1[7:0]	TBD	
	[23:16]	8'h0	r/w	cal_pll_speed_ring_cont_rate0[7:0]	TBD	
	[15:8]	8'h0	r/w	cal_pll_speed_ring_rate1[7:0]	TBD	
	[7:0]	8'h0	r/w	cal_pll_speed_ring_rate0[7:0]	TBD	
					
	# addr = 0xe5d4			AutoSpeed373	TBD
	[31:24]	8'h0	r/w	cal_pll_sllp_dac_coarse_ring_cont_rate1[7:0]	TBD	
	[23:16]	8'h0	r/w	cal_pll_sllp_dac_coarse_ring_cont_rate0[7:0]	TBD	
	[15:8]	8'h0	r/w	cal_pll_sllp_dac_coarse_ring_rate1[7:0]	TBD	
	[7:0]	8'h0	r/w	cal_pll_sllp_dac_coarse_ring_rate0[7:0]	TBD	
					
	# addr = 0xe5d8			AutoSpeed374	TBD
	[31:24]	8'h4	r/w	cal_sllp_dac_fine_ring_rate1[15:8]	TBD	
	[23:16]	8'h0	r/w	cal_sllp_dac_fine_ring_rate1[7:0]	TBD	
	[15:8]	8'h4	r/w	cal_sllp_dac_fine_ring_rate0[15:8]	TBD	
	[7:0]	8'h0	r/w	cal_sllp_dac_fine_ring_rate0[7:0]	TBD	
					
	# addr = 0xe5dc			AutoSpeed375	TBD
	[31:24]	8'h4	r/w	cal_sllp_dac_fine_ring_cont_rate1[15:8]	TBD	
	[23:16]	8'h0	r/w	cal_sllp_dac_fine_ring_cont_rate1[7:0]	TBD	
	[15:8]	8'h4	r/w	cal_sllp_dac_fine_ring_cont_rate0[15:8]	TBD	
	[7:0]	8'h0	r/w	cal_sllp_dac_fine_ring_cont_rate0[7:0]	TBD	
						
	# addr = 0xe600			FW_Rev	Firmware Revision	
	[31:24]	0	r/w	FW_MAJOR_VER[7:0]	Firmware Major Version.	
	[23:16]	0	r/w	FW_MINOR_VER[7:0]	Firmware Minor Version.	
	[15:8]	0	r/w	FW_PATCH_VER[7:0]	Firmware Patch Version.	
	[7:0]	0	r/w	FW_BUILD_VER[7:0]	Firmware Build Version.	
						
	# addr = 0xe604			control_config0	Calibration enable control	
	[31:27]	0	r/w	RESERVED		
	26	0	r/w	train_sim_en	Skip Train Algorithm For Only Train Protocal Simulation	internal
	25	0	r/w	skip_cdr_dfe_scheme	Skip CDR DFE SCHEME For Simulation Faster	internal
	24	0	r/w	force_cont_cal_skip	Force Continuous Calibration To Skip.	internal
					0: Continuous calibration mode.	
					1: Skip continuous calibration mode.	
	23	0	r/w	BYPASS_SPEED_TABLE_LOAD	Bypass Speed Table Load To Analog Registers By Firmware For Simulation Only	
	22	0	r/w	BYPASS_XDAT_INIT	Bypass XDATA Initialization By Firmware For Simulation Only	
	21	0	r/w	BYPASS_POWER_ON_DELAY	Bypass Delay During Power Up For Simulation Only	
	[20:18]	3'h0	r/w	BYPASS_DELAY[2:0]	Bypass Delay For Simulation Only	
					   0= normal (default) 	
					   1-3=delay_time/2^number	
					   4-7=force delay_time=0	
	17	0	r/w	EXT_FORCE_CAL_DONE 	External Force Calibration Done	
					This field can be asserted to 1 to force calibration done.	
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r	CAL_DONE	Calibration Done.	
					0: Calibration is in progress or has not started. 	
					1: Calibration is done.	
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:3]	0	r/w	RESERVED		
	2	0	r/w	LCPLL_LANE_SEL	LCPLL Control MCU Lane Selection In Case Of ETHERNET_CFG>1	
					This register will select this MCU lane control LCPLL in case of ETHERNET_CFG[1:0] > 1	
					0: select MCU and LANE to control LCPLL which MCU_ID_LANE is 0	
					1: select MCU and LANE to control LCPLL which MCU_ID_LANE is 1	
	[1:0]	2'h0	r/w	ETHERNET_CFG[1:0]	Ethernet Configuration For Speed Change Data Bit Rate Range	
					0: No Speed Change Support For SERDES	
					1: 10.3125G and 20.625G 	
					2:1.25G, 3.125G, 5.15625G and 10.3125G	
					3:1.25G, 3.125G, 10.3125G, 25.78125G	
						
	# addr = 0xe608			control_config1	Calibration Configuration 1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	sq_cal_ext_en	Squelch Calibration Ext Enable	internal
	26	0	r/w	process_cal_ext_en	Process Calibration Ext Enable	internal
	25	0	r/w	txdcc_cal_ext_en	Tx DCC Calibration Ext Enable	internal
	24	0	r/w	txdcc_pdiv_cal_ext_en	Tx DCC Post Divider Calibration Ext Enable	internal
	23	1	r/w	vdd_cal_ext_en	VDD Calibration Ext Enable	internal
	22	0	r/w	rximp_cal_ext_en	Rx Impedance Calibration Ext Enable	internal
	21	0	r/w	tximp_cal_ext_en	Tx Impedance Calibration Ext Enable	internal
	20	0	r/w	sampler_cal_ext_en	Sampler Calibration Ext Enable	internal
	19	0	r/w	eom_align_cal_ext_en	EOM Alignment Calibration Ext Enable	internal
	18	0	r/w	rxalign90_cal_ext_en	Rx Align90 Calibration Ext Enable	internal
	17	0	r/w	rxdcc_eom_cal_ext_en	Rx DCC EOM Calibration Ext Enable	internal
	16	0	r/w	rxdcc_data_cal_ext_en	Rx DCC Data Calibration Ext Enable	internal
	15	0	r/w	rxdcc_dll_cal_ext_en	Rx DCC DLL Calibration Ext Enable	internal
	14	0	r/w	txdetect_cal_ext_en	Tx Detect Calibration Ext Enable	internal
	13	0	r/w	eom_dll_cal_ext_en	EOM DLL Calibration Ext Enable	internal
	12	0	r/w	rxdll_cal_ext_en	Rx DLL Calibration Ext Enable	internal
	11	0	r/w	pll_temp_cal_ext_en	PLL Temperature Calibration Ext Enable	internal
	10	0	r/w	pll_cal_ext_en	PLL Calibration Ext Enable	internal
	9	0	r/w	plldcc_cal_ext_en	PLL DCC Calibration Ext Enable	internal
	8	0	r/w	ring_pll_cal_ext_en	RING PLL Calibration Ext Enable	internal
	7	1	r/w	txclk_vdd_cal_ext_en	TxClk VDD Calibration Ext Enable	internal
	6	1	r/w	txdata_vdd_cal_ext_en	TxDATA VDD Calibration Ext Enable	internal
	5	1	r/w	txpre_vdd_cal_ext_en	TX Pre-Driver VDD Calibration Ext Enable	internal
	4	1	r/w	rxdclk_vdd_cal_ext_en	Rx Data Clock VDD Calibration Ext Enable	internal
	3	1	r/w	rxeomclk_vdd_cal_ext_en	Rx EOM Clock VDD Calibration Ext Enable	internal
	2	1	r/w	rxsmplr_vdd_cal_ext_en	Rx Sampler VDD Calibration Ext Enable	internal
	1	0	r/w	RESERVED		
	0	0	r/w	cal_start	Calbration Manual Start.	internal
						
	# addr = 0xe60c			control_config2	Calibration Configuration 1	
	31	0	r/w	txclk_vdd_cal_cont_en	TxClk VDD Calibration Continuous Enable	internal
	30	0	r/w	txdata_vdd_cal_cont_en	TxDATA VDD Calibration Continuous Enable	internal
	29	0	r/w	txpre_vdd_cal_cont_en	TX Pre-Driver VDD Calibration Continuous Enable	internal
	28	0	r/w	rxdclk_vdd_cal_cont_en	Rx Data Clock VDD Calibration Continuous Enable	internal
	27	0	r/w	rxeomclk_vdd_cal_cont_en	Rx EOM Clock VDD Calibration Continuous Enable	internal
	26	0	r/w	rxsmplr_vdd_cal_cont_en	Rx Sampler VDD Calibration Continuous Enable	internal
	25	1	r/w	rxdcc_data_cal_cont_en	Rx DCC Center Calibration Continuous Enable	internal
	24	1	r/w	rxdcc_eom_cal_cont_en	Rx DCC EOM Calibration Continuous Enable	internal
	23	1	r/w	txdcc_cal_cont_en	Tx DCC Calibration Continuous Enable	internal
	22	1	r/w	txdcc_pdiv_cal_cont_en	Tx DCC Post Divider Calibration Continuous Enable	internal
	21	1	r/w	pllamp_cal_cont_en	PLL AMP Calibration Continuous Mode Enable.	internal
	20	1	r/w	plldcc_cal_cont_en	PLL DCC Calibration Continuous Mode Enable.	internal
	19	1	r/w	align90_cal_cont_en	Rx Align90 Calibration  Continuous Enable	
	18	1	r/w	eom_dll_cal_cont_en	EOM DLL Continuous Calibration Enable	internal
	17	1	r/w	rxdll_cal_cont_en	Rx DLL Continuous Calibration Enable	internal
	16	0	r/w	txdetect_cal_cont_en	Tx Detect Continuous Calibration Enable	internal
	15	1	r/w	rxdcc_dll_cal_cont_en	Rx DCC Center Calibration Continuous Enable	internal
	14	0	r/w	pll_temp_cal_cont_en	PLL Temperature Calibration Continuous Enable	internal
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0xe610			control_config3	Calibration Configuration 2	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	cal_process_result_sel	Process Calibration Result Selection	internal
					0: Use ULVT result;	
					1: Use LVT result.	
	26	0	r/w	pllamp_cal_speedup_disable	PLLamp_Cal Speed Up For Debug.	internal
					0: Fast Mode(Default).	
					1: Slow Mode.	
	[25:24]	2'h0	r/w	RESERVED		
	23	0	r/w	fast_pll_mode	Fast PLL Cal Mode For Debug.	internal
					0: Fast_Mode.	
					1: Normal_Mode.	
	[22:21]	2'h0	r/w	spdchg_fast_pll_mode[1:0]	Speed Change Fast PLL Cal Mode 0/1/2 For Debug.	internal
	[20:18]	3'h0	r/w	tempc_step_ctrl[2:0]	Tempc_DAC Step Size 0/1/2/3/4/5/6/7 For Debug.	internal
	[17:16]	2'h0	r/w	tempc_dac_mode[1:0]	PLL Temperature Calibration Mode 0/1/2 For Debug.	internal
	[15:8]	8'h0	r/w	thold_sel2[7:0]	PLL Fast Cal Tempc_Mux_Hold_Sel Settle Time For Debug.	internal
	[7:0]	8'h0	r/w	tshrtr[7:0]	PLL Fast Cal SHRTR Time 0/1/2/3 For Debug.	internal
						
	# addr = 0xe614			control_config4	Calibration Configuration 3	
	[31:24]	8'h0e	r/w	vcoamp_vth_freq[7:0]	PLL VCO Amplitude Threshold For PLL Clock Freq Calibration.	internal
	[23:16]	8'h0f	r/w	vcoamp_vth_amp[7:0]	PLL VCO Amplitude Threshold For Initial PLL Amp Power On.	internal
	[15:8]	8'h0c	r/w	vcoamp_vth_normal[7:0]	PLL VCO Amplitude Threshold For Normal Mode.	internal
	[7:0]	8'h0	r/w	fbc_ratio[7:0]	FBC Measure Time.	internal
					0: 4uS.	
					1: 8uS.	
					2: 16uS.	
					3: 32uS.	
					4-255 : Not used	
						
	# addr = 0xe618			control_config5	Calibration Configuration 4	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	ring_pll_disable	RING PLL Disabled Indicator	internal
	28	1'h0	r/w	tpllfreq4	PLLfreqcal Wait Time4 For Debug.	internal
					0: 50uS.	
					1: 100uS.	
	[27:26]	2'h0	r/w	tpllfreq3[1:0]	PLLfreqcal Wait Time3 For Debug	internal
					0: 3uS.	
					1: 4.5uS.	
					2: 6uS.	
					3: 7.5uS.	
	[25:24]	2'h0	r/w	tpllfreq2[1:0]	PLLfreqcal Wait Time2  For Debug	internal
					0: 4uS.	
					1: 6uS.	
					2: 8uS.	
					3: 10uS.	
	[23:22]	2'h0	r/w	tpllfreq1[1:0]	PLLfreqcal Wait Time1  For Debug	internal
					0: 5uS.	
					1: 7.5uS.	
					2: 10uS.	
					3: 12.5uS.	
	[21:20]	2'h0	r/w	tpllfreq0[1:0]	PLLfreqcal Wait Time0  For Debug	internal
					0: 3uS.	
					1: 4.5uS.	
					2: 6uS.	
					3: 7.5uS.	
	[19:18]	2'h0	r/w	tpllamp0[1:0]	PLLampcal_En Wait Time  For Debug	internal
					0: 25uS.	
					1: 37.5uS.	
					2: 50uS.	
					3: 62.5uS.	
	[17:16]	2'h0	r/w	tpllamp1[1:0]	PLL Amp Cal Settle Time 0/1/2/3 For Debug	internal
					 0: Slow=25uS, fast=2.5uS (default).	
					 1: Slow=37.5uS, fast=3.75uS.	
					 2: Slow=50uS, fast=5uS.	
					 0: Slow=62.5uS, fast=6.25uS.	
					 If PLLAMP_CAL_SPEEDUP_DISABLE=0, then fast mode (default).	
					 Else slow mode.	
	[15:0]	16'h0	r/w	pll_speed_thresh_ring[15:0]	RING PLL Speed Threshold[11:0].	internal
						
	# addr = 0xe61c			control_config6	Calibration Configuration 5	
	[31:24]	8'h0	r/w	pll_rate_sel_ring[7:0]	RING PLL Speed Rate Selection.	internal
	[23:16]	8'h0	r/w	pll_rate_sel[7:0]	PLL Speed Rate Selection.	internal
	[15:0]	16'h0	r/w	speed_thresh[15:0]	PLL Speed Threshold	internal
						
	# addr = 0xe620			control_config7	Calibration Threshold 1	
	[31:24]	8'h6	r/w	CAL_SQ_THRESH_IN[7:0] 	SQ Threshold.	
	[23:16]	8'h13	r/w	CAL_PROC_SUBSS[7:0]  	Process Threshold  SUBSS[4:0].	
	[15:8]	8'h10	r/w	CAL_PROC_SS2TT[7:0]   	Process Threshold  SS2TT[4:0].	
	[7:0]	8'h15	r/w	CAL_PROC_TT2FF[7:0] 	Process Threshold  TT2FF[4:0].	
						
	# addr = 0xe624			CAL_DATA0	Calibration Result 0	
	[31:24]	8'h6	r/w	CAL_TEMPC_MUX_HOLD_SEL_R0[7:0]	PLLTemp Calibration Mux Hold Sel Result For R0.	
	[23:16]	8'h5	r/w	CAL_TEMPC_MUX_SEL_R0[7:0]	PLL Temp Calibration Mux Sel Result For R0.	
	[15:8]	8'h0	r/w	CAL_TEMPC_DAC_SEL[7:0]	PLL Temp Calibration DAC Sel Result.	
	[7:0]	8'h0	r/w	RESERVED		
						
	# addr = 0xe628			train_if_config	Train Interface Config	
	[31:1]	0	r/w	RESERVED		
	0	1	r/w	PIPE4_EN	PCIE3 PIPE4 Interface Enable. 	
					In PCIe mode, default value=1. All in other phy modes, default value=0.	
					0: Do not support PCIE3 PIPE4 interface.	
					1: Support PCIE3 PIPE4 interface.	
						
	# addr = 0xe62c			control_config8	Config control	
	[31:24]	0	r	refclk_freq[7:0]	Reference Frequency Clock For Debug	internal
					0: 0MHz (no use).	
					1: 1MHz.	
					2 ~ 255: 2 - 255MHz.	
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	AUTO_RX_INIT_EN	Automatic Rx_Init Enable.	
					1: Enable automatic rx_init trigger after power up, partial slumber/slumber and speed change.	
					0: Disable automatic rx_init trigger after power up, partial slumber/slumber and speed change (Default).	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:8]	4'h0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h0	r/w	PHY_GEN_MAX[3:0]	Max Tx/Rx Speed Data Rate.	
						
	# addr = 0xe630			control_config9	Config control	
	31	0	r/w	txclk_vdd_cal_cont_cur_load_en	TxClk VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	30	0	r/w	txdata_vdd_cal_cont_cur_load_en	TxDATA VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	29	0	r/w	txpre_vdd_cal_cont_cur_load_en	TX Pre-Driver VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	28	0	r/w	rxdclk_vdd_cal_cont_cur_load_en	Rx Data Clock VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	27	0	r/w	rxeomclk_vdd_cal_cont_cur_load_en	Rx EOM Clock VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	26	0	r/w	rxsmplr_vdd_cal_cont_cur_load_en	Rx Sampler VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	25	0	r/w	rxdcc_data_cal_cont_cur_load_en	Rx DCC Data Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	24	0	r/w	rxdcc_eom_cal_cont_cur_load_en	Rx DCC EOM Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	23	0	r/w	txdcc_cal_cont_cur_load_en	Tx DCC Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	22	0	r/w	txdcc_pdiv_cal_cont_cur_load_en	Tx DCC Post Divider Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	21	0	r/w	pllamp_cal_cont_cur_load_en	PLL AMP Calibration Continuous Mode Current Data Load Enable(0:Load PowerOn Calibration Result).	internal
	20	0	r/w	plldcc_cal_cont_cur_load_en	PLL DCC Calibration Continuous Mode Current Data Load Enable(0:Load PowerOn Calibration Result).	internal
	19	0	r/w	align90_cal_cont_cur_load_en	Rx Align90 Calibration  Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	18	0	r/w	eom_dll_cal_cont_cur_load_en	EOM DLL Continuous Calibration Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	17	0	r/w	rxdll_cal_cont_cur_load_en	Rx DLL Continuous Calibration Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	16	0	r/w	txdetect_cal_cont_cur_load_en	Tx Detect Continuous Calibration Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	15	0	r/w	rxdcc_dll_cal_cont_cur_load_en	Rx DCC Data Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0xe634			con_cal_step_size1	Calibration Configuration 	
	[31:24]	8'h20	r/w	txclk_vdd_cal_step_size[7:0]	TXCLK VDD Cal Continuous Step Size 	internal
	[23:16]	8'h20	r/w	txdata_vdd_cal_step_size[7:0]	TXDATA VDD Cal Continuous Step Size 	internal
	[15:8]	8'h20	r/w	txpre_vdd_cal_step_size[7:0]	TXPRE VDD Cal Continuous Step Size 	internal
	[7:0]	8'h20	r/w	rxdclk_vdd_cal_step_size[7:0]	RXDCLK VDD Cal Continuous Step Size 	internal
						
	# addr = 0xe638			con_cal_step_size2	Calibration Configuration 	
	[31:24]	8'h20	r/w	rxeomclk_vdd_cal_step_size[7:0]	RXEOMCLK VDD Cal Continuous Step Size 	internal
	[23:16]	8'h20	r/w	rxsmplr_vdd_cal_step_size[7:0]	RXSMPLR VDD Cal Continuous Step Size 	internal
	[15:8]	8'h20	r/w	rxdcc_data_cal_step_size[7:0]	RXDCC Data Cal Continuous Step Size 	internal
	[7:0]	8'h20	r/w	rxdcc_eom_cal_step_size[7:0]	RXDCC EOM Cal Continuous Step Size 	internal
						
	# addr = 0xe63c			con_cal_step_size3	Calibration Configuration 	
	[31:24]	8'h20	r/w	txdcc_cal_step_size[7:0]	TXDCC CAl Continuous Step Size 	internal
	[23:16]	8'h20	r/w	txdcc_pdiv_cal_step_size[7:0]	TXDCC PDIV Cal Continuous Step Size 	internal
	[15:8]	8'h20	r/w	pllamp_cal_step_size[7:0]	PLLAMP Cal Continuous Step Size 	internal
	[7:0]	8'h20	r/w	plldcc_cal_step_size[7:0]	PLLDCC Cal Continuous Step Size 	internal
						
	# addr = 0xe640			con_cal_step_size4	Calibration Configuration 	
	[31:24]	8'h20	r/w	align90_cal_step_size[7:0]	ALIGN90 Cal Continuous Step Size 	internal
	[23:16]	8'h20	r/w	eom_dll_cal_step_size[7:0]	EOM DLL Cal Continuous Step Size 	internal
	[15:8]	8'h20	r/w	rxdll_cal_step_size[7:0]	RXDLL CAl Continuous Step Size 	internal
	[7:0]	8'h20	r/w	txdetect_cal_step_size[7:0]	TXDETECT Cal Continuous Step Size 	internal
						
	# addr = 0xe644			con_cal_step_size5	Calibration Configuration 	
	[31:24]	8'h20	r/w	rxdcc_dll_cal_step_size[7:0]	RXDCC DLL Cal Continuous Step Size 	internal
	[23:16]	8'h08	r/w	ringpll_cal_step_size[7:0]	RINGPLL Cal Continuous Step Size 	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	pll_vcon_polarity_inv	RING PLL VCON Polarity Conversion	internal
	0	0	r/w	pll_vddvco_polarity_inv	RING PLL VDDVCO Polarity Conversion	internal
						
	# addr = 0xe648			cal_time_out_and_dis	Calibration Configuration 	
	[31:24]	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	eom_align_cal_timeout_dis	EOM Align Calibration Timeout Disable.	internal
	11	0	r/w	plldcc_cal_timeout	PLLDCC Calibration Timeout	internal
	10	0	r/w	ringpll_cal_timeout_dis	RING PLL Calibration Timeout Disable.	internal
	9	0	r/w	pll_cal_timeout_dis	PLL Calibration Timeout Disable.	internal
	8	0	r/w	align90_cal_timeout_dis	Align90 Calibration Timeout Disable.	internal
	7	0	r/w	rximp_cal_timeout_dis	Rx Impedance Calibration Timeout Disable.	internal
					0: Enable timeout feature	
					1: Disable timeout feature	
	6	0	r/w	tximp_cal_timeout_dis	Tx Impedance Calibration Timeout Disable.	internal
					0: Enable timeout feature	
					1: Disable timeout feature	
	5	0	r/w	plldcc_cal_timeout_dis	PLL DCC Calibration Timeout Disable	internal
	4	0	r/w	txdcc_cal_timeout_dis	TXDCC Calibration Timeout Disable	internal
	3	0	r/w	txdcc_pdiv_cal_timeout_dis	TXDCC Post-Divider Calibration Timeout Disable	internal
	2	0	r/w	rxdcc_dll_cal_timeout_dis	RXDCC DLL Clock Calibration Timeout Disable	internal
	1	0	r/w	rxdcc_data_cal_timeout_dis	RXDCC DATA Clock Calibration Timeout Disable	internal
	0	0	r/w	rxdcc_eom_cal_timeout_dis	RXDCC EOM Clock Calibration Timeout Disable	internal
						
	# addr = 0xe64c			cal_status_read	Calibration Status	
	[31:24]	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r	pll_cal_ring_pass	RING PLL Calibration Pass Indicator.	internal
	10	0	r	plldcc_cal_pass	PLL DCC Calibration Pass Indicator.	internal
	9	0	r	process_cal_pass	Process Calibration Pass Indicator.	internal
	8	0	r	pll_amp_cal_pass	PLL Amplitude Calibration Pass Indicator.  	internal
	7	0	r	pll_temp_cal_pass	PLL Temperature Calibration Pass Indicator.	internal
	6	0	r	pll_cal_pass	PLL Calibration Pass Indicator.	internal
	5	0	r	process_cal_done	Process Calibration Done.	internal
					0: Process calibration is in progress or has not started. 	
					1: Process calibration is done.	
	4	0	r	pll_amp_cal_done	PLL Amplitude Calibration Done Indicator. 	internal
					0: PLL amplitude calibration is in progress or has not started. 	
					1: PLL amplitude calibration is done.	
	3	0	r	pll_temp_cal_done	PLL Temperature Calibration Done.	internal
					0: PLL temperature calibration is in progress or has not started. 	
					1: PLL temperature calibration is done.	
	2	0	r	pll_cal_done	PLL Calibration Done.	internal
					0: PLL calibration is in progress or has not started. 	
					1: PLL calibration is done.	
	1	0	r	plldcc_cal_done	PLL DCC Calibration Done.	internal
					0: PLL DCC calibration is in progress or has not started. 	
					1: PLL DCC calibration is done.	
	0	0	r	pll_cal_ring_done	RING PLL Calibration Done.	internal
					0: Ring PLL calibration is in progress or has not started. 	
					1: Ring PLL calibration is done.	
						
	# addr = 0xe650			mcu_config	MCU Configuration 	
	[31:24]	0	r/w	RESERVED		
	[23:16]	0	r/w	RESERVED		
	[15:8]	0	r/w	mcuclk_sel[7:0]	MCUCLK Selection For Timer Delay	internal
					0: 400MHz	
					1: 500MHz	
					All others : N.A	
	[7:0]	0	r/w	master_mcu_sel[7:0]	Master MCU Selection	internal
					0: MCU0	
					1: MCU1	
					2: MCU2	
					3: MCU3	
					All others : N.A	
						
	# addr = 0xe654			CAL_DATA1	Calibration Result 1	
	[31:24]	8'h6	r/w	CAL_TEMPC_MUX_HOLD_SEL_R1[7:0]	PLLTemp Calibration Mux Hold Sel Result For Rate 1.	internal
	[23:16]	8'h5	r/w	CAL_TEMPC_MUX_SEL_R1[7:0]	PLL Temp Calibration Mux Sel Result For Rate 1.	internal
	[15:8]	8'h0	r/w	CAL_PROCESS_VALUE_LVT[7:0]	Process Calibration Result LVT.	internal
	[7:0]	8'h0	r/w	CAL_PROCESS_VALUE_ULVT[7:0]	Process Calibration Result ULVT.	internal
						
	# addr = 0xe658			loop_cnts	Loop Count Control	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h10	r/w	phase_tracking_loop_cnts[7:0]	Loop Number For Phase Tracking.	internal
