<div id="pf61" class="pf w0 h0" data-page-no="61"><div class="pc pc61 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg61.png"/><div class="t m0 x83 h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 3-45.<span class="_ _1a"> </span>Reference links to related information (continued)</div><div class="t m0 x37 h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws0">Topic<span class="_ _69"> </span>Related module<span class="_ _6a"> </span>Reference</div><div class="t m0 x33 h7 y1a7 ff2 fs4 fc0 sc0 ls0 ws0">Signal Multiplexing<span class="_ _50"> </span>Port control<span class="_ _c4"> </span><span class="fc1">Signal Multiplexing</span></div><div class="t m0 x9 h1b y784 ff1 fsc fc0 sc0 ls0 ws0">3.9.2.1<span class="_ _b"> </span>SPI Instantiation Information</div><div class="t m0 x9 hf y785 ff3 fs5 fc0 sc0 ls0 ws0">This device contains two SPI module that supports 8-bit data length.</div><div class="t m0 x9 hf y786 ff3 fs5 fc0 sc0 ls0 ws0">SPI0 is clocked on the bus clock. SPI1 is clocked from the system clock. SPI1 is</div><div class="t m0 x9 hf y787 ff3 fs5 fc0 sc0 ls0 ws0">therefore disabled in &quot;Partial Stop Mode&quot;.</div><div class="t m0 x9 hf y788 ff3 fs5 fc0 sc0 ls0 ws0">The SPI supports DMA request and can operate in VLPS mode. When the SPI is</div><div class="t m0 x9 hf y789 ff3 fs5 fc0 sc0 ls0 ws0">operating in VLPS mode, it will operate as a slave.</div><div class="t m0 x9 hf y78a ff3 fs5 fc0 sc0 ls0 ws0">SPI can wakeup MCU from VLPS mode upon reception of SPI data in slave mode.</div><div class="t m0 x9 he y78b ff1 fs1 fc0 sc0 ls0 ws0">3.9.3<span class="_ _b"> </span>I2C Configuration</div><div class="t m0 x9 hf y78c ff3 fs5 fc0 sc0 ls0 ws0">This section summarizes how the module has been configured in the chip. For a</div><div class="t m0 x9 hf y78d ff3 fs5 fc0 sc0 ls0 ws0">comprehensive description of the module itself, see the moduleâ€™s dedicated chapter.</div><div class="c x2b y78e w16 h20"><div class="t m2 x77 h1a y5c2 ff2 fsb fc0 sc0 ls0 ws0">Signal multiplexing</div><div class="t m0 x8 h1a y37c ff2 fsb fc0 sc0 ls0">Register</div><div class="t m0 x8 h1a y37d ff2 fsb fc0 sc0 ls0">access</div><div class="t m0 x67 h1a y37e ff2 fsb fc0 sc0 ls0">Peripheral</div><div class="t m0 xd0 h1a y37f ff2 fsb fc0 sc0 ls0">bridge</div><div class="t m0 x20 h1a y5c3 ff2 fsb fc0 sc0 ls0 ws0">Module signals</div><div class="t m0 x5f h1a y78f ff2 fsb fc0 sc0 ls0">2</div><div class="t m0 xd7 h19 y61a ff2 fsa fc0 sc0 ls0 ws1e9">I C</div></div><div class="t m0 x86 h9 y790 ff1 fs2 fc0 sc0 ls0 ws0">Figure 3-35. I2C configuration</div><div class="t m0 x8 h9 y791 ff1 fs2 fc0 sc0 ls0 ws0">Table 3-46.<span class="_ _1a"> </span>Reference links to related information</div><div class="t m0 x37 h10 y792 ff1 fs4 fc0 sc0 ls0 ws0">Topic<span class="_ _69"> </span>Related module<span class="_ _6a"> </span>Reference</div><div class="t m0 x50 h17 y793 ff2 fs4 fc0 sc0 ls0 ws0">Full description<span class="_ _7d"> </span>I<span class="fs9 ws1a4 v4">2</span><span class="ls194">C</span><span class="fc1 ws190">I<span class="fs9 ls142 v4">2</span>C</span></div><div class="t m0 x4b h7 y794 ff2 fs4 fc0 sc0 ls0 ws0">System memory map<span class="_ _12"> </span><span class="fc1">System memory map</span></div><div class="t m0 x94 h7 y795 ff2 fs4 fc0 sc0 ls0 ws1c0">Clocking <span class="fc1 ws0">Clock Distribution</span></div><div class="t m0 x88 h7 y796 ff2 fs4 fc0 sc0 ls0 ws0">Power management<span class="_ _6b"> </span><span class="fc1">Power management</span></div><div class="t m0 x33 h7 y797 ff2 fs4 fc0 sc0 ls0 ws0">Signal Multiplexing<span class="_ _50"> </span>Port control<span class="_ _c4"> </span><span class="fc1">Signal Multiplexing</span></div><div class="t m0 x79 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 3 Chip Configuration</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _9"> </span>97</div><a class="l" href="#pf9f" data-dest-detail='[159,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:369.288000px;bottom:675.600000px;width:75.024000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2af" data-dest-detail='[687,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:400.424000px;bottom:158.639000px;width:12.753000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf69" data-dest-detail='[105,"XYZ",null,457.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:364.293000px;bottom:143.139000px;width:85.014000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf73" data-dest-detail='[115,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:371.795000px;bottom:127.639000px;width:70.011000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf89" data-dest-detail='[137,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:366.534000px;bottom:112.139000px;width:80.532000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf9f" data-dest-detail='[159,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:369.288000px;bottom:96.638700px;width:75.024000px;height:9.000300px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
