Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct 24 14:30:12 2023
| Host         : Ganesh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_timing_summary_routed.rpt -pb processor_timing_summary_routed.pb -rpx processor_timing_summary_routed.rpx -warn_on_violation
| Design       : processor
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                1           
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  576         
TIMING-18  Warning           Missing input or output delay                              4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (222)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (0)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (222)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[0].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[1].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[2].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[3].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[4].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[5].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[6].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[0].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[1].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[2].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[3].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[4].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[5].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[6].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[0].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[1].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[2].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[3].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[4].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[5].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[6].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[0].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[1].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[2].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[3].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[4].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[5].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[6].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    496.771        0.000                      0                22664        0.098        0.000                      0                22664    -4786.640    -7659.919                       5                  3822  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)           Period(ns)      Frequency(MHz)
-----             ------------           ----------      --------------
clk_pin           {0.000 4.000}          1000.000        1.000           
  DCM_TMDS_CLKFX  {0.000 250.000}        500.000         2.000           
  MMCM_pix_clock  {0.000 2500.000}       5000.000        0.200           
  clkfb_in        {0.000 500.000}        1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin               975.027        0.000                      0                22511        0.098        0.000                      0                22511     -900.000     -900.000                       1                  3702  
  DCM_TMDS_CLKFX      497.275        0.000                      0                   39        0.207        0.000                      0                   39     -286.640     -286.640                       1                    37  
  MMCM_pix_clock     4980.586        0.000                      0                  114        0.194        0.000                      0                  114    -4786.640    -4786.640                       1                    80  
  clkfb_in                                                                                                                                                       -900.000    -1686.640                       2                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MMCM_pix_clock  DCM_TMDS_CLKFX      496.771        0.000                      0                   30        0.134        0.000                      0                   30  
clk_pin         MMCM_pix_clock      989.860        0.000                      0                   14        1.570        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group      From Clock      To Clock      
----------      ----------      --------      
(none)          DCM_TMDS_CLKFX                  
(none)          MMCM_pix_clock                  
(none)          clk_pin                         
(none)          clkfb_in                        
(none)                          clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      975.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack     -900.000ns,  Total Violation     -900.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             975.027ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_13/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        24.173ns  (logic 3.671ns (15.186%)  route 20.502ns (84.814%))
  Logic Levels:           23  (LUT3=2 LUT5=15 LUT6=6)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 1004.929 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.656     5.325    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X22Y52         FDRE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.419     5.744 r  control_unit/mainDecoder/FSM_onehot_state_reg[11]/Q
                         net (fo=37, routed)          3.115     8.859    control_unit/mainDecoder/FSM_onehot_state_reg[11]_0
    SLICE_X26Y53         LUT3 (Prop_lut3_I0_O)        0.299     9.158 r  control_unit/mainDecoder/Q_i_9__0/O
                         net (fo=1, routed)           0.443     9.601    mux_2/mux2/Q_reg_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I2_O)        0.124     9.725 r  mux_2/mux2/Q_i_4__0/O
                         net (fo=3, routed)           0.316    10.042    control_unit/mainDecoder/SrcA[0]
    SLICE_X26Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.166 r  control_unit/mainDecoder/Q_i_5__31/O
                         net (fo=1, routed)           0.574    10.740    control_unit/mainDecoder/ALU/as2/c_1
    SLICE_X26Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.864 r  control_unit/mainDecoder/Q_i_2__27/O
                         net (fo=3, routed)           0.807    11.671    control_unit/mainDecoder/ALU/as2/c_2
    SLICE_X26Y54         LUT5 (Prop_lut5_I4_O)        0.124    11.795 r  control_unit/mainDecoder/Q_i_2__25/O
                         net (fo=3, routed)           0.825    12.620    control_unit/mainDecoder/ALU/as2/c_4
    SLICE_X23Y55         LUT5 (Prop_lut5_I4_O)        0.124    12.744 r  control_unit/mainDecoder/Q_i_2__23/O
                         net (fo=3, routed)           0.410    13.154    control_unit/mainDecoder/ALU/as2/c_6
    SLICE_X23Y54         LUT5 (Prop_lut5_I4_O)        0.124    13.278 r  control_unit/mainDecoder/Q_i_2__21/O
                         net (fo=3, routed)           0.582    13.860    control_unit/mainDecoder/ALU/as2/c_8
    SLICE_X19Y53         LUT5 (Prop_lut5_I4_O)        0.118    13.978 r  control_unit/mainDecoder/Q_i_2__19/O
                         net (fo=3, routed)           0.811    14.789    control_unit/mainDecoder/ALU/as2/c_10
    SLICE_X17Y54         LUT5 (Prop_lut5_I4_O)        0.326    15.115 r  control_unit/mainDecoder/Q_i_6__95/O
                         net (fo=2, routed)           0.973    16.088    control_unit/mainDecoder/ALU/as2/c_12
    SLICE_X21Y55         LUT5 (Prop_lut5_I4_O)        0.124    16.212 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           0.453    16.665    control_unit/mainDecoder/ALU/as2/c_14
    SLICE_X19Y56         LUT5 (Prop_lut5_I4_O)        0.124    16.789 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.424    17.213    control_unit/mainDecoder/ALU/as2/c_16
    SLICE_X19Y57         LUT5 (Prop_lut5_I4_O)        0.124    17.337 r  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.599    17.936    control_unit/mainDecoder/ALU/as2/c_18
    SLICE_X18Y59         LUT5 (Prop_lut5_I4_O)        0.124    18.060 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.433    18.493    control_unit/mainDecoder/ALU/as2/c_20
    SLICE_X19Y58         LUT5 (Prop_lut5_I4_O)        0.124    18.617 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.465    19.082    control_unit/mainDecoder/ALU/as2/c_22
    SLICE_X21Y58         LUT5 (Prop_lut5_I4_O)        0.124    19.206 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.979    20.184    control_unit/mainDecoder/ALU/as2/c_24
    SLICE_X22Y60         LUT5 (Prop_lut5_I4_O)        0.124    20.308 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.832    21.140    control_unit/mainDecoder/ALU/as2/c_26
    SLICE_X26Y59         LUT5 (Prop_lut5_I4_O)        0.124    21.264 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.600    21.864    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X26Y60         LUT5 (Prop_lut5_I4_O)        0.124    21.988 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=4, routed)           0.737    22.725    control_unit/mainDecoder/ALU/as2/c_30
    SLICE_X26Y57         LUT6 (Prop_lut6_I0_O)        0.124    22.849 r  control_unit/mainDecoder/Q_i_1__108/O
                         net (fo=2, routed)           0.636    23.486    mux_4/mux2/Q_reg_29
    SLICE_X25Y56         LUT6 (Prop_lut6_I1_O)        0.124    23.610 r  mux_4/mux2/Q_i_1__25/O
                         net (fo=33, routed)          0.690    24.299    mux_1/ResultWire[13]
    SLICE_X25Y56         LUT3 (Prop_lut3_I0_O)        0.124    24.423 r  mux_1/byte_write[1].RAM_mux_sel_b_pos_3_i_12/O
                         net (fo=2, routed)           0.744    25.168    control_unit/mainDecoder/Addr[15]
    SLICE_X25Y57         LUT6 (Prop_lut6_I2_O)        0.124    25.292 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=34, routed)          3.021    28.313    control_unit/mainDecoder/FSM_onehot_state_reg[0]_0
    SLICE_X14Y22         LUT5 (Prop_lut5_I0_O)        0.153    28.466 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_13_i_2/O
                         net (fo=1, routed)           1.032    29.498    mem/ram/byte_write[1].RAM_reg_bram_13_1
    RAMB36_X0Y5          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_13/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.537  1004.929    mem/ram/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_13/CLKBWRCLK
                         clock pessimism              0.277  1005.206    
                         clock uncertainty           -0.035  1005.170    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.646  1004.524    mem/ram/byte_write[1].RAM_reg_bram_13
  -------------------------------------------------------------------
                         required time                       1004.524    
                         arrival time                         -29.498    
  -------------------------------------------------------------------
                         slack                                975.027    

Slack (MET) :             975.209ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_5/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        23.998ns  (logic 3.668ns (15.285%)  route 20.330ns (84.715%))
  Logic Levels:           23  (LUT3=2 LUT5=15 LUT6=6)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 1004.941 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.656     5.325    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X22Y52         FDRE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.419     5.744 r  control_unit/mainDecoder/FSM_onehot_state_reg[11]/Q
                         net (fo=37, routed)          3.115     8.859    control_unit/mainDecoder/FSM_onehot_state_reg[11]_0
    SLICE_X26Y53         LUT3 (Prop_lut3_I0_O)        0.299     9.158 r  control_unit/mainDecoder/Q_i_9__0/O
                         net (fo=1, routed)           0.443     9.601    mux_2/mux2/Q_reg_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I2_O)        0.124     9.725 r  mux_2/mux2/Q_i_4__0/O
                         net (fo=3, routed)           0.316    10.042    control_unit/mainDecoder/SrcA[0]
    SLICE_X26Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.166 r  control_unit/mainDecoder/Q_i_5__31/O
                         net (fo=1, routed)           0.574    10.740    control_unit/mainDecoder/ALU/as2/c_1
    SLICE_X26Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.864 r  control_unit/mainDecoder/Q_i_2__27/O
                         net (fo=3, routed)           0.807    11.671    control_unit/mainDecoder/ALU/as2/c_2
    SLICE_X26Y54         LUT5 (Prop_lut5_I4_O)        0.124    11.795 r  control_unit/mainDecoder/Q_i_2__25/O
                         net (fo=3, routed)           0.825    12.620    control_unit/mainDecoder/ALU/as2/c_4
    SLICE_X23Y55         LUT5 (Prop_lut5_I4_O)        0.124    12.744 r  control_unit/mainDecoder/Q_i_2__23/O
                         net (fo=3, routed)           0.410    13.154    control_unit/mainDecoder/ALU/as2/c_6
    SLICE_X23Y54         LUT5 (Prop_lut5_I4_O)        0.124    13.278 r  control_unit/mainDecoder/Q_i_2__21/O
                         net (fo=3, routed)           0.582    13.860    control_unit/mainDecoder/ALU/as2/c_8
    SLICE_X19Y53         LUT5 (Prop_lut5_I4_O)        0.118    13.978 r  control_unit/mainDecoder/Q_i_2__19/O
                         net (fo=3, routed)           0.811    14.789    control_unit/mainDecoder/ALU/as2/c_10
    SLICE_X17Y54         LUT5 (Prop_lut5_I4_O)        0.326    15.115 r  control_unit/mainDecoder/Q_i_6__95/O
                         net (fo=2, routed)           0.973    16.088    control_unit/mainDecoder/ALU/as2/c_12
    SLICE_X21Y55         LUT5 (Prop_lut5_I4_O)        0.124    16.212 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           0.453    16.665    control_unit/mainDecoder/ALU/as2/c_14
    SLICE_X19Y56         LUT5 (Prop_lut5_I4_O)        0.124    16.789 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.424    17.213    control_unit/mainDecoder/ALU/as2/c_16
    SLICE_X19Y57         LUT5 (Prop_lut5_I4_O)        0.124    17.337 r  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.599    17.936    control_unit/mainDecoder/ALU/as2/c_18
    SLICE_X18Y59         LUT5 (Prop_lut5_I4_O)        0.124    18.060 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.433    18.493    control_unit/mainDecoder/ALU/as2/c_20
    SLICE_X19Y58         LUT5 (Prop_lut5_I4_O)        0.124    18.617 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.465    19.082    control_unit/mainDecoder/ALU/as2/c_22
    SLICE_X21Y58         LUT5 (Prop_lut5_I4_O)        0.124    19.206 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.979    20.184    control_unit/mainDecoder/ALU/as2/c_24
    SLICE_X22Y60         LUT5 (Prop_lut5_I4_O)        0.124    20.308 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.832    21.140    control_unit/mainDecoder/ALU/as2/c_26
    SLICE_X26Y59         LUT5 (Prop_lut5_I4_O)        0.124    21.264 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.600    21.864    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X26Y60         LUT5 (Prop_lut5_I4_O)        0.124    21.988 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=4, routed)           0.737    22.725    control_unit/mainDecoder/ALU/as2/c_30
    SLICE_X26Y57         LUT6 (Prop_lut6_I0_O)        0.124    22.849 r  control_unit/mainDecoder/Q_i_1__108/O
                         net (fo=2, routed)           0.636    23.486    mux_4/mux2/Q_reg_29
    SLICE_X25Y56         LUT6 (Prop_lut6_I1_O)        0.124    23.610 r  mux_4/mux2/Q_i_1__25/O
                         net (fo=33, routed)          0.690    24.299    mux_1/ResultWire[13]
    SLICE_X25Y56         LUT3 (Prop_lut3_I0_O)        0.124    24.423 r  mux_1/byte_write[1].RAM_mux_sel_b_pos_3_i_12/O
                         net (fo=2, routed)           0.744    25.168    control_unit/mainDecoder/Addr[15]
    SLICE_X25Y57         LUT6 (Prop_lut6_I2_O)        0.124    25.292 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=34, routed)          2.827    28.119    control_unit/mainDecoder/FSM_onehot_state_reg[0]_0
    SLICE_X14Y22         LUT5 (Prop_lut5_I0_O)        0.150    28.269 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_5_i_2/O
                         net (fo=1, routed)           1.054    29.322    mem/ram/byte_write[1].RAM_reg_bram_5_1
    RAMB36_X0Y2          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_5/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.549  1004.941    mem/ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_5/CLKBWRCLK
                         clock pessimism              0.277  1005.218    
                         clock uncertainty           -0.035  1005.182    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.651  1004.531    mem/ram/byte_write[1].RAM_reg_bram_5
  -------------------------------------------------------------------
                         required time                       1004.531    
                         arrival time                         -29.322    
  -------------------------------------------------------------------
                         slack                                975.209    

Slack (MET) :             975.250ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_2/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        23.953ns  (logic 3.667ns (15.309%)  route 20.286ns (84.691%))
  Logic Levels:           23  (LUT3=2 LUT5=15 LUT6=6)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 1004.937 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.656     5.325    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X22Y52         FDRE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.419     5.744 r  control_unit/mainDecoder/FSM_onehot_state_reg[11]/Q
                         net (fo=37, routed)          3.115     8.859    control_unit/mainDecoder/FSM_onehot_state_reg[11]_0
    SLICE_X26Y53         LUT3 (Prop_lut3_I0_O)        0.299     9.158 r  control_unit/mainDecoder/Q_i_9__0/O
                         net (fo=1, routed)           0.443     9.601    mux_2/mux2/Q_reg_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I2_O)        0.124     9.725 r  mux_2/mux2/Q_i_4__0/O
                         net (fo=3, routed)           0.316    10.042    control_unit/mainDecoder/SrcA[0]
    SLICE_X26Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.166 r  control_unit/mainDecoder/Q_i_5__31/O
                         net (fo=1, routed)           0.574    10.740    control_unit/mainDecoder/ALU/as2/c_1
    SLICE_X26Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.864 r  control_unit/mainDecoder/Q_i_2__27/O
                         net (fo=3, routed)           0.807    11.671    control_unit/mainDecoder/ALU/as2/c_2
    SLICE_X26Y54         LUT5 (Prop_lut5_I4_O)        0.124    11.795 r  control_unit/mainDecoder/Q_i_2__25/O
                         net (fo=3, routed)           0.825    12.620    control_unit/mainDecoder/ALU/as2/c_4
    SLICE_X23Y55         LUT5 (Prop_lut5_I4_O)        0.124    12.744 r  control_unit/mainDecoder/Q_i_2__23/O
                         net (fo=3, routed)           0.410    13.154    control_unit/mainDecoder/ALU/as2/c_6
    SLICE_X23Y54         LUT5 (Prop_lut5_I4_O)        0.124    13.278 r  control_unit/mainDecoder/Q_i_2__21/O
                         net (fo=3, routed)           0.582    13.860    control_unit/mainDecoder/ALU/as2/c_8
    SLICE_X19Y53         LUT5 (Prop_lut5_I4_O)        0.118    13.978 r  control_unit/mainDecoder/Q_i_2__19/O
                         net (fo=3, routed)           0.811    14.789    control_unit/mainDecoder/ALU/as2/c_10
    SLICE_X17Y54         LUT5 (Prop_lut5_I4_O)        0.326    15.115 r  control_unit/mainDecoder/Q_i_6__95/O
                         net (fo=2, routed)           0.973    16.088    control_unit/mainDecoder/ALU/as2/c_12
    SLICE_X21Y55         LUT5 (Prop_lut5_I4_O)        0.124    16.212 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           0.453    16.665    control_unit/mainDecoder/ALU/as2/c_14
    SLICE_X19Y56         LUT5 (Prop_lut5_I4_O)        0.124    16.789 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.424    17.213    control_unit/mainDecoder/ALU/as2/c_16
    SLICE_X19Y57         LUT5 (Prop_lut5_I4_O)        0.124    17.337 r  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.599    17.936    control_unit/mainDecoder/ALU/as2/c_18
    SLICE_X18Y59         LUT5 (Prop_lut5_I4_O)        0.124    18.060 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.433    18.493    control_unit/mainDecoder/ALU/as2/c_20
    SLICE_X19Y58         LUT5 (Prop_lut5_I4_O)        0.124    18.617 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.465    19.082    control_unit/mainDecoder/ALU/as2/c_22
    SLICE_X21Y58         LUT5 (Prop_lut5_I4_O)        0.124    19.206 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.979    20.184    control_unit/mainDecoder/ALU/as2/c_24
    SLICE_X22Y60         LUT5 (Prop_lut5_I4_O)        0.124    20.308 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.832    21.140    control_unit/mainDecoder/ALU/as2/c_26
    SLICE_X26Y59         LUT5 (Prop_lut5_I4_O)        0.124    21.264 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.600    21.864    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X26Y60         LUT5 (Prop_lut5_I4_O)        0.124    21.988 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=4, routed)           0.737    22.725    control_unit/mainDecoder/ALU/as2/c_30
    SLICE_X26Y57         LUT6 (Prop_lut6_I0_O)        0.124    22.849 r  control_unit/mainDecoder/Q_i_1__108/O
                         net (fo=2, routed)           0.636    23.486    mux_4/mux2/Q_reg_29
    SLICE_X25Y56         LUT6 (Prop_lut6_I1_O)        0.124    23.610 r  mux_4/mux2/Q_i_1__25/O
                         net (fo=33, routed)          0.690    24.299    mux_1/ResultWire[13]
    SLICE_X25Y56         LUT3 (Prop_lut3_I0_O)        0.124    24.423 r  mux_1/byte_write[1].RAM_mux_sel_b_pos_3_i_12/O
                         net (fo=2, routed)           0.744    25.168    control_unit/mainDecoder/Addr[15]
    SLICE_X25Y57         LUT6 (Prop_lut6_I2_O)        0.124    25.292 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=34, routed)          2.692    27.983    control_unit/mainDecoder/FSM_onehot_state_reg[0]_0
    SLICE_X27Y22         LUT5 (Prop_lut5_I0_O)        0.149    28.132 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_2_i_2/O
                         net (fo=1, routed)           1.145    29.278    mem/ram/byte_write[1].RAM_reg_bram_2_1
    RAMB36_X1Y1          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_2/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.545  1004.937    mem/ram/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_2/CLKBWRCLK
                         clock pessimism              0.277  1005.214    
                         clock uncertainty           -0.035  1005.178    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.651  1004.527    mem/ram/byte_write[1].RAM_reg_bram_2
  -------------------------------------------------------------------
                         required time                       1004.527    
                         arrival time                         -29.278    
  -------------------------------------------------------------------
                         slack                                975.250    

Slack (MET) :             975.496ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_12/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        23.910ns  (logic 3.642ns (15.232%)  route 20.268ns (84.768%))
  Logic Levels:           23  (LUT3=2 LUT5=15 LUT6=6)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 1004.932 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.656     5.325    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X22Y52         FDRE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.419     5.744 r  control_unit/mainDecoder/FSM_onehot_state_reg[11]/Q
                         net (fo=37, routed)          3.115     8.859    control_unit/mainDecoder/FSM_onehot_state_reg[11]_0
    SLICE_X26Y53         LUT3 (Prop_lut3_I0_O)        0.299     9.158 r  control_unit/mainDecoder/Q_i_9__0/O
                         net (fo=1, routed)           0.443     9.601    mux_2/mux2/Q_reg_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I2_O)        0.124     9.725 r  mux_2/mux2/Q_i_4__0/O
                         net (fo=3, routed)           0.316    10.042    control_unit/mainDecoder/SrcA[0]
    SLICE_X26Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.166 r  control_unit/mainDecoder/Q_i_5__31/O
                         net (fo=1, routed)           0.574    10.740    control_unit/mainDecoder/ALU/as2/c_1
    SLICE_X26Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.864 r  control_unit/mainDecoder/Q_i_2__27/O
                         net (fo=3, routed)           0.807    11.671    control_unit/mainDecoder/ALU/as2/c_2
    SLICE_X26Y54         LUT5 (Prop_lut5_I4_O)        0.124    11.795 r  control_unit/mainDecoder/Q_i_2__25/O
                         net (fo=3, routed)           0.825    12.620    control_unit/mainDecoder/ALU/as2/c_4
    SLICE_X23Y55         LUT5 (Prop_lut5_I4_O)        0.124    12.744 r  control_unit/mainDecoder/Q_i_2__23/O
                         net (fo=3, routed)           0.410    13.154    control_unit/mainDecoder/ALU/as2/c_6
    SLICE_X23Y54         LUT5 (Prop_lut5_I4_O)        0.124    13.278 r  control_unit/mainDecoder/Q_i_2__21/O
                         net (fo=3, routed)           0.582    13.860    control_unit/mainDecoder/ALU/as2/c_8
    SLICE_X19Y53         LUT5 (Prop_lut5_I4_O)        0.118    13.978 r  control_unit/mainDecoder/Q_i_2__19/O
                         net (fo=3, routed)           0.811    14.789    control_unit/mainDecoder/ALU/as2/c_10
    SLICE_X17Y54         LUT5 (Prop_lut5_I4_O)        0.326    15.115 r  control_unit/mainDecoder/Q_i_6__95/O
                         net (fo=2, routed)           0.973    16.088    control_unit/mainDecoder/ALU/as2/c_12
    SLICE_X21Y55         LUT5 (Prop_lut5_I4_O)        0.124    16.212 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           0.453    16.665    control_unit/mainDecoder/ALU/as2/c_14
    SLICE_X19Y56         LUT5 (Prop_lut5_I4_O)        0.124    16.789 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.424    17.213    control_unit/mainDecoder/ALU/as2/c_16
    SLICE_X19Y57         LUT5 (Prop_lut5_I4_O)        0.124    17.337 r  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.599    17.936    control_unit/mainDecoder/ALU/as2/c_18
    SLICE_X18Y59         LUT5 (Prop_lut5_I4_O)        0.124    18.060 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.433    18.493    control_unit/mainDecoder/ALU/as2/c_20
    SLICE_X19Y58         LUT5 (Prop_lut5_I4_O)        0.124    18.617 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.465    19.082    control_unit/mainDecoder/ALU/as2/c_22
    SLICE_X21Y58         LUT5 (Prop_lut5_I4_O)        0.124    19.206 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.979    20.184    control_unit/mainDecoder/ALU/as2/c_24
    SLICE_X22Y60         LUT5 (Prop_lut5_I4_O)        0.124    20.308 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.832    21.140    control_unit/mainDecoder/ALU/as2/c_26
    SLICE_X26Y59         LUT5 (Prop_lut5_I4_O)        0.124    21.264 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.600    21.864    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X26Y60         LUT5 (Prop_lut5_I4_O)        0.124    21.988 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=4, routed)           0.737    22.725    control_unit/mainDecoder/ALU/as2/c_30
    SLICE_X26Y57         LUT6 (Prop_lut6_I0_O)        0.124    22.849 r  control_unit/mainDecoder/Q_i_1__108/O
                         net (fo=2, routed)           0.636    23.486    mux_4/mux2/Q_reg_29
    SLICE_X25Y56         LUT6 (Prop_lut6_I1_O)        0.124    23.610 r  mux_4/mux2/Q_i_1__25/O
                         net (fo=33, routed)          0.690    24.299    mux_1/ResultWire[13]
    SLICE_X25Y56         LUT3 (Prop_lut3_I0_O)        0.124    24.423 r  mux_1/byte_write[1].RAM_mux_sel_b_pos_3_i_12/O
                         net (fo=2, routed)           0.744    25.168    control_unit/mainDecoder/Addr[15]
    SLICE_X25Y57         LUT6 (Prop_lut6_I2_O)        0.124    25.292 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=34, routed)          3.021    28.313    control_unit/mainDecoder/FSM_onehot_state_reg[0]_0
    SLICE_X14Y22         LUT5 (Prop_lut5_I0_O)        0.124    28.437 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_12_i_2/O
                         net (fo=1, routed)           0.798    29.234    mem/ram/byte_write[1].RAM_reg_bram_12_1
    RAMB36_X0Y4          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_12/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.540  1004.932    mem/ram/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_12/CLKBWRCLK
                         clock pessimism              0.277  1005.209    
                         clock uncertainty           -0.035  1005.173    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443  1004.730    mem/ram/byte_write[1].RAM_reg_bram_12
  -------------------------------------------------------------------
                         required time                       1004.730    
                         arrival time                         -29.234    
  -------------------------------------------------------------------
                         slack                                975.496    

Slack (MET) :             975.625ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_4/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        23.786ns  (logic 3.642ns (15.312%)  route 20.144ns (84.688%))
  Logic Levels:           23  (LUT3=2 LUT5=15 LUT6=6)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 1004.937 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.656     5.325    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X22Y52         FDRE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.419     5.744 r  control_unit/mainDecoder/FSM_onehot_state_reg[11]/Q
                         net (fo=37, routed)          3.115     8.859    control_unit/mainDecoder/FSM_onehot_state_reg[11]_0
    SLICE_X26Y53         LUT3 (Prop_lut3_I0_O)        0.299     9.158 r  control_unit/mainDecoder/Q_i_9__0/O
                         net (fo=1, routed)           0.443     9.601    mux_2/mux2/Q_reg_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I2_O)        0.124     9.725 r  mux_2/mux2/Q_i_4__0/O
                         net (fo=3, routed)           0.316    10.042    control_unit/mainDecoder/SrcA[0]
    SLICE_X26Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.166 r  control_unit/mainDecoder/Q_i_5__31/O
                         net (fo=1, routed)           0.574    10.740    control_unit/mainDecoder/ALU/as2/c_1
    SLICE_X26Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.864 r  control_unit/mainDecoder/Q_i_2__27/O
                         net (fo=3, routed)           0.807    11.671    control_unit/mainDecoder/ALU/as2/c_2
    SLICE_X26Y54         LUT5 (Prop_lut5_I4_O)        0.124    11.795 r  control_unit/mainDecoder/Q_i_2__25/O
                         net (fo=3, routed)           0.825    12.620    control_unit/mainDecoder/ALU/as2/c_4
    SLICE_X23Y55         LUT5 (Prop_lut5_I4_O)        0.124    12.744 r  control_unit/mainDecoder/Q_i_2__23/O
                         net (fo=3, routed)           0.410    13.154    control_unit/mainDecoder/ALU/as2/c_6
    SLICE_X23Y54         LUT5 (Prop_lut5_I4_O)        0.124    13.278 r  control_unit/mainDecoder/Q_i_2__21/O
                         net (fo=3, routed)           0.582    13.860    control_unit/mainDecoder/ALU/as2/c_8
    SLICE_X19Y53         LUT5 (Prop_lut5_I4_O)        0.118    13.978 r  control_unit/mainDecoder/Q_i_2__19/O
                         net (fo=3, routed)           0.811    14.789    control_unit/mainDecoder/ALU/as2/c_10
    SLICE_X17Y54         LUT5 (Prop_lut5_I4_O)        0.326    15.115 r  control_unit/mainDecoder/Q_i_6__95/O
                         net (fo=2, routed)           0.973    16.088    control_unit/mainDecoder/ALU/as2/c_12
    SLICE_X21Y55         LUT5 (Prop_lut5_I4_O)        0.124    16.212 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           0.453    16.665    control_unit/mainDecoder/ALU/as2/c_14
    SLICE_X19Y56         LUT5 (Prop_lut5_I4_O)        0.124    16.789 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.424    17.213    control_unit/mainDecoder/ALU/as2/c_16
    SLICE_X19Y57         LUT5 (Prop_lut5_I4_O)        0.124    17.337 r  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.599    17.936    control_unit/mainDecoder/ALU/as2/c_18
    SLICE_X18Y59         LUT5 (Prop_lut5_I4_O)        0.124    18.060 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.433    18.493    control_unit/mainDecoder/ALU/as2/c_20
    SLICE_X19Y58         LUT5 (Prop_lut5_I4_O)        0.124    18.617 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.465    19.082    control_unit/mainDecoder/ALU/as2/c_22
    SLICE_X21Y58         LUT5 (Prop_lut5_I4_O)        0.124    19.206 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.979    20.184    control_unit/mainDecoder/ALU/as2/c_24
    SLICE_X22Y60         LUT5 (Prop_lut5_I4_O)        0.124    20.308 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.832    21.140    control_unit/mainDecoder/ALU/as2/c_26
    SLICE_X26Y59         LUT5 (Prop_lut5_I4_O)        0.124    21.264 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.600    21.864    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X26Y60         LUT5 (Prop_lut5_I4_O)        0.124    21.988 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=4, routed)           0.737    22.725    control_unit/mainDecoder/ALU/as2/c_30
    SLICE_X26Y57         LUT6 (Prop_lut6_I0_O)        0.124    22.849 r  control_unit/mainDecoder/Q_i_1__108/O
                         net (fo=2, routed)           0.636    23.486    mux_4/mux2/Q_reg_29
    SLICE_X25Y56         LUT6 (Prop_lut6_I1_O)        0.124    23.610 r  mux_4/mux2/Q_i_1__25/O
                         net (fo=33, routed)          0.690    24.299    mux_1/ResultWire[13]
    SLICE_X25Y56         LUT3 (Prop_lut3_I0_O)        0.124    24.423 r  mux_1/byte_write[1].RAM_mux_sel_b_pos_3_i_12/O
                         net (fo=2, routed)           0.744    25.168    control_unit/mainDecoder/Addr[15]
    SLICE_X25Y57         LUT6 (Prop_lut6_I2_O)        0.124    25.292 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=34, routed)          2.827    28.119    control_unit/mainDecoder/FSM_onehot_state_reg[0]_0
    SLICE_X14Y22         LUT5 (Prop_lut5_I0_O)        0.124    28.243 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_4_i_2/O
                         net (fo=1, routed)           0.868    29.110    mem/ram/byte_write[1].RAM_reg_bram_4_1
    RAMB36_X0Y3          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_4/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.545  1004.937    mem/ram/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_4/CLKBWRCLK
                         clock pessimism              0.277  1005.214    
                         clock uncertainty           -0.035  1005.178    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443  1004.735    mem/ram/byte_write[1].RAM_reg_bram_4
  -------------------------------------------------------------------
                         required time                       1004.735    
                         arrival time                         -29.110    
  -------------------------------------------------------------------
                         slack                                975.625    

Slack (MET) :             975.745ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_7/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        23.452ns  (logic 3.670ns (15.649%)  route 19.782ns (84.351%))
  Logic Levels:           23  (LUT3=2 LUT5=15 LUT6=6)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 1004.926 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.656     5.325    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X22Y52         FDRE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.419     5.744 r  control_unit/mainDecoder/FSM_onehot_state_reg[11]/Q
                         net (fo=37, routed)          3.115     8.859    control_unit/mainDecoder/FSM_onehot_state_reg[11]_0
    SLICE_X26Y53         LUT3 (Prop_lut3_I0_O)        0.299     9.158 r  control_unit/mainDecoder/Q_i_9__0/O
                         net (fo=1, routed)           0.443     9.601    mux_2/mux2/Q_reg_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I2_O)        0.124     9.725 r  mux_2/mux2/Q_i_4__0/O
                         net (fo=3, routed)           0.316    10.042    control_unit/mainDecoder/SrcA[0]
    SLICE_X26Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.166 r  control_unit/mainDecoder/Q_i_5__31/O
                         net (fo=1, routed)           0.574    10.740    control_unit/mainDecoder/ALU/as2/c_1
    SLICE_X26Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.864 r  control_unit/mainDecoder/Q_i_2__27/O
                         net (fo=3, routed)           0.807    11.671    control_unit/mainDecoder/ALU/as2/c_2
    SLICE_X26Y54         LUT5 (Prop_lut5_I4_O)        0.124    11.795 r  control_unit/mainDecoder/Q_i_2__25/O
                         net (fo=3, routed)           0.825    12.620    control_unit/mainDecoder/ALU/as2/c_4
    SLICE_X23Y55         LUT5 (Prop_lut5_I4_O)        0.124    12.744 r  control_unit/mainDecoder/Q_i_2__23/O
                         net (fo=3, routed)           0.410    13.154    control_unit/mainDecoder/ALU/as2/c_6
    SLICE_X23Y54         LUT5 (Prop_lut5_I4_O)        0.124    13.278 r  control_unit/mainDecoder/Q_i_2__21/O
                         net (fo=3, routed)           0.582    13.860    control_unit/mainDecoder/ALU/as2/c_8
    SLICE_X19Y53         LUT5 (Prop_lut5_I4_O)        0.118    13.978 r  control_unit/mainDecoder/Q_i_2__19/O
                         net (fo=3, routed)           0.811    14.789    control_unit/mainDecoder/ALU/as2/c_10
    SLICE_X17Y54         LUT5 (Prop_lut5_I4_O)        0.326    15.115 r  control_unit/mainDecoder/Q_i_6__95/O
                         net (fo=2, routed)           0.973    16.088    control_unit/mainDecoder/ALU/as2/c_12
    SLICE_X21Y55         LUT5 (Prop_lut5_I4_O)        0.124    16.212 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           0.453    16.665    control_unit/mainDecoder/ALU/as2/c_14
    SLICE_X19Y56         LUT5 (Prop_lut5_I4_O)        0.124    16.789 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.424    17.213    control_unit/mainDecoder/ALU/as2/c_16
    SLICE_X19Y57         LUT5 (Prop_lut5_I4_O)        0.124    17.337 r  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.599    17.936    control_unit/mainDecoder/ALU/as2/c_18
    SLICE_X18Y59         LUT5 (Prop_lut5_I4_O)        0.124    18.060 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.433    18.493    control_unit/mainDecoder/ALU/as2/c_20
    SLICE_X19Y58         LUT5 (Prop_lut5_I4_O)        0.124    18.617 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.465    19.082    control_unit/mainDecoder/ALU/as2/c_22
    SLICE_X21Y58         LUT5 (Prop_lut5_I4_O)        0.124    19.206 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.979    20.184    control_unit/mainDecoder/ALU/as2/c_24
    SLICE_X22Y60         LUT5 (Prop_lut5_I4_O)        0.124    20.308 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.832    21.140    control_unit/mainDecoder/ALU/as2/c_26
    SLICE_X26Y59         LUT5 (Prop_lut5_I4_O)        0.124    21.264 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.600    21.864    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X26Y60         LUT5 (Prop_lut5_I4_O)        0.124    21.988 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=4, routed)           0.737    22.725    control_unit/mainDecoder/ALU/as2/c_30
    SLICE_X26Y57         LUT6 (Prop_lut6_I0_O)        0.124    22.849 r  control_unit/mainDecoder/Q_i_1__108/O
                         net (fo=2, routed)           0.636    23.486    mux_4/mux2/Q_reg_29
    SLICE_X25Y56         LUT6 (Prop_lut6_I1_O)        0.124    23.610 r  mux_4/mux2/Q_i_1__25/O
                         net (fo=33, routed)          0.690    24.299    mux_1/ResultWire[13]
    SLICE_X25Y56         LUT3 (Prop_lut3_I0_O)        0.124    24.423 r  mux_1/byte_write[1].RAM_mux_sel_b_pos_3_i_12/O
                         net (fo=2, routed)           0.744    25.168    control_unit/mainDecoder/Addr[15]
    SLICE_X25Y57         LUT6 (Prop_lut6_I2_O)        0.124    25.292 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=34, routed)          2.487    27.779    control_unit/mainDecoder/FSM_onehot_state_reg[0]_0
    SLICE_X27Y22         LUT5 (Prop_lut5_I0_O)        0.152    27.931 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_7_i_2/O
                         net (fo=1, routed)           0.846    28.777    mem/ram/byte_write[1].RAM_reg_bram_7_1
    RAMB36_X2Y4          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_7/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.534  1004.926    mem/ram/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_7/CLKBWRCLK
                         clock pessimism              0.277  1005.203    
                         clock uncertainty           -0.035  1005.167    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645  1004.522    mem/ram/byte_write[1].RAM_reg_bram_7
  -------------------------------------------------------------------
                         required time                       1004.522    
                         arrival time                         -28.777    
  -------------------------------------------------------------------
                         slack                                975.745    

Slack (MET) :             975.771ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        23.430ns  (logic 3.668ns (15.655%)  route 19.762ns (84.345%))
  Logic Levels:           23  (LUT3=2 LUT5=15 LUT6=6)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 1004.935 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.656     5.325    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X22Y52         FDRE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.419     5.744 r  control_unit/mainDecoder/FSM_onehot_state_reg[11]/Q
                         net (fo=37, routed)          3.115     8.859    control_unit/mainDecoder/FSM_onehot_state_reg[11]_0
    SLICE_X26Y53         LUT3 (Prop_lut3_I0_O)        0.299     9.158 r  control_unit/mainDecoder/Q_i_9__0/O
                         net (fo=1, routed)           0.443     9.601    mux_2/mux2/Q_reg_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I2_O)        0.124     9.725 r  mux_2/mux2/Q_i_4__0/O
                         net (fo=3, routed)           0.316    10.042    control_unit/mainDecoder/SrcA[0]
    SLICE_X26Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.166 r  control_unit/mainDecoder/Q_i_5__31/O
                         net (fo=1, routed)           0.574    10.740    control_unit/mainDecoder/ALU/as2/c_1
    SLICE_X26Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.864 r  control_unit/mainDecoder/Q_i_2__27/O
                         net (fo=3, routed)           0.807    11.671    control_unit/mainDecoder/ALU/as2/c_2
    SLICE_X26Y54         LUT5 (Prop_lut5_I4_O)        0.124    11.795 r  control_unit/mainDecoder/Q_i_2__25/O
                         net (fo=3, routed)           0.825    12.620    control_unit/mainDecoder/ALU/as2/c_4
    SLICE_X23Y55         LUT5 (Prop_lut5_I4_O)        0.124    12.744 r  control_unit/mainDecoder/Q_i_2__23/O
                         net (fo=3, routed)           0.410    13.154    control_unit/mainDecoder/ALU/as2/c_6
    SLICE_X23Y54         LUT5 (Prop_lut5_I4_O)        0.124    13.278 r  control_unit/mainDecoder/Q_i_2__21/O
                         net (fo=3, routed)           0.582    13.860    control_unit/mainDecoder/ALU/as2/c_8
    SLICE_X19Y53         LUT5 (Prop_lut5_I4_O)        0.118    13.978 r  control_unit/mainDecoder/Q_i_2__19/O
                         net (fo=3, routed)           0.811    14.789    control_unit/mainDecoder/ALU/as2/c_10
    SLICE_X17Y54         LUT5 (Prop_lut5_I4_O)        0.326    15.115 r  control_unit/mainDecoder/Q_i_6__95/O
                         net (fo=2, routed)           0.973    16.088    control_unit/mainDecoder/ALU/as2/c_12
    SLICE_X21Y55         LUT5 (Prop_lut5_I4_O)        0.124    16.212 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           0.453    16.665    control_unit/mainDecoder/ALU/as2/c_14
    SLICE_X19Y56         LUT5 (Prop_lut5_I4_O)        0.124    16.789 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.424    17.213    control_unit/mainDecoder/ALU/as2/c_16
    SLICE_X19Y57         LUT5 (Prop_lut5_I4_O)        0.124    17.337 r  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.599    17.936    control_unit/mainDecoder/ALU/as2/c_18
    SLICE_X18Y59         LUT5 (Prop_lut5_I4_O)        0.124    18.060 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.433    18.493    control_unit/mainDecoder/ALU/as2/c_20
    SLICE_X19Y58         LUT5 (Prop_lut5_I4_O)        0.124    18.617 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.465    19.082    control_unit/mainDecoder/ALU/as2/c_22
    SLICE_X21Y58         LUT5 (Prop_lut5_I4_O)        0.124    19.206 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.979    20.184    control_unit/mainDecoder/ALU/as2/c_24
    SLICE_X22Y60         LUT5 (Prop_lut5_I4_O)        0.124    20.308 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.832    21.140    control_unit/mainDecoder/ALU/as2/c_26
    SLICE_X26Y59         LUT5 (Prop_lut5_I4_O)        0.124    21.264 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.600    21.864    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X26Y60         LUT5 (Prop_lut5_I4_O)        0.124    21.988 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=4, routed)           0.737    22.725    control_unit/mainDecoder/ALU/as2/c_30
    SLICE_X26Y57         LUT6 (Prop_lut6_I0_O)        0.124    22.849 r  control_unit/mainDecoder/Q_i_1__108/O
                         net (fo=2, routed)           0.636    23.486    mux_4/mux2/Q_reg_29
    SLICE_X25Y56         LUT6 (Prop_lut6_I1_O)        0.124    23.610 r  mux_4/mux2/Q_i_1__25/O
                         net (fo=33, routed)          0.690    24.299    mux_1/ResultWire[13]
    SLICE_X25Y56         LUT3 (Prop_lut3_I0_O)        0.124    24.423 r  mux_1/byte_write[1].RAM_mux_sel_b_pos_3_i_12/O
                         net (fo=2, routed)           0.744    25.168    control_unit/mainDecoder/Addr[15]
    SLICE_X25Y57         LUT6 (Prop_lut6_I2_O)        0.124    25.292 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=34, routed)          2.262    27.554    control_unit/mainDecoder/FSM_onehot_state_reg[0]_0
    SLICE_X27Y22         LUT5 (Prop_lut5_I0_O)        0.150    27.704 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_1_i_2/O
                         net (fo=1, routed)           1.051    28.755    mem/ram/byte_write[1].RAM_reg_bram_1_1
    RAMB36_X2Y2          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.543  1004.935    mem/ram/clk_IBUF_BUFG
    RAMB36_X2Y2          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_1/CLKBWRCLK
                         clock pessimism              0.277  1005.212    
                         clock uncertainty           -0.035  1005.176    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.651  1004.525    mem/ram/byte_write[1].RAM_reg_bram_1
  -------------------------------------------------------------------
                         required time                       1004.525    
                         arrival time                         -28.755    
  -------------------------------------------------------------------
                         slack                                975.771    

Slack (MET) :             975.914ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        23.490ns  (logic 3.642ns (15.504%)  route 19.848ns (84.495%))
  Logic Levels:           23  (LUT3=2 LUT5=15 LUT6=6)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 1004.930 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.656     5.325    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X22Y52         FDRE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.419     5.744 r  control_unit/mainDecoder/FSM_onehot_state_reg[11]/Q
                         net (fo=37, routed)          3.115     8.859    control_unit/mainDecoder/FSM_onehot_state_reg[11]_0
    SLICE_X26Y53         LUT3 (Prop_lut3_I0_O)        0.299     9.158 r  control_unit/mainDecoder/Q_i_9__0/O
                         net (fo=1, routed)           0.443     9.601    mux_2/mux2/Q_reg_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I2_O)        0.124     9.725 r  mux_2/mux2/Q_i_4__0/O
                         net (fo=3, routed)           0.316    10.042    control_unit/mainDecoder/SrcA[0]
    SLICE_X26Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.166 r  control_unit/mainDecoder/Q_i_5__31/O
                         net (fo=1, routed)           0.574    10.740    control_unit/mainDecoder/ALU/as2/c_1
    SLICE_X26Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.864 r  control_unit/mainDecoder/Q_i_2__27/O
                         net (fo=3, routed)           0.807    11.671    control_unit/mainDecoder/ALU/as2/c_2
    SLICE_X26Y54         LUT5 (Prop_lut5_I4_O)        0.124    11.795 r  control_unit/mainDecoder/Q_i_2__25/O
                         net (fo=3, routed)           0.825    12.620    control_unit/mainDecoder/ALU/as2/c_4
    SLICE_X23Y55         LUT5 (Prop_lut5_I4_O)        0.124    12.744 r  control_unit/mainDecoder/Q_i_2__23/O
                         net (fo=3, routed)           0.410    13.154    control_unit/mainDecoder/ALU/as2/c_6
    SLICE_X23Y54         LUT5 (Prop_lut5_I4_O)        0.124    13.278 r  control_unit/mainDecoder/Q_i_2__21/O
                         net (fo=3, routed)           0.582    13.860    control_unit/mainDecoder/ALU/as2/c_8
    SLICE_X19Y53         LUT5 (Prop_lut5_I4_O)        0.118    13.978 r  control_unit/mainDecoder/Q_i_2__19/O
                         net (fo=3, routed)           0.811    14.789    control_unit/mainDecoder/ALU/as2/c_10
    SLICE_X17Y54         LUT5 (Prop_lut5_I4_O)        0.326    15.115 r  control_unit/mainDecoder/Q_i_6__95/O
                         net (fo=2, routed)           0.973    16.088    control_unit/mainDecoder/ALU/as2/c_12
    SLICE_X21Y55         LUT5 (Prop_lut5_I4_O)        0.124    16.212 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           0.453    16.665    control_unit/mainDecoder/ALU/as2/c_14
    SLICE_X19Y56         LUT5 (Prop_lut5_I4_O)        0.124    16.789 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.424    17.213    control_unit/mainDecoder/ALU/as2/c_16
    SLICE_X19Y57         LUT5 (Prop_lut5_I4_O)        0.124    17.337 r  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.599    17.936    control_unit/mainDecoder/ALU/as2/c_18
    SLICE_X18Y59         LUT5 (Prop_lut5_I4_O)        0.124    18.060 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.433    18.493    control_unit/mainDecoder/ALU/as2/c_20
    SLICE_X19Y58         LUT5 (Prop_lut5_I4_O)        0.124    18.617 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.465    19.082    control_unit/mainDecoder/ALU/as2/c_22
    SLICE_X21Y58         LUT5 (Prop_lut5_I4_O)        0.124    19.206 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.979    20.184    control_unit/mainDecoder/ALU/as2/c_24
    SLICE_X22Y60         LUT5 (Prop_lut5_I4_O)        0.124    20.308 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.832    21.140    control_unit/mainDecoder/ALU/as2/c_26
    SLICE_X26Y59         LUT5 (Prop_lut5_I4_O)        0.124    21.264 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.600    21.864    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X26Y60         LUT5 (Prop_lut5_I4_O)        0.124    21.988 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=4, routed)           0.737    22.725    control_unit/mainDecoder/ALU/as2/c_30
    SLICE_X26Y57         LUT6 (Prop_lut6_I0_O)        0.124    22.849 r  control_unit/mainDecoder/Q_i_1__108/O
                         net (fo=2, routed)           0.636    23.486    mux_4/mux2/Q_reg_29
    SLICE_X25Y56         LUT6 (Prop_lut6_I1_O)        0.124    23.610 r  mux_4/mux2/Q_i_1__25/O
                         net (fo=33, routed)          0.690    24.299    mux_1/ResultWire[13]
    SLICE_X25Y56         LUT3 (Prop_lut3_I0_O)        0.124    24.423 r  mux_1/byte_write[1].RAM_mux_sel_b_pos_3_i_12/O
                         net (fo=2, routed)           0.744    25.168    control_unit/mainDecoder/Addr[15]
    SLICE_X25Y57         LUT6 (Prop_lut6_I2_O)        0.124    25.292 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=34, routed)          2.692    27.983    control_unit/mainDecoder/FSM_onehot_state_reg[0]_0
    SLICE_X27Y22         LUT5 (Prop_lut5_I0_O)        0.124    28.107 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_0_i_2/O
                         net (fo=1, routed)           0.707    28.815    mem/ram/byte_write[1].RAM_reg_bram_0_1
    RAMB36_X1Y3          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.538  1004.930    mem/ram/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.277  1005.207    
                         clock uncertainty           -0.035  1005.171    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443  1004.728    mem/ram/byte_write[1].RAM_reg_bram_0
  -------------------------------------------------------------------
                         required time                       1004.728    
                         arrival time                         -28.815    
  -------------------------------------------------------------------
                         slack                                975.914    

Slack (MET) :             975.939ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_9/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        23.458ns  (logic 3.642ns (15.526%)  route 19.816ns (84.474%))
  Logic Levels:           23  (LUT3=2 LUT5=15 LUT6=6)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 1004.923 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.656     5.325    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X22Y52         FDRE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.419     5.744 r  control_unit/mainDecoder/FSM_onehot_state_reg[11]/Q
                         net (fo=37, routed)          3.115     8.859    control_unit/mainDecoder/FSM_onehot_state_reg[11]_0
    SLICE_X26Y53         LUT3 (Prop_lut3_I0_O)        0.299     9.158 r  control_unit/mainDecoder/Q_i_9__0/O
                         net (fo=1, routed)           0.443     9.601    mux_2/mux2/Q_reg_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I2_O)        0.124     9.725 r  mux_2/mux2/Q_i_4__0/O
                         net (fo=3, routed)           0.316    10.042    control_unit/mainDecoder/SrcA[0]
    SLICE_X26Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.166 r  control_unit/mainDecoder/Q_i_5__31/O
                         net (fo=1, routed)           0.574    10.740    control_unit/mainDecoder/ALU/as2/c_1
    SLICE_X26Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.864 r  control_unit/mainDecoder/Q_i_2__27/O
                         net (fo=3, routed)           0.807    11.671    control_unit/mainDecoder/ALU/as2/c_2
    SLICE_X26Y54         LUT5 (Prop_lut5_I4_O)        0.124    11.795 r  control_unit/mainDecoder/Q_i_2__25/O
                         net (fo=3, routed)           0.825    12.620    control_unit/mainDecoder/ALU/as2/c_4
    SLICE_X23Y55         LUT5 (Prop_lut5_I4_O)        0.124    12.744 r  control_unit/mainDecoder/Q_i_2__23/O
                         net (fo=3, routed)           0.410    13.154    control_unit/mainDecoder/ALU/as2/c_6
    SLICE_X23Y54         LUT5 (Prop_lut5_I4_O)        0.124    13.278 r  control_unit/mainDecoder/Q_i_2__21/O
                         net (fo=3, routed)           0.582    13.860    control_unit/mainDecoder/ALU/as2/c_8
    SLICE_X19Y53         LUT5 (Prop_lut5_I4_O)        0.118    13.978 r  control_unit/mainDecoder/Q_i_2__19/O
                         net (fo=3, routed)           0.811    14.789    control_unit/mainDecoder/ALU/as2/c_10
    SLICE_X17Y54         LUT5 (Prop_lut5_I4_O)        0.326    15.115 r  control_unit/mainDecoder/Q_i_6__95/O
                         net (fo=2, routed)           0.973    16.088    control_unit/mainDecoder/ALU/as2/c_12
    SLICE_X21Y55         LUT5 (Prop_lut5_I4_O)        0.124    16.212 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           0.453    16.665    control_unit/mainDecoder/ALU/as2/c_14
    SLICE_X19Y56         LUT5 (Prop_lut5_I4_O)        0.124    16.789 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.424    17.213    control_unit/mainDecoder/ALU/as2/c_16
    SLICE_X19Y57         LUT5 (Prop_lut5_I4_O)        0.124    17.337 r  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.599    17.936    control_unit/mainDecoder/ALU/as2/c_18
    SLICE_X18Y59         LUT5 (Prop_lut5_I4_O)        0.124    18.060 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.433    18.493    control_unit/mainDecoder/ALU/as2/c_20
    SLICE_X19Y58         LUT5 (Prop_lut5_I4_O)        0.124    18.617 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.465    19.082    control_unit/mainDecoder/ALU/as2/c_22
    SLICE_X21Y58         LUT5 (Prop_lut5_I4_O)        0.124    19.206 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.979    20.184    control_unit/mainDecoder/ALU/as2/c_24
    SLICE_X22Y60         LUT5 (Prop_lut5_I4_O)        0.124    20.308 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.832    21.140    control_unit/mainDecoder/ALU/as2/c_26
    SLICE_X26Y59         LUT5 (Prop_lut5_I4_O)        0.124    21.264 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.600    21.864    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X26Y60         LUT5 (Prop_lut5_I4_O)        0.124    21.988 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=4, routed)           0.737    22.725    control_unit/mainDecoder/ALU/as2/c_30
    SLICE_X26Y57         LUT6 (Prop_lut6_I0_O)        0.124    22.849 r  control_unit/mainDecoder/Q_i_1__108/O
                         net (fo=2, routed)           0.636    23.486    mux_4/mux2/Q_reg_29
    SLICE_X25Y56         LUT6 (Prop_lut6_I1_O)        0.124    23.610 r  mux_4/mux2/Q_i_1__25/O
                         net (fo=33, routed)          0.690    24.299    mux_1/ResultWire[13]
    SLICE_X25Y56         LUT3 (Prop_lut3_I0_O)        0.124    24.423 r  mux_1/byte_write[1].RAM_mux_sel_b_pos_3_i_12/O
                         net (fo=2, routed)           0.744    25.168    control_unit/mainDecoder/Addr[15]
    SLICE_X25Y57         LUT6 (Prop_lut6_I2_O)        0.124    25.292 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=34, routed)          2.487    27.779    control_unit/mainDecoder/FSM_onehot_state_reg[0]_0
    SLICE_X27Y22         LUT5 (Prop_lut5_I0_O)        0.124    27.903 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_9_i_2/O
                         net (fo=1, routed)           0.880    28.783    mem/ram/byte_write[1].RAM_reg_bram_9_1
    RAMB36_X2Y5          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_9/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.531  1004.923    mem/ram/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_9/CLKBWRCLK
                         clock pessimism              0.277  1005.200    
                         clock uncertainty           -0.035  1005.164    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443  1004.721    mem/ram/byte_write[1].RAM_reg_bram_9
  -------------------------------------------------------------------
                         required time                       1004.721    
                         arrival time                         -28.783    
  -------------------------------------------------------------------
                         slack                                975.939    

Slack (MET) :             975.950ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_14/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        23.462ns  (logic 3.642ns (15.523%)  route 19.820ns (84.477%))
  Logic Levels:           23  (LUT3=2 LUT5=15 LUT6=6)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 1004.939 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.656     5.325    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X22Y52         FDRE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.419     5.744 r  control_unit/mainDecoder/FSM_onehot_state_reg[11]/Q
                         net (fo=37, routed)          3.115     8.859    control_unit/mainDecoder/FSM_onehot_state_reg[11]_0
    SLICE_X26Y53         LUT3 (Prop_lut3_I0_O)        0.299     9.158 r  control_unit/mainDecoder/Q_i_9__0/O
                         net (fo=1, routed)           0.443     9.601    mux_2/mux2/Q_reg_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I2_O)        0.124     9.725 r  mux_2/mux2/Q_i_4__0/O
                         net (fo=3, routed)           0.316    10.042    control_unit/mainDecoder/SrcA[0]
    SLICE_X26Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.166 r  control_unit/mainDecoder/Q_i_5__31/O
                         net (fo=1, routed)           0.574    10.740    control_unit/mainDecoder/ALU/as2/c_1
    SLICE_X26Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.864 r  control_unit/mainDecoder/Q_i_2__27/O
                         net (fo=3, routed)           0.807    11.671    control_unit/mainDecoder/ALU/as2/c_2
    SLICE_X26Y54         LUT5 (Prop_lut5_I4_O)        0.124    11.795 r  control_unit/mainDecoder/Q_i_2__25/O
                         net (fo=3, routed)           0.825    12.620    control_unit/mainDecoder/ALU/as2/c_4
    SLICE_X23Y55         LUT5 (Prop_lut5_I4_O)        0.124    12.744 r  control_unit/mainDecoder/Q_i_2__23/O
                         net (fo=3, routed)           0.410    13.154    control_unit/mainDecoder/ALU/as2/c_6
    SLICE_X23Y54         LUT5 (Prop_lut5_I4_O)        0.124    13.278 r  control_unit/mainDecoder/Q_i_2__21/O
                         net (fo=3, routed)           0.582    13.860    control_unit/mainDecoder/ALU/as2/c_8
    SLICE_X19Y53         LUT5 (Prop_lut5_I4_O)        0.118    13.978 r  control_unit/mainDecoder/Q_i_2__19/O
                         net (fo=3, routed)           0.811    14.789    control_unit/mainDecoder/ALU/as2/c_10
    SLICE_X17Y54         LUT5 (Prop_lut5_I4_O)        0.326    15.115 r  control_unit/mainDecoder/Q_i_6__95/O
                         net (fo=2, routed)           0.973    16.088    control_unit/mainDecoder/ALU/as2/c_12
    SLICE_X21Y55         LUT5 (Prop_lut5_I4_O)        0.124    16.212 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           0.453    16.665    control_unit/mainDecoder/ALU/as2/c_14
    SLICE_X19Y56         LUT5 (Prop_lut5_I4_O)        0.124    16.789 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.424    17.213    control_unit/mainDecoder/ALU/as2/c_16
    SLICE_X19Y57         LUT5 (Prop_lut5_I4_O)        0.124    17.337 r  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.599    17.936    control_unit/mainDecoder/ALU/as2/c_18
    SLICE_X18Y59         LUT5 (Prop_lut5_I4_O)        0.124    18.060 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.433    18.493    control_unit/mainDecoder/ALU/as2/c_20
    SLICE_X19Y58         LUT5 (Prop_lut5_I4_O)        0.124    18.617 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.465    19.082    control_unit/mainDecoder/ALU/as2/c_22
    SLICE_X21Y58         LUT5 (Prop_lut5_I4_O)        0.124    19.206 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.979    20.184    control_unit/mainDecoder/ALU/as2/c_24
    SLICE_X22Y60         LUT5 (Prop_lut5_I4_O)        0.124    20.308 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.832    21.140    control_unit/mainDecoder/ALU/as2/c_26
    SLICE_X26Y59         LUT5 (Prop_lut5_I4_O)        0.124    21.264 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.600    21.864    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X26Y60         LUT5 (Prop_lut5_I4_O)        0.124    21.988 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=4, routed)           0.737    22.725    control_unit/mainDecoder/ALU/as2/c_30
    SLICE_X26Y57         LUT6 (Prop_lut6_I0_O)        0.124    22.849 r  control_unit/mainDecoder/Q_i_1__108/O
                         net (fo=2, routed)           0.636    23.486    mux_4/mux2/Q_reg_29
    SLICE_X25Y56         LUT6 (Prop_lut6_I1_O)        0.124    23.610 r  mux_4/mux2/Q_i_1__25/O
                         net (fo=33, routed)          0.690    24.299    mux_1/ResultWire[13]
    SLICE_X25Y56         LUT3 (Prop_lut3_I0_O)        0.124    24.423 r  mux_1/byte_write[1].RAM_mux_sel_b_pos_3_i_12/O
                         net (fo=2, routed)           0.744    25.168    control_unit/mainDecoder/Addr[15]
    SLICE_X25Y57         LUT6 (Prop_lut6_I2_O)        0.124    25.292 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=34, routed)          2.309    27.601    control_unit/mainDecoder/FSM_onehot_state_reg[0]_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I0_O)        0.124    27.725 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_14_i_2/O
                         net (fo=1, routed)           1.063    28.787    mem/ram/byte_write[1].RAM_reg_bram_14_1
    RAMB36_X0Y7          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_14/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.547  1004.939    mem/ram/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_14/CLKBWRCLK
                         clock pessimism              0.277  1005.216    
                         clock uncertainty           -0.035  1005.180    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443  1004.737    mem/ram/byte_write[1].RAM_reg_bram_14
  -------------------------------------------------------------------
                         required time                       1004.737    
                         arrival time                         -28.787    
  -------------------------------------------------------------------
                         slack                                975.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            control_unit/mainDecoder/FSM_onehot_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.545%)  route 0.292ns (67.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.557     1.469    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X23Y52         FDRE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  control_unit/mainDecoder/FSM_onehot_state_reg[2]/Q
                         net (fo=112, routed)         0.292     1.903    control_unit/mainDecoder/FSM_onehot_state_reg[2]_0
    SLICE_X18Y57         FDRE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.827     1.986    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X18Y57         FDRE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[9]/C
                         clock pessimism             -0.252     1.735    
    SLICE_X18Y57         FDRE (Hold_fdre_C_D)         0.070     1.805    control_unit/mainDecoder/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[14].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/disMem/memory_reg_2048_2175_14_14/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.948%)  route 0.382ns (73.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.558     1.470    buf_reg_6/genblk1[14].reg1/d/clk_IBUF_BUFG
    SLICE_X9Y64          FDRE                                         r  buf_reg_6/genblk1[14].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  buf_reg_6/genblk1[14].reg1/d/Q_reg/Q
                         net (fo=94, routed)          0.382     1.994    mem/disMem/memory_reg_2048_2175_14_14/D
    SLICE_X24Y60         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_14_14/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.823     1.982    mem/disMem/memory_reg_2048_2175_14_14/WCLK
    SLICE_X24Y60         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_14_14/SP.LOW/CLK
                         clock pessimism             -0.252     1.731    
    SLICE_X24Y60         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.875    mem/disMem/memory_reg_2048_2175_14_14/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[31].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/disMem/memory_reg_1024_1151_31_31/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.893%)  route 0.146ns (47.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.552     1.464    buf_reg_6/genblk1[31].reg1/d/clk_IBUF_BUFG
    SLICE_X32Y68         FDRE                                         r  buf_reg_6/genblk1[31].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  buf_reg_6/genblk1[31].reg1/d/Q_reg/Q
                         net (fo=95, routed)          0.146     1.774    mem/disMem/memory_reg_1024_1151_31_31/D
    SLICE_X34Y67         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_31_31/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.821     1.980    mem/disMem/memory_reg_1024_1151_31_31/WCLK
    SLICE_X34Y67         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_31_31/SP.LOW/CLK
                         clock pessimism             -0.481     1.499    
    SLICE_X34Y67         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.643    mem/disMem/memory_reg_1024_1151_31_31/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 PC1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            buf_reg_4/genblk1[3].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.649%)  route 0.335ns (70.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.557     1.469    clk_IBUF_BUFG
    SLICE_X21Y51         FDRE                                         r  PC1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  PC1_reg[3]/Q
                         net (fo=35, routed)          0.335     1.945    buf_reg_4/genblk1[3].reg1/d/Q[0]
    SLICE_X23Y58         FDRE                                         r  buf_reg_4/genblk1[3].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.824     1.983    buf_reg_4/genblk1[3].reg1/d/clk_IBUF_BUFG
    SLICE_X23Y58         FDRE                                         r  buf_reg_4/genblk1[3].reg1/d/Q_reg/C
                         clock pessimism             -0.252     1.732    
    SLICE_X23Y58         FDRE (Hold_fdre_C_D)         0.070     1.802    buf_reg_4/genblk1[3].reg1/d/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 buf_reg_7/genblk1[6].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            PC1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.210%)  route 0.301ns (61.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.556     1.468    buf_reg_7/genblk1[6].reg1/d/clk_IBUF_BUFG
    SLICE_X23Y54         FDRE                                         r  buf_reg_7/genblk1[6].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  buf_reg_7/genblk1[6].reg1/d/Q_reg/Q
                         net (fo=1, routed)           0.143     1.753    mux_4/mux2/ALUOut[6]
    SLICE_X23Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.798 r  mux_4/mux2/Q_i_1__1/O
                         net (fo=49, routed)          0.157     1.955    ResultWire[6]
    SLICE_X21Y52         FDRE                                         r  PC1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.828     1.987    clk_IBUF_BUFG
    SLICE_X21Y52         FDRE                                         r  PC1_reg[6]/C
                         clock pessimism             -0.252     1.736    
    SLICE_X21Y52         FDRE (Hold_fdre_C_D)         0.076     1.812    PC1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 PC1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            buf_reg_4/genblk1[16].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.884%)  route 0.331ns (70.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.557     1.469    clk_IBUF_BUFG
    SLICE_X21Y52         FDRE                                         r  PC1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  PC1_reg[16]/Q
                         net (fo=4, routed)           0.331     1.941    buf_reg_4/genblk1[16].reg1/d/Q[0]
    SLICE_X23Y58         FDRE                                         r  buf_reg_4/genblk1[16].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.824     1.983    buf_reg_4/genblk1[16].reg1/d/clk_IBUF_BUFG
    SLICE_X23Y58         FDRE                                         r  buf_reg_4/genblk1[16].reg1/d/Q_reg/C
                         clock pessimism             -0.252     1.732    
    SLICE_X23Y58         FDRE (Hold_fdre_C_D)         0.066     1.798    buf_reg_4/genblk1[16].reg1/d/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[12].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/disMem/memory_reg_512_639_12_12/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.373%)  route 0.177ns (55.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.555     1.467    buf_reg_6/genblk1[12].reg1/d/clk_IBUF_BUFG
    SLICE_X17Y63         FDRE                                         r  buf_reg_6/genblk1[12].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  buf_reg_6/genblk1[12].reg1/d/Q_reg/Q
                         net (fo=94, routed)          0.177     1.785    mem/disMem/memory_reg_512_639_12_12/D
    SLICE_X16Y61         RAMD64E                                      r  mem/disMem/memory_reg_512_639_12_12/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.826     1.985    mem/disMem/memory_reg_512_639_12_12/WCLK
    SLICE_X16Y61         RAMD64E                                      r  mem/disMem/memory_reg_512_639_12_12/SP.LOW/CLK
                         clock pessimism             -0.500     1.485    
    SLICE_X16Y61         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.629    mem/disMem/memory_reg_512_639_12_12/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 PC1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            buf_reg_4/genblk1[15].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.945%)  route 0.346ns (71.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.560     1.472    clk_IBUF_BUFG
    SLICE_X19Y51         FDRE                                         r  PC1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y51         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  PC1_reg[15]/Q
                         net (fo=4, routed)           0.346     1.959    buf_reg_4/genblk1[15].reg1/d/Q[0]
    SLICE_X23Y58         FDRE                                         r  buf_reg_4/genblk1[15].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.824     1.983    buf_reg_4/genblk1[15].reg1/d/clk_IBUF_BUFG
    SLICE_X23Y58         FDRE                                         r  buf_reg_4/genblk1[15].reg1/d/Q_reg/C
                         clock pessimism             -0.252     1.732    
    SLICE_X23Y58         FDRE (Hold_fdre_C_D)         0.070     1.802    buf_reg_4/genblk1[15].reg1/d/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[14].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/disMem/memory_reg_2048_2175_14_14/DP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.948%)  route 0.382ns (73.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.558     1.470    buf_reg_6/genblk1[14].reg1/d/clk_IBUF_BUFG
    SLICE_X9Y64          FDRE                                         r  buf_reg_6/genblk1[14].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  buf_reg_6/genblk1[14].reg1/d/Q_reg/Q
                         net (fo=94, routed)          0.382     1.994    mem/disMem/memory_reg_2048_2175_14_14/D
    SLICE_X24Y60         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_14_14/DP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.823     1.982    mem/disMem/memory_reg_2048_2175_14_14/WCLK
    SLICE_X24Y60         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_14_14/DP.LOW/CLK
                         clock pessimism             -0.252     1.731    
    SLICE_X24Y60         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.105     1.836    mem/disMem/memory_reg_2048_2175_14_14/DP.LOW
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 PC1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            buf_reg_4/genblk1[5].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.128ns (29.096%)  route 0.312ns (70.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.557     1.469    clk_IBUF_BUFG
    SLICE_X21Y52         FDRE                                         r  PC1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  PC1_reg[5]/Q
                         net (fo=35, routed)          0.312     1.909    buf_reg_4/genblk1[5].reg1/d/Q[0]
    SLICE_X23Y58         FDRE                                         r  buf_reg_4/genblk1[5].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.824     1.983    buf_reg_4/genblk1[5].reg1/d/clk_IBUF_BUFG
    SLICE_X23Y58         FDRE                                         r  buf_reg_4/genblk1[5].reg1/d/Q_reg/C
                         clock pessimism             -0.252     1.732    
    SLICE_X23Y58         FDRE (Hold_fdre_C_D)         0.019     1.751    buf_reg_4/genblk1[5].reg1/d/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         1000.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X1Y3      mem/ram/byte_write[1].RAM_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X2Y2      mem/ram/byte_write[1].RAM_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X1Y4      mem/ram/byte_write[1].RAM_reg_bram_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X1Y6      mem/ram/byte_write[1].RAM_reg_bram_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X0Y4      mem/ram/byte_write[1].RAM_reg_bram_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X0Y5      mem/ram/byte_write[1].RAM_reg_bram_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X0Y7      mem/ram/byte_write[1].RAM_reg_bram_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X0Y6      mem/ram/byte_write[1].RAM_reg_bram_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X1Y1      mem/ram/byte_write[1].RAM_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X2Y3      mem/ram/byte_write[1].RAM_reg_bram_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       1000.000    -900.000   MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         996.000     994.000    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         996.000     994.000    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         996.000     994.750    SLICE_X30Y22     mem/disMem/memory_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         996.000     994.750    SLICE_X30Y22     mem/disMem/memory_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         996.000     994.750    SLICE_X30Y22     mem/disMem/memory_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         996.000     994.750    SLICE_X30Y22     mem/disMem/memory_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         996.000     994.750    SLICE_X30Y22     mem/disMem/memory_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         996.000     994.750    SLICE_X30Y22     mem/disMem/memory_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         996.000     994.750    SLICE_X30Y22     mem/disMem/memory_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         996.000     994.750    SLICE_X30Y22     mem/disMem/memory_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y22     mem/disMem/memory_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y22     mem/disMem/memory_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y22     mem/disMem/memory_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y22     mem/disMem/memory_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y22     mem/disMem/memory_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y22     mem/disMem/memory_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y22     mem/disMem/memory_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y22     mem/disMem/memory_reg_0_127_0_0/SP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  DCM_TMDS_CLKFX
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack      497.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack     -286.640ns,  Total Violation     -286.640ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             497.275ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.718ns (32.194%)  route 1.512ns (67.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 504.971 - 500.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.754     5.426    dispDriver/clk_TMDS
    SLICE_X41Y46         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.419     5.845 f  dispDriver/TMDS_mod10_reg[1]/Q
                         net (fo=4, routed)           0.882     6.726    dispDriver/TMDS_mod10[1]
    SLICE_X41Y46         LUT4 (Prop_lut4_I1_O)        0.299     7.025 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.631     7.656    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576   504.971    dispDriver/clk_TMDS
    SLICE_X41Y46         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
                         clock pessimism              0.454   505.426    
                         clock uncertainty           -0.066   505.360    
    SLICE_X41Y46         FDRE (Setup_fdre_C_R)       -0.429   504.931    dispDriver/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                        504.931    
                         arrival time                          -7.656    
  -------------------------------------------------------------------
                         slack                                497.275    

Slack (MET) :             497.275ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.718ns (32.194%)  route 1.512ns (67.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 504.971 - 500.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.754     5.426    dispDriver/clk_TMDS
    SLICE_X41Y46         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.419     5.845 f  dispDriver/TMDS_mod10_reg[1]/Q
                         net (fo=4, routed)           0.882     6.726    dispDriver/TMDS_mod10[1]
    SLICE_X41Y46         LUT4 (Prop_lut4_I1_O)        0.299     7.025 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.631     7.656    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576   504.971    dispDriver/clk_TMDS
    SLICE_X41Y46         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
                         clock pessimism              0.454   505.426    
                         clock uncertainty           -0.066   505.360    
    SLICE_X41Y46         FDRE (Setup_fdre_C_R)       -0.429   504.931    dispDriver/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                        504.931    
                         arrival time                          -7.656    
  -------------------------------------------------------------------
                         slack                                497.275    

Slack (MET) :             497.275ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.718ns (32.194%)  route 1.512ns (67.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 504.971 - 500.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.754     5.426    dispDriver/clk_TMDS
    SLICE_X41Y46         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.419     5.845 f  dispDriver/TMDS_mod10_reg[1]/Q
                         net (fo=4, routed)           0.882     6.726    dispDriver/TMDS_mod10[1]
    SLICE_X41Y46         LUT4 (Prop_lut4_I1_O)        0.299     7.025 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.631     7.656    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576   504.971    dispDriver/clk_TMDS
    SLICE_X41Y46         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
                         clock pessimism              0.454   505.426    
                         clock uncertainty           -0.066   505.360    
    SLICE_X41Y46         FDRE (Setup_fdre_C_R)       -0.429   504.931    dispDriver/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                        504.931    
                         arrival time                          -7.656    
  -------------------------------------------------------------------
                         slack                                497.275    

Slack (MET) :             497.275ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.718ns (32.194%)  route 1.512ns (67.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 504.971 - 500.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.754     5.426    dispDriver/clk_TMDS
    SLICE_X41Y46         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.419     5.845 f  dispDriver/TMDS_mod10_reg[1]/Q
                         net (fo=4, routed)           0.882     6.726    dispDriver/TMDS_mod10[1]
    SLICE_X41Y46         LUT4 (Prop_lut4_I1_O)        0.299     7.025 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.631     7.656    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576   504.971    dispDriver/clk_TMDS
    SLICE_X41Y46         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/C
                         clock pessimism              0.454   505.426    
                         clock uncertainty           -0.066   505.360    
    SLICE_X41Y46         FDRE (Setup_fdre_C_R)       -0.429   504.931    dispDriver/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                        504.931    
                         arrival time                          -7.656    
  -------------------------------------------------------------------
                         slack                                497.275    

Slack (MET) :             497.491ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 0.718ns (29.347%)  route 1.729ns (70.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 504.971 - 500.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.754     5.426    dispDriver/clk_TMDS
    SLICE_X41Y45         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.419     5.845 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.729     7.573    dispDriver/encode_R/TMDS_shift_load
    SLICE_X41Y44         LUT3 (Prop_lut3_I1_O)        0.299     7.872 r  dispDriver/encode_R/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     7.872    dispDriver/encode_R_n_11
    SLICE_X41Y44         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576   504.971    dispDriver/clk_TMDS
    SLICE_X41Y44         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.429   505.401    
                         clock uncertainty           -0.066   505.335    
    SLICE_X41Y44         FDRE (Setup_fdre_C_D)        0.029   505.364    dispDriver/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                        505.364    
                         arrival time                          -7.872    
  -------------------------------------------------------------------
                         slack                                497.491    

Slack (MET) :             497.509ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.746ns (30.147%)  route 1.729ns (69.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 504.971 - 500.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.754     5.426    dispDriver/clk_TMDS
    SLICE_X41Y45         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.419     5.845 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.729     7.573    dispDriver/encode_R/TMDS_shift_load
    SLICE_X41Y44         LUT3 (Prop_lut3_I1_O)        0.327     7.900 r  dispDriver/encode_R/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     7.900    dispDriver/encode_R_n_7
    SLICE_X41Y44         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576   504.971    dispDriver/clk_TMDS
    SLICE_X41Y44         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.429   505.401    
                         clock uncertainty           -0.066   505.335    
    SLICE_X41Y44         FDRE (Setup_fdre_C_D)        0.075   505.410    dispDriver/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                        505.410    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                497.509    

Slack (MET) :             497.591ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.718ns (31.615%)  route 1.553ns (68.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 504.971 - 500.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.754     5.426    dispDriver/clk_TMDS
    SLICE_X41Y46         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.419     5.845 f  dispDriver/TMDS_mod10_reg[1]/Q
                         net (fo=4, routed)           0.882     6.726    dispDriver/TMDS_mod10[1]
    SLICE_X41Y46         LUT4 (Prop_lut4_I1_O)        0.299     7.025 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.672     7.697    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X41Y45         FDRE                                         r  dispDriver/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576   504.971    dispDriver/clk_TMDS
    SLICE_X41Y45         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
                         clock pessimism              0.429   505.401    
                         clock uncertainty           -0.066   505.335    
    SLICE_X41Y45         FDRE (Setup_fdre_C_D)       -0.047   505.288    dispDriver/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                        505.288    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                497.591    

Slack (MET) :             497.882ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.718ns (34.891%)  route 1.340ns (65.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 504.971 - 500.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.754     5.426    dispDriver/clk_TMDS
    SLICE_X41Y45         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.419     5.845 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.340     7.185    dispDriver/encode_R/TMDS_shift_load
    SLICE_X41Y44         LUT3 (Prop_lut3_I1_O)        0.299     7.484 r  dispDriver/encode_R/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     7.484    dispDriver/encode_R_n_10
    SLICE_X41Y44         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576   504.971    dispDriver/clk_TMDS
    SLICE_X41Y44         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.429   505.401    
                         clock uncertainty           -0.066   505.335    
    SLICE_X41Y44         FDRE (Setup_fdre_C_D)        0.031   505.366    dispDriver/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                        505.366    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                497.882    

Slack (MET) :             497.898ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 0.746ns (35.765%)  route 1.340ns (64.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 504.971 - 500.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.754     5.426    dispDriver/clk_TMDS
    SLICE_X41Y45         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.419     5.845 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.340     7.185    dispDriver/encode_R/TMDS_shift_load
    SLICE_X41Y44         LUT3 (Prop_lut3_I1_O)        0.327     7.512 r  dispDriver/encode_R/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     7.512    dispDriver/encode_R_n_9
    SLICE_X41Y44         FDRE                                         r  dispDriver/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576   504.971    dispDriver/clk_TMDS
    SLICE_X41Y44         FDRE                                         r  dispDriver/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.429   505.401    
                         clock uncertainty           -0.066   505.335    
    SLICE_X41Y44         FDRE (Setup_fdre_C_D)        0.075   505.410    dispDriver/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                        505.410    
                         arrival time                          -7.512    
  -------------------------------------------------------------------
                         slack                                497.898    

Slack (MET) :             498.062ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 0.718ns (38.267%)  route 1.158ns (61.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 504.971 - 500.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.754     5.426    dispDriver/clk_TMDS
    SLICE_X41Y45         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.419     5.845 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.158     7.003    dispDriver/encode_B/TMDS_shift_load
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.299     7.302 r  dispDriver/encode_B/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     7.302    dispDriver/encode_B_n_9
    SLICE_X40Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576   504.971    dispDriver/clk_TMDS
    SLICE_X40Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.429   505.401    
                         clock uncertainty           -0.066   505.335    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)        0.029   505.364    dispDriver/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                        505.364    
                         arrival time                          -7.302    
  -------------------------------------------------------------------
                         slack                                498.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.592     1.506    dispDriver/clk_TMDS
    SLICE_X41Y44         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  dispDriver/TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           0.085     1.719    dispDriver/encode_R/TMDS_shift_red_reg[8][6]
    SLICE_X41Y44         LUT3 (Prop_lut3_I2_O)        0.101     1.820 r  dispDriver/encode_R/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.820    dispDriver/encode_R_n_7
    SLICE_X41Y44         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X41Y44         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.107     1.613    dispDriver/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.738%)  route 0.086ns (27.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.592     1.506    dispDriver/clk_TMDS
    SLICE_X41Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  dispDriver/TMDS_shift_green_reg[7]/Q
                         net (fo=1, routed)           0.086     1.720    dispDriver/encode_G/Q[6]
    SLICE_X41Y45         LUT3 (Prop_lut3_I2_O)        0.102     1.822 r  dispDriver/encode_G/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.822    dispDriver/encode_G_n_2
    SLICE_X41Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X41Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.107     1.613    dispDriver/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.592     1.506    dispDriver/clk_TMDS
    SLICE_X41Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  dispDriver/TMDS_shift_green_reg[6]/Q
                         net (fo=1, routed)           0.086     1.720    dispDriver/encode_G/Q[5]
    SLICE_X41Y45         LUT3 (Prop_lut3_I2_O)        0.098     1.818 r  dispDriver/encode_G/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.818    dispDriver/encode_G_n_3
    SLICE_X41Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X41Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.092     1.598    dispDriver/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.192ns (55.688%)  route 0.153ns (44.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.592     1.506    dispDriver/clk_TMDS
    SLICE_X41Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  dispDriver/TMDS_shift_green_reg[4]/Q
                         net (fo=1, routed)           0.153     1.800    dispDriver/encode_G/Q[3]
    SLICE_X40Y45         LUT3 (Prop_lut3_I2_O)        0.051     1.851 r  dispDriver/encode_G/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.851    dispDriver/encode_G_n_5
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X40Y45         FDRE (Hold_fdre_C_D)         0.107     1.626    dispDriver/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.592     1.506    dispDriver/clk_TMDS
    SLICE_X41Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  dispDriver/TMDS_shift_green_reg[9]/Q
                         net (fo=1, routed)           0.136     1.783    dispDriver/encode_R/TMDS_shift_green_reg[8][0]
    SLICE_X41Y45         LUT3 (Prop_lut3_I2_O)        0.045     1.828 r  dispDriver/encode_R/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     1.828    dispDriver/encode_R_n_3
    SLICE_X41Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X41Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.092     1.598    dispDriver/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.592     1.506    dispDriver/clk_TMDS
    SLICE_X41Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  dispDriver/TMDS_shift_green_reg[8]/Q
                         net (fo=1, routed)           0.159     1.806    dispDriver/encode_G/Q[7]
    SLICE_X41Y45         LUT3 (Prop_lut3_I2_O)        0.042     1.848 r  dispDriver/encode_G/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.848    dispDriver/encode_G_n_1
    SLICE_X41Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X41Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.107     1.613    dispDriver/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.124%)  route 0.169ns (47.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.592     1.506    dispDriver/clk_TMDS
    SLICE_X41Y46         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.169     1.816    dispDriver/TMDS_mod10[0]
    SLICE_X41Y46         LUT4 (Prop_lut4_I1_O)        0.043     1.859 r  dispDriver/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000     1.859    dispDriver/TMDS_mod10[3]_i_2_n_0
    SLICE_X41Y46         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X41Y46         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.107     1.613    dispDriver/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.232ns (61.939%)  route 0.143ns (38.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.592     1.506    dispDriver/clk_TMDS
    SLICE_X41Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  dispDriver/TMDS_shift_red_reg[8]/Q
                         net (fo=1, routed)           0.143     1.777    dispDriver/encode_R/TMDS_shift_red_reg[8][7]
    SLICE_X41Y44         LUT3 (Prop_lut3_I2_O)        0.104     1.881 r  dispDriver/encode_R/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.881    dispDriver/encode_R_n_6
    SLICE_X41Y44         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X41Y44         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.107     1.629    dispDriver/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.918%)  route 0.159ns (46.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.592     1.506    dispDriver/clk_TMDS
    SLICE_X40Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  dispDriver/TMDS_shift_blue_reg[1]/Q
                         net (fo=1, routed)           0.159     1.806    dispDriver/encode_B/Q[0]
    SLICE_X40Y44         LUT3 (Prop_lut3_I2_O)        0.045     1.851 r  dispDriver/encode_B/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.851    dispDriver/encode_B_n_9
    SLICE_X40Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X40Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X40Y44         FDRE (Hold_fdre_C_D)         0.091     1.597    dispDriver/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.185ns (48.461%)  route 0.197ns (51.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.592     1.506    dispDriver/clk_TMDS
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  dispDriver/TMDS_shift_blue_reg[8]/Q
                         net (fo=1, routed)           0.197     1.844    dispDriver/encode_B/Q[7]
    SLICE_X40Y44         LUT3 (Prop_lut3_I2_O)        0.044     1.888 r  dispDriver/encode_B/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.888    dispDriver/encode_B_n_2
    SLICE_X40Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X40Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X40Y44         FDRE (Hold_fdre_C_D)         0.107     1.629    dispDriver/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCM_TMDS_CLKFX
Waveform(ns):       { 0.000 250.000 }
Period(ns):         500.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         500.000     497.845    BUFGCTRL_X0Y1    dispDriver/BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         500.000     498.751    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         500.000     499.000    SLICE_X41Y46     dispDriver/TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         500.000     499.000    SLICE_X41Y46     dispDriver/TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         500.000     499.000    SLICE_X41Y46     dispDriver/TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         500.000     499.000    SLICE_X41Y46     dispDriver/TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         500.000     499.000    SLICE_X40Y44     dispDriver/TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         500.000     499.000    SLICE_X40Y44     dispDriver/TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         500.000     499.000    SLICE_X40Y44     dispDriver/TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         500.000     499.000    SLICE_X40Y44     dispDriver/TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       500.000     -286.640   MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X41Y46     dispDriver/TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X41Y46     dispDriver/TMDS_mod10_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X41Y46     dispDriver/TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X41Y46     dispDriver/TMDS_mod10_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X41Y46     dispDriver/TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X41Y46     dispDriver/TMDS_mod10_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X41Y46     dispDriver/TMDS_mod10_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X41Y46     dispDriver/TMDS_mod10_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X40Y44     dispDriver/TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X40Y44     dispDriver/TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X41Y46     dispDriver/TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X41Y46     dispDriver/TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X41Y46     dispDriver/TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X41Y46     dispDriver/TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X41Y46     dispDriver/TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X41Y46     dispDriver/TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X41Y46     dispDriver/TMDS_mod10_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X41Y46     dispDriver/TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X40Y44     dispDriver/TMDS_shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X40Y44     dispDriver/TMDS_shift_blue_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  MMCM_pix_clock

Setup :            0  Failing Endpoints,  Worst Slack     4980.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack    -4786.640ns,  Total Violation    -4786.640ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4980.586ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111107]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5000.000ns  (MMCM_pix_clock rise@5000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        19.289ns  (logic 4.184ns (21.691%)  route 15.105ns (78.309%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT6=4 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 5004.972 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.752     5.424    dispDriver/pixclk
    SLICE_X37Y46         FDRE                                         r  dispDriver/CounterY_reg[-1111111107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.880 r  dispDriver/CounterY_reg[-1111111107]/Q
                         net (fo=3, routed)           1.123     7.003    dispDriver/CounterY_reg[-_n_0_1111111107]
    SLICE_X37Y44         LUT2 (Prop_lut2_I0_O)        0.124     7.127 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     7.127    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.528 r  dispDriver/memory_reg_0_127_0_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.528    dispDriver/memory_reg_0_127_0_0_i_11_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.750 r  dispDriver/memory_reg_0_127_0_0_i_10/O[0]
                         net (fo=1, routed)           1.272     9.022    dispDriver/yoffset[6]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.526     9.548 r  dispDriver/memory_reg_0_127_0_0_i_8/O[1]
                         net (fo=609, routed)         7.036    16.584    mem/disMem/memory_reg_896_1023_9_9/DPRA6
    SLICE_X4Y68          MUXF7 (Prop_muxf7_S_O)       0.471    17.055 f  mem/disMem/memory_reg_896_1023_9_9/F7.DP/O
                         net (fo=1, routed)           0.844    17.898    mem/disMem/memory_reg_896_1023_9_9_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.297    18.195 f  mem/disMem/balance_acc[3]_i_188/O
                         net (fo=1, routed)           0.000    18.195    mem/disMem/balance_acc[3]_i_188_n_0
    SLICE_X5Y62          MUXF7 (Prop_muxf7_I1_O)      0.217    18.412 f  mem/disMem/balance_acc_reg[3]_i_79/O
                         net (fo=1, routed)           0.946    19.358    dispDriver/encode_R/balance_acc_reg[3]_i_16_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I1_O)        0.299    19.657 f  dispDriver/encode_R/balance_acc[3]_i_35/O
                         net (fo=1, routed)           0.000    19.657    dispDriver/encode_R/balance_acc[3]_i_35_n_0
    SLICE_X9Y58          MUXF7 (Prop_muxf7_I1_O)      0.245    19.902 f  dispDriver/encode_R/balance_acc_reg[3]_i_16/O
                         net (fo=1, routed)           0.000    19.902    dispDriver/encode_R/balance_acc_reg[3]_i_16_n_0
    SLICE_X9Y58          MUXF8 (Prop_muxf8_I0_O)      0.104    20.006 f  dispDriver/encode_R/balance_acc_reg[3]_i_7/O
                         net (fo=1, routed)           2.043    22.049    dispDriver/encode_R/balance_acc_reg[3]_i_7_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I1_O)        0.316    22.365 f  dispDriver/encode_R/balance_acc[3]_i_4/O
                         net (fo=1, routed)           0.000    22.365    dispDriver/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X28Y43         MUXF7 (Prop_muxf7_I0_O)      0.209    22.574 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.842    24.416    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X40Y43         LUT6 (Prop_lut6_I0_O)        0.297    24.713 r  dispDriver/encode_R/TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000    24.713    dispDriver/encode_R/TMDS0[0]
    SLICE_X40Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.576  5004.970    dispDriver/encode_R/pixclk
    SLICE_X40Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/C
                         clock pessimism              0.391  5005.361    
                         clock uncertainty           -0.094  5005.267    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)        0.031  5005.298    dispDriver/encode_R/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                       5005.299    
                         arrival time                         -24.713    
  -------------------------------------------------------------------
                         slack                               4980.586    

Slack (MET) :             4981.027ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111107]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5000.000ns  (MMCM_pix_clock rise@5000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.849ns  (logic 4.184ns (22.197%)  route 14.665ns (77.803%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT6=4 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 5004.972 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.752     5.424    dispDriver/pixclk
    SLICE_X37Y46         FDRE                                         r  dispDriver/CounterY_reg[-1111111107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.880 r  dispDriver/CounterY_reg[-1111111107]/Q
                         net (fo=3, routed)           1.123     7.003    dispDriver/CounterY_reg[-_n_0_1111111107]
    SLICE_X37Y44         LUT2 (Prop_lut2_I0_O)        0.124     7.127 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     7.127    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.528 r  dispDriver/memory_reg_0_127_0_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.528    dispDriver/memory_reg_0_127_0_0_i_11_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.750 r  dispDriver/memory_reg_0_127_0_0_i_10/O[0]
                         net (fo=1, routed)           1.272     9.022    dispDriver/yoffset[6]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.526     9.548 r  dispDriver/memory_reg_0_127_0_0_i_8/O[1]
                         net (fo=609, routed)         7.036    16.584    mem/disMem/memory_reg_896_1023_9_9/DPRA6
    SLICE_X4Y68          MUXF7 (Prop_muxf7_S_O)       0.471    17.055 r  mem/disMem/memory_reg_896_1023_9_9/F7.DP/O
                         net (fo=1, routed)           0.844    17.898    mem/disMem/memory_reg_896_1023_9_9_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.297    18.195 r  mem/disMem/balance_acc[3]_i_188/O
                         net (fo=1, routed)           0.000    18.195    mem/disMem/balance_acc[3]_i_188_n_0
    SLICE_X5Y62          MUXF7 (Prop_muxf7_I1_O)      0.217    18.412 r  mem/disMem/balance_acc_reg[3]_i_79/O
                         net (fo=1, routed)           0.946    19.358    dispDriver/encode_R/balance_acc_reg[3]_i_16_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I1_O)        0.299    19.657 r  dispDriver/encode_R/balance_acc[3]_i_35/O
                         net (fo=1, routed)           0.000    19.657    dispDriver/encode_R/balance_acc[3]_i_35_n_0
    SLICE_X9Y58          MUXF7 (Prop_muxf7_I1_O)      0.245    19.902 r  dispDriver/encode_R/balance_acc_reg[3]_i_16/O
                         net (fo=1, routed)           0.000    19.902    dispDriver/encode_R/balance_acc_reg[3]_i_16_n_0
    SLICE_X9Y58          MUXF8 (Prop_muxf8_I0_O)      0.104    20.006 r  dispDriver/encode_R/balance_acc_reg[3]_i_7/O
                         net (fo=1, routed)           2.043    22.049    dispDriver/encode_R/balance_acc_reg[3]_i_7_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I1_O)        0.316    22.365 r  dispDriver/encode_R/balance_acc[3]_i_4/O
                         net (fo=1, routed)           0.000    22.365    dispDriver/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X28Y43         MUXF7 (Prop_muxf7_I0_O)      0.209    22.574 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.402    23.976    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.297    24.273 r  dispDriver/encode_R/TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000    24.273    dispDriver/encode_R/TMDS[5]_i_1__0_n_0
    SLICE_X41Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.576  5004.970    dispDriver/encode_R/pixclk
    SLICE_X41Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/C
                         clock pessimism              0.391  5005.361    
                         clock uncertainty           -0.094  5005.267    
    SLICE_X41Y43         FDRE (Setup_fdre_C_D)        0.032  5005.299    dispDriver/encode_R/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                       5005.300    
                         arrival time                         -24.273    
  -------------------------------------------------------------------
                         slack                               4981.027    

Slack (MET) :             4981.044ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111107]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/encode_B/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5000.000ns  (MMCM_pix_clock rise@5000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.865ns  (logic 4.184ns (22.178%)  route 14.681ns (77.822%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 5004.971 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.752     5.424    dispDriver/pixclk
    SLICE_X37Y46         FDRE                                         r  dispDriver/CounterY_reg[-1111111107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.880 r  dispDriver/CounterY_reg[-1111111107]/Q
                         net (fo=3, routed)           1.123     7.003    dispDriver/CounterY_reg[-_n_0_1111111107]
    SLICE_X37Y44         LUT2 (Prop_lut2_I0_O)        0.124     7.127 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     7.127    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.528 r  dispDriver/memory_reg_0_127_0_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.528    dispDriver/memory_reg_0_127_0_0_i_11_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.750 r  dispDriver/memory_reg_0_127_0_0_i_10/O[0]
                         net (fo=1, routed)           1.272     9.022    dispDriver/yoffset[6]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.526     9.548 r  dispDriver/memory_reg_0_127_0_0_i_8/O[1]
                         net (fo=609, routed)         7.036    16.584    mem/disMem/memory_reg_896_1023_9_9/DPRA6
    SLICE_X4Y68          MUXF7 (Prop_muxf7_S_O)       0.471    17.055 f  mem/disMem/memory_reg_896_1023_9_9/F7.DP/O
                         net (fo=1, routed)           0.844    17.898    mem/disMem/memory_reg_896_1023_9_9_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.297    18.195 f  mem/disMem/balance_acc[3]_i_188/O
                         net (fo=1, routed)           0.000    18.195    mem/disMem/balance_acc[3]_i_188_n_0
    SLICE_X5Y62          MUXF7 (Prop_muxf7_I1_O)      0.217    18.412 f  mem/disMem/balance_acc_reg[3]_i_79/O
                         net (fo=1, routed)           0.946    19.358    dispDriver/encode_R/balance_acc_reg[3]_i_16_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I1_O)        0.299    19.657 f  dispDriver/encode_R/balance_acc[3]_i_35/O
                         net (fo=1, routed)           0.000    19.657    dispDriver/encode_R/balance_acc[3]_i_35_n_0
    SLICE_X9Y58          MUXF7 (Prop_muxf7_I1_O)      0.245    19.902 f  dispDriver/encode_R/balance_acc_reg[3]_i_16/O
                         net (fo=1, routed)           0.000    19.902    dispDriver/encode_R/balance_acc_reg[3]_i_16_n_0
    SLICE_X9Y58          MUXF8 (Prop_muxf8_I0_O)      0.104    20.006 f  dispDriver/encode_R/balance_acc_reg[3]_i_7/O
                         net (fo=1, routed)           2.043    22.049    dispDriver/encode_R/balance_acc_reg[3]_i_7_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I1_O)        0.316    22.365 f  dispDriver/encode_R/balance_acc[3]_i_4/O
                         net (fo=1, routed)           0.000    22.365    dispDriver/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X28Y43         MUXF7 (Prop_muxf7_I0_O)      0.209    22.574 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.418    23.992    dispDriver/encode_B/TMDS_reg[1]_0
    SLICE_X39Y44         LUT3 (Prop_lut3_I1_O)        0.297    24.289 r  dispDriver/encode_B/TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000    24.289    dispDriver/encode_B/TMDS[1]_i_1_n_0
    SLICE_X39Y44         FDRE                                         r  dispDriver/encode_B/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.575  5004.969    dispDriver/encode_B/pixclk
    SLICE_X39Y44         FDRE                                         r  dispDriver/encode_B/TMDS_reg[1]/C
                         clock pessimism              0.428  5005.397    
                         clock uncertainty           -0.094  5005.303    
    SLICE_X39Y44         FDRE (Setup_fdre_C_D)        0.029  5005.332    dispDriver/encode_B/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                       5005.333    
                         arrival time                         -24.289    
  -------------------------------------------------------------------
                         slack                               4981.044    

Slack (MET) :             4981.057ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111107]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/encode_G/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5000.000ns  (MMCM_pix_clock rise@5000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.854ns  (logic 4.184ns (22.191%)  route 14.670ns (77.809%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 5004.971 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.752     5.424    dispDriver/pixclk
    SLICE_X37Y46         FDRE                                         r  dispDriver/CounterY_reg[-1111111107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.880 r  dispDriver/CounterY_reg[-1111111107]/Q
                         net (fo=3, routed)           1.123     7.003    dispDriver/CounterY_reg[-_n_0_1111111107]
    SLICE_X37Y44         LUT2 (Prop_lut2_I0_O)        0.124     7.127 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     7.127    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.528 r  dispDriver/memory_reg_0_127_0_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.528    dispDriver/memory_reg_0_127_0_0_i_11_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.750 r  dispDriver/memory_reg_0_127_0_0_i_10/O[0]
                         net (fo=1, routed)           1.272     9.022    dispDriver/yoffset[6]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.526     9.548 r  dispDriver/memory_reg_0_127_0_0_i_8/O[1]
                         net (fo=609, routed)         7.036    16.584    mem/disMem/memory_reg_896_1023_9_9/DPRA6
    SLICE_X4Y68          MUXF7 (Prop_muxf7_S_O)       0.471    17.055 r  mem/disMem/memory_reg_896_1023_9_9/F7.DP/O
                         net (fo=1, routed)           0.844    17.898    mem/disMem/memory_reg_896_1023_9_9_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.297    18.195 r  mem/disMem/balance_acc[3]_i_188/O
                         net (fo=1, routed)           0.000    18.195    mem/disMem/balance_acc[3]_i_188_n_0
    SLICE_X5Y62          MUXF7 (Prop_muxf7_I1_O)      0.217    18.412 r  mem/disMem/balance_acc_reg[3]_i_79/O
                         net (fo=1, routed)           0.946    19.358    dispDriver/encode_R/balance_acc_reg[3]_i_16_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I1_O)        0.299    19.657 r  dispDriver/encode_R/balance_acc[3]_i_35/O
                         net (fo=1, routed)           0.000    19.657    dispDriver/encode_R/balance_acc[3]_i_35_n_0
    SLICE_X9Y58          MUXF7 (Prop_muxf7_I1_O)      0.245    19.902 r  dispDriver/encode_R/balance_acc_reg[3]_i_16/O
                         net (fo=1, routed)           0.000    19.902    dispDriver/encode_R/balance_acc_reg[3]_i_16_n_0
    SLICE_X9Y58          MUXF8 (Prop_muxf8_I0_O)      0.104    20.006 r  dispDriver/encode_R/balance_acc_reg[3]_i_7/O
                         net (fo=1, routed)           2.043    22.049    dispDriver/encode_R/balance_acc_reg[3]_i_7_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I1_O)        0.316    22.365 r  dispDriver/encode_R/balance_acc[3]_i_4/O
                         net (fo=1, routed)           0.000    22.365    dispDriver/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X28Y43         MUXF7 (Prop_muxf7_I0_O)      0.209    22.574 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.407    23.981    dispDriver/encode_G/TMDS_reg[5]_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I1_O)        0.297    24.278 r  dispDriver/encode_G/TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000    24.278    dispDriver/encode_G/TMDS[2]_i_1__1_n_0
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.575  5004.969    dispDriver/encode_G/pixclk
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/TMDS_reg[2]/C
                         clock pessimism              0.428  5005.397    
                         clock uncertainty           -0.094  5005.303    
    SLICE_X39Y45         FDRE (Setup_fdre_C_D)        0.031  5005.334    dispDriver/encode_G/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                       5005.335    
                         arrival time                         -24.278    
  -------------------------------------------------------------------
                         slack                               4981.057    

Slack (MET) :             4981.062ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111107]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/encode_B/TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5000.000ns  (MMCM_pix_clock rise@5000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.893ns  (logic 4.212ns (22.294%)  route 14.681ns (77.706%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 5004.971 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.752     5.424    dispDriver/pixclk
    SLICE_X37Y46         FDRE                                         r  dispDriver/CounterY_reg[-1111111107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.880 r  dispDriver/CounterY_reg[-1111111107]/Q
                         net (fo=3, routed)           1.123     7.003    dispDriver/CounterY_reg[-_n_0_1111111107]
    SLICE_X37Y44         LUT2 (Prop_lut2_I0_O)        0.124     7.127 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     7.127    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.528 r  dispDriver/memory_reg_0_127_0_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.528    dispDriver/memory_reg_0_127_0_0_i_11_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.750 r  dispDriver/memory_reg_0_127_0_0_i_10/O[0]
                         net (fo=1, routed)           1.272     9.022    dispDriver/yoffset[6]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.526     9.548 r  dispDriver/memory_reg_0_127_0_0_i_8/O[1]
                         net (fo=609, routed)         7.036    16.584    mem/disMem/memory_reg_896_1023_9_9/DPRA6
    SLICE_X4Y68          MUXF7 (Prop_muxf7_S_O)       0.471    17.055 r  mem/disMem/memory_reg_896_1023_9_9/F7.DP/O
                         net (fo=1, routed)           0.844    17.898    mem/disMem/memory_reg_896_1023_9_9_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.297    18.195 r  mem/disMem/balance_acc[3]_i_188/O
                         net (fo=1, routed)           0.000    18.195    mem/disMem/balance_acc[3]_i_188_n_0
    SLICE_X5Y62          MUXF7 (Prop_muxf7_I1_O)      0.217    18.412 r  mem/disMem/balance_acc_reg[3]_i_79/O
                         net (fo=1, routed)           0.946    19.358    dispDriver/encode_R/balance_acc_reg[3]_i_16_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I1_O)        0.299    19.657 r  dispDriver/encode_R/balance_acc[3]_i_35/O
                         net (fo=1, routed)           0.000    19.657    dispDriver/encode_R/balance_acc[3]_i_35_n_0
    SLICE_X9Y58          MUXF7 (Prop_muxf7_I1_O)      0.245    19.902 r  dispDriver/encode_R/balance_acc_reg[3]_i_16/O
                         net (fo=1, routed)           0.000    19.902    dispDriver/encode_R/balance_acc_reg[3]_i_16_n_0
    SLICE_X9Y58          MUXF8 (Prop_muxf8_I0_O)      0.104    20.006 r  dispDriver/encode_R/balance_acc_reg[3]_i_7/O
                         net (fo=1, routed)           2.043    22.049    dispDriver/encode_R/balance_acc_reg[3]_i_7_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I1_O)        0.316    22.365 r  dispDriver/encode_R/balance_acc[3]_i_4/O
                         net (fo=1, routed)           0.000    22.365    dispDriver/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X28Y43         MUXF7 (Prop_muxf7_I0_O)      0.209    22.574 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.418    23.992    dispDriver/encode_B/TMDS_reg[1]_0
    SLICE_X39Y44         LUT3 (Prop_lut3_I1_O)        0.325    24.317 r  dispDriver/encode_B/TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000    24.317    dispDriver/encode_B/TMDS[7]_i_1_n_0
    SLICE_X39Y44         FDRE                                         r  dispDriver/encode_B/TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.575  5004.969    dispDriver/encode_B/pixclk
    SLICE_X39Y44         FDRE                                         r  dispDriver/encode_B/TMDS_reg[7]/C
                         clock pessimism              0.428  5005.397    
                         clock uncertainty           -0.094  5005.303    
    SLICE_X39Y44         FDRE (Setup_fdre_C_D)        0.075  5005.378    dispDriver/encode_B/TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                       5005.379    
                         arrival time                         -24.317    
  -------------------------------------------------------------------
                         slack                               4981.062    

Slack (MET) :             4981.073ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111107]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5000.000ns  (MMCM_pix_clock rise@5000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.882ns  (logic 4.212ns (22.306%)  route 14.670ns (77.694%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 5004.971 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.752     5.424    dispDriver/pixclk
    SLICE_X37Y46         FDRE                                         r  dispDriver/CounterY_reg[-1111111107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.880 r  dispDriver/CounterY_reg[-1111111107]/Q
                         net (fo=3, routed)           1.123     7.003    dispDriver/CounterY_reg[-_n_0_1111111107]
    SLICE_X37Y44         LUT2 (Prop_lut2_I0_O)        0.124     7.127 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     7.127    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.528 r  dispDriver/memory_reg_0_127_0_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.528    dispDriver/memory_reg_0_127_0_0_i_11_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.750 r  dispDriver/memory_reg_0_127_0_0_i_10/O[0]
                         net (fo=1, routed)           1.272     9.022    dispDriver/yoffset[6]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.526     9.548 r  dispDriver/memory_reg_0_127_0_0_i_8/O[1]
                         net (fo=609, routed)         7.036    16.584    mem/disMem/memory_reg_896_1023_9_9/DPRA6
    SLICE_X4Y68          MUXF7 (Prop_muxf7_S_O)       0.471    17.055 r  mem/disMem/memory_reg_896_1023_9_9/F7.DP/O
                         net (fo=1, routed)           0.844    17.898    mem/disMem/memory_reg_896_1023_9_9_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.297    18.195 r  mem/disMem/balance_acc[3]_i_188/O
                         net (fo=1, routed)           0.000    18.195    mem/disMem/balance_acc[3]_i_188_n_0
    SLICE_X5Y62          MUXF7 (Prop_muxf7_I1_O)      0.217    18.412 r  mem/disMem/balance_acc_reg[3]_i_79/O
                         net (fo=1, routed)           0.946    19.358    dispDriver/encode_R/balance_acc_reg[3]_i_16_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I1_O)        0.299    19.657 r  dispDriver/encode_R/balance_acc[3]_i_35/O
                         net (fo=1, routed)           0.000    19.657    dispDriver/encode_R/balance_acc[3]_i_35_n_0
    SLICE_X9Y58          MUXF7 (Prop_muxf7_I1_O)      0.245    19.902 r  dispDriver/encode_R/balance_acc_reg[3]_i_16/O
                         net (fo=1, routed)           0.000    19.902    dispDriver/encode_R/balance_acc_reg[3]_i_16_n_0
    SLICE_X9Y58          MUXF8 (Prop_muxf8_I0_O)      0.104    20.006 r  dispDriver/encode_R/balance_acc_reg[3]_i_7/O
                         net (fo=1, routed)           2.043    22.049    dispDriver/encode_R/balance_acc_reg[3]_i_7_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I1_O)        0.316    22.365 r  dispDriver/encode_R/balance_acc[3]_i_4/O
                         net (fo=1, routed)           0.000    22.365    dispDriver/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X28Y43         MUXF7 (Prop_muxf7_I0_O)      0.209    22.574 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.407    23.981    dispDriver/encode_G/TMDS_reg[5]_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I1_O)        0.325    24.306 r  dispDriver/encode_G/TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    24.306    dispDriver/encode_G/TMDS[5]_i_1_n_0
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.575  5004.969    dispDriver/encode_G/pixclk
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/TMDS_reg[5]/C
                         clock pessimism              0.428  5005.397    
                         clock uncertainty           -0.094  5005.303    
    SLICE_X39Y45         FDRE (Setup_fdre_C_D)        0.075  5005.378    dispDriver/encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                       5005.379    
                         arrival time                         -24.306    
  -------------------------------------------------------------------
                         slack                               4981.073    

Slack (MET) :             4981.136ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111107]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5000.000ns  (MMCM_pix_clock rise@5000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.738ns  (logic 4.184ns (22.329%)  route 14.554ns (77.671%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT6=4 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 5004.972 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.752     5.424    dispDriver/pixclk
    SLICE_X37Y46         FDRE                                         r  dispDriver/CounterY_reg[-1111111107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.880 r  dispDriver/CounterY_reg[-1111111107]/Q
                         net (fo=3, routed)           1.123     7.003    dispDriver/CounterY_reg[-_n_0_1111111107]
    SLICE_X37Y44         LUT2 (Prop_lut2_I0_O)        0.124     7.127 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     7.127    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.528 r  dispDriver/memory_reg_0_127_0_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.528    dispDriver/memory_reg_0_127_0_0_i_11_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.750 r  dispDriver/memory_reg_0_127_0_0_i_10/O[0]
                         net (fo=1, routed)           1.272     9.022    dispDriver/yoffset[6]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.526     9.548 r  dispDriver/memory_reg_0_127_0_0_i_8/O[1]
                         net (fo=609, routed)         7.036    16.584    mem/disMem/memory_reg_896_1023_9_9/DPRA6
    SLICE_X4Y68          MUXF7 (Prop_muxf7_S_O)       0.471    17.055 r  mem/disMem/memory_reg_896_1023_9_9/F7.DP/O
                         net (fo=1, routed)           0.844    17.898    mem/disMem/memory_reg_896_1023_9_9_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.297    18.195 r  mem/disMem/balance_acc[3]_i_188/O
                         net (fo=1, routed)           0.000    18.195    mem/disMem/balance_acc[3]_i_188_n_0
    SLICE_X5Y62          MUXF7 (Prop_muxf7_I1_O)      0.217    18.412 r  mem/disMem/balance_acc_reg[3]_i_79/O
                         net (fo=1, routed)           0.946    19.358    dispDriver/encode_R/balance_acc_reg[3]_i_16_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I1_O)        0.299    19.657 r  dispDriver/encode_R/balance_acc[3]_i_35/O
                         net (fo=1, routed)           0.000    19.657    dispDriver/encode_R/balance_acc[3]_i_35_n_0
    SLICE_X9Y58          MUXF7 (Prop_muxf7_I1_O)      0.245    19.902 r  dispDriver/encode_R/balance_acc_reg[3]_i_16/O
                         net (fo=1, routed)           0.000    19.902    dispDriver/encode_R/balance_acc_reg[3]_i_16_n_0
    SLICE_X9Y58          MUXF8 (Prop_muxf8_I0_O)      0.104    20.006 r  dispDriver/encode_R/balance_acc_reg[3]_i_7/O
                         net (fo=1, routed)           2.043    22.049    dispDriver/encode_R/balance_acc_reg[3]_i_7_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I1_O)        0.316    22.365 r  dispDriver/encode_R/balance_acc[3]_i_4/O
                         net (fo=1, routed)           0.000    22.365    dispDriver/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X28Y43         MUXF7 (Prop_muxf7_I0_O)      0.209    22.574 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.291    23.864    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X40Y43         LUT6 (Prop_lut6_I0_O)        0.297    24.161 r  dispDriver/encode_R/TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000    24.161    dispDriver/encode_R/TMDS0[9]
    SLICE_X40Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.576  5004.970    dispDriver/encode_R/pixclk
    SLICE_X40Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/C
                         clock pessimism              0.391  5005.361    
                         clock uncertainty           -0.094  5005.267    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)        0.029  5005.296    dispDriver/encode_R/TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                       5005.297    
                         arrival time                         -24.161    
  -------------------------------------------------------------------
                         slack                               4981.136    

Slack (MET) :             4981.146ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111107]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5000.000ns  (MMCM_pix_clock rise@5000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.730ns  (logic 4.184ns (22.339%)  route 14.546ns (77.661%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT6=4 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 5004.972 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.752     5.424    dispDriver/pixclk
    SLICE_X37Y46         FDRE                                         r  dispDriver/CounterY_reg[-1111111107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.880 r  dispDriver/CounterY_reg[-1111111107]/Q
                         net (fo=3, routed)           1.123     7.003    dispDriver/CounterY_reg[-_n_0_1111111107]
    SLICE_X37Y44         LUT2 (Prop_lut2_I0_O)        0.124     7.127 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     7.127    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.528 r  dispDriver/memory_reg_0_127_0_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.528    dispDriver/memory_reg_0_127_0_0_i_11_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.750 r  dispDriver/memory_reg_0_127_0_0_i_10/O[0]
                         net (fo=1, routed)           1.272     9.022    dispDriver/yoffset[6]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.526     9.548 r  dispDriver/memory_reg_0_127_0_0_i_8/O[1]
                         net (fo=609, routed)         7.036    16.584    mem/disMem/memory_reg_896_1023_9_9/DPRA6
    SLICE_X4Y68          MUXF7 (Prop_muxf7_S_O)       0.471    17.055 f  mem/disMem/memory_reg_896_1023_9_9/F7.DP/O
                         net (fo=1, routed)           0.844    17.898    mem/disMem/memory_reg_896_1023_9_9_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.297    18.195 f  mem/disMem/balance_acc[3]_i_188/O
                         net (fo=1, routed)           0.000    18.195    mem/disMem/balance_acc[3]_i_188_n_0
    SLICE_X5Y62          MUXF7 (Prop_muxf7_I1_O)      0.217    18.412 f  mem/disMem/balance_acc_reg[3]_i_79/O
                         net (fo=1, routed)           0.946    19.358    dispDriver/encode_R/balance_acc_reg[3]_i_16_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I1_O)        0.299    19.657 f  dispDriver/encode_R/balance_acc[3]_i_35/O
                         net (fo=1, routed)           0.000    19.657    dispDriver/encode_R/balance_acc[3]_i_35_n_0
    SLICE_X9Y58          MUXF7 (Prop_muxf7_I1_O)      0.245    19.902 f  dispDriver/encode_R/balance_acc_reg[3]_i_16/O
                         net (fo=1, routed)           0.000    19.902    dispDriver/encode_R/balance_acc_reg[3]_i_16_n_0
    SLICE_X9Y58          MUXF8 (Prop_muxf8_I0_O)      0.104    20.006 f  dispDriver/encode_R/balance_acc_reg[3]_i_7/O
                         net (fo=1, routed)           2.043    22.049    dispDriver/encode_R/balance_acc_reg[3]_i_7_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I1_O)        0.316    22.365 f  dispDriver/encode_R/balance_acc[3]_i_4/O
                         net (fo=1, routed)           0.000    22.365    dispDriver/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X28Y43         MUXF7 (Prop_muxf7_I0_O)      0.209    22.574 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.283    23.856    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.297    24.153 r  dispDriver/encode_R/TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000    24.153    dispDriver/encode_R/TMDS0[3]
    SLICE_X41Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.576  5004.970    dispDriver/encode_R/pixclk
    SLICE_X41Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/C
                         clock pessimism              0.391  5005.361    
                         clock uncertainty           -0.094  5005.267    
    SLICE_X41Y43         FDRE (Setup_fdre_C_D)        0.031  5005.298    dispDriver/encode_R/TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                       5005.299    
                         arrival time                         -24.153    
  -------------------------------------------------------------------
                         slack                               4981.146    

Slack (MET) :             4981.294ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111107]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5000.000ns  (MMCM_pix_clock rise@5000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.581ns  (logic 4.184ns (22.517%)  route 14.397ns (77.483%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT6=4 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 5004.972 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.752     5.424    dispDriver/pixclk
    SLICE_X37Y46         FDRE                                         r  dispDriver/CounterY_reg[-1111111107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.880 r  dispDriver/CounterY_reg[-1111111107]/Q
                         net (fo=3, routed)           1.123     7.003    dispDriver/CounterY_reg[-_n_0_1111111107]
    SLICE_X37Y44         LUT2 (Prop_lut2_I0_O)        0.124     7.127 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     7.127    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.528 r  dispDriver/memory_reg_0_127_0_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.528    dispDriver/memory_reg_0_127_0_0_i_11_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.750 r  dispDriver/memory_reg_0_127_0_0_i_10/O[0]
                         net (fo=1, routed)           1.272     9.022    dispDriver/yoffset[6]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.526     9.548 r  dispDriver/memory_reg_0_127_0_0_i_8/O[1]
                         net (fo=609, routed)         7.036    16.584    mem/disMem/memory_reg_896_1023_9_9/DPRA6
    SLICE_X4Y68          MUXF7 (Prop_muxf7_S_O)       0.471    17.055 f  mem/disMem/memory_reg_896_1023_9_9/F7.DP/O
                         net (fo=1, routed)           0.844    17.898    mem/disMem/memory_reg_896_1023_9_9_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.297    18.195 f  mem/disMem/balance_acc[3]_i_188/O
                         net (fo=1, routed)           0.000    18.195    mem/disMem/balance_acc[3]_i_188_n_0
    SLICE_X5Y62          MUXF7 (Prop_muxf7_I1_O)      0.217    18.412 f  mem/disMem/balance_acc_reg[3]_i_79/O
                         net (fo=1, routed)           0.946    19.358    dispDriver/encode_R/balance_acc_reg[3]_i_16_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I1_O)        0.299    19.657 f  dispDriver/encode_R/balance_acc[3]_i_35/O
                         net (fo=1, routed)           0.000    19.657    dispDriver/encode_R/balance_acc[3]_i_35_n_0
    SLICE_X9Y58          MUXF7 (Prop_muxf7_I1_O)      0.245    19.902 f  dispDriver/encode_R/balance_acc_reg[3]_i_16/O
                         net (fo=1, routed)           0.000    19.902    dispDriver/encode_R/balance_acc_reg[3]_i_16_n_0
    SLICE_X9Y58          MUXF8 (Prop_muxf8_I0_O)      0.104    20.006 f  dispDriver/encode_R/balance_acc_reg[3]_i_7/O
                         net (fo=1, routed)           2.043    22.049    dispDriver/encode_R/balance_acc_reg[3]_i_7_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I1_O)        0.316    22.365 f  dispDriver/encode_R/balance_acc[3]_i_4/O
                         net (fo=1, routed)           0.000    22.365    dispDriver/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X28Y43         MUXF7 (Prop_muxf7_I0_O)      0.209    22.574 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.134    23.708    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.297    24.005 r  dispDriver/encode_R/TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000    24.005    dispDriver/encode_R/TMDS0[4]
    SLICE_X41Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.576  5004.970    dispDriver/encode_R/pixclk
    SLICE_X41Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/C
                         clock pessimism              0.391  5005.361    
                         clock uncertainty           -0.094  5005.267    
    SLICE_X41Y43         FDRE (Setup_fdre_C_D)        0.031  5005.298    dispDriver/encode_R/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                       5005.299    
                         arrival time                         -24.005    
  -------------------------------------------------------------------
                         slack                               4981.294    

Slack (MET) :             4981.381ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111107]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5000.000ns  (MMCM_pix_clock rise@5000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.493ns  (logic 4.184ns (22.625%)  route 14.309ns (77.375%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT6=4 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 5004.972 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.752     5.424    dispDriver/pixclk
    SLICE_X37Y46         FDRE                                         r  dispDriver/CounterY_reg[-1111111107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.880 r  dispDriver/CounterY_reg[-1111111107]/Q
                         net (fo=3, routed)           1.123     7.003    dispDriver/CounterY_reg[-_n_0_1111111107]
    SLICE_X37Y44         LUT2 (Prop_lut2_I0_O)        0.124     7.127 r  dispDriver/memory_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.000     7.127    dispDriver/memory_reg_0_127_0_0_i_19_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.528 r  dispDriver/memory_reg_0_127_0_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.528    dispDriver/memory_reg_0_127_0_0_i_11_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.750 r  dispDriver/memory_reg_0_127_0_0_i_10/O[0]
                         net (fo=1, routed)           1.272     9.022    dispDriver/yoffset[6]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.526     9.548 r  dispDriver/memory_reg_0_127_0_0_i_8/O[1]
                         net (fo=609, routed)         7.036    16.584    mem/disMem/memory_reg_896_1023_9_9/DPRA6
    SLICE_X4Y68          MUXF7 (Prop_muxf7_S_O)       0.471    17.055 r  mem/disMem/memory_reg_896_1023_9_9/F7.DP/O
                         net (fo=1, routed)           0.844    17.898    mem/disMem/memory_reg_896_1023_9_9_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.297    18.195 r  mem/disMem/balance_acc[3]_i_188/O
                         net (fo=1, routed)           0.000    18.195    mem/disMem/balance_acc[3]_i_188_n_0
    SLICE_X5Y62          MUXF7 (Prop_muxf7_I1_O)      0.217    18.412 r  mem/disMem/balance_acc_reg[3]_i_79/O
                         net (fo=1, routed)           0.946    19.358    dispDriver/encode_R/balance_acc_reg[3]_i_16_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I1_O)        0.299    19.657 r  dispDriver/encode_R/balance_acc[3]_i_35/O
                         net (fo=1, routed)           0.000    19.657    dispDriver/encode_R/balance_acc[3]_i_35_n_0
    SLICE_X9Y58          MUXF7 (Prop_muxf7_I1_O)      0.245    19.902 r  dispDriver/encode_R/balance_acc_reg[3]_i_16/O
                         net (fo=1, routed)           0.000    19.902    dispDriver/encode_R/balance_acc_reg[3]_i_16_n_0
    SLICE_X9Y58          MUXF8 (Prop_muxf8_I0_O)      0.104    20.006 r  dispDriver/encode_R/balance_acc_reg[3]_i_7/O
                         net (fo=1, routed)           2.043    22.049    dispDriver/encode_R/balance_acc_reg[3]_i_7_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I1_O)        0.316    22.365 r  dispDriver/encode_R/balance_acc[3]_i_4/O
                         net (fo=1, routed)           0.000    22.365    dispDriver/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X28Y43         MUXF7 (Prop_muxf7_I0_O)      0.209    22.574 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.046    23.619    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.297    23.916 r  dispDriver/encode_R/TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000    23.916    dispDriver/encode_R/TMDS0[2]
    SLICE_X41Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.576  5004.970    dispDriver/encode_R/pixclk
    SLICE_X41Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/C
                         clock pessimism              0.391  5005.361    
                         clock uncertainty           -0.094  5005.267    
    SLICE_X41Y43         FDRE (Setup_fdre_C_D)        0.029  5005.296    dispDriver/encode_R/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                       5005.297    
                         arrival time                         -23.916    
  -------------------------------------------------------------------
                         slack                               4981.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/CounterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.159%)  route 0.164ns (46.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.563     1.477    dispDriver/pixclk
    SLICE_X26Y43         FDRE                                         r  dispDriver/CounterX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  dispDriver/CounterX_reg[1]/Q
                         net (fo=23, routed)          0.164     1.782    dispDriver/CounterX[1]
    SLICE_X28Y43         LUT6 (Prop_lut6_I3_O)        0.045     1.827 r  dispDriver/CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000     1.827    dispDriver/CounterX[5]_i_1_n_0
    SLICE_X28Y43         FDRE                                         r  dispDriver/CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.831     1.992    dispDriver/pixclk
    SLICE_X28Y43         FDRE                                         r  dispDriver/CounterX_reg[5]/C
                         clock pessimism             -0.480     1.512    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.121     1.633    dispDriver/CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 dispDriver/DrawArea_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/encode_B/TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.611%)  route 0.110ns (34.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.590     1.504    dispDriver/pixclk
    SLICE_X38Y44         FDRE                                         r  dispDriver/DrawArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164     1.668 f  dispDriver/DrawArea_reg/Q
                         net (fo=19, routed)          0.110     1.778    dispDriver/encode_B/DrawArea
    SLICE_X39Y44         LUT2 (Prop_lut2_I1_O)        0.045     1.823 r  dispDriver/encode_B/TMDS[0]_i_1/O
                         net (fo=1, routed)           0.000     1.823    dispDriver/encode_B/TMDS[0]_i_1_n_0
    SLICE_X39Y44         FDRE                                         r  dispDriver/encode_B/TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.859     2.020    dispDriver/encode_B/pixclk
    SLICE_X39Y44         FDRE                                         r  dispDriver/encode_B/TMDS_reg[0]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.092     1.609    dispDriver/encode_B/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/CounterX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.366%)  route 0.138ns (42.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.590     1.504    dispDriver/pixclk
    SLICE_X36Y44         FDRE                                         r  dispDriver/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/CounterX_reg[8]/Q
                         net (fo=6, routed)           0.138     1.783    dispDriver/CounterX[8]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.045     1.828 r  dispDriver/CounterX[9]_i_2/O
                         net (fo=1, routed)           0.000     1.828    dispDriver/data0[9]
    SLICE_X37Y43         FDRE                                         r  dispDriver/CounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.859     2.020    dispDriver/pixclk
    SLICE_X37Y43         FDRE                                         r  dispDriver/CounterX_reg[9]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.091     1.611    dispDriver/CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.508%)  route 0.168ns (47.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.590     1.504    dispDriver/pixclk
    SLICE_X36Y44         FDRE                                         r  dispDriver/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  dispDriver/CounterX_reg[8]/Q
                         net (fo=6, routed)           0.168     1.813    dispDriver/CounterX[8]
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.858 r  dispDriver/hSync_i_1/O
                         net (fo=1, routed)           0.000     1.858    dispDriver/hSync0
    SLICE_X38Y44         FDRE                                         r  dispDriver/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.859     2.020    dispDriver/pixclk
    SLICE_X38Y44         FDRE                                         r  dispDriver/hSync_reg/C
                         clock pessimism             -0.500     1.520    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.121     1.641    dispDriver/hSync_reg
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/balance_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.176%)  route 0.164ns (46.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.590     1.504    dispDriver/encode_R/pixclk
    SLICE_X39Y43         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  dispDriver/encode_R/balance_acc_reg[1]/Q
                         net (fo=10, routed)          0.164     1.809    dispDriver/encode_R/balance_acc[1]
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.045     1.854 r  dispDriver/encode_R/TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.854    dispDriver/encode_R/TMDS0[2]
    SLICE_X41Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.861     2.022    dispDriver/encode_R/pixclk
    SLICE_X41Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.091     1.633    dispDriver/encode_R/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/DrawArea_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.369%)  route 0.176ns (48.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.590     1.504    dispDriver/pixclk
    SLICE_X37Y43         FDRE                                         r  dispDriver/CounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  dispDriver/CounterX_reg[9]/Q
                         net (fo=5, routed)           0.176     1.821    dispDriver/CounterX[9]
    SLICE_X38Y44         LUT5 (Prop_lut5_I1_O)        0.045     1.866 r  dispDriver/DrawArea_i_1/O
                         net (fo=1, routed)           0.000     1.866    dispDriver/DrawArea0
    SLICE_X38Y44         FDRE                                         r  dispDriver/DrawArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.859     2.020    dispDriver/pixclk
    SLICE_X38Y44         FDRE                                         r  dispDriver/DrawArea_reg/C
                         clock pessimism             -0.500     1.520    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.121     1.641    dispDriver/DrawArea_reg
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.562%)  route 0.175ns (48.438%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.590     1.504    dispDriver/encode_R/pixclk
    SLICE_X39Y43         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  dispDriver/encode_R/balance_acc_reg[0]/Q
                         net (fo=10, routed)          0.175     1.820    dispDriver/encode_R/balance_acc[0]
    SLICE_X41Y43         LUT6 (Prop_lut6_I3_O)        0.045     1.865 r  dispDriver/encode_R/TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.865    dispDriver/encode_R/TMDS[5]_i_1__0_n_0
    SLICE_X41Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.861     2.022    dispDriver/encode_R/pixclk
    SLICE_X41Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.092     1.634    dispDriver/encode_R/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 dispDriver/CounterY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.385%)  route 0.162ns (46.615%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.590     1.504    dispDriver/pixclk
    SLICE_X39Y46         FDRE                                         r  dispDriver/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  dispDriver/CounterY_reg[4]/Q
                         net (fo=8, routed)           0.162     1.808    dispDriver/CounterY_reg_n_0_[4]
    SLICE_X39Y45         LUT6 (Prop_lut6_I5_O)        0.045     1.853 r  dispDriver/vSync_i_1/O
                         net (fo=1, routed)           0.000     1.853    dispDriver/vSync0
    SLICE_X39Y45         FDRE                                         r  dispDriver/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.859     2.020    dispDriver/pixclk
    SLICE_X39Y45         FDRE                                         r  dispDriver/vSync_reg/C
                         clock pessimism             -0.500     1.520    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.092     1.612    dispDriver/vSync_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 dispDriver/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/encode_B/TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.741%)  route 0.159ns (43.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.590     1.504    dispDriver/pixclk
    SLICE_X38Y44         FDRE                                         r  dispDriver/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  dispDriver/hSync_reg/Q
                         net (fo=7, routed)           0.159     1.828    dispDriver/encode_B/CD[0]
    SLICE_X39Y44         LUT3 (Prop_lut3_I2_O)        0.045     1.873 r  dispDriver/encode_B/TMDS[9]_i_1/O
                         net (fo=1, routed)           0.000     1.873    dispDriver/encode_B/TMDS[9]_i_1_n_0
    SLICE_X39Y44         FDRE                                         r  dispDriver/encode_B/TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.859     2.020    dispDriver/encode_B/pixclk
    SLICE_X39Y44         FDRE                                         r  dispDriver/encode_B/TMDS_reg[9]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.107     1.624    dispDriver/encode_B/TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.590     1.504    dispDriver/encode_R/pixclk
    SLICE_X39Y43         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  dispDriver/encode_R/balance_acc_reg[0]/Q
                         net (fo=10, routed)          0.179     1.825    dispDriver/encode_R/balance_acc[0]
    SLICE_X39Y43         LUT5 (Prop_lut5_I3_O)        0.042     1.867 r  dispDriver/encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000     1.867    dispDriver/encode_R/balance_acc[3]_i_2_n_0
    SLICE_X39Y43         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.859     2.020    dispDriver/encode_R/pixclk
    SLICE_X39Y43         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[3]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.107     1.611    dispDriver/encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM_pix_clock
Waveform(ns):       { 0.000 2500.000 }
Period(ns):         5000.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5000.000    4997.845   BUFGCTRL_X0Y0    dispDriver/BUFG_pixclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5000.000    4998.751   MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5000.000    4999.000   SLICE_X38Y44     dispDriver/CounterX_reg[-1111111108]/C
Min Period        n/a     FDRE/C              n/a            1.000         5000.000    4999.000   SLICE_X38Y44     dispDriver/CounterX_reg[-1111111109]/C
Min Period        n/a     FDRE/C              n/a            1.000         5000.000    4999.000   SLICE_X37Y44     dispDriver/CounterX_reg[-1111111110]/C
Min Period        n/a     FDRE/C              n/a            1.000         5000.000    4999.000   SLICE_X17Y41     dispDriver/CounterX_reg[-1111111111]/C
Min Period        n/a     FDRE/C              n/a            1.000         5000.000    4999.000   SLICE_X22Y32     dispDriver/CounterX_reg[-1111111111]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         5000.000    4999.000   SLICE_X35Y29     dispDriver/CounterX_reg[-1111111111]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         5000.000    4999.000   SLICE_X32Y42     dispDriver/CounterX_reg[-1111111111]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         5000.000    4999.000   SLICE_X11Y47     dispDriver/CounterX_reg[-1111111111]_rep__10/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5000.000    -4786.640  MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X38Y44     dispDriver/CounterX_reg[-1111111108]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X38Y44     dispDriver/CounterX_reg[-1111111108]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X38Y44     dispDriver/CounterX_reg[-1111111109]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X38Y44     dispDriver/CounterX_reg[-1111111109]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X37Y44     dispDriver/CounterX_reg[-1111111110]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X37Y44     dispDriver/CounterX_reg[-1111111110]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X17Y41     dispDriver/CounterX_reg[-1111111111]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X17Y41     dispDriver/CounterX_reg[-1111111111]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X22Y32     dispDriver/CounterX_reg[-1111111111]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X22Y32     dispDriver/CounterX_reg[-1111111111]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X38Y44     dispDriver/CounterX_reg[-1111111108]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X38Y44     dispDriver/CounterX_reg[-1111111108]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X38Y44     dispDriver/CounterX_reg[-1111111109]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X38Y44     dispDriver/CounterX_reg[-1111111109]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X37Y44     dispDriver/CounterX_reg[-1111111110]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X37Y44     dispDriver/CounterX_reg[-1111111110]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X17Y41     dispDriver/CounterX_reg[-1111111111]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X17Y41     dispDriver/CounterX_reg[-1111111111]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X22Y32     dispDriver/CounterX_reg[-1111111111]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X22Y32     dispDriver/CounterX_reg[-1111111111]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_in
  To Clock:  clkfb_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            2  Failing Endpoints,  Worst Slack     -900.000ns,  Total Violation    -1686.640ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_in
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y3    dispDriver/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         1000.000    998.751    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         1000.000    998.751    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       1000.000    -900.000   MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       1000.000    -786.640   MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack      496.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             496.771ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.580ns (21.503%)  route 2.117ns (78.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 504.971 - 500.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.752     5.424    dispDriver/encode_B/pixclk
    SLICE_X39Y44         FDRE                                         r  dispDriver/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456     5.880 r  dispDriver/encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           2.117     7.997    dispDriver/encode_B/TMDS_reg_n_0_[2]
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.121 r  dispDriver/encode_B/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     8.121    dispDriver/encode_B_n_1
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576   504.971    dispDriver/clk_TMDS
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.106   505.077    
                         clock uncertainty           -0.214   504.863    
    SLICE_X40Y45         FDRE (Setup_fdre_C_D)        0.029   504.892    dispDriver/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                        504.892    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                496.771    

Slack (MET) :             497.005ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 0.606ns (24.150%)  route 1.903ns (75.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 504.971 - 500.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.752     5.424    dispDriver/encode_B/pixclk
    SLICE_X39Y44         FDRE                                         r  dispDriver/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456     5.880 r  dispDriver/encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.903     7.783    dispDriver/encode_B/TMDS_reg_n_0_[2]
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.150     7.933 r  dispDriver/encode_B/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     7.933    dispDriver/encode_B_n_7
    SLICE_X40Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576   504.971    dispDriver/clk_TMDS
    SLICE_X40Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.106   505.077    
                         clock uncertainty           -0.214   504.863    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)        0.075   504.938    dispDriver/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                        504.938    
                         arrival time                          -7.933    
  -------------------------------------------------------------------
                         slack                                497.005    

Slack (MET) :             497.020ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.715ns (29.180%)  route 1.735ns (70.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 504.971 - 500.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.752     5.424    dispDriver/encode_G/pixclk
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.419     5.843 r  dispDriver/encode_G/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.735     7.578    dispDriver/encode_G/TMDS_reg_n_0_[5]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.296     7.874 r  dispDriver/encode_G/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     7.874    dispDriver/encode_G_n_3
    SLICE_X41Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576   504.971    dispDriver/clk_TMDS
    SLICE_X41Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.106   505.077    
                         clock uncertainty           -0.214   504.863    
    SLICE_X41Y45         FDRE (Setup_fdre_C_D)        0.031   504.894    dispDriver/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                        504.894    
                         arrival time                          -7.874    
  -------------------------------------------------------------------
                         slack                                497.020    

Slack (MET) :             497.126ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.715ns (30.489%)  route 1.630ns (69.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 504.971 - 500.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.752     5.424    dispDriver/encode_B/pixclk
    SLICE_X39Y44         FDRE                                         r  dispDriver/encode_B/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.419     5.843 r  dispDriver/encode_B/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.630     7.473    dispDriver/encode_B/TMDS_reg_n_0_[6]
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.296     7.769 r  dispDriver/encode_B/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     7.769    dispDriver/encode_B_n_3
    SLICE_X40Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576   504.971    dispDriver/clk_TMDS
    SLICE_X40Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.106   505.077    
                         clock uncertainty           -0.214   504.863    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)        0.032   504.895    dispDriver/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                        504.895    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                497.126    

Slack (MET) :             497.166ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.718ns (31.181%)  route 1.585ns (68.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 504.971 - 500.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.752     5.424    dispDriver/encode_G/pixclk
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.419     5.843 r  dispDriver/encode_G/TMDS_reg[4]/Q
                         net (fo=3, routed)           1.585     7.427    dispDriver/encode_G/TMDS_reg_n_0_[4]
    SLICE_X41Y45         LUT2 (Prop_lut2_I1_O)        0.299     7.726 r  dispDriver/encode_G/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     7.726    dispDriver/encode_G_n_0
    SLICE_X41Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576   504.971    dispDriver/clk_TMDS
    SLICE_X41Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[9]/C
                         clock pessimism              0.106   505.077    
                         clock uncertainty           -0.214   504.863    
    SLICE_X41Y45         FDRE (Setup_fdre_C_D)        0.029   504.892    dispDriver/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                        504.892    
                         arrival time                          -7.726    
  -------------------------------------------------------------------
                         slack                                497.166    

Slack (MET) :             497.182ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.580ns (25.369%)  route 1.706ns (74.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 504.971 - 500.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.752     5.424    dispDriver/encode_B/pixclk
    SLICE_X39Y44         FDRE                                         r  dispDriver/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456     5.880 r  dispDriver/encode_B/TMDS_reg[0]/Q
                         net (fo=2, routed)           1.706     7.586    dispDriver/encode_B/TMDS_reg_n_0_[0]
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.124     7.710 r  dispDriver/encode_B/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     7.710    dispDriver/encode_B_n_9
    SLICE_X40Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576   504.971    dispDriver/clk_TMDS
    SLICE_X40Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.106   505.077    
                         clock uncertainty           -0.214   504.863    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)        0.029   504.892    dispDriver/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                        504.892    
                         arrival time                          -7.710    
  -------------------------------------------------------------------
                         slack                                497.182    

Slack (MET) :             497.200ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.608ns (26.272%)  route 1.706ns (73.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 504.971 - 500.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.752     5.424    dispDriver/encode_B/pixclk
    SLICE_X39Y44         FDRE                                         r  dispDriver/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456     5.880 r  dispDriver/encode_B/TMDS_reg[0]/Q
                         net (fo=2, routed)           1.706     7.586    dispDriver/encode_B/TMDS_reg_n_0_[0]
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.152     7.738 r  dispDriver/encode_B/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     7.738    dispDriver/encode_B_n_4
    SLICE_X40Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576   504.971    dispDriver/clk_TMDS
    SLICE_X40Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.106   505.077    
                         clock uncertainty           -0.214   504.863    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)        0.075   504.938    dispDriver/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                        504.938    
                         arrival time                          -7.738    
  -------------------------------------------------------------------
                         slack                                497.200    

Slack (MET) :             497.249ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.580ns (26.127%)  route 1.640ns (73.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 504.971 - 500.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.754     5.426    dispDriver/encode_R/pixclk
    SLICE_X40Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  dispDriver/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.640     7.522    dispDriver/encode_R/TMDS[9]
    SLICE_X41Y44         LUT2 (Prop_lut2_I1_O)        0.124     7.646 r  dispDriver/encode_R/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     7.646    dispDriver/encode_R_n_4
    SLICE_X41Y44         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576   504.971    dispDriver/clk_TMDS
    SLICE_X41Y44         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.106   505.077    
                         clock uncertainty           -0.214   504.863    
    SLICE_X41Y44         FDRE (Setup_fdre_C_D)        0.032   504.895    dispDriver/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                        504.895    
                         arrival time                          -7.646    
  -------------------------------------------------------------------
                         slack                                497.249    

Slack (MET) :             497.281ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.743ns (33.267%)  route 1.490ns (66.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 504.971 - 500.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.752     5.424    dispDriver/encode_B/pixclk
    SLICE_X39Y44         FDRE                                         r  dispDriver/encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.419     5.843 r  dispDriver/encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.490     7.333    dispDriver/encode_B/TMDS_reg_n_0_[7]
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.324     7.657 r  dispDriver/encode_B/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     7.657    dispDriver/encode_B_n_2
    SLICE_X40Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576   504.971    dispDriver/clk_TMDS
    SLICE_X40Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.106   505.077    
                         clock uncertainty           -0.214   504.863    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)        0.075   504.938    dispDriver/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                        504.938    
                         arrival time                          -7.657    
  -------------------------------------------------------------------
                         slack                                497.281    

Slack (MET) :             497.287ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.610ns (27.382%)  route 1.618ns (72.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 504.971 - 500.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.752     5.424    dispDriver/encode_G/pixclk
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     5.880 r  dispDriver/encode_G/TMDS_reg[3]/Q
                         net (fo=2, routed)           1.618     7.498    dispDriver/encode_G/TMDS_reg_n_0_[3]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.154     7.652 r  dispDriver/encode_G/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     7.652    dispDriver/encode_G_n_1
    SLICE_X41Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576   504.971    dispDriver/clk_TMDS
    SLICE_X41Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.106   505.077    
                         clock uncertainty           -0.214   504.863    
    SLICE_X41Y45         FDRE (Setup_fdre_C_D)        0.075   504.938    dispDriver/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                        504.938    
                         arrival time                          -7.652    
  -------------------------------------------------------------------
                         slack                                497.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.184ns (23.736%)  route 0.591ns (76.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.590     1.504    dispDriver/encode_G/pixclk
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/encode_G/TMDS_reg[0]/Q
                         net (fo=2, routed)           0.591     2.236    dispDriver/encode_G/TMDS_reg_n_0_[0]
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.043     2.279 r  dispDriver/encode_G/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     2.279    dispDriver/encode_G_n_7
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/C
                         clock pessimism             -0.198     1.825    
                         clock uncertainty            0.214     2.039    
    SLICE_X40Y45         FDRE (Hold_fdre_C_D)         0.107     2.146    dispDriver/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.932%)  route 0.591ns (76.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.590     1.504    dispDriver/encode_G/pixclk
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/encode_G/TMDS_reg[0]/Q
                         net (fo=2, routed)           0.591     2.236    dispDriver/encode_G/TMDS_reg_n_0_[0]
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.045     2.281 r  dispDriver/encode_G/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     2.281    dispDriver/encode_G_n_8
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
                         clock pessimism             -0.198     1.825    
                         clock uncertainty            0.214     2.039    
    SLICE_X40Y45         FDRE (Hold_fdre_C_D)         0.092     2.131    dispDriver/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.183ns (22.662%)  route 0.625ns (77.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.592     1.506    dispDriver/encode_R/pixclk
    SLICE_X41Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  dispDriver/encode_R/TMDS_reg[5]/Q
                         net (fo=2, routed)           0.625     2.272    dispDriver/encode_R/TMDS[5]
    SLICE_X41Y44         LUT3 (Prop_lut3_I0_O)        0.042     2.314 r  dispDriver/encode_R/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     2.314    dispDriver/encode_R_n_6
    SLICE_X41Y44         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X41Y44         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/C
                         clock pessimism             -0.198     1.825    
                         clock uncertainty            0.214     2.039    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.107     2.146    dispDriver/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.931%)  route 0.625ns (77.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.590     1.504    dispDriver/encode_G/pixclk
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/encode_G/TMDS_reg[3]/Q
                         net (fo=2, routed)           0.625     2.270    dispDriver/encode_G/TMDS_reg_n_0_[3]
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.045     2.315 r  dispDriver/encode_G/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     2.315    dispDriver/encode_G_n_5
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/C
                         clock pessimism             -0.198     1.825    
                         clock uncertainty            0.214     2.039    
    SLICE_X40Y45         FDRE (Hold_fdre_C_D)         0.107     2.146    dispDriver/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.227ns (27.727%)  route 0.592ns (72.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.590     1.504    dispDriver/encode_G/pixclk
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  dispDriver/encode_G/TMDS_reg[4]/Q
                         net (fo=3, routed)           0.592     2.224    dispDriver/encode_G/TMDS_reg_n_0_[4]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.099     2.323 r  dispDriver/encode_G/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     2.323    dispDriver/encode_G_n_2
    SLICE_X41Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X41Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/C
                         clock pessimism             -0.198     1.825    
                         clock uncertainty            0.214     2.039    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.107     2.146    dispDriver/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.113%)  route 0.619ns (76.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.590     1.504    dispDriver/encode_B/pixclk
    SLICE_X39Y44         FDRE                                         r  dispDriver/encode_B/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/encode_B/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.619     2.264    dispDriver/encode_B/TMDS_reg_n_0_[1]
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.045     2.309 r  dispDriver/encode_B/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     2.309    dispDriver/encode_B_n_8
    SLICE_X40Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X40Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[1]/C
                         clock pessimism             -0.198     1.825    
                         clock uncertainty            0.214     2.039    
    SLICE_X40Y44         FDRE (Hold_fdre_C_D)         0.092     2.131    dispDriver/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.948%)  route 0.625ns (77.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.592     1.506    dispDriver/encode_R/pixclk
    SLICE_X41Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  dispDriver/encode_R/TMDS_reg[5]/Q
                         net (fo=2, routed)           0.625     2.272    dispDriver/encode_R/TMDS[5]
    SLICE_X41Y44         LUT3 (Prop_lut3_I0_O)        0.045     2.317 r  dispDriver/encode_R/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     2.317    dispDriver/encode_R_n_8
    SLICE_X41Y44         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X41Y44         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/C
                         clock pessimism             -0.198     1.825    
                         clock uncertainty            0.214     2.039    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.092     2.131    dispDriver/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.938%)  route 0.625ns (77.062%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.592     1.506    dispDriver/encode_R/pixclk
    SLICE_X40Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  dispDriver/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.625     2.272    dispDriver/encode_R/TMDS[9]
    SLICE_X41Y44         LUT2 (Prop_lut2_I1_O)        0.045     2.317 r  dispDriver/encode_R/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     2.317    dispDriver/encode_R_n_4
    SLICE_X41Y44         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X41Y44         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/C
                         clock pessimism             -0.198     1.825    
                         clock uncertainty            0.214     2.039    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.092     2.131    dispDriver/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.227ns (27.727%)  route 0.592ns (72.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.590     1.504    dispDriver/encode_G/pixclk
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  dispDriver/encode_G/TMDS_reg[4]/Q
                         net (fo=3, routed)           0.592     2.224    dispDriver/encode_G/TMDS_reg_n_0_[4]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.099     2.323 r  dispDriver/encode_G/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     2.323    dispDriver/encode_G_n_4
    SLICE_X41Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X41Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/C
                         clock pessimism             -0.198     1.825    
                         clock uncertainty            0.214     2.039    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.092     2.131    dispDriver/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.227ns (26.768%)  route 0.621ns (73.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.590     1.504    dispDriver/encode_B/pixclk
    SLICE_X39Y44         FDRE                                         r  dispDriver/encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  dispDriver/encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.621     2.253    dispDriver/encode_B/TMDS_reg_n_0_[9]
    SLICE_X40Y45         LUT2 (Prop_lut2_I1_O)        0.099     2.352 r  dispDriver/encode_B/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     2.352    dispDriver/encode_B_n_0
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[9]/C
                         clock pessimism             -0.198     1.825    
                         clock uncertainty            0.214     2.039    
    SLICE_X40Y45         FDRE (Hold_fdre_C_D)         0.107     2.146    dispDriver/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.206    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  MMCM_pix_clock

Setup :            0  Failing Endpoints,  Worst Slack      989.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.570ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             989.860ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_896_1023_17_17/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MMCM_pix_clock rise@5000.000ns - clk_pin rise@4000.000ns)
  Data Path Delay:        9.871ns  (logic 3.515ns (35.608%)  route 6.356ns (64.392%))
  Logic Levels:           9  (LUT6=4 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 5004.972 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.341ns = ( 4005.341 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 4000.000  4000.000 r  
    K17                                               0.000  4000.000 r  clk (IN)
                         net (fo=0)                   0.000  4000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  4001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  4003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  4003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.672  4005.341    mem/disMem/memory_reg_896_1023_17_17/WCLK
    SLICE_X12Y19         RAMD64E                                      r  mem/disMem/memory_reg_896_1023_17_17/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  4006.658 f  mem/disMem/memory_reg_896_1023_17_17/DP.LOW/O
                         net (fo=1, routed)           0.000  4006.658    mem/disMem/memory_reg_896_1023_17_17/DPO0
    SLICE_X12Y19         MUXF7 (Prop_muxf7_I0_O)      0.209  4006.867 f  mem/disMem/memory_reg_896_1023_17_17/F7.DP/O
                         net (fo=1, routed)           1.434  4008.301    mem/disMem/memory_reg_896_1023_17_17_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.297  4008.598 f  mem/disMem/balance_acc[3]_i_308/O
                         net (fo=1, routed)           0.000  4008.598    mem/disMem/balance_acc[3]_i_308_n_0
    SLICE_X13Y25         MUXF7 (Prop_muxf7_I1_O)      0.217  4008.815 f  mem/disMem/balance_acc_reg[3]_i_151/O
                         net (fo=1, routed)           1.571  4010.386    dispDriver/encode_R/balance_acc_reg[3]_i_28_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I1_O)        0.299  4010.685 f  dispDriver/encode_R/balance_acc[3]_i_59/O
                         net (fo=1, routed)           0.000  4010.685    dispDriver/encode_R/balance_acc[3]_i_59_n_0
    SLICE_X13Y33         MUXF7 (Prop_muxf7_I1_O)      0.245  4010.930 f  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000  4010.930    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X13Y33         MUXF8 (Prop_muxf8_I0_O)      0.104  4011.034 f  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           1.509  4012.543    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.316  4012.859 f  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  4012.859    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X28Y43         MUXF7 (Prop_muxf7_I1_O)      0.214  4013.073 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.842  4014.915    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X40Y43         LUT6 (Prop_lut6_I0_O)        0.297  4015.212 r  dispDriver/encode_R/TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000  4015.212    dispDriver/encode_R/TMDS0[0]
    SLICE_X40Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.576  5004.970    dispDriver/encode_R/pixclk
    SLICE_X40Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/C
                         clock pessimism              0.277  5005.247    
                         clock uncertainty           -0.207  5005.041    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)        0.031  5005.071    dispDriver/encode_R/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                       5005.073    
                         arrival time                       -4015.212    
  -------------------------------------------------------------------
                         slack                                989.860    

Slack (MET) :             990.281ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_896_1023_17_17/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_B/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MMCM_pix_clock rise@5000.000ns - clk_pin rise@4000.000ns)
  Data Path Delay:        9.448ns  (logic 3.515ns (37.205%)  route 5.933ns (62.795%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 5004.971 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.341ns = ( 4005.341 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 4000.000  4000.000 r  
    K17                                               0.000  4000.000 r  clk (IN)
                         net (fo=0)                   0.000  4000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  4001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  4003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  4003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.672  4005.341    mem/disMem/memory_reg_896_1023_17_17/WCLK
    SLICE_X12Y19         RAMD64E                                      r  mem/disMem/memory_reg_896_1023_17_17/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  4006.658 f  mem/disMem/memory_reg_896_1023_17_17/DP.LOW/O
                         net (fo=1, routed)           0.000  4006.658    mem/disMem/memory_reg_896_1023_17_17/DPO0
    SLICE_X12Y19         MUXF7 (Prop_muxf7_I0_O)      0.209  4006.867 f  mem/disMem/memory_reg_896_1023_17_17/F7.DP/O
                         net (fo=1, routed)           1.434  4008.301    mem/disMem/memory_reg_896_1023_17_17_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.297  4008.598 f  mem/disMem/balance_acc[3]_i_308/O
                         net (fo=1, routed)           0.000  4008.598    mem/disMem/balance_acc[3]_i_308_n_0
    SLICE_X13Y25         MUXF7 (Prop_muxf7_I1_O)      0.217  4008.815 f  mem/disMem/balance_acc_reg[3]_i_151/O
                         net (fo=1, routed)           1.571  4010.386    dispDriver/encode_R/balance_acc_reg[3]_i_28_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I1_O)        0.299  4010.685 f  dispDriver/encode_R/balance_acc[3]_i_59/O
                         net (fo=1, routed)           0.000  4010.685    dispDriver/encode_R/balance_acc[3]_i_59_n_0
    SLICE_X13Y33         MUXF7 (Prop_muxf7_I1_O)      0.245  4010.930 f  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000  4010.930    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X13Y33         MUXF8 (Prop_muxf8_I0_O)      0.104  4011.034 f  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           1.509  4012.543    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.316  4012.859 f  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  4012.859    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X28Y43         MUXF7 (Prop_muxf7_I1_O)      0.214  4013.073 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.418  4014.492    dispDriver/encode_B/TMDS_reg[1]_0
    SLICE_X39Y44         LUT3 (Prop_lut3_I1_O)        0.297  4014.789 r  dispDriver/encode_B/TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000  4014.789    dispDriver/encode_B/TMDS[1]_i_1_n_0
    SLICE_X39Y44         FDRE                                         r  dispDriver/encode_B/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.575  5004.969    dispDriver/encode_B/pixclk
    SLICE_X39Y44         FDRE                                         r  dispDriver/encode_B/TMDS_reg[1]/C
                         clock pessimism              0.277  5005.246    
                         clock uncertainty           -0.207  5005.040    
    SLICE_X39Y44         FDRE (Setup_fdre_C_D)        0.029  5005.068    dispDriver/encode_B/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                       5005.069    
                         arrival time                       -4014.788    
  -------------------------------------------------------------------
                         slack                                990.281    

Slack (MET) :             990.294ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_896_1023_17_17/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_G/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MMCM_pix_clock rise@5000.000ns - clk_pin rise@4000.000ns)
  Data Path Delay:        9.437ns  (logic 3.515ns (37.247%)  route 5.922ns (62.753%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 5004.971 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.341ns = ( 4005.341 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 4000.000  4000.000 r  
    K17                                               0.000  4000.000 r  clk (IN)
                         net (fo=0)                   0.000  4000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  4001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  4003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  4003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.672  4005.341    mem/disMem/memory_reg_896_1023_17_17/WCLK
    SLICE_X12Y19         RAMD64E                                      r  mem/disMem/memory_reg_896_1023_17_17/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  4006.658 r  mem/disMem/memory_reg_896_1023_17_17/DP.LOW/O
                         net (fo=1, routed)           0.000  4006.658    mem/disMem/memory_reg_896_1023_17_17/DPO0
    SLICE_X12Y19         MUXF7 (Prop_muxf7_I0_O)      0.209  4006.867 r  mem/disMem/memory_reg_896_1023_17_17/F7.DP/O
                         net (fo=1, routed)           1.434  4008.301    mem/disMem/memory_reg_896_1023_17_17_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.297  4008.598 r  mem/disMem/balance_acc[3]_i_308/O
                         net (fo=1, routed)           0.000  4008.598    mem/disMem/balance_acc[3]_i_308_n_0
    SLICE_X13Y25         MUXF7 (Prop_muxf7_I1_O)      0.217  4008.815 r  mem/disMem/balance_acc_reg[3]_i_151/O
                         net (fo=1, routed)           1.571  4010.386    dispDriver/encode_R/balance_acc_reg[3]_i_28_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I1_O)        0.299  4010.685 r  dispDriver/encode_R/balance_acc[3]_i_59/O
                         net (fo=1, routed)           0.000  4010.685    dispDriver/encode_R/balance_acc[3]_i_59_n_0
    SLICE_X13Y33         MUXF7 (Prop_muxf7_I1_O)      0.245  4010.930 r  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000  4010.930    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X13Y33         MUXF8 (Prop_muxf8_I0_O)      0.104  4011.034 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           1.509  4012.543    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.316  4012.859 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  4012.859    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X28Y43         MUXF7 (Prop_muxf7_I1_O)      0.214  4013.073 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.407  4014.481    dispDriver/encode_G/TMDS_reg[5]_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I1_O)        0.297  4014.778 r  dispDriver/encode_G/TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000  4014.778    dispDriver/encode_G/TMDS[2]_i_1__1_n_0
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.575  5004.969    dispDriver/encode_G/pixclk
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/TMDS_reg[2]/C
                         clock pessimism              0.277  5005.246    
                         clock uncertainty           -0.207  5005.040    
    SLICE_X39Y45         FDRE (Setup_fdre_C_D)        0.031  5005.070    dispDriver/encode_G/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                       5005.072    
                         arrival time                       -4014.778    
  -------------------------------------------------------------------
                         slack                                990.294    

Slack (MET) :             990.299ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_896_1023_17_17/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_B/TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MMCM_pix_clock rise@5000.000ns - clk_pin rise@4000.000ns)
  Data Path Delay:        9.476ns  (logic 3.543ns (37.391%)  route 5.933ns (62.609%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 5004.971 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.341ns = ( 4005.341 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 4000.000  4000.000 r  
    K17                                               0.000  4000.000 r  clk (IN)
                         net (fo=0)                   0.000  4000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  4001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  4003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  4003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.672  4005.341    mem/disMem/memory_reg_896_1023_17_17/WCLK
    SLICE_X12Y19         RAMD64E                                      r  mem/disMem/memory_reg_896_1023_17_17/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  4006.658 r  mem/disMem/memory_reg_896_1023_17_17/DP.LOW/O
                         net (fo=1, routed)           0.000  4006.658    mem/disMem/memory_reg_896_1023_17_17/DPO0
    SLICE_X12Y19         MUXF7 (Prop_muxf7_I0_O)      0.209  4006.867 r  mem/disMem/memory_reg_896_1023_17_17/F7.DP/O
                         net (fo=1, routed)           1.434  4008.301    mem/disMem/memory_reg_896_1023_17_17_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.297  4008.598 r  mem/disMem/balance_acc[3]_i_308/O
                         net (fo=1, routed)           0.000  4008.598    mem/disMem/balance_acc[3]_i_308_n_0
    SLICE_X13Y25         MUXF7 (Prop_muxf7_I1_O)      0.217  4008.815 r  mem/disMem/balance_acc_reg[3]_i_151/O
                         net (fo=1, routed)           1.571  4010.386    dispDriver/encode_R/balance_acc_reg[3]_i_28_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I1_O)        0.299  4010.685 r  dispDriver/encode_R/balance_acc[3]_i_59/O
                         net (fo=1, routed)           0.000  4010.685    dispDriver/encode_R/balance_acc[3]_i_59_n_0
    SLICE_X13Y33         MUXF7 (Prop_muxf7_I1_O)      0.245  4010.930 r  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000  4010.930    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X13Y33         MUXF8 (Prop_muxf8_I0_O)      0.104  4011.034 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           1.509  4012.543    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.316  4012.859 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  4012.859    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X28Y43         MUXF7 (Prop_muxf7_I1_O)      0.214  4013.073 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.418  4014.492    dispDriver/encode_B/TMDS_reg[1]_0
    SLICE_X39Y44         LUT3 (Prop_lut3_I1_O)        0.325  4014.817 r  dispDriver/encode_B/TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000  4014.817    dispDriver/encode_B/TMDS[7]_i_1_n_0
    SLICE_X39Y44         FDRE                                         r  dispDriver/encode_B/TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.575  5004.969    dispDriver/encode_B/pixclk
    SLICE_X39Y44         FDRE                                         r  dispDriver/encode_B/TMDS_reg[7]/C
                         clock pessimism              0.277  5005.246    
                         clock uncertainty           -0.207  5005.040    
    SLICE_X39Y44         FDRE (Setup_fdre_C_D)        0.075  5005.115    dispDriver/encode_B/TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                       5005.116    
                         arrival time                       -4014.817    
  -------------------------------------------------------------------
                         slack                                990.299    

Slack (MET) :             990.301ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_896_1023_17_17/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MMCM_pix_clock rise@5000.000ns - clk_pin rise@4000.000ns)
  Data Path Delay:        9.432ns  (logic 3.515ns (37.268%)  route 5.917ns (62.732%))
  Logic Levels:           9  (LUT6=4 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 5004.972 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.341ns = ( 4005.341 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 4000.000  4000.000 r  
    K17                                               0.000  4000.000 r  clk (IN)
                         net (fo=0)                   0.000  4000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  4001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  4003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  4003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.672  4005.341    mem/disMem/memory_reg_896_1023_17_17/WCLK
    SLICE_X12Y19         RAMD64E                                      r  mem/disMem/memory_reg_896_1023_17_17/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  4006.658 r  mem/disMem/memory_reg_896_1023_17_17/DP.LOW/O
                         net (fo=1, routed)           0.000  4006.658    mem/disMem/memory_reg_896_1023_17_17/DPO0
    SLICE_X12Y19         MUXF7 (Prop_muxf7_I0_O)      0.209  4006.867 r  mem/disMem/memory_reg_896_1023_17_17/F7.DP/O
                         net (fo=1, routed)           1.434  4008.301    mem/disMem/memory_reg_896_1023_17_17_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.297  4008.598 r  mem/disMem/balance_acc[3]_i_308/O
                         net (fo=1, routed)           0.000  4008.598    mem/disMem/balance_acc[3]_i_308_n_0
    SLICE_X13Y25         MUXF7 (Prop_muxf7_I1_O)      0.217  4008.815 r  mem/disMem/balance_acc_reg[3]_i_151/O
                         net (fo=1, routed)           1.571  4010.386    dispDriver/encode_R/balance_acc_reg[3]_i_28_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I1_O)        0.299  4010.685 r  dispDriver/encode_R/balance_acc[3]_i_59/O
                         net (fo=1, routed)           0.000  4010.685    dispDriver/encode_R/balance_acc[3]_i_59_n_0
    SLICE_X13Y33         MUXF7 (Prop_muxf7_I1_O)      0.245  4010.930 r  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000  4010.930    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X13Y33         MUXF8 (Prop_muxf8_I0_O)      0.104  4011.034 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           1.509  4012.543    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.316  4012.859 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  4012.859    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X28Y43         MUXF7 (Prop_muxf7_I1_O)      0.214  4013.073 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.402  4014.476    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.297  4014.773 r  dispDriver/encode_R/TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000  4014.773    dispDriver/encode_R/TMDS[5]_i_1__0_n_0
    SLICE_X41Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.576  5004.970    dispDriver/encode_R/pixclk
    SLICE_X41Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/C
                         clock pessimism              0.277  5005.247    
                         clock uncertainty           -0.207  5005.041    
    SLICE_X41Y43         FDRE (Setup_fdre_C_D)        0.032  5005.073    dispDriver/encode_R/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                       5005.074    
                         arrival time                       -4014.772    
  -------------------------------------------------------------------
                         slack                                990.301    

Slack (MET) :             990.310ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_896_1023_17_17/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MMCM_pix_clock rise@5000.000ns - clk_pin rise@4000.000ns)
  Data Path Delay:        9.465ns  (logic 3.543ns (37.433%)  route 5.922ns (62.567%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 5004.971 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.341ns = ( 4005.341 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 4000.000  4000.000 r  
    K17                                               0.000  4000.000 r  clk (IN)
                         net (fo=0)                   0.000  4000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  4001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  4003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  4003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.672  4005.341    mem/disMem/memory_reg_896_1023_17_17/WCLK
    SLICE_X12Y19         RAMD64E                                      r  mem/disMem/memory_reg_896_1023_17_17/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  4006.658 r  mem/disMem/memory_reg_896_1023_17_17/DP.LOW/O
                         net (fo=1, routed)           0.000  4006.658    mem/disMem/memory_reg_896_1023_17_17/DPO0
    SLICE_X12Y19         MUXF7 (Prop_muxf7_I0_O)      0.209  4006.867 r  mem/disMem/memory_reg_896_1023_17_17/F7.DP/O
                         net (fo=1, routed)           1.434  4008.301    mem/disMem/memory_reg_896_1023_17_17_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.297  4008.598 r  mem/disMem/balance_acc[3]_i_308/O
                         net (fo=1, routed)           0.000  4008.598    mem/disMem/balance_acc[3]_i_308_n_0
    SLICE_X13Y25         MUXF7 (Prop_muxf7_I1_O)      0.217  4008.815 r  mem/disMem/balance_acc_reg[3]_i_151/O
                         net (fo=1, routed)           1.571  4010.386    dispDriver/encode_R/balance_acc_reg[3]_i_28_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I1_O)        0.299  4010.685 r  dispDriver/encode_R/balance_acc[3]_i_59/O
                         net (fo=1, routed)           0.000  4010.685    dispDriver/encode_R/balance_acc[3]_i_59_n_0
    SLICE_X13Y33         MUXF7 (Prop_muxf7_I1_O)      0.245  4010.930 r  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000  4010.930    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X13Y33         MUXF8 (Prop_muxf8_I0_O)      0.104  4011.034 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           1.509  4012.543    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.316  4012.859 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  4012.859    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X28Y43         MUXF7 (Prop_muxf7_I1_O)      0.214  4013.073 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.407  4014.481    dispDriver/encode_G/TMDS_reg[5]_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I1_O)        0.325  4014.806 r  dispDriver/encode_G/TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000  4014.806    dispDriver/encode_G/TMDS[5]_i_1_n_0
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.575  5004.969    dispDriver/encode_G/pixclk
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/TMDS_reg[5]/C
                         clock pessimism              0.277  5005.246    
                         clock uncertainty           -0.207  5005.040    
    SLICE_X39Y45         FDRE (Setup_fdre_C_D)        0.075  5005.115    dispDriver/encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                       5005.116    
                         arrival time                       -4014.806    
  -------------------------------------------------------------------
                         slack                                990.310    

Slack (MET) :             990.410ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_896_1023_17_17/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MMCM_pix_clock rise@5000.000ns - clk_pin rise@4000.000ns)
  Data Path Delay:        9.320ns  (logic 3.515ns (37.714%)  route 5.805ns (62.286%))
  Logic Levels:           9  (LUT6=4 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 5004.972 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.341ns = ( 4005.341 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 4000.000  4000.000 r  
    K17                                               0.000  4000.000 r  clk (IN)
                         net (fo=0)                   0.000  4000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  4001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  4003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  4003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.672  4005.341    mem/disMem/memory_reg_896_1023_17_17/WCLK
    SLICE_X12Y19         RAMD64E                                      r  mem/disMem/memory_reg_896_1023_17_17/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  4006.658 r  mem/disMem/memory_reg_896_1023_17_17/DP.LOW/O
                         net (fo=1, routed)           0.000  4006.658    mem/disMem/memory_reg_896_1023_17_17/DPO0
    SLICE_X12Y19         MUXF7 (Prop_muxf7_I0_O)      0.209  4006.867 r  mem/disMem/memory_reg_896_1023_17_17/F7.DP/O
                         net (fo=1, routed)           1.434  4008.301    mem/disMem/memory_reg_896_1023_17_17_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.297  4008.598 r  mem/disMem/balance_acc[3]_i_308/O
                         net (fo=1, routed)           0.000  4008.598    mem/disMem/balance_acc[3]_i_308_n_0
    SLICE_X13Y25         MUXF7 (Prop_muxf7_I1_O)      0.217  4008.815 r  mem/disMem/balance_acc_reg[3]_i_151/O
                         net (fo=1, routed)           1.571  4010.386    dispDriver/encode_R/balance_acc_reg[3]_i_28_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I1_O)        0.299  4010.685 r  dispDriver/encode_R/balance_acc[3]_i_59/O
                         net (fo=1, routed)           0.000  4010.685    dispDriver/encode_R/balance_acc[3]_i_59_n_0
    SLICE_X13Y33         MUXF7 (Prop_muxf7_I1_O)      0.245  4010.930 r  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000  4010.930    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X13Y33         MUXF8 (Prop_muxf8_I0_O)      0.104  4011.034 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           1.509  4012.543    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.316  4012.859 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  4012.859    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X28Y43         MUXF7 (Prop_muxf7_I1_O)      0.214  4013.073 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.291  4014.364    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X40Y43         LUT6 (Prop_lut6_I0_O)        0.297  4014.661 r  dispDriver/encode_R/TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000  4014.661    dispDriver/encode_R/TMDS0[9]
    SLICE_X40Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.576  5004.970    dispDriver/encode_R/pixclk
    SLICE_X40Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/C
                         clock pessimism              0.277  5005.247    
                         clock uncertainty           -0.207  5005.041    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)        0.029  5005.069    dispDriver/encode_R/TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                       5005.070    
                         arrival time                       -4014.661    
  -------------------------------------------------------------------
                         slack                                990.410    

Slack (MET) :             990.420ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_896_1023_17_17/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MMCM_pix_clock rise@5000.000ns - clk_pin rise@4000.000ns)
  Data Path Delay:        9.312ns  (logic 3.515ns (37.746%)  route 5.797ns (62.254%))
  Logic Levels:           9  (LUT6=4 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 5004.972 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.341ns = ( 4005.341 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 4000.000  4000.000 r  
    K17                                               0.000  4000.000 r  clk (IN)
                         net (fo=0)                   0.000  4000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  4001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  4003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  4003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.672  4005.341    mem/disMem/memory_reg_896_1023_17_17/WCLK
    SLICE_X12Y19         RAMD64E                                      r  mem/disMem/memory_reg_896_1023_17_17/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  4006.658 f  mem/disMem/memory_reg_896_1023_17_17/DP.LOW/O
                         net (fo=1, routed)           0.000  4006.658    mem/disMem/memory_reg_896_1023_17_17/DPO0
    SLICE_X12Y19         MUXF7 (Prop_muxf7_I0_O)      0.209  4006.867 f  mem/disMem/memory_reg_896_1023_17_17/F7.DP/O
                         net (fo=1, routed)           1.434  4008.301    mem/disMem/memory_reg_896_1023_17_17_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.297  4008.598 f  mem/disMem/balance_acc[3]_i_308/O
                         net (fo=1, routed)           0.000  4008.598    mem/disMem/balance_acc[3]_i_308_n_0
    SLICE_X13Y25         MUXF7 (Prop_muxf7_I1_O)      0.217  4008.815 f  mem/disMem/balance_acc_reg[3]_i_151/O
                         net (fo=1, routed)           1.571  4010.386    dispDriver/encode_R/balance_acc_reg[3]_i_28_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I1_O)        0.299  4010.685 f  dispDriver/encode_R/balance_acc[3]_i_59/O
                         net (fo=1, routed)           0.000  4010.685    dispDriver/encode_R/balance_acc[3]_i_59_n_0
    SLICE_X13Y33         MUXF7 (Prop_muxf7_I1_O)      0.245  4010.930 f  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000  4010.930    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X13Y33         MUXF8 (Prop_muxf8_I0_O)      0.104  4011.034 f  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           1.509  4012.543    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.316  4012.859 f  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  4012.859    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X28Y43         MUXF7 (Prop_muxf7_I1_O)      0.214  4013.073 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.283  4014.356    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.297  4014.653 r  dispDriver/encode_R/TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000  4014.653    dispDriver/encode_R/TMDS0[3]
    SLICE_X41Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.576  5004.970    dispDriver/encode_R/pixclk
    SLICE_X41Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/C
                         clock pessimism              0.277  5005.247    
                         clock uncertainty           -0.207  5005.041    
    SLICE_X41Y43         FDRE (Setup_fdre_C_D)        0.031  5005.071    dispDriver/encode_R/TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                       5005.073    
                         arrival time                       -4014.653    
  -------------------------------------------------------------------
                         slack                                990.420    

Slack (MET) :             990.568ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_896_1023_17_17/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MMCM_pix_clock rise@5000.000ns - clk_pin rise@4000.000ns)
  Data Path Delay:        9.164ns  (logic 3.515ns (38.357%)  route 5.649ns (61.643%))
  Logic Levels:           9  (LUT6=4 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 5004.972 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.341ns = ( 4005.341 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 4000.000  4000.000 r  
    K17                                               0.000  4000.000 r  clk (IN)
                         net (fo=0)                   0.000  4000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  4001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  4003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  4003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.672  4005.341    mem/disMem/memory_reg_896_1023_17_17/WCLK
    SLICE_X12Y19         RAMD64E                                      r  mem/disMem/memory_reg_896_1023_17_17/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  4006.658 f  mem/disMem/memory_reg_896_1023_17_17/DP.LOW/O
                         net (fo=1, routed)           0.000  4006.658    mem/disMem/memory_reg_896_1023_17_17/DPO0
    SLICE_X12Y19         MUXF7 (Prop_muxf7_I0_O)      0.209  4006.867 f  mem/disMem/memory_reg_896_1023_17_17/F7.DP/O
                         net (fo=1, routed)           1.434  4008.301    mem/disMem/memory_reg_896_1023_17_17_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.297  4008.598 f  mem/disMem/balance_acc[3]_i_308/O
                         net (fo=1, routed)           0.000  4008.598    mem/disMem/balance_acc[3]_i_308_n_0
    SLICE_X13Y25         MUXF7 (Prop_muxf7_I1_O)      0.217  4008.815 f  mem/disMem/balance_acc_reg[3]_i_151/O
                         net (fo=1, routed)           1.571  4010.386    dispDriver/encode_R/balance_acc_reg[3]_i_28_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I1_O)        0.299  4010.685 f  dispDriver/encode_R/balance_acc[3]_i_59/O
                         net (fo=1, routed)           0.000  4010.685    dispDriver/encode_R/balance_acc[3]_i_59_n_0
    SLICE_X13Y33         MUXF7 (Prop_muxf7_I1_O)      0.245  4010.930 f  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000  4010.930    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X13Y33         MUXF8 (Prop_muxf8_I0_O)      0.104  4011.034 f  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           1.509  4012.543    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.316  4012.859 f  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  4012.859    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X28Y43         MUXF7 (Prop_muxf7_I1_O)      0.214  4013.073 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.134  4014.208    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.297  4014.505 r  dispDriver/encode_R/TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000  4014.505    dispDriver/encode_R/TMDS0[4]
    SLICE_X41Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.576  5004.970    dispDriver/encode_R/pixclk
    SLICE_X41Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/C
                         clock pessimism              0.277  5005.247    
                         clock uncertainty           -0.207  5005.041    
    SLICE_X41Y43         FDRE (Setup_fdre_C_D)        0.031  5005.071    dispDriver/encode_R/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                       5005.073    
                         arrival time                       -4014.505    
  -------------------------------------------------------------------
                         slack                                990.568    

Slack (MET) :             990.655ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_896_1023_17_17/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MMCM_pix_clock rise@5000.000ns - clk_pin rise@4000.000ns)
  Data Path Delay:        9.075ns  (logic 3.515ns (38.732%)  route 5.560ns (61.268%))
  Logic Levels:           9  (LUT6=4 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 5004.972 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.341ns = ( 4005.341 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 4000.000  4000.000 r  
    K17                                               0.000  4000.000 r  clk (IN)
                         net (fo=0)                   0.000  4000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  4001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  4003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  4003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.672  4005.341    mem/disMem/memory_reg_896_1023_17_17/WCLK
    SLICE_X12Y19         RAMD64E                                      r  mem/disMem/memory_reg_896_1023_17_17/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  4006.658 r  mem/disMem/memory_reg_896_1023_17_17/DP.LOW/O
                         net (fo=1, routed)           0.000  4006.658    mem/disMem/memory_reg_896_1023_17_17/DPO0
    SLICE_X12Y19         MUXF7 (Prop_muxf7_I0_O)      0.209  4006.867 r  mem/disMem/memory_reg_896_1023_17_17/F7.DP/O
                         net (fo=1, routed)           1.434  4008.301    mem/disMem/memory_reg_896_1023_17_17_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.297  4008.598 r  mem/disMem/balance_acc[3]_i_308/O
                         net (fo=1, routed)           0.000  4008.598    mem/disMem/balance_acc[3]_i_308_n_0
    SLICE_X13Y25         MUXF7 (Prop_muxf7_I1_O)      0.217  4008.815 r  mem/disMem/balance_acc_reg[3]_i_151/O
                         net (fo=1, routed)           1.571  4010.386    dispDriver/encode_R/balance_acc_reg[3]_i_28_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I1_O)        0.299  4010.685 r  dispDriver/encode_R/balance_acc[3]_i_59/O
                         net (fo=1, routed)           0.000  4010.685    dispDriver/encode_R/balance_acc[3]_i_59_n_0
    SLICE_X13Y33         MUXF7 (Prop_muxf7_I1_O)      0.245  4010.930 r  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000  4010.930    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X13Y33         MUXF8 (Prop_muxf8_I0_O)      0.104  4011.034 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           1.509  4012.543    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.316  4012.859 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  4012.859    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X28Y43         MUXF7 (Prop_muxf7_I1_O)      0.214  4013.073 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.046  4014.119    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.297  4014.416 r  dispDriver/encode_R/TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000  4014.416    dispDriver/encode_R/TMDS0[2]
    SLICE_X41Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.576  5004.970    dispDriver/encode_R/pixclk
    SLICE_X41Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/C
                         clock pessimism              0.277  5005.247    
                         clock uncertainty           -0.207  5005.041    
    SLICE_X41Y43         FDRE (Setup_fdre_C_D)        0.029  5005.069    dispDriver/encode_R/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                       5005.070    
                         arrival time                       -4014.416    
  -------------------------------------------------------------------
                         slack                                990.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.570ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_4_4/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_R/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.981ns (44.751%)  route 1.211ns (55.249%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.553     1.465    mem/disMem/memory_reg_2048_2175_4_4/WCLK
    SLICE_X30Y26         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_4_4/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.853 r  mem/disMem/memory_reg_2048_2175_4_4/DP.LOW/O
                         net (fo=1, routed)           0.000     1.853    mem/disMem/memory_reg_2048_2175_4_4/DPO0
    SLICE_X30Y26         MUXF7 (Prop_muxf7_I0_O)      0.062     1.915 r  mem/disMem/memory_reg_2048_2175_4_4/F7.DP/O
                         net (fo=1, routed)           0.115     2.030    dispDriver/encode_R/balance_acc[3]_i_38_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.108     2.138 r  dispDriver/encode_R/balance_acc[3]_i_90/O
                         net (fo=1, routed)           0.348     2.486    dispDriver/encode_R/balance_acc[3]_i_90_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.045     2.531 r  dispDriver/encode_R/balance_acc[3]_i_38/O
                         net (fo=1, routed)           0.000     2.531    dispDriver/encode_R/balance_acc[3]_i_38_n_0
    SLICE_X32Y33         MUXF7 (Prop_muxf7_I0_O)      0.073     2.604 r  dispDriver/encode_R/balance_acc_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     2.604    dispDriver/encode_R/balance_acc_reg[3]_i_18_n_0
    SLICE_X32Y33         MUXF8 (Prop_muxf8_I0_O)      0.022     2.626 r  dispDriver/encode_R/balance_acc_reg[3]_i_8/O
                         net (fo=1, routed)           0.288     2.914    dispDriver/encode_R/balance_acc_reg[3]_i_8_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I3_O)        0.113     3.027 r  dispDriver/encode_R/balance_acc[3]_i_4/O
                         net (fo=1, routed)           0.000     3.027    dispDriver/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X28Y43         MUXF7 (Prop_muxf7_I0_O)      0.062     3.089 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.460     3.549    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X39Y43         LUT5 (Prop_lut5_I0_O)        0.108     3.657 r  dispDriver/encode_R/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.657    dispDriver/encode_R/balance_acc[2]_i_1__0_n_0
    SLICE_X39Y43         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.859     2.020    dispDriver/encode_R/pixclk
    SLICE_X39Y43         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[2]/C
                         clock pessimism             -0.247     1.774    
                         clock uncertainty            0.207     1.980    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.107     2.087    dispDriver/encode_R/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           3.657    
  -------------------------------------------------------------------
                         slack                                  1.570    

Slack (MET) :             1.571ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_4_4/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.982ns (44.776%)  route 1.211ns (55.224%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.553     1.465    mem/disMem/memory_reg_2048_2175_4_4/WCLK
    SLICE_X30Y26         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_4_4/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.853 f  mem/disMem/memory_reg_2048_2175_4_4/DP.LOW/O
                         net (fo=1, routed)           0.000     1.853    mem/disMem/memory_reg_2048_2175_4_4/DPO0
    SLICE_X30Y26         MUXF7 (Prop_muxf7_I0_O)      0.062     1.915 f  mem/disMem/memory_reg_2048_2175_4_4/F7.DP/O
                         net (fo=1, routed)           0.115     2.030    dispDriver/encode_R/balance_acc[3]_i_38_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.108     2.138 f  dispDriver/encode_R/balance_acc[3]_i_90/O
                         net (fo=1, routed)           0.348     2.486    dispDriver/encode_R/balance_acc[3]_i_90_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.045     2.531 f  dispDriver/encode_R/balance_acc[3]_i_38/O
                         net (fo=1, routed)           0.000     2.531    dispDriver/encode_R/balance_acc[3]_i_38_n_0
    SLICE_X32Y33         MUXF7 (Prop_muxf7_I0_O)      0.073     2.604 f  dispDriver/encode_R/balance_acc_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     2.604    dispDriver/encode_R/balance_acc_reg[3]_i_18_n_0
    SLICE_X32Y33         MUXF8 (Prop_muxf8_I0_O)      0.022     2.626 f  dispDriver/encode_R/balance_acc_reg[3]_i_8/O
                         net (fo=1, routed)           0.288     2.914    dispDriver/encode_R/balance_acc_reg[3]_i_8_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I3_O)        0.113     3.027 f  dispDriver/encode_R/balance_acc[3]_i_4/O
                         net (fo=1, routed)           0.000     3.027    dispDriver/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X28Y43         MUXF7 (Prop_muxf7_I0_O)      0.062     3.089 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.460     3.549    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X39Y43         LUT5 (Prop_lut5_I0_O)        0.109     3.658 r  dispDriver/encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000     3.658    dispDriver/encode_R/balance_acc[3]_i_2_n_0
    SLICE_X39Y43         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.859     2.020    dispDriver/encode_R/pixclk
    SLICE_X39Y43         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[3]/C
                         clock pessimism             -0.247     1.774    
                         clock uncertainty            0.207     1.980    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.107     2.087    dispDriver/encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           3.658    
  -------------------------------------------------------------------
                         slack                                  1.571    

Slack (MET) :             1.585ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_4_4/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_R/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.981ns (44.751%)  route 1.211ns (55.249%))
  Logic Levels:           8  (LUT4=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.553     1.465    mem/disMem/memory_reg_2048_2175_4_4/WCLK
    SLICE_X30Y26         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_4_4/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.853 r  mem/disMem/memory_reg_2048_2175_4_4/DP.LOW/O
                         net (fo=1, routed)           0.000     1.853    mem/disMem/memory_reg_2048_2175_4_4/DPO0
    SLICE_X30Y26         MUXF7 (Prop_muxf7_I0_O)      0.062     1.915 r  mem/disMem/memory_reg_2048_2175_4_4/F7.DP/O
                         net (fo=1, routed)           0.115     2.030    dispDriver/encode_R/balance_acc[3]_i_38_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.108     2.138 r  dispDriver/encode_R/balance_acc[3]_i_90/O
                         net (fo=1, routed)           0.348     2.486    dispDriver/encode_R/balance_acc[3]_i_90_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.045     2.531 r  dispDriver/encode_R/balance_acc[3]_i_38/O
                         net (fo=1, routed)           0.000     2.531    dispDriver/encode_R/balance_acc[3]_i_38_n_0
    SLICE_X32Y33         MUXF7 (Prop_muxf7_I0_O)      0.073     2.604 r  dispDriver/encode_R/balance_acc_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     2.604    dispDriver/encode_R/balance_acc_reg[3]_i_18_n_0
    SLICE_X32Y33         MUXF8 (Prop_muxf8_I0_O)      0.022     2.626 r  dispDriver/encode_R/balance_acc_reg[3]_i_8/O
                         net (fo=1, routed)           0.288     2.914    dispDriver/encode_R/balance_acc_reg[3]_i_8_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I3_O)        0.113     3.027 r  dispDriver/encode_R/balance_acc[3]_i_4/O
                         net (fo=1, routed)           0.000     3.027    dispDriver/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X28Y43         MUXF7 (Prop_muxf7_I0_O)      0.062     3.089 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.460     3.549    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X39Y43         LUT4 (Prop_lut4_I0_O)        0.108     3.657 r  dispDriver/encode_R/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.657    dispDriver/encode_R/balance_acc[1]_i_1__0_n_0
    SLICE_X39Y43         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.859     2.020    dispDriver/encode_R/pixclk
    SLICE_X39Y43         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[1]/C
                         clock pessimism             -0.247     1.774    
                         clock uncertainty            0.207     1.980    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.092     2.072    dispDriver/encode_R/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           3.657    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.586ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_4_4/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_R/balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.981ns (44.751%)  route 1.211ns (55.249%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.553     1.465    mem/disMem/memory_reg_2048_2175_4_4/WCLK
    SLICE_X30Y26         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_4_4/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.853 r  mem/disMem/memory_reg_2048_2175_4_4/DP.LOW/O
                         net (fo=1, routed)           0.000     1.853    mem/disMem/memory_reg_2048_2175_4_4/DPO0
    SLICE_X30Y26         MUXF7 (Prop_muxf7_I0_O)      0.062     1.915 r  mem/disMem/memory_reg_2048_2175_4_4/F7.DP/O
                         net (fo=1, routed)           0.115     2.030    dispDriver/encode_R/balance_acc[3]_i_38_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.108     2.138 r  dispDriver/encode_R/balance_acc[3]_i_90/O
                         net (fo=1, routed)           0.348     2.486    dispDriver/encode_R/balance_acc[3]_i_90_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.045     2.531 r  dispDriver/encode_R/balance_acc[3]_i_38/O
                         net (fo=1, routed)           0.000     2.531    dispDriver/encode_R/balance_acc[3]_i_38_n_0
    SLICE_X32Y33         MUXF7 (Prop_muxf7_I0_O)      0.073     2.604 r  dispDriver/encode_R/balance_acc_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     2.604    dispDriver/encode_R/balance_acc_reg[3]_i_18_n_0
    SLICE_X32Y33         MUXF8 (Prop_muxf8_I0_O)      0.022     2.626 r  dispDriver/encode_R/balance_acc_reg[3]_i_8/O
                         net (fo=1, routed)           0.288     2.914    dispDriver/encode_R/balance_acc_reg[3]_i_8_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I3_O)        0.113     3.027 r  dispDriver/encode_R/balance_acc[3]_i_4/O
                         net (fo=1, routed)           0.000     3.027    dispDriver/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X28Y43         MUXF7 (Prop_muxf7_I0_O)      0.062     3.089 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.460     3.549    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X39Y43         LUT5 (Prop_lut5_I0_O)        0.108     3.657 r  dispDriver/encode_R/balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.657    dispDriver/encode_R/balance_acc[0]_i_1__0_n_0
    SLICE_X39Y43         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.859     2.020    dispDriver/encode_R/pixclk
    SLICE_X39Y43         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[0]/C
                         clock pessimism             -0.247     1.774    
                         clock uncertainty            0.207     1.980    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.091     2.071    dispDriver/encode_R/balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           3.657    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.616ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_4_4/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.981ns (44.118%)  route 1.243ns (55.882%))
  Logic Levels:           8  (LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.553     1.465    mem/disMem/memory_reg_2048_2175_4_4/WCLK
    SLICE_X30Y26         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_4_4/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.853 r  mem/disMem/memory_reg_2048_2175_4_4/DP.LOW/O
                         net (fo=1, routed)           0.000     1.853    mem/disMem/memory_reg_2048_2175_4_4/DPO0
    SLICE_X30Y26         MUXF7 (Prop_muxf7_I0_O)      0.062     1.915 r  mem/disMem/memory_reg_2048_2175_4_4/F7.DP/O
                         net (fo=1, routed)           0.115     2.030    dispDriver/encode_R/balance_acc[3]_i_38_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.108     2.138 r  dispDriver/encode_R/balance_acc[3]_i_90/O
                         net (fo=1, routed)           0.348     2.486    dispDriver/encode_R/balance_acc[3]_i_90_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.045     2.531 r  dispDriver/encode_R/balance_acc[3]_i_38/O
                         net (fo=1, routed)           0.000     2.531    dispDriver/encode_R/balance_acc[3]_i_38_n_0
    SLICE_X32Y33         MUXF7 (Prop_muxf7_I0_O)      0.073     2.604 r  dispDriver/encode_R/balance_acc_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     2.604    dispDriver/encode_R/balance_acc_reg[3]_i_18_n_0
    SLICE_X32Y33         MUXF8 (Prop_muxf8_I0_O)      0.022     2.626 r  dispDriver/encode_R/balance_acc_reg[3]_i_8/O
                         net (fo=1, routed)           0.288     2.914    dispDriver/encode_R/balance_acc_reg[3]_i_8_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I3_O)        0.113     3.027 r  dispDriver/encode_R/balance_acc[3]_i_4/O
                         net (fo=1, routed)           0.000     3.027    dispDriver/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X28Y43         MUXF7 (Prop_muxf7_I0_O)      0.062     3.089 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.492     3.581    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.108     3.689 r  dispDriver/encode_R/TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.689    dispDriver/encode_R/TMDS0[2]
    SLICE_X41Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.861     2.022    dispDriver/encode_R/pixclk
    SLICE_X41Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/C
                         clock pessimism             -0.247     1.776    
                         clock uncertainty            0.207     1.982    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.091     2.073    dispDriver/encode_R/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  1.616    

Slack (MET) :             1.653ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_4_4/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 0.981ns (43.362%)  route 1.281ns (56.638%))
  Logic Levels:           8  (LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.553     1.465    mem/disMem/memory_reg_2048_2175_4_4/WCLK
    SLICE_X30Y26         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_4_4/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.853 f  mem/disMem/memory_reg_2048_2175_4_4/DP.LOW/O
                         net (fo=1, routed)           0.000     1.853    mem/disMem/memory_reg_2048_2175_4_4/DPO0
    SLICE_X30Y26         MUXF7 (Prop_muxf7_I0_O)      0.062     1.915 f  mem/disMem/memory_reg_2048_2175_4_4/F7.DP/O
                         net (fo=1, routed)           0.115     2.030    dispDriver/encode_R/balance_acc[3]_i_38_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.108     2.138 f  dispDriver/encode_R/balance_acc[3]_i_90/O
                         net (fo=1, routed)           0.348     2.486    dispDriver/encode_R/balance_acc[3]_i_90_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.045     2.531 f  dispDriver/encode_R/balance_acc[3]_i_38/O
                         net (fo=1, routed)           0.000     2.531    dispDriver/encode_R/balance_acc[3]_i_38_n_0
    SLICE_X32Y33         MUXF7 (Prop_muxf7_I0_O)      0.073     2.604 f  dispDriver/encode_R/balance_acc_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     2.604    dispDriver/encode_R/balance_acc_reg[3]_i_18_n_0
    SLICE_X32Y33         MUXF8 (Prop_muxf8_I0_O)      0.022     2.626 f  dispDriver/encode_R/balance_acc_reg[3]_i_8/O
                         net (fo=1, routed)           0.288     2.914    dispDriver/encode_R/balance_acc_reg[3]_i_8_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I3_O)        0.113     3.027 f  dispDriver/encode_R/balance_acc[3]_i_4/O
                         net (fo=1, routed)           0.000     3.027    dispDriver/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X28Y43         MUXF7 (Prop_muxf7_I0_O)      0.062     3.089 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.530     3.620    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.108     3.728 r  dispDriver/encode_R/TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.728    dispDriver/encode_R/TMDS0[4]
    SLICE_X41Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.861     2.022    dispDriver/encode_R/pixclk
    SLICE_X41Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/C
                         clock pessimism             -0.247     1.776    
                         clock uncertainty            0.207     1.982    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.092     2.074    dispDriver/encode_R/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           3.728    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.691ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_4_4/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.981ns (42.660%)  route 1.319ns (57.340%))
  Logic Levels:           8  (LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.553     1.465    mem/disMem/memory_reg_2048_2175_4_4/WCLK
    SLICE_X30Y26         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_4_4/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.853 f  mem/disMem/memory_reg_2048_2175_4_4/DP.LOW/O
                         net (fo=1, routed)           0.000     1.853    mem/disMem/memory_reg_2048_2175_4_4/DPO0
    SLICE_X30Y26         MUXF7 (Prop_muxf7_I0_O)      0.062     1.915 f  mem/disMem/memory_reg_2048_2175_4_4/F7.DP/O
                         net (fo=1, routed)           0.115     2.030    dispDriver/encode_R/balance_acc[3]_i_38_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.108     2.138 f  dispDriver/encode_R/balance_acc[3]_i_90/O
                         net (fo=1, routed)           0.348     2.486    dispDriver/encode_R/balance_acc[3]_i_90_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.045     2.531 f  dispDriver/encode_R/balance_acc[3]_i_38/O
                         net (fo=1, routed)           0.000     2.531    dispDriver/encode_R/balance_acc[3]_i_38_n_0
    SLICE_X32Y33         MUXF7 (Prop_muxf7_I0_O)      0.073     2.604 f  dispDriver/encode_R/balance_acc_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     2.604    dispDriver/encode_R/balance_acc_reg[3]_i_18_n_0
    SLICE_X32Y33         MUXF8 (Prop_muxf8_I0_O)      0.022     2.626 f  dispDriver/encode_R/balance_acc_reg[3]_i_8/O
                         net (fo=1, routed)           0.288     2.914    dispDriver/encode_R/balance_acc_reg[3]_i_8_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I3_O)        0.113     3.027 f  dispDriver/encode_R/balance_acc[3]_i_4/O
                         net (fo=1, routed)           0.000     3.027    dispDriver/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X28Y43         MUXF7 (Prop_muxf7_I0_O)      0.062     3.089 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.568     3.657    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.108     3.765 r  dispDriver/encode_R/TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000     3.765    dispDriver/encode_R/TMDS0[3]
    SLICE_X41Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.861     2.022    dispDriver/encode_R/pixclk
    SLICE_X41Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/C
                         clock pessimism             -0.247     1.776    
                         clock uncertainty            0.207     1.982    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.092     2.074    dispDriver/encode_R/TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           3.765    
  -------------------------------------------------------------------
                         slack                                  1.691    

Slack (MET) :             1.703ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_4_4/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.981ns (42.458%)  route 1.330ns (57.542%))
  Logic Levels:           8  (LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.553     1.465    mem/disMem/memory_reg_2048_2175_4_4/WCLK
    SLICE_X30Y26         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_4_4/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.853 r  mem/disMem/memory_reg_2048_2175_4_4/DP.LOW/O
                         net (fo=1, routed)           0.000     1.853    mem/disMem/memory_reg_2048_2175_4_4/DPO0
    SLICE_X30Y26         MUXF7 (Prop_muxf7_I0_O)      0.062     1.915 r  mem/disMem/memory_reg_2048_2175_4_4/F7.DP/O
                         net (fo=1, routed)           0.115     2.030    dispDriver/encode_R/balance_acc[3]_i_38_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.108     2.138 r  dispDriver/encode_R/balance_acc[3]_i_90/O
                         net (fo=1, routed)           0.348     2.486    dispDriver/encode_R/balance_acc[3]_i_90_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.045     2.531 r  dispDriver/encode_R/balance_acc[3]_i_38/O
                         net (fo=1, routed)           0.000     2.531    dispDriver/encode_R/balance_acc[3]_i_38_n_0
    SLICE_X32Y33         MUXF7 (Prop_muxf7_I0_O)      0.073     2.604 r  dispDriver/encode_R/balance_acc_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     2.604    dispDriver/encode_R/balance_acc_reg[3]_i_18_n_0
    SLICE_X32Y33         MUXF8 (Prop_muxf8_I0_O)      0.022     2.626 r  dispDriver/encode_R/balance_acc_reg[3]_i_8/O
                         net (fo=1, routed)           0.288     2.914    dispDriver/encode_R/balance_acc_reg[3]_i_8_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I3_O)        0.113     3.027 r  dispDriver/encode_R/balance_acc[3]_i_4/O
                         net (fo=1, routed)           0.000     3.027    dispDriver/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X28Y43         MUXF7 (Prop_muxf7_I0_O)      0.062     3.089 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.579     3.668    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X40Y43         LUT6 (Prop_lut6_I0_O)        0.108     3.776 r  dispDriver/encode_R/TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000     3.776    dispDriver/encode_R/TMDS0[9]
    SLICE_X40Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.861     2.022    dispDriver/encode_R/pixclk
    SLICE_X40Y43         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/C
                         clock pessimism             -0.247     1.776    
                         clock uncertainty            0.207     1.982    
    SLICE_X40Y43         FDRE (Hold_fdre_C_D)         0.091     2.073    dispDriver/encode_R/TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           3.776    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.711ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_4_4/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.979ns (41.957%)  route 1.354ns (58.043%))
  Logic Levels:           8  (LUT3=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.553     1.465    mem/disMem/memory_reg_2048_2175_4_4/WCLK
    SLICE_X30Y26         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_4_4/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.853 r  mem/disMem/memory_reg_2048_2175_4_4/DP.LOW/O
                         net (fo=1, routed)           0.000     1.853    mem/disMem/memory_reg_2048_2175_4_4/DPO0
    SLICE_X30Y26         MUXF7 (Prop_muxf7_I0_O)      0.062     1.915 r  mem/disMem/memory_reg_2048_2175_4_4/F7.DP/O
                         net (fo=1, routed)           0.115     2.030    dispDriver/encode_R/balance_acc[3]_i_38_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.108     2.138 r  dispDriver/encode_R/balance_acc[3]_i_90/O
                         net (fo=1, routed)           0.348     2.486    dispDriver/encode_R/balance_acc[3]_i_90_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.045     2.531 r  dispDriver/encode_R/balance_acc[3]_i_38/O
                         net (fo=1, routed)           0.000     2.531    dispDriver/encode_R/balance_acc[3]_i_38_n_0
    SLICE_X32Y33         MUXF7 (Prop_muxf7_I0_O)      0.073     2.604 r  dispDriver/encode_R/balance_acc_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     2.604    dispDriver/encode_R/balance_acc_reg[3]_i_18_n_0
    SLICE_X32Y33         MUXF8 (Prop_muxf8_I0_O)      0.022     2.626 r  dispDriver/encode_R/balance_acc_reg[3]_i_8/O
                         net (fo=1, routed)           0.288     2.914    dispDriver/encode_R/balance_acc_reg[3]_i_8_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I3_O)        0.113     3.027 r  dispDriver/encode_R/balance_acc[3]_i_4/O
                         net (fo=1, routed)           0.000     3.027    dispDriver/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X28Y43         MUXF7 (Prop_muxf7_I0_O)      0.062     3.089 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.603     3.693    dispDriver/encode_G/TMDS_reg[5]_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I1_O)        0.106     3.799 r  dispDriver/encode_G/TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000     3.799    dispDriver/encode_G/TMDS[5]_i_1_n_0
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.859     2.020    dispDriver/encode_G/pixclk
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/TMDS_reg[5]/C
                         clock pessimism             -0.247     1.774    
                         clock uncertainty            0.207     1.980    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.107     2.087    dispDriver/encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           3.799    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.718ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_4_4/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_B/TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.980ns (41.879%)  route 1.360ns (58.121%))
  Logic Levels:           8  (LUT3=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.553     1.465    mem/disMem/memory_reg_2048_2175_4_4/WCLK
    SLICE_X30Y26         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_4_4/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.853 r  mem/disMem/memory_reg_2048_2175_4_4/DP.LOW/O
                         net (fo=1, routed)           0.000     1.853    mem/disMem/memory_reg_2048_2175_4_4/DPO0
    SLICE_X30Y26         MUXF7 (Prop_muxf7_I0_O)      0.062     1.915 r  mem/disMem/memory_reg_2048_2175_4_4/F7.DP/O
                         net (fo=1, routed)           0.115     2.030    dispDriver/encode_R/balance_acc[3]_i_38_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.108     2.138 r  dispDriver/encode_R/balance_acc[3]_i_90/O
                         net (fo=1, routed)           0.348     2.486    dispDriver/encode_R/balance_acc[3]_i_90_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.045     2.531 r  dispDriver/encode_R/balance_acc[3]_i_38/O
                         net (fo=1, routed)           0.000     2.531    dispDriver/encode_R/balance_acc[3]_i_38_n_0
    SLICE_X32Y33         MUXF7 (Prop_muxf7_I0_O)      0.073     2.604 r  dispDriver/encode_R/balance_acc_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     2.604    dispDriver/encode_R/balance_acc_reg[3]_i_18_n_0
    SLICE_X32Y33         MUXF8 (Prop_muxf8_I0_O)      0.022     2.626 r  dispDriver/encode_R/balance_acc_reg[3]_i_8/O
                         net (fo=1, routed)           0.288     2.914    dispDriver/encode_R/balance_acc_reg[3]_i_8_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I3_O)        0.113     3.027 r  dispDriver/encode_R/balance_acc[3]_i_4/O
                         net (fo=1, routed)           0.000     3.027    dispDriver/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X28Y43         MUXF7 (Prop_muxf7_I0_O)      0.062     3.089 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.609     3.698    dispDriver/encode_B/TMDS_reg[1]_0
    SLICE_X39Y44         LUT3 (Prop_lut3_I1_O)        0.107     3.805 r  dispDriver/encode_B/TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000     3.805    dispDriver/encode_B/TMDS[7]_i_1_n_0
    SLICE_X39Y44         FDRE                                         r  dispDriver/encode_B/TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.859     2.020    dispDriver/encode_B/pixclk
    SLICE_X39Y44         FDRE                                         r  dispDriver/encode_B/TMDS_reg[7]/C
                         clock pessimism             -0.247     1.774    
                         clock uncertainty            0.207     1.980    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.107     2.087    dispDriver/encode_B/TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           3.805    
  -------------------------------------------------------------------
                         slack                                  1.718    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  DCM_TMDS_CLKFX
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.814ns  (logic 2.320ns (39.903%)  route 3.494ns (60.097%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.754     5.426    dispDriver/clk_TMDS
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           3.494     9.376    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    1.864    11.240 r  dispDriver/genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000    11.240    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.813ns  (logic 2.319ns (39.893%)  route 3.494ns (60.107%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.754     5.426    dispDriver/clk_TMDS
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           3.494     9.376    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     1.863    11.239 r  dispDriver/genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000    11.239    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.631ns  (logic 2.315ns (41.109%)  route 3.316ns (58.891%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.754     5.426    dispDriver/clk_TMDS
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           3.316     9.198    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    1.859    11.057 r  dispDriver/genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000    11.057    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.630ns  (logic 2.314ns (41.099%)  route 3.316ns (58.901%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.754     5.426    dispDriver/clk_TMDS
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           3.316     9.198    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     1.858    11.056 r  dispDriver/genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000    11.056    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.230ns  (logic 2.317ns (44.300%)  route 2.913ns (55.700%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.754     5.426    dispDriver/clk_TMDS
    SLICE_X40Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           2.913     8.795    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    1.861    10.656 r  dispDriver/genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000    10.656    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.229ns  (logic 2.316ns (44.289%)  route 2.913ns (55.711%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.754     5.426    dispDriver/clk_TMDS
    SLICE_X40Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           2.913     8.795    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     1.860    10.655 r  dispDriver/genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000    10.655    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.764ns  (logic 0.950ns (53.844%)  route 0.814ns (46.156%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.592     1.506    dispDriver/clk_TMDS
    SLICE_X40Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           0.814     2.461    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     0.809     3.270 r  dispDriver/genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000     3.270    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.765ns  (logic 0.951ns (53.870%)  route 0.814ns (46.130%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.592     1.506    dispDriver/clk_TMDS
    SLICE_X40Y44         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           0.814     2.461    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    0.810     3.271 r  dispDriver/genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000     3.271    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.989ns  (logic 0.948ns (47.652%)  route 1.041ns (52.348%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.592     1.506    dispDriver/clk_TMDS
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           1.041     2.689    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     0.807     3.495 r  dispDriver/genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000     3.495    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 0.949ns (47.678%)  route 1.041ns (52.322%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.592     1.506    dispDriver/clk_TMDS
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           1.041     2.689    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    0.808     3.496 r  dispDriver/genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000     3.496    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.077ns  (logic 0.953ns (45.878%)  route 1.124ns (54.122%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.592     1.506    dispDriver/clk_TMDS
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           1.124     2.771    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     0.812     3.583 r  dispDriver/genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000     3.583    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.078ns  (logic 0.954ns (45.904%)  route 1.124ns (54.096%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.592     1.506    dispDriver/clk_TMDS
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           1.124     2.771    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    0.813     3.584 r  dispDriver/genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000     3.584    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MMCM_pix_clock
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.728ns  (logic 1.942ns (28.865%)  route 4.786ns (71.132%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                   2500.000  2500.000 f  
    K17                                               0.000  2500.000 f  clk (IN)
                         net (fo=0)                   0.000  2500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  2501.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  2503.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  2503.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680  2505.349    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538  2501.811 f  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760  2503.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  2503.672 f  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          3.026  2506.698    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    1.841  2508.539 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000  2508.539    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.727ns  (logic 1.941ns (28.855%)  route 4.786ns (71.144%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                   2500.000  2500.000 f  
    K17                                               0.000  2500.000 f  clk (IN)
                         net (fo=0)                   0.000  2500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  2501.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  2503.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  2503.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680  2505.349    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538  2501.811 f  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760  2503.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  2503.672 f  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          3.026  2506.698    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     1.840  2508.538 f  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000  2508.538    TMDSp_clock
    H16                                                               f  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 0.815ns (40.182%)  route 1.213ns (59.818%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.731     1.646    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     0.789     2.435 r  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000     2.435    TMDSp_clock
    H16                                                               r  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 0.816ns (40.212%)  route 1.213ns (59.788%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.731     1.646    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    0.790     2.436 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000     2.436    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.047ns  (logic 6.343ns (27.523%)  route 16.704ns (72.477%))
  Logic Levels:           20  (LUT2=1 LUT5=7 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.655     5.324    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X22Y53         FDRE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y53         FDRE (Prop_fdre_C_Q)         0.456     5.780 f  control_unit/mainDecoder/FSM_onehot_state_reg[12]/Q
                         net (fo=7, routed)           0.913     6.692    control_unit/mainDecoder/p_0_in6_in
    SLICE_X27Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.816 f  control_unit/mainDecoder/y_i_1/O
                         net (fo=46, routed)          3.132     9.949    control_unit/mainDecoder/FSM_onehot_state_reg[2]_1
    SLICE_X25Y55         LUT6 (Prop_lut6_I5_O)        0.124    10.073 r  control_unit/mainDecoder/Q_i_5__34/O
                         net (fo=7, routed)           0.694    10.767    control_unit/mainDecoder/Q_i_5__34_n_0
    SLICE_X27Y55         LUT6 (Prop_lut6_I5_O)        0.124    10.891 r  control_unit/mainDecoder/Q_i_10__65/O
                         net (fo=1, routed)           0.876    11.767    control_unit/mainDecoder/Q_i_10__65_n_0
    SLICE_X26Y55         LUT6 (Prop_lut6_I0_O)        0.124    11.891 r  control_unit/mainDecoder/Q_i_6__99/O
                         net (fo=1, routed)           0.865    12.755    control_unit/mainDecoder/Q_i_6__99_n_0
    SLICE_X23Y55         LUT6 (Prop_lut6_I0_O)        0.124    12.879 r  control_unit/mainDecoder/Q_i_3__44/O
                         net (fo=3, routed)           0.747    13.627    control_unit/mainDecoder/ALU/as1/c_7
    SLICE_X19Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.751 r  control_unit/mainDecoder/Q_i_7__79/O
                         net (fo=1, routed)           0.284    14.035    control_unit/mainDecoder/Q_i_7__79_n_0
    SLICE_X17Y54         LUT6 (Prop_lut6_I0_O)        0.124    14.159 r  control_unit/mainDecoder/Q_i_6__98/O
                         net (fo=2, routed)           0.565    14.723    control_unit/mainDecoder/ALU/as1/c_12
    SLICE_X18Y55         LUT6 (Prop_lut6_I5_O)        0.124    14.847 r  control_unit/mainDecoder/Q_i_7__78/O
                         net (fo=1, routed)           0.300    15.148    control_unit/mainDecoder/Q_i_7__78_n_0
    SLICE_X18Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.272 r  control_unit/mainDecoder/Q_i_6__97/O
                         net (fo=2, routed)           0.414    15.686    control_unit/mainDecoder/ALU/as1/c_17
    SLICE_X19Y57         LUT6 (Prop_lut6_I5_O)        0.124    15.810 r  control_unit/mainDecoder/Q_i_7__77/O
                         net (fo=1, routed)           0.291    16.101    control_unit/mainDecoder/Q_i_7__77_n_0
    SLICE_X19Y59         LUT6 (Prop_lut6_I0_O)        0.124    16.225 r  control_unit/mainDecoder/Q_i_6__96/O
                         net (fo=1, routed)           0.459    16.685    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X21Y59         LUT5 (Prop_lut5_I0_O)        0.124    16.809 r  control_unit/mainDecoder/Q_i_3__30/O
                         net (fo=2, routed)           0.830    17.638    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X22Y59         LUT5 (Prop_lut5_I0_O)        0.124    17.762 r  control_unit/mainDecoder/Q_i_3__28/O
                         net (fo=2, routed)           0.865    18.627    control_unit/mainDecoder/ALU/as1/c_26
    SLICE_X26Y59         LUT5 (Prop_lut5_I0_O)        0.124    18.751 r  control_unit/mainDecoder/Q_i_3__26/O
                         net (fo=3, routed)           0.437    19.188    control_unit/mainDecoder/ALU/as1/c_28
    SLICE_X26Y60         LUT5 (Prop_lut5_I0_O)        0.124    19.312 r  control_unit/mainDecoder/Q_i_3__24/O
                         net (fo=3, routed)           0.563    19.876    control_unit/mainDecoder/ALU/as1/c_30
    SLICE_X27Y57         LUT5 (Prop_lut5_I2_O)        0.124    20.000 r  control_unit/mainDecoder/Q_i_3__23/O
                         net (fo=3, routed)           0.462    20.462    control_unit/mainDecoder/ALU/add[31]
    SLICE_X27Y57         LUT5 (Prop_lut5_I4_O)        0.124    20.586 r  control_unit/mainDecoder/Q_i_2__28/O
                         net (fo=1, routed)           0.575    21.161    control_unit/mainDecoder/Q_i_2__28_n_0
    SLICE_X27Y53         LUT6 (Prop_lut6_I0_O)        0.124    21.285 r  control_unit/mainDecoder/Q_i_1__79/O
                         net (fo=2, routed)           0.688    21.973    mux_4/mux2/ALUResult[0]
    SLICE_X27Y52         LUT5 (Prop_lut5_I0_O)        0.124    22.097 r  mux_4/mux2/led_OBUF[0]_inst_i_1/O
                         net (fo=34, routed)          2.743    24.839    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531    28.370 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    28.370    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/readKeyboard_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.089ns  (logic 3.642ns (17.270%)  route 17.447ns (82.730%))
  Logic Levels:           23  (LUT3=1 LUT4=1 LUT5=14 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.656     5.325    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X22Y52         FDRE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.419     5.744 r  control_unit/mainDecoder/FSM_onehot_state_reg[11]/Q
                         net (fo=37, routed)          3.115     8.859    control_unit/mainDecoder/FSM_onehot_state_reg[11]_0
    SLICE_X26Y53         LUT3 (Prop_lut3_I0_O)        0.299     9.158 r  control_unit/mainDecoder/Q_i_9__0/O
                         net (fo=1, routed)           0.443     9.601    mux_2/mux2/Q_reg_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I2_O)        0.124     9.725 r  mux_2/mux2/Q_i_4__0/O
                         net (fo=3, routed)           0.316    10.042    control_unit/mainDecoder/SrcA[0]
    SLICE_X26Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.166 r  control_unit/mainDecoder/Q_i_5__31/O
                         net (fo=1, routed)           0.574    10.740    control_unit/mainDecoder/ALU/as2/c_1
    SLICE_X26Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.864 r  control_unit/mainDecoder/Q_i_2__27/O
                         net (fo=3, routed)           0.807    11.671    control_unit/mainDecoder/ALU/as2/c_2
    SLICE_X26Y54         LUT5 (Prop_lut5_I4_O)        0.124    11.795 r  control_unit/mainDecoder/Q_i_2__25/O
                         net (fo=3, routed)           0.825    12.620    control_unit/mainDecoder/ALU/as2/c_4
    SLICE_X23Y55         LUT5 (Prop_lut5_I4_O)        0.124    12.744 r  control_unit/mainDecoder/Q_i_2__23/O
                         net (fo=3, routed)           0.410    13.154    control_unit/mainDecoder/ALU/as2/c_6
    SLICE_X23Y54         LUT5 (Prop_lut5_I4_O)        0.124    13.278 r  control_unit/mainDecoder/Q_i_2__21/O
                         net (fo=3, routed)           0.582    13.860    control_unit/mainDecoder/ALU/as2/c_8
    SLICE_X19Y53         LUT5 (Prop_lut5_I4_O)        0.118    13.978 r  control_unit/mainDecoder/Q_i_2__19/O
                         net (fo=3, routed)           0.811    14.789    control_unit/mainDecoder/ALU/as2/c_10
    SLICE_X17Y54         LUT5 (Prop_lut5_I4_O)        0.326    15.115 r  control_unit/mainDecoder/Q_i_6__95/O
                         net (fo=2, routed)           0.973    16.088    control_unit/mainDecoder/ALU/as2/c_12
    SLICE_X21Y55         LUT5 (Prop_lut5_I4_O)        0.124    16.212 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           0.453    16.665    control_unit/mainDecoder/ALU/as2/c_14
    SLICE_X19Y56         LUT5 (Prop_lut5_I4_O)        0.124    16.789 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.424    17.213    control_unit/mainDecoder/ALU/as2/c_16
    SLICE_X19Y57         LUT5 (Prop_lut5_I4_O)        0.124    17.337 r  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.599    17.936    control_unit/mainDecoder/ALU/as2/c_18
    SLICE_X18Y59         LUT5 (Prop_lut5_I4_O)        0.124    18.060 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.433    18.493    control_unit/mainDecoder/ALU/as2/c_20
    SLICE_X19Y58         LUT5 (Prop_lut5_I4_O)        0.124    18.617 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.465    19.082    control_unit/mainDecoder/ALU/as2/c_22
    SLICE_X21Y58         LUT5 (Prop_lut5_I4_O)        0.124    19.206 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.979    20.184    control_unit/mainDecoder/ALU/as2/c_24
    SLICE_X22Y60         LUT5 (Prop_lut5_I4_O)        0.124    20.308 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.832    21.140    control_unit/mainDecoder/ALU/as2/c_26
    SLICE_X26Y59         LUT5 (Prop_lut5_I4_O)        0.124    21.264 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.600    21.864    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X26Y60         LUT5 (Prop_lut5_I4_O)        0.124    21.988 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=4, routed)           0.745    22.734    control_unit/mainDecoder/ALU/as2/c_30
    SLICE_X27Y57         LUT4 (Prop_lut4_I0_O)        0.124    22.858 r  control_unit/mainDecoder/Q_i_2__5/O
                         net (fo=1, routed)           0.407    23.265    control_unit/mainDecoder/Q_i_2__5_n_0
    SLICE_X27Y57         LUT6 (Prop_lut6_I0_O)        0.124    23.389 f  control_unit/mainDecoder/Q_i_1__109/O
                         net (fo=3, routed)           1.056    24.445    mux_1/readKeyboard_i_2
    SLICE_X23Y57         LUT6 (Prop_lut6_I3_O)        0.124    24.569 r  mux_1/readKeyboard_i_5/O
                         net (fo=1, routed)           0.800    25.369    control_unit/mainDecoder/readKeyboard_reg
    SLICE_X25Y57         LUT6 (Prop_lut6_I4_O)        0.124    25.493 r  control_unit/mainDecoder/readKeyboard_i_2/O
                         net (fo=1, routed)           0.796    26.289    control_unit/mainDecoder/readKeyboard_i_2_n_0
    SLICE_X25Y50         LUT6 (Prop_lut6_I0_O)        0.124    26.413 r  control_unit/mainDecoder/readKeyboard_i_1/O
                         net (fo=1, routed)           0.000    26.413    mem/readKeyboard_reg_1
    SLICE_X25Y50         FDRE                                         r  mem/readKeyboard_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.235ns  (logic 4.823ns (29.710%)  route 11.411ns (70.290%))
  Logic Levels:           7  (LUT3=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.656     5.325    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X22Y52         FDRE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.419     5.744 r  control_unit/mainDecoder/FSM_onehot_state_reg[11]/Q
                         net (fo=37, routed)          3.115     8.859    control_unit/mainDecoder/FSM_onehot_state_reg[11]_0
    SLICE_X26Y53         LUT3 (Prop_lut3_I0_O)        0.299     9.158 r  control_unit/mainDecoder/Q_i_9__0/O
                         net (fo=1, routed)           0.443     9.601    mux_2/mux2/Q_reg_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I2_O)        0.124     9.725 r  mux_2/mux2/Q_i_4__0/O
                         net (fo=3, routed)           0.316    10.042    control_unit/mainDecoder/SrcA[0]
    SLICE_X26Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.166 r  control_unit/mainDecoder/Q_i_5__31/O
                         net (fo=1, routed)           0.574    10.740    control_unit/mainDecoder/ALU/as2/c_1
    SLICE_X26Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.864 r  control_unit/mainDecoder/Q_i_2__27/O
                         net (fo=3, routed)           0.620    11.484    control_unit/mainDecoder/ALU/as2/c_2
    SLICE_X26Y54         LUT6 (Prop_lut6_I0_O)        0.124    11.608 r  control_unit/mainDecoder/Q_i_1__80/O
                         net (fo=2, routed)           0.917    12.525    mux_4/mux2/Q_reg_1
    SLICE_X26Y50         LUT6 (Prop_lut6_I1_O)        0.124    12.649 r  mux_4/mux2/led_OBUF[2]_inst_i_1/O
                         net (fo=66, routed)          5.426    18.074    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485    21.560 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.560    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.464ns  (logic 5.202ns (33.639%)  route 10.262ns (66.361%))
  Logic Levels:           8  (LUT3=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.656     5.325    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X22Y52         FDRE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.419     5.744 r  control_unit/mainDecoder/FSM_onehot_state_reg[11]/Q
                         net (fo=37, routed)          3.115     8.859    control_unit/mainDecoder/FSM_onehot_state_reg[11]_0
    SLICE_X26Y53         LUT3 (Prop_lut3_I0_O)        0.299     9.158 r  control_unit/mainDecoder/Q_i_9__0/O
                         net (fo=1, routed)           0.443     9.601    mux_2/mux2/Q_reg_1
    SLICE_X28Y53         LUT6 (Prop_lut6_I2_O)        0.124     9.725 r  mux_2/mux2/Q_i_4__0/O
                         net (fo=3, routed)           0.316    10.042    control_unit/mainDecoder/SrcA[0]
    SLICE_X26Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.166 r  control_unit/mainDecoder/Q_i_5__31/O
                         net (fo=1, routed)           0.574    10.740    control_unit/mainDecoder/ALU/as2/c_1
    SLICE_X26Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.864 r  control_unit/mainDecoder/Q_i_2__27/O
                         net (fo=3, routed)           0.807    11.671    control_unit/mainDecoder/ALU/as2/c_2
    SLICE_X26Y54         LUT3 (Prop_lut3_I2_O)        0.152    11.823 r  control_unit/mainDecoder/Q_i_2__26/O
                         net (fo=1, routed)           0.441    12.264    control_unit/mainDecoder/ALU/as2/c_3
    SLICE_X26Y54         LUT6 (Prop_lut6_I0_O)        0.326    12.590 r  control_unit/mainDecoder/Q_i_1__81/O
                         net (fo=2, routed)           0.667    13.257    mux_4/mux2/Q_reg_2
    SLICE_X27Y54         LUT6 (Prop_lut6_I1_O)        0.124    13.381 r  mux_4/mux2/led_OBUF[3]_inst_i_1/O
                         net (fo=66, routed)          3.898    17.279    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510    20.789 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.789    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.776ns  (logic 4.865ns (38.081%)  route 7.911ns (61.919%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.656     5.325    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X22Y52         FDRE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.419     5.744 f  control_unit/mainDecoder/FSM_onehot_state_reg[11]/Q
                         net (fo=37, routed)          3.115     8.859    control_unit/mainDecoder/FSM_onehot_state_reg[11]_0
    SLICE_X26Y53         LUT2 (Prop_lut2_I1_O)        0.327     9.186 f  control_unit/mainDecoder/Q_i_8__7/O
                         net (fo=2, routed)           0.754     9.940    control_unit/mainDecoder/Q_i_8__7_n_0
    SLICE_X25Y53         LUT6 (Prop_lut6_I2_O)        0.332    10.272 r  control_unit/mainDecoder/Q_i_3__19/O
                         net (fo=40, routed)          1.090    11.363    control_unit/mainDecoder/ALUControl[0]
    SLICE_X28Y53         LUT6 (Prop_lut6_I2_O)        0.124    11.487 r  control_unit/mainDecoder/Q_i_2__3/O
                         net (fo=2, routed)           0.689    12.176    mux_4/mux2/Q_reg_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I1_O)        0.124    12.300 r  mux_4/mux2/led_OBUF[1]_inst_i_1/O
                         net (fo=34, routed)          2.261    14.561    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539    18.100 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.100    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/readKeyboard_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.768ns  (logic 0.231ns (30.078%)  route 0.537ns (69.922%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.557     1.469    clk_IBUF_BUFG
    SLICE_X21Y52         FDRE                                         r  PC1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  PC1_reg[17]/Q
                         net (fo=11, routed)          0.203     1.813    control_unit/mainDecoder/Q[10]
    SLICE_X21Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.858 f  control_unit/mainDecoder/readKeyboard_i_4/O
                         net (fo=1, routed)           0.334     2.192    control_unit/mainDecoder/readKeyboard_i_4_n_0
    SLICE_X25Y50         LUT6 (Prop_lut6_I5_O)        0.045     2.237 r  control_unit/mainDecoder/readKeyboard_i_1/O
                         net (fo=1, routed)           0.000     2.237    mem/readKeyboard_reg_1
    SLICE_X25Y50         FDRE                                         r  mem/readKeyboard_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_7/genblk1[1].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.268ns  (logic 1.449ns (63.877%)  route 0.819ns (36.123%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.559     1.471    buf_reg_7/genblk1[1].reg1/d/clk_IBUF_BUFG
    SLICE_X28Y53         FDRE                                         r  buf_reg_7/genblk1[1].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  buf_reg_7/genblk1[1].reg1/d/Q_reg/Q
                         net (fo=1, routed)           0.191     1.826    mux_4/mux2/ALUOut[1]
    SLICE_X28Y53         LUT6 (Prop_lut6_I5_O)        0.045     1.871 r  mux_4/mux2/led_OBUF[1]_inst_i_1/O
                         net (fo=34, routed)          0.628     2.500    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.240     3.740 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.740    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_7/genblk1[0].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.429ns  (logic 1.459ns (60.065%)  route 0.970ns (39.935%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.560     1.472    buf_reg_7/genblk1[0].reg1/d/clk_IBUF_BUFG
    SLICE_X27Y52         FDRE                                         r  buf_reg_7/genblk1[0].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.128     1.600 r  buf_reg_7/genblk1[0].reg1/d/Q_reg/Q
                         net (fo=1, routed)           0.139     1.740    mux_4/mux2/ALUOut[0]
    SLICE_X27Y52         LUT5 (Prop_lut5_I4_O)        0.099     1.839 r  mux_4/mux2/led_OBUF[0]_inst_i_1/O
                         net (fo=34, routed)          0.831     2.669    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.232     3.901 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.901    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_2/genblk1[3].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.894ns  (logic 1.397ns (48.272%)  route 1.497ns (51.728%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.559     1.471    buf_reg_2/genblk1[3].reg1/d/clk_IBUF_BUFG
    SLICE_X29Y53         FDRE                                         r  buf_reg_2/genblk1[3].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  buf_reg_2/genblk1[3].reg1/d/Q_reg/Q
                         net (fo=1, routed)           0.108     1.721    mux_4/mux2/Data[3]
    SLICE_X27Y54         LUT6 (Prop_lut6_I3_O)        0.045     1.766 r  mux_4/mux2/led_OBUF[3]_inst_i_1/O
                         net (fo=66, routed)          1.389     3.154    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         1.211     4.365 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.365    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_2/genblk1[2].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.586ns  (logic 1.373ns (38.279%)  route 2.214ns (61.721%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.560     1.472    buf_reg_2/genblk1[2].reg1/d/clk_IBUF_BUFG
    SLICE_X27Y50         FDRE                                         r  buf_reg_2/genblk1[2].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  buf_reg_2/genblk1[2].reg1/d/Q_reg/Q
                         net (fo=1, routed)           0.098     1.711    mux_4/mux2/Data[2]
    SLICE_X26Y50         LUT6 (Prop_lut6_I3_O)        0.045     1.756 r  mux_4/mux2/led_OBUF[2]_inst_i_1/O
                         net (fo=66, routed)          2.116     3.872    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.187     5.059 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.059    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb_in
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.146%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in fall edge)
                                                    500.000   500.000 f  
    K17                                               0.000   500.000 f  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492   501.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076   503.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   503.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680   505.349    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538   501.811 f  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           1.760   503.571    dispDriver/clkfb_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   503.672 f  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           1.677   505.349    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           0.482     0.889    dispDriver/clkfb_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           0.546     1.460    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[28].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.837ns  (logic 0.580ns (11.991%)  route 4.257ns (88.009%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          2.234     2.690    mem/ram/Q_reg
    SLICE_X27Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.814 r  mem/ram/Q_i_1__128/O
                         net (fo=2, routed)           2.023     4.837    buf_reg_3/genblk1[28].reg1/d/Q_reg_2
    SLICE_X21Y53         FDRE                                         r  buf_reg_3/genblk1[28].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.486     4.878    buf_reg_3/genblk1[28].reg1/d/clk_IBUF_BUFG
    SLICE_X21Y53         FDRE                                         r  buf_reg_3/genblk1[28].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[26].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.671ns  (logic 0.580ns (12.417%)  route 4.091ns (87.583%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          2.116     2.572    mem/ram/Q_reg
    SLICE_X27Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.696 r  mem/ram/Q_i_1__126/O
                         net (fo=2, routed)           1.975     4.671    buf_reg_3/genblk1[26].reg1/d/Q_reg_2
    SLICE_X25Y54         FDRE                                         r  buf_reg_3/genblk1[26].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.482     4.874    buf_reg_3/genblk1[26].reg1/d/clk_IBUF_BUFG
    SLICE_X25Y54         FDRE                                         r  buf_reg_3/genblk1[26].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/genblk1[0].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.662ns  (logic 0.704ns (15.101%)  route 3.958ns (84.899%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          2.129     2.585    mem/ram/Q_reg
    SLICE_X26Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.709 r  mem/ram/Q_i_2/O
                         net (fo=2, routed)           1.829     4.538    control_unit/mainDecoder/Q_reg_35
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.662 r  control_unit/mainDecoder/Q_i_1__8/O
                         net (fo=1, routed)           0.000     4.662    buf_reg_2/genblk1[0].reg1/d/Q_reg_0
    SLICE_X25Y51         FDRE                                         r  buf_reg_2/genblk1[0].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.483     4.875    buf_reg_2/genblk1[0].reg1/d/clk_IBUF_BUFG
    SLICE_X25Y51         FDRE                                         r  buf_reg_2/genblk1[0].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[0].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.634ns  (logic 0.704ns (15.192%)  route 3.930ns (84.808%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          2.129     2.585    mem/ram/Q_reg
    SLICE_X26Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.709 r  mem/ram/Q_i_2/O
                         net (fo=2, routed)           1.801     4.510    control_unit/mainDecoder/Q_reg_35
    SLICE_X22Y50         LUT6 (Prop_lut6_I1_O)        0.124     4.634 r  control_unit/mainDecoder/Q_i_1__13/O
                         net (fo=1, routed)           0.000     4.634    buf_reg_3/genblk1[0].reg1/d/Q_reg_2
    SLICE_X22Y50         FDRE                                         r  buf_reg_3/genblk1[0].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.483     4.875    buf_reg_3/genblk1[0].reg1/d/clk_IBUF_BUFG
    SLICE_X22Y50         FDRE                                         r  buf_reg_3/genblk1[0].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[4].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.543ns  (logic 0.704ns (15.496%)  route 3.839ns (84.504%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          2.034     2.490    mem/ram/Q_reg
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124     2.614 r  mem/ram/Q_i_2__1/O
                         net (fo=2, routed)           1.805     4.419    control_unit/mainDecoder/Q_reg_37
    SLICE_X22Y50         LUT6 (Prop_lut6_I1_O)        0.124     4.543 r  control_unit/mainDecoder/Q_i_1__11/O
                         net (fo=1, routed)           0.000     4.543    buf_reg_3/genblk1[4].reg1/d/Q_reg_1
    SLICE_X22Y50         FDRE                                         r  buf_reg_3/genblk1[4].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.483     4.875    buf_reg_3/genblk1[4].reg1/d/clk_IBUF_BUFG
    SLICE_X22Y50         FDRE                                         r  buf_reg_3/genblk1[4].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[19].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.539ns  (logic 0.580ns (12.779%)  route 3.959ns (87.221%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          2.385     2.841    mem/ram/Q_reg
    SLICE_X26Y28         LUT6 (Prop_lut6_I5_O)        0.124     2.965 r  mem/ram/Q_i_1__121/O
                         net (fo=2, routed)           1.573     4.539    buf_reg_3/genblk1[19].reg1/d/Q_reg_2
    SLICE_X25Y53         FDRE                                         r  buf_reg_3/genblk1[19].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.482     4.874    buf_reg_3/genblk1[19].reg1/d/clk_IBUF_BUFG
    SLICE_X25Y53         FDRE                                         r  buf_reg_3/genblk1[19].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/genblk1[22].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.454ns  (logic 0.580ns (13.023%)  route 3.874ns (86.977%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          2.023     2.479    mem/ram/Q_reg
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124     2.603 r  mem/ram/Q_i_1__122/O
                         net (fo=2, routed)           1.851     4.454    buf_reg_2/genblk1[22].reg1/d/Q_reg_1
    SLICE_X19Y54         FDRE                                         r  buf_reg_2/genblk1[22].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.487     4.879    buf_reg_2/genblk1[22].reg1/d/clk_IBUF_BUFG
    SLICE_X19Y54         FDRE                                         r  buf_reg_2/genblk1[22].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/genblk1[19].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.359ns  (logic 0.580ns (13.306%)  route 3.779ns (86.694%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          2.385     2.841    mem/ram/Q_reg
    SLICE_X26Y28         LUT6 (Prop_lut6_I5_O)        0.124     2.965 r  mem/ram/Q_i_1__121/O
                         net (fo=2, routed)           1.394     4.359    buf_reg_2/genblk1[19].reg1/d/Q_reg_1
    SLICE_X23Y50         FDRE                                         r  buf_reg_2/genblk1[19].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.483     4.875    buf_reg_2/genblk1[19].reg1/d/clk_IBUF_BUFG
    SLICE_X23Y50         FDRE                                         r  buf_reg_2/genblk1[19].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[1].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.340ns  (logic 0.704ns (16.223%)  route 3.636ns (83.777%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          1.976     2.432    mem/ram/Q_reg
    SLICE_X25Y28         LUT6 (Prop_lut6_I5_O)        0.124     2.556 r  mem/ram/Q_i_2__0/O
                         net (fo=2, routed)           1.660     4.216    control_unit/mainDecoder/Q_reg_36
    SLICE_X22Y50         LUT6 (Prop_lut6_I1_O)        0.124     4.340 r  control_unit/mainDecoder/Q_i_1__12/O
                         net (fo=1, routed)           0.000     4.340    buf_reg_3/genblk1[1].reg1/d/Q_reg_5
    SLICE_X22Y50         FDRE                                         r  buf_reg_3/genblk1[1].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.483     4.875    buf_reg_3/genblk1[1].reg1/d/clk_IBUF_BUFG
    SLICE_X22Y50         FDRE                                         r  buf_reg_3/genblk1[1].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[24].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.339ns  (logic 0.580ns (13.366%)  route 3.759ns (86.634%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          2.035     2.491    mem/ram/Q_reg
    SLICE_X25Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.615 r  mem/ram/Q_i_1__124/O
                         net (fo=2, routed)           1.724     4.339    buf_reg_3/genblk1[24].reg1/d/Q_reg_2
    SLICE_X25Y52         FDRE                                         r  buf_reg_3/genblk1[24].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.483     4.875    buf_reg_3/genblk1[24].reg1/d/clk_IBUF_BUFG
    SLICE_X25Y52         FDRE                                         r  buf_reg_3/genblk1[24].reg1/d/Q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/genblk1[30].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.186ns (30.865%)  route 0.417ns (69.135%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          0.222     0.363    control_unit/mainDecoder/Q_reg_34
    SLICE_X25Y50         LUT6 (Prop_lut6_I5_O)        0.045     0.408 r  control_unit/mainDecoder/Q_i_1__3/O
                         net (fo=2, routed)           0.194     0.603    buf_reg_2/genblk1[30].reg1/d/ReadData[0]
    SLICE_X25Y51         FDRE                                         r  buf_reg_2/genblk1[30].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.826     1.985    buf_reg_2/genblk1[30].reg1/d/clk_IBUF_BUFG
    SLICE_X25Y51         FDRE                                         r  buf_reg_2/genblk1[30].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/genblk1[5].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.575%)  route 0.422ns (69.425%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          0.200     0.341    control_unit/mainDecoder/Q_reg_34
    SLICE_X23Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.386 r  control_unit/mainDecoder/Q_i_1__7/O
                         net (fo=2, routed)           0.222     0.608    buf_reg_2/genblk1[5].reg1/d/ReadData[0]
    SLICE_X22Y50         FDRE                                         r  buf_reg_2/genblk1[5].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.826     1.985    buf_reg_2/genblk1[5].reg1/d/clk_IBUF_BUFG
    SLICE_X22Y50         FDRE                                         r  buf_reg_2/genblk1[5].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[16].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.186ns (29.978%)  route 0.434ns (70.022%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          0.168     0.309    control_unit/mainDecoder/Q_reg_34
    SLICE_X25Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  control_unit/mainDecoder/Q_i_1__5/O
                         net (fo=3, routed)           0.266     0.620    buf_reg_3/genblk1[16].reg1/d/ReadData[0]
    SLICE_X22Y57         FDRE                                         r  buf_reg_3/genblk1[16].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.824     1.983    buf_reg_3/genblk1[16].reg1/d/clk_IBUF_BUFG
    SLICE_X22Y57         FDRE                                         r  buf_reg_3/genblk1[16].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/genblk1[7].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.085%)  route 0.476ns (71.915%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          0.261     0.402    control_unit/mainDecoder/Q_reg_34
    SLICE_X23Y48         LUT6 (Prop_lut6_I5_O)        0.045     0.447 r  control_unit/mainDecoder/Q_i_1__6/O
                         net (fo=2, routed)           0.215     0.662    buf_reg_2/genblk1[7].reg1/d/ReadData[0]
    SLICE_X22Y50         FDRE                                         r  buf_reg_2/genblk1[7].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.826     1.985    buf_reg_2/genblk1[7].reg1/d/clk_IBUF_BUFG
    SLICE_X22Y50         FDRE                                         r  buf_reg_2/genblk1[7].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[5].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.388%)  route 0.493ns (72.612%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          0.200     0.341    control_unit/mainDecoder/Q_reg_34
    SLICE_X23Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.386 r  control_unit/mainDecoder/Q_i_1__7/O
                         net (fo=2, routed)           0.293     0.679    buf_reg_3/genblk1[5].reg1/d/ReadData[0]
    SLICE_X23Y53         FDRE                                         r  buf_reg_3/genblk1[5].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.825     1.984    buf_reg_3/genblk1[5].reg1/d/clk_IBUF_BUFG
    SLICE_X23Y53         FDRE                                         r  buf_reg_3/genblk1[5].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/genblk1[16].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.386%)  route 0.493ns (72.614%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          0.168     0.309    control_unit/mainDecoder/Q_reg_34
    SLICE_X25Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  control_unit/mainDecoder/Q_i_1__5/O
                         net (fo=3, routed)           0.325     0.679    buf_reg_2/genblk1[16].reg1/d/ReadData[0]
    SLICE_X22Y58         FDRE                                         r  buf_reg_2/genblk1[16].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.824     1.983    buf_reg_2/genblk1[16].reg1/d/clk_IBUF_BUFG
    SLICE_X22Y58         FDRE                                         r  buf_reg_2/genblk1[16].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[8].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.074%)  route 0.527ns (73.926%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          0.275     0.416    control_unit/mainDecoder/Q_reg_34
    SLICE_X22Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.461 r  control_unit/mainDecoder/Q_i_1/O
                         net (fo=2, routed)           0.252     0.713    buf_reg_3/genblk1[8].reg1/d/ReadData[0]
    SLICE_X22Y55         FDRE                                         r  buf_reg_3/genblk1[8].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.825     1.984    buf_reg_3/genblk1[8].reg1/d/clk_IBUF_BUFG
    SLICE_X22Y55         FDRE                                         r  buf_reg_3/genblk1[8].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[7].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.714ns  (logic 0.186ns (26.043%)  route 0.528ns (73.957%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          0.261     0.402    control_unit/mainDecoder/Q_reg_34
    SLICE_X23Y48         LUT6 (Prop_lut6_I5_O)        0.045     0.447 r  control_unit/mainDecoder/Q_i_1__6/O
                         net (fo=2, routed)           0.267     0.714    buf_reg_3/genblk1[7].reg1/d/ReadData[0]
    SLICE_X23Y53         FDRE                                         r  buf_reg_3/genblk1[7].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.825     1.984    buf_reg_3/genblk1[7].reg1/d/clk_IBUF_BUFG
    SLICE_X23Y53         FDRE                                         r  buf_reg_3/genblk1[7].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[16].reg1/d/Q_reg_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.432%)  route 0.545ns (74.568%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          0.168     0.309    control_unit/mainDecoder/Q_reg_34
    SLICE_X25Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  control_unit/mainDecoder/Q_i_1__5/O
                         net (fo=3, routed)           0.377     0.731    buf_reg_3/genblk1[16].reg1/d/ReadData[0]
    SLICE_X25Y58         FDRE                                         r  buf_reg_3/genblk1[16].reg1/d/Q_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.824     1.983    buf_reg_3/genblk1[16].reg1/d/clk_IBUF_BUFG
    SLICE_X25Y58         FDRE                                         r  buf_reg_3/genblk1[16].reg1/d/Q_reg_rep/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/genblk1[15].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.091%)  route 0.555ns (74.909%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          0.343     0.484    control_unit/mainDecoder/Q_reg_34
    SLICE_X22Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.529 r  control_unit/mainDecoder/Q_i_1__0/O
                         net (fo=3, routed)           0.212     0.741    buf_reg_2/genblk1[15].reg1/d/ReadData[0]
    SLICE_X22Y56         FDRE                                         r  buf_reg_2/genblk1[15].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.825     1.984    buf_reg_2/genblk1[15].reg1/d/clk_IBUF_BUFG
    SLICE_X22Y56         FDRE                                         r  buf_reg_2/genblk1[15].reg1/d/Q_reg/C





