INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pnic/mkxue/Clone/BBQ/hardware/bbq-xilinx/hardware/hardware.sim/sim_1/synth/func/xsim/tb_bbq_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bbq
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_HD12
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_HD19
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_HD26
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_HD5
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr_HD16
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr_HD23
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr_HD30
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr_HD9
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width_HD10
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width_HD17
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width_HD24
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width_HD31
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_HD11
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_HD18
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_HD25
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_HD32
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top_HD15
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top_HD22
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top_HD29
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top_HD8
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_4_HD13
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_4_HD20
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_4_HD27
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_4_HD6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_4_synth_HD14
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_4_synth_HD21
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_4_synth_HD28
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_4_synth_HD7
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_5
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_5_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_memory
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pnic/mkxue/Clone/BBQ/hardware/bbq-xilinx/hardware/hardware.srcs/sources_1/new/heap_ops.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pnic/mkxue/Clone/BBQ/hardware/bbq-xilinx/hardware/hardware.srcs/sources_1/new/bbq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bbq
WARNING: [VRFC 10-3609] overwriting previous definition of module 'bbq' [/home/pnic/mkxue/Clone/BBQ/hardware/bbq-xilinx/hardware/hardware.srcs/sources_1/new/bbq.sv:32]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pnic/mkxue/Clone/BBQ/hardware/bbq-xilinx/hardware/hardware.srcs/sources_1/new/ffs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ffs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pnic/mkxue/Clone/BBQ/hardware/bbq-xilinx/hardware/hardware.srcs/sim_1/new/tb_bbq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bbq
