INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_15/project_15.srcs/sources_1/new/evm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-311] analyzing module clk_fast
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-311] analyzing module digital_Safe
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_15/project_15.srcs/sim_2/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_safe
