# VerilogTemplateUsingPython
In this project I generate a Verilog design template using scripting language Python in addition to generating a Testbench template for this design
