ARM GAS  /tmp/cc4ChK3x.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"NRF24L01.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c"
  20              		.section	.text.CE_Disable,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	CE_Disable:
  27              	.LFB137:
   1:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** /*
   2:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c ****   *************************************************************************************************
   3:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c ****   *************************************************************************************************
   4:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c ****   *************************************************************************************************
   5:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
   6:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c ****   File:		  NRF24L01.c
   7:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c ****   Author:     ControllersTech.com
   8:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c ****   Updated:    30th APRIL 2021
   9:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
  10:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c ****   *************************************************************************************************
  11:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c ****   Copyright (C) 2017 ControllersTech.com
  12:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
  13:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c ****   This is a free software under the GNU license, you can redistribute it and/or modify it under the
  14:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c ****   of the GNU General Public License version 3 as published by the Free Software Foundation.
  15:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c ****   This software library is shared with public for educational purposes, without WARRANTY and Author
  16:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c ****   or indirectly by this software, read more about this on the GNU General Public License.
  17:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
  18:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c ****   *************************************************************************************************
  19:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** */
  20:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** #include "NRF24L01.h"
  21:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
  22:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** extern SPI_HandleTypeDef hspi3;
  23:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** #define NRF24_SPI &hspi3
  24:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
  25:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
  26:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** // THESE VALUES ARE MANUALLY CONFIGURED FOR SPECIFIC STM32!!!!!!!!
  27:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** #define NRF24_CE_PORT   GPIOB
  28:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** #define NRF24_CE_PIN    GPIO_PIN_6
  29:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** #define NRF24_CSN_PORT   GPIOB
  30:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** #define NRF24_CSN_PIN    GPIO_PIN_7
  31:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** #define nRF24_TEST_ADDR  "nRF24"
ARM GAS  /tmp/cc4ChK3x.s 			page 2


  32:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
  33:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
  34:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** // HAL_StatusTypeDef hal_result;
  35:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** static void CS_Select(void)
  36:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** {
  37:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	HAL_GPIO_WritePin(NRF24_CSN_PORT, NRF24_CSN_PIN, GPIO_PIN_RESET);
  38:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** }
  39:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
  40:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** static void CS_UnSelect(void)
  41:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** {
  42:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	HAL_GPIO_WritePin(NRF24_CSN_PORT, NRF24_CSN_PIN, GPIO_PIN_SET);
  43:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** }
  44:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
  45:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** static void CE_Enable(void)
  46:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** {
  47:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	HAL_GPIO_WritePin(NRF24_CE_PORT, NRF24_CE_PIN, GPIO_PIN_SET);
  48:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** }
  49:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
  50:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** static void CE_Disable(void)
  51:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** {
  28              		.loc 1 51 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  52:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	HAL_GPIO_WritePin(NRF24_CE_PORT, NRF24_CE_PIN, GPIO_PIN_RESET);
  37              		.loc 1 52 2 view .LVU1
  38 0002 0022     		movs	r2, #0
  39 0004 4021     		movs	r1, #64
  40 0006 0248     		ldr	r0, .L3
  41 0008 FFF7FEFF 		bl	HAL_GPIO_WritePin
  42              	.LVL0:
  53:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** }
  43              		.loc 1 53 1 is_stmt 0 view .LVU2
  44 000c 08BD     		pop	{r3, pc}
  45              	.L4:
  46 000e 00BF     		.align	2
  47              	.L3:
  48 0010 00040240 		.word	1073873920
  49              		.cfi_endproc
  50              	.LFE137:
  52              		.section	.text.CS_Select,"ax",%progbits
  53              		.align	1
  54              		.syntax unified
  55              		.thumb
  56              		.thumb_func
  58              	CS_Select:
  59              	.LFB134:
  36:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	HAL_GPIO_WritePin(NRF24_CSN_PORT, NRF24_CSN_PIN, GPIO_PIN_RESET);
  60              		.loc 1 36 1 is_stmt 1 view -0
  61              		.cfi_startproc
  62              		@ args = 0, pretend = 0, frame = 0
  63              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cc4ChK3x.s 			page 3


  64 0000 08B5     		push	{r3, lr}
  65              	.LCFI1:
  66              		.cfi_def_cfa_offset 8
  67              		.cfi_offset 3, -8
  68              		.cfi_offset 14, -4
  37:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** }
  69              		.loc 1 37 2 view .LVU4
  70 0002 0022     		movs	r2, #0
  71 0004 8021     		movs	r1, #128
  72 0006 0248     		ldr	r0, .L7
  73 0008 FFF7FEFF 		bl	HAL_GPIO_WritePin
  74              	.LVL1:
  38:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
  75              		.loc 1 38 1 is_stmt 0 view .LVU5
  76 000c 08BD     		pop	{r3, pc}
  77              	.L8:
  78 000e 00BF     		.align	2
  79              	.L7:
  80 0010 00040240 		.word	1073873920
  81              		.cfi_endproc
  82              	.LFE134:
  84              		.section	.text.CS_UnSelect,"ax",%progbits
  85              		.align	1
  86              		.syntax unified
  87              		.thumb
  88              		.thumb_func
  90              	CS_UnSelect:
  91              	.LFB135:
  41:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	HAL_GPIO_WritePin(NRF24_CSN_PORT, NRF24_CSN_PIN, GPIO_PIN_SET);
  92              		.loc 1 41 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 0
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96 0000 08B5     		push	{r3, lr}
  97              	.LCFI2:
  98              		.cfi_def_cfa_offset 8
  99              		.cfi_offset 3, -8
 100              		.cfi_offset 14, -4
  42:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** }
 101              		.loc 1 42 2 view .LVU7
 102 0002 0122     		movs	r2, #1
 103 0004 8021     		movs	r1, #128
 104 0006 0248     		ldr	r0, .L11
 105 0008 FFF7FEFF 		bl	HAL_GPIO_WritePin
 106              	.LVL2:
  43:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 107              		.loc 1 43 1 is_stmt 0 view .LVU8
 108 000c 08BD     		pop	{r3, pc}
 109              	.L12:
 110 000e 00BF     		.align	2
 111              	.L11:
 112 0010 00040240 		.word	1073873920
 113              		.cfi_endproc
 114              	.LFE135:
 116              		.section	.text.CE_Enable,"ax",%progbits
 117              		.align	1
 118              		.syntax unified
ARM GAS  /tmp/cc4ChK3x.s 			page 4


 119              		.thumb
 120              		.thumb_func
 122              	CE_Enable:
 123              	.LFB136:
  46:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	HAL_GPIO_WritePin(NRF24_CE_PORT, NRF24_CE_PIN, GPIO_PIN_SET);
 124              		.loc 1 46 1 is_stmt 1 view -0
 125              		.cfi_startproc
 126              		@ args = 0, pretend = 0, frame = 0
 127              		@ frame_needed = 0, uses_anonymous_args = 0
 128 0000 08B5     		push	{r3, lr}
 129              	.LCFI3:
 130              		.cfi_def_cfa_offset 8
 131              		.cfi_offset 3, -8
 132              		.cfi_offset 14, -4
  47:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** }
 133              		.loc 1 47 2 view .LVU10
 134 0002 0122     		movs	r2, #1
 135 0004 4021     		movs	r1, #64
 136 0006 0248     		ldr	r0, .L15
 137 0008 FFF7FEFF 		bl	HAL_GPIO_WritePin
 138              	.LVL3:
  48:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 139              		.loc 1 48 1 is_stmt 0 view .LVU11
 140 000c 08BD     		pop	{r3, pc}
 141              	.L16:
 142 000e 00BF     		.align	2
 143              	.L15:
 144 0010 00040240 		.word	1073873920
 145              		.cfi_endproc
 146              	.LFE136:
 148              		.section	.text.nrf24_writeMulti,"ax",%progbits
 149              		.align	1
 150              		.syntax unified
 151              		.thumb
 152              		.thumb_func
 154              	nrf24_writeMulti:
 155              	.LVL4:
 156              	.LFB139:
  54:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
  55:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** // write a single byte to the particular register
  56:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** static HAL_StatusTypeDef nrf24_write(uint8_t Reg, uint8_t Data)
  57:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** {
  58:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	HAL_StatusTypeDef status = HAL_OK;
  59:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	uint8_t buf[2];
  60:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	buf[0] = Reg|1<<5;
  61:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	buf[1] = Data;
  62:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
  63:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// Pull the CS Pin LOW to select the device
  64:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	CS_Select();
  65:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
  66:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= HAL_SPI_Transmit(NRF24_SPI, buf, 2, 1000);
  67:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
  68:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// Pull the CS HIGH to release the device
  69:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	CS_UnSelect();
  70:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
  71:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	return status;
  72:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** }
ARM GAS  /tmp/cc4ChK3x.s 			page 5


  73:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
  74:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** //write multiple bytes starting from a particular register
  75:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** static HAL_StatusTypeDef nrf24_writeMulti(uint8_t Reg, uint8_t *data, int size)
  76:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** {
 157              		.loc 1 76 1 is_stmt 1 view -0
 158              		.cfi_startproc
 159              		@ args = 0, pretend = 0, frame = 8
 160              		@ frame_needed = 0, uses_anonymous_args = 0
 161              		.loc 1 76 1 is_stmt 0 view .LVU13
 162 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 163              	.LCFI4:
 164              		.cfi_def_cfa_offset 20
 165              		.cfi_offset 4, -20
 166              		.cfi_offset 5, -16
 167              		.cfi_offset 6, -12
 168              		.cfi_offset 7, -8
 169              		.cfi_offset 14, -4
 170 0002 83B0     		sub	sp, sp, #12
 171              	.LCFI5:
 172              		.cfi_def_cfa_offset 32
 173 0004 0D46     		mov	r5, r1
 174 0006 1646     		mov	r6, r2
  77:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	HAL_StatusTypeDef status = HAL_OK;
 175              		.loc 1 77 2 is_stmt 1 view .LVU14
 176              	.LVL5:
  78:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	uint8_t buf[2];
 177              		.loc 1 78 2 view .LVU15
  79:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	buf[0] = Reg|1<<5;
 178              		.loc 1 79 2 view .LVU16
 179              		.loc 1 79 9 is_stmt 0 view .LVU17
 180 0008 40F02000 		orr	r0, r0, #32
 181              	.LVL6:
 182              		.loc 1 79 9 view .LVU18
 183 000c 8DF80400 		strb	r0, [sp, #4]
  80:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** //	buf[1] = Data;
  81:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
  82:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// Pull the CS Pin LOW to select the device
  83:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	CS_Select();
 184              		.loc 1 83 2 is_stmt 1 view .LVU19
 185 0010 FFF7FEFF 		bl	CS_Select
 186              	.LVL7:
  84:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
  85:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= HAL_SPI_Transmit(NRF24_SPI, buf, 1, 100);
 187              		.loc 1 85 2 view .LVU20
 188              		.loc 1 85 12 is_stmt 0 view .LVU21
 189 0014 0A4F     		ldr	r7, .L19
 190 0016 6423     		movs	r3, #100
 191 0018 0122     		movs	r2, #1
 192 001a 01A9     		add	r1, sp, #4
 193 001c 3846     		mov	r0, r7
 194 001e FFF7FEFF 		bl	HAL_SPI_Transmit
 195              	.LVL8:
 196 0022 0446     		mov	r4, r0
 197              	.LVL9:
  86:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= HAL_SPI_Transmit(NRF24_SPI, data, size, 1000);
 198              		.loc 1 86 2 is_stmt 1 view .LVU22
 199              		.loc 1 86 12 is_stmt 0 view .LVU23
ARM GAS  /tmp/cc4ChK3x.s 			page 6


 200 0024 4FF47A73 		mov	r3, #1000
 201 0028 B2B2     		uxth	r2, r6
 202 002a 2946     		mov	r1, r5
 203 002c 3846     		mov	r0, r7
 204 002e FFF7FEFF 		bl	HAL_SPI_Transmit
 205              	.LVL10:
 206              		.loc 1 86 9 discriminator 1 view .LVU24
 207 0032 0443     		orrs	r4, r4, r0
 208              	.LVL11:
 209              		.loc 1 86 9 discriminator 1 view .LVU25
 210 0034 E4B2     		uxtb	r4, r4
 211              	.LVL12:
  87:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
  88:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// Pull the CS HIGH to release the device
  89:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	CS_UnSelect();
 212              		.loc 1 89 2 is_stmt 1 view .LVU26
 213 0036 FFF7FEFF 		bl	CS_UnSelect
 214              	.LVL13:
  90:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	return status;
 215              		.loc 1 90 2 view .LVU27
  91:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** }
 216              		.loc 1 91 1 is_stmt 0 view .LVU28
 217 003a 2046     		mov	r0, r4
 218 003c 03B0     		add	sp, sp, #12
 219              	.LCFI6:
 220              		.cfi_def_cfa_offset 20
 221              		@ sp needed
 222 003e F0BD     		pop	{r4, r5, r6, r7, pc}
 223              	.LVL14:
 224              	.L20:
 225              		.loc 1 91 1 view .LVU29
 226              		.align	2
 227              	.L19:
 228 0040 00000000 		.word	hspi3
 229              		.cfi_endproc
 230              	.LFE139:
 232              		.section	.text.nrf24_write,"ax",%progbits
 233              		.align	1
 234              		.syntax unified
 235              		.thumb
 236              		.thumb_func
 238              	nrf24_write:
 239              	.LVL15:
 240              	.LFB138:
  57:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	HAL_StatusTypeDef status = HAL_OK;
 241              		.loc 1 57 1 is_stmt 1 view -0
 242              		.cfi_startproc
 243              		@ args = 0, pretend = 0, frame = 8
 244              		@ frame_needed = 0, uses_anonymous_args = 0
  57:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	HAL_StatusTypeDef status = HAL_OK;
 245              		.loc 1 57 1 is_stmt 0 view .LVU31
 246 0000 10B5     		push	{r4, lr}
 247              	.LCFI7:
 248              		.cfi_def_cfa_offset 8
 249              		.cfi_offset 4, -8
 250              		.cfi_offset 14, -4
 251 0002 82B0     		sub	sp, sp, #8
ARM GAS  /tmp/cc4ChK3x.s 			page 7


 252              	.LCFI8:
 253              		.cfi_def_cfa_offset 16
  58:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	uint8_t buf[2];
 254              		.loc 1 58 2 is_stmt 1 view .LVU32
 255              	.LVL16:
  59:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	buf[0] = Reg|1<<5;
 256              		.loc 1 59 2 view .LVU33
  60:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	buf[1] = Data;
 257              		.loc 1 60 2 view .LVU34
  60:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	buf[1] = Data;
 258              		.loc 1 60 9 is_stmt 0 view .LVU35
 259 0004 40F02000 		orr	r0, r0, #32
 260              	.LVL17:
  60:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	buf[1] = Data;
 261              		.loc 1 60 9 view .LVU36
 262 0008 8DF80400 		strb	r0, [sp, #4]
  61:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 263              		.loc 1 61 2 is_stmt 1 view .LVU37
  61:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 264              		.loc 1 61 9 is_stmt 0 view .LVU38
 265 000c 8DF80510 		strb	r1, [sp, #5]
  64:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 266              		.loc 1 64 2 is_stmt 1 view .LVU39
 267 0010 FFF7FEFF 		bl	CS_Select
 268              	.LVL18:
  66:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 269              		.loc 1 66 2 view .LVU40
  66:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 270              		.loc 1 66 12 is_stmt 0 view .LVU41
 271 0014 4FF47A73 		mov	r3, #1000
 272 0018 0222     		movs	r2, #2
 273 001a 01A9     		add	r1, sp, #4
 274 001c 0448     		ldr	r0, .L23
 275 001e FFF7FEFF 		bl	HAL_SPI_Transmit
 276              	.LVL19:
 277 0022 0446     		mov	r4, r0
 278              	.LVL20:
  69:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 279              		.loc 1 69 2 is_stmt 1 view .LVU42
 280 0024 FFF7FEFF 		bl	CS_UnSelect
 281              	.LVL21:
  71:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** }
 282              		.loc 1 71 2 view .LVU43
  72:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 283              		.loc 1 72 1 is_stmt 0 view .LVU44
 284 0028 2046     		mov	r0, r4
 285 002a 02B0     		add	sp, sp, #8
 286              	.LCFI9:
 287              		.cfi_def_cfa_offset 8
 288              		@ sp needed
 289 002c 10BD     		pop	{r4, pc}
 290              	.LVL22:
 291              	.L24:
  72:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 292              		.loc 1 72 1 view .LVU45
 293 002e 00BF     		.align	2
 294              	.L23:
ARM GAS  /tmp/cc4ChK3x.s 			page 8


 295 0030 00000000 		.word	hspi3
 296              		.cfi_endproc
 297              	.LFE138:
 299              		.section	.rodata.nrf24_reset.str1.4,"aMS",%progbits,1
 300              		.align	2
 301              	.LC0:
 302 0000 E7E7E7E7 		.ascii	"\347\347\347\347\347\000"
 302      E700
 303 0006 0000     		.align	2
 304              	.LC1:
 305 0008 C2C2C2C2 		.ascii	"\302\302\302\302\302\000"
 305      C200
 306              		.section	.text.nrf24_reset,"ax",%progbits
 307              		.align	1
 308              		.syntax unified
 309              		.thumb
 310              		.thumb_func
 312              	nrf24_reset:
 313              	.LVL23:
 314              	.LFB143:
  92:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
  93:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
  94:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** static HAL_StatusTypeDef nrf24_read(uint8_t reg, uint8_t* data)
  95:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** {
  96:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// uint8_t data=0;
  97:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
  98:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// Pull the CS Pin LOW to select the device
  99:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	HAL_StatusTypeDef status = HAL_OK;
 100:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	CS_Select();
 101:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 102:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= HAL_SPI_Transmit(NRF24_SPI, &reg, 1, 100);
 103:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= HAL_SPI_Receive(NRF24_SPI, data, 1, 100);
 104:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 105:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// Pull the CS HIGH to release the device
 106:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	CS_UnSelect();
 107:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 108:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	return status;
 109:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** }
 110:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 111:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 112:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** /* Read multiple bytes from the register */
 113:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** static HAL_StatusTypeDef nrf24_readMulti(uint8_t Reg, uint8_t *data, int size)
 114:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** {
 115:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	HAL_StatusTypeDef status = HAL_OK;
 116:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// Pull the CS Pin LOW to select the device
 117:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	CS_Select();
 118:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 119:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= HAL_SPI_Transmit(NRF24_SPI, &Reg, 1, 100);
 120:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= HAL_SPI_Receive(NRF24_SPI, data, size, 1000);
 121:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 122:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// Pull the CS HIGH to release the device
 123:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	CS_UnSelect();
 124:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	return status;
 125:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** }
 126:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 127:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 128:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** // send the command to the NRF
ARM GAS  /tmp/cc4ChK3x.s 			page 9


 129:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** static HAL_StatusTypeDef nrf24_send_cmd(uint8_t cmd)
 130:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** {
 131:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	HAL_StatusTypeDef status = HAL_OK;
 132:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// Pull the CS Pin LOW to select the device
 133:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	CS_Select();
 134:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 135:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= HAL_SPI_Transmit(NRF24_SPI, &cmd, 1, 100);
 136:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 137:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// Pull the CS HIGH to release the device
 138:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	CS_UnSelect();
 139:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	return status;
 140:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** }
 141:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 142:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** static HAL_StatusTypeDef nrf24_reset(uint8_t reg)
 143:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** {
 315              		.loc 1 143 1 is_stmt 1 view -0
 316              		.cfi_startproc
 317              		@ args = 0, pretend = 0, frame = 24
 318              		@ frame_needed = 0, uses_anonymous_args = 0
 319              		.loc 1 143 1 is_stmt 0 view .LVU47
 320 0000 30B5     		push	{r4, r5, lr}
 321              	.LCFI10:
 322              		.cfi_def_cfa_offset 12
 323              		.cfi_offset 4, -12
 324              		.cfi_offset 5, -8
 325              		.cfi_offset 14, -4
 326 0002 87B0     		sub	sp, sp, #28
 327              	.LCFI11:
 328              		.cfi_def_cfa_offset 40
 144:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	HAL_StatusTypeDef status = HAL_OK;
 329              		.loc 1 144 2 is_stmt 1 view .LVU48
 330              	.LVL24:
 145:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	if (reg == STATUS)
 331              		.loc 1 145 2 view .LVU49
 332              		.loc 1 145 5 is_stmt 0 view .LVU50
 333 0004 0728     		cmp	r0, #7
 334 0006 00F0B480 		beq	.L30
 146:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	{
 147:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		status |= nrf24_write(STATUS, 0x00);
 148:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	}
 149:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 150:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	else if (reg == FIFO_STATUS)
 335              		.loc 1 150 7 is_stmt 1 view .LVU51
 336              		.loc 1 150 10 is_stmt 0 view .LVU52
 337 000a 1728     		cmp	r0, #23
 338 000c 00F0B580 		beq	.L31
 339              	.LBB2:
 151:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	{
 152:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		status |= nrf24_write(FIFO_STATUS, 0x11);
 153:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	}
 154:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 155:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	else {
 156:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write(CONFIG, 0x08);
 340              		.loc 1 156 2 is_stmt 1 view .LVU53
 341              		.loc 1 156 12 is_stmt 0 view .LVU54
 342 0010 0821     		movs	r1, #8
 343 0012 0020     		movs	r0, #0
ARM GAS  /tmp/cc4ChK3x.s 			page 10


 344              	.LVL25:
 345              		.loc 1 156 12 view .LVU55
 346 0014 FFF7FEFF 		bl	nrf24_write
 347              	.LVL26:
 348 0018 0446     		mov	r4, r0
 349              	.LVL27:
 157:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write(EN_AA, 0x3F);
 350              		.loc 1 157 2 is_stmt 1 view .LVU56
 351              		.loc 1 157 12 is_stmt 0 view .LVU57
 352 001a 3F21     		movs	r1, #63
 353 001c 0120     		movs	r0, #1
 354 001e FFF7FEFF 		bl	nrf24_write
 355              	.LVL28:
 356              		.loc 1 157 9 discriminator 1 view .LVU58
 357 0022 0443     		orrs	r4, r4, r0
 358              	.LVL29:
 359              		.loc 1 157 9 discriminator 1 view .LVU59
 360 0024 E4B2     		uxtb	r4, r4
 361              	.LVL30:
 158:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write(EN_RXADDR, 0x03);
 362              		.loc 1 158 2 is_stmt 1 view .LVU60
 363              		.loc 1 158 12 is_stmt 0 view .LVU61
 364 0026 0321     		movs	r1, #3
 365 0028 0220     		movs	r0, #2
 366 002a FFF7FEFF 		bl	nrf24_write
 367              	.LVL31:
 368              		.loc 1 158 9 discriminator 1 view .LVU62
 369 002e 0443     		orrs	r4, r4, r0
 370              	.LVL32:
 371              		.loc 1 158 9 discriminator 1 view .LVU63
 372 0030 E4B2     		uxtb	r4, r4
 373              	.LVL33:
 159:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write(SETUP_AW, 0x03);
 374              		.loc 1 159 2 is_stmt 1 view .LVU64
 375              		.loc 1 159 12 is_stmt 0 view .LVU65
 376 0032 0321     		movs	r1, #3
 377 0034 0846     		mov	r0, r1
 378 0036 FFF7FEFF 		bl	nrf24_write
 379              	.LVL34:
 380              		.loc 1 159 9 discriminator 1 view .LVU66
 381 003a 0443     		orrs	r4, r4, r0
 382              	.LVL35:
 383              		.loc 1 159 9 discriminator 1 view .LVU67
 384 003c E4B2     		uxtb	r4, r4
 385              	.LVL36:
 160:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write(SETUP_RETR, 0x00);
 386              		.loc 1 160 2 is_stmt 1 view .LVU68
 387              		.loc 1 160 12 is_stmt 0 view .LVU69
 388 003e 0021     		movs	r1, #0
 389 0040 0420     		movs	r0, #4
 390 0042 FFF7FEFF 		bl	nrf24_write
 391              	.LVL37:
 392              		.loc 1 160 9 discriminator 1 view .LVU70
 393 0046 0443     		orrs	r4, r4, r0
 394              	.LVL38:
 395              		.loc 1 160 9 discriminator 1 view .LVU71
 396 0048 E4B2     		uxtb	r4, r4
ARM GAS  /tmp/cc4ChK3x.s 			page 11


 397              	.LVL39:
 161:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write(RF_CH, 0x02);
 398              		.loc 1 161 2 is_stmt 1 view .LVU72
 399              		.loc 1 161 12 is_stmt 0 view .LVU73
 400 004a 0221     		movs	r1, #2
 401 004c 0520     		movs	r0, #5
 402 004e FFF7FEFF 		bl	nrf24_write
 403              	.LVL40:
 404              		.loc 1 161 9 discriminator 1 view .LVU74
 405 0052 0443     		orrs	r4, r4, r0
 406              	.LVL41:
 407              		.loc 1 161 9 discriminator 1 view .LVU75
 408 0054 E4B2     		uxtb	r4, r4
 409              	.LVL42:
 162:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write(RF_SETUP, 0x0E);
 410              		.loc 1 162 2 is_stmt 1 view .LVU76
 411              		.loc 1 162 12 is_stmt 0 view .LVU77
 412 0056 0E21     		movs	r1, #14
 413 0058 0620     		movs	r0, #6
 414 005a FFF7FEFF 		bl	nrf24_write
 415              	.LVL43:
 416              		.loc 1 162 9 discriminator 1 view .LVU78
 417 005e 0443     		orrs	r4, r4, r0
 418              	.LVL44:
 419              		.loc 1 162 9 discriminator 1 view .LVU79
 420 0060 E4B2     		uxtb	r4, r4
 421              	.LVL45:
 163:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write(STATUS, 0x00);
 422              		.loc 1 163 2 is_stmt 1 view .LVU80
 423              		.loc 1 163 12 is_stmt 0 view .LVU81
 424 0062 0021     		movs	r1, #0
 425 0064 0720     		movs	r0, #7
 426 0066 FFF7FEFF 		bl	nrf24_write
 427              	.LVL46:
 428              		.loc 1 163 9 discriminator 1 view .LVU82
 429 006a 0443     		orrs	r4, r4, r0
 430              	.LVL47:
 431              		.loc 1 163 9 discriminator 1 view .LVU83
 432 006c E4B2     		uxtb	r4, r4
 433              	.LVL48:
 164:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write(OBSERVE_TX, 0x00);
 434              		.loc 1 164 2 is_stmt 1 view .LVU84
 435              		.loc 1 164 12 is_stmt 0 view .LVU85
 436 006e 0021     		movs	r1, #0
 437 0070 0820     		movs	r0, #8
 438 0072 FFF7FEFF 		bl	nrf24_write
 439              	.LVL49:
 440              		.loc 1 164 9 discriminator 1 view .LVU86
 441 0076 0443     		orrs	r4, r4, r0
 442              	.LVL50:
 443              		.loc 1 164 9 discriminator 1 view .LVU87
 444 0078 E4B2     		uxtb	r4, r4
 445              	.LVL51:
 165:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write(CD, 0x00);
 446              		.loc 1 165 2 is_stmt 1 view .LVU88
 447              		.loc 1 165 12 is_stmt 0 view .LVU89
 448 007a 0021     		movs	r1, #0
ARM GAS  /tmp/cc4ChK3x.s 			page 12


 449 007c 0920     		movs	r0, #9
 450 007e FFF7FEFF 		bl	nrf24_write
 451              	.LVL52:
 452              		.loc 1 165 9 discriminator 1 view .LVU90
 453 0082 0443     		orrs	r4, r4, r0
 454              	.LVL53:
 455              		.loc 1 165 9 discriminator 1 view .LVU91
 456 0084 E4B2     		uxtb	r4, r4
 457              	.LVL54:
 166:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	uint8_t rx_addr_p0_def[5] = {0xE7, 0xE7, 0xE7, 0xE7, 0xE7};
 458              		.loc 1 166 2 is_stmt 1 view .LVU92
 459              		.loc 1 166 10 is_stmt 0 view .LVU93
 460 0086 3F4D     		ldr	r5, .L32
 461 0088 95E80300 		ldm	r5, {r0, r1}
 462 008c 0090     		str	r0, [sp]
 463 008e 8DF80410 		strb	r1, [sp, #4]
 167:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_writeMulti(RX_ADDR_P0, rx_addr_p0_def, 5);
 464              		.loc 1 167 2 is_stmt 1 view .LVU94
 465              		.loc 1 167 12 is_stmt 0 view .LVU95
 466 0092 0522     		movs	r2, #5
 467 0094 6946     		mov	r1, sp
 468 0096 0A20     		movs	r0, #10
 469 0098 FFF7FEFF 		bl	nrf24_writeMulti
 470              	.LVL55:
 471              		.loc 1 167 9 discriminator 1 view .LVU96
 472 009c 0443     		orrs	r4, r4, r0
 473              	.LVL56:
 474              		.loc 1 167 9 discriminator 1 view .LVU97
 475 009e E4B2     		uxtb	r4, r4
 476              	.LVL57:
 168:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	uint8_t rx_addr_p1_def[5] = {0xC2, 0xC2, 0xC2, 0xC2, 0xC2};
 477              		.loc 1 168 2 is_stmt 1 view .LVU98
 478              		.loc 1 168 10 is_stmt 0 view .LVU99
 479 00a0 394B     		ldr	r3, .L32+4
 480 00a2 93E80300 		ldm	r3, {r0, r1}
 481 00a6 0290     		str	r0, [sp, #8]
 482 00a8 8DF80C10 		strb	r1, [sp, #12]
 169:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_writeMulti(RX_ADDR_P1, rx_addr_p1_def, 5);
 483              		.loc 1 169 2 is_stmt 1 view .LVU100
 484              		.loc 1 169 12 is_stmt 0 view .LVU101
 485 00ac 0522     		movs	r2, #5
 486 00ae 02A9     		add	r1, sp, #8
 487 00b0 0B20     		movs	r0, #11
 488 00b2 FFF7FEFF 		bl	nrf24_writeMulti
 489              	.LVL58:
 490              		.loc 1 169 9 discriminator 1 view .LVU102
 491 00b6 0443     		orrs	r4, r4, r0
 492              	.LVL59:
 493              		.loc 1 169 9 discriminator 1 view .LVU103
 494 00b8 E4B2     		uxtb	r4, r4
 495              	.LVL60:
 170:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write(RX_ADDR_P2, 0xC3);
 496              		.loc 1 170 2 is_stmt 1 view .LVU104
 497              		.loc 1 170 12 is_stmt 0 view .LVU105
 498 00ba C321     		movs	r1, #195
 499 00bc 0C20     		movs	r0, #12
 500 00be FFF7FEFF 		bl	nrf24_write
ARM GAS  /tmp/cc4ChK3x.s 			page 13


 501              	.LVL61:
 502              		.loc 1 170 9 discriminator 1 view .LVU106
 503 00c2 0443     		orrs	r4, r4, r0
 504              	.LVL62:
 505              		.loc 1 170 9 discriminator 1 view .LVU107
 506 00c4 E4B2     		uxtb	r4, r4
 507              	.LVL63:
 171:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write(RX_ADDR_P3, 0xC4);
 508              		.loc 1 171 2 is_stmt 1 view .LVU108
 509              		.loc 1 171 12 is_stmt 0 view .LVU109
 510 00c6 C421     		movs	r1, #196
 511 00c8 0D20     		movs	r0, #13
 512 00ca FFF7FEFF 		bl	nrf24_write
 513              	.LVL64:
 514              		.loc 1 171 9 discriminator 1 view .LVU110
 515 00ce 0443     		orrs	r4, r4, r0
 516              	.LVL65:
 517              		.loc 1 171 9 discriminator 1 view .LVU111
 518 00d0 E4B2     		uxtb	r4, r4
 519              	.LVL66:
 172:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write(RX_ADDR_P4, 0xC5);
 520              		.loc 1 172 2 is_stmt 1 view .LVU112
 521              		.loc 1 172 12 is_stmt 0 view .LVU113
 522 00d2 C521     		movs	r1, #197
 523 00d4 0E20     		movs	r0, #14
 524 00d6 FFF7FEFF 		bl	nrf24_write
 525              	.LVL67:
 526              		.loc 1 172 9 discriminator 1 view .LVU114
 527 00da 0443     		orrs	r4, r4, r0
 528              	.LVL68:
 529              		.loc 1 172 9 discriminator 1 view .LVU115
 530 00dc E4B2     		uxtb	r4, r4
 531              	.LVL69:
 173:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write(RX_ADDR_P5, 0xC6);
 532              		.loc 1 173 2 is_stmt 1 view .LVU116
 533              		.loc 1 173 12 is_stmt 0 view .LVU117
 534 00de C621     		movs	r1, #198
 535 00e0 0F20     		movs	r0, #15
 536 00e2 FFF7FEFF 		bl	nrf24_write
 537              	.LVL70:
 538              		.loc 1 173 9 discriminator 1 view .LVU118
 539 00e6 0443     		orrs	r4, r4, r0
 540              	.LVL71:
 541              		.loc 1 173 9 discriminator 1 view .LVU119
 542 00e8 E4B2     		uxtb	r4, r4
 543              	.LVL72:
 174:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	uint8_t tx_addr_def[5] = {0xE7, 0xE7, 0xE7, 0xE7, 0xE7};
 544              		.loc 1 174 2 is_stmt 1 view .LVU120
 545              		.loc 1 174 10 is_stmt 0 view .LVU121
 546 00ea 95E80300 		ldm	r5, {r0, r1}
 547 00ee 0490     		str	r0, [sp, #16]
 548 00f0 8DF81410 		strb	r1, [sp, #20]
 175:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_writeMulti(TX_ADDR, tx_addr_def, 5);
 549              		.loc 1 175 2 is_stmt 1 view .LVU122
 550              		.loc 1 175 12 is_stmt 0 view .LVU123
 551 00f4 0522     		movs	r2, #5
 552 00f6 04A9     		add	r1, sp, #16
ARM GAS  /tmp/cc4ChK3x.s 			page 14


 553 00f8 1020     		movs	r0, #16
 554 00fa FFF7FEFF 		bl	nrf24_writeMulti
 555              	.LVL73:
 556              		.loc 1 175 9 discriminator 1 view .LVU124
 557 00fe 0443     		orrs	r4, r4, r0
 558              	.LVL74:
 559              		.loc 1 175 9 discriminator 1 view .LVU125
 560 0100 E4B2     		uxtb	r4, r4
 561              	.LVL75:
 176:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write(RX_PW_P0, 0);
 562              		.loc 1 176 2 is_stmt 1 view .LVU126
 563              		.loc 1 176 12 is_stmt 0 view .LVU127
 564 0102 0021     		movs	r1, #0
 565 0104 1120     		movs	r0, #17
 566 0106 FFF7FEFF 		bl	nrf24_write
 567              	.LVL76:
 568              		.loc 1 176 9 discriminator 1 view .LVU128
 569 010a 0443     		orrs	r4, r4, r0
 570              	.LVL77:
 571              		.loc 1 176 9 discriminator 1 view .LVU129
 572 010c E4B2     		uxtb	r4, r4
 573              	.LVL78:
 177:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write(RX_PW_P1, 0);
 574              		.loc 1 177 2 is_stmt 1 view .LVU130
 575              		.loc 1 177 12 is_stmt 0 view .LVU131
 576 010e 0021     		movs	r1, #0
 577 0110 1220     		movs	r0, #18
 578 0112 FFF7FEFF 		bl	nrf24_write
 579              	.LVL79:
 580              		.loc 1 177 9 discriminator 1 view .LVU132
 581 0116 0443     		orrs	r4, r4, r0
 582              	.LVL80:
 583              		.loc 1 177 9 discriminator 1 view .LVU133
 584 0118 E4B2     		uxtb	r4, r4
 585              	.LVL81:
 178:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write(RX_PW_P2, 0);
 586              		.loc 1 178 2 is_stmt 1 view .LVU134
 587              		.loc 1 178 12 is_stmt 0 view .LVU135
 588 011a 0021     		movs	r1, #0
 589 011c 1320     		movs	r0, #19
 590 011e FFF7FEFF 		bl	nrf24_write
 591              	.LVL82:
 592              		.loc 1 178 9 discriminator 1 view .LVU136
 593 0122 0443     		orrs	r4, r4, r0
 594              	.LVL83:
 595              		.loc 1 178 9 discriminator 1 view .LVU137
 596 0124 E4B2     		uxtb	r4, r4
 597              	.LVL84:
 179:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write(RX_PW_P3, 0);
 598              		.loc 1 179 2 is_stmt 1 view .LVU138
 599              		.loc 1 179 12 is_stmt 0 view .LVU139
 600 0126 0021     		movs	r1, #0
 601 0128 1420     		movs	r0, #20
 602 012a FFF7FEFF 		bl	nrf24_write
 603              	.LVL85:
 604              		.loc 1 179 9 discriminator 1 view .LVU140
 605 012e 0443     		orrs	r4, r4, r0
ARM GAS  /tmp/cc4ChK3x.s 			page 15


 606              	.LVL86:
 607              		.loc 1 179 9 discriminator 1 view .LVU141
 608 0130 E4B2     		uxtb	r4, r4
 609              	.LVL87:
 180:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write(RX_PW_P4, 0);
 610              		.loc 1 180 2 is_stmt 1 view .LVU142
 611              		.loc 1 180 12 is_stmt 0 view .LVU143
 612 0132 0021     		movs	r1, #0
 613 0134 1520     		movs	r0, #21
 614 0136 FFF7FEFF 		bl	nrf24_write
 615              	.LVL88:
 616              		.loc 1 180 9 discriminator 1 view .LVU144
 617 013a 0443     		orrs	r4, r4, r0
 618              	.LVL89:
 619              		.loc 1 180 9 discriminator 1 view .LVU145
 620 013c E4B2     		uxtb	r4, r4
 621              	.LVL90:
 181:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write(RX_PW_P5, 0);
 622              		.loc 1 181 2 is_stmt 1 view .LVU146
 623              		.loc 1 181 12 is_stmt 0 view .LVU147
 624 013e 0021     		movs	r1, #0
 625 0140 1620     		movs	r0, #22
 626 0142 FFF7FEFF 		bl	nrf24_write
 627              	.LVL91:
 628              		.loc 1 181 9 discriminator 1 view .LVU148
 629 0146 0443     		orrs	r4, r4, r0
 630              	.LVL92:
 631              		.loc 1 181 9 discriminator 1 view .LVU149
 632 0148 E4B2     		uxtb	r4, r4
 633              	.LVL93:
 182:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write(FIFO_STATUS, 0x11);
 634              		.loc 1 182 2 is_stmt 1 view .LVU150
 635              		.loc 1 182 12 is_stmt 0 view .LVU151
 636 014a 1121     		movs	r1, #17
 637 014c 1720     		movs	r0, #23
 638 014e FFF7FEFF 		bl	nrf24_write
 639              	.LVL94:
 640              		.loc 1 182 9 discriminator 1 view .LVU152
 641 0152 0443     		orrs	r4, r4, r0
 642              	.LVL95:
 643              		.loc 1 182 9 discriminator 1 view .LVU153
 644 0154 E4B2     		uxtb	r4, r4
 645              	.LVL96:
 183:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write(DYNPD, 0);
 646              		.loc 1 183 2 is_stmt 1 view .LVU154
 647              		.loc 1 183 12 is_stmt 0 view .LVU155
 648 0156 0021     		movs	r1, #0
 649 0158 1C20     		movs	r0, #28
 650 015a FFF7FEFF 		bl	nrf24_write
 651              	.LVL97:
 652              		.loc 1 183 9 discriminator 1 view .LVU156
 653 015e 0443     		orrs	r4, r4, r0
 654              	.LVL98:
 655              		.loc 1 183 9 discriminator 1 view .LVU157
 656 0160 E4B2     		uxtb	r4, r4
 657              	.LVL99:
 184:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write(FEATURE, 0);
ARM GAS  /tmp/cc4ChK3x.s 			page 16


 658              		.loc 1 184 2 is_stmt 1 view .LVU158
 659              		.loc 1 184 12 is_stmt 0 view .LVU159
 660 0162 0021     		movs	r1, #0
 661 0164 1D20     		movs	r0, #29
 662 0166 FFF7FEFF 		bl	nrf24_write
 663              	.LVL100:
 664              		.loc 1 184 9 discriminator 1 view .LVU160
 665 016a 2043     		orrs	r0, r0, r4
 666 016c C0B2     		uxtb	r0, r0
 667              	.LVL101:
 668              	.L27:
 669              		.loc 1 184 9 discriminator 1 view .LVU161
 670              	.LBE2:
 185:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	}
 186:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	return status;
 671              		.loc 1 186 2 is_stmt 1 view .LVU162
 187:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** }
 672              		.loc 1 187 1 is_stmt 0 view .LVU163
 673 016e 07B0     		add	sp, sp, #28
 674              	.LCFI12:
 675              		.cfi_remember_state
 676              		.cfi_def_cfa_offset 12
 677              		@ sp needed
 678 0170 30BD     		pop	{r4, r5, pc}
 679              	.LVL102:
 680              	.L30:
 681              	.LCFI13:
 682              		.cfi_restore_state
 147:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	}
 683              		.loc 1 147 3 is_stmt 1 view .LVU164
 147:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	}
 684              		.loc 1 147 13 is_stmt 0 view .LVU165
 685 0172 0021     		movs	r1, #0
 686 0174 FFF7FEFF 		bl	nrf24_write
 687              	.LVL103:
 147:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	}
 688              		.loc 1 147 13 view .LVU166
 689 0178 F9E7     		b	.L27
 690              	.LVL104:
 691              	.L31:
 152:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	}
 692              		.loc 1 152 3 is_stmt 1 view .LVU167
 152:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	}
 693              		.loc 1 152 13 is_stmt 0 view .LVU168
 694 017a 1121     		movs	r1, #17
 695 017c FFF7FEFF 		bl	nrf24_write
 696              	.LVL105:
 152:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	}
 697              		.loc 1 152 13 view .LVU169
 698 0180 F5E7     		b	.L27
 699              	.L33:
 700 0182 00BF     		.align	2
 701              	.L32:
 702 0184 00000000 		.word	.LC0
 703 0188 08000000 		.word	.LC1
 704              		.cfi_endproc
 705              	.LFE143:
ARM GAS  /tmp/cc4ChK3x.s 			page 17


 707              		.section	.text.nrf24_send_cmd,"ax",%progbits
 708              		.align	1
 709              		.syntax unified
 710              		.thumb
 711              		.thumb_func
 713              	nrf24_send_cmd:
 714              	.LVL106:
 715              	.LFB142:
 130:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	HAL_StatusTypeDef status = HAL_OK;
 716              		.loc 1 130 1 is_stmt 1 view -0
 717              		.cfi_startproc
 718              		@ args = 0, pretend = 0, frame = 8
 719              		@ frame_needed = 0, uses_anonymous_args = 0
 130:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	HAL_StatusTypeDef status = HAL_OK;
 720              		.loc 1 130 1 is_stmt 0 view .LVU171
 721 0000 10B5     		push	{r4, lr}
 722              	.LCFI14:
 723              		.cfi_def_cfa_offset 8
 724              		.cfi_offset 4, -8
 725              		.cfi_offset 14, -4
 726 0002 82B0     		sub	sp, sp, #8
 727              	.LCFI15:
 728              		.cfi_def_cfa_offset 16
 729 0004 8DF80700 		strb	r0, [sp, #7]
 131:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// Pull the CS Pin LOW to select the device
 730              		.loc 1 131 2 is_stmt 1 view .LVU172
 731              	.LVL107:
 133:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 732              		.loc 1 133 2 view .LVU173
 733 0008 FFF7FEFF 		bl	CS_Select
 734              	.LVL108:
 135:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 735              		.loc 1 135 2 view .LVU174
 135:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 736              		.loc 1 135 12 is_stmt 0 view .LVU175
 737 000c 6423     		movs	r3, #100
 738 000e 0122     		movs	r2, #1
 739 0010 0DF10701 		add	r1, sp, #7
 740 0014 0448     		ldr	r0, .L36
 741 0016 FFF7FEFF 		bl	HAL_SPI_Transmit
 742              	.LVL109:
 743 001a 0446     		mov	r4, r0
 744              	.LVL110:
 138:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	return status;
 745              		.loc 1 138 2 is_stmt 1 view .LVU176
 746 001c FFF7FEFF 		bl	CS_UnSelect
 747              	.LVL111:
 139:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** }
 748              		.loc 1 139 2 view .LVU177
 140:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 749              		.loc 1 140 1 is_stmt 0 view .LVU178
 750 0020 2046     		mov	r0, r4
 751 0022 02B0     		add	sp, sp, #8
 752              	.LCFI16:
 753              		.cfi_def_cfa_offset 8
 754              		@ sp needed
 755 0024 10BD     		pop	{r4, pc}
ARM GAS  /tmp/cc4ChK3x.s 			page 18


 756              	.LVL112:
 757              	.L37:
 140:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 758              		.loc 1 140 1 view .LVU179
 759 0026 00BF     		.align	2
 760              	.L36:
 761 0028 00000000 		.word	hspi3
 762              		.cfi_endproc
 763              	.LFE142:
 765              		.section	.text.nrf24_read,"ax",%progbits
 766              		.align	1
 767              		.syntax unified
 768              		.thumb
 769              		.thumb_func
 771              	nrf24_read:
 772              	.LVL113:
 773              	.LFB140:
  95:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// uint8_t data=0;
 774              		.loc 1 95 1 is_stmt 1 view -0
 775              		.cfi_startproc
 776              		@ args = 0, pretend = 0, frame = 8
 777              		@ frame_needed = 0, uses_anonymous_args = 0
  95:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// uint8_t data=0;
 778              		.loc 1 95 1 is_stmt 0 view .LVU181
 779 0000 70B5     		push	{r4, r5, r6, lr}
 780              	.LCFI17:
 781              		.cfi_def_cfa_offset 16
 782              		.cfi_offset 4, -16
 783              		.cfi_offset 5, -12
 784              		.cfi_offset 6, -8
 785              		.cfi_offset 14, -4
 786 0002 82B0     		sub	sp, sp, #8
 787              	.LCFI18:
 788              		.cfi_def_cfa_offset 24
 789 0004 0D46     		mov	r5, r1
 790 0006 8DF80700 		strb	r0, [sp, #7]
  99:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	CS_Select();
 791              		.loc 1 99 2 is_stmt 1 view .LVU182
 792              	.LVL114:
 100:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 793              		.loc 1 100 2 view .LVU183
 794 000a FFF7FEFF 		bl	CS_Select
 795              	.LVL115:
 102:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= HAL_SPI_Receive(NRF24_SPI, data, 1, 100);
 796              		.loc 1 102 2 view .LVU184
 102:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= HAL_SPI_Receive(NRF24_SPI, data, 1, 100);
 797              		.loc 1 102 12 is_stmt 0 view .LVU185
 798 000e 0B4E     		ldr	r6, .L40
 799 0010 6423     		movs	r3, #100
 800 0012 0122     		movs	r2, #1
 801 0014 0DF10701 		add	r1, sp, #7
 802 0018 3046     		mov	r0, r6
 803 001a FFF7FEFF 		bl	HAL_SPI_Transmit
 804              	.LVL116:
 805 001e 0446     		mov	r4, r0
 806              	.LVL117:
 103:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
ARM GAS  /tmp/cc4ChK3x.s 			page 19


 807              		.loc 1 103 2 is_stmt 1 view .LVU186
 103:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 808              		.loc 1 103 12 is_stmt 0 view .LVU187
 809 0020 6423     		movs	r3, #100
 810 0022 0122     		movs	r2, #1
 811 0024 2946     		mov	r1, r5
 812 0026 3046     		mov	r0, r6
 813 0028 FFF7FEFF 		bl	HAL_SPI_Receive
 814              	.LVL118:
 103:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 815              		.loc 1 103 9 discriminator 1 view .LVU188
 816 002c 0443     		orrs	r4, r4, r0
 817              	.LVL119:
 103:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 818              		.loc 1 103 9 discriminator 1 view .LVU189
 819 002e E4B2     		uxtb	r4, r4
 820              	.LVL120:
 106:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 821              		.loc 1 106 2 is_stmt 1 view .LVU190
 822 0030 FFF7FEFF 		bl	CS_UnSelect
 823              	.LVL121:
 108:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** }
 824              		.loc 1 108 2 view .LVU191
 109:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 825              		.loc 1 109 1 is_stmt 0 view .LVU192
 826 0034 2046     		mov	r0, r4
 827 0036 02B0     		add	sp, sp, #8
 828              	.LCFI19:
 829              		.cfi_def_cfa_offset 16
 830              		@ sp needed
 831 0038 70BD     		pop	{r4, r5, r6, pc}
 832              	.LVL122:
 833              	.L41:
 109:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 834              		.loc 1 109 1 view .LVU193
 835 003a 00BF     		.align	2
 836              	.L40:
 837 003c 00000000 		.word	hspi3
 838              		.cfi_endproc
 839              	.LFE140:
 841              		.section	.text.nrf24_init,"ax",%progbits
 842              		.align	1
 843              		.global	nrf24_init
 844              		.syntax unified
 845              		.thumb
 846              		.thumb_func
 848              	nrf24_init:
 849              	.LFB144:
 188:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 189:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 190:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** HAL_StatusTypeDef nrf24_init(void)
 191:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** {
 850              		.loc 1 191 1 is_stmt 1 view -0
 851              		.cfi_startproc
 852              		@ args = 0, pretend = 0, frame = 0
 853              		@ frame_needed = 0, uses_anonymous_args = 0
 854 0000 10B5     		push	{r4, lr}
ARM GAS  /tmp/cc4ChK3x.s 			page 20


 855              	.LCFI20:
 856              		.cfi_def_cfa_offset 8
 857              		.cfi_offset 4, -8
 858              		.cfi_offset 14, -4
 192:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	HAL_StatusTypeDef status = HAL_OK;
 859              		.loc 1 192 2 view .LVU195
 860              	.LVL123:
 193:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// disable the chip before configuring the device
 194:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	CE_Disable();
 861              		.loc 1 194 2 view .LVU196
 862 0002 FFF7FEFF 		bl	CE_Disable
 863              	.LVL124:
 195:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 196:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 197:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// reset everything
 198:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_reset (0);
 864              		.loc 1 198 2 view .LVU197
 865              		.loc 1 198 12 is_stmt 0 view .LVU198
 866 0006 0020     		movs	r0, #0
 867 0008 FFF7FEFF 		bl	nrf24_reset
 868              	.LVL125:
 869 000c 0446     		mov	r4, r0
 870              	.LVL126:
 199:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 200:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write(CONFIG, 0);  // will be configured later
 871              		.loc 1 200 2 is_stmt 1 view .LVU199
 872              		.loc 1 200 12 is_stmt 0 view .LVU200
 873 000e 0021     		movs	r1, #0
 874 0010 0846     		mov	r0, r1
 875 0012 FFF7FEFF 		bl	nrf24_write
 876              	.LVL127:
 877              		.loc 1 200 9 discriminator 1 view .LVU201
 878 0016 0443     		orrs	r4, r4, r0
 879              	.LVL128:
 880              		.loc 1 200 9 discriminator 1 view .LVU202
 881 0018 E4B2     		uxtb	r4, r4
 882              	.LVL129:
 201:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 202:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write(EN_AA, 0);  // No Auto ACK
 883              		.loc 1 202 2 is_stmt 1 view .LVU203
 884              		.loc 1 202 12 is_stmt 0 view .LVU204
 885 001a 0021     		movs	r1, #0
 886 001c 0120     		movs	r0, #1
 887 001e FFF7FEFF 		bl	nrf24_write
 888              	.LVL130:
 889              		.loc 1 202 9 discriminator 1 view .LVU205
 890 0022 0443     		orrs	r4, r4, r0
 891              	.LVL131:
 892              		.loc 1 202 9 discriminator 1 view .LVU206
 893 0024 E4B2     		uxtb	r4, r4
 894              	.LVL132:
 203:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 204:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write (EN_RXADDR, 0);  // Not Enabling any data pipe right now
 895              		.loc 1 204 2 is_stmt 1 view .LVU207
 896              		.loc 1 204 12 is_stmt 0 view .LVU208
 897 0026 0021     		movs	r1, #0
 898 0028 0220     		movs	r0, #2
ARM GAS  /tmp/cc4ChK3x.s 			page 21


 899 002a FFF7FEFF 		bl	nrf24_write
 900              	.LVL133:
 901              		.loc 1 204 9 discriminator 1 view .LVU209
 902 002e 0443     		orrs	r4, r4, r0
 903              	.LVL134:
 904              		.loc 1 204 9 discriminator 1 view .LVU210
 905 0030 E4B2     		uxtb	r4, r4
 906              	.LVL135:
 205:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 206:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write (SETUP_AW, 0x03);  // 5 Bytes for the TX/RX address
 907              		.loc 1 206 2 is_stmt 1 view .LVU211
 908              		.loc 1 206 12 is_stmt 0 view .LVU212
 909 0032 0321     		movs	r1, #3
 910 0034 0846     		mov	r0, r1
 911 0036 FFF7FEFF 		bl	nrf24_write
 912              	.LVL136:
 913              		.loc 1 206 9 discriminator 1 view .LVU213
 914 003a 0443     		orrs	r4, r4, r0
 915              	.LVL137:
 916              		.loc 1 206 9 discriminator 1 view .LVU214
 917 003c E4B2     		uxtb	r4, r4
 918              	.LVL138:
 207:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 208:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write (SETUP_RETR, 0);   // No retransmission
 919              		.loc 1 208 2 is_stmt 1 view .LVU215
 920              		.loc 1 208 12 is_stmt 0 view .LVU216
 921 003e 0021     		movs	r1, #0
 922 0040 0420     		movs	r0, #4
 923 0042 FFF7FEFF 		bl	nrf24_write
 924              	.LVL139:
 925              		.loc 1 208 9 discriminator 1 view .LVU217
 926 0046 0443     		orrs	r4, r4, r0
 927              	.LVL140:
 928              		.loc 1 208 9 discriminator 1 view .LVU218
 929 0048 E4B2     		uxtb	r4, r4
 930              	.LVL141:
 209:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 210:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write (RF_CH, 0);  // will be setup during Tx or RX
 931              		.loc 1 210 2 is_stmt 1 view .LVU219
 932              		.loc 1 210 12 is_stmt 0 view .LVU220
 933 004a 0021     		movs	r1, #0
 934 004c 0520     		movs	r0, #5
 935 004e FFF7FEFF 		bl	nrf24_write
 936              	.LVL142:
 937              		.loc 1 210 9 discriminator 1 view .LVU221
 938 0052 0443     		orrs	r4, r4, r0
 939              	.LVL143:
 940              		.loc 1 210 9 discriminator 1 view .LVU222
 941 0054 E4B2     		uxtb	r4, r4
 942              	.LVL144:
 211:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 212:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// nrf24_write (RF_SETUP, 0x0C);   // Power= 0db, data rate = 2Mbps
 213:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write (RF_SETUP, 0x27);   // Power= 0db,data rate = 250kbps
 943              		.loc 1 213 2 is_stmt 1 view .LVU223
 944              		.loc 1 213 12 is_stmt 0 view .LVU224
 945 0056 2721     		movs	r1, #39
 946 0058 0620     		movs	r0, #6
ARM GAS  /tmp/cc4ChK3x.s 			page 22


 947 005a FFF7FEFF 		bl	nrf24_write
 948              	.LVL145:
 949              		.loc 1 213 9 discriminator 1 view .LVU225
 950 005e 0443     		orrs	r4, r4, r0
 951              	.LVL146:
 952              		.loc 1 213 9 discriminator 1 view .LVU226
 953 0060 E4B2     		uxtb	r4, r4
 954              	.LVL147:
 214:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 215:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// Enable the chip after configuring the device
 216:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	CE_Enable();
 955              		.loc 1 216 2 is_stmt 1 view .LVU227
 956 0062 FFF7FEFF 		bl	CE_Enable
 957              	.LVL148:
 217:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	return status;
 958              		.loc 1 217 2 view .LVU228
 218:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** }
 959              		.loc 1 218 1 is_stmt 0 view .LVU229
 960 0066 2046     		mov	r0, r4
 961 0068 10BD     		pop	{r4, pc}
 962              		.loc 1 218 1 view .LVU230
 963              		.cfi_endproc
 964              	.LFE144:
 966              		.section	.text.nrf24_TxMode_with_ACK_payload,"ax",%progbits
 967              		.align	1
 968              		.global	nrf24_TxMode_with_ACK_payload
 969              		.syntax unified
 970              		.thumb
 971              		.thumb_func
 973              	nrf24_TxMode_with_ACK_payload:
 974              	.LVL149:
 975              	.LFB145:
 219:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 220:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 221:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** // set up the Tx mode
 222:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 223:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** HAL_StatusTypeDef nrf24_TxMode_with_ACK_payload(uint8_t *address, uint8_t channel)
 224:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** {
 976              		.loc 1 224 1 is_stmt 1 view -0
 977              		.cfi_startproc
 978              		@ args = 0, pretend = 0, frame = 8
 979              		@ frame_needed = 0, uses_anonymous_args = 0
 980              		.loc 1 224 1 is_stmt 0 view .LVU232
 981 0000 30B5     		push	{r4, r5, lr}
 982              	.LCFI21:
 983              		.cfi_def_cfa_offset 12
 984              		.cfi_offset 4, -12
 985              		.cfi_offset 5, -8
 986              		.cfi_offset 14, -4
 987 0002 83B0     		sub	sp, sp, #12
 988              	.LCFI22:
 989              		.cfi_def_cfa_offset 24
 990 0004 0546     		mov	r5, r0
 991 0006 0C46     		mov	r4, r1
 225:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	HAL_StatusTypeDef status = HAL_OK;
 992              		.loc 1 225 2 is_stmt 1 view .LVU233
 993              	.LVL150:
ARM GAS  /tmp/cc4ChK3x.s 			page 23


 226:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// disable the chip before configuring the device
 227:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	CE_Disable();
 994              		.loc 1 227 2 view .LVU234
 995 0008 FFF7FEFF 		bl	CE_Disable
 996              	.LVL151:
 228:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 229:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write (RF_CH, channel);  // select the channel
 997              		.loc 1 229 2 view .LVU235
 998              		.loc 1 229 12 is_stmt 0 view .LVU236
 999 000c 2146     		mov	r1, r4
 1000 000e 0520     		movs	r0, #5
 1001 0010 FFF7FEFF 		bl	nrf24_write
 1002              	.LVL152:
 1003 0014 0446     		mov	r4, r0
 1004              	.LVL153:
 230:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 231:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |=  nrf24_writeMulti(TX_ADDR, address, 5);  // Write the TX address
 1005              		.loc 1 231 2 is_stmt 1 view .LVU237
 1006              		.loc 1 231 13 is_stmt 0 view .LVU238
 1007 0016 0522     		movs	r2, #5
 1008 0018 2946     		mov	r1, r5
 1009 001a 1020     		movs	r0, #16
 1010 001c FFF7FEFF 		bl	nrf24_writeMulti
 1011              	.LVL154:
 1012              		.loc 1 231 9 discriminator 1 view .LVU239
 1013 0020 0443     		orrs	r4, r4, r0
 1014              	.LVL155:
 1015              		.loc 1 231 9 discriminator 1 view .LVU240
 1016 0022 E4B2     		uxtb	r4, r4
 1017              	.LVL156:
 232:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 233:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// Configure ACK recieve address for 0 pipe
 234:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	uint8_t en_rxaddr;
 1018              		.loc 1 234 2 is_stmt 1 view .LVU241
 235:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_read(EN_RXADDR, &en_rxaddr);
 1019              		.loc 1 235 2 view .LVU242
 1020              		.loc 1 235 12 is_stmt 0 view .LVU243
 1021 0024 0DF10701 		add	r1, sp, #7
 1022 0028 0220     		movs	r0, #2
 1023 002a FFF7FEFF 		bl	nrf24_read
 1024              	.LVL157:
 1025              		.loc 1 235 9 discriminator 1 view .LVU244
 1026 002e 0443     		orrs	r4, r4, r0
 1027              	.LVL158:
 1028              		.loc 1 235 9 discriminator 1 view .LVU245
 1029 0030 E4B2     		uxtb	r4, r4
 1030              	.LVL159:
 236:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	en_rxaddr = en_rxaddr | 1;
 1031              		.loc 1 236 2 is_stmt 1 view .LVU246
 1032              		.loc 1 236 12 is_stmt 0 view .LVU247
 1033 0032 9DF80710 		ldrb	r1, [sp, #7]	@ zero_extendqisi2
 1034 0036 41F00101 		orr	r1, r1, #1
 1035 003a 8DF80710 		strb	r1, [sp, #7]
 237:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write (EN_RXADDR, en_rxaddr);
 1036              		.loc 1 237 2 is_stmt 1 view .LVU248
 1037              		.loc 1 237 12 is_stmt 0 view .LVU249
 1038 003e 0220     		movs	r0, #2
ARM GAS  /tmp/cc4ChK3x.s 			page 24


 1039 0040 FFF7FEFF 		bl	nrf24_write
 1040              	.LVL160:
 1041              		.loc 1 237 9 discriminator 1 view .LVU250
 1042 0044 0443     		orrs	r4, r4, r0
 1043              	.LVL161:
 1044              		.loc 1 237 9 discriminator 1 view .LVU251
 1045 0046 E4B2     		uxtb	r4, r4
 1046              	.LVL162:
 238:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_writeMulti(RX_ADDR_P0, address, 5);
 1047              		.loc 1 238 2 is_stmt 1 view .LVU252
 1048              		.loc 1 238 12 is_stmt 0 view .LVU253
 1049 0048 0522     		movs	r2, #5
 1050 004a 2946     		mov	r1, r5
 1051 004c 0A20     		movs	r0, #10
 1052 004e FFF7FEFF 		bl	nrf24_writeMulti
 1053              	.LVL163:
 1054              		.loc 1 238 9 discriminator 1 view .LVU254
 1055 0052 0443     		orrs	r4, r4, r0
 1056              	.LVL164:
 1057              		.loc 1 238 9 discriminator 1 view .LVU255
 1058 0054 E4B2     		uxtb	r4, r4
 1059              	.LVL165:
 239:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 240:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// power up the device
 241:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	uint8_t config;
 1060              		.loc 1 241 2 is_stmt 1 view .LVU256
 242:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_read(CONFIG, &config);
 1061              		.loc 1 242 2 view .LVU257
 1062              		.loc 1 242 12 is_stmt 0 view .LVU258
 1063 0056 0DF10601 		add	r1, sp, #6
 1064 005a 0020     		movs	r0, #0
 1065 005c FFF7FEFF 		bl	nrf24_read
 1066              	.LVL166:
 1067              		.loc 1 242 9 discriminator 1 view .LVU259
 1068 0060 0443     		orrs	r4, r4, r0
 1069              	.LVL167:
 1070              		.loc 1 242 9 discriminator 1 view .LVU260
 1071 0062 E4B2     		uxtb	r4, r4
 1072              	.LVL168:
 243:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	config = config | (1<<1);   // write 1 in the PWR_UP bit
 1073              		.loc 1 243 2 is_stmt 1 view .LVU261
 1074              		.loc 1 243 9 is_stmt 0 view .LVU262
 1075 0064 9DF80610 		ldrb	r1, [sp, #6]	@ zero_extendqisi2
 1076 0068 41F00203 		orr	r3, r1, #2
 1077 006c 8DF80630 		strb	r3, [sp, #6]
 244:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	config = config | (1<<3);   // write 1 in EN_CRC to enable CRC
 1078              		.loc 1 244 2 is_stmt 1 view .LVU263
 1079              		.loc 1 244 9 is_stmt 0 view .LVU264
 1080 0070 41F00A03 		orr	r3, r1, #10
 1081 0074 8DF80630 		strb	r3, [sp, #6]
 245:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	config = config | (1<<2);   // write 1 in CRCO to set encoding scheme CRC to 2 bytes
 1082              		.loc 1 245 2 is_stmt 1 view .LVU265
 1083              		.loc 1 245 9 is_stmt 0 view .LVU266
 1084 0078 41F00E01 		orr	r1, r1, #14
 1085 007c 8DF80610 		strb	r1, [sp, #6]
 246:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write (CONFIG, config);
 1086              		.loc 1 246 2 is_stmt 1 view .LVU267
ARM GAS  /tmp/cc4ChK3x.s 			page 25


 1087              		.loc 1 246 12 is_stmt 0 view .LVU268
 1088 0080 0020     		movs	r0, #0
 1089 0082 FFF7FEFF 		bl	nrf24_write
 1090              	.LVL169:
 1091              		.loc 1 246 9 discriminator 1 view .LVU269
 1092 0086 0443     		orrs	r4, r4, r0
 1093              	.LVL170:
 1094              		.loc 1 246 9 discriminator 1 view .LVU270
 1095 0088 E4B2     		uxtb	r4, r4
 1096              	.LVL171:
 247:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 248:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write (EN_AA,  0x3f); // Activate auto ack for all pipes
 1097              		.loc 1 248 2 is_stmt 1 view .LVU271
 1098              		.loc 1 248 12 is_stmt 0 view .LVU272
 1099 008a 3F21     		movs	r1, #63
 1100 008c 0120     		movs	r0, #1
 1101 008e FFF7FEFF 		bl	nrf24_write
 1102              	.LVL172:
 1103              		.loc 1 248 9 discriminator 1 view .LVU273
 1104 0092 0443     		orrs	r4, r4, r0
 1105              	.LVL173:
 1106              		.loc 1 248 9 discriminator 1 view .LVU274
 1107 0094 E4B2     		uxtb	r4, r4
 1108              	.LVL174:
 249:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write (SETUP_RETR, 0xFF); // 0 retransmission attempts with 1000us delay
 1109              		.loc 1 249 2 is_stmt 1 view .LVU275
 1110              		.loc 1 249 12 is_stmt 0 view .LVU276
 1111 0096 FF21     		movs	r1, #255
 1112 0098 0420     		movs	r0, #4
 1113 009a FFF7FEFF 		bl	nrf24_write
 1114              	.LVL175:
 1115              		.loc 1 249 9 discriminator 1 view .LVU277
 1116 009e 0443     		orrs	r4, r4, r0
 1117              	.LVL176:
 1118              		.loc 1 249 9 discriminator 1 view .LVU278
 1119 00a0 E4B2     		uxtb	r4, r4
 1120              	.LVL177:
 250:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |=  nrf24_write(FEATURE, (1<<1)|(1<<2)); // Enable dynamic payload length and payload with 
 1121              		.loc 1 250 2 is_stmt 1 view .LVU279
 1122              		.loc 1 250 13 is_stmt 0 view .LVU280
 1123 00a2 0621     		movs	r1, #6
 1124 00a4 1D20     		movs	r0, #29
 1125 00a6 FFF7FEFF 		bl	nrf24_write
 1126              	.LVL178:
 1127              		.loc 1 250 9 discriminator 1 view .LVU281
 1128 00aa 0443     		orrs	r4, r4, r0
 1129              	.LVL179:
 1130              		.loc 1 250 9 discriminator 1 view .LVU282
 1131 00ac E4B2     		uxtb	r4, r4
 1132              	.LVL180:
 251:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 252:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write(DYNPD, (1<<1)|1); // Enable dynamic payload length for 1&2 pipes
 1133              		.loc 1 252 2 is_stmt 1 view .LVU283
 1134              		.loc 1 252 12 is_stmt 0 view .LVU284
 1135 00ae 0321     		movs	r1, #3
 1136 00b0 1C20     		movs	r0, #28
 1137 00b2 FFF7FEFF 		bl	nrf24_write
ARM GAS  /tmp/cc4ChK3x.s 			page 26


 1138              	.LVL181:
 1139              		.loc 1 252 9 discriminator 1 view .LVU285
 1140 00b6 0443     		orrs	r4, r4, r0
 1141              	.LVL182:
 1142              		.loc 1 252 9 discriminator 1 view .LVU286
 1143 00b8 E4B2     		uxtb	r4, r4
 1144              	.LVL183:
 253:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 254:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// Activate R_RX_PL_WID register feature
 255:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	uint8_t cmd[] = {ACTIVATE, 0x73};
 1145              		.loc 1 255 2 is_stmt 1 view .LVU287
 1146              		.loc 1 255 10 is_stmt 0 view .LVU288
 1147 00ba 47F25033 		movw	r3, #29520
 1148 00be ADF80430 		strh	r3, [sp, #4]	@ movhi
 256:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= HAL_SPI_Transmit(NRF24_SPI, cmd, 2, 100);
 1149              		.loc 1 256 2 is_stmt 1 view .LVU289
 1150              		.loc 1 256 12 is_stmt 0 view .LVU290
 1151 00c2 6423     		movs	r3, #100
 1152 00c4 0222     		movs	r2, #2
 1153 00c6 01A9     		add	r1, sp, #4
 1154 00c8 0448     		ldr	r0, .L46
 1155 00ca FFF7FEFF 		bl	HAL_SPI_Transmit
 1156              	.LVL184:
 1157              		.loc 1 256 9 discriminator 1 view .LVU291
 1158 00ce 0443     		orrs	r4, r4, r0
 1159              	.LVL185:
 1160              		.loc 1 256 9 discriminator 1 view .LVU292
 1161 00d0 E4B2     		uxtb	r4, r4
 1162              	.LVL186:
 257:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 258:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// Enable the chip after configuring the device
 259:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	CE_Enable();
 1163              		.loc 1 259 2 is_stmt 1 view .LVU293
 1164 00d2 FFF7FEFF 		bl	CE_Enable
 1165              	.LVL187:
 260:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	return status;
 1166              		.loc 1 260 2 view .LVU294
 261:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** }
 1167              		.loc 1 261 1 is_stmt 0 view .LVU295
 1168 00d6 2046     		mov	r0, r4
 1169 00d8 03B0     		add	sp, sp, #12
 1170              	.LCFI23:
 1171              		.cfi_def_cfa_offset 12
 1172              		@ sp needed
 1173 00da 30BD     		pop	{r4, r5, pc}
 1174              	.LVL188:
 1175              	.L47:
 1176              		.loc 1 261 1 view .LVU296
 1177              		.align	2
 1178              	.L46:
 1179 00dc 00000000 		.word	hspi3
 1180              		.cfi_endproc
 1181              	.LFE145:
 1183              		.section	.text.flush_tx_fifo,"ax",%progbits
 1184              		.align	1
 1185              		.global	flush_tx_fifo
 1186              		.syntax unified
ARM GAS  /tmp/cc4ChK3x.s 			page 27


 1187              		.thumb
 1188              		.thumb_func
 1190              	flush_tx_fifo:
 1191              	.LFB146:
 262:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 263:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** HAL_StatusTypeDef flush_tx_fifo(void) {
 1192              		.loc 1 263 39 is_stmt 1 view -0
 1193              		.cfi_startproc
 1194              		@ args = 0, pretend = 0, frame = 0
 1195              		@ frame_needed = 0, uses_anonymous_args = 0
 1196 0000 10B5     		push	{r4, lr}
 1197              	.LCFI24:
 1198              		.cfi_def_cfa_offset 8
 1199              		.cfi_offset 4, -8
 1200              		.cfi_offset 14, -4
 264:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	HAL_StatusTypeDef status = HAL_OK;
 1201              		.loc 1 264 2 view .LVU298
 1202              	.LVL189:
 265:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	uint8_t cmd = FLUSH_TX;
 1203              		.loc 1 265 2 view .LVU299
 266:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_send_cmd(cmd);
 1204              		.loc 1 266 2 view .LVU300
 1205              		.loc 1 266 12 is_stmt 0 view .LVU301
 1206 0002 E120     		movs	r0, #225
 1207 0004 FFF7FEFF 		bl	nrf24_send_cmd
 1208              	.LVL190:
 1209 0008 0446     		mov	r4, r0
 1210              	.LVL191:
 267:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// reset FIFO_STATUS
 268:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_reset (FIFO_STATUS);
 1211              		.loc 1 268 2 is_stmt 1 view .LVU302
 1212              		.loc 1 268 12 is_stmt 0 view .LVU303
 1213 000a 1720     		movs	r0, #23
 1214 000c FFF7FEFF 		bl	nrf24_reset
 1215              	.LVL192:
 1216              		.loc 1 268 9 discriminator 1 view .LVU304
 1217 0010 2043     		orrs	r0, r0, r4
 1218              	.LVL193:
 269:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	return status;
 1219              		.loc 1 269 2 is_stmt 1 view .LVU305
 270:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** }
 1220              		.loc 1 270 1 is_stmt 0 view .LVU306
 1221 0012 C0B2     		uxtb	r0, r0
 1222              		.loc 1 270 1 view .LVU307
 1223 0014 10BD     		pop	{r4, pc}
 1224              		.cfi_endproc
 1225              	.LFE146:
 1227              		.section	.text.flush_rx_fifo,"ax",%progbits
 1228              		.align	1
 1229              		.global	flush_rx_fifo
 1230              		.syntax unified
 1231              		.thumb
 1232              		.thumb_func
 1234              	flush_rx_fifo:
 1235              	.LFB147:
 271:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 272:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** HAL_StatusTypeDef flush_rx_fifo(void) {
ARM GAS  /tmp/cc4ChK3x.s 			page 28


 1236              		.loc 1 272 39 is_stmt 1 view -0
 1237              		.cfi_startproc
 1238              		@ args = 0, pretend = 0, frame = 0
 1239              		@ frame_needed = 0, uses_anonymous_args = 0
 1240 0000 10B5     		push	{r4, lr}
 1241              	.LCFI25:
 1242              		.cfi_def_cfa_offset 8
 1243              		.cfi_offset 4, -8
 1244              		.cfi_offset 14, -4
 273:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	HAL_StatusTypeDef status = HAL_OK;
 1245              		.loc 1 273 2 view .LVU309
 1246              	.LVL194:
 274:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	uint8_t cmd = FLUSH_RX;
 1247              		.loc 1 274 2 view .LVU310
 275:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_send_cmd(cmd);
 1248              		.loc 1 275 2 view .LVU311
 1249              		.loc 1 275 12 is_stmt 0 view .LVU312
 1250 0002 E220     		movs	r0, #226
 1251 0004 FFF7FEFF 		bl	nrf24_send_cmd
 1252              	.LVL195:
 1253 0008 0446     		mov	r4, r0
 1254              	.LVL196:
 276:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// reset FIFO_STATUS
 277:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_reset (FIFO_STATUS);
 1255              		.loc 1 277 2 is_stmt 1 view .LVU313
 1256              		.loc 1 277 12 is_stmt 0 view .LVU314
 1257 000a 1720     		movs	r0, #23
 1258 000c FFF7FEFF 		bl	nrf24_reset
 1259              	.LVL197:
 1260              		.loc 1 277 9 discriminator 1 view .LVU315
 1261 0010 2043     		orrs	r0, r0, r4
 1262              	.LVL198:
 278:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	return status;
 1263              		.loc 1 278 2 is_stmt 1 view .LVU316
 279:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** }
 1264              		.loc 1 279 1 is_stmt 0 view .LVU317
 1265 0012 C0B2     		uxtb	r0, r0
 1266              		.loc 1 279 1 view .LVU318
 1267 0014 10BD     		pop	{r4, pc}
 1268              		.cfi_endproc
 1269              	.LFE147:
 1271              		.section	.text.nrf24_TxRxMode,"ax",%progbits
 1272              		.align	1
 1273              		.global	nrf24_TxRxMode
 1274              		.syntax unified
 1275              		.thumb
 1276              		.thumb_func
 1278              	nrf24_TxRxMode:
 1279              	.LVL199:
 1280              	.LFB148:
 280:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 281:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** HAL_StatusTypeDef nrf24_TxRxMode(uint8_t *TxAddress, uint8_t *RxAddress, uint8_t channel)
 282:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** {
 1281              		.loc 1 282 1 is_stmt 1 view -0
 1282              		.cfi_startproc
 1283              		@ args = 0, pretend = 0, frame = 0
 1284              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cc4ChK3x.s 			page 29


 1285              		.loc 1 282 1 is_stmt 0 view .LVU320
 1286 0000 70B5     		push	{r4, r5, r6, lr}
 1287              	.LCFI26:
 1288              		.cfi_def_cfa_offset 16
 1289              		.cfi_offset 4, -16
 1290              		.cfi_offset 5, -12
 1291              		.cfi_offset 6, -8
 1292              		.cfi_offset 14, -4
 1293 0002 0646     		mov	r6, r0
 1294 0004 0D46     		mov	r5, r1
 1295 0006 1446     		mov	r4, r2
 283:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	HAL_StatusTypeDef status = HAL_OK;
 1296              		.loc 1 283 2 is_stmt 1 view .LVU321
 1297              	.LVL200:
 284:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 285:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// disable the chip before configuring the device
 286:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	CE_Disable();
 1298              		.loc 1 286 2 view .LVU322
 1299 0008 FFF7FEFF 		bl	CE_Disable
 1300              	.LVL201:
 287:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	if(channel == 0){
 1301              		.loc 1 287 2 view .LVU323
 1302              		.loc 1 287 4 is_stmt 0 view .LVU324
 1303 000c 04B9     		cbnz	r4, .L53
 288:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		channel = DEFAULT_CHANNEL;
 1304              		.loc 1 288 11 view .LVU325
 1305 000e 4C24     		movs	r4, #76
 1306              	.LVL202:
 1307              	.L53:
 289:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	}
 290:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 291:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write (RF_CH, channel);  // select the channel
 1308              		.loc 1 291 2 is_stmt 1 view .LVU326
 1309              		.loc 1 291 12 is_stmt 0 view .LVU327
 1310 0010 2146     		mov	r1, r4
 1311 0012 0520     		movs	r0, #5
 1312 0014 FFF7FEFF 		bl	nrf24_write
 1313              	.LVL203:
 1314 0018 0446     		mov	r4, r0
 1315              	.LVL204:
 292:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 293:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	//TX Setup
 294:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	if(TxAddress != NULL)
 1316              		.loc 1 294 2 is_stmt 1 view .LVU328
 1317              		.loc 1 294 4 is_stmt 0 view .LVU329
 1318 001a 66B1     		cbz	r6, .L54
 295:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	{
 296:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		status |= nrf24_writeMulti(TX_ADDR, TxAddress, 5);  // Write the TX address
 1319              		.loc 1 296 3 is_stmt 1 view .LVU330
 1320              		.loc 1 296 13 is_stmt 0 view .LVU331
 1321 001c 0522     		movs	r2, #5
 1322 001e 3146     		mov	r1, r6
 1323 0020 1020     		movs	r0, #16
 1324 0022 FFF7FEFF 		bl	nrf24_writeMulti
 1325              	.LVL205:
 1326              		.loc 1 296 10 discriminator 1 view .LVU332
 1327 0026 0443     		orrs	r4, r4, r0
ARM GAS  /tmp/cc4ChK3x.s 			page 30


 1328              	.LVL206:
 1329              		.loc 1 296 10 discriminator 1 view .LVU333
 1330 0028 E4B2     		uxtb	r4, r4
 1331              	.LVL207:
 297:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	
 298:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		status |= nrf24_write (SETUP_RETR, 0x33);
 1332              		.loc 1 298 3 is_stmt 1 view .LVU334
 1333              		.loc 1 298 13 is_stmt 0 view .LVU335
 1334 002a 3321     		movs	r1, #51
 1335 002c 0420     		movs	r0, #4
 1336 002e FFF7FEFF 		bl	nrf24_write
 1337              	.LVL208:
 1338              		.loc 1 298 10 discriminator 1 view .LVU336
 1339 0032 0443     		orrs	r4, r4, r0
 1340              	.LVL209:
 1341              		.loc 1 298 10 discriminator 1 view .LVU337
 1342 0034 E4B2     		uxtb	r4, r4
 1343              	.LVL210:
 1344              	.L54:
 299:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	}
 300:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 301:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	//RX Setup
 302:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	if(RxAddress != NULL)
 1345              		.loc 1 302 2 is_stmt 1 view .LVU338
 1346              		.loc 1 302 4 is_stmt 0 view .LVU339
 1347 0036 85B3     		cbz	r5, .L55
 1348              	.LBB3:
 303:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	{
 304:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		uint8_t en_rxaddr = 0x3F;
 1349              		.loc 1 304 3 is_stmt 1 view .LVU340
 1350              	.LVL211:
 305:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 			//en_rxaddr = en_rxaddr | (1<<1);
 306:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		status |= nrf24_write (EN_RXADDR, en_rxaddr);
 1351              		.loc 1 306 3 view .LVU341
 1352              		.loc 1 306 13 is_stmt 0 view .LVU342
 1353 0038 3F21     		movs	r1, #63
 1354 003a 0220     		movs	r0, #2
 1355 003c FFF7FEFF 		bl	nrf24_write
 1356              	.LVL212:
 1357              		.loc 1 306 10 discriminator 1 view .LVU343
 1358 0040 0443     		orrs	r4, r4, r0
 1359              	.LVL213:
 1360              		.loc 1 306 10 discriminator 1 view .LVU344
 1361 0042 E4B2     		uxtb	r4, r4
 1362              	.LVL214:
 307:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 308:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		/* We must write the address for Data Pipe 1, if we want to use any pipe from 2 to 5
 309:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 			* The Address from DATA Pipe 2 to Data Pipe 5 differs only in the LSB
 310:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 			* Their 4 MSB Bytes will still be same as Data Pipe 1
 311:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 			*
 312:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 			* For Eg->
 313:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 			* Pipe 1 ADDR = 0xAABBCCDD11
 314:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 			* Pipe 2 ADDR = 0xAABBCCDD22
 315:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 			* Pipe 3 ADDR = 0xAABBCCDD33
 316:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 			*
 317:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 			*/
 318:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		status |= nrf24_writeMulti(RX_ADDR_P1, RxAddress, 5);  // Write the Pipe1 address
ARM GAS  /tmp/cc4ChK3x.s 			page 31


 1363              		.loc 1 318 3 is_stmt 1 view .LVU345
 1364              		.loc 1 318 13 is_stmt 0 view .LVU346
 1365 0044 0522     		movs	r2, #5
 1366 0046 2946     		mov	r1, r5
 1367 0048 0B20     		movs	r0, #11
 1368 004a FFF7FEFF 		bl	nrf24_writeMulti
 1369              	.LVL215:
 1370              		.loc 1 318 10 discriminator 1 view .LVU347
 1371 004e 0443     		orrs	r4, r4, r0
 1372              	.LVL216:
 1373              		.loc 1 318 10 discriminator 1 view .LVU348
 1374 0050 E4B2     		uxtb	r4, r4
 1375              	.LVL217:
 319:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		//nrf24_write(RX_ADDR_P2, 0xEE);  // Write the Pipe2 LSB address
 320:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 321:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		status |= nrf24_write (RX_PW_P0, 32);   // 32 bit payload size for pipe 2
 1376              		.loc 1 321 3 is_stmt 1 view .LVU349
 1377              		.loc 1 321 13 is_stmt 0 view .LVU350
 1378 0052 2021     		movs	r1, #32
 1379 0054 1120     		movs	r0, #17
 1380 0056 FFF7FEFF 		bl	nrf24_write
 1381              	.LVL218:
 1382              		.loc 1 321 10 discriminator 1 view .LVU351
 1383 005a 0443     		orrs	r4, r4, r0
 1384              	.LVL219:
 1385              		.loc 1 321 10 discriminator 1 view .LVU352
 1386 005c E4B2     		uxtb	r4, r4
 1387              	.LVL220:
 322:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		status |= nrf24_write (RX_PW_P1, 32);
 1388              		.loc 1 322 3 is_stmt 1 view .LVU353
 1389              		.loc 1 322 13 is_stmt 0 view .LVU354
 1390 005e 2021     		movs	r1, #32
 1391 0060 1220     		movs	r0, #18
 1392 0062 FFF7FEFF 		bl	nrf24_write
 1393              	.LVL221:
 1394              		.loc 1 322 10 discriminator 1 view .LVU355
 1395 0066 0443     		orrs	r4, r4, r0
 1396              	.LVL222:
 1397              		.loc 1 322 10 discriminator 1 view .LVU356
 1398 0068 E4B2     		uxtb	r4, r4
 1399              	.LVL223:
 323:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		status |= nrf24_write (RX_PW_P2, 32);
 1400              		.loc 1 323 3 is_stmt 1 view .LVU357
 1401              		.loc 1 323 13 is_stmt 0 view .LVU358
 1402 006a 2021     		movs	r1, #32
 1403 006c 1320     		movs	r0, #19
 1404 006e FFF7FEFF 		bl	nrf24_write
 1405              	.LVL224:
 1406              		.loc 1 323 10 discriminator 1 view .LVU359
 1407 0072 0443     		orrs	r4, r4, r0
 1408              	.LVL225:
 1409              		.loc 1 323 10 discriminator 1 view .LVU360
 1410 0074 E4B2     		uxtb	r4, r4
 1411              	.LVL226:
 324:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		status |= nrf24_write (RX_PW_P3, 32);
 1412              		.loc 1 324 3 is_stmt 1 view .LVU361
 1413              		.loc 1 324 13 is_stmt 0 view .LVU362
ARM GAS  /tmp/cc4ChK3x.s 			page 32


 1414 0076 2021     		movs	r1, #32
 1415 0078 1420     		movs	r0, #20
 1416 007a FFF7FEFF 		bl	nrf24_write
 1417              	.LVL227:
 1418              		.loc 1 324 10 discriminator 1 view .LVU363
 1419 007e 0443     		orrs	r4, r4, r0
 1420              	.LVL228:
 1421              		.loc 1 324 10 discriminator 1 view .LVU364
 1422 0080 E4B2     		uxtb	r4, r4
 1423              	.LVL229:
 325:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		status |= nrf24_write (RX_PW_P4, 32);
 1424              		.loc 1 325 3 is_stmt 1 view .LVU365
 1425              		.loc 1 325 13 is_stmt 0 view .LVU366
 1426 0082 2021     		movs	r1, #32
 1427 0084 1520     		movs	r0, #21
 1428 0086 FFF7FEFF 		bl	nrf24_write
 1429              	.LVL230:
 1430              		.loc 1 325 10 discriminator 1 view .LVU367
 1431 008a 0443     		orrs	r4, r4, r0
 1432              	.LVL231:
 1433              		.loc 1 325 10 discriminator 1 view .LVU368
 1434 008c E4B2     		uxtb	r4, r4
 1435              	.LVL232:
 326:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		status |= nrf24_write (RX_PW_P5, 32);
 1436              		.loc 1 326 3 is_stmt 1 view .LVU369
 1437              		.loc 1 326 13 is_stmt 0 view .LVU370
 1438 008e 2021     		movs	r1, #32
 1439 0090 1620     		movs	r0, #22
 1440 0092 FFF7FEFF 		bl	nrf24_write
 1441              	.LVL233:
 1442              		.loc 1 326 10 discriminator 1 view .LVU371
 1443 0096 0443     		orrs	r4, r4, r0
 1444              	.LVL234:
 1445              		.loc 1 326 10 discriminator 1 view .LVU372
 1446 0098 E4B2     		uxtb	r4, r4
 1447              	.LVL235:
 1448              	.L55:
 1449              		.loc 1 326 10 discriminator 1 view .LVU373
 1450              	.LBE3:
 327:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	}
 328:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 329:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// Enable the chip after configuring the device
 330:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	CE_Enable();
 1451              		.loc 1 330 2 is_stmt 1 view .LVU374
 1452 009a FFF7FEFF 		bl	CE_Enable
 1453              	.LVL236:
 331:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= flush_tx_fifo();
 1454              		.loc 1 331 2 view .LVU375
 1455              		.loc 1 331 12 is_stmt 0 view .LVU376
 1456 009e FFF7FEFF 		bl	flush_tx_fifo
 1457              	.LVL237:
 1458              		.loc 1 331 9 discriminator 1 view .LVU377
 1459 00a2 2043     		orrs	r0, r0, r4
 1460              	.LVL238:
 332:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	return status;
 1461              		.loc 1 332 2 is_stmt 1 view .LVU378
 333:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** }
ARM GAS  /tmp/cc4ChK3x.s 			page 33


 1462              		.loc 1 333 1 is_stmt 0 view .LVU379
 1463 00a4 C0B2     		uxtb	r0, r0
 1464              		.loc 1 333 1 view .LVU380
 1465 00a6 70BD     		pop	{r4, r5, r6, pc}
 1466              		.loc 1 333 1 view .LVU381
 1467              		.cfi_endproc
 1468              	.LFE148:
 1470              		.section	.text.nrf24_TxMode,"ax",%progbits
 1471              		.align	1
 1472              		.global	nrf24_TxMode
 1473              		.syntax unified
 1474              		.thumb
 1475              		.thumb_func
 1477              	nrf24_TxMode:
 1478              	.LFB149:
 334:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 335:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** HAL_StatusTypeDef nrf24_TxMode(void)
 336:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** {
 1479              		.loc 1 336 1 is_stmt 1 view -0
 1480              		.cfi_startproc
 1481              		@ args = 0, pretend = 0, frame = 0
 1482              		@ frame_needed = 0, uses_anonymous_args = 0
 1483 0000 10B5     		push	{r4, lr}
 1484              	.LCFI27:
 1485              		.cfi_def_cfa_offset 8
 1486              		.cfi_offset 4, -8
 1487              		.cfi_offset 14, -4
 337:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	HAL_StatusTypeDef status = HAL_OK;
 1488              		.loc 1 337 2 view .LVU383
 1489              	.LVL239:
 338:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// disable the chip before configuring the device
 339:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	CE_Disable();
 1490              		.loc 1 339 2 view .LVU384
 1491 0002 FFF7FEFF 		bl	CE_Disable
 1492              	.LVL240:
 340:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 341:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// power up the device
 342:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	uint8_t config = 0;
 1493              		.loc 1 342 2 view .LVU385
 343:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	config = config | (1<<1);   // write 1 in the PWR_UP bit
 1494              		.loc 1 343 2 view .LVU386
 344:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	config = config | (1<<3);   // write 1 in EN_CRC to enable CRC
 1495              		.loc 1 344 2 view .LVU387
 345:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	config = config | (1<<2);   // write 1 in CRCO to set encoding scheme CRC to 2 bytes
 1496              		.loc 1 345 2 view .LVU388
 346:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	//config = config & (0xF2);    // write 0 in the PRIM_RX, and 1 in the PWR_UP, and all other bits 
 347:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write (CONFIG, config);
 1497              		.loc 1 347 2 view .LVU389
 1498              		.loc 1 347 12 is_stmt 0 view .LVU390
 1499 0006 0E21     		movs	r1, #14
 1500 0008 0020     		movs	r0, #0
 1501 000a FFF7FEFF 		bl	nrf24_write
 1502              	.LVL241:
 1503 000e 0446     		mov	r4, r0
 1504              	.LVL242:
 348:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 349:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// Enable the chip after configuring the device
ARM GAS  /tmp/cc4ChK3x.s 			page 34


 350:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	CE_Enable();
 1505              		.loc 1 350 2 is_stmt 1 view .LVU391
 1506 0010 FFF7FEFF 		bl	CE_Enable
 1507              	.LVL243:
 351:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= flush_tx_fifo();
 1508              		.loc 1 351 2 view .LVU392
 1509              		.loc 1 351 12 is_stmt 0 view .LVU393
 1510 0014 FFF7FEFF 		bl	flush_tx_fifo
 1511              	.LVL244:
 1512              		.loc 1 351 9 discriminator 1 view .LVU394
 1513 0018 2043     		orrs	r0, r0, r4
 1514              	.LVL245:
 352:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	return status;
 1515              		.loc 1 352 2 is_stmt 1 view .LVU395
 353:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** }
 1516              		.loc 1 353 1 is_stmt 0 view .LVU396
 1517 001a C0B2     		uxtb	r0, r0
 1518              		.loc 1 353 1 view .LVU397
 1519 001c 10BD     		pop	{r4, pc}
 1520              		.cfi_endproc
 1521              	.LFE149:
 1523              		.section	.text.nrf24_RxMode,"ax",%progbits
 1524              		.align	1
 1525              		.global	nrf24_RxMode
 1526              		.syntax unified
 1527              		.thumb
 1528              		.thumb_func
 1530              	nrf24_RxMode:
 1531              	.LFB150:
 354:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 355:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** HAL_StatusTypeDef nrf24_RxMode(void)
 356:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** {
 1532              		.loc 1 356 1 is_stmt 1 view -0
 1533              		.cfi_startproc
 1534              		@ args = 0, pretend = 0, frame = 0
 1535              		@ frame_needed = 0, uses_anonymous_args = 0
 1536 0000 10B5     		push	{r4, lr}
 1537              	.LCFI28:
 1538              		.cfi_def_cfa_offset 8
 1539              		.cfi_offset 4, -8
 1540              		.cfi_offset 14, -4
 357:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	HAL_StatusTypeDef status = HAL_OK;
 1541              		.loc 1 357 2 view .LVU399
 1542              	.LVL246:
 358:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// disable the chip before configuring the device
 359:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	CE_Disable();
 1543              		.loc 1 359 2 view .LVU400
 1544 0002 FFF7FEFF 		bl	CE_Disable
 1545              	.LVL247:
 360:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 361:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// power up the device in Rx mode
 362:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	uint8_t config = 0;
 1546              		.loc 1 362 2 view .LVU401
 363:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	config = config | (1<<1) | (1<<0);
 1547              		.loc 1 363 2 view .LVU402
 364:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	config = config | (1<<3);   // write 1 in EN_CRC to enable CRC
 1548              		.loc 1 364 2 view .LVU403
ARM GAS  /tmp/cc4ChK3x.s 			page 35


 365:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	config = config | (1<<2);   // write 1 in CRCO to set encoding scheme CRC to 2 bytes
 1549              		.loc 1 365 2 view .LVU404
 366:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_write (CONFIG, config);
 1550              		.loc 1 366 2 view .LVU405
 1551              		.loc 1 366 12 is_stmt 0 view .LVU406
 1552 0006 0F21     		movs	r1, #15
 1553 0008 0020     		movs	r0, #0
 1554 000a FFF7FEFF 		bl	nrf24_write
 1555              	.LVL248:
 1556 000e 0446     		mov	r4, r0
 1557              	.LVL249:
 367:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 368:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// Enable the chip after configuring the device
 369:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	CE_Enable();
 1558              		.loc 1 369 2 is_stmt 1 view .LVU407
 1559 0010 FFF7FEFF 		bl	CE_Enable
 1560              	.LVL250:
 370:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= flush_rx_fifo();
 1561              		.loc 1 370 2 view .LVU408
 1562              		.loc 1 370 12 is_stmt 0 view .LVU409
 1563 0014 FFF7FEFF 		bl	flush_rx_fifo
 1564              	.LVL251:
 1565              		.loc 1 370 9 discriminator 1 view .LVU410
 1566 0018 2043     		orrs	r0, r0, r4
 1567              	.LVL252:
 371:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	return status;
 1568              		.loc 1 371 2 is_stmt 1 view .LVU411
 372:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** }
 1569              		.loc 1 372 1 is_stmt 0 view .LVU412
 1570 001a C0B2     		uxtb	r0, r0
 1571              		.loc 1 372 1 view .LVU413
 1572 001c 10BD     		pop	{r4, pc}
 1573              		.cfi_endproc
 1574              	.LFE150:
 1576              		.section	.text.nrf24_transmit,"ax",%progbits
 1577              		.align	1
 1578              		.global	nrf24_transmit
 1579              		.syntax unified
 1580              		.thumb
 1581              		.thumb_func
 1583              	nrf24_transmit:
 1584              	.LVL253:
 1585              	.LFB151:
 373:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 374:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** // transmit the data
 375:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** HAL_StatusTypeDef nrf24_transmit(uint8_t *data)
 376:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** {
 1586              		.loc 1 376 1 is_stmt 1 view -0
 1587              		.cfi_startproc
 1588              		@ args = 0, pretend = 0, frame = 8
 1589              		@ frame_needed = 0, uses_anonymous_args = 0
 1590              		.loc 1 376 1 is_stmt 0 view .LVU415
 1591 0000 70B5     		push	{r4, r5, r6, lr}
 1592              	.LCFI29:
 1593              		.cfi_def_cfa_offset 16
 1594              		.cfi_offset 4, -16
 1595              		.cfi_offset 5, -12
ARM GAS  /tmp/cc4ChK3x.s 			page 36


 1596              		.cfi_offset 6, -8
 1597              		.cfi_offset 14, -4
 1598 0002 82B0     		sub	sp, sp, #8
 1599              	.LCFI30:
 1600              		.cfi_def_cfa_offset 24
 1601 0004 0546     		mov	r5, r0
 377:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	HAL_StatusTypeDef status = HAL_OK;
 1602              		.loc 1 377 2 is_stmt 1 view .LVU416
 1603              	.LVL254:
 378:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	uint8_t cmd = 0;
 1604              		.loc 1 378 2 view .LVU417
 1605              		.loc 1 378 10 is_stmt 0 view .LVU418
 1606 0006 0023     		movs	r3, #0
 1607 0008 8DF80730 		strb	r3, [sp, #7]
 379:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// select the device
 380:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	CS_Select();
 1608              		.loc 1 380 2 is_stmt 1 view .LVU419
 1609 000c FFF7FEFF 		bl	CS_Select
 1610              	.LVL255:
 381:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 382:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// payload command
 383:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	cmd = W_TX_PAYLOAD;
 1611              		.loc 1 383 2 view .LVU420
 1612              		.loc 1 383 6 is_stmt 0 view .LVU421
 1613 0010 A023     		movs	r3, #160
 1614 0012 8DF80730 		strb	r3, [sp, #7]
 384:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= HAL_SPI_Transmit(NRF24_SPI, &cmd, 1, 100);
 1615              		.loc 1 384 2 is_stmt 1 view .LVU422
 1616              		.loc 1 384 12 is_stmt 0 view .LVU423
 1617 0016 234E     		ldr	r6, .L68
 1618 0018 6423     		movs	r3, #100
 1619 001a 0122     		movs	r2, #1
 1620 001c 0DF10701 		add	r1, sp, #7
 1621 0020 3046     		mov	r0, r6
 1622 0022 FFF7FEFF 		bl	HAL_SPI_Transmit
 1623              	.LVL256:
 1624 0026 0446     		mov	r4, r0
 1625              	.LVL257:
 385:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 386:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// send the payload
 387:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= HAL_SPI_Transmit(NRF24_SPI, data, 32, 1000);
 1626              		.loc 1 387 2 is_stmt 1 view .LVU424
 1627              		.loc 1 387 12 is_stmt 0 view .LVU425
 1628 0028 4FF47A73 		mov	r3, #1000
 1629 002c 2022     		movs	r2, #32
 1630 002e 2946     		mov	r1, r5
 1631 0030 3046     		mov	r0, r6
 1632 0032 FFF7FEFF 		bl	HAL_SPI_Transmit
 1633              	.LVL258:
 1634              		.loc 1 387 9 discriminator 1 view .LVU426
 1635 0036 0443     		orrs	r4, r4, r0
 1636              	.LVL259:
 1637              		.loc 1 387 9 discriminator 1 view .LVU427
 1638 0038 E4B2     		uxtb	r4, r4
 1639              	.LVL260:
 388:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 389:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// Unselect the device
ARM GAS  /tmp/cc4ChK3x.s 			page 37


 390:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	CS_UnSelect();
 1640              		.loc 1 390 2 is_stmt 1 view .LVU428
 1641 003a FFF7FEFF 		bl	CS_UnSelect
 1642              	.LVL261:
 391:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 392:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	HAL_Delay(1);
 1643              		.loc 1 392 2 view .LVU429
 1644 003e 0120     		movs	r0, #1
 1645 0040 FFF7FEFF 		bl	HAL_Delay
 1646              	.LVL262:
 393:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	uint8_t nrf24_status;
 1647              		.loc 1 393 2 view .LVU430
 394:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_read(STATUS, &nrf24_status);
 1648              		.loc 1 394 2 view .LVU431
 1649              		.loc 1 394 12 is_stmt 0 view .LVU432
 1650 0044 0DF10601 		add	r1, sp, #6
 1651 0048 0720     		movs	r0, #7
 1652 004a FFF7FEFF 		bl	nrf24_read
 1653              	.LVL263:
 1654              		.loc 1 394 9 discriminator 1 view .LVU433
 1655 004e 0443     		orrs	r4, r4, r0
 1656              	.LVL264:
 1657              		.loc 1 394 9 discriminator 1 view .LVU434
 1658 0050 E4B2     		uxtb	r4, r4
 1659              	.LVL265:
 395:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		if (nrf24_status & (1 << 4)) {
 1660              		.loc 1 395 3 is_stmt 1 view .LVU435
 1661              		.loc 1 395 20 is_stmt 0 view .LVU436
 1662 0052 9DF80610 		ldrb	r1, [sp, #6]	@ zero_extendqisi2
 1663              		.loc 1 395 6 view .LVU437
 1664 0056 11F0100F 		tst	r1, #16
 1665 005a 0FD1     		bne	.L66
 1666              	.L63:
 396:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 			nrf24_status = (nrf24_status | (1 << 4)); // Actually not needed because this bit is already set
 397:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 			status |= nrf24_write(STATUS, nrf24_status);
 398:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 			status |= flush_tx_fifo();
 399:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		}
 400:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 401:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	uint8_t fifo_status;
 1667              		.loc 1 401 2 is_stmt 1 view .LVU438
 402:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_read(FIFO_STATUS, &fifo_status);
 1668              		.loc 1 402 2 view .LVU439
 1669              		.loc 1 402 12 is_stmt 0 view .LVU440
 1670 005c 0DF10501 		add	r1, sp, #5
 1671 0060 1720     		movs	r0, #23
 1672 0062 FFF7FEFF 		bl	nrf24_read
 1673              	.LVL266:
 1674              		.loc 1 402 9 discriminator 1 view .LVU441
 1675 0066 0443     		orrs	r4, r4, r0
 1676              	.LVL267:
 1677              		.loc 1 402 9 discriminator 1 view .LVU442
 1678 0068 E4B2     		uxtb	r4, r4
 1679              	.LVL268:
 403:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 404:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// check the fourth bit of FIFO_STATUS to know if the TX fifo is empty
 405:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	if ((fifo_status&(1<<4)) && (!(fifo_status&(1<<3))))
 1680              		.loc 1 405 2 is_stmt 1 view .LVU443
ARM GAS  /tmp/cc4ChK3x.s 			page 38


 1681              		.loc 1 405 27 is_stmt 0 view .LVU444
 1682 006a 9DF80530 		ldrb	r3, [sp, #5]	@ zero_extendqisi2
 1683              		.loc 1 405 5 view .LVU445
 1684 006e 03F01803 		and	r3, r3, #24
 1685 0072 102B     		cmp	r3, #16
 1686 0074 10D0     		beq	.L67
 1687              	.L64:
 406:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	{
 407:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		status |= flush_tx_fifo();
 408:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		// return 1;
 409:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	}
 410:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 411:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	return status;
 1688              		.loc 1 411 2 is_stmt 1 view .LVU446
 412:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** }
 1689              		.loc 1 412 1 is_stmt 0 view .LVU447
 1690 0076 2046     		mov	r0, r4
 1691 0078 02B0     		add	sp, sp, #8
 1692              	.LCFI31:
 1693              		.cfi_remember_state
 1694              		.cfi_def_cfa_offset 16
 1695              		@ sp needed
 1696 007a 70BD     		pop	{r4, r5, r6, pc}
 1697              	.LVL269:
 1698              	.L66:
 1699              	.LCFI32:
 1700              		.cfi_restore_state
 396:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 			status |= nrf24_write(STATUS, nrf24_status);
 1701              		.loc 1 396 4 is_stmt 1 view .LVU448
 396:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 			status |= nrf24_write(STATUS, nrf24_status);
 1702              		.loc 1 396 17 is_stmt 0 view .LVU449
 1703 007c 41F01001 		orr	r1, r1, #16
 1704 0080 8DF80610 		strb	r1, [sp, #6]
 397:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 			status |= flush_tx_fifo();
 1705              		.loc 1 397 4 is_stmt 1 view .LVU450
 397:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 			status |= flush_tx_fifo();
 1706              		.loc 1 397 14 is_stmt 0 view .LVU451
 1707 0084 0720     		movs	r0, #7
 1708 0086 FFF7FEFF 		bl	nrf24_write
 1709              	.LVL270:
 397:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 			status |= flush_tx_fifo();
 1710              		.loc 1 397 11 discriminator 1 view .LVU452
 1711 008a 0443     		orrs	r4, r4, r0
 1712              	.LVL271:
 397:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 			status |= flush_tx_fifo();
 1713              		.loc 1 397 11 discriminator 1 view .LVU453
 1714 008c E4B2     		uxtb	r4, r4
 1715              	.LVL272:
 398:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		}
 1716              		.loc 1 398 4 is_stmt 1 view .LVU454
 398:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		}
 1717              		.loc 1 398 14 is_stmt 0 view .LVU455
 1718 008e FFF7FEFF 		bl	flush_tx_fifo
 1719              	.LVL273:
 398:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		}
 1720              		.loc 1 398 11 discriminator 1 view .LVU456
 1721 0092 0443     		orrs	r4, r4, r0
ARM GAS  /tmp/cc4ChK3x.s 			page 39


 1722              	.LVL274:
 398:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		}
 1723              		.loc 1 398 11 discriminator 1 view .LVU457
 1724 0094 E4B2     		uxtb	r4, r4
 1725              	.LVL275:
 398:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		}
 1726              		.loc 1 398 11 discriminator 1 view .LVU458
 1727 0096 E1E7     		b	.L63
 1728              	.L67:
 407:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		// return 1;
 1729              		.loc 1 407 3 is_stmt 1 view .LVU459
 407:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		// return 1;
 1730              		.loc 1 407 13 is_stmt 0 view .LVU460
 1731 0098 FFF7FEFF 		bl	flush_tx_fifo
 1732              	.LVL276:
 407:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		// return 1;
 1733              		.loc 1 407 10 discriminator 1 view .LVU461
 1734 009c 0443     		orrs	r4, r4, r0
 1735              	.LVL277:
 407:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		// return 1;
 1736              		.loc 1 407 10 discriminator 1 view .LVU462
 1737 009e E4B2     		uxtb	r4, r4
 1738              	.LVL278:
 407:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		// return 1;
 1739              		.loc 1 407 10 discriminator 1 view .LVU463
 1740 00a0 E9E7     		b	.L64
 1741              	.L69:
 1742 00a2 00BF     		.align	2
 1743              	.L68:
 1744 00a4 00000000 		.word	hspi3
 1745              		.cfi_endproc
 1746              	.LFE151:
 1748              		.section	.text.nrf24_receive_ACK_payload,"ax",%progbits
 1749              		.align	1
 1750              		.global	nrf24_receive_ACK_payload
 1751              		.syntax unified
 1752              		.thumb
 1753              		.thumb_func
 1755              	nrf24_receive_ACK_payload:
 1756              	.LVL279:
 1757              	.LFB152:
 413:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 414:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 415:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** HAL_StatusTypeDef nrf24_receive_ACK_payload(uint8_t *data, uint8_t* data_size) {
 1758              		.loc 1 415 80 is_stmt 1 view -0
 1759              		.cfi_startproc
 1760              		@ args = 0, pretend = 0, frame = 8
 1761              		@ frame_needed = 0, uses_anonymous_args = 0
 1762              		.loc 1 415 80 is_stmt 0 view .LVU465
 1763 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1764              	.LCFI33:
 1765              		.cfi_def_cfa_offset 20
 1766              		.cfi_offset 4, -20
 1767              		.cfi_offset 5, -16
 1768              		.cfi_offset 6, -12
 1769              		.cfi_offset 7, -8
 1770              		.cfi_offset 14, -4
ARM GAS  /tmp/cc4ChK3x.s 			page 40


 1771 0002 83B0     		sub	sp, sp, #12
 1772              	.LCFI34:
 1773              		.cfi_def_cfa_offset 32
 1774 0004 0646     		mov	r6, r0
 1775 0006 0D46     		mov	r5, r1
 416:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	HAL_StatusTypeDef status = HAL_OK;
 1776              		.loc 1 416 2 is_stmt 1 view .LVU466
 1777              	.LVL280:
 417:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	uint8_t cmd = 0;
 1778              		.loc 1 417 2 view .LVU467
 1779              		.loc 1 417 10 is_stmt 0 view .LVU468
 1780 0008 0023     		movs	r3, #0
 1781 000a 8DF80730 		strb	r3, [sp, #7]
 418:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 419:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// select the device
 420:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	CS_Select();
 1782              		.loc 1 420 2 is_stmt 1 view .LVU469
 1783 000e FFF7FEFF 		bl	CS_Select
 1784              	.LVL281:
 421:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 422:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** //	 Receive the payload size
 423:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	cmd = R_RX_PL_WID;
 1785              		.loc 1 423 2 view .LVU470
 1786              		.loc 1 423 6 is_stmt 0 view .LVU471
 1787 0012 6023     		movs	r3, #96
 1788 0014 8DF80730 		strb	r3, [sp, #7]
 424:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= HAL_SPI_Transmit(NRF24_SPI, &cmd, 1, 100);
 1789              		.loc 1 424 2 is_stmt 1 view .LVU472
 1790              		.loc 1 424 12 is_stmt 0 view .LVU473
 1791 0018 1D4F     		ldr	r7, .L74
 1792 001a 6423     		movs	r3, #100
 1793 001c 0122     		movs	r2, #1
 1794 001e 0DF10701 		add	r1, sp, #7
 1795 0022 3846     		mov	r0, r7
 1796 0024 FFF7FEFF 		bl	HAL_SPI_Transmit
 1797              	.LVL282:
 1798 0028 0446     		mov	r4, r0
 1799              	.LVL283:
 425:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= HAL_SPI_Receive(NRF24_SPI, data_size, 1, 1000);
 1800              		.loc 1 425 2 is_stmt 1 view .LVU474
 1801              		.loc 1 425 12 is_stmt 0 view .LVU475
 1802 002a 4FF47A73 		mov	r3, #1000
 1803 002e 0122     		movs	r2, #1
 1804 0030 2946     		mov	r1, r5
 1805 0032 3846     		mov	r0, r7
 1806 0034 FFF7FEFF 		bl	HAL_SPI_Receive
 1807              	.LVL284:
 1808              		.loc 1 425 9 discriminator 1 view .LVU476
 1809 0038 0443     		orrs	r4, r4, r0
 1810              	.LVL285:
 1811              		.loc 1 425 9 discriminator 1 view .LVU477
 1812 003a E4B2     		uxtb	r4, r4
 1813              	.LVL286:
 426:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** //	 Receive payload
 427:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	if ( *data_size > 0) {
 1814              		.loc 1 427 2 is_stmt 1 view .LVU478
 1815              		.loc 1 427 7 is_stmt 0 view .LVU479
ARM GAS  /tmp/cc4ChK3x.s 			page 41


 1816 003c 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 1817              		.loc 1 427 5 view .LVU480
 1818 003e 6BB9     		cbnz	r3, .L73
 1819              	.L71:
 428:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		// Required CSN transition between different commands
 429:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		CS_UnSelect();
 430:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		CS_Select();
 431:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 432:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		cmd = R_RX_PAYLOAD;
 433:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		status |= HAL_SPI_Transmit(NRF24_SPI, &cmd, 1, 100);
 434:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		status |= HAL_SPI_Receive(NRF24_SPI, data, 32, 1000);
 435:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	}
 436:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 437:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 438:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// Unselect the device
 439:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	CS_UnSelect();
 1820              		.loc 1 439 2 is_stmt 1 view .LVU481
 1821 0040 FFF7FEFF 		bl	CS_UnSelect
 1822              	.LVL287:
 440:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	HAL_Delay(1);
 1823              		.loc 1 440 2 view .LVU482
 1824 0044 0120     		movs	r0, #1
 1825 0046 FFF7FEFF 		bl	HAL_Delay
 1826              	.LVL288:
 441:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	cmd = FLUSH_RX;
 1827              		.loc 1 441 2 view .LVU483
 1828              		.loc 1 441 6 is_stmt 0 view .LVU484
 1829 004a E220     		movs	r0, #226
 1830 004c 8DF80700 		strb	r0, [sp, #7]
 442:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_send_cmd(cmd);
 1831              		.loc 1 442 2 is_stmt 1 view .LVU485
 1832              		.loc 1 442 12 is_stmt 0 view .LVU486
 1833 0050 FFF7FEFF 		bl	nrf24_send_cmd
 1834              	.LVL289:
 1835              		.loc 1 442 9 discriminator 1 view .LVU487
 1836 0054 2043     		orrs	r0, r0, r4
 1837              	.LVL290:
 443:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	return status;
 1838              		.loc 1 443 2 is_stmt 1 view .LVU488
 444:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** }
 1839              		.loc 1 444 1 is_stmt 0 view .LVU489
 1840 0056 C0B2     		uxtb	r0, r0
 1841              		.loc 1 444 1 view .LVU490
 1842 0058 03B0     		add	sp, sp, #12
 1843              	.LCFI35:
 1844              		.cfi_remember_state
 1845              		.cfi_def_cfa_offset 20
 1846              		@ sp needed
 1847 005a F0BD     		pop	{r4, r5, r6, r7, pc}
 1848              	.LVL291:
 1849              	.L73:
 1850              	.LCFI36:
 1851              		.cfi_restore_state
 429:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		CS_Select();
 1852              		.loc 1 429 3 is_stmt 1 view .LVU491
 1853 005c FFF7FEFF 		bl	CS_UnSelect
 1854              	.LVL292:
ARM GAS  /tmp/cc4ChK3x.s 			page 42


 430:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 1855              		.loc 1 430 3 view .LVU492
 1856 0060 FFF7FEFF 		bl	CS_Select
 1857              	.LVL293:
 432:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		status |= HAL_SPI_Transmit(NRF24_SPI, &cmd, 1, 100);
 1858              		.loc 1 432 3 view .LVU493
 432:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		status |= HAL_SPI_Transmit(NRF24_SPI, &cmd, 1, 100);
 1859              		.loc 1 432 7 is_stmt 0 view .LVU494
 1860 0064 6123     		movs	r3, #97
 1861 0066 8DF80730 		strb	r3, [sp, #7]
 433:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		status |= HAL_SPI_Receive(NRF24_SPI, data, 32, 1000);
 1862              		.loc 1 433 3 is_stmt 1 view .LVU495
 433:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		status |= HAL_SPI_Receive(NRF24_SPI, data, 32, 1000);
 1863              		.loc 1 433 13 is_stmt 0 view .LVU496
 1864 006a 6423     		movs	r3, #100
 1865 006c 0122     		movs	r2, #1
 1866 006e 0DF10701 		add	r1, sp, #7
 1867 0072 3846     		mov	r0, r7
 1868 0074 FFF7FEFF 		bl	HAL_SPI_Transmit
 1869              	.LVL294:
 433:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		status |= HAL_SPI_Receive(NRF24_SPI, data, 32, 1000);
 1870              		.loc 1 433 10 discriminator 1 view .LVU497
 1871 0078 0443     		orrs	r4, r4, r0
 1872              	.LVL295:
 433:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		status |= HAL_SPI_Receive(NRF24_SPI, data, 32, 1000);
 1873              		.loc 1 433 10 discriminator 1 view .LVU498
 1874 007a E4B2     		uxtb	r4, r4
 1875              	.LVL296:
 434:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	}
 1876              		.loc 1 434 3 is_stmt 1 view .LVU499
 434:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	}
 1877              		.loc 1 434 13 is_stmt 0 view .LVU500
 1878 007c 4FF47A73 		mov	r3, #1000
 1879 0080 2022     		movs	r2, #32
 1880 0082 3146     		mov	r1, r6
 1881 0084 3846     		mov	r0, r7
 1882 0086 FFF7FEFF 		bl	HAL_SPI_Receive
 1883              	.LVL297:
 434:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	}
 1884              		.loc 1 434 10 discriminator 1 view .LVU501
 1885 008a 0443     		orrs	r4, r4, r0
 1886              	.LVL298:
 434:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	}
 1887              		.loc 1 434 10 discriminator 1 view .LVU502
 1888 008c E4B2     		uxtb	r4, r4
 1889              	.LVL299:
 434:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	}
 1890              		.loc 1 434 10 discriminator 1 view .LVU503
 1891 008e D7E7     		b	.L71
 1892              	.L75:
 1893              		.align	2
 1894              	.L74:
 1895 0090 00000000 		.word	hspi3
 1896              		.cfi_endproc
 1897              	.LFE152:
 1899              		.section	.text.nrf24_check_data_available,"ax",%progbits
 1900              		.align	1
ARM GAS  /tmp/cc4ChK3x.s 			page 43


 1901              		.global	nrf24_check_data_available
 1902              		.syntax unified
 1903              		.thumb
 1904              		.thumb_func
 1906              	nrf24_check_data_available:
 1907              	.LFB153:
 445:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 446:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 447:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** bool nrf24_check_data_available(void)
 448:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** {
 1908              		.loc 1 448 1 is_stmt 1 view -0
 1909              		.cfi_startproc
 1910              		@ args = 0, pretend = 0, frame = 8
 1911              		@ frame_needed = 0, uses_anonymous_args = 0
 1912 0000 00B5     		push	{lr}
 1913              	.LCFI37:
 1914              		.cfi_def_cfa_offset 4
 1915              		.cfi_offset 14, -4
 1916 0002 83B0     		sub	sp, sp, #12
 1917              	.LCFI38:
 1918              		.cfi_def_cfa_offset 16
 449:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	HAL_StatusTypeDef status = HAL_OK;
 1919              		.loc 1 449 2 view .LVU505
 1920              	.LVL300:
 450:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	uint8_t fifo_status;
 1921              		.loc 1 450 2 view .LVU506
 451:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_read(FIFO_STATUS, &fifo_status);
 1922              		.loc 1 451 2 view .LVU507
 1923              		.loc 1 451 12 is_stmt 0 view .LVU508
 1924 0004 0DF10701 		add	r1, sp, #7
 1925 0008 1720     		movs	r0, #23
 1926 000a FFF7FEFF 		bl	nrf24_read
 1927              	.LVL301:
 452:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	uint8_t nrf24_status;
 1928              		.loc 1 452 2 is_stmt 1 view .LVU509
 453:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_read(STATUS, &nrf24_status);
 1929              		.loc 1 453 2 view .LVU510
 1930              		.loc 1 453 12 is_stmt 0 view .LVU511
 1931 000e 0DF10601 		add	r1, sp, #6
 1932 0012 0720     		movs	r0, #7
 1933 0014 FFF7FEFF 		bl	nrf24_read
 1934              	.LVL302:
 454:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	uint8_t config;
 1935              		.loc 1 454 2 is_stmt 1 view .LVU512
 455:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_read(CONFIG, &config);
 1936              		.loc 1 455 2 view .LVU513
 1937              		.loc 1 455 12 is_stmt 0 view .LVU514
 1938 0018 0DF10501 		add	r1, sp, #5
 1939 001c 0020     		movs	r0, #0
 1940 001e FFF7FEFF 		bl	nrf24_read
 1941              	.LVL303:
 456:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 457:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	if ((nrf24_status&(1<<6)))
 1942              		.loc 1 457 2 is_stmt 1 view .LVU515
 1943              		.loc 1 457 19 is_stmt 0 view .LVU516
 1944 0022 9DF80630 		ldrb	r3, [sp, #6]	@ zero_extendqisi2
 1945              		.loc 1 457 5 view .LVU517
ARM GAS  /tmp/cc4ChK3x.s 			page 44


 1946 0026 13F0400F 		tst	r3, #64
 1947 002a 03D1     		bne	.L80
 458:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	{
 459:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		status |= nrf24_write(STATUS, (1<<6)); // Clear receive fifo bit
 460:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		return 1;
 461:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	}
 462:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	return 0;
 1948              		.loc 1 462 9 view .LVU518
 1949 002c 0020     		movs	r0, #0
 1950              	.L77:
 463:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// return 0;
 464:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** }
 1951              		.loc 1 464 1 view .LVU519
 1952 002e 03B0     		add	sp, sp, #12
 1953              	.LCFI39:
 1954              		.cfi_remember_state
 1955              		.cfi_def_cfa_offset 4
 1956              		@ sp needed
 1957 0030 5DF804FB 		ldr	pc, [sp], #4
 1958              	.L80:
 1959              	.LCFI40:
 1960              		.cfi_restore_state
 459:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		return 1;
 1961              		.loc 1 459 3 is_stmt 1 view .LVU520
 459:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 		return 1;
 1962              		.loc 1 459 13 is_stmt 0 view .LVU521
 1963 0034 4021     		movs	r1, #64
 1964 0036 0720     		movs	r0, #7
 1965 0038 FFF7FEFF 		bl	nrf24_write
 1966              	.LVL304:
 460:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	}
 1967              		.loc 1 460 3 is_stmt 1 view .LVU522
 460:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	}
 1968              		.loc 1 460 10 is_stmt 0 view .LVU523
 1969 003c 0120     		movs	r0, #1
 1970 003e F6E7     		b	.L77
 1971              		.cfi_endproc
 1972              	.LFE153:
 1974              		.section	.text.nrf24_receive,"ax",%progbits
 1975              		.align	1
 1976              		.global	nrf24_receive
 1977              		.syntax unified
 1978              		.thumb
 1979              		.thumb_func
 1981              	nrf24_receive:
 1982              	.LVL305:
 1983              	.LFB154:
 465:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 466:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** HAL_StatusTypeDef nrf24_receive(uint8_t *data)
 467:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** {
 1984              		.loc 1 467 1 is_stmt 1 view -0
 1985              		.cfi_startproc
 1986              		@ args = 0, pretend = 0, frame = 8
 1987              		@ frame_needed = 0, uses_anonymous_args = 0
 1988              		.loc 1 467 1 is_stmt 0 view .LVU525
 1989 0000 70B5     		push	{r4, r5, r6, lr}
 1990              	.LCFI41:
ARM GAS  /tmp/cc4ChK3x.s 			page 45


 1991              		.cfi_def_cfa_offset 16
 1992              		.cfi_offset 4, -16
 1993              		.cfi_offset 5, -12
 1994              		.cfi_offset 6, -8
 1995              		.cfi_offset 14, -4
 1996 0002 82B0     		sub	sp, sp, #8
 1997              	.LCFI42:
 1998              		.cfi_def_cfa_offset 24
 1999 0004 0546     		mov	r5, r0
 468:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	HAL_StatusTypeDef status = HAL_OK;
 2000              		.loc 1 468 2 is_stmt 1 view .LVU526
 2001              	.LVL306:
 469:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	uint8_t cmd = 0;
 2002              		.loc 1 469 2 view .LVU527
 2003              		.loc 1 469 10 is_stmt 0 view .LVU528
 2004 0006 0023     		movs	r3, #0
 2005 0008 8DF80730 		strb	r3, [sp, #7]
 470:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 471:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// select the device
 472:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	CS_Select();
 2006              		.loc 1 472 2 is_stmt 1 view .LVU529
 2007 000c FFF7FEFF 		bl	CS_Select
 2008              	.LVL307:
 473:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 474:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// payload command
 475:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	cmd = R_RX_PAYLOAD;
 2009              		.loc 1 475 2 view .LVU530
 2010              		.loc 1 475 6 is_stmt 0 view .LVU531
 2011 0010 6123     		movs	r3, #97
 2012 0012 8DF80730 		strb	r3, [sp, #7]
 476:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= HAL_SPI_Transmit(NRF24_SPI, &cmd, 1, 100);
 2013              		.loc 1 476 2 is_stmt 1 view .LVU532
 2014              		.loc 1 476 12 is_stmt 0 view .LVU533
 2015 0016 104E     		ldr	r6, .L83
 2016 0018 6423     		movs	r3, #100
 2017 001a 0122     		movs	r2, #1
 2018 001c 0DF10701 		add	r1, sp, #7
 2019 0020 3046     		mov	r0, r6
 2020 0022 FFF7FEFF 		bl	HAL_SPI_Transmit
 2021              	.LVL308:
 2022 0026 0446     		mov	r4, r0
 2023              	.LVL309:
 477:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 478:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// Receive the payload
 479:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= HAL_SPI_Receive(NRF24_SPI, data, 32, 1000);
 2024              		.loc 1 479 2 is_stmt 1 view .LVU534
 2025              		.loc 1 479 12 is_stmt 0 view .LVU535
 2026 0028 4FF47A73 		mov	r3, #1000
 2027 002c 2022     		movs	r2, #32
 2028 002e 2946     		mov	r1, r5
 2029 0030 3046     		mov	r0, r6
 2030 0032 FFF7FEFF 		bl	HAL_SPI_Receive
 2031              	.LVL310:
 2032              		.loc 1 479 9 discriminator 1 view .LVU536
 2033 0036 0443     		orrs	r4, r4, r0
 2034              	.LVL311:
 2035              		.loc 1 479 9 discriminator 1 view .LVU537
ARM GAS  /tmp/cc4ChK3x.s 			page 46


 2036 0038 E4B2     		uxtb	r4, r4
 2037              	.LVL312:
 480:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 481:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	// Unselect the device
 482:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	CS_UnSelect();
 2038              		.loc 1 482 2 is_stmt 1 view .LVU538
 2039 003a FFF7FEFF 		bl	CS_UnSelect
 2040              	.LVL313:
 483:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 484:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	HAL_Delay(1);
 2041              		.loc 1 484 2 view .LVU539
 2042 003e 0120     		movs	r0, #1
 2043 0040 FFF7FEFF 		bl	HAL_Delay
 2044              	.LVL314:
 485:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 
 486:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	cmd = FLUSH_RX;
 2045              		.loc 1 486 2 view .LVU540
 2046              		.loc 1 486 6 is_stmt 0 view .LVU541
 2047 0044 E220     		movs	r0, #226
 2048 0046 8DF80700 		strb	r0, [sp, #7]
 487:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	status |= nrf24_send_cmd(cmd);
 2049              		.loc 1 487 2 is_stmt 1 view .LVU542
 2050              		.loc 1 487 12 is_stmt 0 view .LVU543
 2051 004a FFF7FEFF 		bl	nrf24_send_cmd
 2052              	.LVL315:
 2053              		.loc 1 487 9 discriminator 1 view .LVU544
 2054 004e 2043     		orrs	r0, r0, r4
 2055              	.LVL316:
 488:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** 	return status;
 2056              		.loc 1 488 2 is_stmt 1 view .LVU545
 489:/home/dat/Documents/colir_one/rocket_code/Module/Src/NRF24L01.c **** }
 2057              		.loc 1 489 1 is_stmt 0 view .LVU546
 2058 0050 C0B2     		uxtb	r0, r0
 2059              		.loc 1 489 1 view .LVU547
 2060 0052 02B0     		add	sp, sp, #8
 2061              	.LCFI43:
 2062              		.cfi_def_cfa_offset 16
 2063              		@ sp needed
 2064 0054 70BD     		pop	{r4, r5, r6, pc}
 2065              	.LVL317:
 2066              	.L84:
 2067              		.loc 1 489 1 view .LVU548
 2068 0056 00BF     		.align	2
 2069              	.L83:
 2070 0058 00000000 		.word	hspi3
 2071              		.cfi_endproc
 2072              	.LFE154:
 2074              		.text
 2075              	.Letext0:
 2076              		.file 2 "/home/dat/.config/Code/User/globalStorage/litaitech.stm32-colir-one/@xpack-dev-tools/arm-
 2077              		.file 3 "/home/dat/.config/Code/User/globalStorage/litaitech.stm32-colir-one/@xpack-dev-tools/arm-
 2078              		.file 4 "/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32
 2079              		.file 5 "/home/dat/Documents/colir_one/rocket_code/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_
 2080              		.file 6 "/home/dat/Documents/colir_one/rocket_code/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_
 2081              		.file 7 "/home/dat/Documents/colir_one/rocket_code/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_
 2082              		.file 8 "/home/dat/Documents/colir_one/rocket_code/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_
 2083              		.file 9 "/home/dat/Documents/colir_one/rocket_code/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.
ARM GAS  /tmp/cc4ChK3x.s 			page 47


ARM GAS  /tmp/cc4ChK3x.s 			page 48


DEFINED SYMBOLS
                            *ABS*:00000000 NRF24L01.c
     /tmp/cc4ChK3x.s:21     .text.CE_Disable:00000000 $t
     /tmp/cc4ChK3x.s:26     .text.CE_Disable:00000000 CE_Disable
     /tmp/cc4ChK3x.s:48     .text.CE_Disable:00000010 $d
     /tmp/cc4ChK3x.s:53     .text.CS_Select:00000000 $t
     /tmp/cc4ChK3x.s:58     .text.CS_Select:00000000 CS_Select
     /tmp/cc4ChK3x.s:80     .text.CS_Select:00000010 $d
     /tmp/cc4ChK3x.s:85     .text.CS_UnSelect:00000000 $t
     /tmp/cc4ChK3x.s:90     .text.CS_UnSelect:00000000 CS_UnSelect
     /tmp/cc4ChK3x.s:112    .text.CS_UnSelect:00000010 $d
     /tmp/cc4ChK3x.s:117    .text.CE_Enable:00000000 $t
     /tmp/cc4ChK3x.s:122    .text.CE_Enable:00000000 CE_Enable
     /tmp/cc4ChK3x.s:144    .text.CE_Enable:00000010 $d
     /tmp/cc4ChK3x.s:149    .text.nrf24_writeMulti:00000000 $t
     /tmp/cc4ChK3x.s:154    .text.nrf24_writeMulti:00000000 nrf24_writeMulti
     /tmp/cc4ChK3x.s:228    .text.nrf24_writeMulti:00000040 $d
     /tmp/cc4ChK3x.s:233    .text.nrf24_write:00000000 $t
     /tmp/cc4ChK3x.s:238    .text.nrf24_write:00000000 nrf24_write
     /tmp/cc4ChK3x.s:295    .text.nrf24_write:00000030 $d
     /tmp/cc4ChK3x.s:300    .rodata.nrf24_reset.str1.4:00000000 $d
     /tmp/cc4ChK3x.s:307    .text.nrf24_reset:00000000 $t
     /tmp/cc4ChK3x.s:312    .text.nrf24_reset:00000000 nrf24_reset
     /tmp/cc4ChK3x.s:702    .text.nrf24_reset:00000184 $d
     /tmp/cc4ChK3x.s:708    .text.nrf24_send_cmd:00000000 $t
     /tmp/cc4ChK3x.s:713    .text.nrf24_send_cmd:00000000 nrf24_send_cmd
     /tmp/cc4ChK3x.s:761    .text.nrf24_send_cmd:00000028 $d
     /tmp/cc4ChK3x.s:766    .text.nrf24_read:00000000 $t
     /tmp/cc4ChK3x.s:771    .text.nrf24_read:00000000 nrf24_read
     /tmp/cc4ChK3x.s:837    .text.nrf24_read:0000003c $d
     /tmp/cc4ChK3x.s:842    .text.nrf24_init:00000000 $t
     /tmp/cc4ChK3x.s:848    .text.nrf24_init:00000000 nrf24_init
     /tmp/cc4ChK3x.s:967    .text.nrf24_TxMode_with_ACK_payload:00000000 $t
     /tmp/cc4ChK3x.s:973    .text.nrf24_TxMode_with_ACK_payload:00000000 nrf24_TxMode_with_ACK_payload
     /tmp/cc4ChK3x.s:1179   .text.nrf24_TxMode_with_ACK_payload:000000dc $d
     /tmp/cc4ChK3x.s:1184   .text.flush_tx_fifo:00000000 $t
     /tmp/cc4ChK3x.s:1190   .text.flush_tx_fifo:00000000 flush_tx_fifo
     /tmp/cc4ChK3x.s:1228   .text.flush_rx_fifo:00000000 $t
     /tmp/cc4ChK3x.s:1234   .text.flush_rx_fifo:00000000 flush_rx_fifo
     /tmp/cc4ChK3x.s:1272   .text.nrf24_TxRxMode:00000000 $t
     /tmp/cc4ChK3x.s:1278   .text.nrf24_TxRxMode:00000000 nrf24_TxRxMode
     /tmp/cc4ChK3x.s:1471   .text.nrf24_TxMode:00000000 $t
     /tmp/cc4ChK3x.s:1477   .text.nrf24_TxMode:00000000 nrf24_TxMode
     /tmp/cc4ChK3x.s:1524   .text.nrf24_RxMode:00000000 $t
     /tmp/cc4ChK3x.s:1530   .text.nrf24_RxMode:00000000 nrf24_RxMode
     /tmp/cc4ChK3x.s:1577   .text.nrf24_transmit:00000000 $t
     /tmp/cc4ChK3x.s:1583   .text.nrf24_transmit:00000000 nrf24_transmit
     /tmp/cc4ChK3x.s:1744   .text.nrf24_transmit:000000a4 $d
     /tmp/cc4ChK3x.s:1749   .text.nrf24_receive_ACK_payload:00000000 $t
     /tmp/cc4ChK3x.s:1755   .text.nrf24_receive_ACK_payload:00000000 nrf24_receive_ACK_payload
     /tmp/cc4ChK3x.s:1895   .text.nrf24_receive_ACK_payload:00000090 $d
     /tmp/cc4ChK3x.s:1900   .text.nrf24_check_data_available:00000000 $t
     /tmp/cc4ChK3x.s:1906   .text.nrf24_check_data_available:00000000 nrf24_check_data_available
     /tmp/cc4ChK3x.s:1975   .text.nrf24_receive:00000000 $t
     /tmp/cc4ChK3x.s:1981   .text.nrf24_receive:00000000 nrf24_receive
     /tmp/cc4ChK3x.s:2070   .text.nrf24_receive:00000058 $d

ARM GAS  /tmp/cc4ChK3x.s 			page 49


UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_SPI_Transmit
hspi3
HAL_SPI_Receive
HAL_Delay
