<stg><name>circular_shift_reg</name>


<trans_list>

<trans id="174" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="73" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1 %din_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %din

]]></Node>
<StgValue><ssdm name="din_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="128" op_0_bw="64">
<![CDATA[
._crit_edge:2 %shiftreg_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="shiftreg_loc"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="17" op_0_bw="17">
<![CDATA[
._crit_edge:14 %regs_wptr_V_load = load i17 %regs_wptr_V

]]></Node>
<StgValue><ssdm name="regs_wptr_V_load"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="17">
<![CDATA[
._crit_edge:15 %zext_ln587 = zext i17 %regs_wptr_V_load

]]></Node>
<StgValue><ssdm name="zext_ln587"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:16 %regs_mem_addr = getelementptr i32 %regs_mem, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="regs_mem_addr"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
._crit_edge:17 %store_ln27 = store i32 %din_read, i2 %regs_mem_addr

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge:18 %add_ln885 = add i17 %regs_wptr_V_load, i17 1

]]></Node>
<StgValue><ssdm name="add_ln885"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge:19 %icmp_ln1064 = icmp_eq  i17 %add_ln885, i17 4

]]></Node>
<StgValue><ssdm name="icmp_ln1064"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge:20 %select_ln29 = select i1 %icmp_ln1064, i17 0, i17 %add_ln885

]]></Node>
<StgValue><ssdm name="select_ln29"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
._crit_edge:21 %store_ln29 = store i17 %select_ln29, i17 %regs_wptr_V

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="17">
<![CDATA[
._crit_edge:22 %trunc_ln70 = trunc i17 %select_ln29

]]></Node>
<StgValue><ssdm name="trunc_ln70"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="84" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:0 %dout_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %dout

]]></Node>
<StgValue><ssdm name="dout_read"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge:23 %add_ln70 = add i2 %trunc_ln70, i2 3

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
._crit_edge:24 %call_ln70 = call void @circular_shift_reg_Pipeline_WRITE, i2 %add_ln70, i128 %shiftreg_loc, i32 %regs_mem

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:26 %trunc_ln1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %dout_read, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="88" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
._crit_edge:24 %call_ln70 = call void @circular_shift_reg_Pipeline_WRITE, i2 %add_ln70, i128 %shiftreg_loc, i32 %regs_mem

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="60">
<![CDATA[
._crit_edge:27 %sext_ln34 = sext i60 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln34"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
._crit_edge:28 %gmem_addr = getelementptr i128 %gmem, i64 %sext_ln34

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
._crit_edge:29 %gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i128P1A, i128 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
._crit_edge:25 %shiftreg_loc_load = load i128 %shiftreg_loc

]]></Node>
<StgValue><ssdm name="shiftreg_loc_load"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
._crit_edge:30 %write_ln34 = write void @_ssdm_op_Write.m_axi.i128P1A, i128 %gmem_addr, i128 %shiftreg_loc_load, i16 65535

]]></Node>
<StgValue><ssdm name="write_ln34"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="94" st_id="5" stage="68" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="95" st_id="6" stage="67" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="96" st_id="7" stage="66" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="97" st_id="8" stage="65" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="98" st_id="9" stage="64" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="99" st_id="10" stage="63" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="100" st_id="11" stage="62" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="101" st_id="12" stage="61" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="102" st_id="13" stage="60" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="103" st_id="14" stage="59" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="104" st_id="15" stage="58" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="105" st_id="16" stage="57" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="106" st_id="17" stage="56" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="107" st_id="18" stage="55" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="108" st_id="19" stage="54" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="109" st_id="20" stage="53" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="110" st_id="21" stage="52" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="111" st_id="22" stage="51" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="112" st_id="23" stage="50" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="113" st_id="24" stage="49" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="114" st_id="25" stage="48" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="115" st_id="26" stage="47" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="116" st_id="27" stage="46" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="117" st_id="28" stage="45" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="118" st_id="29" stage="44" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="119" st_id="30" stage="43" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="120" st_id="31" stage="42" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="121" st_id="32" stage="41" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="122" st_id="33" stage="40" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="123" st_id="34" stage="39" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="124" st_id="35" stage="38" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="125" st_id="36" stage="37" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="126" st_id="37" stage="36" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="127" st_id="38" stage="35" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="128" st_id="39" stage="34" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="129" st_id="40" stage="33" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="130" st_id="41" stage="32" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="131" st_id="42" stage="31" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="132" st_id="43" stage="30" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="133" st_id="44" stage="29" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="134" st_id="45" stage="28" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="135" st_id="46" stage="27" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="136" st_id="47" stage="26" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="137" st_id="48" stage="25" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="138" st_id="49" stage="24" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="139" st_id="50" stage="23" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="140" st_id="51" stage="22" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="141" st_id="52" stage="21" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="142" st_id="53" stage="20" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="143" st_id="54" stage="19" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="144" st_id="55" stage="18" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="145" st_id="56" stage="17" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="146" st_id="57" stage="16" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="147" st_id="58" stage="15" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="148" st_id="59" stage="14" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="149" st_id="60" stage="13" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="150" st_id="61" stage="12" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="151" st_id="62" stage="11" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="152" st_id="63" stage="10" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="153" st_id="64" stage="9" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="154" st_id="65" stage="8" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="155" st_id="66" stage="7" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="156" st_id="67" stage="6" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="157" st_id="68" stage="5" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="158" st_id="69" stage="4" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="159" st_id="70" stage="3" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="160" st_id="71" stage="2" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="161" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge:3 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="162" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="163" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="164" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
._crit_edge:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="165" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %din

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="166" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %din, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="167" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %din, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="168" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dout, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="169" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dout, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="170" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="171" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:13 %specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %regs_mem, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln25"/></StgValue>
</operation>

<operation id="172" st_id="72" stage="1" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge:31 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>

<operation id="173" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0">
<![CDATA[
._crit_edge:32 %ret_ln34 = ret

]]></Node>
<StgValue><ssdm name="ret_ln34"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="245" name="gmem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="246" name="din" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="din"/></StgValue>
</port>
<port id="247" name="dout" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="dout"/></StgValue>
</port>
<port id="248" name="regs_wptr_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="regs_wptr_V"/></StgValue>
</port>
<port id="249" name="regs_mem" dir="2" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="regs_mem"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="251" from="_ssdm_op_Read.ap_none.i32" to="din_read" fromId="250" toId="73">
</dataflow>
<dataflow id="252" from="din" to="din_read" fromId="246" toId="73">
</dataflow>
<dataflow id="254" from="StgValue_253" to="shiftreg_loc" fromId="253" toId="74">
</dataflow>
<dataflow id="255" from="regs_wptr_V" to="regs_wptr_V_load" fromId="248" toId="75">
</dataflow>
<dataflow id="256" from="regs_wptr_V_load" to="zext_ln587" fromId="75" toId="76">
</dataflow>
<dataflow id="257" from="regs_mem" to="regs_mem_addr" fromId="249" toId="77">
</dataflow>
<dataflow id="259" from="StgValue_258" to="regs_mem_addr" fromId="258" toId="77">
</dataflow>
<dataflow id="260" from="zext_ln587" to="regs_mem_addr" fromId="76" toId="77">
</dataflow>
<dataflow id="261" from="din_read" to="store_ln27" fromId="73" toId="78">
</dataflow>
<dataflow id="262" from="regs_mem_addr" to="store_ln27" fromId="77" toId="78">
</dataflow>
<dataflow id="263" from="regs_wptr_V_load" to="add_ln885" fromId="75" toId="79">
</dataflow>
<dataflow id="265" from="StgValue_264" to="add_ln885" fromId="264" toId="79">
</dataflow>
<dataflow id="266" from="add_ln885" to="icmp_ln1064" fromId="79" toId="80">
</dataflow>
<dataflow id="268" from="StgValue_267" to="icmp_ln1064" fromId="267" toId="80">
</dataflow>
<dataflow id="269" from="icmp_ln1064" to="select_ln29" fromId="80" toId="81">
</dataflow>
<dataflow id="271" from="StgValue_270" to="select_ln29" fromId="270" toId="81">
</dataflow>
<dataflow id="272" from="add_ln885" to="select_ln29" fromId="79" toId="81">
</dataflow>
<dataflow id="273" from="select_ln29" to="store_ln29" fromId="81" toId="82">
</dataflow>
<dataflow id="274" from="regs_wptr_V" to="store_ln29" fromId="248" toId="82">
</dataflow>
<dataflow id="275" from="select_ln29" to="trunc_ln70" fromId="81" toId="83">
</dataflow>
<dataflow id="277" from="_ssdm_op_Read.ap_none.i64" to="dout_read" fromId="276" toId="84">
</dataflow>
<dataflow id="278" from="dout" to="dout_read" fromId="247" toId="84">
</dataflow>
<dataflow id="279" from="trunc_ln70" to="add_ln70" fromId="83" toId="85">
</dataflow>
<dataflow id="281" from="StgValue_280" to="add_ln70" fromId="280" toId="85">
</dataflow>
<dataflow id="283" from="circular_shift_reg_Pipeline_WRITE" to="call_ln70" fromId="282" toId="86">
</dataflow>
<dataflow id="284" from="add_ln70" to="call_ln70" fromId="85" toId="86">
</dataflow>
<dataflow id="285" from="shiftreg_loc" to="call_ln70" fromId="74" toId="86">
</dataflow>
<dataflow id="286" from="regs_mem" to="call_ln70" fromId="249" toId="86">
</dataflow>
<dataflow id="288" from="_ssdm_op_PartSelect.i60.i64.i32.i32" to="trunc_ln1" fromId="287" toId="87">
</dataflow>
<dataflow id="289" from="dout_read" to="trunc_ln1" fromId="84" toId="87">
</dataflow>
<dataflow id="291" from="StgValue_290" to="trunc_ln1" fromId="290" toId="87">
</dataflow>
<dataflow id="293" from="StgValue_292" to="trunc_ln1" fromId="292" toId="87">
</dataflow>
<dataflow id="294" from="circular_shift_reg_Pipeline_WRITE" to="call_ln70" fromId="282" toId="88">
</dataflow>
<dataflow id="295" from="add_ln70" to="call_ln70" fromId="85" toId="88">
</dataflow>
<dataflow id="296" from="shiftreg_loc" to="call_ln70" fromId="74" toId="88">
</dataflow>
<dataflow id="297" from="regs_mem" to="call_ln70" fromId="249" toId="88">
</dataflow>
<dataflow id="298" from="trunc_ln1" to="sext_ln34" fromId="87" toId="89">
</dataflow>
<dataflow id="299" from="gmem" to="gmem_addr" fromId="245" toId="90">
</dataflow>
<dataflow id="300" from="sext_ln34" to="gmem_addr" fromId="89" toId="90">
</dataflow>
<dataflow id="302" from="_ssdm_op_WriteReq.m_axi.i128P1A" to="gmem_addr_req" fromId="301" toId="91">
</dataflow>
<dataflow id="303" from="gmem_addr" to="gmem_addr_req" fromId="90" toId="91">
</dataflow>
<dataflow id="305" from="StgValue_304" to="gmem_addr_req" fromId="304" toId="91">
</dataflow>
<dataflow id="306" from="shiftreg_loc" to="shiftreg_loc_load" fromId="74" toId="92">
</dataflow>
<dataflow id="308" from="_ssdm_op_Write.m_axi.i128P1A" to="write_ln34" fromId="307" toId="93">
</dataflow>
<dataflow id="309" from="gmem_addr" to="write_ln34" fromId="90" toId="93">
</dataflow>
<dataflow id="310" from="shiftreg_loc_load" to="write_ln34" fromId="92" toId="93">
</dataflow>
<dataflow id="312" from="StgValue_311" to="write_ln34" fromId="311" toId="93">
</dataflow>
<dataflow id="314" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="94">
</dataflow>
<dataflow id="315" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="94">
</dataflow>
<dataflow id="316" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="95">
</dataflow>
<dataflow id="317" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="95">
</dataflow>
<dataflow id="318" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="96">
</dataflow>
<dataflow id="319" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="96">
</dataflow>
<dataflow id="320" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="97">
</dataflow>
<dataflow id="321" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="97">
</dataflow>
<dataflow id="322" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="98">
</dataflow>
<dataflow id="323" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="98">
</dataflow>
<dataflow id="324" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="99">
</dataflow>
<dataflow id="325" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="99">
</dataflow>
<dataflow id="326" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="100">
</dataflow>
<dataflow id="327" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="100">
</dataflow>
<dataflow id="328" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="101">
</dataflow>
<dataflow id="329" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="101">
</dataflow>
<dataflow id="330" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="102">
</dataflow>
<dataflow id="331" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="102">
</dataflow>
<dataflow id="332" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="103">
</dataflow>
<dataflow id="333" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="103">
</dataflow>
<dataflow id="334" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="104">
</dataflow>
<dataflow id="335" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="104">
</dataflow>
<dataflow id="336" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="105">
</dataflow>
<dataflow id="337" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="105">
</dataflow>
<dataflow id="338" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="106">
</dataflow>
<dataflow id="339" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="106">
</dataflow>
<dataflow id="340" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="107">
</dataflow>
<dataflow id="341" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="107">
</dataflow>
<dataflow id="342" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="108">
</dataflow>
<dataflow id="343" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="108">
</dataflow>
<dataflow id="344" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="109">
</dataflow>
<dataflow id="345" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="109">
</dataflow>
<dataflow id="346" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="110">
</dataflow>
<dataflow id="347" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="110">
</dataflow>
<dataflow id="348" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="111">
</dataflow>
<dataflow id="349" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="111">
</dataflow>
<dataflow id="350" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="112">
</dataflow>
<dataflow id="351" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="112">
</dataflow>
<dataflow id="352" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="113">
</dataflow>
<dataflow id="353" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="113">
</dataflow>
<dataflow id="354" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="114">
</dataflow>
<dataflow id="355" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="114">
</dataflow>
<dataflow id="356" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="115">
</dataflow>
<dataflow id="357" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="115">
</dataflow>
<dataflow id="358" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="116">
</dataflow>
<dataflow id="359" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="116">
</dataflow>
<dataflow id="360" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="117">
</dataflow>
<dataflow id="361" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="117">
</dataflow>
<dataflow id="362" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="118">
</dataflow>
<dataflow id="363" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="118">
</dataflow>
<dataflow id="364" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="119">
</dataflow>
<dataflow id="365" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="119">
</dataflow>
<dataflow id="366" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="120">
</dataflow>
<dataflow id="367" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="120">
</dataflow>
<dataflow id="368" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="121">
</dataflow>
<dataflow id="369" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="121">
</dataflow>
<dataflow id="370" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="122">
</dataflow>
<dataflow id="371" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="122">
</dataflow>
<dataflow id="372" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="123">
</dataflow>
<dataflow id="373" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="123">
</dataflow>
<dataflow id="374" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="124">
</dataflow>
<dataflow id="375" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="124">
</dataflow>
<dataflow id="376" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="125">
</dataflow>
<dataflow id="377" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="125">
</dataflow>
<dataflow id="378" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="126">
</dataflow>
<dataflow id="379" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="126">
</dataflow>
<dataflow id="380" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="127">
</dataflow>
<dataflow id="381" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="127">
</dataflow>
<dataflow id="382" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="128">
</dataflow>
<dataflow id="383" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="128">
</dataflow>
<dataflow id="384" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="129">
</dataflow>
<dataflow id="385" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="129">
</dataflow>
<dataflow id="386" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="130">
</dataflow>
<dataflow id="387" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="130">
</dataflow>
<dataflow id="388" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="131">
</dataflow>
<dataflow id="389" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="131">
</dataflow>
<dataflow id="390" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="132">
</dataflow>
<dataflow id="391" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="132">
</dataflow>
<dataflow id="392" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="133">
</dataflow>
<dataflow id="393" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="133">
</dataflow>
<dataflow id="394" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="134">
</dataflow>
<dataflow id="395" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="134">
</dataflow>
<dataflow id="396" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="135">
</dataflow>
<dataflow id="397" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="135">
</dataflow>
<dataflow id="398" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="136">
</dataflow>
<dataflow id="399" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="136">
</dataflow>
<dataflow id="400" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="137">
</dataflow>
<dataflow id="401" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="137">
</dataflow>
<dataflow id="402" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="138">
</dataflow>
<dataflow id="403" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="138">
</dataflow>
<dataflow id="404" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="139">
</dataflow>
<dataflow id="405" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="139">
</dataflow>
<dataflow id="406" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="140">
</dataflow>
<dataflow id="407" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="140">
</dataflow>
<dataflow id="408" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="141">
</dataflow>
<dataflow id="409" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="141">
</dataflow>
<dataflow id="410" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="142">
</dataflow>
<dataflow id="411" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="142">
</dataflow>
<dataflow id="412" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="143">
</dataflow>
<dataflow id="413" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="143">
</dataflow>
<dataflow id="414" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="144">
</dataflow>
<dataflow id="415" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="144">
</dataflow>
<dataflow id="416" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="145">
</dataflow>
<dataflow id="417" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="145">
</dataflow>
<dataflow id="418" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="146">
</dataflow>
<dataflow id="419" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="146">
</dataflow>
<dataflow id="420" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="147">
</dataflow>
<dataflow id="421" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="147">
</dataflow>
<dataflow id="422" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="148">
</dataflow>
<dataflow id="423" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="148">
</dataflow>
<dataflow id="424" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="149">
</dataflow>
<dataflow id="425" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="149">
</dataflow>
<dataflow id="426" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="150">
</dataflow>
<dataflow id="427" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="150">
</dataflow>
<dataflow id="428" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="151">
</dataflow>
<dataflow id="429" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="151">
</dataflow>
<dataflow id="430" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="152">
</dataflow>
<dataflow id="431" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="152">
</dataflow>
<dataflow id="432" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="153">
</dataflow>
<dataflow id="433" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="153">
</dataflow>
<dataflow id="434" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="154">
</dataflow>
<dataflow id="435" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="154">
</dataflow>
<dataflow id="436" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="155">
</dataflow>
<dataflow id="437" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="155">
</dataflow>
<dataflow id="438" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="156">
</dataflow>
<dataflow id="439" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="156">
</dataflow>
<dataflow id="440" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="157">
</dataflow>
<dataflow id="441" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="157">
</dataflow>
<dataflow id="442" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="158">
</dataflow>
<dataflow id="443" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="158">
</dataflow>
<dataflow id="444" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="159">
</dataflow>
<dataflow id="445" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="159">
</dataflow>
<dataflow id="446" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="160">
</dataflow>
<dataflow id="447" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="160">
</dataflow>
<dataflow id="449" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="448" toId="161">
</dataflow>
<dataflow id="451" from="empty_9" to="spectopmodule_ln0" fromId="450" toId="161">
</dataflow>
<dataflow id="453" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="452" toId="162">
</dataflow>
<dataflow id="455" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="162">
</dataflow>
<dataflow id="457" from="empty_10" to="specinterface_ln0" fromId="456" toId="162">
</dataflow>
<dataflow id="458" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="162">
</dataflow>
<dataflow id="459" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="162">
</dataflow>
<dataflow id="461" from="empty_0" to="specinterface_ln0" fromId="460" toId="162">
</dataflow>
<dataflow id="462" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="162">
</dataflow>
<dataflow id="463" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="162">
</dataflow>
<dataflow id="464" from="empty_0" to="specinterface_ln0" fromId="460" toId="162">
</dataflow>
<dataflow id="465" from="empty_0" to="specinterface_ln0" fromId="460" toId="162">
</dataflow>
<dataflow id="466" from="empty_0" to="specinterface_ln0" fromId="460" toId="162">
</dataflow>
<dataflow id="467" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="162">
</dataflow>
<dataflow id="468" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="162">
</dataflow>
<dataflow id="469" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="162">
</dataflow>
<dataflow id="470" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="162">
</dataflow>
<dataflow id="471" from="empty_0" to="specinterface_ln0" fromId="460" toId="162">
</dataflow>
<dataflow id="472" from="empty_0" to="specinterface_ln0" fromId="460" toId="162">
</dataflow>
<dataflow id="473" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="452" toId="163">
</dataflow>
<dataflow id="474" from="gmem" to="specinterface_ln0" fromId="245" toId="163">
</dataflow>
<dataflow id="476" from="empty" to="specinterface_ln0" fromId="475" toId="163">
</dataflow>
<dataflow id="477" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="163">
</dataflow>
<dataflow id="478" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="163">
</dataflow>
<dataflow id="479" from="empty_0" to="specinterface_ln0" fromId="460" toId="163">
</dataflow>
<dataflow id="481" from="StgValue_480" to="specinterface_ln0" fromId="480" toId="163">
</dataflow>
<dataflow id="482" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="163">
</dataflow>
<dataflow id="484" from="empty_1" to="specinterface_ln0" fromId="483" toId="163">
</dataflow>
<dataflow id="486" from="empty_2" to="specinterface_ln0" fromId="485" toId="163">
</dataflow>
<dataflow id="487" from="empty_0" to="specinterface_ln0" fromId="460" toId="163">
</dataflow>
<dataflow id="489" from="StgValue_488" to="specinterface_ln0" fromId="488" toId="163">
</dataflow>
<dataflow id="490" from="StgValue_488" to="specinterface_ln0" fromId="488" toId="163">
</dataflow>
<dataflow id="491" from="StgValue_488" to="specinterface_ln0" fromId="488" toId="163">
</dataflow>
<dataflow id="492" from="StgValue_488" to="specinterface_ln0" fromId="488" toId="163">
</dataflow>
<dataflow id="493" from="empty_0" to="specinterface_ln0" fromId="460" toId="163">
</dataflow>
<dataflow id="494" from="empty_0" to="specinterface_ln0" fromId="460" toId="163">
</dataflow>
<dataflow id="496" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="495" toId="164">
</dataflow>
<dataflow id="497" from="gmem" to="specbitsmap_ln0" fromId="245" toId="164">
</dataflow>
<dataflow id="498" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="495" toId="165">
</dataflow>
<dataflow id="499" from="din" to="specbitsmap_ln0" fromId="246" toId="165">
</dataflow>
<dataflow id="500" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="452" toId="166">
</dataflow>
<dataflow id="501" from="din" to="specinterface_ln0" fromId="246" toId="166">
</dataflow>
<dataflow id="503" from="empty_3" to="specinterface_ln0" fromId="502" toId="166">
</dataflow>
<dataflow id="504" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="166">
</dataflow>
<dataflow id="505" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="166">
</dataflow>
<dataflow id="506" from="empty_0" to="specinterface_ln0" fromId="460" toId="166">
</dataflow>
<dataflow id="507" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="166">
</dataflow>
<dataflow id="508" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="166">
</dataflow>
<dataflow id="510" from="empty_4" to="specinterface_ln0" fromId="509" toId="166">
</dataflow>
<dataflow id="512" from="empty_5" to="specinterface_ln0" fromId="511" toId="166">
</dataflow>
<dataflow id="513" from="empty_0" to="specinterface_ln0" fromId="460" toId="166">
</dataflow>
<dataflow id="514" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="166">
</dataflow>
<dataflow id="515" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="166">
</dataflow>
<dataflow id="516" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="166">
</dataflow>
<dataflow id="517" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="166">
</dataflow>
<dataflow id="518" from="empty_0" to="specinterface_ln0" fromId="460" toId="166">
</dataflow>
<dataflow id="519" from="empty_0" to="specinterface_ln0" fromId="460" toId="166">
</dataflow>
<dataflow id="520" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="452" toId="167">
</dataflow>
<dataflow id="521" from="din" to="specinterface_ln0" fromId="246" toId="167">
</dataflow>
<dataflow id="523" from="empty_6" to="specinterface_ln0" fromId="522" toId="167">
</dataflow>
<dataflow id="524" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="167">
</dataflow>
<dataflow id="525" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="167">
</dataflow>
<dataflow id="526" from="empty_0" to="specinterface_ln0" fromId="460" toId="167">
</dataflow>
<dataflow id="527" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="167">
</dataflow>
<dataflow id="528" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="167">
</dataflow>
<dataflow id="529" from="empty_0" to="specinterface_ln0" fromId="460" toId="167">
</dataflow>
<dataflow id="530" from="empty_0" to="specinterface_ln0" fromId="460" toId="167">
</dataflow>
<dataflow id="531" from="empty_0" to="specinterface_ln0" fromId="460" toId="167">
</dataflow>
<dataflow id="532" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="167">
</dataflow>
<dataflow id="533" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="167">
</dataflow>
<dataflow id="534" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="167">
</dataflow>
<dataflow id="535" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="167">
</dataflow>
<dataflow id="536" from="empty_0" to="specinterface_ln0" fromId="460" toId="167">
</dataflow>
<dataflow id="537" from="empty_0" to="specinterface_ln0" fromId="460" toId="167">
</dataflow>
<dataflow id="538" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="452" toId="168">
</dataflow>
<dataflow id="539" from="dout" to="specinterface_ln0" fromId="247" toId="168">
</dataflow>
<dataflow id="540" from="empty_3" to="specinterface_ln0" fromId="502" toId="168">
</dataflow>
<dataflow id="541" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="168">
</dataflow>
<dataflow id="542" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="168">
</dataflow>
<dataflow id="543" from="empty_0" to="specinterface_ln0" fromId="460" toId="168">
</dataflow>
<dataflow id="544" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="168">
</dataflow>
<dataflow id="545" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="168">
</dataflow>
<dataflow id="546" from="empty_4" to="specinterface_ln0" fromId="509" toId="168">
</dataflow>
<dataflow id="548" from="empty_7" to="specinterface_ln0" fromId="547" toId="168">
</dataflow>
<dataflow id="549" from="empty_0" to="specinterface_ln0" fromId="460" toId="168">
</dataflow>
<dataflow id="550" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="168">
</dataflow>
<dataflow id="551" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="168">
</dataflow>
<dataflow id="552" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="168">
</dataflow>
<dataflow id="553" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="168">
</dataflow>
<dataflow id="554" from="empty_0" to="specinterface_ln0" fromId="460" toId="168">
</dataflow>
<dataflow id="556" from="empty_8" to="specinterface_ln0" fromId="555" toId="168">
</dataflow>
<dataflow id="557" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="452" toId="169">
</dataflow>
<dataflow id="558" from="dout" to="specinterface_ln0" fromId="247" toId="169">
</dataflow>
<dataflow id="559" from="empty_6" to="specinterface_ln0" fromId="522" toId="169">
</dataflow>
<dataflow id="560" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="169">
</dataflow>
<dataflow id="561" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="169">
</dataflow>
<dataflow id="562" from="empty_0" to="specinterface_ln0" fromId="460" toId="169">
</dataflow>
<dataflow id="563" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="169">
</dataflow>
<dataflow id="564" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="169">
</dataflow>
<dataflow id="565" from="empty_0" to="specinterface_ln0" fromId="460" toId="169">
</dataflow>
<dataflow id="566" from="empty_0" to="specinterface_ln0" fromId="460" toId="169">
</dataflow>
<dataflow id="567" from="empty_0" to="specinterface_ln0" fromId="460" toId="169">
</dataflow>
<dataflow id="568" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="169">
</dataflow>
<dataflow id="569" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="169">
</dataflow>
<dataflow id="570" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="169">
</dataflow>
<dataflow id="571" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="169">
</dataflow>
<dataflow id="572" from="empty_0" to="specinterface_ln0" fromId="460" toId="169">
</dataflow>
<dataflow id="573" from="empty_8" to="specinterface_ln0" fromId="555" toId="169">
</dataflow>
<dataflow id="574" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="452" toId="170">
</dataflow>
<dataflow id="575" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="170">
</dataflow>
<dataflow id="576" from="empty_3" to="specinterface_ln0" fromId="502" toId="170">
</dataflow>
<dataflow id="577" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="170">
</dataflow>
<dataflow id="578" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="170">
</dataflow>
<dataflow id="579" from="empty_0" to="specinterface_ln0" fromId="460" toId="170">
</dataflow>
<dataflow id="580" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="170">
</dataflow>
<dataflow id="581" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="170">
</dataflow>
<dataflow id="582" from="empty_4" to="specinterface_ln0" fromId="509" toId="170">
</dataflow>
<dataflow id="583" from="empty_0" to="specinterface_ln0" fromId="460" toId="170">
</dataflow>
<dataflow id="584" from="empty_0" to="specinterface_ln0" fromId="460" toId="170">
</dataflow>
<dataflow id="585" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="170">
</dataflow>
<dataflow id="586" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="170">
</dataflow>
<dataflow id="587" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="170">
</dataflow>
<dataflow id="588" from="StgValue_454" to="specinterface_ln0" fromId="454" toId="170">
</dataflow>
<dataflow id="589" from="empty_0" to="specinterface_ln0" fromId="460" toId="170">
</dataflow>
<dataflow id="590" from="empty_0" to="specinterface_ln0" fromId="460" toId="170">
</dataflow>
<dataflow id="592" from="_ssdm_op_SpecMemCore" to="specmemcore_ln25" fromId="591" toId="171">
</dataflow>
<dataflow id="593" from="regs_mem" to="specmemcore_ln25" fromId="249" toId="171">
</dataflow>
<dataflow id="595" from="StgValue_594" to="specmemcore_ln25" fromId="594" toId="171">
</dataflow>
<dataflow id="597" from="StgValue_596" to="specmemcore_ln25" fromId="596" toId="171">
</dataflow>
<dataflow id="599" from="StgValue_598" to="specmemcore_ln25" fromId="598" toId="171">
</dataflow>
<dataflow id="600" from="_ssdm_op_WriteResp.m_axi.i128P1A" to="gmem_addr_resp" fromId="313" toId="172">
</dataflow>
<dataflow id="601" from="gmem_addr" to="gmem_addr_resp" fromId="90" toId="172">
</dataflow>
</dataflows>


</stg>
