<?xml version="1.0" encoding="UTF-8"?>
<!-- HMAC is: 71c77dd211cded8dcbee128fccdd7dd50bdaf8cd030c439ee171c3b611f7c15a -->
<All_Bram_Infos>
    <Ucode>00010100</Ucode>
    <AL_PHY_ERAM>
        <INST_1>
            <rid>0X00000220</rid>
            <wid>0X00000220</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>axi_write1/u_wfifo/ram_inst/ramread0_syn_9</name>
            <width_a>5</width_a>
            <width_b>40</width_b>
            <logic_name>axi_write1/u_wfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>2048</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>128</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_1>
        <INST_2>
            <rid>0X00000020</rid>
            <wid>0X00000020</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>axi_write1/u_wfifo/ram_inst/ramread0_syn_50</name>
            <width_a>5</width_a>
            <width_b>40</width_b>
            <logic_name>axi_write1/u_wfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>5</data_offset>
                <depth>2048</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>128</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_2>
        <INST_3>
            <rid>0X0000020B</rid>
            <wid>0X0000020B</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>axi_write1/u_wfifo/ram_inst/ramread0_syn_91</name>
            <width_a>5</width_a>
            <width_b>40</width_b>
            <logic_name>axi_write1/u_wfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>10</data_offset>
                <depth>2048</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>128</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_3>
        <INST_4>
            <rid>0X00000210</rid>
            <wid>0X00000210</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>axi_write1/u_wfifo/ram_inst/ramread0_syn_132</name>
            <width_a>5</width_a>
            <width_b>40</width_b>
            <logic_name>axi_write1/u_wfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>15</data_offset>
                <depth>2048</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>128</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_4>
        <INST_5>
            <rid>0X00000010</rid>
            <wid>0X00000010</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>axi_write1/u_wfifo/ram_inst/ramread0_syn_173</name>
            <width_a>5</width_a>
            <width_b>40</width_b>
            <logic_name>axi_write1/u_wfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>20</data_offset>
                <depth>2048</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>128</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_5>
        <INST_6>
            <rid>0X0000000B</rid>
            <wid>0X0000000B</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>axi_write1/u_wfifo/ram_inst/ramread0_syn_214</name>
            <width_a>5</width_a>
            <width_b>40</width_b>
            <logic_name>axi_write1/u_wfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>25</data_offset>
                <depth>2048</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>128</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_6>
        <INST_7>
            <rid>0X0000040C</rid>
            <wid>0X0000040C</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>axi_write1/u_wfifo/ram_inst/ramread0_syn_255</name>
            <width_a>2</width_a>
            <width_b>20</width_b>
            <logic_name>axi_write1/u_wfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>30</data_offset>
                <depth>2048</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_7>
        <INST_8>
            <rid>0X00000223</rid>
            <wid>0X00000223</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>axi_write2/u_wfifo/ram_inst/ramread0_syn_9</name>
            <width_a>5</width_a>
            <width_b>40</width_b>
            <logic_name>axi_write2/u_wfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>2048</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>128</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_8>
        <INST_9>
            <rid>0X00000022</rid>
            <wid>0X00000022</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>axi_write2/u_wfifo/ram_inst/ramread0_syn_50</name>
            <width_a>5</width_a>
            <width_b>40</width_b>
            <logic_name>axi_write2/u_wfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>5</data_offset>
                <depth>2048</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>128</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_9>
        <INST_10>
            <rid>0X0000020C</rid>
            <wid>0X0000020C</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>axi_write2/u_wfifo/ram_inst/ramread0_syn_91</name>
            <width_a>5</width_a>
            <width_b>40</width_b>
            <logic_name>axi_write2/u_wfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>10</data_offset>
                <depth>2048</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>128</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_10>
        <INST_11>
            <rid>0X00000212</rid>
            <wid>0X00000212</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>axi_write2/u_wfifo/ram_inst/ramread0_syn_132</name>
            <width_a>5</width_a>
            <width_b>40</width_b>
            <logic_name>axi_write2/u_wfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>15</data_offset>
                <depth>2048</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>128</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_11>
        <INST_12>
            <rid>0X0000000F</rid>
            <wid>0X0000000F</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>axi_write2/u_wfifo/ram_inst/ramread0_syn_173</name>
            <width_a>5</width_a>
            <width_b>40</width_b>
            <logic_name>axi_write2/u_wfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>20</data_offset>
                <depth>2048</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>128</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_12>
        <INST_13>
            <rid>0X0000000C</rid>
            <wid>0X0000000C</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>axi_write2/u_wfifo/ram_inst/ramread0_syn_214</name>
            <width_a>5</width_a>
            <width_b>40</width_b>
            <logic_name>axi_write2/u_wfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>25</data_offset>
                <depth>2048</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>128</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_13>
        <INST_14>
            <rid>0X0000020E</rid>
            <wid>0X0000020E</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>axi_write2/u_wfifo/ram_inst/ramread0_syn_255</name>
            <width_a>2</width_a>
            <width_b>20</width_b>
            <logic_name>axi_write2/u_wfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>30</data_offset>
                <depth>2048</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_14>
        <INST_15>
            <rid>0X00000221</rid>
            <wid>0X00000221</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>axi_write3/u_wfifo/ram_inst/ramread0_syn_9</name>
            <width_a>5</width_a>
            <width_b>40</width_b>
            <logic_name>axi_write3/u_wfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>2048</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>128</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_15>
        <INST_16>
            <rid>0X00000021</rid>
            <wid>0X00000021</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>axi_write3/u_wfifo/ram_inst/ramread0_syn_50</name>
            <width_a>5</width_a>
            <width_b>40</width_b>
            <logic_name>axi_write3/u_wfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>5</data_offset>
                <depth>2048</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>128</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_16>
        <INST_17>
            <rid>0X0000020A</rid>
            <wid>0X0000020A</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>axi_write3/u_wfifo/ram_inst/ramread0_syn_91</name>
            <width_a>5</width_a>
            <width_b>40</width_b>
            <logic_name>axi_write3/u_wfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>10</data_offset>
                <depth>2048</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>128</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_17>
        <INST_18>
            <rid>0X0000020F</rid>
            <wid>0X0000020F</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>axi_write3/u_wfifo/ram_inst/ramread0_syn_132</name>
            <width_a>5</width_a>
            <width_b>40</width_b>
            <logic_name>axi_write3/u_wfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>15</data_offset>
                <depth>2048</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>128</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_18>
        <INST_19>
            <rid>0X00000011</rid>
            <wid>0X00000011</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>axi_write3/u_wfifo/ram_inst/ramread0_syn_173</name>
            <width_a>5</width_a>
            <width_b>40</width_b>
            <logic_name>axi_write3/u_wfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>20</data_offset>
                <depth>2048</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>128</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_19>
        <INST_20>
            <rid>0X00000009</rid>
            <wid>0X00000009</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>axi_write3/u_wfifo/ram_inst/ramread0_syn_214</name>
            <width_a>5</width_a>
            <width_b>40</width_b>
            <logic_name>axi_write3/u_wfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>25</data_offset>
                <depth>2048</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>128</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_20>
        <INST_21>
            <rid>0X0000040D</rid>
            <wid>0X0000040D</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>axi_write3/u_wfifo/ram_inst/ramread0_syn_255</name>
            <width_a>2</width_a>
            <width_b>20</width_b>
            <logic_name>axi_write3/u_wfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>30</data_offset>
                <depth>2048</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_21>
        <INST_22>
            <rid>0X00000222</rid>
            <wid>0X00000222</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>axi_write4/u_wfifo/ram_inst/ramread0_syn_9</name>
            <width_a>5</width_a>
            <width_b>40</width_b>
            <logic_name>axi_write4/u_wfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>2048</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>128</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_22>
        <INST_23>
            <rid>0X00000013</rid>
            <wid>0X00000013</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>axi_write4/u_wfifo/ram_inst/ramread0_syn_50</name>
            <width_a>5</width_a>
            <width_b>40</width_b>
            <logic_name>axi_write4/u_wfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>5</data_offset>
                <depth>2048</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>128</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_23>
        <INST_24>
            <rid>0X00000209</rid>
            <wid>0X00000209</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>axi_write4/u_wfifo/ram_inst/ramread0_syn_91</name>
            <width_a>5</width_a>
            <width_b>40</width_b>
            <logic_name>axi_write4/u_wfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>10</data_offset>
                <depth>2048</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>128</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_24>
        <INST_25>
            <rid>0X00000211</rid>
            <wid>0X00000211</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>axi_write4/u_wfifo/ram_inst/ramread0_syn_132</name>
            <width_a>5</width_a>
            <width_b>40</width_b>
            <logic_name>axi_write4/u_wfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>15</data_offset>
                <depth>2048</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>128</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_25>
        <INST_26>
            <rid>0X0000000E</rid>
            <wid>0X0000000E</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>axi_write4/u_wfifo/ram_inst/ramread0_syn_173</name>
            <width_a>5</width_a>
            <width_b>40</width_b>
            <logic_name>axi_write4/u_wfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>20</data_offset>
                <depth>2048</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>128</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_26>
        <INST_27>
            <rid>0X00000008</rid>
            <wid>0X00000008</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>axi_write4/u_wfifo/ram_inst/ramread0_syn_214</name>
            <width_a>5</width_a>
            <width_b>40</width_b>
            <logic_name>axi_write4/u_wfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>25</data_offset>
                <depth>2048</depth>
                <width>5</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>5</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>128</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_27>
        <INST_28>
            <rid>0X0000020D</rid>
            <wid>0X0000020D</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>axi_write4/u_wfifo/ram_inst/ramread0_syn_255</name>
            <width_a>2</width_a>
            <width_b>20</width_b>
            <logic_name>axi_write4/u_wfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>30</data_offset>
                <depth>2048</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_28>
        <INST_29>
            <rid>0X00000624</rid>
            <wid>0X00000624</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_9</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>256</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>256</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>128</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_29>
        <INST_30>
            <rid>0X00000213</rid>
            <wid>0X00000213</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_50</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>256</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>40</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>256</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>128</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_30>
        <INST_31>
            <rid>0X0000062B</rid>
            <wid>0X0000062B</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_91</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>256</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>80</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>256</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>128</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_31>
        <INST_32>
            <rid>0X00000611</rid>
            <wid>0X00000611</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_132</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>256</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>120</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>256</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>128</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_32>
        <INST_33>
            <rid>0X00000410</rid>
            <wid>0X00000410</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_173</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>256</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>160</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>256</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>128</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_33>
        <INST_34>
            <rid>0X0000022A</rid>
            <wid>0X0000022A</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_214</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>256</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>200</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>256</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>128</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_34>
        <INST_35>
            <rid>0X00000224</rid>
            <wid>0X00000224</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_255</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>u_axi_rd1/u_rfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>256</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>240</data_offset>
                <depth>256</depth>
                <width>16</width>
                <num_section>1</num_section>
                <section_size>256</section_size>
                <width_per_section>16</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>128</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_35>
        <INST_36>
            <rid>0X00000622</rid>
            <wid>0X00000622</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_axi_rd2/u_rfifo/ram_inst/ramread0_syn_9</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_axi_rd2/u_rfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>256</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>256</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>128</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_36>
        <INST_37>
            <rid>0X00000612</rid>
            <wid>0X00000612</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_axi_rd2/u_rfifo/ram_inst/ramread0_syn_50</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_axi_rd2/u_rfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>256</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>40</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>256</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>128</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_37>
        <INST_38>
            <rid>0X00000629</rid>
            <wid>0X00000629</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_axi_rd2/u_rfifo/ram_inst/ramread0_syn_91</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_axi_rd2/u_rfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>256</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>80</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>256</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>128</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_38>
        <INST_39>
            <rid>0X0000060C</rid>
            <wid>0X0000060C</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_axi_rd2/u_rfifo/ram_inst/ramread0_syn_132</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_axi_rd2/u_rfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>256</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>120</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>256</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>128</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_39>
        <INST_40>
            <rid>0X0000060D</rid>
            <wid>0X0000060D</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_axi_rd2/u_rfifo/ram_inst/ramread0_syn_173</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_axi_rd2/u_rfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>256</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>160</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>256</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>128</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_40>
        <INST_41>
            <rid>0X0000062A</rid>
            <wid>0X0000062A</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_axi_rd2/u_rfifo/ram_inst/ramread0_syn_214</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_axi_rd2/u_rfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>256</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>200</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>256</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>128</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_41>
        <INST_42>
            <rid>0X00000626</rid>
            <wid>0X00000626</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_axi_rd2/u_rfifo/ram_inst/ramread0_syn_255</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>u_axi_rd2/u_rfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>256</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>240</data_offset>
                <depth>256</depth>
                <width>16</width>
                <num_section>1</num_section>
                <section_size>256</section_size>
                <width_per_section>16</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>128</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_42>
        <INST_43>
            <rid>0X00000625</rid>
            <wid>0X00000625</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_axi_rd3/u_rfifo/ram_inst/ramread0_syn_9</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_axi_rd3/u_rfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>256</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>256</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>128</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_43>
        <INST_44>
            <rid>0X00000620</rid>
            <wid>0X00000620</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_axi_rd3/u_rfifo/ram_inst/ramread0_syn_50</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_axi_rd3/u_rfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>256</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>40</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>256</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>128</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_44>
        <INST_45>
            <rid>0X0000062D</rid>
            <wid>0X0000062D</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_axi_rd3/u_rfifo/ram_inst/ramread0_syn_91</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_axi_rd3/u_rfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>256</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>80</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>256</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>128</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_45>
        <INST_46>
            <rid>0X0000060F</rid>
            <wid>0X0000060F</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_axi_rd3/u_rfifo/ram_inst/ramread0_syn_132</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_axi_rd3/u_rfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>256</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>120</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>256</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>128</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_46>
        <INST_47>
            <rid>0X0000040F</rid>
            <wid>0X0000040F</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_axi_rd3/u_rfifo/ram_inst/ramread0_syn_173</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_axi_rd3/u_rfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>256</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>160</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>256</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>128</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_47>
        <INST_48>
            <rid>0X0000042C</rid>
            <wid>0X0000042C</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_axi_rd3/u_rfifo/ram_inst/ramread0_syn_214</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_axi_rd3/u_rfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>256</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>200</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>256</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>128</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_48>
        <INST_49>
            <rid>0X00000425</rid>
            <wid>0X00000425</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_axi_rd3/u_rfifo/ram_inst/ramread0_syn_255</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>u_axi_rd3/u_rfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>256</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>240</data_offset>
                <depth>256</depth>
                <width>16</width>
                <num_section>1</num_section>
                <section_size>256</section_size>
                <width_per_section>16</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>128</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_49>
        <INST_50>
            <rid>0X00000621</rid>
            <wid>0X00000621</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_axi_rd4/u_rfifo/ram_inst/ramread0_syn_9</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_axi_rd4/u_rfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>256</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>256</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>128</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_50>
        <INST_51>
            <rid>0X00000412</rid>
            <wid>0X00000412</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_axi_rd4/u_rfifo/ram_inst/ramread0_syn_50</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_axi_rd4/u_rfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>256</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>40</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>256</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>128</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_51>
        <INST_52>
            <rid>0X00000628</rid>
            <wid>0X00000628</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_axi_rd4/u_rfifo/ram_inst/ramread0_syn_91</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_axi_rd4/u_rfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>256</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>80</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>256</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>128</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_52>
        <INST_53>
            <rid>0X00000610</rid>
            <wid>0X00000610</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_axi_rd4/u_rfifo/ram_inst/ramread0_syn_132</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_axi_rd4/u_rfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>256</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>120</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>256</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>128</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_53>
        <INST_54>
            <rid>0X00000411</rid>
            <wid>0X00000411</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_axi_rd4/u_rfifo/ram_inst/ramread0_syn_173</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_axi_rd4/u_rfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>256</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>160</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>256</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>128</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_54>
        <INST_55>
            <rid>0X00000226</rid>
            <wid>0X00000226</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_axi_rd4/u_rfifo/ram_inst/ramread0_syn_214</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_axi_rd4/u_rfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>256</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>200</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>256</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>128</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_55>
        <INST_56>
            <rid>0X00000422</rid>
            <wid>0X00000422</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_axi_rd4/u_rfifo/ram_inst/ramread0_syn_255</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>u_axi_rd4/u_rfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>256</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>240</data_offset>
                <depth>256</depth>
                <width>16</width>
                <num_section>1</num_section>
                <section_size>256</section_size>
                <width_per_section>16</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>128</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_56>
        <INST_57>
            <rid>0X00000623</rid>
            <wid>0X00000623</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_axi_rd5/u_rfifo/ram_inst/ramread0_syn_9</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_axi_rd5/u_rfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>256</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>256</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>128</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_57>
        <INST_58>
            <rid>0X00000613</rid>
            <wid>0X00000613</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_axi_rd5/u_rfifo/ram_inst/ramread0_syn_50</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_axi_rd5/u_rfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>256</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>40</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>256</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>128</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_58>
        <INST_59>
            <rid>0X0000062C</rid>
            <wid>0X0000062C</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_axi_rd5/u_rfifo/ram_inst/ramread0_syn_91</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_axi_rd5/u_rfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>256</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>80</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>256</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>128</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_59>
        <INST_60>
            <rid>0X0000060E</rid>
            <wid>0X0000060E</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_axi_rd5/u_rfifo/ram_inst/ramread0_syn_132</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_axi_rd5/u_rfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>256</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>120</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>256</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>128</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_60>
        <INST_61>
            <rid>0X0000040E</rid>
            <wid>0X0000040E</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_axi_rd5/u_rfifo/ram_inst/ramread0_syn_173</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_axi_rd5/u_rfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>256</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>160</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>256</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>128</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_61>
        <INST_62>
            <rid>0X00000427</rid>
            <wid>0X00000427</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_axi_rd5/u_rfifo/ram_inst/ramread0_syn_214</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_axi_rd5/u_rfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>256</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>200</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>256</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>128</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_62>
        <INST_63>
            <rid>0X00000426</rid>
            <wid>0X00000426</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_axi_rd5/u_rfifo/ram_inst/ramread0_syn_255</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>u_axi_rd5/u_rfifo/ram_inst/ramread0_syn_8</logic_name>
            <logic_width>256</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>240</data_offset>
                <depth>256</depth>
                <width>16</width>
                <num_section>1</num_section>
                <section_size>256</section_size>
                <width_per_section>16</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>128</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_63>
        <INST_64>
            <rid>0X00000000</rid>
            <wid>0X00000000</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/u_w64_d1024_fifo/logic_ramfifo_syn_573</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/u_w64_d1024_fifo/logic_ramfifo_syn_433</logic_name>
            <logic_width>64</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>1024</depth>
                <width>20</width>
                <num_section>1</num_section>
                <section_size>64</section_size>
                <width_per_section>20</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>128</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_64>
        <INST_65>
            <rid>0X00000002</rid>
            <wid>0X00000002</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/u_w64_d1024_fifo/logic_ramfifo_syn_636</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/u_w64_d1024_fifo/logic_ramfifo_syn_433</logic_name>
            <logic_width>64</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>60</data_offset>
                <depth>1024</depth>
                <width>4</width>
                <num_section>1</num_section>
                <section_size>64</section_size>
                <width_per_section>4</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>128</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_65>
        <INST_66>
            <rid>0X00000007</rid>
            <wid>0X00000007</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_493</name>
            <width_a>20</width_a>
            <width_b>20</width_b>
            <logic_name>u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_353</logic_name>
            <logic_width>24</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>1024</depth>
                <width>20</width>
                <num_section>1</num_section>
                <section_size>24</section_size>
                <width_per_section>20</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>1024</depth>
                    <mode_type>128</mode_type>
                    <width>20</width>
                    <num_byte>2</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_66>
        <INST_67>
            <rid>0X00000006</rid>
            <wid>0X00000006</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_514</name>
            <width_a>5</width_a>
            <width_b>5</width_b>
            <logic_name>u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_353</logic_name>
            <logic_width>24</logic_width>
            <logic_depth>1024</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>20</data_offset>
                <depth>1024</depth>
                <width>4</width>
                <num_section>1</num_section>
                <section_size>24</section_size>
                <width_per_section>4</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>4096</depth>
                    <mode_type>128</mode_type>
                    <width>5</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_67>
        <INST_68>
            <rid>0X0000002A</rid>
            <wid>0X0000002A</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_VIP_Gray_Median_Filter/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/u_blk_mem_gen_0/inst_syn_1</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>u_isp_top/u_VIP_Gray_Median_Filter/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/u_blk_mem_gen_0/inst</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>960</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>960</depth>
                <width>8</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>8</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>128</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_68>
        <INST_69>
            <rid>0X0000002B</rid>
            <wid>0X0000002B</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_VIP_Gray_Median_Filter/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/u_blk_mem_gen_01/inst_syn_1</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>u_isp_top/u_VIP_Gray_Median_Filter/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/u_blk_mem_gen_01/inst</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>960</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>960</depth>
                <width>8</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>8</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>128</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_69>
        <INST_70>
            <rid>0X00000206</rid>
            <wid>0X00000206</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_isp_1bit_dilation/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit/inst_syn_1</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>u_isp_top/u_isp_1bit_dilation/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit/inst</logic_name>
            <logic_width>1</logic_width>
            <logic_depth>960</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>960</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>1</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>128</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_70>
        <INST_71>
            <rid>0X00000207</rid>
            <wid>0X00000207</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_isp_1bit_dilation/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/inst_syn_1</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>u_isp_top/u_isp_1bit_dilation/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/inst</logic_name>
            <logic_width>1</logic_width>
            <logic_depth>960</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>960</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>1</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>128</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_71>
        <INST_72>
            <rid>0X00000204</rid>
            <wid>0X00000204</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_isp_1bit_dilation1/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit/inst_syn_1</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>u_isp_top/u_isp_1bit_dilation1/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit/inst</logic_name>
            <logic_width>1</logic_width>
            <logic_depth>960</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>960</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>1</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>128</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_72>
        <INST_73>
            <rid>0X00000205</rid>
            <wid>0X00000205</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_isp_1bit_dilation1/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/inst_syn_1</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>u_isp_top/u_isp_1bit_dilation1/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/inst</logic_name>
            <logic_width>1</logic_width>
            <logic_depth>960</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>960</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>1</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>128</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_73>
        <INST_74>
            <rid>0X0000002C</rid>
            <wid>0X0000002C</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_isp_1bit_erosion1/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit/inst_syn_1</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>u_isp_top/u_isp_1bit_erosion1/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit/inst</logic_name>
            <logic_width>1</logic_width>
            <logic_depth>960</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>960</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>1</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>128</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_74>
        <INST_75>
            <rid>0X0000002D</rid>
            <wid>0X0000002D</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_isp_1bit_erosion1/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/inst_syn_1</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>u_isp_top/u_isp_1bit_erosion1/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/inst</logic_name>
            <logic_width>1</logic_width>
            <logic_depth>960</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>960</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>1</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>128</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_75>
        <INST_76>
            <rid>0X00000028</rid>
            <wid>0X00000028</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit/inst_syn_1</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit/inst</logic_name>
            <logic_width>1</logic_width>
            <logic_depth>960</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>960</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>1</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>128</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_76>
        <INST_77>
            <rid>0X00000029</rid>
            <wid>0X00000029</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/inst_syn_1</name>
            <width_a>1</width_a>
            <width_b>1</width_b>
            <logic_name>u_isp_top/u_isp_1bit_erosion2/u_VIP_Matrix_Generate_3X3_1bit/u_Line_Shift_RAM_1Bit/u_blk_mem_gen_1bit2/inst</logic_name>
            <logic_width>1</logic_width>
            <logic_depth>960</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>960</depth>
                <width>1</width>
                <num_section>1</num_section>
                <section_size>1</section_size>
                <width_per_section>1</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>16384</depth>
                    <mode_type>128</mode_type>
                    <width>1</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_77>
        <INST_78>
            <rid>0X0000000D</rid>
            <wid>0X0000000D</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_raw10_unpacket1/u_w40_d512_fifo/logic_ramfifo_syn_455</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_raw10_unpacket1/u_w40_d512_fifo/logic_ramfifo_syn_339</logic_name>
            <logic_width>40</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>40</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>128</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_78>
        <INST_79>
            <rid>0X00000012</rid>
            <wid>0X00000012</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_raw10_unpacket2/u_w40_d512_fifo/logic_ramfifo_syn_455</name>
            <width_a>40</width_a>
            <width_b>40</width_b>
            <logic_name>u_raw10_unpacket2/u_w40_d512_fifo/logic_ramfifo_syn_339</logic_name>
            <logic_width>40</logic_width>
            <logic_depth>256</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>256</depth>
                <width>40</width>
                <num_section>1</num_section>
                <section_size>40</section_size>
                <width_per_section>40</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>512</depth>
                    <mode_type>128</mode_type>
                    <width>40</width>
                    <num_byte>1</num_byte>
                    <ecc>1</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_79>
        <INST_80>
            <rid>0X00000229</rid>
            <wid>0X00000229</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_raw8_2_rgb888_1/u0_Line_Shift_RAM_8Bit/ramread0_syn_9</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>u_raw8_2_rgb888_1/u0_Line_Shift_RAM_8Bit/ramread0_syn_8</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>2048</depth>
                <width>8</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>8</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>128</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_80>
        <INST_81>
            <rid>0X00000228</rid>
            <wid>0X00000228</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_raw8_2_rgb888_1/u1_Line_Shift_RAM_8Bit/ramread0_syn_9</name>
            <width_a>10</width_a>
            <width_b>10</width_b>
            <logic_name>u_raw8_2_rgb888_1/u1_Line_Shift_RAM_8Bit/ramread0_syn_8</logic_name>
            <logic_width>8</logic_width>
            <logic_depth>2048</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>2048</depth>
                <width>8</width>
                <num_section>1</num_section>
                <section_size>8</section_size>
                <width_per_section>8</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>2048</depth>
                    <mode_type>128</mode_type>
                    <width>10</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_81>
        <INST_82>
            <rid>0X00000033</rid>
            <wid>0X00000033</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_1</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_82>
        <INST_83>
            <rid>0X00000041</rid>
            <wid>0X00000041</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_6</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>2</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_83>
        <INST_84>
            <rid>0X00000045</rid>
            <wid>0X00000045</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_11</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>4</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_84>
        <INST_85>
            <rid>0X00000032</rid>
            <wid>0X00000032</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_16</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>6</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_85>
        <INST_86>
            <rid>0X00000040</rid>
            <wid>0X00000040</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_21</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>8</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_86>
        <INST_87>
            <rid>0X00000046</rid>
            <wid>0X00000046</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_26</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>10</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_87>
        <INST_88>
            <rid>0X00000044</rid>
            <wid>0X00000044</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_31</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>12</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_88>
        <INST_89>
            <rid>0X00000042</rid>
            <wid>0X00000042</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_36</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>14</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_89>
        <INST_90>
            <rid>0X00000047</rid>
            <wid>0X00000047</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_41</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>16</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_90>
        <INST_91>
            <rid>0X00000049</rid>
            <wid>0X00000049</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_46</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>18</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_91>
        <INST_92>
            <rid>0X00000048</rid>
            <wid>0X00000048</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_51</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>20</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_92>
        <INST_93>
            <rid>0X0000004C</rid>
            <wid>0X0000004C</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_56</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>22</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_93>
        <INST_94>
            <rid>0X0000004A</rid>
            <wid>0X0000004A</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_61</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>24</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_94>
        <INST_95>
            <rid>0X0000004B</rid>
            <wid>0X0000004B</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_66</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>26</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_95>
        <INST_96>
            <rid>0X0000004D</rid>
            <wid>0X0000004D</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_71</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>28</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_96>
        <INST_97>
            <rid>0X0000004E</rid>
            <wid>0X0000004E</wid>
            <is_debuggable>n</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst_syn_76</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_soft_ps_wrapper/SoC_Demo/TCM0/RAM_CORE/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>30</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_97>
        <INST_98>
            <rid>0X00000600</rid>
            <wid>0X00000600</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_1</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>0</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_98>
        <INST_99>
            <rid>0X00000627</rid>
            <wid>0X00000627</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_4</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>2</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_99>
        <INST_100>
            <rid>0X0000060B</rid>
            <wid>0X0000060B</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_7</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>4</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_100>
        <INST_101>
            <rid>0X0000062E</rid>
            <wid>0X0000062E</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_10</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>6</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_101>
        <INST_102>
            <rid>0X00000605</rid>
            <wid>0X00000605</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_13</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>8</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_102>
        <INST_103>
            <rid>0X00000606</rid>
            <wid>0X00000606</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_16</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>10</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_103>
        <INST_104>
            <rid>0X00000607</rid>
            <wid>0X00000607</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_19</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>12</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_104>
        <INST_105>
            <rid>0X00000601</rid>
            <wid>0X00000601</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_22</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>14</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_105>
        <INST_106>
            <rid>0X0000060A</rid>
            <wid>0X0000060A</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_25</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>16</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_106>
        <INST_107>
            <rid>0X00000608</rid>
            <wid>0X00000608</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_28</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>18</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_107>
        <INST_108>
            <rid>0X00000609</rid>
            <wid>0X00000609</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_31</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>20</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_108>
        <INST_109>
            <rid>0X00000604</rid>
            <wid>0X00000604</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_34</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>22</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_109>
        <INST_110>
            <rid>0X00000404</rid>
            <wid>0X00000404</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_37</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>24</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_110>
        <INST_111>
            <rid>0X00000208</rid>
            <wid>0X00000208</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_40</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>26</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_111>
        <INST_112>
            <rid>0X00000406</rid>
            <wid>0X00000406</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_43</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>28</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_112>
        <INST_113>
            <rid>0X00000407</rid>
            <wid>0X00000407</wid>
            <is_debuggable>y</is_debuggable>
            <is_initialize>y</is_initialize>
            <model_type>AL_PHY_ERAM</model_type>
            <name>u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_46</name>
            <width_a>2</width_a>
            <width_b>2</width_b>
            <logic_name>u_uifdma_axi_ddr/u_ddr_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst</logic_name>
            <logic_width>32</logic_width>
            <logic_depth>8192</logic_depth>
            <sub_bid_info>
                <address_offset>0</address_offset>
                <data_offset>30</data_offset>
                <depth>8192</depth>
                <width>2</width>
                <num_section>1</num_section>
                <section_size>32</section_size>
                <width_per_section>2</width_per_section>
                <bytes_in_per_section>1</bytes_in_per_section>
                <working_mode>
                    <address_step>1</address_step>
                    <depth>8192</depth>
                    <mode_type>128</mode_type>
                    <width>2</width>
                    <num_byte>1</num_byte>
                    <ecc>0</ecc>
                </working_mode>
            </sub_bid_info>
        </INST_113>
    </AL_PHY_ERAM>
</All_Bram_Infos>
