INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jesud/Desktop/FPGA_Project/data_selector_verilog/data_selector_verilog.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jesud/Desktop/FPGA_Project/data_selector_verilog/data_selector_verilog.srcs/sim_1/new/test_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jesud/Desktop/FPGA_Project/data_selector_verilog/data_selector_verilog.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
