Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Nov  7 02:23:41 2015
| Host         : debian running 64-bit unknown
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    62 |
| Minimum Number of register sites lost to control set restrictions |   150 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             154 |           56 |
| No           | No                    | Yes                    |              61 |           21 |
| No           | Yes                   | No                     |              90 |           35 |
| Yes          | No                    | No                     |             430 |          119 |
| Yes          | No                    | Yes                    |              25 |            7 |
| Yes          | Yes                   | No                     |             178 |           46 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|          Clock Signal         |                                                                                               Enable Signal                                                                                              |                                                                                          Set/Reset Signal                                                                                          | Slice Load Count | Bel Load Count |
+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/adc_0/adc_clk       |                                                                                                                                                                                                          | system_i/fifo_0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2                                  |                1 |              1 |
|  system_i/adc_0/adc_clk       |                                                                                                                                                                                                          | system_i/fifo_0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                       |                1 |              1 |
|  system_i/ps_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          | system_i/fifo_0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2                                  |                1 |              1 |
|  system_i/adc_0/adc_clk       |                                                                                                                                                                                                          | system_i/fifo_0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 |                1 |              2 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                             |                                                                                                                                                                                                    |                1 |              2 |
|  system_i/ps_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          | system_i/fifo_0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/inverted_reset                               |                1 |              2 |
|  system_i/ps_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          | system_i/fifo_0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 |                1 |              3 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                               |                                                                                                                                                                                                    |                1 |              4 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                |                                                                                                                                                                                                    |                2 |              4 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                                                                    |                                                                                                                                                                                                    |                2 |              4 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                                                                    | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                              |                1 |              4 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                  |                                                                                                                                                                                                    |                1 |              4 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                 |                                                                                                                                                                                                    |                2 |              4 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                               |                                                                                                                                                                                                    |                2 |              4 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                               |                                                                                                                                                                                                    |                1 |              4 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                |                                                                                                                                                                                                    |                2 |              4 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0                                                                  |                                                                                                                                                                                                    |                2 |              4 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0                                                                  | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                              |                2 |              4 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                                                  |                                                                                                                                                                                                    |                1 |              4 |
|  system_i/ps_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          | system_i/rst_0/U0/EXT_LPF/lpf_int                                                                                                                                                                  |                2 |              5 |
|  system_i/ps_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          | system_i/fifo_0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[2]                                         |                2 |              5 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/rst_0/U0/SEQ/seq_cnt_en                                                                                                                                                                         | system_i/rst_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                            |                2 |              6 |
|  system_i/adc_0/adc_clk       |                                                                                                                                                                                                          | system_i/fifo_0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/inverted_reset                               |                2 |              6 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/writer_0/inst/int_awvalid_next17_out                                                                                                                                                            | system_i/writer_0/inst/int_addr_reg[21]_i_1_n_0                                                                                                                                                    |                2 |              6 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/cfg_0/inst/CE08_out                                                                                                                                                                             | system_i/cfg_0/inst/WORDS[1].BITS[31].FDRE_inst_i_1_n_0                                                                                                                                            |                1 |              8 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/cfg_0/inst/CE019_out                                                                                                                                                                            | system_i/cfg_0/inst/WORDS[1].BITS[31].FDRE_inst_i_1_n_0                                                                                                                                            |                2 |              8 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/cfg_0/inst/CE05_out                                                                                                                                                                             | system_i/cfg_0/inst/WORDS[1].BITS[31].FDRE_inst_i_1_n_0                                                                                                                                            |                3 |              8 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                      | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                            |                3 |              8 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/cfg_0/inst/CE015_out                                                                                                                                                                            | system_i/cfg_0/inst/WORDS[1].BITS[31].FDRE_inst_i_1_n_0                                                                                                                                            |                2 |              8 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/cfg_0/inst/CE013_out                                                                                                                                                                            | system_i/cfg_0/inst/WORDS[1].BITS[31].FDRE_inst_i_1_n_0                                                                                                                                            |                1 |              8 |
|  system_i/ps_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          | system_i/conv_0/inst/areset_r                                                                                                                                                                      |                4 |              8 |
|  system_i/ps_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                                                                       |                3 |              8 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/cfg_0/inst/CE011_out                                                                                                                                                                            | system_i/cfg_0/inst/WORDS[1].BITS[31].FDRE_inst_i_1_n_0                                                                                                                                            |                1 |              8 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/cfg_0/inst/CE0                                                                                                                                                                                  | system_i/cfg_0/inst/WORDS[1].BITS[31].FDRE_inst_i_1_n_0                                                                                                                                            |                1 |              8 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/cfg_0/inst/CE017_out                                                                                                                                                                            | system_i/cfg_0/inst/WORDS[1].BITS[31].FDRE_inst_i_1_n_0                                                                                                                                            |                1 |              8 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/fifo_0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0] | system_i/fifo_0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[2]                                         |                2 |             10 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                          |                                                                                                                                                                                                    |                4 |             13 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                               |                                                                                                                                                                                                    |                4 |             14 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                             |                                                                                                                                                                                                    |                5 |             14 |
|  system_i/adc_0/adc_clk       | system_i/fifo_0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                   | system_i/fifo_0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                     |                5 |             15 |
|  system_i/adc_0/adc_clk       |                                                                                                                                                                                                          | system_i/fifo_0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                     |                7 |             20 |
|  system_i/ps_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          | system_i/fifo_0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                         |                4 |             20 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                  |                                                                                                                                                                                                    |                4 |             20 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/writer_0/inst/int_rden_wire                                                                                                                                                                     | system_i/writer_0/inst/int_addr_reg[21]_i_1_n_0                                                                                                                                                    |                6 |             22 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                             |                                                                                                                                                                                                    |               13 |             27 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                               |                                                                                                                                                                                                    |                9 |             27 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                              |                                                                                                                                                                                                    |               10 |             27 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                              |                                                                                                                                                                                                    |                5 |             27 |
|  system_i/adc_0/adc_clk       |                                                                                                                                                                                                          |                                                                                                                                                                                                    |                8 |             30 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/conv_0/inst/gen_upsizer_conversion.axisc_upsizer_0/Q[0]                                                                                                                                         |                                                                                                                                                                                                    |                9 |             32 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/fifo_0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                   |                                                                                                                                                                                                    |                6 |             32 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/conv_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[63]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                    |                5 |             32 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid                                                                       | system_i/cfg_0/inst/WORDS[1].BITS[31].FDRE_inst_i_1_n_0                                                                                                                                            |               10 |             32 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/pktzr_0/inst/int_cntr_reg0                                                                                                                                                                      | system_i/pktzr_0/inst/clear                                                                                                                                                                        |                8 |             32 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/conv_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[31]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                    |                9 |             32 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/fifo_0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i            |                                                                                                                                                                                                    |                7 |             32 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                             |                                                                                                                                                                                                    |                9 |             34 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                               |                                                                                                                                                                                                    |                8 |             47 |
|  system_i/ps_0/inst/FCLK_CLK0 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                             |                                                                                                                                                                                                    |               13 |             47 |
|  system_i/adc_0/adc_clk       | system_i/fifo_0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                   |                                                                                                                                                                                                    |                6 |             48 |
|  system_i/ps_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                  |               26 |             69 |
|  system_i/ps_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          |                                                                                                                                                                                                    |               49 |            125 |
+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


