

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Thu Oct 15 23:47:00 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        PING_PONG
* Solution:       original (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.969 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       49|      385| 0.490 us | 3.850 us |   50|  386|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PING_PONG  |       48|      384|  3 ~ 24  |          -|          -|    16|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = specinterface i32 @_ssdm_op_SpecInterface, i32 %dst_V_4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 4 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty_10 = specinterface i32 @_ssdm_op_SpecInterface, i32 %dst_V_3, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 5 'specinterface' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty_11 = specinterface i32 @_ssdm_op_SpecInterface, i32 %dst_V_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 6 'specinterface' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_12 = specinterface i32 @_ssdm_op_SpecInterface, i32 %dst_V_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 7 'specinterface' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_13 = specinterface i32 @_ssdm_op_SpecInterface, i32 %dst_V_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 8 'specinterface' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_14 = specinterface i32 @_ssdm_op_SpecInterface, i32 %src_V_9, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 9 'specinterface' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_15 = specinterface i32 @_ssdm_op_SpecInterface, i32 %src_V_8, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 10 'specinterface' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_16 = specinterface i32 @_ssdm_op_SpecInterface, i32 %src_V_7, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 11 'specinterface' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_17 = specinterface i32 @_ssdm_op_SpecInterface, i32 %src_V_6, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 12 'specinterface' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_18 = specinterface i32 @_ssdm_op_SpecInterface, i32 %src_V_5, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_19 = specinterface i32 @_ssdm_op_SpecInterface, i32 %src_V_4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_20 = specinterface i32 @_ssdm_op_SpecInterface, i32 %src_V_3, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_21 = specinterface i32 @_ssdm_op_SpecInterface, i32 %src_V_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_22 = specinterface i32 @_ssdm_op_SpecInterface, i32 %src_V_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_23 = specinterface i32 @_ssdm_op_SpecInterface, i32 %src_V_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 18 'specinterface' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dst_V_4"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dst_V_3"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dst_V_2"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dst_V_1"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dst_V_0"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %src_V_9"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %src_V_8"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %src_V_7"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %src_V_6"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %src_V_5"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %src_V_4"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %src_V_3"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %src_V_2"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %src_V_1"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %src_V_0"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 34 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ping_0 = alloca i64" [../srcs/ping_pong.cpp:42]   --->   Operation 35 'alloca' 'ping_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%ping_1 = alloca i64" [../srcs/ping_pong.cpp:42]   --->   Operation 36 'alloca' 'ping_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%ping_2 = alloca i64" [../srcs/ping_pong.cpp:42]   --->   Operation 37 'alloca' 'ping_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%ping_3 = alloca i64" [../srcs/ping_pong.cpp:42]   --->   Operation 38 'alloca' 'ping_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%ping_4 = alloca i64" [../srcs/ping_pong.cpp:42]   --->   Operation 39 'alloca' 'ping_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%ping_5 = alloca i64" [../srcs/ping_pong.cpp:42]   --->   Operation 40 'alloca' 'ping_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ping_6 = alloca i64" [../srcs/ping_pong.cpp:42]   --->   Operation 41 'alloca' 'ping_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%ping_7 = alloca i64" [../srcs/ping_pong.cpp:42]   --->   Operation 42 'alloca' 'ping_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%ping_8 = alloca i64" [../srcs/ping_pong.cpp:42]   --->   Operation 43 'alloca' 'ping_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%ping_9 = alloca i64" [../srcs/ping_pong.cpp:42]   --->   Operation 44 'alloca' 'ping_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%pong_0 = alloca i64" [../srcs/ping_pong.cpp:44]   --->   Operation 45 'alloca' 'pong_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%pong_1 = alloca i64" [../srcs/ping_pong.cpp:44]   --->   Operation 46 'alloca' 'pong_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%pong_2 = alloca i64" [../srcs/ping_pong.cpp:44]   --->   Operation 47 'alloca' 'pong_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%pong_3 = alloca i64" [../srcs/ping_pong.cpp:44]   --->   Operation 48 'alloca' 'pong_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%pong_4 = alloca i64" [../srcs/ping_pong.cpp:44]   --->   Operation 49 'alloca' 'pong_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%pong_5 = alloca i64" [../srcs/ping_pong.cpp:44]   --->   Operation 50 'alloca' 'pong_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%pong_6 = alloca i64" [../srcs/ping_pong.cpp:44]   --->   Operation 51 'alloca' 'pong_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%pong_7 = alloca i64" [../srcs/ping_pong.cpp:44]   --->   Operation 52 'alloca' 'pong_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%pong_8 = alloca i64" [../srcs/ping_pong.cpp:44]   --->   Operation 53 'alloca' 'pong_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%pong_9 = alloca i64" [../srcs/ping_pong.cpp:44]   --->   Operation 54 'alloca' 'pong_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.65ns)   --->   "%br_ln47 = br void" [../srcs/ping_pong.cpp:47]   --->   Operation 55 'br' 'br_ln47' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.27>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i5 %i, void, i5, void"   --->   Operation 56 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i5 %p_Val2_s" [../srcs/ping_pong.cpp:47]   --->   Operation 57 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.75ns)   --->   "%icmp_ln47 = icmp_eq  i5 %p_Val2_s, i5" [../srcs/ping_pong.cpp:47]   --->   Operation 58 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 59 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.78ns)   --->   "%i = add i5, i5 %p_Val2_s"   --->   Operation 60 'add' 'i' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void, void" [../srcs/ping_pong.cpp:47]   --->   Operation 61 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln819 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3"   --->   Operation 62 'specloopname' 'specloopname_ln819' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.75ns)   --->   "%icmp_ln878 = icmp_ne  i5 %p_Val2_s, i5"   --->   Operation 63 'icmp' 'icmp_ln878' <Predicate = (!icmp_ln47)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %trunc_ln47, void, void" [../srcs/ping_pong.cpp:49]   --->   Operation 64 'br' 'br_ln49' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (0.65ns)   --->   "%call_ln56 = call void @stream2buf, i32 %src_V_0, i32 %src_V_1, i32 %src_V_2, i32 %src_V_3, i32 %src_V_4, i32 %src_V_5, i32 %src_V_6, i32 %src_V_7, i32 %src_V_8, i32 %src_V_9, i32 %pong_0, i32 %pong_1, i32 %pong_2, i32 %pong_3, i32 %pong_4, i32 %pong_5, i32 %pong_6, i32 %pong_7, i32 %pong_8, i32 %pong_9, i1 %icmp_ln878" [../srcs/ping_pong.cpp:56]   --->   Operation 65 'call' 'call_ln56' <Predicate = (!icmp_ln47 & !trunc_ln47)> <Delay = 0.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 66 [1/1] (0.75ns)   --->   "%icmp_ln878_1 = icmp_ne  i5 %p_Val2_s, i5"   --->   Operation 66 'icmp' 'icmp_ln878_1' <Predicate = (!icmp_ln47 & !trunc_ln47)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [2/2] (0.65ns)   --->   "%call_ln57 = call void @buf2stream, i32 %ping_0, i32 %ping_1, i32 %ping_2, i32 %ping_3, i32 %ping_4, i32 %ping_5, i32 %ping_6, i32 %ping_7, i32 %ping_8, i32 %ping_9, i32 %dst_V_0, i32 %dst_V_1, i32 %dst_V_2, i32 %dst_V_3, i32 %dst_V_4, i1 %icmp_ln878_1" [../srcs/ping_pong.cpp:57]   --->   Operation 67 'call' 'call_ln57' <Predicate = (!icmp_ln47 & !trunc_ln47)> <Delay = 0.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 68 [2/2] (0.65ns)   --->   "%call_ln51 = call void @stream2buf, i32 %src_V_0, i32 %src_V_1, i32 %src_V_2, i32 %src_V_3, i32 %src_V_4, i32 %src_V_5, i32 %src_V_6, i32 %src_V_7, i32 %src_V_8, i32 %src_V_9, i32 %ping_0, i32 %ping_1, i32 %ping_2, i32 %ping_3, i32 %ping_4, i32 %ping_5, i32 %ping_6, i32 %ping_7, i32 %ping_8, i32 %ping_9, i1 %icmp_ln878" [../srcs/ping_pong.cpp:51]   --->   Operation 68 'call' 'call_ln51' <Predicate = (!icmp_ln47 & trunc_ln47)> <Delay = 0.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 69 [1/1] (0.75ns)   --->   "%icmp_ln878_2 = icmp_ne  i5 %p_Val2_s, i5"   --->   Operation 69 'icmp' 'icmp_ln878_2' <Predicate = (!icmp_ln47 & trunc_ln47)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [2/2] (0.65ns)   --->   "%call_ln52 = call void @buf2stream, i32 %pong_0, i32 %pong_1, i32 %pong_2, i32 %pong_3, i32 %pong_4, i32 %pong_5, i32 %pong_6, i32 %pong_7, i32 %pong_8, i32 %pong_9, i32 %dst_V_0, i32 %dst_V_1, i32 %dst_V_2, i32 %dst_V_3, i32 %dst_V_4, i1 %icmp_ln878_2" [../srcs/ping_pong.cpp:52]   --->   Operation 70 'call' 'call_ln52' <Predicate = (!icmp_ln47 & trunc_ln47)> <Delay = 0.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln60 = ret" [../srcs/ping_pong.cpp:60]   --->   Operation 71 'ret' 'ret_ln60' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln56 = call void @stream2buf, i32 %src_V_0, i32 %src_V_1, i32 %src_V_2, i32 %src_V_3, i32 %src_V_4, i32 %src_V_5, i32 %src_V_6, i32 %src_V_7, i32 %src_V_8, i32 %src_V_9, i32 %pong_0, i32 %pong_1, i32 %pong_2, i32 %pong_3, i32 %pong_4, i32 %pong_5, i32 %pong_6, i32 %pong_7, i32 %pong_8, i32 %pong_9, i1 %icmp_ln878" [../srcs/ping_pong.cpp:56]   --->   Operation 72 'call' 'call_ln56' <Predicate = (!trunc_ln47)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 73 [1/2] (0.00ns)   --->   "%call_ln57 = call void @buf2stream, i32 %ping_0, i32 %ping_1, i32 %ping_2, i32 %ping_3, i32 %ping_4, i32 %ping_5, i32 %ping_6, i32 %ping_7, i32 %ping_8, i32 %ping_9, i32 %dst_V_0, i32 %dst_V_1, i32 %dst_V_2, i32 %dst_V_3, i32 %dst_V_4, i1 %icmp_ln878_1" [../srcs/ping_pong.cpp:57]   --->   Operation 73 'call' 'call_ln57' <Predicate = (!trunc_ln47)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 74 'br' 'br_ln0' <Predicate = (!trunc_ln47)> <Delay = 0.00>
ST_3 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln51 = call void @stream2buf, i32 %src_V_0, i32 %src_V_1, i32 %src_V_2, i32 %src_V_3, i32 %src_V_4, i32 %src_V_5, i32 %src_V_6, i32 %src_V_7, i32 %src_V_8, i32 %src_V_9, i32 %ping_0, i32 %ping_1, i32 %ping_2, i32 %ping_3, i32 %ping_4, i32 %ping_5, i32 %ping_6, i32 %ping_7, i32 %ping_8, i32 %ping_9, i1 %icmp_ln878" [../srcs/ping_pong.cpp:51]   --->   Operation 75 'call' 'call_ln51' <Predicate = (trunc_ln47)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 76 [1/2] (0.00ns)   --->   "%call_ln52 = call void @buf2stream, i32 %pong_0, i32 %pong_1, i32 %pong_2, i32 %pong_3, i32 %pong_4, i32 %pong_5, i32 %pong_6, i32 %pong_7, i32 %pong_8, i32 %pong_9, i32 %dst_V_0, i32 %dst_V_1, i32 %dst_V_2, i32 %dst_V_3, i32 %dst_V_4, i1 %icmp_ln878_2" [../srcs/ping_pong.cpp:52]   --->   Operation 76 'call' 'call_ln52' <Predicate = (trunc_ln47)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln53 = br void" [../srcs/ping_pong.cpp:53]   --->   Operation 77 'br' 'br_ln53' <Predicate = (trunc_ln47)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln47 = br void" [../srcs/ping_pong.cpp:47]   --->   Operation 78 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i') [69]  (0.656 ns)

 <State 2>: 2.27ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i') [69]  (0 ns)
	'icmp' operation ('icmp_ln878') [77]  (0.753 ns)
	'call' operation ('call_ln51', ../srcs/ping_pong.cpp:51) to 'stream2buf' [85]  (0.656 ns)
	blocking operation 0.861 ns on control path)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
