=============================================================================
Filelist generated by IPexpress    06/25/2014    21:05:29          
Filename: pcie_filelist.log                                         
Copyright(c) 2009 Lattice Semiconductor Corporation. All rights reserved.   
=============================================================================

-----------------------------------------------------------------------------
Basic IP Core Files
Output Directory: C:/Users/sora/wrk/github/ethpipe/boards/ecp3versa/rtl/ipexpress/ecp3/pciex1 
-----------------------------------------------------------------------------
  pcie.lpc
      : IP ispLEVER LPC File
  pcie.ngo
      : IP ispLEVER Database File
  pcie_bb.v
      : IP Verilog Blackbox Module
  pcie_inst.v
      : IP Verilog Instantiation Template
  pcie.v
      : IP Verilog Behaviorial Sim Model
  pcie_gen.log
      : IP Status Log
  pcie_generate.log
      : IP Generate Log

-----------------------------------------------------------------------------
Supplemental Implementation and Simulation Files:
 
 
Models common to all PCIE configurations
    ../pcie_eval/models/ecp3 
 
Testbench files specific to pcie configurations
    ../pcie_eval/pcie/testbench/top 
    ../pcie_eval/pcie/testbench/tests 
 
Evaluation source files specific to pcie configuration
    ../pcie_eval/pcie/src/top 
    ../pcie_eval/pcie/src/params 
 
Simulation files specific to pcie configuration
    ../pcie_eval/pcie/sim/modelsim 
 
Implementation files specific to pcie configuration
    ../pcie_eval/pcie/impl 

