Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun  5 23:14:16 2024
| Host         : sigme-mail running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file neuron_timing_summary_routed.rpt -pb neuron_timing_summary_routed.pb -rpx neuron_timing_summary_routed.rpx -warn_on_violation
| Design       : neuron
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (30)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (30)
-------------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   30          inf        0.000                      0                   30           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 w[5]
                            (input port)
  Destination:            y_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.049ns  (logic 5.960ns (39.604%)  route 9.089ns (60.396%))
  Logic Levels:           16  (CARRY4=7 IBUF=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  w[5] (IN)
                         net (fo=0)                   0.000     0.000    w[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  w_IBUF[5]_inst/O
                         net (fo=19, routed)          2.689     3.627    w_IBUF[5]
    SLICE_X5Y12          LUT2 (Prop_lut2_I0_O)        0.152     3.779 r  y[9]_i_155/O
                         net (fo=1, routed)           1.138     4.918    y[9]_i_155_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.326     5.244 r  y[9]_i_124/O
                         net (fo=1, routed)           0.000     5.244    y[9]_i_124_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.620 r  y_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.620    y_reg[9]_i_71_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.943 r  y_reg[9]_i_88/O[1]
                         net (fo=2, routed)           0.823     6.766    y_reg[9]_i_88_n_6
    SLICE_X3Y15          LUT3 (Prop_lut3_I2_O)        0.306     7.072 r  y[9]_i_92/O
                         net (fo=1, routed)           0.000     7.072    y[9]_i_92_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.622 r  y_reg[9]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.622    y_reg[9]_i_45_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.844 r  y_reg[9]_i_32/O[0]
                         net (fo=2, routed)           0.825     8.669    y_reg[9]_i_32_n_7
    SLICE_X4Y16          LUT3 (Prop_lut3_I0_O)        0.327     8.996 r  y[9]_i_19/O
                         net (fo=2, routed)           0.863     9.858    y[9]_i_19_n_0
    SLICE_X4Y16          LUT4 (Prop_lut4_I3_O)        0.326    10.184 r  y[9]_i_23/O
                         net (fo=1, routed)           0.000    10.184    y[9]_i_23_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.734 r  y_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.734    y_reg[9]_i_4_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.047 f  y_reg[9]_i_3/O[3]
                         net (fo=15, routed)          1.010    12.057    p_0_in__0
    SLICE_X3Y14          LUT2 (Prop_lut2_I1_O)        0.306    12.363 r  y[9]_i_49/O
                         net (fo=1, routed)           0.000    12.363    y[9]_i_49_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.854 r  y_reg[9]_i_27/CO[1]
                         net (fo=1, routed)           0.561    13.415    roundedSum30_in
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.329    13.744 r  y[9]_i_6/O
                         net (fo=10, routed)          1.180    14.925    roundedSum1
    SLICE_X0Y19          LUT5 (Prop_lut5_I3_O)        0.124    15.049 r  y[1]_i_1/O
                         net (fo=1, routed)           0.000    15.049    p_0_in[1]
    SLICE_X0Y19          FDRE                                         r  y_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w[5]
                            (input port)
  Destination:            y_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.041ns  (logic 5.960ns (39.623%)  route 9.082ns (60.377%))
  Logic Levels:           16  (CARRY4=7 IBUF=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  w[5] (IN)
                         net (fo=0)                   0.000     0.000    w[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  w_IBUF[5]_inst/O
                         net (fo=19, routed)          2.689     3.627    w_IBUF[5]
    SLICE_X5Y12          LUT2 (Prop_lut2_I0_O)        0.152     3.779 r  y[9]_i_155/O
                         net (fo=1, routed)           1.138     4.918    y[9]_i_155_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.326     5.244 r  y[9]_i_124/O
                         net (fo=1, routed)           0.000     5.244    y[9]_i_124_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.620 r  y_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.620    y_reg[9]_i_71_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.943 r  y_reg[9]_i_88/O[1]
                         net (fo=2, routed)           0.823     6.766    y_reg[9]_i_88_n_6
    SLICE_X3Y15          LUT3 (Prop_lut3_I2_O)        0.306     7.072 r  y[9]_i_92/O
                         net (fo=1, routed)           0.000     7.072    y[9]_i_92_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.622 r  y_reg[9]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.622    y_reg[9]_i_45_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.844 r  y_reg[9]_i_32/O[0]
                         net (fo=2, routed)           0.825     8.669    y_reg[9]_i_32_n_7
    SLICE_X4Y16          LUT3 (Prop_lut3_I0_O)        0.327     8.996 r  y[9]_i_19/O
                         net (fo=2, routed)           0.863     9.858    y[9]_i_19_n_0
    SLICE_X4Y16          LUT4 (Prop_lut4_I3_O)        0.326    10.184 r  y[9]_i_23/O
                         net (fo=1, routed)           0.000    10.184    y[9]_i_23_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.734 r  y_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.734    y_reg[9]_i_4_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.047 f  y_reg[9]_i_3/O[3]
                         net (fo=15, routed)          1.010    12.057    p_0_in__0
    SLICE_X3Y14          LUT2 (Prop_lut2_I1_O)        0.306    12.363 r  y[9]_i_49/O
                         net (fo=1, routed)           0.000    12.363    y[9]_i_49_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.854 r  y_reg[9]_i_27/CO[1]
                         net (fo=1, routed)           0.561    13.415    roundedSum30_in
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.329    13.744 r  y[9]_i_6/O
                         net (fo=10, routed)          1.173    14.917    roundedSum1
    SLICE_X0Y19          LUT5 (Prop_lut5_I3_O)        0.124    15.041 r  y[3]_i_1/O
                         net (fo=1, routed)           0.000    15.041    p_0_in[3]
    SLICE_X0Y19          FDRE                                         r  y_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w[5]
                            (input port)
  Destination:            y_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.880ns  (logic 5.960ns (40.053%)  route 8.920ns (59.947%))
  Logic Levels:           16  (CARRY4=7 IBUF=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  w[5] (IN)
                         net (fo=0)                   0.000     0.000    w[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  w_IBUF[5]_inst/O
                         net (fo=19, routed)          2.689     3.627    w_IBUF[5]
    SLICE_X5Y12          LUT2 (Prop_lut2_I0_O)        0.152     3.779 r  y[9]_i_155/O
                         net (fo=1, routed)           1.138     4.918    y[9]_i_155_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.326     5.244 r  y[9]_i_124/O
                         net (fo=1, routed)           0.000     5.244    y[9]_i_124_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.620 r  y_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.620    y_reg[9]_i_71_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.943 r  y_reg[9]_i_88/O[1]
                         net (fo=2, routed)           0.823     6.766    y_reg[9]_i_88_n_6
    SLICE_X3Y15          LUT3 (Prop_lut3_I2_O)        0.306     7.072 r  y[9]_i_92/O
                         net (fo=1, routed)           0.000     7.072    y[9]_i_92_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.622 r  y_reg[9]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.622    y_reg[9]_i_45_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.844 r  y_reg[9]_i_32/O[0]
                         net (fo=2, routed)           0.825     8.669    y_reg[9]_i_32_n_7
    SLICE_X4Y16          LUT3 (Prop_lut3_I0_O)        0.327     8.996 r  y[9]_i_19/O
                         net (fo=2, routed)           0.863     9.858    y[9]_i_19_n_0
    SLICE_X4Y16          LUT4 (Prop_lut4_I3_O)        0.326    10.184 r  y[9]_i_23/O
                         net (fo=1, routed)           0.000    10.184    y[9]_i_23_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.734 r  y_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.734    y_reg[9]_i_4_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.047 f  y_reg[9]_i_3/O[3]
                         net (fo=15, routed)          1.010    12.057    p_0_in__0
    SLICE_X3Y14          LUT2 (Prop_lut2_I1_O)        0.306    12.363 r  y[9]_i_49/O
                         net (fo=1, routed)           0.000    12.363    y[9]_i_49_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.854 f  y_reg[9]_i_27/CO[1]
                         net (fo=1, routed)           0.561    13.415    roundedSum30_in
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.329    13.744 f  y[9]_i_6/O
                         net (fo=10, routed)          1.011    14.756    roundedSum1
    SLICE_X0Y18          LUT5 (Prop_lut5_I1_O)        0.124    14.880 r  y[9]_i_2/O
                         net (fo=1, routed)           0.000    14.880    p_0_in[9]
    SLICE_X0Y18          FDSE                                         r  y_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w[5]
                            (input port)
  Destination:            y_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.654ns  (logic 5.960ns (40.670%)  route 8.694ns (59.330%))
  Logic Levels:           16  (CARRY4=7 IBUF=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  w[5] (IN)
                         net (fo=0)                   0.000     0.000    w[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  w_IBUF[5]_inst/O
                         net (fo=19, routed)          2.689     3.627    w_IBUF[5]
    SLICE_X5Y12          LUT2 (Prop_lut2_I0_O)        0.152     3.779 r  y[9]_i_155/O
                         net (fo=1, routed)           1.138     4.918    y[9]_i_155_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.326     5.244 r  y[9]_i_124/O
                         net (fo=1, routed)           0.000     5.244    y[9]_i_124_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.620 r  y_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.620    y_reg[9]_i_71_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.943 r  y_reg[9]_i_88/O[1]
                         net (fo=2, routed)           0.823     6.766    y_reg[9]_i_88_n_6
    SLICE_X3Y15          LUT3 (Prop_lut3_I2_O)        0.306     7.072 r  y[9]_i_92/O
                         net (fo=1, routed)           0.000     7.072    y[9]_i_92_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.622 r  y_reg[9]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.622    y_reg[9]_i_45_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.844 r  y_reg[9]_i_32/O[0]
                         net (fo=2, routed)           0.825     8.669    y_reg[9]_i_32_n_7
    SLICE_X4Y16          LUT3 (Prop_lut3_I0_O)        0.327     8.996 r  y[9]_i_19/O
                         net (fo=2, routed)           0.863     9.858    y[9]_i_19_n_0
    SLICE_X4Y16          LUT4 (Prop_lut4_I3_O)        0.326    10.184 r  y[9]_i_23/O
                         net (fo=1, routed)           0.000    10.184    y[9]_i_23_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.734 r  y_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.734    y_reg[9]_i_4_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.047 f  y_reg[9]_i_3/O[3]
                         net (fo=15, routed)          1.010    12.057    p_0_in__0
    SLICE_X3Y14          LUT2 (Prop_lut2_I1_O)        0.306    12.363 r  y[9]_i_49/O
                         net (fo=1, routed)           0.000    12.363    y[9]_i_49_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.854 r  y_reg[9]_i_27/CO[1]
                         net (fo=1, routed)           0.561    13.415    roundedSum30_in
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.329    13.744 r  y[9]_i_6/O
                         net (fo=10, routed)          0.786    14.530    roundedSum1
    SLICE_X0Y19          LUT5 (Prop_lut5_I3_O)        0.124    14.654 r  y[6]_i_1/O
                         net (fo=1, routed)           0.000    14.654    p_0_in[6]
    SLICE_X0Y19          FDRE                                         r  y_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w[5]
                            (input port)
  Destination:            y_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.555ns  (logic 5.960ns (40.946%)  route 8.596ns (59.054%))
  Logic Levels:           16  (CARRY4=7 IBUF=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  w[5] (IN)
                         net (fo=0)                   0.000     0.000    w[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  w_IBUF[5]_inst/O
                         net (fo=19, routed)          2.689     3.627    w_IBUF[5]
    SLICE_X5Y12          LUT2 (Prop_lut2_I0_O)        0.152     3.779 r  y[9]_i_155/O
                         net (fo=1, routed)           1.138     4.918    y[9]_i_155_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.326     5.244 r  y[9]_i_124/O
                         net (fo=1, routed)           0.000     5.244    y[9]_i_124_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.620 r  y_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.620    y_reg[9]_i_71_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.943 r  y_reg[9]_i_88/O[1]
                         net (fo=2, routed)           0.823     6.766    y_reg[9]_i_88_n_6
    SLICE_X3Y15          LUT3 (Prop_lut3_I2_O)        0.306     7.072 r  y[9]_i_92/O
                         net (fo=1, routed)           0.000     7.072    y[9]_i_92_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.622 r  y_reg[9]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.622    y_reg[9]_i_45_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.844 r  y_reg[9]_i_32/O[0]
                         net (fo=2, routed)           0.825     8.669    y_reg[9]_i_32_n_7
    SLICE_X4Y16          LUT3 (Prop_lut3_I0_O)        0.327     8.996 r  y[9]_i_19/O
                         net (fo=2, routed)           0.863     9.858    y[9]_i_19_n_0
    SLICE_X4Y16          LUT4 (Prop_lut4_I3_O)        0.326    10.184 r  y[9]_i_23/O
                         net (fo=1, routed)           0.000    10.184    y[9]_i_23_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.734 r  y_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.734    y_reg[9]_i_4_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.047 f  y_reg[9]_i_3/O[3]
                         net (fo=15, routed)          1.010    12.057    p_0_in__0
    SLICE_X3Y14          LUT2 (Prop_lut2_I1_O)        0.306    12.363 r  y[9]_i_49/O
                         net (fo=1, routed)           0.000    12.363    y[9]_i_49_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.854 r  y_reg[9]_i_27/CO[1]
                         net (fo=1, routed)           0.561    13.415    roundedSum30_in
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.329    13.744 r  y[9]_i_6/O
                         net (fo=10, routed)          0.687    14.431    roundedSum1
    SLICE_X1Y18          LUT5 (Prop_lut5_I3_O)        0.124    14.555 r  y[4]_i_1/O
                         net (fo=1, routed)           0.000    14.555    p_0_in[4]
    SLICE_X1Y18          FDRE                                         r  y_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w[5]
                            (input port)
  Destination:            y_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.550ns  (logic 5.960ns (40.960%)  route 8.591ns (59.040%))
  Logic Levels:           16  (CARRY4=7 IBUF=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  w[5] (IN)
                         net (fo=0)                   0.000     0.000    w[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  w_IBUF[5]_inst/O
                         net (fo=19, routed)          2.689     3.627    w_IBUF[5]
    SLICE_X5Y12          LUT2 (Prop_lut2_I0_O)        0.152     3.779 r  y[9]_i_155/O
                         net (fo=1, routed)           1.138     4.918    y[9]_i_155_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.326     5.244 r  y[9]_i_124/O
                         net (fo=1, routed)           0.000     5.244    y[9]_i_124_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.620 r  y_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.620    y_reg[9]_i_71_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.943 r  y_reg[9]_i_88/O[1]
                         net (fo=2, routed)           0.823     6.766    y_reg[9]_i_88_n_6
    SLICE_X3Y15          LUT3 (Prop_lut3_I2_O)        0.306     7.072 r  y[9]_i_92/O
                         net (fo=1, routed)           0.000     7.072    y[9]_i_92_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.622 r  y_reg[9]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.622    y_reg[9]_i_45_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.844 r  y_reg[9]_i_32/O[0]
                         net (fo=2, routed)           0.825     8.669    y_reg[9]_i_32_n_7
    SLICE_X4Y16          LUT3 (Prop_lut3_I0_O)        0.327     8.996 r  y[9]_i_19/O
                         net (fo=2, routed)           0.863     9.858    y[9]_i_19_n_0
    SLICE_X4Y16          LUT4 (Prop_lut4_I3_O)        0.326    10.184 r  y[9]_i_23/O
                         net (fo=1, routed)           0.000    10.184    y[9]_i_23_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.734 r  y_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.734    y_reg[9]_i_4_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.047 f  y_reg[9]_i_3/O[3]
                         net (fo=15, routed)          1.010    12.057    p_0_in__0
    SLICE_X3Y14          LUT2 (Prop_lut2_I1_O)        0.306    12.363 r  y[9]_i_49/O
                         net (fo=1, routed)           0.000    12.363    y[9]_i_49_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.854 r  y_reg[9]_i_27/CO[1]
                         net (fo=1, routed)           0.561    13.415    roundedSum30_in
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.329    13.744 r  y[9]_i_6/O
                         net (fo=10, routed)          0.682    14.426    roundedSum1
    SLICE_X1Y18          LUT5 (Prop_lut5_I3_O)        0.124    14.550 r  y[2]_i_1/O
                         net (fo=1, routed)           0.000    14.550    p_0_in[2]
    SLICE_X1Y18          FDRE                                         r  y_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w[5]
                            (input port)
  Destination:            y_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.531ns  (logic 5.399ns (37.153%)  route 9.132ns (62.847%))
  Logic Levels:           15  (CARRY4=6 IBUF=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  w[5] (IN)
                         net (fo=0)                   0.000     0.000    w[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  w_IBUF[5]_inst/O
                         net (fo=19, routed)          2.689     3.627    w_IBUF[5]
    SLICE_X5Y12          LUT2 (Prop_lut2_I0_O)        0.152     3.779 r  y[9]_i_155/O
                         net (fo=1, routed)           1.138     4.918    y[9]_i_155_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.326     5.244 r  y[9]_i_124/O
                         net (fo=1, routed)           0.000     5.244    y[9]_i_124_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.620 r  y_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.620    y_reg[9]_i_71_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.943 r  y_reg[9]_i_88/O[1]
                         net (fo=2, routed)           0.823     6.766    y_reg[9]_i_88_n_6
    SLICE_X3Y15          LUT3 (Prop_lut3_I2_O)        0.306     7.072 r  y[9]_i_92/O
                         net (fo=1, routed)           0.000     7.072    y[9]_i_92_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.622 r  y_reg[9]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.622    y_reg[9]_i_45_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.844 r  y_reg[9]_i_32/O[0]
                         net (fo=2, routed)           0.825     8.669    y_reg[9]_i_32_n_7
    SLICE_X4Y16          LUT3 (Prop_lut3_I0_O)        0.327     8.996 r  y[9]_i_19/O
                         net (fo=2, routed)           0.863     9.858    y[9]_i_19_n_0
    SLICE_X4Y16          LUT4 (Prop_lut4_I3_O)        0.326    10.184 r  y[9]_i_23/O
                         net (fo=1, routed)           0.000    10.184    y[9]_i_23_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.764 r  y_reg[9]_i_4/O[2]
                         net (fo=4, routed)           0.977    11.742    y_reg[9]_i_4_n_5
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.302    12.044 r  y[9]_i_26/O
                         net (fo=1, routed)           0.000    12.044    y[9]_i_26_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.291 f  y_reg[9]_i_5/O[0]
                         net (fo=2, routed)           0.812    13.102    y_reg[9]_i_5_n_7
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.299    13.401 f  y[9]_i_7/O
                         net (fo=10, routed)          1.006    14.407    y[9]_i_7_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I2_O)        0.124    14.531 r  y[5]_i_1/O
                         net (fo=1, routed)           0.000    14.531    p_0_in[5]
    SLICE_X3Y18          FDRE                                         r  y_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w[5]
                            (input port)
  Destination:            y_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.479ns  (logic 5.960ns (41.161%)  route 8.519ns (58.839%))
  Logic Levels:           16  (CARRY4=7 IBUF=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  w[5] (IN)
                         net (fo=0)                   0.000     0.000    w[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  w_IBUF[5]_inst/O
                         net (fo=19, routed)          2.689     3.627    w_IBUF[5]
    SLICE_X5Y12          LUT2 (Prop_lut2_I0_O)        0.152     3.779 r  y[9]_i_155/O
                         net (fo=1, routed)           1.138     4.918    y[9]_i_155_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.326     5.244 r  y[9]_i_124/O
                         net (fo=1, routed)           0.000     5.244    y[9]_i_124_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.620 r  y_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.620    y_reg[9]_i_71_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.943 r  y_reg[9]_i_88/O[1]
                         net (fo=2, routed)           0.823     6.766    y_reg[9]_i_88_n_6
    SLICE_X3Y15          LUT3 (Prop_lut3_I2_O)        0.306     7.072 r  y[9]_i_92/O
                         net (fo=1, routed)           0.000     7.072    y[9]_i_92_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.622 r  y_reg[9]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.622    y_reg[9]_i_45_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.844 r  y_reg[9]_i_32/O[0]
                         net (fo=2, routed)           0.825     8.669    y_reg[9]_i_32_n_7
    SLICE_X4Y16          LUT3 (Prop_lut3_I0_O)        0.327     8.996 r  y[9]_i_19/O
                         net (fo=2, routed)           0.863     9.858    y[9]_i_19_n_0
    SLICE_X4Y16          LUT4 (Prop_lut4_I3_O)        0.326    10.184 r  y[9]_i_23/O
                         net (fo=1, routed)           0.000    10.184    y[9]_i_23_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.734 r  y_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.734    y_reg[9]_i_4_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.047 f  y_reg[9]_i_3/O[3]
                         net (fo=15, routed)          1.010    12.057    p_0_in__0
    SLICE_X3Y14          LUT2 (Prop_lut2_I1_O)        0.306    12.363 r  y[9]_i_49/O
                         net (fo=1, routed)           0.000    12.363    y[9]_i_49_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.854 r  y_reg[9]_i_27/CO[1]
                         net (fo=1, routed)           0.561    13.415    roundedSum30_in
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.329    13.744 r  y[9]_i_6/O
                         net (fo=10, routed)          0.611    14.355    roundedSum1
    SLICE_X1Y18          LUT5 (Prop_lut5_I3_O)        0.124    14.479 r  y[0]_i_1/O
                         net (fo=1, routed)           0.000    14.479    p_0_in[0]
    SLICE_X1Y18          FDRE                                         r  y_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w[5]
                            (input port)
  Destination:            y_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.337ns  (logic 5.960ns (41.569%)  route 8.377ns (58.431%))
  Logic Levels:           16  (CARRY4=7 IBUF=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  w[5] (IN)
                         net (fo=0)                   0.000     0.000    w[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  w_IBUF[5]_inst/O
                         net (fo=19, routed)          2.689     3.627    w_IBUF[5]
    SLICE_X5Y12          LUT2 (Prop_lut2_I0_O)        0.152     3.779 r  y[9]_i_155/O
                         net (fo=1, routed)           1.138     4.918    y[9]_i_155_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.326     5.244 r  y[9]_i_124/O
                         net (fo=1, routed)           0.000     5.244    y[9]_i_124_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.620 r  y_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.620    y_reg[9]_i_71_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.943 r  y_reg[9]_i_88/O[1]
                         net (fo=2, routed)           0.823     6.766    y_reg[9]_i_88_n_6
    SLICE_X3Y15          LUT3 (Prop_lut3_I2_O)        0.306     7.072 r  y[9]_i_92/O
                         net (fo=1, routed)           0.000     7.072    y[9]_i_92_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.622 r  y_reg[9]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.622    y_reg[9]_i_45_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.844 r  y_reg[9]_i_32/O[0]
                         net (fo=2, routed)           0.825     8.669    y_reg[9]_i_32_n_7
    SLICE_X4Y16          LUT3 (Prop_lut3_I0_O)        0.327     8.996 r  y[9]_i_19/O
                         net (fo=2, routed)           0.863     9.858    y[9]_i_19_n_0
    SLICE_X4Y16          LUT4 (Prop_lut4_I3_O)        0.326    10.184 r  y[9]_i_23/O
                         net (fo=1, routed)           0.000    10.184    y[9]_i_23_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.734 r  y_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.734    y_reg[9]_i_4_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.047 f  y_reg[9]_i_3/O[3]
                         net (fo=15, routed)          1.010    12.057    p_0_in__0
    SLICE_X3Y14          LUT2 (Prop_lut2_I1_O)        0.306    12.363 r  y[9]_i_49/O
                         net (fo=1, routed)           0.000    12.363    y[9]_i_49_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.854 r  y_reg[9]_i_27/CO[1]
                         net (fo=1, routed)           0.561    13.415    roundedSum30_in
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.329    13.744 r  y[9]_i_6/O
                         net (fo=10, routed)          0.469    14.213    roundedSum1
    SLICE_X0Y18          LUT5 (Prop_lut5_I3_O)        0.124    14.337 r  y[8]_i_1/O
                         net (fo=1, routed)           0.000    14.337    p_0_in[8]
    SLICE_X0Y18          FDRE                                         r  y_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w[5]
                            (input port)
  Destination:            y_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.333ns  (logic 5.960ns (41.581%)  route 8.373ns (58.419%))
  Logic Levels:           16  (CARRY4=7 IBUF=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  w[5] (IN)
                         net (fo=0)                   0.000     0.000    w[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  w_IBUF[5]_inst/O
                         net (fo=19, routed)          2.689     3.627    w_IBUF[5]
    SLICE_X5Y12          LUT2 (Prop_lut2_I0_O)        0.152     3.779 r  y[9]_i_155/O
                         net (fo=1, routed)           1.138     4.918    y[9]_i_155_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.326     5.244 r  y[9]_i_124/O
                         net (fo=1, routed)           0.000     5.244    y[9]_i_124_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.620 r  y_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.620    y_reg[9]_i_71_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.943 r  y_reg[9]_i_88/O[1]
                         net (fo=2, routed)           0.823     6.766    y_reg[9]_i_88_n_6
    SLICE_X3Y15          LUT3 (Prop_lut3_I2_O)        0.306     7.072 r  y[9]_i_92/O
                         net (fo=1, routed)           0.000     7.072    y[9]_i_92_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.622 r  y_reg[9]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.622    y_reg[9]_i_45_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.844 r  y_reg[9]_i_32/O[0]
                         net (fo=2, routed)           0.825     8.669    y_reg[9]_i_32_n_7
    SLICE_X4Y16          LUT3 (Prop_lut3_I0_O)        0.327     8.996 r  y[9]_i_19/O
                         net (fo=2, routed)           0.863     9.858    y[9]_i_19_n_0
    SLICE_X4Y16          LUT4 (Prop_lut4_I3_O)        0.326    10.184 r  y[9]_i_23/O
                         net (fo=1, routed)           0.000    10.184    y[9]_i_23_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.734 r  y_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.734    y_reg[9]_i_4_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.047 f  y_reg[9]_i_3/O[3]
                         net (fo=15, routed)          1.010    12.057    p_0_in__0
    SLICE_X3Y14          LUT2 (Prop_lut2_I1_O)        0.306    12.363 r  y[9]_i_49/O
                         net (fo=1, routed)           0.000    12.363    y[9]_i_49_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    12.854 r  y_reg[9]_i_27/CO[1]
                         net (fo=1, routed)           0.561    13.415    roundedSum30_in
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.329    13.744 r  y[9]_i_6/O
                         net (fo=10, routed)          0.465    14.209    roundedSum1
    SLICE_X0Y18          LUT5 (Prop_lut5_I3_O)        0.124    14.333 r  y[7]_i_1/O
                         net (fo=1, routed)           0.000    14.333    p_0_in[7]
    SLICE_X0Y18          FDRE                                         r  y_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bias[9]
                            (input port)
  Destination:            y_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.082ns  (logic 0.253ns (23.344%)  route 0.830ns (76.656%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  bias[9] (IN)
                         net (fo=0)                   0.000     0.000    bias[9]
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  bias_IBUF[9]_inst/O
                         net (fo=3, routed)           0.674     0.837    bias_IBUF[9]
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.045     0.882 r  y[9]_i_7/O
                         net (fo=10, routed)          0.155     1.037    y[9]_i_7_n_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I3_O)        0.045     1.082 r  y[9]_i_2/O
                         net (fo=1, routed)           0.000     1.082    p_0_in[9]
    SLICE_X0Y18          FDSE                                         r  y_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bias[4]
                            (input port)
  Destination:            y_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.092ns  (logic 0.396ns (36.233%)  route 0.696ns (63.767%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  bias[4] (IN)
                         net (fo=0)                   0.000     0.000    bias[4]
    U15                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  bias_IBUF[4]_inst/O
                         net (fo=2, routed)           0.573     0.747    bias_IBUF[4]
    SLICE_X1Y16          LUT2 (Prop_lut2_I1_O)        0.045     0.792 r  y[7]_i_6/O
                         net (fo=1, routed)           0.000     0.792    y[7]_i_6_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.862 r  y_reg[7]_i_2/O[0]
                         net (fo=2, routed)           0.123     0.985    y_reg[7]_i_2_n_7
    SLICE_X1Y18          LUT5 (Prop_lut5_I4_O)        0.107     1.092 r  y[4]_i_1/O
                         net (fo=1, routed)           0.000     1.092    p_0_in[4]
    SLICE_X1Y18          FDRE                                         r  y_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bias[8]
                            (input port)
  Destination:            y_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.094ns  (logic 0.402ns (36.761%)  route 0.692ns (63.239%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  bias[8] (IN)
                         net (fo=0)                   0.000     0.000    bias[8]
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  bias_IBUF[8]_inst/O
                         net (fo=2, routed)           0.565     0.745    bias_IBUF[8]
    SLICE_X1Y17          LUT2 (Prop_lut2_I1_O)        0.045     0.790 r  y[9]_i_26/O
                         net (fo=1, routed)           0.000     0.790    y[9]_i_26_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.860 r  y_reg[9]_i_5/O[0]
                         net (fo=2, routed)           0.126     0.987    y_reg[9]_i_5_n_7
    SLICE_X0Y18          LUT5 (Prop_lut5_I4_O)        0.107     1.094 r  y[8]_i_1/O
                         net (fo=1, routed)           0.000     1.094    p_0_in[8]
    SLICE_X0Y18          FDRE                                         r  y_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bias[5]
                            (input port)
  Destination:            y_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.121ns  (logic 0.381ns (33.973%)  route 0.740ns (66.027%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  bias[5] (IN)
                         net (fo=0)                   0.000     0.000    bias[5]
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  bias_IBUF[5]_inst/O
                         net (fo=2, routed)           0.571     0.735    bias_IBUF[5]
    SLICE_X1Y16          LUT2 (Prop_lut2_I1_O)        0.045     0.780 r  y[7]_i_5/O
                         net (fo=1, routed)           0.000     0.780    y[7]_i_5_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.845 r  y_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.169     1.014    y_reg[7]_i_2_n_6
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.107     1.121 r  y[5]_i_1/O
                         net (fo=1, routed)           0.000     1.121    p_0_in[5]
    SLICE_X3Y18          FDRE                                         r  y_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bias[9]
                            (input port)
  Destination:            y_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.143ns  (logic 0.253ns (22.110%)  route 0.890ns (77.890%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  bias[9] (IN)
                         net (fo=0)                   0.000     0.000    bias[9]
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  bias_IBUF[9]_inst/O
                         net (fo=3, routed)           0.674     0.837    bias_IBUF[9]
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.045     0.882 f  y[9]_i_7/O
                         net (fo=10, routed)          0.216     1.098    y[9]_i_7_n_0
    SLICE_X1Y18          LUT5 (Prop_lut5_I2_O)        0.045     1.143 r  y[0]_i_1/O
                         net (fo=1, routed)           0.000     1.143    p_0_in[0]
    SLICE_X1Y18          FDRE                                         r  y_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bias[7]
                            (input port)
  Destination:            y_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.158ns  (logic 0.383ns (33.053%)  route 0.776ns (66.947%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  bias[7] (IN)
                         net (fo=0)                   0.000     0.000    bias[7]
    W15                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  bias_IBUF[7]_inst/O
                         net (fo=2, routed)           0.557     0.721    bias_IBUF[7]
    SLICE_X1Y16          LUT2 (Prop_lut2_I1_O)        0.045     0.766 r  y[7]_i_3/O
                         net (fo=1, routed)           0.000     0.766    y[7]_i_3_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.829 r  y_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.219     1.048    y_reg[7]_i_2_n_4
    SLICE_X0Y18          LUT5 (Prop_lut5_I4_O)        0.110     1.158 r  y[7]_i_1/O
                         net (fo=1, routed)           0.000     1.158    p_0_in[7]
    SLICE_X0Y18          FDRE                                         r  y_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bias[9]
                            (input port)
  Destination:            y_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.193ns  (logic 0.253ns (21.184%)  route 0.940ns (78.816%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  bias[9] (IN)
                         net (fo=0)                   0.000     0.000    bias[9]
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  bias_IBUF[9]_inst/O
                         net (fo=3, routed)           0.674     0.837    bias_IBUF[9]
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.045     0.882 f  y[9]_i_7/O
                         net (fo=10, routed)          0.266     1.148    y[9]_i_7_n_0
    SLICE_X1Y18          LUT5 (Prop_lut5_I2_O)        0.045     1.193 r  y[2]_i_1/O
                         net (fo=1, routed)           0.000     1.193    p_0_in[2]
    SLICE_X1Y18          FDRE                                         r  y_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bias[9]
                            (input port)
  Destination:            y_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.323ns  (logic 0.253ns (19.100%)  route 1.070ns (80.900%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  bias[9] (IN)
                         net (fo=0)                   0.000     0.000    bias[9]
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  bias_IBUF[9]_inst/O
                         net (fo=3, routed)           0.674     0.837    bias_IBUF[9]
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.045     0.882 f  y[9]_i_7/O
                         net (fo=10, routed)          0.396     1.278    y[9]_i_7_n_0
    SLICE_X0Y19          LUT5 (Prop_lut5_I2_O)        0.045     1.323 r  y[3]_i_1/O
                         net (fo=1, routed)           0.000     1.323    p_0_in[3]
    SLICE_X0Y19          FDRE                                         r  y_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bias[9]
                            (input port)
  Destination:            y_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.324ns  (logic 0.253ns (19.086%)  route 1.071ns (80.914%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  bias[9] (IN)
                         net (fo=0)                   0.000     0.000    bias[9]
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  bias_IBUF[9]_inst/O
                         net (fo=3, routed)           0.674     0.837    bias_IBUF[9]
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.045     0.882 f  y[9]_i_7/O
                         net (fo=10, routed)          0.397     1.279    y[9]_i_7_n_0
    SLICE_X0Y19          LUT5 (Prop_lut5_I2_O)        0.045     1.324 r  y[1]_i_1/O
                         net (fo=1, routed)           0.000     1.324    p_0_in[1]
    SLICE_X0Y19          FDRE                                         r  y_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bias[6]
                            (input port)
  Destination:            y_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.385ns  (logic 0.392ns (28.292%)  route 0.993ns (71.708%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  bias[6] (IN)
                         net (fo=0)                   0.000     0.000    bias[6]
    W13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  bias_IBUF[6]_inst/O
                         net (fo=2, routed)           0.639     0.812    bias_IBUF[6]
    SLICE_X1Y16          LUT2 (Prop_lut2_I1_O)        0.045     0.857 r  y[7]_i_4/O
                         net (fo=1, routed)           0.000     0.857    y[7]_i_4_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.923 r  y_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.355     1.277    y_reg[7]_i_2_n_5
    SLICE_X0Y19          LUT5 (Prop_lut5_I4_O)        0.108     1.385 r  y[6]_i_1/O
                         net (fo=1, routed)           0.000     1.385    p_0_in[6]
    SLICE_X0Y19          FDRE                                         r  y_reg[6]/D
  -------------------------------------------------------------------    -------------------





