<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p387" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_387{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_387{left:827px;bottom:68px;letter-spacing:0.1px;}
#t3_387{left:628px;bottom:1141px;letter-spacing:-0.14px;}
#t4_387{left:70px;bottom:1079px;letter-spacing:0.16px;}
#t5_387{left:151px;bottom:1079px;letter-spacing:0.2px;word-spacing:-0.02px;}
#t6_387{left:150px;bottom:1053px;letter-spacing:0.21px;word-spacing:-0.03px;}
#t7_387{left:70px;bottom:1030px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t8_387{left:70px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t9_387{left:70px;bottom:996px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_387{left:70px;bottom:979px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tb_387{left:70px;bottom:956px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tc_387{left:70px;bottom:940px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#td_387{left:70px;bottom:527px;letter-spacing:-0.18px;word-spacing:-0.52px;}
#te_387{left:70px;bottom:510px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tf_387{left:70px;bottom:487px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tg_387{left:70px;bottom:464px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#th_387{left:70px;bottom:448px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#ti_387{left:70px;bottom:431px;letter-spacing:-0.16px;}
#tj_387{left:70px;bottom:408px;letter-spacing:-0.18px;word-spacing:-0.39px;}
#tk_387{left:70px;bottom:391px;letter-spacing:-0.17px;word-spacing:-0.28px;}
#tl_387{left:70px;bottom:191px;letter-spacing:-0.15px;word-spacing:-0.64px;}
#tm_387{left:70px;bottom:174px;letter-spacing:-0.29px;word-spacing:-0.32px;}
#tn_387{left:85px;bottom:579px;letter-spacing:0.12px;word-spacing:-0.07px;}
#to_387{left:177px;bottom:579px;letter-spacing:0.13px;word-spacing:-0.03px;}
#tp_387{left:108px;bottom:350px;letter-spacing:0.12px;word-spacing:0.02px;}
#tq_387{left:193px;bottom:350px;letter-spacing:0.13px;word-spacing:-0.06px;}
#tr_387{left:97px;bottom:327px;letter-spacing:-0.14px;word-spacing:0.02px;}
#ts_387{left:490px;bottom:327px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tt_387{left:172px;bottom:302px;letter-spacing:-0.22px;}
#tu_387{left:514px;bottom:302px;letter-spacing:-0.22px;word-spacing:0.09px;}
#tv_387{left:166px;bottom:278px;letter-spacing:-0.23px;}
#tw_387{left:468px;bottom:278px;letter-spacing:-0.21px;word-spacing:0.01px;}
#tx_387{left:169px;bottom:254px;letter-spacing:-0.17px;}
#ty_387{left:473px;bottom:254px;letter-spacing:-0.21px;word-spacing:0.09px;}
#tz_387{left:554px;bottom:254px;letter-spacing:-0.14px;}
#t10_387{left:637px;bottom:254px;letter-spacing:-0.22px;}
#t11_387{left:168px;bottom:229px;letter-spacing:-0.18px;}
#t12_387{left:472px;bottom:229px;letter-spacing:-0.2px;word-spacing:0.08px;}
#t13_387{left:553px;bottom:229px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t14_387{left:638px;bottom:229px;letter-spacing:-0.24px;}
#t15_387{left:301px;bottom:741px;letter-spacing:0.15px;}
#t16_387{left:228px;bottom:654px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t17_387{left:224px;bottom:632px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t18_387{left:456px;bottom:650px;letter-spacing:0.09px;}
#t19_387{left:470px;bottom:637px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1a_387{left:585px;bottom:636px;letter-spacing:-0.38px;word-spacing:0.27px;}
#t1b_387{left:219px;bottom:832px;letter-spacing:0.1px;}
#t1c_387{left:219px;bottom:811px;letter-spacing:0.08px;word-spacing:0.03px;}
#t1d_387{left:281px;bottom:774px;letter-spacing:0.16px;}
#t1e_387{left:299px;bottom:759px;letter-spacing:0.16px;word-spacing:0.01px;}
#t1f_387{left:383px;bottom:637px;letter-spacing:0.1px;}
#t1g_387{left:673px;bottom:636px;letter-spacing:0.09px;}
#t1h_387{left:301px;bottom:724px;letter-spacing:0.11px;word-spacing:0.08px;}
#t1i_387{left:383px;bottom:623px;letter-spacing:0.11px;}
#t1j_387{left:673px;bottom:623px;letter-spacing:0.09px;}
#t1k_387{left:247px;bottom:743px;letter-spacing:-0.34px;}
#t1l_387{left:375px;bottom:663px;letter-spacing:0.16px;}
#t1m_387{left:373px;bottom:677px;letter-spacing:0.12px;}

.s1_387{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_387{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_387{font-size:21px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s4_387{font-size:14px;font-family:Verdana_13-;color:#000;}
.s5_387{font-size:15px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s6_387{font-size:14px;font-family:NeoSansIntelMedium_pgu;color:#000;}
.s7_387{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
.s8_387{font-size:10px;font-family:Arial_141;color:#000;}
.s9_387{font-size:12px;font-family:Arial_141;color:#000;}
.t.v0_387{transform:scaleX(1.182);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts387" type="text/css" >

@font-face {
	font-family: Arial_141;
	src: url("fonts/Arial_141.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg387Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg387" style="-webkit-user-select: none;"><object width="935" height="1210" data="387/387.svg" type="image/svg+xml" id="pdf387" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_387" class="t s1_387">Vol. 1 </span><span id="t2_387" class="t s1_387">15-7 </span>
<span id="t3_387" class="t s2_387">PROGRAMMING WITH INTEL® AVX-512 </span>
<span id="t4_387" class="t s3_387">15.4 </span><span id="t5_387" class="t s3_387">DETECTION OF INTEL® AVX-512 INSTRUCTION GROUPS OPERATING AT </span>
<span id="t6_387" class="t s3_387">256 AND 128-BIT VECTOR LENGTHS </span>
<span id="t7_387" class="t s4_387">For each of the 512-bit instruction groups in the Intel AVX-512 family listed in Table 15-1, the EVEX encoding </span>
<span id="t8_387" class="t s4_387">scheme may support a vast majority of these instructions operating at 256-bit or 128-bit (if applicable) vector </span>
<span id="t9_387" class="t s4_387">lengths. Encoding support for vector lengths smaller than 512-bits is indicated by CPUID.(EAX=07H, </span>
<span id="ta_387" class="t s4_387">ECX=0):EBX[bit 31], abbreviated as AVX512VL. </span>
<span id="tb_387" class="t s4_387">The AVX512VL flag alone is never sufficient to determine a given Intel AVX-512 instruction may be encoded at </span>
<span id="tc_387" class="t s4_387">vector lengths smaller than 512 bits. Software must use the procedure described in Figure 15-5 and Table 15-2. </span>
<span id="td_387" class="t s4_387">To illustrate the procedure described in Figure 15-5 and Table 15-2 for software to use EVEX.256 encoded VPCON- </span>
<span id="te_387" class="t s4_387">FLICT, the following sequence is provided. It is strongly recommended this sequence is followed. </span>
<span id="tf_387" class="t s4_387">1) Detect CPUID.1:ECX.OSXSAVE[bit 27] = 1 (XGETBV enabled for application use). </span>
<span id="tg_387" class="t s4_387">2) Execute XGETBV and verify that XCR0[7:5] = ‘111b’ (OPMASK state, upper 256-bit of ZMM0-ZMM15 and </span>
<span id="th_387" class="t s4_387">ZMM16-ZMM31 state are enabled by OS) and that XCR0[2:1] = ‘11b’ (XMM state and YMM state are enabled by </span>
<span id="ti_387" class="t s4_387">OS). </span>
<span id="tj_387" class="t s4_387">3) Verify CPUID.0x7.0:EBX.AVX512F[bit 16] = 1, CPUID.0x7.0:EBX.AVX512CD[bit 28] = 1, and </span>
<span id="tk_387" class="t s4_387">CPUID.0x7.0:EBX.AVX512VL[bit 31] = 1. </span>
<span id="tl_387" class="t s4_387">In some specific cases, AVX512VL may only support EVEX.256 encoding but not EVEX.128. These cases are listed </span>
<span id="tm_387" class="t s4_387">in Table 15-3. </span>
<span id="tn_387" class="t s5_387">Figure 15-5. </span><span id="to_387" class="t s5_387">Procedural Flow for Detection of Intel® AVX-512 Instructions Operating at Vector Lengths &lt; 512 </span>
<span id="tp_387" class="t s5_387">Table 15-2. </span><span id="tq_387" class="t s5_387">Feature flag Collection Required of 256/128 Bit Vector Lengths for Each Instruction Group </span>
<span id="tr_387" class="t s6_387">Usage of 256/128 Vector Lengths </span><span id="ts_387" class="t s6_387">Feature Flag Collection to Verify </span>
<span id="tt_387" class="t s4_387">AVX512F </span><span id="tu_387" class="t s4_387">AVX512F &amp; AVX512VL </span>
<span id="tv_387" class="t s4_387">AVX512CD </span><span id="tw_387" class="t s4_387">AVX512F &amp; AVX512CD &amp; AVX512VL </span>
<span id="tx_387" class="t s7_387">AVX512DQ </span><span id="ty_387" class="t s4_387">AVX512F &amp; </span><span id="tz_387" class="t s7_387">AVX512DQ &amp; </span><span id="t10_387" class="t s4_387">AVX512VL </span>
<span id="t11_387" class="t s7_387">AVX512BW </span><span id="t12_387" class="t s4_387">AVX512F &amp; </span><span id="t13_387" class="t s7_387">AVX512BW &amp; </span><span id="t14_387" class="t s4_387">AVX512VL </span>
<span id="t15_387" class="t v0_387 s8_387">Implied HW support for </span>
<span id="t16_387" class="t s9_387">Check enabled state in </span>
<span id="t17_387" class="t s9_387">XCR0 via XGETBV </span>
<span id="t18_387" class="t s9_387">Check applicable collection of </span>
<span id="t19_387" class="t s9_387">CPUID flags listed in </span><span id="t1a_387" class="t s4_387">Table 2-2 </span>
<span id="t1b_387" class="t s9_387">Check feature flag </span>
<span id="t1c_387" class="t s9_387">CPUID.1H:ECX.OXSAVE = 1? </span>
<span id="t1d_387" class="t v0_387 s8_387">OS provides processor </span>
<span id="t1e_387" class="t v0_387 s8_387">extended state management </span>
<span id="t1f_387" class="t s9_387">States </span><span id="t1g_387" class="t s9_387">ok to use </span>
<span id="t1h_387" class="t v0_387 s8_387">XSAVE, XRSTOR, XGETBV, XCR0 </span>
<span id="t1i_387" class="t s9_387">enabled </span><span id="t1j_387" class="t s9_387">Instructions </span>
<span id="t1k_387" class="t v0_387 s8_387">Yes </span>
<span id="t1l_387" class="t s9_387">YMM,ZMM </span>
<span id="t1m_387" class="t s9_387">Opmask, </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
