<profile>

<section name = "Vivado HLS Report for 'A_IO_L3_in'" level="0">
<item name = "Date">Sun Mar 22 14:27:27 2020
</item>
<item name = "Version">2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)</item>
<item name = "Project">prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.375 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">42, 42, 0.210 us, 0.210 us, 42, 42, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">40, 40, 10, 1, 1, 32, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 211, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 174, -</column>
<column name="Register">0, -, 296, 32, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln11_1_fu_580_p2">+, 0, 0, 6, 1, 4</column>
<column name="add_ln11_fu_467_p2">+, 0, 0, 3, 1, 2</column>
<column name="add_ln17_fu_527_p2">+, 0, 0, 4, 3, 3</column>
<column name="add_ln321_fu_569_p2">+, 0, 0, 29, 29, 29</column>
<column name="add_ln6_1_fu_269_p2">+, 0, 0, 3, 1, 2</column>
<column name="add_ln6_fu_263_p2">+, 0, 0, 6, 1, 6</column>
<column name="add_ln7_fu_608_p2">+, 0, 0, 6, 1, 6</column>
<column name="add_ln8_1_fu_594_p2">+, 0, 0, 6, 1, 5</column>
<column name="add_ln8_fu_409_p2">+, 0, 0, 3, 1, 2</column>
<column name="c4_fu_574_p2">+, 0, 0, 3, 1, 2</column>
<column name="and_ln11_fu_453_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln7_1_fu_325_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln7_2_fu_337_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln7_fu_313_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln8_1_fu_403_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln8_2_fu_543_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln8_fu_397_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage0_iter8">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_pp0_stage0_iter9">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln11_fu_319_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="icmp_ln13_fu_307_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="icmp_ln6_fu_257_p2">icmp, 0, 0, 11, 6, 7</column>
<column name="icmp_ln7_fu_275_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="icmp_ln8_fu_331_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln11_1_fu_421_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln11_fu_415_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln17_1_fu_479_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln17_fu_473_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln8_1_fu_391_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln8_fu_351_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln11_1_fu_439_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln11_2_fu_515_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln11_3_fu_549_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln11_4_fu_586_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln11_fu_427_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln17_1_fu_507_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln17_fu_485_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln6_fu_343_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln7_1_fu_614_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln7_fu_293_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln8_1_fu_377_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln8_2_fu_459_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln8_3_fu_600_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln8_fu_357_p3">select, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln11_fu_447_p2">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln7_fu_301_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln8_1_fu_533_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln8_fu_385_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_V_blk_n_AR">9, 2, 1, 2</column>
<column name="A_V_blk_n_R">9, 2, 1, 2</column>
<column name="A_V_offset_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter9">9, 2, 1, 2</column>
<column name="ap_phi_mux_c0_0_i_phi_fu_152_p4">9, 2, 2, 4</column>
<column name="c0_0_i_reg_148">9, 2, 2, 4</column>
<column name="c2_0_i_reg_181">9, 2, 2, 4</column>
<column name="c3_0_i_reg_203">9, 2, 2, 4</column>
<column name="c4_0_i_reg_214">9, 2, 2, 4</column>
<column name="fifo_A_local_out_V_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten17_i_reg_170">9, 2, 5, 10</column>
<column name="indvar_flatten47_i_reg_159">9, 2, 6, 12</column>
<column name="indvar_flatten85_i_reg_137">9, 2, 6, 12</column>
<column name="indvar_flatten_i_reg_192">9, 2, 4, 8</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln321_reg_661">29, 0, 29, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="c0_0_i_reg_148">2, 0, 2, 0</column>
<column name="c2_0_i_reg_181">2, 0, 2, 0</column>
<column name="c3_0_i_reg_203">2, 0, 2, 0</column>
<column name="c4_0_i_reg_214">2, 0, 2, 0</column>
<column name="fifo_data_V_reg_692">128, 0, 128, 0</column>
<column name="icmp_ln6_reg_637">1, 0, 1, 0</column>
<column name="indvar_flatten17_i_reg_170">5, 0, 5, 0</column>
<column name="indvar_flatten47_i_reg_159">6, 0, 6, 0</column>
<column name="indvar_flatten85_i_reg_137">6, 0, 6, 0</column>
<column name="indvar_flatten_i_reg_192">4, 0, 4, 0</column>
<column name="select_ln6_reg_646">2, 0, 2, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="zext_ln6_reg_632">28, 0, 29, 1</column>
<column name="icmp_ln6_reg_637">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, A_IO_L3_in, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, A_IO_L3_in, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, A_IO_L3_in, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, A_IO_L3_in, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, A_IO_L3_in, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, A_IO_L3_in, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, A_IO_L3_in, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, A_IO_L3_in, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, A_IO_L3_in, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, A_IO_L3_in, return value</column>
<column name="m_axi_A_V_AWVALID">out, 1, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_AWREADY">in, 1, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_AWADDR">out, 32, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_AWID">out, 1, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_AWLEN">out, 32, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_AWSIZE">out, 3, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_AWBURST">out, 2, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_AWLOCK">out, 2, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_AWCACHE">out, 4, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_AWPROT">out, 3, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_AWQOS">out, 4, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_AWREGION">out, 4, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_AWUSER">out, 1, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_WVALID">out, 1, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_WREADY">in, 1, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_WDATA">out, 128, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_WSTRB">out, 16, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_WLAST">out, 1, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_WID">out, 1, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_WUSER">out, 1, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_ARVALID">out, 1, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_ARREADY">in, 1, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_ARADDR">out, 32, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_ARID">out, 1, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_ARLEN">out, 32, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_ARSIZE">out, 3, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_ARBURST">out, 2, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_ARLOCK">out, 2, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_ARCACHE">out, 4, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_ARPROT">out, 3, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_ARQOS">out, 4, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_ARREGION">out, 4, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_ARUSER">out, 1, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_RVALID">in, 1, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_RREADY">out, 1, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_RDATA">in, 128, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_RLAST">in, 1, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_RID">in, 1, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_RUSER">in, 1, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_RRESP">in, 2, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_BVALID">in, 1, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_BREADY">out, 1, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_BRESP">in, 2, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_BID">in, 1, m_axi, A_V, pointer</column>
<column name="m_axi_A_V_BUSER">in, 1, m_axi, A_V, pointer</column>
<column name="A_V_offset_dout">in, 32, ap_fifo, A_V_offset, pointer</column>
<column name="A_V_offset_empty_n">in, 1, ap_fifo, A_V_offset, pointer</column>
<column name="A_V_offset_read">out, 1, ap_fifo, A_V_offset, pointer</column>
<column name="fifo_A_local_out_V_V_din">out, 128, ap_fifo, fifo_A_local_out_V_V, pointer</column>
<column name="fifo_A_local_out_V_V_full_n">in, 1, ap_fifo, fifo_A_local_out_V_V, pointer</column>
<column name="fifo_A_local_out_V_V_write">out, 1, ap_fifo, fifo_A_local_out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
