<HTML>

<HEAD>
<TITLE>Simulator report for ex10</TITLE>
</HEAD>

<BODY>

<A NAME="top"></A>

<CENTER>
<H1>Simulator report for ex10</H1>
<H3>Wed Jul 05 11:20:27 2006<BR>
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition</H3>
</CENTER>

<P><HR></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Table of Contents</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<OL>
<LI><A HREF="#1">Legal Notice</A></LI>
<LI><A HREF="#2">Simulator Summary</A></LI>
<LI><A HREF="#3">Simulator Settings</A></LI>
<LI><A HREF="#4">Simulation Waveforms</A></LI>
<LI><A HREF="#5">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ALTSYNCRAM</A></LI>
<LI><A HREF="#6">Coverage Summary</A></LI>
<LI><A HREF="#7">Complete 1/0-Value Coverage</A></LI>
<LI><A HREF="#8">Missing 1-Value Coverage</A></LI>
<LI><A HREF="#9">Missing 0-Value Coverage</A></LI>
<LI><A HREF="#10">Simulator INI Usage</A></LI>
<LI><A HREF="#11">Simulator Messages</A></LI>
</OL>

<P><A NAME="1"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Legal Notice</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<PRE>Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
</PRE>

<P><A NAME="2"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Simulator Summary</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Type</TH>
<TH>Value</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Simulation Start Time</TD>
<TD ALIGN="LEFT">0 ps</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Simulation End Time</TD>
<TD ALIGN="LEFT">45.0 us</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Simulation Netlist Size</TD>
<TD ALIGN="LEFT">1060 nodes</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Simulation Coverage</TD>
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;19.12 %</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total Number of Transitions</TD>
<TD ALIGN="LEFT">9974</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Simulation Breakpoints</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Family</TD>
<TD ALIGN="LEFT">Cyclone</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Device</TD>
<TD ALIGN="LEFT">EP1C12F256C7</TD>
</TR>
</TABLE>
<P><A NAME="3"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Simulator Settings</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Option</TH>
<TH>Setting</TH>
<TH>Default Value</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Simulation mode</TD>
<TD ALIGN="LEFT">Timing</TD>
<TD ALIGN="LEFT">Timing</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Start time</TD>
<TD ALIGN="LEFT">0 ns</TD>
<TD ALIGN="LEFT">0 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Vector input source</TD>
<TD ALIGN="LEFT">C:\altera\FPGA_course\ex10\ex10-3.vwf</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Add pins automatically to simulation output waveforms</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Check outputs</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Report simulation coverage</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Display complete 1/0 value coverage report</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Display missing 1-value coverage report</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Display missing 0-value coverage report</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Detect setup and hold time violations</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Detect glitches</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Disable timing delays in Timing Simulation</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Generate Signal Activity File</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Group bus channels in simulation results</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Preserve fewer signal transitions to reduce memory requirements</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Trigger vector comparison with the specified mode</TD>
<TD ALIGN="LEFT">INPUT_EDGE</TD>
<TD ALIGN="LEFT">INPUT_EDGE</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Disable setup and hold time violations detection in input registers of bi-directional pins</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Overwrite Waveform Inputs With Simulation Outputs</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Glitch Filtering</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
</TABLE>
<P><A NAME="4"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Simulation Waveforms</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
Waveform report data cannot be output to HTML.<BR>
Please use Quartus II to view the waveform report data.
<P><A NAME="5"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ALTSYNCRAM</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
Memory report data cannot be output to HTML.<BR>
Please use Quartus II to view the memory report data.
<P><A NAME="6"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Coverage Summary</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Type</TH>
<TH>Value</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total coverage as a percentage</TD>
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;19.12 %</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total nodes checked</TD>
<TD ALIGN="LEFT">1060</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total output ports checked</TD>
<TD ALIGN="LEFT">1245</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total output ports with complete 1/0-value coverage</TD>
<TD ALIGN="LEFT">238</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total output ports with no 1/0-value coverage</TD>
<TD ALIGN="LEFT">865</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total output ports with no 1-value coverage</TD>
<TD ALIGN="LEFT">866</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total output ports with no 0-value coverage</TD>
<TD ALIGN="LEFT">1006</TD>
</TR>
</TABLE>
<P><A NAME="7"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Complete 1/0-Value Coverage</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
The following table displays output ports that toggle between 1 and 0 during simulation.<br>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Node Name</TH>
<TH>Output Port Name</TH>
<TH>Output Port Type</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[31]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[31]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LRCOUT_INT</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LRCOUT_INT</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[30]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[30]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~114</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~114</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~116</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~116</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~116</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~117</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~116</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~117COUT1_130</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|NEGEDGE_BCK</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|NEGEDGE_BCK</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[29]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[29]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~118</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~118</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~118</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~119</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~120</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~120</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~120</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~121</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~120</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~121COUT1_129</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[28]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[28]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[31]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[31]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Equal0~64</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Equal0~64</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Equal0~64</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|COUNT[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|COUNT[1]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|COUNT[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|COUNT[3]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|COUNT[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|COUNT[5]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|COUNT[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|COUNT[6]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|COUNT[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Equal0~65</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Equal0~65</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Equal0~65</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|COUNT[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Equal0~66</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Equal0~66</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Equal0~66</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|NEW_SAMPLE</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~122</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~122</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~122</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~123</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[27]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[27]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[30]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[30]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|POSEDGE_BCK</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|POSEDGE_BCK</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~124</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~124</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~124</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~125</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~124</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~125COUT1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~126</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~126</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~126</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~127</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[26]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[26]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[29]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[29]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[25]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[25]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[28]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[28]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[0]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[10]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[11]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[12]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[13]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[14]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[15]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[16]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[16]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[17]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[17]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[18]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[18]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[19]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[19]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[1]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[20]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[20]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[21]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[21]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[22]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[22]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[23]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[23]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[24]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[24]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[25]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[25]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[26]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[26]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[27]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[27]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[2]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[3]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[4]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[5]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[6]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[7]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[8]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[9]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTIN[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[0]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[11]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[12]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[15]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[24]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[24]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[23]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[23]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[22]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[22]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[21]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[21]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[20]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[20]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[19]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[19]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[18]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[18]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[17]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[17]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[16]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[16]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[15]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[14]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[15]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[13]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[12]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[11]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[12]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[10]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[11]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[9]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[8]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[7]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[6]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[5]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[4]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[3]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[2]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[1]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[0]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|SHIFTOUT[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[0]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][16]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][16]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][17]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][17]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][18]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][18]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][19]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][19]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][20]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][20]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][21]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][21]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][22]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][22]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][23]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][23]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][24]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][24]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][25]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][25]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][26]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][26]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][27]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][27]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][28]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][28]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][29]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][29]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][30]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][30]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][31]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][31]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][32]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][32]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][33]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][33]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][34]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][34]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][35]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][35]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][36]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][36]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][37]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][37]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][38]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][38]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][39]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][39]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][40]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][40]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][41]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][41]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][42]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][42]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][43]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][43]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][44]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][44]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][45]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][45]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][46]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][46]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][47]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][47]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][48]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][48]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][49]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][49]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][50]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][50]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][51]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][51]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][52]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][52]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][53]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][53]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][54]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][54]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][55]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][55]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][56]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][56]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][58]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][58]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][59]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][59]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][62]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][62]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[62]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[59]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[58]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[55]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[54]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[53]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[52]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[51]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[50]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[49]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[48]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[47]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[45]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[43]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|12_288MHz</TD>
<TD ALIGN="LEFT">|ex10|12_288MHz</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|DOUT</TD>
<TD ALIGN="LEFT">|ex10|DOUT</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|DIN</TD>
<TD ALIGN="LEFT">|ex10|DIN</TD>
<TD ALIGN="LEFT">padio</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|BCKIN</TD>
<TD ALIGN="LEFT">|ex10|BCKIN</TD>
<TD ALIGN="LEFT">padio</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|LRCIN</TD>
<TD ALIGN="LEFT">|ex10|LRCIN</TD>
<TD ALIGN="LEFT">padio</TD>
</TR>
</TABLE>
<P><A NAME="8"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Missing 1-Value Coverage</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
The following table displays output ports that do not toggle to 1 during simulation.<br>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Node Name</TH>
<TH>Output Port Name</TH>
<TH>Output Port Type</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|altera_internal_jtag~TDO</TD>
<TD ALIGN="LEFT">|ex10|altera_internal_jtag~TDO</TD>
<TD ALIGN="LEFT">tdo</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|altera_internal_jtag~TDO</TD>
<TD ALIGN="LEFT">|ex10|altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">tmsutap</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|altera_internal_jtag~TDO</TD>
<TD ALIGN="LEFT">|ex10|altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">tckutap</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|altera_internal_jtag~TDO</TD>
<TD ALIGN="LEFT">|ex10|altera_internal_jtag</TD>
<TD ALIGN="LEFT">tdiutap</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~118</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~119COUT1_132</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|comb~151</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|comb~151</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|HUB_BYPASS_REG</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|HUB_BYPASS_REG</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo~448</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo~448</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo~449</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo~449</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~13</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~13</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo~450</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo~450</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo~451</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo~451</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo~452</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo~452</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo~453</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo~453</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo~454</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo~454</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo~454</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~122</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~123COUT1_131</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[8]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[7]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|Equal0~83</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|Equal0~83</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|Equal0~83</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[4]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|Equal0~84</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|Equal0~84</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|Equal0~84</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|IRF_ENA_ENABLE~21</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|IRF_ENA_ENABLE~21</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|jtag_debug_mode_usr0</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|jtag_debug_mode_usr0</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|clear_signal</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|clear_signal</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|jtag_debug_mode~2</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|jtag_debug_mode~2</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|CLR_SIGNAL</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|CLR_SIGNAL</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|IRF_ENA_ENABLE~22</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|IRF_ENA_ENABLE~22</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|comb~51</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|comb~51</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|comb~52</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|comb~52</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|ela_status~80</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|ela_status~80</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|ela_status~80</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo~456</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo~456</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~211</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~211</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|node_ena~18</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|node_ena~18</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|reset_all</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|reset_all</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|IRF_ENABLE[1]~76</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|IRF_ENABLE[1]~76</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|IRF_ENABLE[1]~77</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|IRF_ENABLE[1]~77</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sdr~21</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sdr~21</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|trigger_setup_ena</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|trigger_setup_ena</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~1133</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~1133</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~1134</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~1134</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]~1516</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]~1516</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[1]~1136</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[1]~1136</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|is_max_write_address_ff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|is_max_write_address_ff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~228</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~228</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~808</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~808COUT1_818</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~809</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~809COUT1_816</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]~811</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]~811COUT1_817</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1517</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1517</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]~812</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]~812COUT1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1518</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1518</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|IRSR_D[2]~321</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|IRSR_D[2]~321</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|IRSR_D[2]~322</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|IRSR_D[2]~322</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~50</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~50</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:RESET|Q[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:RESET|Q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|cout</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|cout</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~60</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~60</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~60</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1134</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1134</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1138</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1138</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1154</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1154</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1158</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1158</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1158</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1159</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1159</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella8</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella8~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella8</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella8~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[4]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq~88</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq~88</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq~88</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella9</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella9~COUT</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|stop_acquisition~100</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|stop_acquisition~100</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable~33</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable~33</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable~33</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|buffer_write_enable</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|BROADCAST_ENA~28</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|BROADCAST_ENA~28</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|jtag_debug_mode~171</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|jtag_debug_mode~171</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|GEN_SHADOW_IRF~0</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|GEN_SHADOW_IRF~0</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~1137</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~1137</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]~432</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]~432</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]~433</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]~433</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Add0~108</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Add0~108</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|comb~152</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|comb~152</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella0~COUT</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1520</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1520</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~813</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~813</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~814</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~814</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1521</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1521</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[7]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|BROADCAST_ENA~29</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|BROADCAST_ENA~29</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[10]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella10~COUT</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|gen_non_zero_sample_depth~0</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|gen_non_zero_sample_depth~0</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|gen_non_zero_sample_depth~1</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|gen_non_zero_sample_depth~1</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella7</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella7~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella7</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella7~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[7]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~1139</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~1139</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella1~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella1~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|comb~153</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|comb~153</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|comb~154</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|comb~154</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1523</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1523</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1524</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1524</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1525</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1525</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[9]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella9~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[9]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella9~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[9]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[0]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[1]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[2]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[3]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[4]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[5]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[6]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[10]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[13]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[14]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[1]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[2]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[3]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[7]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[4]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[5]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[6]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[8]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella6</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella6~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella6</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella6~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~1141</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~1141</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella2~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella2~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella2~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella2~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella4~COUT</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[10]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~71</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~71</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~71</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[8]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella8~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[8]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella8~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[14]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~72</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~72</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~72</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[16]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[9]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella9~COUT</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella0~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella0~COUTCOUT1_3</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[15]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~73</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~73</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~73</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella6~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella6~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella7~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella7~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[12]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~74</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~74</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~74</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~75</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~75</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella3~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella3~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella1~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella1~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[9]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~76</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~76</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~76</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella5~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella5~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~0</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~0</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~0</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[8]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella8~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[8]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella8~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella5</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella5~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella5</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella5~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella3~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella3~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|non_zero_sample_depth_gen~0</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|non_zero_sample_depth_gen~0</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[17]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[17]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella7~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella7~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella4</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella4~COUT</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella4~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella4~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[18]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[18]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella6~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella6~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella3</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella3~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella3</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella3~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella5~COUT</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[19]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[19]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[6]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella2</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella2~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella2</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella2~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[5]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella1</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella1~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella1</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella1~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[4]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella0</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella0~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella0</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella0~COUTCOUT1_3</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[3]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[2]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[1]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[0]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[14]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[13]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[4]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[10]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[7]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[9]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[8]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[8]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[9]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[7]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[10]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[6]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[0]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[1]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella0~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella0~COUTCOUT1_3</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella6~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella6~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella1~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella1~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella2~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella2~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella3~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella3~COUTCOUT1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella4~COUT</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~51</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~51</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella5~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella5~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~30</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~30</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[5]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_ena_int~43</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_ena_int~43</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella0~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella0~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella1~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella1~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella2~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella2~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella3~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella3~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella4~COUT</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella5~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella5~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella6~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella6~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella7~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella7~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[8]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[8]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella8~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[8]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella8~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[9]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[9]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella9~COUT</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[10]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|modulus_trigger</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|modulus_trigger</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[4]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~52</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~52</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[2]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[40]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[3]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[3]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[4]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[2]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[1]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[5]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[11]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[6]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[10]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[7]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[7]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[7]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[9]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][7]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[8]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[8]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[8]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[12]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][8]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][9]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][10]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][11]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][12]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[13]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[13]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[13]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[14]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[15]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[15]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[15]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[38]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[16]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[16]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[16]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[23]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[17]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[17]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[17]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[24]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[18]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[18]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[18]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[21]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[19]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[19]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[19]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[25]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[20]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[20]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[20]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[22]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[26]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[26]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[26]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[37]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[27]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[27]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[27]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[33]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[28]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[28]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[28]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[30]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[29]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[29]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[29]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[36]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[31]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[31]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[31]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[34]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[32]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[32]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[32]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[35]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[39]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[39]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[39]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[61]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[41]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[41]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[41]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[48]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[42]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[42]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[42]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[47]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[43]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[43]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[43]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[49]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[44]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[44]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[44]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[46]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[45]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[45]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[45]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[50]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[51]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[51]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[51]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[53]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[52]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[52]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[52]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[54]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[55]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[55]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[55]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[60]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[56]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[56]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[56]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[57]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][57]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][57]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[58]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[58]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[58]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[59]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][60]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][60]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][61]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][61]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[62]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[62]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[62]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[68]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[63]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[63]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[63]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[71]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][63]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][63]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[64]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[64]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[64]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[69]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][64]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][64]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[65]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[65]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[65]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[66]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][65]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][65]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][66]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][66]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[67]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[67]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[67]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[70]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][67]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][67]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][68]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][68]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][69]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][69]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][70]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][70]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][71]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][71]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]~1527</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]~1527</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~213</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~213</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]~438</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]~438</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~51</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~51</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[70]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[68]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[67]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[66]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[69]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[65]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[64]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[63]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[61]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[60]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|p_match_out~209</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|p_match_out~209</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|p_match_out~209</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[71]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|~GND</TD>
<TD ALIGN="LEFT">|ex10|~GND</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|altera_reserved_tms</TD>
<TD ALIGN="LEFT">|ex10|altera_reserved_tms</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|altera_reserved_tck</TD>
<TD ALIGN="LEFT">|ex10|altera_reserved_tck</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|altera_reserved_tdi</TD>
<TD ALIGN="LEFT">|ex10|altera_reserved_tdi</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|RESETn</TD>
<TD ALIGN="LEFT">|ex10|RESETn</TD>
<TD ALIGN="LEFT">padio</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|altera_reserved_tdo</TD>
<TD ALIGN="LEFT">|ex10|altera_reserved_tdo</TD>
<TD ALIGN="LEFT">padio</TD>
</TR>
</TABLE>
<P><A NAME="9"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Missing 0-Value Coverage</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
The following table displays output ports that do not toggle to 0 during simulation.<br>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Node Name</TH>
<TH>Output Port Name</TH>
<TH>Output Port Type</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|altera_internal_jtag~TDO</TD>
<TD ALIGN="LEFT">|ex10|altera_internal_jtag~TDO</TD>
<TD ALIGN="LEFT">tdo</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|altera_internal_jtag~TDO</TD>
<TD ALIGN="LEFT">|ex10|altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">tmsutap</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|altera_internal_jtag~TDO</TD>
<TD ALIGN="LEFT">|ex10|altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">tckutap</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|altera_internal_jtag~TDO</TD>
<TD ALIGN="LEFT">|ex10|altera_internal_jtag</TD>
<TD ALIGN="LEFT">tdiutap</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[15]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[14]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[15]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~118</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~119COUT1_132</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|comb~151</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|comb~151</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|HUB_BYPASS_REG</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|HUB_BYPASS_REG</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo~448</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo~448</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo~449</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo~449</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~13</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~13</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo~450</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo~450</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo~451</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo~451</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo~452</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo~452</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo~453</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo~453</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo~454</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo~454</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo~454</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[13]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[14]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~122</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|Add0~123COUT1_131</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[8]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[7]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|Equal0~83</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|Equal0~83</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|Equal0~83</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[4]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|Equal0~84</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|Equal0~84</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|Equal0~84</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|IRF_ENA_ENABLE~21</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|IRF_ENA_ENABLE~21</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|jtag_debug_mode_usr0</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|jtag_debug_mode_usr0</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|clear_signal</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|clear_signal</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|jtag_debug_mode~2</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|jtag_debug_mode~2</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|CLR_SIGNAL</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|CLR_SIGNAL</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|IRF_ENA_ENABLE~22</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|IRF_ENA_ENABLE~22</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|comb~51</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|comb~51</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|comb~52</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|comb~52</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|ela_status~80</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|ela_status~80</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|ela_status~80</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo~456</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|hub_tdo~456</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~211</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~211</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|node_ena~18</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|node_ena~18</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|reset_all</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|reset_all</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|IRF_ENABLE[1]~76</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|IRF_ENABLE[1]~76</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|IRF_ENABLE[1]~77</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|IRF_ENABLE[1]~77</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sdr~21</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sdr~21</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|trigger_setup_ena</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|trigger_setup_ena</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~1133</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~1133</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~1134</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~1134</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]~1516</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]~1516</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[1]~1136</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[1]~1136</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|is_max_write_address_ff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|is_max_write_address_ff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[12]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[13]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~228</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~228</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~808</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~808COUT1_818</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~809</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~809COUT1_816</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]~811</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]~811COUT1_817</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1517</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1517</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]~812</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]~812COUT1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1518</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1518</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|IRSR_D[2]~321</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|IRSR_D[2]~321</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|IRSR_D[2]~322</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|IRSR_D[2]~322</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~50</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~50</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:RESET|Q[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:RESET|Q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|cout</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|cout</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~60</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~60</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~60</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1134</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1134</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1135</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1135</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1136</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1136</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1137</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1137</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1138</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1138</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1139</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1139</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1140</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1140</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1141</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1141</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1142</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1142</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1143</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1143</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1144</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1144</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1145</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1145</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1146</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1146</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1147</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1147</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1148</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1148</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1149</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1149</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1150</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1150</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1151</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1151</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1152</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1152</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1153</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1153</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1154</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1154</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1155</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1155</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|regoutff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|regoutff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1156</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1156</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1157</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1157</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1158</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1158</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1158</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1159</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1159</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella8</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella8~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella8</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella8~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[4]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq~88</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq~88</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq~88</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella9</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella9~COUT</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|stop_acquisition~100</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|stop_acquisition~100</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable~33</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable~33</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable~33</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|buffer_write_enable</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|BROADCAST_ENA~28</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|BROADCAST_ENA~28</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|jtag_debug_mode~171</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|jtag_debug_mode~171</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|GEN_SHADOW_IRF~0</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|GEN_SHADOW_IRF~0</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~1137</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~1137</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]~432</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]~432</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]~433</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]~433</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Add0~108</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Add0~108</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|comb~152</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|comb~152</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella0~COUT</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[11]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[12]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1520</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1520</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~813</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~813</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~814</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~814</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1521</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1521</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[7]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|BROADCAST_ENA~29</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|BROADCAST_ENA~29</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[10]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella10~COUT</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|holdff</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|holdff</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|gen_non_zero_sample_depth~1</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|gen_non_zero_sample_depth~1</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella7</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella7~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella7</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella7~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[7]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~1139</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~1139</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella1~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella1~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|comb~153</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|comb~153</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|comb~154</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|comb~154</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|comb~154</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|condition_delay_reg[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[10]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[11]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13]</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1523</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1523</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1524</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1524</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1525</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1525</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[9]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella9~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[9]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella9~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[9]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[0]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[10]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[1]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[2]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[3]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[4]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[5]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[6]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[7]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[8]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[9]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|LEFT_OUT[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[10]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[13]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[14]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[1]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[2]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[3]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[7]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[4]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[5]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[6]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[8]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|RIGHT_OUT[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|condition_delay_reg[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|condition_delay_reg[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella6</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella6~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella6</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella6~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~1141</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~1141</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella2~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella2~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella2~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella2~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella4~COUT</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[10]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~71</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~71</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~71</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[8]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella8~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[8]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella8~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[14]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~72</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~72</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~72</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[16]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[9]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella9~COUT</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella0~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella0~COUTCOUT1_3</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[15]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~73</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~73</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~73</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella6~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella6~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella7~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella7~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[12]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~74</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~74</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~74</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~75</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~75</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella3~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella3~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella1~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella1~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[9]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~76</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~76</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~76</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella5~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella5~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~0</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~0</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~0</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[9]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[8]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella8~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[8]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella8~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|condition_delay_reg[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|condition_delay_reg[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella5</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella5~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella5</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella5~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella3~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella3~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|non_zero_sample_depth_gen~0</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|non_zero_sample_depth_gen~0</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[17]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[17]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[8]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella7~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella7~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella4</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella4~COUT</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella4~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella4~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[18]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[18]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[7]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella6~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella6~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella3</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella3~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella3</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella3~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella5~COUT</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[19]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[19]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[6]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella2</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella2~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella2</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella2~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[5]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella1</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella1~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella1</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella1~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[4]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella0</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella0~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella0</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella0~COUTCOUT1_3</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[3]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[2]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[1]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[0]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|R_IN[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[14]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[13]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[4]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[10]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[7]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[9]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[8]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[8]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[9]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[7]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[10]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[6]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[0]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[1]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella0~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella0~COUTCOUT1_3</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella6~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella6~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella1~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella1~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella2~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella2~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella3~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella3~COUTCOUT1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella4~COUT</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~51</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~51</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella5~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella5~COUTCOUT1_2</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~30</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~30</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[5]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_ena_int~43</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_ena_int~43</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella0~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella0~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella1~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella1~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella2~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella2~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella3~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella3~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[4]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella4~COUT</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella5~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella5~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella6~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella6~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella7~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella7~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[8]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[8]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella8~COUT</TD>
<TD ALIGN="LEFT">cout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[8]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella8~COUTCOUT1_1</TD>
<TD ALIGN="LEFT">cout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[9]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[9]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella9~COUT</TD>
<TD ALIGN="LEFT">cout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[10]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|modulus_trigger</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|modulus_trigger</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[4]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~52</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~52</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][1]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[2]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[40]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[3]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][2]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[3]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[3]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[4]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[2]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][3]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[1]</TD>
<TD ALIGN="LEFT">|ex10|PCM3006:inst6|L_IN[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][4]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[5]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[5]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[11]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][5]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[6]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[6]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[10]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][6]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[7]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[7]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[7]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[9]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][7]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[8]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[8]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[8]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[12]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][8]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][9]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][10]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][11]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][12]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[13]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[13]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[13]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[14]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][13]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][14]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[15]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[15]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[15]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[38]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][15]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[16]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[16]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[16]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[23]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[17]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[17]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[17]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[24]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[18]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[18]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[18]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[21]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[19]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[19]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[19]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[25]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[20]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[20]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[20]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[22]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[26]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[26]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[26]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[37]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[27]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[27]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[27]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[33]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[28]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[28]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[28]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[30]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[29]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[29]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[29]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[36]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[31]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[31]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[31]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[34]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[32]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[32]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[32]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[35]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[39]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[39]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[39]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[61]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[41]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[41]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[41]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[48]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[42]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[42]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[42]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[47]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[43]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[43]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[43]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[49]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[44]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[44]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[44]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[46]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[45]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[45]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[45]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[50]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[51]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[51]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[51]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[53]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[52]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[52]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[52]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[54]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[55]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[55]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[55]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[60]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[56]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[56]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[56]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[57]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][57]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][57]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[58]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[58]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[58]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[59]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][60]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][60]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][61]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][61]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[62]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[62]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[62]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[68]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[63]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[63]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[63]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[71]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][63]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][63]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[64]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[64]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[64]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[69]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][64]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][64]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[65]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[65]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[65]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[66]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][65]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][65]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][66]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][66]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[67]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[67]</TD>
<TD ALIGN="LEFT">portbdataout0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[67]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[70]</TD>
<TD ALIGN="LEFT">portbdataout1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][67]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][67]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][68]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][68]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][69]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][69]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][70]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][70]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][71]</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][71]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]~1527</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]~1527</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~213</TD>
<TD ALIGN="LEFT">|ex10|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~213</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]~438</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]~438</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~51</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~51</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[70]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[68]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[67]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[66]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[69]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[65]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[64]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[63]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[61]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[60]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~206</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|p_match_out~209</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|p_match_out~209</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|p_match_out~209</TD>
<TD ALIGN="LEFT">|ex10|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[71]</TD>
<TD ALIGN="LEFT">regout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|~GND</TD>
<TD ALIGN="LEFT">|ex10|~GND</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|altera_reserved_tms</TD>
<TD ALIGN="LEFT">|ex10|altera_reserved_tms</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|altera_reserved_tck</TD>
<TD ALIGN="LEFT">|ex10|altera_reserved_tck</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|altera_reserved_tdi</TD>
<TD ALIGN="LEFT">|ex10|altera_reserved_tdi</TD>
<TD ALIGN="LEFT">combout</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|RESETn</TD>
<TD ALIGN="LEFT">|ex10|RESETn</TD>
<TD ALIGN="LEFT">padio</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex10|altera_reserved_tdo</TD>
<TD ALIGN="LEFT">|ex10|altera_reserved_tdo</TD>
<TD ALIGN="LEFT">padio</TD>
</TR>
</TABLE>
<P><A NAME="10"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Simulator INI Usage</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Option</TH>
<TH>Usage</TH>
</TR>
</TABLE>
<P><A NAME="11"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Simulator Messages</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<PRE>
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jul 05 11:20:19 2006
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off ex10 -c ex10
Warning: Ignored node in vector source file. Can't find corresponding node name "LRCOUT" in design.
Warning: Compiler packed, optimized or synthesized away node "PCM3006:inst6|COUNT[7]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "PCM3006:inst6|COUNT[0]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "LEFT[15]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "LEFT[14]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "LEFT[13]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "LEFT[12]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "LEFT[11]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "LEFT[10]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "LEFT[9]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "LEFT[8]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "LEFT[7]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "LEFT[6]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "LEFT[5]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "LEFT[4]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "LEFT[3]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "LEFT[2]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "LEFT[1]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "LEFT[0]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "RIGHT[15]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "RIGHT[14]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "RIGHT[13]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "RIGHT[12]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "RIGHT[11]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "RIGHT[10]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "RIGHT[9]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "RIGHT[8]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "RIGHT[7]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "RIGHT[6]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "RIGHT[5]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "RIGHT[4]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "RIGHT[3]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "RIGHT[2]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "RIGHT[1]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "RIGHT[0]". Ignored vector source file node.
Warning: Ignored node in vector source file. Can't find corresponding node name "PCM3006:inst6|RIGHT_IN[15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PCM3006:inst6|RIGHT_IN[14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PCM3006:inst6|RIGHT_IN[13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PCM3006:inst6|RIGHT_IN[12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PCM3006:inst6|RIGHT_IN[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PCM3006:inst6|RIGHT_IN[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PCM3006:inst6|RIGHT_IN[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PCM3006:inst6|RIGHT_IN[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PCM3006:inst6|RIGHT_IN[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PCM3006:inst6|RIGHT_IN[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PCM3006:inst6|RIGHT_IN[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PCM3006:inst6|RIGHT_IN[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PCM3006:inst6|RIGHT_IN[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PCM3006:inst6|RIGHT_IN[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PCM3006:inst6|RIGHT_IN[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PCM3006:inst6|RIGHT_IN[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PCM3006:inst6|LEFT_IN[15]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PCM3006:inst6|LEFT_IN[14]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PCM3006:inst6|LEFT_IN[13]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PCM3006:inst6|LEFT_IN[12]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PCM3006:inst6|LEFT_IN[11]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PCM3006:inst6|LEFT_IN[10]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PCM3006:inst6|LEFT_IN[9]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PCM3006:inst6|LEFT_IN[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PCM3006:inst6|LEFT_IN[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PCM3006:inst6|LEFT_IN[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PCM3006:inst6|LEFT_IN[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PCM3006:inst6|LEFT_IN[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PCM3006:inst6|LEFT_IN[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PCM3006:inst6|LEFT_IN[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PCM3006:inst6|LEFT_IN[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PCM3006:inst6|LEFT_IN[0]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "PCM3006:inst6|LOAD" in design.
Info: Inverted registers were found during simulation
    Info: Register: |ex10|sld_hub:sld_hub_inst|hub_tdo
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      19.12 %
Info: Number of transitions in simulation is 9974
Info: Vector file ex10.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 68 warnings
    Info: Processing ended: Wed Jul 05 11:20:26 2006
    Info: Elapsed time: 00:00:07
</PRE>
<HR>

<A HREF="#top">Top</A>

</BODY>

</HTML>

