#! /opt/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-127-gdeeac2edf)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x555555e8a230 .scope module, "top_tb" "top_tb" 2 25;
 .timescale -12 -12;
L_0x7f1a7ae49018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555555f7d7e0_0 .net/2u *"_ivl_0", 0 0, L_0x7f1a7ae49018;  1 drivers
v0x555555f7d8e0_0 .net *"_ivl_10", 0 0, L_0x555555fa2530;  1 drivers
L_0x7f1a7ae4a3c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555555f7d9a0_0 .net/2u *"_ivl_12", 0 0, L_0x7f1a7ae4a3c8;  1 drivers
v0x555555f7da90_0 .net *"_ivl_15", 0 0, L_0x555555fa25d0;  1 drivers
L_0x7f1a7ae49060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555f7db70_0 .net/2u *"_ivl_4", 0 0, L_0x7f1a7ae49060;  1 drivers
L_0x7f1a7ae4a380 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x555555f7dca0_0 .net/2u *"_ivl_8", 31 0, L_0x7f1a7ae4a380;  1 drivers
v0x555555f7dd80_0 .net "boot", 0 0, L_0x555555c7cc20;  1 drivers
v0x555555f7de20_0 .var "clk", 0 0;
v0x555555f7dec0_0 .var "clk_48mhz", 0 0;
v0x555555f7df60_0 .var "crc16", 15 0;
v0x555555f7e020_0 .var "crc16_invert", 0 0;
v0x555555f7e0e0_0 .var "crc5", 4 0;
v0x555555f7e1c0_0 .var "crc5_invert", 0 0;
v0x555555f7e280_0 .var "eop", 1 0;
v0x555555f7e360_0 .var/i "get_usb_bitstuff_count", 31 0;
v0x555555f7e440_0 .var/i "i", 31 0;
v0x555555f7e520_0 .net "led", 0 0, L_0x555555f90170;  1 drivers
v0x555555f7e5f0_0 .var "miso_data", 8192 0;
v0x555555f7e6b0_0 .var "mosi_data", 8192 0;
v0x555555f7e790_0 .var "prev_usb_p_tx", 0 0;
v0x555555f7e850_0 .var "raw_usb_data", 1023 0;
v0x555555f7e930_0 .var "reset", 0 0;
v0x555555f7e9d0_0 .var/i "send_usb_bitstuff_count", 31 0;
v0x555555f7eab0_0 .var "send_usb_nrzi_state", 0 0;
v0x555555f7eb70_0 .net "spi_cs", 0 0, v0x555555f70680_0;  1 drivers
v0x555555f7ec10_0 .net "spi_miso", 0 0, L_0x555555fa26c0;  1 drivers
v0x555555f7ed00_0 .var "spi_miso_length", 31 0;
v0x555555f7ede0_0 .net "spi_mosi", 0 0, L_0x555555f93b30;  1 drivers
v0x555555f7eed0_0 .var "spi_mosi_length", 31 0;
v0x555555f7efb0_0 .net "spi_sck", 0 0, v0x555555f70f00_0;  1 drivers
v0x555555f7f0a0_0 .var "sync", 7 0;
v0x555555f7f180_0 .var "usb_n_rx", 0 0;
v0x555555f7f220_0 .net "usb_n_tx", 0 0, L_0x555555f7fab0;  1 drivers
v0x555555f7f4f0_0 .net "usb_n_tx_raw", 0 0, v0x555555f69420_0;  1 drivers
v0x555555f7f590_0 .var "usb_p_rx", 0 0;
v0x555555f7f630_0 .net "usb_p_tx", 0 0, L_0x555555f7f9f0;  1 drivers
v0x555555f7f6f0_0 .net "usb_p_tx_raw", 0 0, v0x555555f694e0_0;  1 drivers
v0x555555f7f790_0 .var "usb_tx_data", 1023 0;
v0x555555f7f870_0 .net "usb_tx_en", 0 0, v0x555555f69680_0;  1 drivers
v0x555555f7f910_0 .var "usb_tx_len", 10 0;
E_0x555555c8dfb0 .event posedge, v0x555555f70f00_0;
E_0x555555c8db10 .event negedge, v0x555555f70f00_0;
L_0x555555f7f9f0 .functor MUXZ 1, L_0x7f1a7ae49018, v0x555555f694e0_0, v0x555555f69680_0, C4<>;
L_0x555555f7fab0 .functor MUXZ 1, L_0x7f1a7ae49060, v0x555555f69420_0, v0x555555f69680_0, C4<>;
L_0x555555fa2530 .cmp/eq 32, v0x555555f7ed00_0, L_0x7f1a7ae4a380;
L_0x555555fa25d0 .part/v v0x555555f7e5f0_0, v0x555555f7ed00_0, 1;
L_0x555555fa26c0 .functor MUXZ 1, L_0x555555fa25d0, L_0x7f1a7ae4a3c8, L_0x555555fa2530, C4<>;
S_0x555555f0dad0 .scope task, "calc_crc16" "calc_crc16" 2 360, 2 360 0, S_0x555555e8a230;
 .timescale -12 -12;
v0x555555ea7500_0 .var "data", 511 0;
v0x555555ea27b0_0 .var "length", 10 0;
TD_top_tb.calc_crc16 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x555555f7df60_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f7e440_0, 0, 32;
T_0.0 ; Top of for-loop 
    %load/vec4 v0x555555f7e440_0;
    %load/vec4 v0x555555ea27b0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x555555ea7500_0;
    %load/vec4 v0x555555f7e440_0;
    %part/s 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 15, 5;
    %xor;
    %store/vec4 v0x555555f7e020_0, 0, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x555555f7e020_0;
    %xor;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555f7df60_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555f7df60_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555f7df60_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555f7df60_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555f7df60_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555f7df60_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555f7df60_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555f7df60_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555f7df60_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555f7df60_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555f7df60_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555f7df60_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555f7df60_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x555555f7e020_0;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555f7df60_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555f7df60_0, 4, 1;
    %load/vec4 v0x555555f7e020_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555f7df60_0, 4, 1;
T_0.2 ; for-loop step statement
    %load/vec4 v0x555555f7e440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555f7e440_0, 0, 32;
    %jmp T_0.0;
T_0.1 ; for-loop exit label
    %end;
S_0x555555f0f650 .scope task, "calc_crc5" "calc_crc5" 2 298, 2 298 0, S_0x555555e8a230;
 .timescale -12 -12;
v0x555555e72870_0 .var "data", 10 0;
TD_top_tb.calc_crc5 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x555555f7e0e0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f7e440_0, 0, 32;
T_1.3 ; Top of for-loop 
    %load/vec4 v0x555555f7e440_0;
    %cmpi/s 11, 0, 32;
    %jmp/0xz T_1.4, 5;
    %load/vec4 v0x555555e72870_0;
    %load/vec4 v0x555555f7e440_0;
    %part/s 1;
    %load/vec4 v0x555555f7e0e0_0;
    %parti/s 1, 4, 4;
    %xor;
    %store/vec4 v0x555555f7e1c0_0, 0, 1;
    %load/vec4 v0x555555f7e0e0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555f7e0e0_0, 4, 1;
    %load/vec4 v0x555555f7e0e0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555f7e0e0_0, 4, 1;
    %load/vec4 v0x555555f7e0e0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x555555f7e1c0_0;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555f7e0e0_0, 4, 1;
    %load/vec4 v0x555555f7e0e0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555f7e0e0_0, 4, 1;
    %load/vec4 v0x555555f7e1c0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555f7e0e0_0, 4, 1;
T_1.5 ; for-loop step statement
    %load/vec4 v0x555555f7e440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555f7e440_0, 0, 32;
    %jmp T_1.3;
T_1.4 ; for-loop exit label
    %end;
S_0x555555f0fb20 .scope module, "dut" "tinyfpga_bootloader" 2 81, 3 1 0, S_0x555555e8a230;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_48mhz";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "usb_p_tx";
    .port_info 4 /OUTPUT 1 "usb_n_tx";
    .port_info 5 /INPUT 1 "usb_p_rx";
    .port_info 6 /INPUT 1 "usb_n_rx";
    .port_info 7 /OUTPUT 1 "usb_tx_en";
    .port_info 8 /OUTPUT 1 "led";
    .port_info 9 /OUTPUT 1 "spi_cs";
    .port_info 10 /OUTPUT 1 "spi_sck";
    .port_info 11 /OUTPUT 1 "spi_mosi";
    .port_info 12 /INPUT 1 "spi_miso";
    .port_info 13 /OUTPUT 1 "boot";
L_0x555555c7cc20 .functor OR 1, v0x555555f73300_0, v0x555555f6e760_0, C4<0>, C4<0>;
v0x555555f716a0_0 .net *"_ivl_0", 31 0, L_0x555555f7fbe0;  1 drivers
L_0x7f1a7ae49138 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555f717a0_0 .net *"_ivl_11", 21 0, L_0x7f1a7ae49138;  1 drivers
L_0x7f1a7ae49180 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x555555f71880_0 .net/2u *"_ivl_12", 31 0, L_0x7f1a7ae49180;  1 drivers
L_0x7f1a7ae490a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555f71940_0 .net *"_ivl_3", 25 0, L_0x7f1a7ae490a8;  1 drivers
L_0x7f1a7ae4a218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555f71a20_0 .net/2u *"_ivl_38", 0 0, L_0x7f1a7ae4a218;  1 drivers
L_0x7f1a7ae490f0 .functor BUFT 1, C4<00000000000000000000000000110000>, C4<0>, C4<0>, C4<0>;
v0x555555f71b00_0 .net/2u *"_ivl_4", 31 0, L_0x7f1a7ae490f0;  1 drivers
L_0x7f1a7ae4a260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555f71be0_0 .net/2u *"_ivl_50", 0 0, L_0x7f1a7ae4a260;  1 drivers
L_0x7f1a7ae4a2a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555555f71cc0_0 .net/2u *"_ivl_54", 7 0, L_0x7f1a7ae4a2a8;  1 drivers
L_0x7f1a7ae4a2f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555f71da0_0 .net/2u *"_ivl_58", 0 0, L_0x7f1a7ae4a2f0;  1 drivers
L_0x7f1a7ae4a338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555f71e80_0 .net/2u *"_ivl_62", 0 0, L_0x7f1a7ae4a338;  1 drivers
v0x555555f71f60_0 .net *"_ivl_8", 31 0, L_0x555555f8fe90;  1 drivers
v0x555555f72040_0 .net "boot", 0 0, L_0x555555c7cc20;  alias, 1 drivers
v0x555555f72100_0 .net "boot_to_user_design", 0 0, v0x555555f6e760_0;  1 drivers
v0x555555f721a0_0 .net "clk", 0 0, v0x555555f7de20_0;  1 drivers
v0x555555f72240_0 .net "clk_48mhz", 0 0, v0x555555f7dec0_0;  1 drivers
v0x555555f722e0_0 .var "count_down", 0 0;
v0x555555f72380_0 .net "ctrl_in_ep_acked", 0 0, L_0x555555fa23b0;  1 drivers
v0x555555f72450_0 .net "ctrl_in_ep_data", 7 0, L_0x555555f93430;  1 drivers
v0x555555f72520_0 .net "ctrl_in_ep_data_done", 0 0, L_0x555555f925f0;  1 drivers
v0x555555f725f0_0 .net "ctrl_in_ep_data_free", 0 0, L_0x555555fa17a0;  1 drivers
v0x555555f726c0_0 .net "ctrl_in_ep_data_put", 0 0, L_0x555555f92f90;  1 drivers
v0x555555f72790_0 .net "ctrl_in_ep_grant", 0 0, L_0x555555fa1560;  1 drivers
v0x555555f72860_0 .net "ctrl_in_ep_req", 0 0, L_0x555555f92a50;  1 drivers
v0x555555f72930_0 .net "ctrl_in_ep_stall", 0 0, v0x555555ed5600_0;  1 drivers
v0x555555f72a00_0 .net "ctrl_out_ep_acked", 0 0, L_0x555555fa0cb0;  1 drivers
v0x555555f72ad0_0 .net "ctrl_out_ep_data_avail", 0 0, L_0x555555fa0640;  1 drivers
v0x555555f72b70_0 .net "ctrl_out_ep_data_get", 0 0, L_0x555555f233e0;  1 drivers
v0x555555f72c40_0 .net "ctrl_out_ep_grant", 0 0, L_0x555555fa0460;  1 drivers
v0x555555f72d10_0 .net "ctrl_out_ep_req", 0 0, L_0x555555e5fa70;  1 drivers
v0x555555f72de0_0 .net "ctrl_out_ep_setup", 0 0, L_0x555555fa08f0;  1 drivers
L_0x7f1a7ae491c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555f72eb0_0 .net "ctrl_out_ep_stall", 0 0, L_0x7f1a7ae491c8;  1 drivers
v0x555555f72f80_0 .net "dev_addr", 6 0, v0x555555edb2e0_0;  1 drivers
v0x555555f73020_0 .net "frame_index", 10 0, L_0x555555f94060;  1 drivers
v0x555555f73300_0 .var "host_presence_timeout", 0 0;
v0x555555f733a0_0 .var "host_presence_timer", 31 0;
v0x555555f73440_0 .net "led", 0 0, L_0x555555f90170;  alias, 1 drivers
v0x555555f734e0_0 .var "led_pwm", 7 0;
v0x555555f73580_0 .net "nak_in_ep_acked", 0 0, L_0x555555fa20e0;  1 drivers
v0x555555f73620_0 .net "nak_in_ep_data_free", 0 0, L_0x555555fa1650;  1 drivers
v0x555555f736c0_0 .net "nak_in_ep_grant", 0 0, L_0x555555fa1330;  1 drivers
v0x555555f73760_0 .var "ns_cnt", 5 0;
v0x555555f73800_0 .net "ns_rst", 0 0, L_0x555555f8fd20;  1 drivers
v0x555555f738a0_0 .net "out_ep_data", 7 0, v0x555555f43040_0;  1 drivers
v0x555555f739f0_0 .var "pwm_cnt", 7 0;
v0x555555f73ad0_0 .net "reset", 0 0, v0x555555f7e930_0;  1 drivers
v0x555555f73b70_0 .net "serial_in_ep_acked", 0 0, L_0x555555fa21d0;  1 drivers
v0x555555f73c40_0 .net "serial_in_ep_data", 7 0, L_0x555555f93a40;  1 drivers
v0x555555f73d10_0 .net "serial_in_ep_data_done", 0 0, v0x555555f6f0f0_0;  1 drivers
v0x555555f73de0_0 .net "serial_in_ep_data_free", 0 0, L_0x555555fa14c0;  1 drivers
v0x555555f73eb0_0 .net "serial_in_ep_data_put", 0 0, v0x555555f6f3f0_0;  1 drivers
v0x555555f73f80_0 .net "serial_in_ep_grant", 0 0, L_0x555555fa1420;  1 drivers
v0x555555f74050_0 .net "serial_in_ep_req", 0 0, v0x555555f6f570_0;  1 drivers
L_0x7f1a7ae49528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555f74120_0 .net "serial_in_ep_stall", 0 0, L_0x7f1a7ae49528;  1 drivers
v0x555555f741f0_0 .net "serial_out_ep_acked", 0 0, L_0x555555fa0af0;  1 drivers
v0x555555f742c0_0 .net "serial_out_ep_data_avail", 0 0, L_0x555555fa05a0;  1 drivers
v0x555555f74390_0 .net "serial_out_ep_data_get", 0 0, L_0x555555f93930;  1 drivers
v0x555555f74460_0 .net "serial_out_ep_grant", 0 0, L_0x555555fa0370;  1 drivers
v0x555555f74530_0 .net "serial_out_ep_req", 0 0, L_0x555555f93800;  1 drivers
v0x555555f74600_0 .net "serial_out_ep_setup", 0 0, L_0x555555fa0850;  1 drivers
L_0x7f1a7ae494e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555f746d0_0 .net "serial_out_ep_stall", 0 0, L_0x7f1a7ae494e0;  1 drivers
v0x555555f747a0_0 .net "sof_valid", 0 0, L_0x555555f93fa0;  1 drivers
v0x555555f74870_0 .net "spi_cs", 0 0, v0x555555f70680_0;  alias, 1 drivers
v0x555555f74940_0 .net "spi_miso", 0 0, L_0x555555fa26c0;  alias, 1 drivers
v0x555555f74a10_0 .net "spi_mosi", 0 0, L_0x555555f93b30;  alias, 1 drivers
v0x555555f74ae0_0 .net "spi_sck", 0 0, v0x555555f70f00_0;  alias, 1 drivers
v0x555555f74fc0_0 .var "us_cnt", 9 0;
v0x555555f75060_0 .net "us_rst", 0 0, L_0x555555f90000;  1 drivers
v0x555555f75100_0 .net "usb_n_rx", 0 0, v0x555555f7f180_0;  1 drivers
v0x555555f751a0_0 .net "usb_n_tx", 0 0, v0x555555f69420_0;  alias, 1 drivers
v0x555555f75240_0 .net "usb_p_rx", 0 0, v0x555555f7f590_0;  1 drivers
v0x555555f752e0_0 .net "usb_p_tx", 0 0, v0x555555f694e0_0;  alias, 1 drivers
v0x555555f75380_0 .net "usb_tx_en", 0 0, v0x555555f69680_0;  alias, 1 drivers
L_0x555555f7fbe0 .concat [ 6 26 0 0], v0x555555f73760_0, L_0x7f1a7ae490a8;
L_0x555555f8fd20 .cmp/eq 32, L_0x555555f7fbe0, L_0x7f1a7ae490f0;
L_0x555555f8fe90 .concat [ 10 22 0 0], v0x555555f74fc0_0, L_0x7f1a7ae49138;
L_0x555555f90000 .cmp/eq 32, L_0x555555f8fe90, L_0x7f1a7ae49180;
L_0x555555f90170 .cmp/gt 8, v0x555555f734e0_0, v0x555555f739f0_0;
L_0x555555fa0280 .concat [ 1 1 0 0], L_0x555555e5fa70, L_0x555555f93800;
L_0x555555fa0370 .part v0x555555f3ca20_0, 1, 1;
L_0x555555fa0460 .part v0x555555f3ca20_0, 0, 1;
L_0x555555fa05a0 .part L_0x555555f97290, 1, 1;
L_0x555555fa0640 .part L_0x555555f97290, 0, 1;
L_0x555555fa0850 .part v0x555555f43540_0, 1, 1;
L_0x555555fa08f0 .part v0x555555f43540_0, 0, 1;
L_0x555555fa0a00 .concat [ 1 1 0 0], L_0x555555f233e0, L_0x555555f93930;
L_0x555555fa0af0 .part v0x555555f42f60_0, 1, 1;
L_0x555555fa0cb0 .part v0x555555f42f60_0, 0, 1;
L_0x555555fa11b0 .concat [ 1 1 1 0], L_0x555555f92a50, v0x555555f6f570_0, L_0x7f1a7ae4a218;
L_0x555555fa1330 .part v0x555555c86c80_0, 2, 1;
L_0x555555fa1420 .part v0x555555c86c80_0, 1, 1;
L_0x555555fa1560 .part v0x555555c86c80_0, 0, 1;
L_0x555555fa1650 .part v0x555555c7c7e0_0, 2, 1;
L_0x555555fa14c0 .part v0x555555c7c7e0_0, 1, 1;
L_0x555555fa17a0 .part v0x555555c7c7e0_0, 0, 1;
L_0x555555fa1990 .concat [ 1 1 1 0], L_0x555555f92f90, v0x555555f6f3f0_0, L_0x7f1a7ae4a260;
L_0x555555fa1ad0 .concat [ 8 8 8 0], L_0x555555f93430, L_0x555555f93a40, L_0x7f1a7ae4a2a8;
L_0x555555fa1ce0 .concat [ 1 1 1 0], L_0x555555f925f0, v0x555555f6f0f0_0, L_0x7f1a7ae4a2f0;
L_0x555555fa1e70 .concat [ 1 1 1 0], v0x555555ed5600_0, L_0x7f1a7ae49528, L_0x7f1a7ae4a338;
L_0x555555fa20e0 .part v0x555555da0b60_0, 2, 1;
L_0x555555fa21d0 .part v0x555555da0b60_0, 1, 1;
L_0x555555fa23b0 .part v0x555555da0b60_0, 0, 1;
S_0x555555e9aba0 .scope module, "ctrl_ep_inst" "usb_serial_ctrl_ep" 3 139, 4 1 0, S_0x555555f0fb20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 7 "dev_addr";
    .port_info 3 /OUTPUT 1 "out_ep_req";
    .port_info 4 /INPUT 1 "out_ep_grant";
    .port_info 5 /INPUT 1 "out_ep_data_avail";
    .port_info 6 /INPUT 1 "out_ep_setup";
    .port_info 7 /OUTPUT 1 "out_ep_data_get";
    .port_info 8 /INPUT 8 "out_ep_data";
    .port_info 9 /OUTPUT 1 "out_ep_stall";
    .port_info 10 /INPUT 1 "out_ep_acked";
    .port_info 11 /OUTPUT 1 "in_ep_req";
    .port_info 12 /INPUT 1 "in_ep_grant";
    .port_info 13 /INPUT 1 "in_ep_data_free";
    .port_info 14 /OUTPUT 1 "in_ep_data_put";
    .port_info 15 /OUTPUT 8 "in_ep_data";
    .port_info 16 /OUTPUT 1 "in_ep_data_done";
    .port_info 17 /OUTPUT 1 "in_ep_stall";
    .port_info 18 /INPUT 1 "in_ep_acked";
P_0x555555f25650 .param/l "DATA_IN" 1 4 35, +C4<00000000000000000000000000000010>;
P_0x555555f25690 .param/l "DATA_OUT" 1 4 36, +C4<00000000000000000000000000000011>;
P_0x555555f256d0 .param/l "IDLE" 1 4 33, +C4<00000000000000000000000000000000>;
P_0x555555f25710 .param/l "SETUP" 1 4 34, +C4<00000000000000000000000000000001>;
P_0x555555f25750 .param/l "STATUS_IN" 1 4 37, +C4<00000000000000000000000000000100>;
P_0x555555f25790 .param/l "STATUS_OUT" 1 4 38, +C4<00000000000000000000000000000101>;
L_0x555555e5fa70 .functor BUFZ 1, L_0x555555fa0640, C4<0>, C4<0>, C4<0>;
L_0x555555f233e0 .functor BUFZ 1, L_0x555555fa0640, C4<0>, C4<0>, C4<0>;
L_0x555555f911c0 .functor AND 1, L_0x555555d4a0e0, L_0x555555fa08f0, C4<1>, C4<1>;
L_0x555555f913f0 .functor AND 1, L_0x555555f912b0, L_0x555555f91550, C4<1>, C4<1>;
L_0x555555f91800 .functor AND 1, L_0x555555f912b0, L_0x555555f91760, C4<1>, C4<1>;
L_0x555555f91e80 .functor OR 1, L_0x555555f91b10, L_0x555555f91d90, C4<0>, C4<0>;
L_0x555555f924e0 .functor AND 1, L_0x555555f92130, L_0x555555f922e0, C4<1>, C4<1>;
L_0x555555f925f0 .functor OR 1, L_0x555555f924e0, v0x555555e615f0_0, C4<0>, C4<0>;
L_0x555555f92a50 .functor AND 1, L_0x555555f92840, L_0x555555f91fe0, C4<1>, C4<1>;
L_0x555555f92ed0 .functor AND 1, L_0x555555f92cb0, L_0x555555f91fe0, C4<1>, C4<1>;
L_0x555555f92f90 .functor AND 1, L_0x555555f92ed0, L_0x555555fa17a0, C4<1>, C4<1>;
L_0x555555f93430 .functor BUFZ 8, L_0x555555f93160, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555555eee1e0_0 .net *"_ivl_101", 0 0, L_0x555555f92ed0;  1 drivers
v0x555555eee2a0_0 .net *"_ivl_104", 7 0, L_0x555555f93160;  1 drivers
v0x555555eed010_0 .net *"_ivl_106", 9 0, L_0x555555f93200;  1 drivers
L_0x7f1a7ae49498 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x555555eed0d0_0 .net *"_ivl_109", 2 0, L_0x7f1a7ae49498;  1 drivers
v0x555555ef9520_0 .net *"_ivl_14", 7 0, L_0x555555f90520;  1 drivers
v0x555555ef3a90_0 .net *"_ivl_17", 7 0, L_0x555555f90620;  1 drivers
v0x555555ef3b70_0 .net *"_ivl_22", 7 0, L_0x555555f908c0;  1 drivers
v0x555555ef5d60_0 .net *"_ivl_25", 7 0, L_0x555555f909a0;  1 drivers
v0x555555ef5e20_0 .net *"_ivl_30", 7 0, L_0x555555f90c00;  1 drivers
v0x555555ed1520_0 .net *"_ivl_33", 7 0, L_0x555555f90ca0;  1 drivers
L_0x7f1a7ae49210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555ed1600_0 .net/2u *"_ivl_40", 15 0, L_0x7f1a7ae49210;  1 drivers
v0x555555ed2840_0 .net *"_ivl_45", 0 0, L_0x555555f91460;  1 drivers
v0x555555ed2920_0 .net *"_ivl_47", 0 0, L_0x555555f91550;  1 drivers
v0x555555ed1e40_0 .net *"_ivl_51", 0 0, L_0x555555f91760;  1 drivers
v0x555555ed1f20_0 .net *"_ivl_54", 7 0, L_0x555555f91900;  1 drivers
L_0x7f1a7ae49258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555ec9240_0 .net *"_ivl_57", 0 0, L_0x7f1a7ae49258;  1 drivers
v0x555555ec9320_0 .net *"_ivl_58", 0 0, L_0x555555f91b10;  1 drivers
v0x555555ebff90_0 .net *"_ivl_60", 15 0, L_0x555555f91bb0;  1 drivers
L_0x7f1a7ae492a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555555ec0070_0 .net *"_ivl_63", 7 0, L_0x7f1a7ae492a0;  1 drivers
v0x555555ec13f0_0 .net *"_ivl_64", 0 0, L_0x555555f91d90;  1 drivers
v0x555555ec14b0_0 .net *"_ivl_70", 31 0, L_0x555555f92240;  1 drivers
L_0x7f1a7ae492e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555eacd90_0 .net *"_ivl_73", 25 0, L_0x7f1a7ae492e8;  1 drivers
L_0x7f1a7ae49330 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555555eace70_0 .net/2u *"_ivl_74", 31 0, L_0x7f1a7ae49330;  1 drivers
v0x555555ead700_0 .net *"_ivl_76", 0 0, L_0x555555f922e0;  1 drivers
v0x555555ead7c0_0 .net *"_ivl_79", 0 0, L_0x555555f924e0;  1 drivers
v0x555555e5e440_0 .net *"_ivl_82", 31 0, L_0x555555f92700;  1 drivers
L_0x7f1a7ae49378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e5e500_0 .net *"_ivl_85", 25 0, L_0x7f1a7ae49378;  1 drivers
L_0x7f1a7ae493c0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555555e5d120_0 .net/2u *"_ivl_86", 31 0, L_0x7f1a7ae493c0;  1 drivers
v0x555555e5d200_0 .net *"_ivl_88", 0 0, L_0x555555f92840;  1 drivers
v0x555555e88bb0_0 .net *"_ivl_92", 31 0, L_0x555555f92c10;  1 drivers
L_0x7f1a7ae49408 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e88c90_0 .net *"_ivl_95", 25 0, L_0x7f1a7ae49408;  1 drivers
L_0x7f1a7ae49450 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555555e9a8c0_0 .net/2u *"_ivl_96", 31 0, L_0x7f1a7ae49450;  1 drivers
v0x555555e9a9a0_0 .net *"_ivl_98", 0 0, L_0x555555f92cb0;  1 drivers
v0x555555f11590_0 .net "all_data_sent", 0 0, L_0x555555f91e80;  1 drivers
v0x555555f11630_0 .net "bRequest", 7 0, L_0x555555f90480;  1 drivers
v0x555555ef1940_0 .net "bmRequestType", 7 0, L_0x555555f903e0;  1 drivers
v0x555555ef1a20_0 .var "bytes_sent", 7 0;
v0x555555eeaa10_0 .net "clk", 0 0, v0x555555f7de20_0;  alias, 1 drivers
v0x555555eeaab0_0 .var "ctrl_xfr_state", 5 0;
v0x555555ee93a0_0 .var "ctrl_xfr_state_next", 5 0;
v0x555555ee9480_0 .var "data_stage_end", 0 0;
v0x555555edb200_0 .net "dev_addr", 6 0, v0x555555edb2e0_0;  alias, 1 drivers
v0x555555edb2e0_0 .var "dev_addr_i", 6 0;
v0x555555eda200 .array "ep_rom", 0 255, 7 0;
v0x555555eda2c0_0 .net "has_data_stage", 0 0, L_0x555555f912b0;  1 drivers
v0x555555ed8f00_0 .net "in_data_stage", 0 0, L_0x555555f91800;  1 drivers
v0x555555ed8fc0_0 .net "in_data_transfer_done", 0 0, L_0x555555f92130;  1 drivers
v0x555555ed7b70_0 .net "in_ep_acked", 0 0, L_0x555555fa23b0;  alias, 1 drivers
v0x555555ed7c10_0 .net "in_ep_data", 7 0, L_0x555555f93430;  alias, 1 drivers
v0x555555ed7520_0 .net "in_ep_data_done", 0 0, L_0x555555f925f0;  alias, 1 drivers
v0x555555ed75e0_0 .net "in_ep_data_free", 0 0, L_0x555555fa17a0;  alias, 1 drivers
v0x555555ed65c0_0 .net "in_ep_data_put", 0 0, L_0x555555f92f90;  alias, 1 drivers
v0x555555ed6680_0 .net "in_ep_grant", 0 0, L_0x555555fa1560;  alias, 1 drivers
v0x555555ed5540_0 .net "in_ep_req", 0 0, L_0x555555f92a50;  alias, 1 drivers
v0x555555ed5600_0 .var "in_ep_stall", 0 0;
v0x555555eddbd0_0 .net "more_data_to_send", 0 0, L_0x555555f91fe0;  1 drivers
v0x555555eddc90_0 .var "new_dev_addr", 6 0;
v0x555555eb5f70_0 .net "out_data_stage", 0 0, L_0x555555f913f0;  1 drivers
v0x555555eb6030_0 .net "out_ep_acked", 0 0, L_0x555555fa0cb0;  alias, 1 drivers
v0x555555eb3230_0 .net "out_ep_data", 7 0, v0x555555f43040_0;  alias, 1 drivers
v0x555555eb3310_0 .net "out_ep_data_avail", 0 0, L_0x555555fa0640;  alias, 1 drivers
v0x555555eb23b0_0 .net "out_ep_data_get", 0 0, L_0x555555f233e0;  alias, 1 drivers
v0x555555eb2470_0 .var "out_ep_data_valid", 0 0;
v0x555555eb1480_0 .net "out_ep_grant", 0 0, L_0x555555fa0460;  alias, 1 drivers
v0x555555eb1540_0 .net "out_ep_req", 0 0, L_0x555555e5fa70;  alias, 1 drivers
v0x555555eb0400_0 .net "out_ep_setup", 0 0, L_0x555555fa08f0;  alias, 1 drivers
v0x555555eb04c0_0 .net "out_ep_stall", 0 0, L_0x7f1a7ae491c8;  alias, 1 drivers
v0x555555e6f3d0_0 .net "pkt_end", 0 0, L_0x555555f2d580;  1 drivers
v0x555555e6f470_0 .net "pkt_start", 0 0, L_0x555555d4a0e0;  1 drivers
v0x555555e6dfe0 .array "raw_setup_data", 0 7, 9 0;
v0x555555e63cd0_0 .net "reset", 0 0, v0x555555f7e930_0;  alias, 1 drivers
v0x555555e63d90_0 .var "rom_addr", 6 0;
v0x555555e63960_0 .var "rom_length", 6 0;
v0x555555e63a40_0 .var "save_dev_addr", 0 0;
v0x555555e615f0_0 .var "send_zero_length_data_pkt", 0 0;
v0x555555e616b0_0 .var "setup_data_addr", 3 0;
v0x555555ef8770_0 .net "setup_pkt_start", 0 0, L_0x555555f911c0;  1 drivers
v0x555555ef8830_0 .var "setup_stage_end", 0 0;
v0x555555eb6300_0 .var "status_stage_end", 0 0;
v0x555555eb63c0_0 .net "wIndex", 15 0, L_0x555555f90a40;  1 drivers
v0x555555ee9b10_0 .net "wLength", 15 0, L_0x555555f90dd0;  1 drivers
v0x555555ee9bf0_0 .net "wValue", 15 0, L_0x555555f90750;  1 drivers
E_0x555555c8e360/0 .event anyedge, v0x555555eeaab0_0, v0x555555ef8770_0, v0x555555f24da0_0, v0x555555ed8f00_0;
E_0x555555c8e360/1 .event anyedge, v0x555555eb5f70_0, v0x555555ed5600_0, v0x555555ed7b70_0, v0x555555e5fb80_0;
E_0x555555c8e360/2 .event anyedge, v0x555555eb6030_0;
E_0x555555c8e360 .event/or E_0x555555c8e360/0, E_0x555555c8e360/1, E_0x555555c8e360/2;
v0x555555e6dfe0_0 .array/port v0x555555e6dfe0, 0;
L_0x555555f903e0 .part v0x555555e6dfe0_0, 0, 8;
v0x555555e6dfe0_1 .array/port v0x555555e6dfe0, 1;
L_0x555555f90480 .part v0x555555e6dfe0_1, 0, 8;
v0x555555e6dfe0_3 .array/port v0x555555e6dfe0, 3;
L_0x555555f90520 .part v0x555555e6dfe0_3, 0, 8;
v0x555555e6dfe0_2 .array/port v0x555555e6dfe0, 2;
L_0x555555f90620 .part v0x555555e6dfe0_2, 0, 8;
L_0x555555f90750 .concat [ 8 8 0 0], L_0x555555f90620, L_0x555555f90520;
v0x555555e6dfe0_5 .array/port v0x555555e6dfe0, 5;
L_0x555555f908c0 .part v0x555555e6dfe0_5, 0, 8;
v0x555555e6dfe0_4 .array/port v0x555555e6dfe0, 4;
L_0x555555f909a0 .part v0x555555e6dfe0_4, 0, 8;
L_0x555555f90a40 .concat [ 8 8 0 0], L_0x555555f909a0, L_0x555555f908c0;
v0x555555e6dfe0_7 .array/port v0x555555e6dfe0, 7;
L_0x555555f90c00 .part v0x555555e6dfe0_7, 0, 8;
v0x555555e6dfe0_6 .array/port v0x555555e6dfe0, 6;
L_0x555555f90ca0 .part v0x555555e6dfe0_6, 0, 8;
L_0x555555f90dd0 .concat [ 8 8 0 0], L_0x555555f90ca0, L_0x555555f90c00;
L_0x555555f912b0 .cmp/ne 16, L_0x555555f90dd0, L_0x7f1a7ae49210;
L_0x555555f91460 .part L_0x555555f903e0, 7, 1;
L_0x555555f91550 .reduce/nor L_0x555555f91460;
L_0x555555f91760 .part L_0x555555f903e0, 7, 1;
L_0x555555f91900 .concat [ 7 1 0 0], v0x555555e63960_0, L_0x7f1a7ae49258;
L_0x555555f91b10 .cmp/ge 8, v0x555555ef1a20_0, L_0x555555f91900;
L_0x555555f91bb0 .concat [ 8 8 0 0], v0x555555ef1a20_0, L_0x7f1a7ae492a0;
L_0x555555f91d90 .cmp/ge 16, L_0x555555f91bb0, L_0x555555f90dd0;
L_0x555555f91fe0 .reduce/nor L_0x555555f91e80;
L_0x555555f92240 .concat [ 6 26 0 0], v0x555555eeaab0_0, L_0x7f1a7ae492e8;
L_0x555555f922e0 .cmp/eq 32, L_0x555555f92240, L_0x7f1a7ae49330;
L_0x555555f92700 .concat [ 6 26 0 0], v0x555555eeaab0_0, L_0x7f1a7ae49378;
L_0x555555f92840 .cmp/eq 32, L_0x555555f92700, L_0x7f1a7ae493c0;
L_0x555555f92c10 .concat [ 6 26 0 0], v0x555555eeaab0_0, L_0x7f1a7ae49408;
L_0x555555f92cb0 .cmp/eq 32, L_0x555555f92c10, L_0x7f1a7ae49450;
L_0x555555f93160 .array/port v0x555555eda200, L_0x555555f93200;
L_0x555555f93200 .concat [ 7 3 0 0], v0x555555e63d90_0, L_0x7f1a7ae49498;
S_0x555555e88ec0 .scope module, "detect_in_data_transfer_done" "rising_edge_detector" 4 111, 5 1 0, S_0x555555e9aba0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
L_0x555555f92130 .functor AND 1, L_0x555555f91ca0, L_0x555555f91e80, C4<1>, C4<1>;
v0x555555e7a4f0_0 .net *"_ivl_1", 0 0, L_0x555555f91ca0;  1 drivers
v0x555555e5f030_0 .net "clk", 0 0, v0x555555f7de20_0;  alias, 1 drivers
v0x555555e5fb80_0 .net "in", 0 0, L_0x555555f91e80;  alias, 1 drivers
v0x555555e4de50_0 .var "in_q", 0 0;
v0x555555f2af30_0 .net "out", 0 0, L_0x555555f92130;  alias, 1 drivers
E_0x555555c8dda0 .event posedge, v0x555555e5f030_0;
L_0x555555f91ca0 .reduce/nor v0x555555e4de50_0;
S_0x555555e89da0 .scope module, "detect_pkt_end" "falling_edge_detector" 4 81, 5 15 0, S_0x555555e9aba0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
L_0x555555f2d580 .functor AND 1, v0x555555f24d00_0, L_0x555555f91030, C4<1>, C4<1>;
v0x555555f261b0_0 .net *"_ivl_1", 0 0, L_0x555555f91030;  1 drivers
v0x555555f25b20_0 .net "clk", 0 0, v0x555555f7de20_0;  alias, 1 drivers
v0x555555f25be0_0 .net "in", 0 0, L_0x555555fa0640;  alias, 1 drivers
v0x555555f24d00_0 .var "in_q", 0 0;
v0x555555f24da0_0 .net "out", 0 0, L_0x555555f2d580;  alias, 1 drivers
L_0x555555f91030 .reduce/nor L_0x555555fa0640;
S_0x555555f095a0 .scope module, "detect_pkt_start" "rising_edge_detector" 4 75, 5 1 0, S_0x555555e9aba0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
L_0x555555d4a0e0 .functor AND 1, L_0x555555f90ef0, L_0x555555fa0640, C4<1>, C4<1>;
v0x555555f0d640_0 .net *"_ivl_1", 0 0, L_0x555555f90ef0;  1 drivers
v0x555555f0d700_0 .net "clk", 0 0, v0x555555f7de20_0;  alias, 1 drivers
v0x555555f0a690_0 .net "in", 0 0, L_0x555555fa0640;  alias, 1 drivers
v0x555555f0a760_0 .var "in_q", 0 0;
v0x555555f12560_0 .net "out", 0 0, L_0x555555d4a0e0;  alias, 1 drivers
L_0x555555f90ef0 .reduce/nor v0x555555f0a760_0;
S_0x555555f33440 .scope module, "usb_fs_pe_inst" "usb_fs_pe" 3 207, 6 1 0, S_0x555555f0fb20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_48mhz";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 7 "dev_addr";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 2 "out_ep_req";
    .port_info 5 /OUTPUT 2 "out_ep_grant";
    .port_info 6 /OUTPUT 2 "out_ep_data_avail";
    .port_info 7 /OUTPUT 2 "out_ep_setup";
    .port_info 8 /INPUT 2 "out_ep_data_get";
    .port_info 9 /OUTPUT 8 "out_ep_data";
    .port_info 10 /INPUT 2 "out_ep_stall";
    .port_info 11 /OUTPUT 2 "out_ep_acked";
    .port_info 12 /INPUT 3 "in_ep_req";
    .port_info 13 /OUTPUT 3 "in_ep_grant";
    .port_info 14 /OUTPUT 3 "in_ep_data_free";
    .port_info 15 /INPUT 3 "in_ep_data_put";
    .port_info 16 /INPUT 24 "in_ep_data";
    .port_info 17 /INPUT 3 "in_ep_data_done";
    .port_info 18 /INPUT 3 "in_ep_stall";
    .port_info 19 /OUTPUT 3 "in_ep_acked";
    .port_info 20 /OUTPUT 1 "sof_valid";
    .port_info 21 /OUTPUT 11 "frame_index";
    .port_info 22 /OUTPUT 1 "usb_p_tx";
    .port_info 23 /OUTPUT 1 "usb_n_tx";
    .port_info 24 /INPUT 1 "usb_p_rx";
    .port_info 25 /INPUT 1 "usb_n_rx";
    .port_info 26 /OUTPUT 1 "usb_tx_en";
P_0x555555f23350 .param/l "NUM_IN_EPS" 0 6 3, C4<00011>;
P_0x555555f23390 .param/l "NUM_OUT_EPS" 0 6 2, C4<00010>;
L_0x555555f93e00 .functor AND 1, L_0x555555f9db80, L_0x555555f9d4d0, C4<1>, C4<1>;
L_0x555555f93fa0 .functor AND 1, L_0x555555f93e00, L_0x555555f93e70, C4<1>, C4<1>;
L_0x555555f94060 .functor BUFZ 11, L_0x555555f9e260, C4<00000000000>, C4<00000000000>, C4<00000000000>;
v0x555555f6aec0_0 .net *"_ivl_1", 0 0, L_0x555555f93e00;  1 drivers
L_0x7f1a7ae495b8 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x555555f6afa0_0 .net/2u *"_ivl_2", 3 0, L_0x7f1a7ae495b8;  1 drivers
v0x555555f6b080_0 .net *"_ivl_4", 0 0, L_0x555555f93e70;  1 drivers
v0x555555f6b120_0 .net "arb_in_ep_data", 7 0, v0x555555e76910_0;  1 drivers
v0x555555f6b230_0 .net "bit_strobe", 0 0, L_0x555555f9b300;  1 drivers
v0x555555f6b370_0 .net "clk", 0 0, v0x555555f7de20_0;  alias, 1 drivers
v0x555555f6b410_0 .net "clk_48mhz", 0 0, v0x555555f7dec0_0;  alias, 1 drivers
v0x555555f6b4b0_0 .net "dev_addr", 6 0, v0x555555edb2e0_0;  alias, 1 drivers
v0x555555f6b570_0 .net "frame_index", 10 0, L_0x555555f94060;  alias, 1 drivers
v0x555555f6b650_0 .net "in_ep_acked", 2 0, v0x555555da0b60_0;  1 drivers
v0x555555f6b710_0 .net "in_ep_data", 23 0, L_0x555555fa1ad0;  1 drivers
v0x555555f6b7b0_0 .net "in_ep_data_done", 2 0, L_0x555555fa1ce0;  1 drivers
v0x555555f6b850_0 .net "in_ep_data_free", 2 0, v0x555555c7c7e0_0;  1 drivers
v0x555555f6b8f0_0 .net "in_ep_data_put", 2 0, L_0x555555fa1990;  1 drivers
v0x555555f6b990_0 .net "in_ep_grant", 2 0, v0x555555c86c80_0;  1 drivers
v0x555555f6ba60_0 .net "in_ep_req", 2 0, L_0x555555fa11b0;  1 drivers
v0x555555f6bb30_0 .net "in_ep_stall", 2 0, L_0x555555fa1e70;  1 drivers
v0x555555f6bc00_0 .net "in_tx_pid", 3 0, v0x555555f3c060_0;  1 drivers
v0x555555f6bca0_0 .net "in_tx_pkt_start", 0 0, v0x555555f3c200_0;  1 drivers
v0x555555f6bd90_0 .net "out_ep_acked", 1 0, v0x555555f42f60_0;  1 drivers
v0x555555f6be50_0 .net "out_ep_data", 7 0, v0x555555f43040_0;  alias, 1 drivers
v0x555555f6bf40_0 .net "out_ep_data_avail", 1 0, L_0x555555f97290;  1 drivers
v0x555555f6c000_0 .net "out_ep_data_get", 1 0, L_0x555555fa0a00;  1 drivers
v0x555555f6c0a0_0 .net "out_ep_grant", 1 0, v0x555555f3ca20_0;  1 drivers
v0x555555f6c170_0 .net "out_ep_req", 1 0, L_0x555555fa0280;  1 drivers
v0x555555f6c240_0 .net "out_ep_setup", 1 0, v0x555555f43540_0;  1 drivers
L_0x7f1a7ae4a410 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555555f6c310_0 .net "out_ep_stall", 1 0, L_0x7f1a7ae4a410;  1 drivers
v0x555555f6c3e0_0 .net "out_tx_pid", 3 0, v0x555555f5c560_0;  1 drivers
v0x555555f6c4d0_0 .net "out_tx_pkt_start", 0 0, v0x555555f5c6d0_0;  1 drivers
v0x555555f6c5c0_0 .net "reset", 0 0, v0x555555f7e930_0;  alias, 1 drivers
v0x555555f6c660_0 .net "rx_addr", 6 0, L_0x555555f9e030;  1 drivers
v0x555555f6c720_0 .net "rx_data", 7 0, L_0x555555f9e810;  1 drivers
v0x555555f6c7e0_0 .net "rx_data_put", 0 0, L_0x555555f9e750;  1 drivers
v0x555555f6c880_0 .net "rx_endp", 3 0, L_0x555555f9e0d0;  1 drivers
v0x555555f6c940_0 .net "rx_frame_num", 10 0, L_0x555555f9e260;  1 drivers
v0x555555f6ca00_0 .net "rx_pid", 3 0, L_0x555555f9de60;  1 drivers
v0x555555f6cac0_0 .net "rx_pkt_end", 0 0, L_0x555555f9db80;  1 drivers
v0x555555f6cb60_0 .net "rx_pkt_start", 0 0, L_0x555555f9d870;  1 drivers
v0x555555f6cc90_0 .net "rx_pkt_valid", 0 0, L_0x555555f9d4d0;  1 drivers
v0x555555f6cdc0_0 .net "sof_valid", 0 0, L_0x555555f93fa0;  alias, 1 drivers
v0x555555f6ce80_0 .net "tx_data", 7 0, v0x555555f3bd40_0;  1 drivers
v0x555555f6cf40_0 .net "tx_data_avail", 0 0, L_0x555555f96770;  1 drivers
v0x555555f6cfe0_0 .net "tx_data_get", 0 0, L_0x555555f9f2f0;  1 drivers
v0x555555f6d080_0 .net "tx_pid", 3 0, L_0x555555f9ebc0;  1 drivers
v0x555555f6d140_0 .net "tx_pkt_end", 0 0, L_0x555555f9ff50;  1 drivers
v0x555555f6d270_0 .net "tx_pkt_start", 0 0, L_0x555555f9eac0;  1 drivers
v0x555555f6d310_0 .net "usb_n_rx", 0 0, v0x555555f7f180_0;  alias, 1 drivers
v0x555555f6d3b0_0 .net "usb_n_tx", 0 0, v0x555555f69420_0;  alias, 1 drivers
v0x555555f6d450_0 .net "usb_p_rx", 0 0, v0x555555f7f590_0;  alias, 1 drivers
v0x555555f6d4f0_0 .net "usb_p_tx", 0 0, v0x555555f694e0_0;  alias, 1 drivers
v0x555555f6d5c0_0 .net "usb_tx_en", 0 0, v0x555555f69680_0;  alias, 1 drivers
L_0x555555f93e70 .cmp/eq 4, L_0x555555f9de60, L_0x7f1a7ae495b8;
S_0x555555f32570 .scope module, "usb_fs_in_arb_inst" "usb_fs_in_arb" 6 104, 7 1 0, S_0x555555f33440;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "in_ep_req";
    .port_info 1 /OUTPUT 3 "in_ep_grant";
    .port_info 2 /INPUT 24 "in_ep_data";
    .port_info 3 /OUTPUT 8 "arb_in_ep_data";
P_0x555555e6f510 .param/l "NUM_IN_EPS" 0 7 2, C4<00011>;
v0x555555e76910_0 .var "arb_in_ep_data", 7 0;
v0x555555c86a40_0 .var "grant", 0 0;
v0x555555c86ae0_0 .var/i "i", 31 0;
v0x555555c86ba0_0 .net "in_ep_data", 23 0, L_0x555555fa1ad0;  alias, 1 drivers
v0x555555c86c80_0 .var "in_ep_grant", 2 0;
v0x555555c86db0_0 .net "in_ep_req", 2 0, L_0x555555fa11b0;  alias, 1 drivers
E_0x555555f26270 .event anyedge, v0x555555c86db0_0, v0x555555c86a40_0, v0x555555c86ba0_0;
S_0x555555c851f0 .scope module, "usb_fs_in_pe_inst" "usb_fs_in_pe" 6 124, 8 2 0, S_0x555555f33440;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "reset_ep";
    .port_info 3 /INPUT 7 "dev_addr";
    .port_info 4 /OUTPUT 3 "in_ep_data_free";
    .port_info 5 /INPUT 3 "in_ep_data_put";
    .port_info 6 /INPUT 8 "in_ep_data";
    .port_info 7 /INPUT 3 "in_ep_data_done";
    .port_info 8 /INPUT 3 "in_ep_stall";
    .port_info 9 /OUTPUT 3 "in_ep_acked";
    .port_info 10 /INPUT 1 "rx_pkt_start";
    .port_info 11 /INPUT 1 "rx_pkt_end";
    .port_info 12 /INPUT 1 "rx_pkt_valid";
    .port_info 13 /INPUT 4 "rx_pid";
    .port_info 14 /INPUT 7 "rx_addr";
    .port_info 15 /INPUT 4 "rx_endp";
    .port_info 16 /INPUT 11 "rx_frame_num";
    .port_info 17 /OUTPUT 1 "tx_pkt_start";
    .port_info 18 /INPUT 1 "tx_pkt_end";
    .port_info 19 /OUTPUT 4 "tx_pid";
    .port_info 20 /OUTPUT 1 "tx_data_avail";
    .port_info 21 /INPUT 1 "tx_data_get";
    .port_info 22 /OUTPUT 8 "tx_data";
P_0x555555c853d0 .param/l "GETTING_PKT" 1 8 70, +C4<00000000000000000000000000000010>;
P_0x555555c85410 .param/l "IDLE" 1 8 79, +C4<00000000000000000000000000000000>;
P_0x555555c85450 .param/l "MAX_IN_PACKET_SIZE" 0 8 4, +C4<00000000000000000000000000100000>;
P_0x555555c85490 .param/l "NUM_IN_EPS" 0 8 3, C4<00011>;
P_0x555555c854d0 .param/l "PUTTING_PKT" 1 8 69, +C4<00000000000000000000000000000001>;
P_0x555555c85510 .param/l "RCVD_IN" 1 8 80, +C4<00000000000000000000000000000001>;
P_0x555555c85550 .param/l "READY_FOR_PKT" 1 8 68, +C4<00000000000000000000000000000000>;
P_0x555555c85590 .param/l "SEND_DATA" 1 8 81, +C4<00000000000000000000000000000010>;
P_0x555555c855d0 .param/l "STALL" 1 8 71, +C4<00000000000000000000000000000011>;
P_0x555555c85610 .param/l "WAIT_ACK" 1 8 82, +C4<00000000000000000000000000000011>;
L_0x555555f94250 .functor BUFZ 2, L_0x555555f941b0, C4<00>, C4<00>, C4<00>;
L_0x555555f948a0 .functor AND 1, L_0x555555f9db80, L_0x555555f9d4d0, C4<1>, C4<1>;
L_0x555555f94b40 .functor AND 1, L_0x555555f948a0, L_0x555555f94a00, C4<1>, C4<1>;
L_0x555555f94de0 .functor AND 1, L_0x555555f94b40, L_0x555555f94c50, C4<1>, C4<1>;
L_0x555555f95130 .functor AND 1, L_0x555555f94de0, L_0x555555f94f80, C4<1>, C4<1>;
L_0x555555f950c0 .functor AND 1, L_0x555555f95130, L_0x555555f952e0, C4<1>, C4<1>;
L_0x555555f957f0 .functor AND 1, L_0x555555f95130, L_0x555555f95620, C4<1>, C4<1>;
L_0x555555f958b0 .functor AND 1, L_0x555555f9db80, L_0x555555f9d4d0, C4<1>, C4<1>;
L_0x555555f95b70 .functor AND 1, L_0x555555f958b0, L_0x555555f95970, C4<1>, C4<1>;
L_0x555555f96000 .functor BUFZ 6, L_0x555555f95d20, C4<000000>, C4<000000>, C4<000000>;
L_0x555555f96280 .functor BUFZ 6, L_0x555555f96120, C4<000000>, C4<000000>, C4<000000>;
L_0x555555f965f0 .functor AND 1, L_0x555555f963e0, L_0x555555f95e60, C4<1>, C4<1>;
L_0x555555f96770 .functor BUFZ 1, L_0x555555f965f0, C4<0>, C4<0>, C4<0>;
v0x555555ca6360_0 .net *"_ivl_0", 1 0, L_0x555555f941b0;  1 drivers
v0x555555ca6440_0 .net *"_ivl_10", 5 0, L_0x555555f94590;  1 drivers
v0x555555bd80b0_0 .net *"_ivl_13", 4 0, L_0x555555f94680;  1 drivers
v0x555555caa1d0_0 .net *"_ivl_17", 0 0, L_0x555555f948a0;  1 drivers
v0x555555caa290_0 .net *"_ivl_19", 1 0, L_0x555555f94910;  1 drivers
L_0x7f1a7ae49600 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555555caa3c0_0 .net/2u *"_ivl_20", 1 0, L_0x7f1a7ae49600;  1 drivers
v0x555555caa4a0_0 .net *"_ivl_22", 0 0, L_0x555555f94a00;  1 drivers
v0x555555caa560_0 .net *"_ivl_25", 0 0, L_0x555555f94b40;  1 drivers
v0x555555cd7c20_0 .net *"_ivl_26", 0 0, L_0x555555f94c50;  1 drivers
v0x555555cd7ce0_0 .net *"_ivl_29", 0 0, L_0x555555f94de0;  1 drivers
v0x555555cd7da0_0 .net *"_ivl_30", 4 0, L_0x555555f94e50;  1 drivers
L_0x7f1a7ae49648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555cd7e80_0 .net *"_ivl_33", 0 0, L_0x7f1a7ae49648;  1 drivers
L_0x7f1a7ae49690 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x555555cd7f60_0 .net/2u *"_ivl_34", 4 0, L_0x7f1a7ae49690;  1 drivers
v0x555555cdad10_0 .net *"_ivl_36", 0 0, L_0x555555f94f80;  1 drivers
v0x555555cdadd0_0 .net *"_ivl_4", 5 0, L_0x555555f942c0;  1 drivers
v0x555555cdaeb0_0 .net *"_ivl_41", 1 0, L_0x555555f95240;  1 drivers
L_0x7f1a7ae496d8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x555555cdaf90_0 .net/2u *"_ivl_42", 1 0, L_0x7f1a7ae496d8;  1 drivers
v0x555555cdb070_0 .net *"_ivl_44", 0 0, L_0x555555f952e0;  1 drivers
v0x555555d0cca0_0 .net *"_ivl_49", 1 0, L_0x555555f95580;  1 drivers
L_0x7f1a7ae49720 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x555555d0cd80_0 .net/2u *"_ivl_50", 1 0, L_0x7f1a7ae49720;  1 drivers
v0x555555d0ce60_0 .net *"_ivl_52", 0 0, L_0x555555f95620;  1 drivers
v0x555555d0cf20_0 .net *"_ivl_57", 0 0, L_0x555555f958b0;  1 drivers
L_0x7f1a7ae49768 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x555555d0cfe0_0 .net/2u *"_ivl_58", 3 0, L_0x7f1a7ae49768;  1 drivers
v0x555555d1e550_0 .net *"_ivl_60", 0 0, L_0x555555f95970;  1 drivers
v0x555555d1e610_0 .net *"_ivl_64", 5 0, L_0x555555f95c80;  1 drivers
v0x555555d1e6f0_0 .net *"_ivl_66", 5 0, L_0x555555f95dc0;  1 drivers
v0x555555d1e7d0_0 .net *"_ivl_7", 4 0, L_0x555555f94360;  1 drivers
v0x555555d1e8b0_0 .net *"_ivl_70", 5 0, L_0x555555f95d20;  1 drivers
v0x555555d47260_0 .net *"_ivl_74", 5 0, L_0x555555f96120;  1 drivers
v0x555555d47340_0 .net *"_ivl_78", 31 0, L_0x555555f962f0;  1 drivers
L_0x7f1a7ae497b0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555d47420_0 .net *"_ivl_81", 29 0, L_0x7f1a7ae497b0;  1 drivers
L_0x7f1a7ae497f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555555d47500_0 .net/2u *"_ivl_82", 31 0, L_0x7f1a7ae497f8;  1 drivers
v0x555555d475e0_0 .net *"_ivl_84", 0 0, L_0x555555f963e0;  1 drivers
v0x555555d67bd0_0 .net "ack_received", 0 0, L_0x555555f95b70;  1 drivers
v0x555555d67c90_0 .net "buffer_get_addr", 8 0, L_0x555555f947b0;  1 drivers
v0x555555d67d70_0 .net "buffer_put_addr", 8 0, L_0x555555f94450;  1 drivers
v0x555555d67e50_0 .net "clk", 0 0, v0x555555f7de20_0;  alias, 1 drivers
v0x555555d67ef0_0 .var "current_endp", 3 0;
v0x555555d67fd0_0 .net "current_ep_get_addr", 5 0, L_0x555555f96000;  1 drivers
v0x555555d69c80_0 .net "current_ep_put_addr", 5 0, L_0x555555f96280;  1 drivers
v0x555555d69d40_0 .net "current_ep_state", 1 0, L_0x555555f94250;  1 drivers
v0x555555d69e20_0 .var "data_toggle", 2 0;
v0x555555d69f00_0 .net "dev_addr", 6 0, v0x555555edb2e0_0;  alias, 1 drivers
v0x555555d69fc0_0 .var "endp_free", 2 0;
v0x555555d6a080_0 .var "endp_ready_to_send", 2 0;
v0x555555d6d560 .array "ep_get_addr", 0 2, 5 0;
v0x555555d6d620_0 .var/i "ep_num_decoder", 31 0;
v0x555555d6d700 .array "ep_put_addr", 0 2, 5 0;
v0x555555d6d840 .array "ep_state", 0 2, 1 0;
v0x555555da0900 .array "ep_state_next", 0 2, 1 0;
v0x555555da09c0_0 .var/i "i", 31 0;
v0x555555da0aa0 .array "in_data_buffer", 0 95, 7 0;
v0x555555da0b60_0 .var "in_ep_acked", 2 0;
v0x555555da0c40_0 .net "in_ep_data", 7 0, v0x555555e76910_0;  alias, 1 drivers
v0x555555da0d00_0 .net "in_ep_data_done", 2 0, L_0x555555fa1ce0;  alias, 1 drivers
v0x555555c7c7e0_0 .var "in_ep_data_free", 2 0;
v0x555555c7c8c0_0 .net "in_ep_data_put", 2 0, L_0x555555fa1990;  alias, 1 drivers
v0x555555c7c9a0_0 .var "in_ep_num", 3 0;
v0x555555c7ca80_0 .net "in_ep_stall", 2 0, L_0x555555fa1e70;  alias, 1 drivers
v0x555555c7cb60_0 .net "in_token_received", 0 0, L_0x555555f957f0;  1 drivers
v0x555555c79160_0 .var "in_xfr_end", 0 0;
v0x555555c79220_0 .var "in_xfr_start", 0 0;
v0x555555c792e0_0 .var "in_xfr_state", 1 0;
v0x555555c793c0_0 .var "in_xfr_state_next", 1 0;
v0x555555c794a0_0 .var/i "j", 31 0;
v0x555555c8d460_0 .net "more_data_to_send", 0 0, L_0x555555f95e60;  1 drivers
v0x555555c8d520_0 .net "reset", 0 0, v0x555555f7e930_0;  alias, 1 drivers
L_0x7f1a7ae49840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x555555c8d5f0_0 .net "reset_ep", 2 0, L_0x7f1a7ae49840;  1 drivers
v0x555555c8d6b0_0 .var "rollback_in_xfr", 0 0;
v0x555555c8d770_0 .net "rx_addr", 6 0, L_0x555555f9e030;  alias, 1 drivers
v0x555555c8d850_0 .net "rx_endp", 3 0, L_0x555555f9e0d0;  alias, 1 drivers
v0x555555f3b7c0_0 .net "rx_frame_num", 10 0, L_0x555555f9e260;  alias, 1 drivers
v0x555555f3b8a0_0 .net "rx_pid", 3 0, L_0x555555f9de60;  alias, 1 drivers
v0x555555f3b980_0 .net "rx_pkt_end", 0 0, L_0x555555f9db80;  alias, 1 drivers
v0x555555f3ba40_0 .net "rx_pkt_start", 0 0, L_0x555555f9d870;  alias, 1 drivers
v0x555555f3bb00_0 .net "rx_pkt_valid", 0 0, L_0x555555f9d4d0;  alias, 1 drivers
v0x555555f3bbc0_0 .net "setup_token_received", 0 0, L_0x555555f950c0;  1 drivers
v0x555555f3bc80_0 .net "token_received", 0 0, L_0x555555f95130;  1 drivers
v0x555555f3bd40_0 .var "tx_data", 7 0;
v0x555555f3be20_0 .net "tx_data_avail", 0 0, L_0x555555f96770;  alias, 1 drivers
v0x555555f3bee0_0 .net "tx_data_avail_i", 0 0, L_0x555555f965f0;  1 drivers
v0x555555f3bfa0_0 .net "tx_data_get", 0 0, L_0x555555f9f2f0;  alias, 1 drivers
v0x555555f3c060_0 .var "tx_pid", 3 0;
v0x555555f3c140_0 .net "tx_pkt_end", 0 0, L_0x555555f9ff50;  alias, 1 drivers
v0x555555f3c200_0 .var "tx_pkt_start", 0 0;
v0x555555d6d840_0 .array/port v0x555555d6d840, 0;
E_0x555555c8dff0/0 .event anyedge, v0x555555c792e0_0, v0x555555c7cb60_0, v0x555555d67ef0_0, v0x555555d6d840_0;
v0x555555d6d840_1 .array/port v0x555555d6d840, 1;
v0x555555d6d840_2 .array/port v0x555555d6d840, 2;
E_0x555555c8dff0/1 .event anyedge, v0x555555d6d840_1, v0x555555d6d840_2, v0x555555d69e20_0, v0x555555c8d460_0;
E_0x555555c8dff0/2 .event anyedge, v0x555555d67bd0_0, v0x555555f3b980_0;
E_0x555555c8dff0 .event/or E_0x555555c8dff0/0, E_0x555555c8dff0/1, E_0x555555c8dff0/2;
E_0x555555bfb140 .event anyedge, v0x555555c7c8c0_0;
L_0x555555f941b0 .array/port v0x555555d6d840, v0x555555d67ef0_0;
L_0x555555f942c0 .array/port v0x555555d6d700, v0x555555c7c9a0_0;
L_0x555555f94360 .part L_0x555555f942c0, 0, 5;
L_0x555555f94450 .concat [ 5 4 0 0], L_0x555555f94360, v0x555555c7c9a0_0;
L_0x555555f94590 .array/port v0x555555d6d560, v0x555555d67ef0_0;
L_0x555555f94680 .part L_0x555555f94590, 0, 5;
L_0x555555f947b0 .concat [ 5 4 0 0], L_0x555555f94680, v0x555555d67ef0_0;
L_0x555555f94910 .part L_0x555555f9de60, 0, 2;
L_0x555555f94a00 .cmp/eq 2, L_0x555555f94910, L_0x7f1a7ae49600;
L_0x555555f94c50 .cmp/eq 7, L_0x555555f9e030, v0x555555edb2e0_0;
L_0x555555f94e50 .concat [ 4 1 0 0], L_0x555555f9e0d0, L_0x7f1a7ae49648;
L_0x555555f94f80 .cmp/gt 5, L_0x7f1a7ae49690, L_0x555555f94e50;
L_0x555555f95240 .part L_0x555555f9de60, 2, 2;
L_0x555555f952e0 .cmp/eq 2, L_0x555555f95240, L_0x7f1a7ae496d8;
L_0x555555f95580 .part L_0x555555f9de60, 2, 2;
L_0x555555f95620 .cmp/eq 2, L_0x555555f95580, L_0x7f1a7ae49720;
L_0x555555f95970 .cmp/eq 4, L_0x555555f9de60, L_0x7f1a7ae49768;
L_0x555555f95c80 .array/port v0x555555d6d560, v0x555555d67ef0_0;
L_0x555555f95dc0 .array/port v0x555555d6d700, v0x555555d67ef0_0;
L_0x555555f95e60 .cmp/gt 6, L_0x555555f95dc0, L_0x555555f95c80;
L_0x555555f95d20 .array/port v0x555555d6d560, v0x555555d67ef0_0;
L_0x555555f96120 .array/port v0x555555d6d700, v0x555555d67ef0_0;
L_0x555555f962f0 .concat [ 2 30 0 0], v0x555555c792e0_0, L_0x7f1a7ae497b0;
L_0x555555f963e0 .cmp/eq 32, L_0x555555f962f0, L_0x7f1a7ae497f8;
S_0x555555c8f6d0 .scope generate, "genblk1[0]" "genblk1[0]" 8 165, 8 165 0, S_0x555555c851f0;
 .timescale -12 -12;
P_0x555555c886e0 .param/l "ep_num" 1 8 165, +C4<00>;
E_0x555555bd7d40/0 .event anyedge, v0x555555d6d840_0, v0x555555d6d840_1, v0x555555d6d840_2, v0x555555c7ca80_0;
v0x555555d6d700_0 .array/port v0x555555d6d700, 0;
v0x555555d6d700_1 .array/port v0x555555d6d700, 1;
v0x555555d6d700_2 .array/port v0x555555d6d700, 2;
E_0x555555bd7d40/1 .event anyedge, v0x555555da0d00_0, v0x555555d6d700_0, v0x555555d6d700_1, v0x555555d6d700_2;
E_0x555555bd7d40/2 .event anyedge, v0x555555c79160_0, v0x555555d67ef0_0, v0x555555f3bbc0_0, v0x555555c8d850_0;
E_0x555555bd7d40/3 .event anyedge, v0x555555d69fc0_0;
E_0x555555bd7d40 .event/or E_0x555555bd7d40/0, E_0x555555bd7d40/1, E_0x555555bd7d40/2, E_0x555555bd7d40/3;
S_0x555555bd7df0 .scope generate, "genblk1[1]" "genblk1[1]" 8 165, 8 165 0, S_0x555555c851f0;
 .timescale -12 -12;
P_0x555555bd7ff0 .param/l "ep_num" 1 8 165, +C4<01>;
S_0x555555ca6090 .scope generate, "genblk1[2]" "genblk1[2]" 8 165, 8 165 0, S_0x555555c851f0;
 .timescale -12 -12;
P_0x555555ca62a0 .param/l "ep_num" 1 8 165, +C4<010>;
S_0x555555f3c5a0 .scope module, "usb_fs_out_arb_inst" "usb_fs_out_arb" 6 116, 9 1 0, S_0x555555f33440;
 .timescale -12 -12;
    .port_info 0 /INPUT 2 "out_ep_req";
    .port_info 1 /OUTPUT 2 "out_ep_grant";
P_0x555555caa330 .param/l "NUM_OUT_EPS" 0 9 2, C4<00010>;
v0x555555f3c860_0 .var "grant", 0 0;
v0x555555f3c940_0 .var/i "i", 31 0;
v0x555555f3ca20_0 .var "out_ep_grant", 1 0;
v0x555555f3cb10_0 .net "out_ep_req", 1 0, L_0x555555fa0280;  alias, 1 drivers
E_0x555555f3c7e0 .event anyedge, v0x555555f3cb10_0, v0x555555f3c860_0;
S_0x555555f3cc50 .scope module, "usb_fs_out_pe_inst" "usb_fs_out_pe" 6 158, 10 2 0, S_0x555555f33440;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "reset_ep";
    .port_info 3 /INPUT 7 "dev_addr";
    .port_info 4 /OUTPUT 2 "out_ep_data_avail";
    .port_info 5 /OUTPUT 2 "out_ep_setup";
    .port_info 6 /INPUT 2 "out_ep_data_get";
    .port_info 7 /OUTPUT 8 "out_ep_data";
    .port_info 8 /INPUT 2 "out_ep_stall";
    .port_info 9 /OUTPUT 2 "out_ep_acked";
    .port_info 10 /INPUT 1 "rx_pkt_start";
    .port_info 11 /INPUT 1 "rx_pkt_end";
    .port_info 12 /INPUT 1 "rx_pkt_valid";
    .port_info 13 /INPUT 4 "rx_pid";
    .port_info 14 /INPUT 7 "rx_addr";
    .port_info 15 /INPUT 4 "rx_endp";
    .port_info 16 /INPUT 11 "rx_frame_num";
    .port_info 17 /INPUT 1 "rx_data_put";
    .port_info 18 /INPUT 8 "rx_data";
    .port_info 19 /OUTPUT 1 "tx_pkt_start";
    .port_info 20 /INPUT 1 "tx_pkt_end";
    .port_info 21 /OUTPUT 4 "tx_pid";
P_0x555555f3ce30 .param/l "GETTING_PKT" 1 10 56, +C4<00000000000000000000000000000010>;
P_0x555555f3ce70 .param/l "IDLE" 1 10 66, +C4<00000000000000000000000000000000>;
P_0x555555f3ceb0 .param/l "MAX_OUT_PACKET_SIZE" 0 10 4, +C4<00000000000000000000000000100000>;
P_0x555555f3cef0 .param/l "NUM_OUT_EPS" 0 10 3, C4<00010>;
P_0x555555f3cf30 .param/l "PUTTING_PKT" 1 10 55, +C4<00000000000000000000000000000001>;
P_0x555555f3cf70 .param/l "RCVD_DATA_END" 1 10 69, +C4<00000000000000000000000000000011>;
P_0x555555f3cfb0 .param/l "RCVD_DATA_START" 1 10 68, +C4<00000000000000000000000000000010>;
P_0x555555f3cff0 .param/l "RCVD_OUT" 1 10 67, +C4<00000000000000000000000000000001>;
P_0x555555f3d030 .param/l "READY_FOR_PKT" 1 10 54, +C4<00000000000000000000000000000000>;
P_0x555555f3d070 .param/l "STALL" 1 10 57, +C4<00000000000000000000000000000011>;
L_0x555555f97d30 .functor BUFZ 2, L_0x555555f97c90, C4<00>, C4<00>, C4<00>;
L_0x555555f98450 .functor AND 1, L_0x555555f9db80, L_0x555555f9d4d0, C4<1>, C4<1>;
L_0x555555f98810 .functor AND 1, L_0x555555f98450, L_0x555555f98670, C4<1>, C4<1>;
L_0x555555f98970 .functor AND 1, L_0x555555f98810, L_0x555555f988d0, C4<1>, C4<1>;
L_0x555555f98d50 .functor AND 1, L_0x555555f98970, L_0x555555f98c10, C4<1>, C4<1>;
L_0x555555f98b50 .functor AND 1, L_0x555555f98d50, L_0x555555f98f80, C4<1>, C4<1>;
L_0x555555f99410 .functor AND 1, L_0x555555f98d50, L_0x555555f992d0, C4<1>, C4<1>;
L_0x555555f99610 .functor AND 1, L_0x555555f9db80, L_0x555555f994d0, C4<1>, C4<1>;
L_0x555555f99720 .functor AND 1, L_0x555555f9db80, L_0x555555f9d4d0, C4<1>, C4<1>;
L_0x555555f99a50 .functor AND 1, L_0x555555f99720, L_0x555555f99830, C4<1>, C4<1>;
L_0x555555f99bc0 .functor AND 1, L_0x555555f9db80, L_0x555555f9d4d0, C4<1>, C4<1>;
L_0x555555f99e10 .functor AND 1, L_0x555555f99bc0, L_0x555555f99c30, C4<1>, C4<1>;
L_0x555555f9a1a0 .functor XOR 1, L_0x555555f99f90, L_0x555555f9a030, C4<0>, C4<0>;
L_0x555555f9a2e0 .functor AND 1, L_0x555555f99a50, L_0x555555f9a1a0, C4<1>, C4<1>;
L_0x555555f99f20 .functor OR 1, L_0x555555f9a6e0, L_0x555555f9aaf0, C4<0>, C4<0>;
v0x555555f3f330_0 .net *"_ivl_101", 0 0, L_0x555555f9a6e0;  1 drivers
v0x555555f3f410_0 .net *"_ivl_103", 1 0, L_0x555555f9a820;  1 drivers
v0x555555f3f4f0_0 .net *"_ivl_105", 31 0, L_0x555555f9a9b0;  1 drivers
L_0x7f1a7ae49de0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555f3f5b0_0 .net *"_ivl_108", 29 0, L_0x7f1a7ae49de0;  1 drivers
L_0x7f1a7ae49e28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555f3f690_0 .net/2u *"_ivl_109", 31 0, L_0x7f1a7ae49e28;  1 drivers
v0x555555f3f770_0 .net *"_ivl_111", 0 0, L_0x555555f9aaf0;  1 drivers
v0x555555f3f830_0 .net *"_ivl_12", 4 0, L_0x555555f97ee0;  1 drivers
v0x555555f3f910_0 .net *"_ivl_15", 5 0, L_0x555555f980f0;  1 drivers
v0x555555f3f9f0_0 .net *"_ivl_18", 4 0, L_0x555555f981d0;  1 drivers
v0x555555f3fad0_0 .net *"_ivl_22", 0 0, L_0x555555f98450;  1 drivers
v0x555555f3fb90_0 .net *"_ivl_24", 1 0, L_0x555555f985d0;  1 drivers
L_0x7f1a7ae49b58 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555555f3fc70_0 .net/2u *"_ivl_25", 1 0, L_0x7f1a7ae49b58;  1 drivers
v0x555555f3fd50_0 .net *"_ivl_27", 0 0, L_0x555555f98670;  1 drivers
v0x555555f3fe10_0 .net *"_ivl_30", 0 0, L_0x555555f98810;  1 drivers
v0x555555f3fed0_0 .net *"_ivl_31", 0 0, L_0x555555f988d0;  1 drivers
v0x555555f3ff90_0 .net *"_ivl_34", 0 0, L_0x555555f98970;  1 drivers
v0x555555f40050_0 .net *"_ivl_35", 4 0, L_0x555555f98ab0;  1 drivers
L_0x7f1a7ae49ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555f40130_0 .net *"_ivl_38", 0 0, L_0x7f1a7ae49ba0;  1 drivers
L_0x7f1a7ae49be8 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0x555555f40210_0 .net/2u *"_ivl_39", 4 0, L_0x7f1a7ae49be8;  1 drivers
v0x555555f402f0_0 .net *"_ivl_41", 0 0, L_0x555555f98c10;  1 drivers
v0x555555f403b0_0 .net *"_ivl_46", 1 0, L_0x555555f98e60;  1 drivers
L_0x7f1a7ae49c30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555555f40490_0 .net/2u *"_ivl_47", 1 0, L_0x7f1a7ae49c30;  1 drivers
v0x555555f40570_0 .net *"_ivl_49", 0 0, L_0x555555f98f80;  1 drivers
v0x555555f40630_0 .net *"_ivl_5", 1 0, L_0x555555f97c90;  1 drivers
v0x555555f40710_0 .net *"_ivl_54", 1 0, L_0x555555f991a0;  1 drivers
L_0x7f1a7ae49c78 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x555555f407f0_0 .net/2u *"_ivl_55", 1 0, L_0x7f1a7ae49c78;  1 drivers
v0x555555f408d0_0 .net *"_ivl_57", 0 0, L_0x555555f992d0;  1 drivers
v0x555555f40990_0 .net *"_ivl_62", 0 0, L_0x555555f994d0;  1 drivers
v0x555555f40a50_0 .net *"_ivl_66", 0 0, L_0x555555f99720;  1 drivers
v0x555555f40b10_0 .net *"_ivl_68", 2 0, L_0x555555f99790;  1 drivers
L_0x7f1a7ae49cc0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x555555f40bf0_0 .net/2u *"_ivl_69", 2 0, L_0x7f1a7ae49cc0;  1 drivers
v0x555555f40cd0_0 .net *"_ivl_71", 0 0, L_0x555555f99830;  1 drivers
v0x555555f40d90_0 .net *"_ivl_76", 0 0, L_0x555555f99bc0;  1 drivers
v0x555555f40e50_0 .net *"_ivl_78", 2 0, L_0x555555f99570;  1 drivers
L_0x7f1a7ae49d08 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x555555f40f30_0 .net/2u *"_ivl_79", 2 0, L_0x7f1a7ae49d08;  1 drivers
v0x555555f41010_0 .net *"_ivl_81", 0 0, L_0x555555f99c30;  1 drivers
v0x555555f410d0_0 .net *"_ivl_86", 0 0, L_0x555555f99f90;  1 drivers
v0x555555f411b0_0 .net *"_ivl_88", 0 0, L_0x555555f9a030;  1 drivers
v0x555555f41290_0 .net *"_ivl_89", 0 0, L_0x555555f9a1a0;  1 drivers
v0x555555f41350_0 .net *"_ivl_9", 5 0, L_0x555555f97df0;  1 drivers
v0x555555f41430_0 .net *"_ivl_93", 1 0, L_0x555555f9a470;  1 drivers
v0x555555f41510_0 .net *"_ivl_95", 31 0, L_0x555555f9a510;  1 drivers
L_0x7f1a7ae49d50 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555f415f0_0 .net *"_ivl_98", 29 0, L_0x7f1a7ae49d50;  1 drivers
L_0x7f1a7ae49d98 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555555f416d0_0 .net/2u *"_ivl_99", 31 0, L_0x7f1a7ae49d98;  1 drivers
v0x555555f417b0_0 .net "bad_data_toggle", 0 0, L_0x555555f9a2e0;  1 drivers
v0x555555f41870_0 .net "buffer_get_addr", 8 0, L_0x555555f982c0;  1 drivers
v0x555555f41950_0 .net "buffer_put_addr", 8 0, L_0x555555f98000;  1 drivers
v0x555555f41a30_0 .net "clk", 0 0, v0x555555f7de20_0;  alias, 1 drivers
v0x555555f41ad0_0 .var "current_endp", 3 0;
v0x555555f41bb0_0 .net "current_ep_busy", 0 0, L_0x555555f99f20;  1 drivers
v0x555555f41c70_0 .net "current_ep_state", 1 0, L_0x555555f97d30;  1 drivers
v0x555555f41d50_0 .net "data_packet_received", 0 0, L_0x555555f99a50;  1 drivers
v0x555555f41e10_0 .var "data_toggle", 1 0;
v0x555555f41ef0_0 .net "dev_addr", 6 0, v0x555555edb2e0_0;  alias, 1 drivers
v0x555555f41fb0 .array "ep_get_addr", 0 1, 5 0;
v0x555555f420d0 .array "ep_get_addr_next", 0 1, 5 0;
v0x555555f42190_0 .var/i "ep_num_decoder", 31 0;
v0x555555f42270 .array "ep_put_addr", 0 1, 5 0;
v0x555555f42390 .array "ep_state", 0 1, 1 0;
v0x555555f424b0 .array "ep_state_next", 0 1, 1 0;
v0x555555f425d0_0 .var/i "i", 31 0;
v0x555555f426b0_0 .net "invalid_packet_received", 0 0, L_0x555555f99610;  1 drivers
v0x555555f42770_0 .var/i "j", 31 0;
v0x555555f42850_0 .var "nak_out_transfer", 0 0;
v0x555555f42910_0 .var "new_pkt_end", 0 0;
v0x555555f42de0_0 .net "non_data_packet_received", 0 0, L_0x555555f99e10;  1 drivers
v0x555555f42ea0 .array "out_data_buffer", 0 63, 7 0;
v0x555555f42f60_0 .var "out_ep_acked", 1 0;
v0x555555f43040_0 .var "out_ep_data", 7 0;
v0x555555f43100_0 .net "out_ep_data_avail", 1 0, L_0x555555f97290;  alias, 1 drivers
v0x555555f431c0_0 .var "out_ep_data_avail_i", 1 0;
v0x555555f432a0_0 .var "out_ep_data_avail_j", 1 0;
v0x555555f43380_0 .net "out_ep_data_get", 1 0, L_0x555555fa0a00;  alias, 1 drivers
v0x555555f43460_0 .var "out_ep_num", 3 0;
v0x555555f43540_0 .var "out_ep_setup", 1 0;
v0x555555f43620_0 .net "out_ep_stall", 1 0, L_0x7f1a7ae4a410;  alias, 1 drivers
v0x555555f43700_0 .net "out_token_received", 0 0, L_0x555555f98b50;  1 drivers
v0x555555f5b800_0 .var "out_xfr_start", 0 0;
v0x555555f5b8c0_0 .var "out_xfr_state", 1 0;
v0x555555f5b9a0_0 .var "out_xfr_state_next", 1 0;
v0x555555f5ba80_0 .net "reset", 0 0, v0x555555f7e930_0;  alias, 1 drivers
L_0x7f1a7ae49e70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555555f5bb70_0 .net "reset_ep", 1 0, L_0x7f1a7ae49e70;  1 drivers
v0x555555f5bc50_0 .var "rollback_data", 0 0;
v0x555555f5bd10_0 .net "rx_addr", 6 0, L_0x555555f9e030;  alias, 1 drivers
v0x555555f5bdd0_0 .net "rx_data", 7 0, L_0x555555f9e810;  alias, 1 drivers
v0x555555f5be90_0 .net "rx_data_put", 0 0, L_0x555555f9e750;  alias, 1 drivers
v0x555555f5bf50_0 .net "rx_endp", 3 0, L_0x555555f9e0d0;  alias, 1 drivers
v0x555555f5c010_0 .net "rx_frame_num", 10 0, L_0x555555f9e260;  alias, 1 drivers
v0x555555f5c0e0_0 .net "rx_pid", 3 0, L_0x555555f9de60;  alias, 1 drivers
v0x555555f5c1b0_0 .net "rx_pkt_end", 0 0, L_0x555555f9db80;  alias, 1 drivers
v0x555555f5c280_0 .net "rx_pkt_start", 0 0, L_0x555555f9d870;  alias, 1 drivers
v0x555555f5c350_0 .net "rx_pkt_valid", 0 0, L_0x555555f9d4d0;  alias, 1 drivers
v0x555555f5c420_0 .net "setup_token_received", 0 0, L_0x555555f99410;  1 drivers
v0x555555f5c4c0_0 .net "token_received", 0 0, L_0x555555f98d50;  1 drivers
v0x555555f5c560_0 .var "tx_pid", 3 0;
v0x555555f5c600_0 .net "tx_pkt_end", 0 0, L_0x555555f9ff50;  alias, 1 drivers
v0x555555f5c6d0_0 .var "tx_pkt_start", 0 0;
E_0x555555f3d7d0/0 .event anyedge, v0x555555f5b8c0_0, v0x555555f43700_0, v0x555555f5c420_0, v0x555555f3ba40_0;
E_0x555555f3d7d0/1 .event anyedge, v0x555555f417b0_0, v0x555555f426b0_0, v0x555555f42de0_0, v0x555555f41d50_0;
v0x555555f42390_0 .array/port v0x555555f42390, 0;
v0x555555f42390_1 .array/port v0x555555f42390, 1;
E_0x555555f3d7d0/2 .event anyedge, v0x555555f41ad0_0, v0x555555f42390_0, v0x555555f42390_1, v0x555555f42850_0;
E_0x555555f3d7d0 .event/or E_0x555555f3d7d0/0, E_0x555555f3d7d0/1, E_0x555555f3d7d0/2;
E_0x555555f3d810 .event anyedge, v0x555555f43380_0;
L_0x555555f97290 .concat8 [ 1 1 0 0], L_0x555555f96ca0, L_0x555555f97650;
L_0x555555f97c90 .array/port v0x555555f42390, v0x555555f41ad0_0;
L_0x555555f97df0 .array/port v0x555555f42270, v0x555555f41ad0_0;
L_0x555555f97ee0 .part L_0x555555f97df0, 0, 5;
L_0x555555f98000 .concat [ 5 4 0 0], L_0x555555f97ee0, v0x555555f41ad0_0;
L_0x555555f980f0 .array/port v0x555555f41fb0, v0x555555f43460_0;
L_0x555555f981d0 .part L_0x555555f980f0, 0, 5;
L_0x555555f982c0 .concat [ 5 4 0 0], L_0x555555f981d0, v0x555555f43460_0;
L_0x555555f985d0 .part L_0x555555f9de60, 0, 2;
L_0x555555f98670 .cmp/eq 2, L_0x555555f985d0, L_0x7f1a7ae49b58;
L_0x555555f988d0 .cmp/eq 7, L_0x555555f9e030, v0x555555edb2e0_0;
L_0x555555f98ab0 .concat [ 4 1 0 0], L_0x555555f9e0d0, L_0x7f1a7ae49ba0;
L_0x555555f98c10 .cmp/gt 5, L_0x7f1a7ae49be8, L_0x555555f98ab0;
L_0x555555f98e60 .part L_0x555555f9de60, 2, 2;
L_0x555555f98f80 .cmp/eq 2, L_0x555555f98e60, L_0x7f1a7ae49c30;
L_0x555555f991a0 .part L_0x555555f9de60, 2, 2;
L_0x555555f992d0 .cmp/eq 2, L_0x555555f991a0, L_0x7f1a7ae49c78;
L_0x555555f994d0 .reduce/nor L_0x555555f9d4d0;
L_0x555555f99790 .part L_0x555555f9de60, 0, 3;
L_0x555555f99830 .cmp/eq 3, L_0x555555f99790, L_0x7f1a7ae49cc0;
L_0x555555f99570 .part L_0x555555f9de60, 0, 3;
L_0x555555f99c30 .cmp/ne 3, L_0x555555f99570, L_0x7f1a7ae49d08;
L_0x555555f99f90 .part L_0x555555f9de60, 3, 1;
L_0x555555f9a030 .part/v v0x555555f41e10_0, L_0x555555f9e0d0, 1;
L_0x555555f9a470 .array/port v0x555555f42390, v0x555555f41ad0_0;
L_0x555555f9a510 .concat [ 2 30 0 0], L_0x555555f9a470, L_0x7f1a7ae49d50;
L_0x555555f9a6e0 .cmp/eq 32, L_0x555555f9a510, L_0x7f1a7ae49d98;
L_0x555555f9a820 .array/port v0x555555f42390, v0x555555f41ad0_0;
L_0x555555f9a9b0 .concat [ 2 30 0 0], L_0x555555f9a820, L_0x7f1a7ae49de0;
L_0x555555f9aaf0 .cmp/eq 32, L_0x555555f9a9b0, L_0x7f1a7ae49e28;
S_0x555555f3d870 .scope generate, "genblk1[0]" "genblk1[0]" 10 154, 10 154 0, S_0x555555f3cc50;
 .timescale -12 -12;
P_0x555555f3da90 .param/l "ep_num" 1 10 154, +C4<00>;
L_0x555555f96ca0 .functor AND 1, L_0x555555f96de0, L_0x555555f97040, C4<1>, C4<1>;
v0x555555f3dbb0_0 .net *"_ivl_1", 31 0, L_0x555555f967e0;  1 drivers
L_0x7f1a7ae49918 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555555f3dcb0_0 .net/2u *"_ivl_10", 31 0, L_0x7f1a7ae49918;  1 drivers
v0x555555f3dd90_0 .net *"_ivl_12", 31 0, L_0x555555f96c00;  1 drivers
v0x555555f3de80_0 .net *"_ivl_14", 0 0, L_0x555555f96de0;  1 drivers
v0x555555f3df40_0 .net *"_ivl_17", 31 0, L_0x555555f96f50;  1 drivers
L_0x7f1a7ae49960 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555f3e070_0 .net *"_ivl_20", 29 0, L_0x7f1a7ae49960;  1 drivers
L_0x7f1a7ae499a8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555555f3e150_0 .net/2u *"_ivl_21", 31 0, L_0x7f1a7ae499a8;  1 drivers
v0x555555f3e230_0 .net *"_ivl_23", 0 0, L_0x555555f97040;  1 drivers
v0x555555f3e2f0_0 .net *"_ivl_26", 0 0, L_0x555555f96ca0;  1 drivers
L_0x7f1a7ae49888 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555f3e3b0_0 .net *"_ivl_4", 25 0, L_0x7f1a7ae49888;  1 drivers
v0x555555f3e490_0 .net *"_ivl_6", 31 0, L_0x555555f968d0;  1 drivers
L_0x7f1a7ae498d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555f3e570_0 .net *"_ivl_9", 25 0, L_0x7f1a7ae498d0;  1 drivers
E_0x555555f3db70/0 .event anyedge, v0x555555f42390_0, v0x555555f42390_1, v0x555555f43620_0, v0x555555f5b800_0;
E_0x555555f3db70/1 .event anyedge, v0x555555c8d850_0, v0x555555f42910_0, v0x555555f41ad0_0, v0x555555f5bc50_0;
v0x555555f41fb0_0 .array/port v0x555555f41fb0, 0;
v0x555555f41fb0_1 .array/port v0x555555f41fb0, 1;
v0x555555f42270_0 .array/port v0x555555f42270, 0;
v0x555555f42270_1 .array/port v0x555555f42270, 1;
E_0x555555f3db70/2 .event anyedge, v0x555555f41fb0_0, v0x555555f41fb0_1, v0x555555f42270_0, v0x555555f42270_1;
v0x555555f424b0_0 .array/port v0x555555f424b0, 0;
v0x555555f424b0_1 .array/port v0x555555f424b0, 1;
E_0x555555f3db70/3 .event anyedge, v0x555555f5c420_0, v0x555555f424b0_0, v0x555555f424b0_1, v0x555555f43380_0;
E_0x555555f3db70 .event/or E_0x555555f3db70/0, E_0x555555f3db70/1, E_0x555555f3db70/2, E_0x555555f3db70/3;
L_0x555555f967e0 .concat [ 6 26 0 0], v0x555555f41fb0_0, L_0x7f1a7ae49888;
L_0x555555f968d0 .concat [ 6 26 0 0], v0x555555f42270_0, L_0x7f1a7ae498d0;
L_0x555555f96c00 .arith/sub 32, L_0x555555f968d0, L_0x7f1a7ae49918;
L_0x555555f96de0 .cmp/gt 32, L_0x555555f96c00, L_0x555555f967e0;
L_0x555555f96f50 .concat [ 2 30 0 0], v0x555555f42390_0, L_0x7f1a7ae49960;
L_0x555555f97040 .cmp/eq 32, L_0x555555f96f50, L_0x7f1a7ae499a8;
S_0x555555f3e650 .scope generate, "genblk1[1]" "genblk1[1]" 10 154, 10 154 0, S_0x555555f3cc50;
 .timescale -12 -12;
P_0x555555f3e820 .param/l "ep_num" 1 10 154, +C4<01>;
L_0x555555f97650 .functor AND 1, L_0x555555f97790, L_0x555555f979f0, C4<1>, C4<1>;
v0x555555f3e8e0_0 .net *"_ivl_1", 31 0, L_0x555555f973d0;  1 drivers
L_0x7f1a7ae49a80 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555555f3e9c0_0 .net/2u *"_ivl_10", 31 0, L_0x7f1a7ae49a80;  1 drivers
v0x555555f3eaa0_0 .net *"_ivl_12", 31 0, L_0x555555f975b0;  1 drivers
v0x555555f3eb60_0 .net *"_ivl_14", 0 0, L_0x555555f97790;  1 drivers
v0x555555f3ec20_0 .net *"_ivl_17", 31 0, L_0x555555f97900;  1 drivers
L_0x7f1a7ae49ac8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555f3ed50_0 .net *"_ivl_20", 29 0, L_0x7f1a7ae49ac8;  1 drivers
L_0x7f1a7ae49b10 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555555f3ee30_0 .net/2u *"_ivl_21", 31 0, L_0x7f1a7ae49b10;  1 drivers
v0x555555f3ef10_0 .net *"_ivl_23", 0 0, L_0x555555f979f0;  1 drivers
v0x555555f3efd0_0 .net *"_ivl_26", 0 0, L_0x555555f97650;  1 drivers
L_0x7f1a7ae499f0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555f3f090_0 .net *"_ivl_4", 25 0, L_0x7f1a7ae499f0;  1 drivers
v0x555555f3f170_0 .net *"_ivl_6", 31 0, L_0x555555f974c0;  1 drivers
L_0x7f1a7ae49a38 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555f3f250_0 .net *"_ivl_9", 25 0, L_0x7f1a7ae49a38;  1 drivers
L_0x555555f973d0 .concat [ 6 26 0 0], v0x555555f41fb0_1, L_0x7f1a7ae499f0;
L_0x555555f974c0 .concat [ 6 26 0 0], v0x555555f42270_1, L_0x7f1a7ae49a38;
L_0x555555f975b0 .arith/sub 32, L_0x555555f974c0, L_0x7f1a7ae49a80;
L_0x555555f97790 .cmp/gt 32, L_0x555555f975b0, L_0x555555f973d0;
L_0x555555f97900 .concat [ 2 30 0 0], v0x555555f42390_1, L_0x7f1a7ae49ac8;
L_0x555555f979f0 .cmp/eq 32, L_0x555555f97900, L_0x7f1a7ae49b10;
S_0x555555f5ca30 .scope module, "usb_fs_rx_inst" "usb_fs_rx" 6 189, 11 1 0, S_0x555555f33440;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_48mhz";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "dp";
    .port_info 4 /INPUT 1 "dn";
    .port_info 5 /OUTPUT 1 "bit_strobe";
    .port_info 6 /OUTPUT 1 "pkt_start";
    .port_info 7 /OUTPUT 1 "pkt_end";
    .port_info 8 /OUTPUT 4 "pid";
    .port_info 9 /OUTPUT 7 "addr";
    .port_info 10 /OUTPUT 4 "endp";
    .port_info 11 /OUTPUT 11 "frame_num";
    .port_info 12 /OUTPUT 1 "rx_data_put";
    .port_info 13 /OUTPUT 8 "rx_data";
    .port_info 14 /OUTPUT 1 "valid_packet";
P_0x555555f5cc60 .param/l "DJ" 1 11 77, C4<010>;
P_0x555555f5cca0 .param/l "DK" 1 11 78, C4<001>;
P_0x555555f5cce0 .param/l "DT" 1 11 76, C4<100>;
P_0x555555f5cd20 .param/l "SE0" 1 11 79, C4<000>;
P_0x555555f5cd60 .param/l "SE1" 1 11 80, C4<011>;
L_0x555555f9b520 .functor AND 1, v0x555555f63270_0, L_0x555555f9b440, C4<1>, C4<1>;
L_0x555555f9b720 .functor AND 1, L_0x555555f9b630, v0x555555f63470_0, C4<1>, C4<1>;
L_0x555555f9bab0 .functor AND 1, v0x555555f62a70_0, L_0x555555f9b9c0, C4<1>, C4<1>;
L_0x555555f9bd10 .functor NOT 4, L_0x555555f9bc70, C4<0000>, C4<0000>, C4<0000>;
L_0x555555f9bf40 .functor XOR 1, v0x555555f625b0_0, L_0x555555f9c220, C4<0>, C4<0>;
L_0x555555f9c660 .functor XOR 1, v0x555555f625b0_0, L_0x555555f9c570, C4<0>, C4<0>;
L_0x555555f9ced0 .functor AND 1, L_0x555555f9c850, L_0x555555f9c390, C4<1>, C4<1>;
L_0x555555f9cfe0 .functor OR 1, L_0x555555f9cd60, L_0x555555f9ced0, C4<0>, C4<0>;
L_0x555555f9d140 .functor AND 1, L_0x555555f9c8f0, L_0x555555f9c050, C4<1>, C4<1>;
L_0x555555f9d250 .functor OR 1, L_0x555555f9cfe0, L_0x555555f9d140, C4<0>, C4<0>;
L_0x555555f9d3c0 .functor AND 1, L_0x555555f9be00, L_0x555555f9d250, C4<1>, C4<1>;
v0x555555f603e0_0 .net *"_ivl_10", 31 0, L_0x555555f9b190;  1 drivers
L_0x7f1a7ae49f48 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555f604c0_0 .net *"_ivl_13", 29 0, L_0x7f1a7ae49f48;  1 drivers
L_0x7f1a7ae49f90 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555555f605a0_0 .net/2u *"_ivl_14", 31 0, L_0x7f1a7ae49f90;  1 drivers
v0x555555f60660_0 .net *"_ivl_19", 0 0, L_0x555555f9b440;  1 drivers
v0x555555f60720_0 .net *"_ivl_2", 31 0, L_0x555555f9aea0;  1 drivers
v0x555555f60850_0 .net *"_ivl_23", 0 0, L_0x555555f9b630;  1 drivers
L_0x7f1a7ae49fd8 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v0x555555f60910_0 .net/2u *"_ivl_26", 5 0, L_0x7f1a7ae49fd8;  1 drivers
v0x555555f609f0_0 .net *"_ivl_28", 0 0, L_0x555555f9b880;  1 drivers
v0x555555f60ab0_0 .net *"_ivl_31", 0 0, L_0x555555f9b9c0;  1 drivers
v0x555555f60b70_0 .net *"_ivl_35", 3 0, L_0x555555f9bb70;  1 drivers
v0x555555f60c50_0 .net *"_ivl_37", 3 0, L_0x555555f9bc70;  1 drivers
v0x555555f60d30_0 .net *"_ivl_38", 3 0, L_0x555555f9bd10;  1 drivers
L_0x7f1a7ae4a020 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x555555f60e10_0 .net/2u *"_ivl_44", 4 0, L_0x7f1a7ae4a020;  1 drivers
v0x555555f60ef0_0 .net *"_ivl_49", 0 0, L_0x555555f9c220;  1 drivers
L_0x7f1a7ae49eb8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555f60fd0_0 .net *"_ivl_5", 29 0, L_0x7f1a7ae49eb8;  1 drivers
L_0x7f1a7ae4a068 .functor BUFT 1, C4<1000000000001101>, C4<0>, C4<0>, C4<0>;
v0x555555f610b0_0 .net/2u *"_ivl_52", 15 0, L_0x7f1a7ae4a068;  1 drivers
v0x555555f61190_0 .net *"_ivl_57", 0 0, L_0x555555f9c570;  1 drivers
L_0x7f1a7ae49f00 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555555f61270_0 .net/2u *"_ivl_6", 31 0, L_0x7f1a7ae49f00;  1 drivers
v0x555555f61350_0 .net *"_ivl_61", 1 0, L_0x555555f9c7b0;  1 drivers
L_0x7f1a7ae4a0b0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555555f61430_0 .net/2u *"_ivl_62", 1 0, L_0x7f1a7ae4a0b0;  1 drivers
v0x555555f61510_0 .net *"_ivl_67", 1 0, L_0x555555f9c9e0;  1 drivers
L_0x7f1a7ae4a0f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x555555f615f0_0 .net/2u *"_ivl_68", 1 0, L_0x7f1a7ae4a0f8;  1 drivers
v0x555555f616d0_0 .net *"_ivl_73", 1 0, L_0x555555f9cc00;  1 drivers
L_0x7f1a7ae4a140 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x555555f617b0_0 .net/2u *"_ivl_74", 1 0, L_0x7f1a7ae4a140;  1 drivers
v0x555555f61890_0 .net *"_ivl_79", 0 0, L_0x555555f9ced0;  1 drivers
v0x555555f61950_0 .net *"_ivl_81", 0 0, L_0x555555f9cfe0;  1 drivers
v0x555555f61a10_0 .net *"_ivl_83", 0 0, L_0x555555f9d140;  1 drivers
v0x555555f61ad0_0 .net *"_ivl_85", 0 0, L_0x555555f9d250;  1 drivers
v0x555555f61b90_0 .net "addr", 6 0, L_0x555555f9e030;  alias, 1 drivers
v0x555555f61c50_0 .var "addr_48", 6 0;
v0x555555f61d30_0 .var "bit_phase", 1 0;
v0x555555f61e10_0 .net "bit_strobe", 0 0, L_0x555555f9b300;  alias, 1 drivers
v0x555555f61ed0_0 .var "bitstuff_history", 5 0;
v0x555555f61fb0_0 .net "clk", 0 0, v0x555555f7de20_0;  alias, 1 drivers
v0x555555f62050_0 .net "clk_48mhz", 0 0, v0x555555f7dec0_0;  alias, 1 drivers
v0x555555f620f0_0 .var "crc16", 15 0;
v0x555555f621d0_0 .net "crc16_invert", 0 0, L_0x555555f9c660;  1 drivers
v0x555555f62290_0 .net "crc16_valid", 0 0, L_0x555555f9c390;  1 drivers
v0x555555f62350_0 .var "crc5", 4 0;
v0x555555f62430_0 .net "crc5_invert", 0 0, L_0x555555f9bf40;  1 drivers
v0x555555f624f0_0 .net "crc5_valid", 0 0, L_0x555555f9c050;  1 drivers
v0x555555f625b0_0 .var "din", 0 0;
v0x555555f62670_0 .net "dn", 0 0, v0x555555f7f180_0;  alias, 1 drivers
v0x555555f62730_0 .net "dp", 0 0, v0x555555f7f590_0;  alias, 1 drivers
v0x555555f627f0_0 .net "dpair", 1 0, L_0x555555f9ae00;  1 drivers
v0x555555f628d0_0 .var "dpair_q", 3 0;
v0x555555f629b0_0 .net "dvalid", 0 0, L_0x555555f9bab0;  1 drivers
v0x555555f62a70_0 .var "dvalid_raw", 0 0;
v0x555555f62b30_0 .net "endp", 3 0, L_0x555555f9e0d0;  alias, 1 drivers
v0x555555f62c40_0 .var "endp_48", 3 0;
v0x555555f62d20_0 .net "frame_num", 10 0, L_0x555555f9e260;  alias, 1 drivers
v0x555555f62e30_0 .var "frame_num_48", 10 0;
v0x555555f62f10_0 .var "full_pid", 8 0;
v0x555555f62ff0_0 .var "line_history", 5 0;
v0x555555f630d0_0 .var "line_state", 2 0;
v0x555555f631b0_0 .net "line_state_valid", 0 0, L_0x555555f9b020;  1 drivers
v0x555555f63270_0 .var "next_packet_valid", 0 0;
v0x555555f63330_0 .net "packet_end", 0 0, L_0x555555f9b720;  1 drivers
v0x555555f633d0_0 .net "packet_start", 0 0, L_0x555555f9b520;  1 drivers
v0x555555f63470_0 .var "packet_valid", 0 0;
v0x555555f63510_0 .net "pid", 3 0, L_0x555555f9de60;  alias, 1 drivers
v0x555555f63600_0 .net "pid_48", 3 0, L_0x555555f9e300;  1 drivers
v0x555555f636e0_0 .net "pid_complete", 0 0, L_0x555555f9bfb0;  1 drivers
v0x555555f637a0_0 .net "pid_valid", 0 0, L_0x555555f9be00;  1 drivers
v0x555555f63860_0 .net "pkt_end", 0 0, L_0x555555f9db80;  alias, 1 drivers
v0x555555f63d10_0 .net "pkt_is_data", 0 0, L_0x555555f9c850;  1 drivers
v0x555555f63dd0_0 .net "pkt_is_handshake", 0 0, L_0x555555f9cd60;  1 drivers
v0x555555f63e90_0 .net "pkt_is_token", 0 0, L_0x555555f9c8f0;  1 drivers
v0x555555f63f50_0 .net "pkt_start", 0 0, L_0x555555f9d870;  alias, 1 drivers
v0x555555f63ff0_0 .net "reset", 0 0, v0x555555f7e930_0;  alias, 1 drivers
v0x555555f64090_0 .net "rx_data", 7 0, L_0x555555f9e810;  alias, 1 drivers
v0x555555f641a0_0 .var "rx_data_buffer", 8 0;
v0x555555f64280_0 .net "rx_data_buffer_full", 0 0, L_0x555555f9e4a0;  1 drivers
v0x555555f64320_0 .net "rx_data_put", 0 0, L_0x555555f9e750;  alias, 1 drivers
v0x555555f64410_0 .var "token_payload", 11 0;
v0x555555f644d0_0 .net "token_payload_done", 0 0, L_0x555555f9d570;  1 drivers
v0x555555f64590_0 .net "valid_packet", 0 0, L_0x555555f9d4d0;  alias, 1 drivers
v0x555555f64630_0 .net "valid_packet_48", 0 0, L_0x555555f9d3c0;  1 drivers
E_0x555555f5d170 .event anyedge, v0x555555f62ff0_0, v0x555555f63470_0, v0x555555f631b0_0;
E_0x555555f5d1d0 .event anyedge, v0x555555f631b0_0, v0x555555f63470_0, v0x555555f62ff0_0;
L_0x555555f9ae00 .part v0x555555f628d0_0, 2, 2;
L_0x555555f9aea0 .concat [ 2 30 0 0], v0x555555f61d30_0, L_0x7f1a7ae49eb8;
L_0x555555f9b020 .cmp/eq 32, L_0x555555f9aea0, L_0x7f1a7ae49f00;
L_0x555555f9b190 .concat [ 2 30 0 0], v0x555555f61d30_0, L_0x7f1a7ae49f48;
L_0x555555f9b300 .cmp/eq 32, L_0x555555f9b190, L_0x7f1a7ae49f90;
L_0x555555f9b440 .reduce/nor v0x555555f63470_0;
L_0x555555f9b630 .reduce/nor v0x555555f63270_0;
L_0x555555f9b880 .cmp/eq 6, v0x555555f61ed0_0, L_0x7f1a7ae49fd8;
L_0x555555f9b9c0 .reduce/nor L_0x555555f9b880;
L_0x555555f9bb70 .part v0x555555f62f10_0, 1, 4;
L_0x555555f9bc70 .part v0x555555f62f10_0, 5, 4;
L_0x555555f9be00 .cmp/eq 4, L_0x555555f9bb70, L_0x555555f9bd10;
L_0x555555f9bfb0 .part v0x555555f62f10_0, 0, 1;
L_0x555555f9c050 .cmp/eq 5, v0x555555f62350_0, L_0x7f1a7ae4a020;
L_0x555555f9c220 .part v0x555555f62350_0, 4, 1;
L_0x555555f9c390 .cmp/eq 16, v0x555555f620f0_0, L_0x7f1a7ae4a068;
L_0x555555f9c570 .part v0x555555f620f0_0, 15, 1;
L_0x555555f9c7b0 .part v0x555555f62f10_0, 1, 2;
L_0x555555f9c8f0 .cmp/eq 2, L_0x555555f9c7b0, L_0x7f1a7ae4a0b0;
L_0x555555f9c9e0 .part v0x555555f62f10_0, 1, 2;
L_0x555555f9c850 .cmp/eq 2, L_0x555555f9c9e0, L_0x7f1a7ae4a0f8;
L_0x555555f9cc00 .part v0x555555f62f10_0, 1, 2;
L_0x555555f9cd60 .cmp/eq 2, L_0x555555f9cc00, L_0x7f1a7ae4a140;
L_0x555555f9d570 .part v0x555555f64410_0, 0, 1;
L_0x555555f9dd00 .concat [ 11 4 7 4], v0x555555f62e30_0, v0x555555f62c40_0, v0x555555f61c50_0, L_0x555555f9e300;
L_0x555555f9de60 .part v0x555555f5d9b0_0, 22, 4;
L_0x555555f9e030 .part v0x555555f5d9b0_0, 15, 7;
L_0x555555f9e0d0 .part v0x555555f5d9b0_0, 11, 4;
L_0x555555f9e260 .part v0x555555f5d9b0_0, 0, 11;
L_0x555555f9e300 .part v0x555555f62f10_0, 1, 4;
L_0x555555f9e4a0 .part v0x555555f641a0_0, 0, 1;
L_0x555555f9e910 .part v0x555555f641a0_0, 1, 8;
S_0x555555f5d230 .scope module, "pkt_end_strobe" "strobe" 11 354, 12 1 0, S_0x555555f5ca30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "clk_out";
    .port_info 2 /INPUT 1 "strobe_in";
    .port_info 3 /OUTPUT 1 "strobe_out";
    .port_info 4 /INPUT 26 "data_in";
    .port_info 5 /OUTPUT 26 "data_out";
P_0x555555d0d0c0 .param/l "DELAY" 0 12 10, +C4<00000000000000000000000000000010>;
P_0x555555d0d100 .param/l "WIDTH" 0 12 9, +C4<00000000000000000000000000011010>;
L_0x555555f9db80 .functor XOR 1, L_0x555555f9d9f0, L_0x555555f9da90, C4<0>, C4<0>;
v0x555555f5d660_0 .net *"_ivl_1", 0 0, L_0x555555f9d9f0;  1 drivers
v0x555555f5d760_0 .net *"_ivl_3", 0 0, L_0x555555f9da90;  1 drivers
v0x555555f5d840_0 .net "clk_in", 0 0, v0x555555f7dec0_0;  alias, 1 drivers
v0x555555f5d910_0 .net "clk_out", 0 0, v0x555555f7de20_0;  alias, 1 drivers
v0x555555f5d9b0_0 .var "data", 25 0;
v0x555555f5dae0_0 .net "data_in", 25 0, L_0x555555f9dd00;  1 drivers
v0x555555f5dbc0_0 .net "data_out", 25 0, v0x555555f5d9b0_0;  1 drivers
v0x555555f5dca0_0 .var "flag", 0 0;
v0x555555f5dd60_0 .var "prev_strobe", 0 0;
v0x555555f5de20_0 .net "strobe_in", 0 0, L_0x555555f9b720;  alias, 1 drivers
v0x555555f5dee0_0 .net "strobe_out", 0 0, L_0x555555f9db80;  alias, 1 drivers
v0x555555f5df80_0 .var "sync", 2 0;
E_0x555555f5d5e0 .event posedge, v0x555555f5d840_0;
L_0x555555f9d9f0 .part v0x555555f5df80_0, 2, 1;
L_0x555555f9da90 .part v0x555555f5df80_0, 1, 1;
S_0x555555f5e160 .scope module, "pkt_start_strobe" "strobe" 11 346, 12 1 0, S_0x555555f5ca30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "clk_out";
    .port_info 2 /INPUT 1 "strobe_in";
    .port_info 3 /OUTPUT 1 "strobe_out";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x555555ce5390 .param/l "DELAY" 0 12 10, +C4<00000000000000000000000000000010>;
P_0x555555ce53d0 .param/l "WIDTH" 0 12 9, +C4<00000000000000000000000000000001>;
L_0x555555f9d870 .functor XOR 1, L_0x555555f9d6e0, L_0x555555f9d780, C4<0>, C4<0>;
L_0x555555f9d980 .functor BUFZ 1, v0x555555f5e800_0, C4<0>, C4<0>, C4<0>;
v0x555555f5e4a0_0 .net *"_ivl_1", 0 0, L_0x555555f9d6e0;  1 drivers
v0x555555f5e580_0 .net *"_ivl_3", 0 0, L_0x555555f9d780;  1 drivers
v0x555555f5e660_0 .net "clk_in", 0 0, v0x555555f7dec0_0;  alias, 1 drivers
v0x555555f5e760_0 .net "clk_out", 0 0, v0x555555f7de20_0;  alias, 1 drivers
v0x555555f5e800_0 .var "data", 0 0;
o0x7f1a7ae96ab8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555f5e8f0_0 .net "data_in", 0 0, o0x7f1a7ae96ab8;  0 drivers
v0x555555f5e9d0_0 .net "data_out", 0 0, L_0x555555f9d980;  1 drivers
v0x555555f5eab0_0 .var "flag", 0 0;
v0x555555f5eb70_0 .var "prev_strobe", 0 0;
v0x555555f5ec30_0 .net "strobe_in", 0 0, L_0x555555f9b520;  alias, 1 drivers
v0x555555f5ecf0_0 .net "strobe_out", 0 0, L_0x555555f9d870;  alias, 1 drivers
v0x555555f5ed90_0 .var "sync", 2 0;
L_0x555555f9d6e0 .part v0x555555f5ed90_0, 2, 1;
L_0x555555f9d780 .part v0x555555f5ed90_0, 1, 1;
S_0x555555f5ef70 .scope module, "rx_data_strobe" "strobe" 11 374, 12 1 0, S_0x555555f5ca30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "clk_out";
    .port_info 2 /INPUT 1 "strobe_in";
    .port_info 3 /OUTPUT 1 "strobe_out";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
P_0x555555f2b960 .param/l "DELAY" 0 12 10, +C4<00000000000000000000000000000010>;
P_0x555555f2b9a0 .param/l "WIDTH" 0 12 9, +C4<00000000000000000000000000001000>;
L_0x555555f9e750 .functor XOR 1, L_0x555555f9e590, L_0x555555f9e630, C4<0>, C4<0>;
L_0x555555f9e810 .functor BUFZ 8, v0x555555f5f6d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555555f5f350_0 .net *"_ivl_1", 0 0, L_0x555555f9e590;  1 drivers
v0x555555f5f430_0 .net *"_ivl_3", 0 0, L_0x555555f9e630;  1 drivers
v0x555555f5f510_0 .net "clk_in", 0 0, v0x555555f7dec0_0;  alias, 1 drivers
v0x555555f5f630_0 .net "clk_out", 0 0, v0x555555f7de20_0;  alias, 1 drivers
v0x555555f5f6d0_0 .var "data", 7 0;
v0x555555f5f7e0_0 .net "data_in", 7 0, L_0x555555f9e910;  1 drivers
v0x555555f5f8c0_0 .net "data_out", 7 0, L_0x555555f9e810;  alias, 1 drivers
v0x555555f5f980_0 .var "flag", 0 0;
v0x555555f5fa20_0 .var "prev_strobe", 0 0;
v0x555555f5fae0_0 .net "strobe_in", 0 0, L_0x555555f9e4a0;  alias, 1 drivers
v0x555555f5fba0_0 .net "strobe_out", 0 0, L_0x555555f9e750;  alias, 1 drivers
v0x555555f5fc40_0 .var "sync", 2 0;
L_0x555555f9e590 .part v0x555555f5fc40_0, 2, 1;
L_0x555555f9e630 .part v0x555555f5fc40_0, 1, 1;
S_0x555555f5fe00 .scope module, "valid_buffer" "dflip" 11 322, 12 51 0, S_0x555555f5ca30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
v0x555555f60000_0 .net "clk", 0 0, v0x555555f7de20_0;  alias, 1 drivers
v0x555555f600c0_0 .var "d", 2 0;
v0x555555f601a0_0 .net "in", 0 0, L_0x555555f9d3c0;  alias, 1 drivers
v0x555555f60270_0 .net "out", 0 0, L_0x555555f9d4d0;  alias, 1 drivers
L_0x555555f9d4d0 .part v0x555555f600c0_0, 2, 1;
S_0x555555f64890 .scope module, "usb_fs_tx_inst" "usb_fs_tx" 6 221, 13 1 0, S_0x555555f33440;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_48mhz";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "bit_strobe";
    .port_info 4 /OUTPUT 1 "oe";
    .port_info 5 /OUTPUT 1 "dp";
    .port_info 6 /OUTPUT 1 "dn";
    .port_info 7 /INPUT 1 "pkt_start";
    .port_info 8 /OUTPUT 1 "pkt_end";
    .port_info 9 /INPUT 4 "pid";
    .port_info 10 /INPUT 1 "tx_data_avail";
    .port_info 11 /OUTPUT 1 "tx_data_get";
    .port_info 12 /INPUT 8 "tx_data";
P_0x555555f64a70 .param/l "CRC16_1" 1 13 102, +C4<00000000000000000000000000000100>;
P_0x555555f64ab0 .param/l "DATA_OR_CRC16_0" 1 13 101, +C4<00000000000000000000000000000011>;
P_0x555555f64af0 .param/l "EOP" 1 13 103, +C4<00000000000000000000000000000101>;
P_0x555555f64b30 .param/l "IDLE" 1 13 98, +C4<00000000000000000000000000000000>;
P_0x555555f64b70 .param/l "PID" 1 13 100, +C4<00000000000000000000000000000010>;
P_0x555555f64bb0 .param/l "SYNC" 1 13 99, +C4<00000000000000000000000000000001>;
L_0x555555f9fc70 .functor AND 1, L_0x555555f9b300, L_0x555555f9fb30, C4<1>, C4<1>;
L_0x555555fa01c0 .functor XOR 1, L_0x555555f9f4b0, L_0x555555fa00d0, C4<0>, C4<0>;
v0x555555f68300_0 .net *"_ivl_13", 1 0, L_0x555555f9fa40;  1 drivers
L_0x7f1a7ae4a1d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555555f68400_0 .net/2u *"_ivl_14", 1 0, L_0x7f1a7ae4a1d0;  1 drivers
v0x555555f684e0_0 .net *"_ivl_16", 0 0, L_0x555555f9fb30;  1 drivers
v0x555555f685b0_0 .net *"_ivl_21", 0 0, L_0x555555fa00d0;  1 drivers
L_0x7f1a7ae4a188 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v0x555555f68690_0 .net/2u *"_ivl_8", 5 0, L_0x7f1a7ae4a188;  1 drivers
v0x555555f68770_0 .var "bit_count", 2 0;
v0x555555f68850_0 .net "bit_history", 5 0, L_0x555555f9f750;  1 drivers
v0x555555f68930_0 .var "bit_history_q", 4 0;
v0x555555f68a10_0 .net "bit_strobe", 0 0, L_0x555555f9b300;  alias, 1 drivers
v0x555555f68b40_0 .net "bitstuff", 0 0, L_0x555555f9f8d0;  1 drivers
v0x555555f68be0_0 .var "bitstuff_q", 0 0;
v0x555555f68ca0_0 .var "bitstuff_qq", 0 0;
v0x555555f68d60_0 .var "bitstuff_qqq", 0 0;
v0x555555f68e20_0 .var "bitstuff_qqqq", 0 0;
v0x555555f68ee0_0 .var "byte_strobe", 0 0;
v0x555555f68fa0_0 .net "clk", 0 0, v0x555555f7de20_0;  alias, 1 drivers
v0x555555f69040_0 .net "clk_48mhz", 0 0, v0x555555f7dec0_0;  alias, 1 drivers
v0x555555f690e0_0 .var "crc16", 15 0;
v0x555555f691c0_0 .net "crc16_invert", 0 0, L_0x555555fa01c0;  1 drivers
v0x555555f69280_0 .var "data_payload", 0 0;
v0x555555f69340_0 .var "data_shift_reg", 7 0;
v0x555555f69420_0 .var "dn", 0 0;
v0x555555f694e0_0 .var "dp", 0 0;
v0x555555f695a0_0 .var "dp_eop", 2 0;
v0x555555f69680_0 .var "oe", 0 0;
v0x555555f69740_0 .var "oe_shift_reg", 7 0;
v0x555555f69820_0 .net "pid", 3 0, L_0x555555f9ebc0;  alias, 1 drivers
v0x555555f69910_0 .net "pidq", 3 0, L_0x555555f9efb0;  1 drivers
v0x555555f699e0_0 .net "pkt_end", 0 0, L_0x555555f9ff50;  alias, 1 drivers
v0x555555f69a80_0 .net "pkt_end_48", 0 0, L_0x555555f9fc70;  1 drivers
v0x555555f69b50_0 .net "pkt_start", 0 0, L_0x555555f9eac0;  alias, 1 drivers
v0x555555f69c20_0 .net "pkt_start_48", 0 0, L_0x555555f9eef0;  1 drivers
v0x555555f69cf0_0 .var "pkt_state", 31 0;
v0x555555f69d90_0 .net "reset", 0 0, v0x555555f7e930_0;  alias, 1 drivers
v0x555555f69e30_0 .var "se0_shift_reg", 7 0;
v0x555555f69ed0_0 .net "serial_tx_data", 0 0, L_0x555555f9f4b0;  1 drivers
v0x555555f69f90_0 .net "serial_tx_oe", 0 0, L_0x555555f9f550;  1 drivers
v0x555555f6a050_0 .net "serial_tx_se0", 0 0, L_0x555555f9f650;  1 drivers
v0x555555f6a110_0 .net "tx_data", 7 0, v0x555555f3bd40_0;  alias, 1 drivers
v0x555555f6a200_0 .net "tx_data_avail", 0 0, L_0x555555f96770;  alias, 1 drivers
v0x555555f6a2a0_0 .net "tx_data_avail_48", 0 0, L_0x555555f9f070;  1 drivers
v0x555555f6a340_0 .net "tx_data_get", 0 0, L_0x555555f9f2f0;  alias, 1 drivers
v0x555555f6a3e0_0 .var "tx_data_get_48", 0 0;
L_0x555555f9f4b0 .part v0x555555f69340_0, 0, 1;
L_0x555555f9f550 .part v0x555555f69740_0, 0, 1;
L_0x555555f9f650 .part v0x555555f69e30_0, 0, 1;
L_0x555555f9f750 .concat [ 5 1 0 0], v0x555555f68930_0, L_0x555555f9f4b0;
L_0x555555f9f8d0 .cmp/eq 6, L_0x555555f9f750, L_0x7f1a7ae4a188;
L_0x555555f9fa40 .part v0x555555f69e30_0, 0, 2;
L_0x555555f9fb30 .cmp/eq 2, L_0x555555f9fa40, L_0x7f1a7ae4a1d0;
L_0x555555fa00d0 .part v0x555555f690e0_0, 15, 1;
S_0x555555f64fb0 .scope module, "pkt_end_strobe" "strobe" 13 88, 12 1 0, S_0x555555f64890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "clk_out";
    .port_info 2 /INPUT 1 "strobe_in";
    .port_info 3 /OUTPUT 1 "strobe_out";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x555555f5f1a0 .param/l "DELAY" 0 12 10, +C4<00000000000000000000000000000010>;
P_0x555555f5f1e0 .param/l "WIDTH" 0 12 9, +C4<00000000000000000000000000000001>;
L_0x555555f9ff50 .functor XOR 1, L_0x555555f9fdc0, L_0x555555f9fe60, C4<0>, C4<0>;
L_0x555555fa0060 .functor BUFZ 1, v0x555555f65730_0, C4<0>, C4<0>, C4<0>;
v0x555555f653e0_0 .net *"_ivl_1", 0 0, L_0x555555f9fdc0;  1 drivers
v0x555555f654e0_0 .net *"_ivl_3", 0 0, L_0x555555f9fe60;  1 drivers
v0x555555f655c0_0 .net "clk_in", 0 0, v0x555555f7dec0_0;  alias, 1 drivers
v0x555555f65690_0 .net "clk_out", 0 0, v0x555555f7de20_0;  alias, 1 drivers
v0x555555f65730_0 .var "data", 0 0;
o0x7f1a7ae97f88 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555f657f0_0 .net "data_in", 0 0, o0x7f1a7ae97f88;  0 drivers
v0x555555f658d0_0 .net "data_out", 0 0, L_0x555555fa0060;  1 drivers
v0x555555f659b0_0 .var "flag", 0 0;
v0x555555f65a70_0 .var "prev_strobe", 0 0;
v0x555555f65bc0_0 .net "strobe_in", 0 0, L_0x555555f9fc70;  alias, 1 drivers
v0x555555f65c80_0 .net "strobe_out", 0 0, L_0x555555f9ff50;  alias, 1 drivers
v0x555555f65d20_0 .var "sync", 2 0;
L_0x555555f9fdc0 .part v0x555555f65d20_0, 2, 1;
L_0x555555f9fe60 .part v0x555555f65d20_0, 1, 1;
S_0x555555f65f00 .scope module, "pkt_start_strobe" "strobe" 13 34, 12 1 0, S_0x555555f64890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "clk_out";
    .port_info 2 /INPUT 1 "strobe_in";
    .port_info 3 /OUTPUT 1 "strobe_out";
    .port_info 4 /INPUT 4 "data_in";
    .port_info 5 /OUTPUT 4 "data_out";
P_0x555555f66100 .param/l "DELAY" 0 12 10, +C4<00000000000000000000000000000010>;
P_0x555555f66140 .param/l "WIDTH" 0 12 9, +C4<00000000000000000000000000000100>;
L_0x555555f9eef0 .functor XOR 1, L_0x555555f9ed80, L_0x555555f9ee20, C4<0>, C4<0>;
L_0x555555f9efb0 .functor BUFZ 4, v0x555555f66690_0, C4<0000>, C4<0000>, C4<0000>;
v0x555555f66360_0 .net *"_ivl_1", 0 0, L_0x555555f9ed80;  1 drivers
v0x555555f66440_0 .net *"_ivl_3", 0 0, L_0x555555f9ee20;  1 drivers
v0x555555f66520_0 .net "clk_in", 0 0, v0x555555f7de20_0;  alias, 1 drivers
v0x555555f665f0_0 .net "clk_out", 0 0, v0x555555f7dec0_0;  alias, 1 drivers
v0x555555f66690_0 .var "data", 3 0;
v0x555555f667a0_0 .net "data_in", 3 0, L_0x555555f9ebc0;  alias, 1 drivers
v0x555555f66880_0 .net "data_out", 3 0, L_0x555555f9efb0;  alias, 1 drivers
v0x555555f66960_0 .var "flag", 0 0;
v0x555555f66a20_0 .var "prev_strobe", 0 0;
v0x555555f66ae0_0 .net "strobe_in", 0 0, L_0x555555f9eac0;  alias, 1 drivers
v0x555555f66ba0_0 .net "strobe_out", 0 0, L_0x555555f9eef0;  alias, 1 drivers
v0x555555f66c60_0 .var "sync", 2 0;
L_0x555555f9ed80 .part v0x555555f66c60_0, 2, 1;
L_0x555555f9ee20 .part v0x555555f66c60_0, 1, 1;
S_0x555555f66e40 .scope module, "tx_data_avail_buffer" "dflip" 13 41, 12 51 0, S_0x555555f64890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
v0x555555f67020_0 .net "clk", 0 0, v0x555555f7dec0_0;  alias, 1 drivers
v0x555555f670e0_0 .var "d", 2 0;
v0x555555f671c0_0 .net "in", 0 0, L_0x555555f96770;  alias, 1 drivers
v0x555555f672c0_0 .net "out", 0 0, L_0x555555f9f070;  alias, 1 drivers
L_0x555555f9f070 .part v0x555555f670e0_0, 2, 1;
S_0x555555f673c0 .scope module, "tx_data_get_strobe" "strobe" 13 50, 12 1 0, S_0x555555f64890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "clk_out";
    .port_info 2 /INPUT 1 "strobe_in";
    .port_info 3 /OUTPUT 1 "strobe_out";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x555555f675a0 .param/l "DELAY" 0 12 10, +C4<00000000000000000000000000000010>;
P_0x555555f675e0 .param/l "WIDTH" 0 12 9, +C4<00000000000000000000000000000001>;
L_0x555555f9f2f0 .functor XOR 1, L_0x555555f9f160, L_0x555555f9f200, C4<0>, C4<0>;
L_0x555555f9f440 .functor BUFZ 1, v0x555555f67b90_0, C4<0>, C4<0>, C4<0>;
v0x555555f67860_0 .net *"_ivl_1", 0 0, L_0x555555f9f160;  1 drivers
v0x555555f67940_0 .net *"_ivl_3", 0 0, L_0x555555f9f200;  1 drivers
v0x555555f67a20_0 .net "clk_in", 0 0, v0x555555f7dec0_0;  alias, 1 drivers
v0x555555f67af0_0 .net "clk_out", 0 0, v0x555555f7de20_0;  alias, 1 drivers
v0x555555f67b90_0 .var "data", 0 0;
o0x7f1a7ae98648 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555f67ca0_0 .net "data_in", 0 0, o0x7f1a7ae98648;  0 drivers
v0x555555f67d80_0 .net "data_out", 0 0, L_0x555555f9f440;  1 drivers
v0x555555f67e60_0 .var "flag", 0 0;
v0x555555f67f20_0 .var "prev_strobe", 0 0;
v0x555555f67fe0_0 .net "strobe_in", 0 0, v0x555555f6a3e0_0;  1 drivers
v0x555555f680a0_0 .net "strobe_out", 0 0, L_0x555555f9f2f0;  alias, 1 drivers
v0x555555f68140_0 .var "sync", 2 0;
L_0x555555f9f160 .part v0x555555f68140_0, 2, 1;
L_0x555555f9f200 .part v0x555555f68140_0, 1, 1;
S_0x555555f6a5c0 .scope module, "usb_fs_tx_mux_inst" "usb_fs_tx_mux" 6 207, 14 1 0, S_0x555555f33440;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in_tx_pkt_start";
    .port_info 1 /INPUT 4 "in_tx_pid";
    .port_info 2 /INPUT 1 "out_tx_pkt_start";
    .port_info 3 /INPUT 4 "out_tx_pid";
    .port_info 4 /OUTPUT 1 "tx_pkt_start";
    .port_info 5 /OUTPUT 4 "tx_pid";
L_0x555555f9eac0 .functor OR 1, v0x555555f3c200_0, v0x555555f5c6d0_0, C4<0>, C4<0>;
v0x555555f6a840_0 .net "in_tx_pid", 3 0, v0x555555f3c060_0;  alias, 1 drivers
v0x555555f6a950_0 .net "in_tx_pkt_start", 0 0, v0x555555f3c200_0;  alias, 1 drivers
v0x555555f6aa20_0 .net "out_tx_pid", 3 0, v0x555555f5c560_0;  alias, 1 drivers
v0x555555f6ab20_0 .net "out_tx_pkt_start", 0 0, v0x555555f5c6d0_0;  alias, 1 drivers
v0x555555f6abf0_0 .net "tx_pid", 3 0, L_0x555555f9ebc0;  alias, 1 drivers
v0x555555f6ad30_0 .net "tx_pkt_start", 0 0, L_0x555555f9eac0;  alias, 1 drivers
L_0x555555f9ebc0 .functor MUXZ 4, v0x555555f3c060_0, v0x555555f5c560_0, v0x555555f5c6d0_0, C4<>;
S_0x555555f6d950 .scope module, "usb_spi_bridge_ep_inst" "usb_spi_bridge_ep" 3 166, 15 1 0, S_0x555555f0fb20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "out_ep_req";
    .port_info 3 /INPUT 1 "out_ep_grant";
    .port_info 4 /INPUT 1 "out_ep_data_avail";
    .port_info 5 /INPUT 1 "out_ep_setup";
    .port_info 6 /OUTPUT 1 "out_ep_data_get";
    .port_info 7 /INPUT 8 "out_ep_data";
    .port_info 8 /OUTPUT 1 "out_ep_stall";
    .port_info 9 /INPUT 1 "out_ep_acked";
    .port_info 10 /OUTPUT 1 "in_ep_req";
    .port_info 11 /INPUT 1 "in_ep_grant";
    .port_info 12 /INPUT 1 "in_ep_data_free";
    .port_info 13 /OUTPUT 1 "in_ep_data_put";
    .port_info 14 /OUTPUT 8 "in_ep_data";
    .port_info 15 /OUTPUT 1 "in_ep_data_done";
    .port_info 16 /OUTPUT 1 "in_ep_stall";
    .port_info 17 /INPUT 1 "in_ep_acked";
    .port_info 18 /OUTPUT 1 "spi_cs_b";
    .port_info 19 /OUTPUT 1 "spi_sck";
    .port_info 20 /OUTPUT 1 "spi_mosi";
    .port_info 21 /INPUT 1 "spi_miso";
    .port_info 22 /OUTPUT 1 "boot_to_user_design";
P_0x555555e33620 .param/l "CMD_DO_IN" 1 15 77, +C4<00000000000000000000000000001001>;
P_0x555555e33660 .param/l "CMD_DO_OUT" 1 15 76, +C4<00000000000000000000000000000111>;
P_0x555555e336a0 .param/l "CMD_IDLE" 1 15 67, +C4<00000000000000000000000000000000>;
P_0x555555e336e0 .param/l "CMD_OP_BOOT" 1 15 69, +C4<00000000000000000000000000000010>;
P_0x555555e33720 .param/l "CMD_PRE" 1 15 68, +C4<00000000000000000000000000000001>;
P_0x555555e33760 .param/l "CMD_SAVE_DIL_HI" 1 15 75, +C4<00000000000000000000000000000110>;
P_0x555555e337a0 .param/l "CMD_SAVE_DIL_LO" 1 15 74, +C4<00000000000000000000000000000101>;
P_0x555555e337e0 .param/l "CMD_SAVE_DOL_HI" 1 15 73, +C4<00000000000000000000000000000100>;
P_0x555555e33820 .param/l "CMD_SAVE_DOL_LO" 1 15 72, +C4<00000000000000000000000000000011>;
P_0x555555e33860 .param/l "SPI_END" 1 15 96, +C4<00000000000000000000000000000100>;
P_0x555555e338a0 .param/l "SPI_GET_BIT" 1 15 95, +C4<00000000000000000000000000000011>;
P_0x555555e338e0 .param/l "SPI_IDLE" 1 15 92, +C4<00000000000000000000000000000000>;
P_0x555555e33920 .param/l "SPI_SEND_BIT" 1 15 94, +C4<00000000000000000000000000000010>;
P_0x555555e33960 .param/l "SPI_START" 1 15 93, +C4<00000000000000000000000000000001>;
L_0x555555f935e0 .functor AND 1, L_0x555555fa0370, L_0x555555fa05a0, C4<1>, C4<1>;
L_0x555555f936f0 .functor AND 1, L_0x555555fa1420, L_0x555555fa14c0, C4<1>, C4<1>;
L_0x555555f93800 .functor BUFZ 1, L_0x555555fa05a0, C4<0>, C4<0>, C4<0>;
L_0x555555f938c0 .functor OR 1, v0x555555f6edd0_0, v0x555555f6ec50_0, C4<0>, C4<0>;
L_0x555555f93930 .functor AND 1, L_0x555555f938c0, L_0x555555fa0370, C4<1>, C4<1>;
L_0x555555f93cc0 .functor AND 1, L_0x555555fa0370, L_0x555555fa05a0, C4<1>, C4<1>;
v0x555555f6e5a0_0 .net *"_ivl_11", 0 0, L_0x555555f938c0;  1 drivers
L_0x7f1a7ae49570 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x555555f6e680_0 .net/2u *"_ivl_18", 3 0, L_0x7f1a7ae49570;  1 drivers
v0x555555f6e760_0 .var "boot_to_user_design", 0 0;
v0x555555f6e830_0 .net "clk", 0 0, v0x555555f7de20_0;  alias, 1 drivers
v0x555555f6e8d0_0 .var "cmd_state", 3 0;
v0x555555f6e9b0_0 .var "cmd_state_next", 3 0;
v0x555555f6ea90_0 .var "data_in_length", 15 0;
v0x555555f6eb70_0 .var "data_out_length", 15 0;
v0x555555f6ec50_0 .var "get_cmd_out_data", 0 0;
v0x555555f6ed10_0 .var "get_cmd_out_data_q", 0 0;
v0x555555f6edd0_0 .var "get_spi_out_data", 0 0;
v0x555555f6ee90_0 .var "get_spi_out_data_q", 0 0;
v0x555555f6ef50_0 .net "in_ep_acked", 0 0, L_0x555555fa21d0;  alias, 1 drivers
v0x555555f6f010_0 .net "in_ep_data", 7 0, L_0x555555f93a40;  alias, 1 drivers
v0x555555f6f0f0_0 .var "in_ep_data_done", 0 0;
v0x555555f6f1b0_0 .var "in_ep_data_done_i", 0 0;
v0x555555f6f270_0 .var "in_ep_data_done_q", 0 0;
v0x555555f6f330_0 .net "in_ep_data_free", 0 0, L_0x555555fa14c0;  alias, 1 drivers
v0x555555f6f3f0_0 .var "in_ep_data_put", 0 0;
v0x555555f6f4b0_0 .net "in_ep_grant", 0 0, L_0x555555fa1420;  alias, 1 drivers
v0x555555f6f570_0 .var "in_ep_req", 0 0;
v0x555555f6f630_0 .var "in_ep_req_i", 0 0;
v0x555555f6f6f0_0 .net "in_ep_stall", 0 0, L_0x7f1a7ae49528;  alias, 1 drivers
v0x555555f6f7b0_0 .net "out_data_ready", 0 0, L_0x555555f93cc0;  1 drivers
v0x555555f6f870_0 .var "out_data_valid", 0 0;
v0x555555f6f930_0 .net "out_ep_acked", 0 0, L_0x555555fa0af0;  alias, 1 drivers
v0x555555f6f9f0_0 .net "out_ep_data", 7 0, v0x555555f43040_0;  alias, 1 drivers
v0x555555f6fab0_0 .net "out_ep_data_avail", 0 0, L_0x555555fa05a0;  alias, 1 drivers
v0x555555f6fb70_0 .net "out_ep_data_get", 0 0, L_0x555555f93930;  alias, 1 drivers
v0x555555f6fc30_0 .net "out_ep_grant", 0 0, L_0x555555fa0370;  alias, 1 drivers
v0x555555f6fcf0_0 .net "out_ep_req", 0 0, L_0x555555f93800;  alias, 1 drivers
v0x555555f6fdb0_0 .net "out_ep_setup", 0 0, L_0x555555fa0850;  alias, 1 drivers
v0x555555f6fe70_0 .net "out_ep_stall", 0 0, L_0x7f1a7ae494e0;  alias, 1 drivers
v0x555555f70140_0 .var "put_spi_in_data", 0 0;
v0x555555f70200_0 .net "reset", 0 0, v0x555555f7e930_0;  alias, 1 drivers
v0x555555f702a0_0 .var "reset_spi_bit_counter", 0 0;
v0x555555f70360_0 .var "spi_bit_counter", 3 0;
v0x555555f70440_0 .net "spi_byte_done", 0 0, L_0x555555f93bd0;  1 drivers
v0x555555f70500_0 .net "spi_byte_in_xfr_ready", 0 0, L_0x555555f936f0;  1 drivers
v0x555555f705c0_0 .net "spi_byte_out_xfr_ready", 0 0, L_0x555555f935e0;  1 drivers
v0x555555f70680_0 .var "spi_cs_b", 0 0;
v0x555555f70740_0 .var "spi_dir_transition", 0 0;
v0x555555f70800_0 .var "spi_get_bit", 0 0;
v0x555555f708c0_0 .var "spi_get_bit_q", 0 0;
v0x555555f70980_0 .var "spi_has_more_in_bytes", 0 0;
v0x555555f70a40_0 .var "spi_has_more_out_bytes", 0 0;
v0x555555f70b00_0 .var "spi_in_data", 8 0;
v0x555555f70be0_0 .net "spi_miso", 0 0, L_0x555555fa26c0;  alias, 1 drivers
v0x555555f70ca0_0 .net "spi_mosi", 0 0, L_0x555555f93b30;  alias, 1 drivers
v0x555555f70d60_0 .var "spi_out_data", 8 0;
v0x555555f70e40_0 .var "spi_put_last_in_byte", 0 0;
v0x555555f70f00_0 .var "spi_sck", 0 0;
v0x555555f70fc0_0 .var "spi_send_bit", 0 0;
v0x555555f71080_0 .var "spi_start_new_xfr", 0 0;
v0x555555f71140_0 .var "spi_state", 2 0;
v0x555555f71220_0 .var "spi_state_next", 2 0;
v0x555555f71300_0 .var "update_spi_byte_counters", 0 0;
E_0x555555f5d500/0 .event anyedge, v0x555555f71140_0, v0x555555f71080_0, v0x555555f70a40_0, v0x555555f70980_0;
E_0x555555f5d500/1 .event anyedge, v0x555555f70740_0, v0x555555f70440_0, v0x555555f705c0_0, v0x555555f70500_0;
E_0x555555f5d500/2 .event anyedge, v0x555555f70e40_0;
E_0x555555f5d500 .event/or E_0x555555f5d500/0, E_0x555555f5d500/1, E_0x555555f5d500/2;
E_0x555555f6e520/0 .event anyedge, v0x555555f6e8d0_0, v0x555555f6f7b0_0, v0x555555f6f870_0, v0x555555eb3230_0;
E_0x555555f6e520/1 .event anyedge, v0x555555f6eb70_0, v0x555555f6ea90_0;
E_0x555555f6e520 .event/or E_0x555555f6e520/0, E_0x555555f6e520/1;
L_0x555555f93a40 .part v0x555555f70b00_0, 0, 8;
L_0x555555f93b30 .part v0x555555f70d60_0, 8, 1;
L_0x555555f93bd0 .cmp/eq 4, v0x555555f70360_0, L_0x7f1a7ae49570;
S_0x555555f75470 .scope task, "expect_usb_ack" "expect_usb_ack" 2 531, 2 531 0, S_0x555555e8a230;
 .timescale -12 -12;
TD_top_tb.expect_usb_ack ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x555555f76440_0, 0, 4;
    %fork TD_top_tb.expect_usb_handshake, S_0x555555f76260;
    %join;
    %end;
S_0x555555f75650 .scope task, "expect_usb_data" "expect_usb_data" 2 549, 2 549 0, S_0x555555e8a230;
 .timescale -12 -12;
v0x555555f75880_0 .var "data", 1023 0;
v0x555555f75940_0 .var "length", 10 0;
v0x555555f75a20_0 .var "pid", 3 0;
TD_top_tb.expect_usb_data ;
    %load/vec4 v0x555555f75880_0;
    %pad/u 512;
    %store/vec4 v0x555555ea7500_0, 0, 512;
    %load/vec4 v0x555555f75940_0;
    %store/vec4 v0x555555ea27b0_0, 0, 11;
    %fork TD_top_tb.calc_crc16, S_0x555555f0dad0;
    %join;
    %load/vec4 v0x555555f75a20_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555f7e850_0, 4, 4;
    %load/vec4 v0x555555f75a20_0;
    %inv;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555f7e850_0, 4, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f7e440_0, 0, 32;
T_3.6 ; Top of for-loop 
    %load/vec4 v0x555555f7e440_0;
    %load/vec4 v0x555555f75940_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v0x555555f75880_0;
    %load/vec4 v0x555555f7e440_0;
    %part/s 1;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555f7e440_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4 v0x555555f7e850_0, 4, 1;
T_3.8 ; for-loop step statement
    %load/vec4 v0x555555f7e440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555f7e440_0, 0, 32;
    %jmp T_3.6;
T_3.7 ; for-loop exit label
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 15, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555f75940_0;
    %pad/u 32;
    %add;
    %addi 0, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555f7e850_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 14, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555f75940_0;
    %pad/u 32;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555f7e850_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 13, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555f75940_0;
    %pad/u 32;
    %add;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555f7e850_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 12, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555f75940_0;
    %pad/u 32;
    %add;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555f7e850_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 11, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555f75940_0;
    %pad/u 32;
    %add;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555f7e850_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 10, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555f75940_0;
    %pad/u 32;
    %add;
    %addi 5, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555f7e850_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 9, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555f75940_0;
    %pad/u 32;
    %add;
    %addi 6, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555f7e850_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 8, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555f75940_0;
    %pad/u 32;
    %add;
    %addi 7, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555f7e850_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 7, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555f75940_0;
    %pad/u 32;
    %add;
    %addi 8, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555f7e850_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 6, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555f75940_0;
    %pad/u 32;
    %add;
    %addi 9, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555f7e850_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 5, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555f75940_0;
    %pad/u 32;
    %add;
    %addi 10, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555f7e850_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 4, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555f75940_0;
    %pad/u 32;
    %add;
    %addi 11, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555f7e850_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 3, 3;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555f75940_0;
    %pad/u 32;
    %add;
    %addi 12, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555f7e850_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 2, 3;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555f75940_0;
    %pad/u 32;
    %add;
    %addi 13, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555f7e850_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 1, 2;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555f75940_0;
    %pad/u 32;
    %add;
    %addi 14, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555f7e850_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 0, 2;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555f75940_0;
    %pad/u 32;
    %add;
    %addi 15, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555f7e850_0, 4, 1;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555f75940_0;
    %pad/u 32;
    %add;
    %addi 16, 0, 32;
    %store/vec4 v0x555555f7e440_0, 0, 32;
T_3.9 ; Top of for-loop 
    %load/vec4 v0x555555f7e440_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_3.10, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x555555f7e440_0;
    %store/vec4 v0x555555f7e850_0, 4, 1;
T_3.11 ; for-loop step statement
    %load/vec4 v0x555555f7e440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555f7e440_0, 0, 32;
    %jmp T_3.9;
T_3.10 ; for-loop exit label
    %fork TD_top_tb.get_usb_raw, S_0x555555f76940;
    %join;
    %load/vec4 v0x555555f76b20_0;
    %store/vec4 v0x555555f7f790_0, 0, 1024;
    %load/vec4 v0x555555f76c20_0;
    %store/vec4 v0x555555f7f910_0, 0, 11;
    %load/vec4 v0x555555f7f910_0;
    %pad/u 32;
    %load/vec4 v0x555555f75940_0;
    %pad/u 32;
    %addi 24, 0, 32;
    %cmp/ne;
    %jmp/0xz  T_3.12, 6;
    %vpi_call 2 589 "$display", "%d ERROR (%m): %s. usb_tx_len != length + 24", $time, "data length" {0 0 0};
    %vpi_call 2 590 "$display", "    actual:   %x", v0x555555f7f910_0 {0 0 0};
    %load/vec4 v0x555555f75940_0;
    %pad/u 32;
    %addi 24, 0, 32;
    %vpi_call 2 591 "$display", "    expected: %x", S<0,vec4,u32> {1 0 0};
T_3.12 ;
    %load/vec4 v0x555555f7f790_0;
    %load/vec4 v0x555555f7e850_0;
    %cmp/ne;
    %jmp/0xz  T_3.14, 6;
    %vpi_call 2 590 "$display", "%d ERROR (%m): %s. usb_tx_data != raw_usb_data", $time, "data mismatch" {0 0 0};
    %vpi_call 2 591 "$display", "    actual:   %x", v0x555555f7f790_0 {0 0 0};
    %vpi_call 2 592 "$display", "    expected: %x", v0x555555f7e850_0 {0 0 0};
T_3.14 ;
    %load/vec4 v0x555555f7f910_0;
    %parti/s 3, 0, 2;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_3.16, 6;
    %vpi_call 2 591 "$display", "%d ERROR (%m): %s. usb_tx_len[2:0] != 3'b000", $time, "data packet lengths are a multiple of 8 bits" {0 0 0};
    %vpi_call 2 592 "$display", "    actual:   %x", &PV<v0x555555f7f910_0, 0, 3> {0 0 0};
    %vpi_call 2 593 "$display", "    expected: %x", 3'b000 {0 0 0};
T_3.16 ;
    %load/vec4 v0x555555f7f790_0;
    %parti/s 4, 4, 4;
    %load/vec4 v0x555555f7f790_0;
    %parti/s 4, 0, 2;
    %inv;
    %cmp/ne;
    %jmp/0xz  T_3.18, 6;
    %vpi_call 2 592 "$display", "%d ERROR (%m): %s. usb_tx_data[7:4] != ~usb_tx_data[3:0]", $time, "pid complement mismatch" {0 0 0};
    %vpi_call 2 593 "$display", "    actual:   %x", &PV<v0x555555f7f790_0, 4, 4> {0 0 0};
    %load/vec4 v0x555555f7f790_0;
    %parti/s 4, 0, 2;
    %inv;
    %vpi_call 2 594 "$display", "    expected: %x", S<0,vec4,u4> {1 0 0};
T_3.18 ;
    %load/vec4 v0x555555f7f790_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x555555f75a20_0;
    %cmp/ne;
    %jmp/0xz  T_3.20, 6;
    %vpi_call 2 593 "$display", "%d ERROR (%m): %s. usb_tx_data[3:0] != pid", $time, "data pid mismatch" {0 0 0};
    %vpi_call 2 594 "$display", "    actual:   %x", &PV<v0x555555f7f790_0, 0, 4> {0 0 0};
    %vpi_call 2 595 "$display", "    expected: %x", v0x555555f75a20_0 {0 0 0};
T_3.20 ;
    %end;
S_0x555555f75ae0 .scope task, "expect_usb_data0" "expect_usb_data0" 2 603, 2 603 0, S_0x555555e8a230;
 .timescale -12 -12;
v0x555555f75cc0_0 .var "data", 1023 0;
v0x555555f75dc0_0 .var "length", 10 0;
TD_top_tb.expect_usb_data0 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555555f75a20_0, 0, 4;
    %load/vec4 v0x555555f75cc0_0;
    %store/vec4 v0x555555f75880_0, 0, 1024;
    %load/vec4 v0x555555f75dc0_0;
    %store/vec4 v0x555555f75940_0, 0, 11;
    %fork TD_top_tb.expect_usb_data, S_0x555555f75650;
    %join;
    %end;
S_0x555555f75ea0 .scope task, "expect_usb_data1" "expect_usb_data1" 2 595, 2 595 0, S_0x555555e8a230;
 .timescale -12 -12;
v0x555555f76080_0 .var "data", 1023 0;
v0x555555f76180_0 .var "length", 10 0;
TD_top_tb.expect_usb_data1 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x555555f75a20_0, 0, 4;
    %load/vec4 v0x555555f76080_0;
    %store/vec4 v0x555555f75880_0, 0, 1024;
    %load/vec4 v0x555555f76180_0;
    %store/vec4 v0x555555f75940_0, 0, 11;
    %fork TD_top_tb.expect_usb_data, S_0x555555f75650;
    %join;
    %end;
S_0x555555f76260 .scope task, "expect_usb_handshake" "expect_usb_handshake" 2 521, 2 521 0, S_0x555555e8a230;
 .timescale -12 -12;
v0x555555f76440_0 .var "pid", 3 0;
TD_top_tb.expect_usb_handshake ;
    %fork TD_top_tb.get_usb_raw, S_0x555555f76940;
    %join;
    %load/vec4 v0x555555f76b20_0;
    %store/vec4 v0x555555f7f790_0, 0, 1024;
    %load/vec4 v0x555555f76c20_0;
    %store/vec4 v0x555555f7f910_0, 0, 11;
    %load/vec4 v0x555555f7f910_0;
    %pad/u 32;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_6.22, 6;
    %vpi_call 2 527 "$display", "%d ERROR (%m): %s. usb_tx_len != 8", $time, "handshake packets are 8 bits long" {0 0 0};
    %vpi_call 2 528 "$display", "    actual:   %x", v0x555555f7f910_0 {0 0 0};
    %vpi_call 2 529 "$display", "    expected: %x", 32'sb00000000000000000000000000001000 {0 0 0};
T_6.22 ;
    %load/vec4 v0x555555f7f790_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x555555f76440_0;
    %cmp/ne;
    %jmp/0xz  T_6.24, 6;
    %vpi_call 2 528 "$display", "%d ERROR (%m): %s. usb_tx_data[3:0] != pid", $time, "handshake pid mismatch" {0 0 0};
    %vpi_call 2 529 "$display", "    actual:   %x", &PV<v0x555555f7f790_0, 0, 4> {0 0 0};
    %vpi_call 2 530 "$display", "    expected: %x", v0x555555f76440_0 {0 0 0};
T_6.24 ;
    %load/vec4 v0x555555f7f790_0;
    %parti/s 4, 4, 4;
    %load/vec4 v0x555555f7f790_0;
    %parti/s 4, 0, 2;
    %inv;
    %cmp/ne;
    %jmp/0xz  T_6.26, 6;
    %vpi_call 2 529 "$display", "%d ERROR (%m): %s. usb_tx_data[7:4] != ~usb_tx_data[3:0]", $time, "pid complement mismatch" {0 0 0};
    %vpi_call 2 530 "$display", "    actual:   %x", &PV<v0x555555f7f790_0, 4, 4> {0 0 0};
    %load/vec4 v0x555555f7f790_0;
    %parti/s 4, 0, 2;
    %inv;
    %vpi_call 2 531 "$display", "    expected: %x", S<0,vec4,u4> {1 0 0};
T_6.26 ;
    %end;
S_0x555555f76540 .scope task, "expect_usb_nak" "expect_usb_nak" 2 537, 2 537 0, S_0x555555e8a230;
 .timescale -12 -12;
TD_top_tb.expect_usb_nak ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x555555f76440_0, 0, 4;
    %fork TD_top_tb.expect_usb_handshake, S_0x555555f76260;
    %join;
    %end;
S_0x555555f767b0 .scope task, "expect_usb_stall" "expect_usb_stall" 2 543, 2 543 0, S_0x555555e8a230;
 .timescale -12 -12;
TD_top_tb.expect_usb_stall ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x555555f76440_0, 0, 4;
    %fork TD_top_tb.expect_usb_handshake, S_0x555555f76260;
    %join;
    %end;
S_0x555555f76940 .scope task, "get_usb_raw" "get_usb_raw" 2 462, 2 462 0, S_0x555555e8a230;
 .timescale -12 -12;
v0x555555f76b20_0 .var "data", 1023 0;
v0x555555f76c20_0 .var "length", 10 0;
TD_top_tb.get_usb_raw ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x555555f76c20_0, 0, 11;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555f7f0a0_0, 0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555555f7e280_0, 0, 2;
T_9.28 ;
    %load/vec4 v0x555555f7f0a0_0;
    %cmpi/ne 84, 0, 8;
    %jmp/0xz T_9.29, 4;
    %load/vec4 v0x555555f7f0a0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x555555f7f630_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555f7f0a0_0, 0, 8;
    %load/vec4 v0x555555f7f630_0;
    %store/vec4 v0x555555f7e790_0, 0, 1;
    %delay 83328, 0;
    %jmp T_9.28;
T_9.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f7e360_0, 0, 32;
T_9.30 ;
    %load/vec4 v0x555555f7e280_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz T_9.31, 4;
    %load/vec4 v0x555555f7f630_0;
    %load/vec4 v0x555555f7f220_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555f7e280_0, 0, 2;
    %load/vec4 v0x555555f7e280_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_9.32, 4;
    %jmp T_9.33;
T_9.32 ;
    %load/vec4 v0x555555f7e360_0;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_9.34, 4;
    %load/vec4 v0x555555f7f630_0;
    %load/vec4 v0x555555f7e790_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.36, 8;
    %vpi_call 2 490 "$display", "%d ERROR (%m): %s. (usb_p_tx != prev_usb_p_tx) == FALSE", $time, "one '0' must follow six '1's" {0 0 0};
T_9.36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f7e360_0, 0, 32;
    %jmp T_9.35;
T_9.34 ;
    %load/vec4 v0x555555f76c20_0;
    %addi 1, 0, 11;
    %store/vec4 v0x555555f76c20_0, 0, 11;
    %load/vec4 v0x555555f7f630_0;
    %load/vec4 v0x555555f7e790_0;
    %cmp/e;
    %jmp/0xz  T_9.38, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x555555f76b20_0;
    %parti/s 1023, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555f76b20_0, 0, 1024;
    %load/vec4 v0x555555f7e360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555f7e360_0, 0, 32;
    %jmp T_9.39;
T_9.38 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x555555f76b20_0;
    %parti/s 1023, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555f76b20_0, 0, 1024;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f7e360_0, 0, 32;
T_9.39 ;
T_9.35 ;
T_9.33 ;
    %load/vec4 v0x555555f7f630_0;
    %store/vec4 v0x555555f7e790_0, 0, 1;
    %delay 83328, 0;
    %jmp T_9.30;
T_9.31 ;
    %load/vec4 v0x555555f7f630_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.42, 4;
    %load/vec4 v0x555555f7f220_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.42;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.40, 8;
    %vpi_call 2 511 "$display", "%d ERROR (%m): %s. (usb_p_tx == 1'b0 && usb_n_tx == 1'b0) == FALSE", $time, "eop must have two se0 bits" {0 0 0};
T_9.40 ;
    %load/vec4 v0x555555f76b20_0;
    %pushi/vec4 1024, 0, 32;
    %load/vec4 v0x555555f76c20_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x555555f76b20_0, 0, 1024;
    %fork TD_top_tb.wait_usb_interpacket_delay, S_0x555555f7d600;
    %join;
    %end;
S_0x555555f76d00 .scope task, "prepare_spi_xfer" "prepare_spi_xfer" 2 118, 2 118 0, S_0x555555e8a230;
 .timescale -12 -12;
v0x555555f76ee0_0 .var "new_length", 31 0;
v0x555555f76fe0_0 .var "new_miso_data", 8192 0;
v0x555555f770c0_0 .var "new_mosi_data", 8192 0;
TD_top_tb.prepare_spi_xfer ;
    %load/vec4 v0x555555f770c0_0;
    %store/vec4 v0x555555f7e6b0_0, 0, 8193;
    %load/vec4 v0x555555f76fe0_0;
    %store/vec4 v0x555555f7e5f0_0, 0, 8193;
    %load/vec4 v0x555555f76ee0_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x555555f7eed0_0, 0;
    %load/vec4 v0x555555f76ee0_0;
    %assign/vec4 v0x555555f7ed00_0, 0;
    %end;
S_0x555555f77180 .scope task, "send_usb_ack" "send_usb_ack" 2 272, 2 272 0, S_0x555555e8a230;
 .timescale -12 -12;
TD_top_tb.send_usb_ack ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x555555f78c80_0, 0, 4;
    %fork TD_top_tb.send_usb_handshake, S_0x555555f78aa0;
    %join;
    %end;
S_0x555555f77360 .scope task, "send_usb_address_device" "send_usb_address_device" 2 628, 2 628 0, S_0x555555e8a230;
 .timescale -12 -12;
v0x555555f77540_0 .var "new_addr", 7 0;
v0x555555f77640_0 .var "old_addr", 7 0;
TD_top_tb.send_usb_address_device ;
    %load/vec4 v0x555555f77640_0;
    %store/vec4 v0x555555f77900_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x555555f77540_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 5, 0, 8;
    %concati/vec4 0, 0, 8;
    %store/vec4 v0x555555f77a00_0, 0, 64;
    %fork TD_top_tb.send_usb_ctrl_xfer, S_0x555555f77720;
    %join;
    %load/vec4 v0x555555f72f80_0;
    %cmpi/ne 30, 0, 7;
    %jmp/0xz  T_12.43, 6;
    %vpi_call 2 635 "$display", "%d ERROR (%m): %s. dut.dev_addr != 7'h1e", $time, "new device address" {0 0 0};
    %vpi_call 2 636 "$display", "    actual:   %x", v0x555555f72f80_0 {0 0 0};
    %vpi_call 2 637 "$display", "    expected: %x", 7'b0011110 {0 0 0};
T_12.43 ;
    %end;
S_0x555555f77720 .scope task, "send_usb_ctrl_xfer" "send_usb_ctrl_xfer" 2 611, 2 611 0, S_0x555555e8a230;
 .timescale -12 -12;
v0x555555f77900_0 .var "addr", 7 0;
v0x555555f77a00_0 .var "setup_data", 63 0;
TD_top_tb.send_usb_ctrl_xfer ;
    %load/vec4 v0x555555f77900_0;
    %pad/u 7;
    %store/vec4 v0x555555f7ad20_0, 0, 7;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555f7ae20_0, 0, 4;
    %fork TD_top_tb.send_usb_setup, S_0x555555f7ab40;
    %join;
    %load/vec4 v0x555555f77a00_0;
    %pad/u 512;
    %store/vec4 v0x555555f78140_0, 0, 512;
    %pushi/vec4 64, 0, 11;
    %store/vec4 v0x555555f78240_0, 0, 11;
    %fork TD_top_tb.send_usb_data0, S_0x555555f77f60;
    %join;
    %fork TD_top_tb.expect_usb_ack, S_0x555555f75470;
    %join;
    %load/vec4 v0x555555f77900_0;
    %pad/u 7;
    %store/vec4 v0x555555f78f60_0, 0, 7;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555f79060_0, 0, 4;
    %fork TD_top_tb.send_usb_in, S_0x555555f78d80;
    %join;
    %pushi/vec4 0, 0, 1024;
    %store/vec4 v0x555555f76080_0, 0, 1024;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x555555f76180_0, 0, 11;
    %fork TD_top_tb.expect_usb_data1, S_0x555555f75ea0;
    %join;
    %fork TD_top_tb.send_usb_ack, S_0x555555f77180;
    %join;
    %end;
S_0x555555f77ae0 .scope task, "send_usb_data" "send_usb_data" 2 390, 2 390 0, S_0x555555e8a230;
 .timescale -12 -12;
v0x555555f77cc0_0 .var "data", 511 0;
v0x555555f77dc0_0 .var "length", 10 0;
v0x555555f77ea0_0 .var "pid", 3 0;
TD_top_tb.send_usb_data ;
    %load/vec4 v0x555555f77cc0_0;
    %store/vec4 v0x555555ea7500_0, 0, 512;
    %load/vec4 v0x555555f77dc0_0;
    %store/vec4 v0x555555ea27b0_0, 0, 11;
    %fork TD_top_tb.calc_crc16, S_0x555555f0dad0;
    %join;
    %load/vec4 v0x555555f77ea0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555f7e850_0, 4, 4;
    %load/vec4 v0x555555f77ea0_0;
    %inv;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555f7e850_0, 4, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f7e440_0, 0, 32;
T_14.45 ; Top of for-loop 
    %load/vec4 v0x555555f7e440_0;
    %load/vec4 v0x555555f77dc0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_14.46, 5;
    %load/vec4 v0x555555f77cc0_0;
    %load/vec4 v0x555555f7e440_0;
    %part/s 1;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555f7e440_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4 v0x555555f7e850_0, 4, 1;
T_14.47 ; for-loop step statement
    %load/vec4 v0x555555f7e440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555f7e440_0, 0, 32;
    %jmp T_14.45;
T_14.46 ; for-loop exit label
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 15, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555f77dc0_0;
    %pad/u 32;
    %add;
    %addi 0, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555f7e850_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 14, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555f77dc0_0;
    %pad/u 32;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555f7e850_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 13, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555f77dc0_0;
    %pad/u 32;
    %add;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555f7e850_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 12, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555f77dc0_0;
    %pad/u 32;
    %add;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555f7e850_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 11, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555f77dc0_0;
    %pad/u 32;
    %add;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555f7e850_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 10, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555f77dc0_0;
    %pad/u 32;
    %add;
    %addi 5, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555f7e850_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 9, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555f77dc0_0;
    %pad/u 32;
    %add;
    %addi 6, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555f7e850_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 8, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555f77dc0_0;
    %pad/u 32;
    %add;
    %addi 7, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555f7e850_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 7, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555f77dc0_0;
    %pad/u 32;
    %add;
    %addi 8, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555f7e850_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 6, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555f77dc0_0;
    %pad/u 32;
    %add;
    %addi 9, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555f7e850_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 5, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555f77dc0_0;
    %pad/u 32;
    %add;
    %addi 10, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555f7e850_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 4, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555f77dc0_0;
    %pad/u 32;
    %add;
    %addi 11, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555f7e850_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 3, 3;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555f77dc0_0;
    %pad/u 32;
    %add;
    %addi 12, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555f7e850_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 2, 3;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555f77dc0_0;
    %pad/u 32;
    %add;
    %addi 13, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555f7e850_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 1, 2;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555f77dc0_0;
    %pad/u 32;
    %add;
    %addi 14, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555f7e850_0, 4, 1;
    %load/vec4 v0x555555f7df60_0;
    %parti/s 1, 0, 2;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555f77dc0_0;
    %pad/u 32;
    %add;
    %addi 15, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555f7e850_0, 4, 1;
    %load/vec4 v0x555555f7e850_0;
    %store/vec4 v0x555555f7a500_0, 0, 1024;
    %pushi/vec4 8, 0, 11;
    %load/vec4 v0x555555f77dc0_0;
    %add;
    %addi 16, 0, 11;
    %store/vec4 v0x555555f7a400_0, 0, 11;
    %fork TD_top_tb.send_usb_raw, S_0x555555f7a220;
    %join;
    %end;
S_0x555555f77f60 .scope task, "send_usb_data0" "send_usb_data0" 2 424, 2 424 0, S_0x555555e8a230;
 .timescale -12 -12;
v0x555555f78140_0 .var "data", 511 0;
v0x555555f78240_0 .var "length", 10 0;
TD_top_tb.send_usb_data0 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555555f77ea0_0, 0, 4;
    %load/vec4 v0x555555f78140_0;
    %store/vec4 v0x555555f77cc0_0, 0, 512;
    %load/vec4 v0x555555f78240_0;
    %store/vec4 v0x555555f77dc0_0, 0, 11;
    %fork TD_top_tb.send_usb_data, S_0x555555f77ae0;
    %join;
    %end;
S_0x555555f78320 .scope task, "send_usb_data1" "send_usb_data1" 2 432, 2 432 0, S_0x555555e8a230;
 .timescale -12 -12;
v0x555555f78500_0 .var "data", 511 0;
v0x555555f78600_0 .var "length", 10 0;
TD_top_tb.send_usb_data1 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x555555f77ea0_0, 0, 4;
    %load/vec4 v0x555555f78500_0;
    %store/vec4 v0x555555f77cc0_0, 0, 512;
    %load/vec4 v0x555555f78600_0;
    %store/vec4 v0x555555f77dc0_0, 0, 11;
    %fork TD_top_tb.send_usb_data, S_0x555555f77ae0;
    %join;
    %end;
S_0x555555f786e0 .scope task, "send_usb_data2" "send_usb_data2" 2 440, 2 440 0, S_0x555555e8a230;
 .timescale -12 -12;
v0x555555f788c0_0 .var "data", 511 0;
v0x555555f789c0_0 .var "length", 10 0;
TD_top_tb.send_usb_data2 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x555555f77ea0_0, 0, 4;
    %load/vec4 v0x555555f788c0_0;
    %store/vec4 v0x555555f77cc0_0, 0, 512;
    %load/vec4 v0x555555f789c0_0;
    %store/vec4 v0x555555f77dc0_0, 0, 11;
    %fork TD_top_tb.send_usb_data, S_0x555555f77ae0;
    %join;
    %end;
S_0x555555f78aa0 .scope task, "send_usb_handshake" "send_usb_handshake" 2 265, 2 265 0, S_0x555555e8a230;
 .timescale -12 -12;
v0x555555f78c80_0 .var "pid", 3 0;
TD_top_tb.send_usb_handshake ;
    %load/vec4 v0x555555f78c80_0;
    %inv;
    %load/vec4 v0x555555f78c80_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1024;
    %store/vec4 v0x555555f7a500_0, 0, 1024;
    %pushi/vec4 8, 0, 11;
    %store/vec4 v0x555555f7a400_0, 0, 11;
    %fork TD_top_tb.send_usb_raw, S_0x555555f7a220;
    %join;
    %end;
S_0x555555f78d80 .scope task, "send_usb_in" "send_usb_in" 2 324, 2 324 0, S_0x555555e8a230;
 .timescale -12 -12;
v0x555555f78f60_0 .var "addr", 6 0;
v0x555555f79060_0 .var "endp", 3 0;
TD_top_tb.send_usb_in ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x555555f7b6a0_0, 0, 4;
    %load/vec4 v0x555555f79060_0;
    %load/vec4 v0x555555f78f60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555f7b5a0_0, 0, 11;
    %fork TD_top_tb.send_usb_token, S_0x555555f7b3c0;
    %join;
    %end;
S_0x555555f79140 .scope task, "send_usb_j" "send_usb_j" 2 189, 2 189 0, S_0x555555e8a230;
 .timescale -12 -12;
TD_top_tb.send_usb_j ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555f7a8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f7a7c0_0, 0, 1;
    %fork TD_top_tb.send_usb_raw_bit, S_0x555555f7a5e0;
    %join;
    %end;
S_0x555555f79320 .scope task, "send_usb_k" "send_usb_k" 2 183, 2 183 0, S_0x555555e8a230;
 .timescale -12 -12;
TD_top_tb.send_usb_k ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f7a8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555f7a7c0_0, 0, 1;
    %fork TD_top_tb.send_usb_raw_bit, S_0x555555f7a5e0;
    %join;
    %end;
S_0x555555f79500 .scope task, "send_usb_mdata" "send_usb_mdata" 2 448, 2 448 0, S_0x555555e8a230;
 .timescale -12 -12;
v0x555555f796e0_0 .var "data", 511 0;
v0x555555f797e0_0 .var "length", 10 0;
TD_top_tb.send_usb_mdata ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555555f77ea0_0, 0, 4;
    %load/vec4 v0x555555f796e0_0;
    %store/vec4 v0x555555f77cc0_0, 0, 512;
    %load/vec4 v0x555555f797e0_0;
    %store/vec4 v0x555555f77dc0_0, 0, 11;
    %fork TD_top_tb.send_usb_data, S_0x555555f77ae0;
    %join;
    %end;
S_0x555555f798c0 .scope task, "send_usb_nak" "send_usb_nak" 2 278, 2 278 0, S_0x555555e8a230;
 .timescale -12 -12;
TD_top_tb.send_usb_nak ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x555555f78c80_0, 0, 4;
    %fork TD_top_tb.send_usb_handshake, S_0x555555f78aa0;
    %join;
    %end;
S_0x555555f79aa0 .scope task, "send_usb_nyet" "send_usb_nyet" 2 290, 2 290 0, S_0x555555e8a230;
 .timescale -12 -12;
TD_top_tb.send_usb_nyet ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x555555f78c80_0, 0, 4;
    %fork TD_top_tb.send_usb_handshake, S_0x555555f78aa0;
    %join;
    %end;
S_0x555555f79c80 .scope task, "send_usb_out" "send_usb_out" 2 332, 2 332 0, S_0x555555e8a230;
 .timescale -12 -12;
v0x555555f79e60_0 .var "addr", 6 0;
v0x555555f79f60_0 .var "endp", 3 0;
TD_top_tb.send_usb_out ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555555f7b6a0_0, 0, 4;
    %load/vec4 v0x555555f79f60_0;
    %load/vec4 v0x555555f79e60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555f7b5a0_0, 0, 11;
    %fork TD_top_tb.send_usb_token, S_0x555555f7b3c0;
    %join;
    %end;
S_0x555555f7a040 .scope task, "send_usb_port_reset" "send_usb_port_reset" 2 201, 2 201 0, S_0x555555e8a230;
 .timescale -12 -12;
TD_top_tb.send_usb_port_reset ;
    %fork TD_top_tb.send_usb_se0, S_0x555555f7a960;
    %join;
    %delay 1250000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555f7e930_0, 0, 1;
    %fork TD_top_tb.send_usb_j, S_0x555555f79140;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f7e930_0, 0, 1;
    %end;
S_0x555555f7a220 .scope task, "send_usb_raw" "send_usb_raw" 2 214, 2 214 0, S_0x555555e8a230;
 .timescale -12 -12;
v0x555555f7a400_0 .var "length", 10 0;
v0x555555f7a500_0 .var "payload", 1023 0;
TD_top_tb.send_usb_raw ;
    %fork TD_top_tb.send_usb_k, S_0x555555f79320;
    %join;
    %fork TD_top_tb.send_usb_j, S_0x555555f79140;
    %join;
    %fork TD_top_tb.send_usb_k, S_0x555555f79320;
    %join;
    %fork TD_top_tb.send_usb_j, S_0x555555f79140;
    %join;
    %fork TD_top_tb.send_usb_k, S_0x555555f79320;
    %join;
    %fork TD_top_tb.send_usb_j, S_0x555555f79140;
    %join;
    %fork TD_top_tb.send_usb_k, S_0x555555f79320;
    %join;
    %fork TD_top_tb.send_usb_k, S_0x555555f79320;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f7eab0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555555f7e9d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f7e440_0, 0, 32;
T_27.48 ; Top of for-loop 
    %load/vec4 v0x555555f7e440_0;
    %load/vec4 v0x555555f7a400_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_27.49, 5;
    %load/vec4 v0x555555f7a500_0;
    %load/vec4 v0x555555f7e440_0;
    %part/s 1;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.51, 8;
    %load/vec4 v0x555555f7eab0_0;
    %nor/r;
    %store/vec4 v0x555555f7eab0_0, 0, 1;
T_27.51 ;
    %load/vec4 v0x555555f7eab0_0;
    %store/vec4 v0x555555f7a8a0_0, 0, 1;
    %load/vec4 v0x555555f7eab0_0;
    %nor/r;
    %store/vec4 v0x555555f7a7c0_0, 0, 1;
    %fork TD_top_tb.send_usb_raw_bit, S_0x555555f7a5e0;
    %join;
    %load/vec4 v0x555555f7a500_0;
    %load/vec4 v0x555555f7e440_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.53, 8;
    %load/vec4 v0x555555f7e9d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555f7e9d0_0, 0, 32;
    %jmp T_27.54;
T_27.53 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f7e9d0_0, 0, 32;
T_27.54 ;
    %load/vec4 v0x555555f7e9d0_0;
    %cmpi/s 6, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_27.55, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f7e9d0_0, 0, 32;
    %load/vec4 v0x555555f7eab0_0;
    %nor/r;
    %store/vec4 v0x555555f7eab0_0, 0, 1;
    %load/vec4 v0x555555f7eab0_0;
    %store/vec4 v0x555555f7a8a0_0, 0, 1;
    %load/vec4 v0x555555f7eab0_0;
    %nor/r;
    %store/vec4 v0x555555f7a7c0_0, 0, 1;
    %fork TD_top_tb.send_usb_raw_bit, S_0x555555f7a5e0;
    %join;
T_27.55 ;
T_27.50 ; for-loop step statement
    %load/vec4 v0x555555f7e440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555f7e440_0, 0, 32;
    %jmp T_27.48;
T_27.49 ; for-loop exit label
    %fork TD_top_tb.send_usb_se0, S_0x555555f7a960;
    %join;
    %fork TD_top_tb.send_usb_se0, S_0x555555f7a960;
    %join;
    %fork TD_top_tb.send_usb_j, S_0x555555f79140;
    %join;
    %fork TD_top_tb.wait_usb_interpacket_delay, S_0x555555f7d600;
    %join;
    %end;
S_0x555555f7a5e0 .scope task, "send_usb_raw_bit" "send_usb_raw_bit" 2 173, 2 173 0, S_0x555555e8a230;
 .timescale -12 -12;
v0x555555f7a7c0_0 .var "usbn", 0 0;
v0x555555f7a8a0_0 .var "usbp", 0 0;
TD_top_tb.send_usb_raw_bit ;
    %load/vec4 v0x555555f7a8a0_0;
    %assign/vec4 v0x555555f7f590_0, 0;
    %load/vec4 v0x555555f7a7c0_0;
    %assign/vec4 v0x555555f7f180_0, 0;
    %delay 83328, 0;
    %end;
S_0x555555f7a960 .scope task, "send_usb_se0" "send_usb_se0" 2 195, 2 195 0, S_0x555555e8a230;
 .timescale -12 -12;
TD_top_tb.send_usb_se0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f7a8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f7a7c0_0, 0, 1;
    %fork TD_top_tb.send_usb_raw_bit, S_0x555555f7a5e0;
    %join;
    %end;
S_0x555555f7ab40 .scope task, "send_usb_setup" "send_usb_setup" 2 340, 2 340 0, S_0x555555e8a230;
 .timescale -12 -12;
v0x555555f7ad20_0 .var "addr", 6 0;
v0x555555f7ae20_0 .var "endp", 3 0;
TD_top_tb.send_usb_setup ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x555555f7b6a0_0, 0, 4;
    %load/vec4 v0x555555f7ae20_0;
    %load/vec4 v0x555555f7ad20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555f7b5a0_0, 0, 11;
    %fork TD_top_tb.send_usb_token, S_0x555555f7b3c0;
    %join;
    %end;
S_0x555555f7af00 .scope task, "send_usb_sof" "send_usb_sof" 2 348, 2 348 0, S_0x555555e8a230;
 .timescale -12 -12;
v0x555555f7b0e0_0 .var "frame", 10 0;
TD_top_tb.send_usb_sof ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x555555f7b6a0_0, 0, 4;
    %load/vec4 v0x555555f7b0e0_0;
    %store/vec4 v0x555555f7b5a0_0, 0, 11;
    %fork TD_top_tb.send_usb_token, S_0x555555f7b3c0;
    %join;
    %end;
S_0x555555f7b1e0 .scope task, "send_usb_stall" "send_usb_stall" 2 284, 2 284 0, S_0x555555e8a230;
 .timescale -12 -12;
TD_top_tb.send_usb_stall ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x555555f78c80_0, 0, 4;
    %fork TD_top_tb.send_usb_handshake, S_0x555555f78aa0;
    %join;
    %end;
S_0x555555f7b3c0 .scope task, "send_usb_token" "send_usb_token" 2 315, 2 315 0, S_0x555555e8a230;
 .timescale -12 -12;
v0x555555f7b5a0_0 .var "data", 10 0;
v0x555555f7b6a0_0 .var "pid", 3 0;
TD_top_tb.send_usb_token ;
    %load/vec4 v0x555555f7b5a0_0;
    %store/vec4 v0x555555e72870_0, 0, 11;
    %fork TD_top_tb.calc_crc5, S_0x555555f0f650;
    %join;
    %load/vec4 v0x555555f7e0e0_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0x555555f7e0e0_0;
    %parti/s 1, 1, 2;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555f7e0e0_0;
    %parti/s 1, 2, 3;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555f7e0e0_0;
    %parti/s 1, 3, 3;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555f7e0e0_0;
    %parti/s 1, 4, 4;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555f7b5a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555f7b6a0_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555f7b6a0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1024;
    %store/vec4 v0x555555f7a500_0, 0, 1024;
    %pushi/vec4 24, 0, 11;
    %store/vec4 v0x555555f7a400_0, 0, 11;
    %fork TD_top_tb.send_usb_raw, S_0x555555f7a220;
    %join;
    %end;
S_0x555555f7b780 .scope module, "vtg" "vlog_tap_generator" 2 42, 16 19 0, S_0x555555e8a230;
 .timescale -12 -12;
P_0x555555d93900 .param/l "MAX_FILENAME_LEN" 0 16 23, +C4<00000000000000000000010000000000>;
P_0x555555d93940 .param/l "MAX_STRING_LEN" 0 16 22, +C4<00000000000000000000000001010000>;
P_0x555555d93980 .param/l "NUM_TESTS" 0 16 21, +C4<00000000000000000000000000000000>;
P_0x555555d939c0 .param/str "TAPFILE" 0 16 20, "test.tap";
v0x555555f7ca60_0 .var/i "cur_tc", 31 0;
v0x555555f7cb60_0 .var/i "f", 31 0;
v0x555555f7cc40_0 .var/i "numtests", 31 0;
v0x555555f7cd00_0 .var "tapfile", 8191 0;
S_0x555555f7bac0 .scope task, "nok" "nok" 16 89, 16 89 0, S_0x555555f7b780;
 .timescale -12 -12;
v0x555555f7bcc0_0 .var "description", 639 0;
TD_top_tb.vtg.nok ;
    %load/vec4 v0x555555f7bcc0_0;
    %store/vec4 v0x555555f7c8a0_0, 0, 640;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f7c9a0_0, 0, 1;
    %fork TD_top_tb.vtg.write_tc, S_0x555555f7c670;
    %join;
    %end;
S_0x555555f7bdc0 .scope task, "ok" "ok" 16 82, 16 82 0, S_0x555555f7b780;
 .timescale -12 -12;
v0x555555f7bfc0_0 .var "description", 639 0;
TD_top_tb.vtg.ok ;
    %load/vec4 v0x555555f7bfc0_0;
    %store/vec4 v0x555555f7c8a0_0, 0, 640;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555f7c9a0_0, 0, 1;
    %fork TD_top_tb.vtg.write_tc, S_0x555555f7c670;
    %join;
    %end;
S_0x555555f7c0a0 .scope task, "set_file" "set_file" 16 37, 16 37 0, S_0x555555f7b780;
 .timescale -12 -12;
v0x555555f7c2b0_0 .var "f", 8191 0;
TD_top_tb.vtg.set_file ;
    %load/vec4 v0x555555f7ca60_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_36.57, 4;
    %vpi_call 16 41 "$display", "Error: Can't change file. Already started writing to %0s", v0x555555f7cd00_0 {0 0 0};
    %jmp T_36.58;
T_36.57 ;
    %load/vec4 v0x555555f7c2b0_0;
    %store/vec4 v0x555555f7cd00_0, 0, 8192;
T_36.58 ;
    %end;
S_0x555555f7c390 .scope task, "set_numtests" "set_numtests" 16 47, 16 47 0, S_0x555555f7b780;
 .timescale -12 -12;
v0x555555f7c570_0 .var/i "i", 31 0;
TD_top_tb.vtg.set_numtests ;
    %load/vec4 v0x555555f7ca60_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_37.59, 4;
    %vpi_call 16 51 "$display", "Error: Can't change number of tests. Already started writing to %0s", v0x555555f7cd00_0 {0 0 0};
    %jmp T_37.60;
T_37.59 ;
    %load/vec4 v0x555555f7c570_0;
    %store/vec4 v0x555555f7cc40_0, 0, 32;
T_37.60 ;
    %end;
S_0x555555f7c670 .scope task, "write_tc" "write_tc" 16 57, 16 57 0, S_0x555555f7b780;
 .timescale -12 -12;
v0x555555f7c8a0_0 .var "description", 639 0;
v0x555555f7c9a0_0 .var "ok_i", 0 0;
TD_top_tb.vtg.write_tc ;
    %load/vec4 v0x555555f7cb60_0;
    %cmpi/e 4294967295, 4294967295, 32;
    %jmp/0xz  T_38.61, 6;
    %load/vec4 v0x555555f7cd00_0;
    %cmpi/e 0, 0, 8192;
    %jmp/0xz  T_38.63, 4;
    %vpi_call 16 63 "$display", "No TAP file specified" {0 0 0};
    %jmp T_38.64;
T_38.63 ;
    %load/vec4 v0x555555f7cc40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.65, 4;
    %vpi_call 16 65 "$display", "Number of tests must be specified" {0 0 0};
    %jmp T_38.66;
T_38.65 ;
    %vpi_func 16 67 "$fopen" 32, v0x555555f7cd00_0, "w" {0 0 0};
    %store/vec4 v0x555555f7cb60_0, 0, 32;
    %vpi_call 16 68 "$fwrite", v0x555555f7cb60_0, "1..%0d\012", v0x555555f7cc40_0 {0 0 0};
T_38.66 ;
T_38.64 ;
T_38.61 ;
    %load/vec4 v0x555555f7cb60_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_38.67, 4;
    %load/vec4 v0x555555f7ca60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555f7ca60_0, 0, 32;
    %load/vec4 v0x555555f7c9a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.69, 8;
    %vpi_call 16 76 "$fwrite", v0x555555f7cb60_0, "not " {0 0 0};
T_38.69 ;
    %vpi_call 16 77 "$fwrite", v0x555555f7cb60_0, "ok %0d - %0s\012", v0x555555f7ca60_0, v0x555555f7c8a0_0 {0 0 0};
T_38.67 ;
    %end;
S_0x555555f7cde0 .scope module, "vtu" "vlog_tb_utils" 2 32, 17 19 0, S_0x555555e8a230;
 .timescale -12 -12;
P_0x555555f76720 .param/l "CHAR_WIDTH" 1 17 21, +C4<00000000000000000000000000001000>;
P_0x555555f76760 .param/l "MAX_STRING_LEN" 0 17 20, +C4<00000000000000000000000010000000>;
v0x555555f7d150_0 .var "heartbeat", 63 0;
v0x555555f7d250_0 .var "testcase", 1023 0;
v0x555555f7d330_0 .var "timeout", 63 0;
S_0x555555f7d420 .scope task, "wait_usb_eop" "wait_usb_eop" 2 165, 2 165 0, S_0x555555e8a230;
 .timescale -12 -12;
TD_top_tb.wait_usb_eop ;
T_39.71 ;
    %load/vec4 v0x555555f7f870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_39.72, 8;
    %delay 83328, 0;
    %jmp T_39.71;
T_39.72 ;
T_39.73 ;
    %load/vec4 v0x555555f7f870_0;
    %flag_set/vec4 8;
    %jmp/0xz T_39.74, 8;
    %delay 83328, 0;
    %jmp T_39.73;
T_39.74 ;
    %fork TD_top_tb.wait_usb_interpacket_delay, S_0x555555f7d600;
    %join;
    %end;
S_0x555555f7d600 .scope task, "wait_usb_interpacket_delay" "wait_usb_interpacket_delay" 2 154, 2 154 0, S_0x555555e8a230;
 .timescale -12 -12;
TD_top_tb.wait_usb_interpacket_delay ;
    %delay 83328, 0;
    %delay 83328, 0;
    %delay 83328, 0;
    %delay 83328, 0;
    %delay 83328, 0;
    %delay 83328, 0;
    %end;
    .scope S_0x555555f7cde0;
T_41 ;
    %vpi_func 17 26 "$value$plusargs" 32, "timeout=%d", v0x555555f7d330_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_41.0, 4;
    %load/vec4 v0x555555f7d330_0;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call 17 27 "$display", "Timeout: Forcing end of simulation" {0 0 0};
    %vpi_call 17 28 "$finish" {0 0 0};
T_41.0 ;
    %end;
    .thread T_41;
    .scope S_0x555555f7cde0;
T_42 ;
    %vpi_func 17 35 "$test$plusargs" 32, "vcd" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_42.0, 4;
    %vpi_func 17 36 "$value$plusargs" 32, "testcase=%s", v0x555555f7d250_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_42.2, 4;
    %load/vec4 v0x555555f7d250_0;
    %pushi/vec4 779510628, 0, 32; draw_string_vec4
    %concat/vec4; draw_concat_vec4
    %vpi_call 17 37 "$dumpfile", S<0,vec4,u1056> {1 0 0};
    %jmp T_42.3;
T_42.2 ;
    %vpi_call 17 39 "$dumpfile", "testlog.vcd" {0 0 0};
T_42.3 ;
    %vpi_call 17 40 "$dumpvars" {0 0 0};
T_42.0 ;
    %end;
    .thread T_42;
    .scope S_0x555555f7cde0;
T_43 ;
    %vpi_func 17 47 "$value$plusargs" 32, "heartbeat=%d", v0x555555f7d150_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_43.0, 4;
T_43.2 ;
    %load/vec4 v0x555555f7d150_0;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call 17 48 "$display", "Heartbeat : Time=%0t", $time {0 0 0};
    %jmp T_43.2;
T_43.3 ;
T_43.0 ;
    %end;
    .thread T_43;
    .scope S_0x555555f7b780;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f7ca60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f7cc40_0, 0, 32;
    %end;
    .thread T_44;
    .scope S_0x555555f7b780;
T_45 ;
    %vpi_func 16 33 "$value$plusargs" 32, "tapfile=%s", v0x555555f7cd00_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 3905611496, 0, 8161;
    %concati/vec4 779379056, 0, 31;
    %store/vec4 v0x555555f7cd00_0, 0, 8192;
T_45.0 ;
    %end;
    .thread T_45;
    .scope S_0x555555f095a0;
T_46 ;
    %wait E_0x555555c8dda0;
    %load/vec4 v0x555555f0a690_0;
    %assign/vec4 v0x555555f0a760_0, 0;
    %jmp T_46;
    .thread T_46;
    .scope S_0x555555e89da0;
T_47 ;
    %wait E_0x555555c8dda0;
    %load/vec4 v0x555555f25be0_0;
    %assign/vec4 v0x555555f24d00_0, 0;
    %jmp T_47;
    .thread T_47;
    .scope S_0x555555e88ec0;
T_48 ;
    %wait E_0x555555c8dda0;
    %load/vec4 v0x555555e5fb80_0;
    %assign/vec4 v0x555555e4de50_0, 0;
    %jmp T_48;
    .thread T_48;
    .scope S_0x555555e9aba0;
T_49 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555555eeaab0_0, 0, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555555edb2e0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555eb2470_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555ef1a20_0, 0, 8;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555555e63960_0, 0, 7;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555555e63d90_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e63a40_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555555eddc90_0, 0, 7;
    %end;
    .thread T_49;
    .scope S_0x555555e9aba0;
T_50 ;
    %wait E_0x555555c8dda0;
    %load/vec4 v0x555555eb3310_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_50.0, 8;
    %load/vec4 v0x555555eb1480_0;
    %and;
T_50.0;
    %assign/vec4 v0x555555eb2470_0, 0;
    %jmp T_50;
    .thread T_50;
    .scope S_0x555555e9aba0;
T_51 ;
    %wait E_0x555555c8e360;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555ef8830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555ee9480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555eb6300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e615f0_0, 0;
    %load/vec4 v0x555555eeaab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555555ee93a0_0, 0;
    %jmp T_51.7;
T_51.0 ;
    %load/vec4 v0x555555ef8770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.8, 8;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x555555ee93a0_0, 0;
    %jmp T_51.9;
T_51.8 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555555ee93a0_0, 0;
T_51.9 ;
    %jmp T_51.7;
T_51.1 ;
    %load/vec4 v0x555555e6f3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555ef8830_0, 0;
    %load/vec4 v0x555555ed8f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.12, 8;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x555555ee93a0_0, 0;
    %jmp T_51.13;
T_51.12 ;
    %load/vec4 v0x555555eb5f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.14, 8;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x555555ee93a0_0, 0;
    %jmp T_51.15;
T_51.14 ;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x555555ee93a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e615f0_0, 0;
T_51.15 ;
T_51.13 ;
    %jmp T_51.11;
T_51.10 ;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x555555ee93a0_0, 0;
T_51.11 ;
    %jmp T_51.7;
T_51.2 ;
    %load/vec4 v0x555555ed5600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.16, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555555ee93a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555ee9480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555eb6300_0, 0;
    %jmp T_51.17;
T_51.16 ;
    %load/vec4 v0x555555ed7b70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_51.20, 9;
    %load/vec4 v0x555555f11590_0;
    %and;
T_51.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.18, 8;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v0x555555ee93a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555ee9480_0, 0;
    %jmp T_51.19;
T_51.18 ;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x555555ee93a0_0, 0;
T_51.19 ;
T_51.17 ;
    %jmp T_51.7;
T_51.3 ;
    %load/vec4 v0x555555eb6030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.21, 8;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x555555ee93a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e615f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555ee9480_0, 0;
    %jmp T_51.22;
T_51.21 ;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x555555ee93a0_0, 0;
T_51.22 ;
    %jmp T_51.7;
T_51.4 ;
    %load/vec4 v0x555555ed7b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.23, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555555ee93a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555eb6300_0, 0;
    %jmp T_51.24;
T_51.23 ;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x555555ee93a0_0, 0;
T_51.24 ;
    %jmp T_51.7;
T_51.5 ;
    %load/vec4 v0x555555eb6030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.25, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555555ee93a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555eb6300_0, 0;
    %jmp T_51.26;
T_51.25 ;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v0x555555ee93a0_0, 0;
T_51.26 ;
    %jmp T_51.7;
T_51.7 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x555555e9aba0;
T_52 ;
    %wait E_0x555555c8dda0;
    %load/vec4 v0x555555e63cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555555eeaab0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x555555ee93a0_0;
    %assign/vec4 v0x555555eeaab0_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x555555e9aba0;
T_53 ;
    %wait E_0x555555c8dda0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555ed5600_0, 0;
    %load/vec4 v0x555555eb0400_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_53.2, 9;
    %load/vec4 v0x555555eb2470_0;
    %and;
T_53.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x555555eb3230_0;
    %pad/u 10;
    %load/vec4 v0x555555e616b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555e6dfe0, 0, 4;
    %load/vec4 v0x555555e616b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555555e616b0_0, 0;
T_53.0 ;
    %load/vec4 v0x555555ef8830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.3, 8;
    %load/vec4 v0x555555f11630_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_53.8, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_53.9, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_53.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 8;
    %cmp/u;
    %jmp/1 T_53.11, 6;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555e63d90_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555e63960_0, 0;
    %jmp T_53.13;
T_53.5 ;
    %load/vec4 v0x555555ee9bf0_0;
    %parti/s 8, 8, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_53.16, 6;
    %jmp T_53.17;
T_53.14 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555e63d90_0, 0;
    %pushi/vec4 18, 0, 7;
    %assign/vec4 v0x555555e63960_0, 0;
    %jmp T_53.17;
T_53.15 ;
    %pushi/vec4 18, 0, 7;
    %assign/vec4 v0x555555e63d90_0, 0;
    %pushi/vec4 67, 0, 7;
    %assign/vec4 v0x555555e63960_0, 0;
    %jmp T_53.17;
T_53.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555ed5600_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555e63d90_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555e63960_0, 0;
    %jmp T_53.17;
T_53.17 ;
    %pop/vec4 1;
    %jmp T_53.13;
T_53.6 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555e63d90_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555e63960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e63a40_0, 0;
    %load/vec4 v0x555555ee9bf0_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x555555eddc90_0, 0;
    %jmp T_53.13;
T_53.7 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555e63d90_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555e63960_0, 0;
    %jmp T_53.13;
T_53.8 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555e63d90_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555e63960_0, 0;
    %jmp T_53.13;
T_53.9 ;
    %pushi/vec4 85, 0, 7;
    %assign/vec4 v0x555555e63d90_0, 0;
    %pushi/vec4 7, 0, 7;
    %assign/vec4 v0x555555e63960_0, 0;
    %jmp T_53.13;
T_53.10 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555e63d90_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555e63960_0, 0;
    %jmp T_53.13;
T_53.11 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555e63d90_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555e63960_0, 0;
    %jmp T_53.13;
T_53.13 ;
    %pop/vec4 1;
T_53.3 ;
    %load/vec4 v0x555555eeaab0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_53.22, 4;
    %load/vec4 v0x555555eddbd0_0;
    %and;
T_53.22;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_53.21, 10;
    %load/vec4 v0x555555ed6680_0;
    %and;
T_53.21;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_53.20, 9;
    %load/vec4 v0x555555ed75e0_0;
    %and;
T_53.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.18, 8;
    %load/vec4 v0x555555e63d90_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x555555e63d90_0, 0;
    %load/vec4 v0x555555ef1a20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x555555ef1a20_0, 0;
T_53.18 ;
    %load/vec4 v0x555555eb6300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.23, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555e616b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555555ef1a20_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555e63d90_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555e63960_0, 0;
    %load/vec4 v0x555555e63a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.25, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e63a40_0, 0;
    %load/vec4 v0x555555eddc90_0;
    %assign/vec4 v0x555555edb2e0_0, 0;
T_53.25 ;
T_53.23 ;
    %load/vec4 v0x555555e63cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.27, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555edb2e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555e616b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e63a40_0, 0;
T_53.27 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x555555e9aba0;
T_54 ;
    %pushi/vec4 18, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 80, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 29, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 48, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 97, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 9, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 67, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 192, 0, 8;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 50, 0, 8;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 9, 0, 8;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 41, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 42, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 43, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 44, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 45, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 46, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 47, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 48, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 6, 0, 8;
    %ix/load 3, 49, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 50, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 51, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 6, 0, 8;
    %ix/load 3, 52, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 53, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 54, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 7, 0, 8;
    %ix/load 3, 55, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 56, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 130, 0, 8;
    %ix/load 3, 57, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 3, 0, 8;
    %ix/load 3, 58, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 59, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 60, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 61, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 9, 0, 8;
    %ix/load 3, 62, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 63, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 64, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 65, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 66, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 10, 0, 8;
    %ix/load 3, 67, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 68, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 69, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 70, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 7, 0, 8;
    %ix/load 3, 71, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 72, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 73, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 74, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 75, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 76, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 77, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 7, 0, 8;
    %ix/load 3, 78, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 79, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 129, 0, 8;
    %ix/load 3, 80, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 81, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 82, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 83, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 84, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 128, 0, 8;
    %ix/load 3, 85, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 37, 0, 8;
    %ix/load 3, 86, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 87, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 88, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 89, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 90, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 91, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eda200, 0, 4;
    %end;
    .thread T_54;
    .scope S_0x555555f6d950;
T_55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f6f570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f6f3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f6f0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f6e760_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555555f6eb70_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555555f6ea90_0, 0, 16;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x555555f70d60_0, 0, 9;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555f6e8d0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555f6e9b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f6ec50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f6ed10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f70980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f71080_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555f71140_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555f71220_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f6edd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f70140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f71300_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555f70360_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f70e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f6f630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f6f1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f6f270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f6f870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f70740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f6ee90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f708c0_0, 0, 1;
    %end;
    .thread T_55;
    .scope S_0x555555f6d950;
T_56 ;
    %wait E_0x555555c8dda0;
    %load/vec4 v0x555555f70980_0;
    %flag_set/vec4 8;
    %jmp/1 T_56.1, 8;
    %load/vec4 v0x555555f70e40_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_56.1;
    %flag_get/vec4 8;
    %jmp/0 T_56.0, 8;
    %load/vec4 v0x555555f6f330_0;
    %and;
T_56.0;
    %assign/vec4 v0x555555f6f630_0, 0;
    %jmp T_56;
    .thread T_56;
    .scope S_0x555555f6d950;
T_57 ;
    %wait E_0x555555c8dda0;
    %load/vec4 v0x555555f6f630_0;
    %assign/vec4 v0x555555f6f570_0, 0;
    %jmp T_57;
    .thread T_57;
    .scope S_0x555555f6d950;
T_58 ;
    %wait E_0x555555c8dda0;
    %load/vec4 v0x555555f70140_0;
    %assign/vec4 v0x555555f6f3f0_0, 0;
    %jmp T_58;
    .thread T_58;
    .scope S_0x555555f6d950;
T_59 ;
    %wait E_0x555555c8dda0;
    %load/vec4 v0x555555f6f1b0_0;
    %assign/vec4 v0x555555f6f270_0, 0;
    %jmp T_59;
    .thread T_59;
    .scope S_0x555555f6d950;
T_60 ;
    %wait E_0x555555c8dda0;
    %load/vec4 v0x555555f6f270_0;
    %assign/vec4 v0x555555f6f0f0_0, 0;
    %jmp T_60;
    .thread T_60;
    .scope S_0x555555f6d950;
T_61 ;
    %wait E_0x555555c8dda0;
    %load/vec4 v0x555555f6f7b0_0;
    %assign/vec4 v0x555555f6f870_0, 0;
    %jmp T_61;
    .thread T_61;
    .scope S_0x555555f6d950;
T_62 ;
    %wait E_0x555555f6e520;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f6ec50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f6e760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f70e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f70980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f70740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f70a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f6f1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f71080_0, 0;
    %load/vec4 v0x555555f6e8d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_62.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_62.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555f6e9b0_0, 0;
    %jmp T_62.9;
T_62.0 ;
    %load/vec4 v0x555555f6f7b0_0;
    %assign/vec4 v0x555555f6ec50_0, 0;
    %load/vec4 v0x555555f6f870_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_62.12, 9;
    %load/vec4 v0x555555f6f9f0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_62.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.10, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555555f6e9b0_0, 0;
    %jmp T_62.11;
T_62.10 ;
    %load/vec4 v0x555555f6f870_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_62.15, 9;
    %load/vec4 v0x555555f6f9f0_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_62.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.13, 8;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x555555f6e9b0_0, 0;
    %jmp T_62.14;
T_62.13 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555f6e9b0_0, 0;
T_62.14 ;
T_62.11 ;
    %jmp T_62.9;
T_62.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555555f6e9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f6e760_0, 0;
    %jmp T_62.9;
T_62.2 ;
    %load/vec4 v0x555555f6f7b0_0;
    %assign/vec4 v0x555555f6ec50_0, 0;
    %load/vec4 v0x555555f6f870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.16, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x555555f6e9b0_0, 0;
    %jmp T_62.17;
T_62.16 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x555555f6e9b0_0, 0;
T_62.17 ;
    %jmp T_62.9;
T_62.3 ;
    %load/vec4 v0x555555f6f7b0_0;
    %assign/vec4 v0x555555f6ec50_0, 0;
    %load/vec4 v0x555555f6f870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.18, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x555555f6e9b0_0, 0;
    %jmp T_62.19;
T_62.18 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x555555f6e9b0_0, 0;
T_62.19 ;
    %jmp T_62.9;
T_62.4 ;
    %load/vec4 v0x555555f6f7b0_0;
    %assign/vec4 v0x555555f6ec50_0, 0;
    %load/vec4 v0x555555f6f870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x555555f6e9b0_0, 0;
    %jmp T_62.21;
T_62.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x555555f6e9b0_0, 0;
T_62.21 ;
    %jmp T_62.9;
T_62.5 ;
    %load/vec4 v0x555555f6f870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.22, 8;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x555555f6e9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f71080_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %load/vec4 v0x555555f6f7b0_0;
    %assign/vec4 v0x555555f6ec50_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x555555f6e9b0_0, 0;
T_62.23 ;
    %jmp T_62.9;
T_62.6 ;
    %load/vec4 v0x555555f6eb70_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_62.24, 4;
    %load/vec4 v0x555555f6ea90_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_62.26, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555f6e9b0_0, 0;
    %jmp T_62.27;
T_62.26 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x555555f6e9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f70740_0, 0;
T_62.27 ;
    %jmp T_62.25;
T_62.24 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x555555f6e9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f70a40_0, 0;
T_62.25 ;
    %jmp T_62.9;
T_62.7 ;
    %load/vec4 v0x555555f6ea90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_62.28, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555f6e9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f70e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f6f1b0_0, 0;
    %jmp T_62.29;
T_62.28 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x555555f6e9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f70980_0, 0;
T_62.29 ;
    %jmp T_62.9;
T_62.9 ;
    %pop/vec4 1;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x555555f6d950;
T_63 ;
    %wait E_0x555555c8dda0;
    %load/vec4 v0x555555f6e9b0_0;
    %assign/vec4 v0x555555f6e8d0_0, 0;
    %load/vec4 v0x555555f6ec50_0;
    %assign/vec4 v0x555555f6ed10_0, 0;
    %load/vec4 v0x555555f6ed10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %load/vec4 v0x555555f6e8d0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %jmp T_63.6;
T_63.2 ;
    %load/vec4 v0x555555f6f9f0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f6eb70_0, 4, 5;
    %jmp T_63.6;
T_63.3 ;
    %load/vec4 v0x555555f6f9f0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f6eb70_0, 4, 5;
    %jmp T_63.6;
T_63.4 ;
    %load/vec4 v0x555555f6f9f0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f6ea90_0, 4, 5;
    %jmp T_63.6;
T_63.5 ;
    %load/vec4 v0x555555f6f9f0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f6ea90_0, 4, 5;
    %jmp T_63.6;
T_63.6 ;
    %pop/vec4 1;
T_63.0 ;
    %load/vec4 v0x555555f71300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.7, 8;
    %load/vec4 v0x555555f6e8d0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %jmp T_63.11;
T_63.9 ;
    %load/vec4 v0x555555f6eb70_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x555555f6eb70_0, 0;
    %jmp T_63.11;
T_63.10 ;
    %load/vec4 v0x555555f6ea90_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x555555f6ea90_0, 0;
    %jmp T_63.11;
T_63.11 ;
    %pop/vec4 1;
T_63.7 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x555555f6d950;
T_64 ;
    %wait E_0x555555f5d500;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f70fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f70800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f6edd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f70140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f702a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f71300_0, 0;
    %load/vec4 v0x555555f71140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_64.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_64.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_64.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_64.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_64.4, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f70680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f70f00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555555f71220_0, 0;
    %jmp T_64.6;
T_64.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f70680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f70f00_0, 0;
    %load/vec4 v0x555555f71080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.7, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555f71220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f702a0_0, 0;
    %jmp T_64.8;
T_64.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555555f71220_0, 0;
T_64.8 ;
    %jmp T_64.6;
T_64.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f70680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f70f00_0, 0;
    %load/vec4 v0x555555f70a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f6edd0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x555555f71220_0, 0;
    %jmp T_64.10;
T_64.9 ;
    %load/vec4 v0x555555f70980_0;
    %flag_set/vec4 8;
    %jmp/1 T_64.13, 8;
    %load/vec4 v0x555555f70740_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_64.13;
    %jmp/0xz  T_64.11, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x555555f71220_0, 0;
    %jmp T_64.12;
T_64.11 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555555f71220_0, 0;
T_64.12 ;
T_64.10 ;
    %jmp T_64.6;
T_64.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f70680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f70f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f70fc0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x555555f71220_0, 0;
    %jmp T_64.6;
T_64.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f70680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f70f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f70800_0, 0;
    %load/vec4 v0x555555f70440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f71300_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555f71220_0, 0;
    %jmp T_64.15;
T_64.14 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x555555f71220_0, 0;
T_64.15 ;
    %jmp T_64.6;
T_64.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f70680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f70f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f702a0_0, 0;
    %load/vec4 v0x555555f70a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.16, 8;
    %load/vec4 v0x555555f705c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.18, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555555f71220_0, 0;
    %jmp T_64.19;
T_64.18 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555f71220_0, 0;
T_64.19 ;
    %jmp T_64.17;
T_64.16 ;
    %load/vec4 v0x555555f70740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.20, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555555f71220_0, 0;
    %jmp T_64.21;
T_64.20 ;
    %load/vec4 v0x555555f70980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.22, 8;
    %load/vec4 v0x555555f70500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f70140_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555555f71220_0, 0;
    %jmp T_64.25;
T_64.24 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555f71220_0, 0;
T_64.25 ;
    %jmp T_64.23;
T_64.22 ;
    %load/vec4 v0x555555f70e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.26, 8;
    %load/vec4 v0x555555f70500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f70140_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555555f71220_0, 0;
    %jmp T_64.29;
T_64.28 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555f71220_0, 0;
T_64.29 ;
    %jmp T_64.27;
T_64.26 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555555f71220_0, 0;
T_64.27 ;
T_64.23 ;
T_64.21 ;
T_64.17 ;
    %jmp T_64.6;
T_64.6 ;
    %pop/vec4 1;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x555555f6d950;
T_65 ;
    %wait E_0x555555c8dda0;
    %load/vec4 v0x555555f6edd0_0;
    %assign/vec4 v0x555555f6ee90_0, 0;
    %jmp T_65;
    .thread T_65;
    .scope S_0x555555f6d950;
T_66 ;
    %wait E_0x555555c8dda0;
    %load/vec4 v0x555555f70800_0;
    %assign/vec4 v0x555555f708c0_0, 0;
    %jmp T_66;
    .thread T_66;
    .scope S_0x555555f6d950;
T_67 ;
    %wait E_0x555555c8dda0;
    %load/vec4 v0x555555f71220_0;
    %assign/vec4 v0x555555f71140_0, 0;
    %load/vec4 v0x555555f708c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %load/vec4 v0x555555f70b00_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x555555f70be0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555f70b00_0, 0;
    %load/vec4 v0x555555f70360_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555555f70360_0, 0;
T_67.0 ;
    %load/vec4 v0x555555f702a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555f70360_0, 0;
T_67.2 ;
    %load/vec4 v0x555555f70fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.4, 8;
    %load/vec4 v0x555555f6ee90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.6, 8;
    %load/vec4 v0x555555f6f9f0_0;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x555555f70d60_0, 0;
    %jmp T_67.7;
T_67.6 ;
    %load/vec4 v0x555555f70d60_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x555555f70d60_0, 0;
T_67.7 ;
    %jmp T_67.5;
T_67.4 ;
    %load/vec4 v0x555555f6ee90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.8, 8;
    %load/vec4 v0x555555f6f9f0_0;
    %pad/u 9;
    %assign/vec4 v0x555555f70d60_0, 0;
T_67.8 ;
T_67.5 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x555555f32570;
T_68 ;
    %wait E_0x555555f26270;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c86a40_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555555e76910_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c86ae0_0, 0, 32;
T_68.0 ; Top of for-loop 
    %load/vec4 v0x555555c86ae0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz T_68.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x555555c86ae0_0;
    %assign/vec4/off/d v0x555555c86c80_0, 4, 5;
    %load/vec4 v0x555555c86db0_0;
    %load/vec4 v0x555555c86ae0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_68.5, 9;
    %load/vec4 v0x555555c86a40_0;
    %nor/r;
    %and;
T_68.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.3, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x555555c86ae0_0;
    %assign/vec4/off/d v0x555555c86c80_0, 4, 5;
    %load/vec4 v0x555555c86ba0_0;
    %load/vec4 v0x555555c86ae0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %assign/vec4 v0x555555e76910_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c86a40_0, 0, 1;
T_68.3 ;
T_68.2 ; for-loop step statement
    %load/vec4 v0x555555c86ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555c86ae0_0, 0, 32;
    %jmp T_68.0;
T_68.1 ; for-loop exit label
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x555555f3c5a0;
T_69 ;
    %wait E_0x555555f3c7e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f3c860_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f3c940_0, 0, 32;
T_69.0 ; Top of for-loop 
    %load/vec4 v0x555555f3c940_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x555555f3c940_0;
    %assign/vec4/off/d v0x555555f3ca20_0, 4, 5;
    %load/vec4 v0x555555f3cb10_0;
    %load/vec4 v0x555555f3c940_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_69.5, 9;
    %load/vec4 v0x555555f3c860_0;
    %nor/r;
    %and;
T_69.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.3, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x555555f3c940_0;
    %assign/vec4/off/d v0x555555f3ca20_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555f3c860_0, 0, 1;
T_69.3 ;
T_69.2 ; for-loop step statement
    %load/vec4 v0x555555f3c940_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555f3c940_0, 0, 32;
    %jmp T_69.0;
T_69.1 ; for-loop exit label
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x555555c8f6d0;
T_70 ;
    %wait E_0x555555bd7d40;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555da0b60_0, 4, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555d6d840, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555da0900, 0, 4;
    %load/vec4 v0x555555c7ca80_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 3, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555da0900, 0, 4;
    %jmp T_70.1;
T_70.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555d6d840, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_70.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_70.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_70.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_70.5, 6;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555da0900, 0, 4;
    %jmp T_70.7;
T_70.2 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555da0900, 0, 4;
    %jmp T_70.7;
T_70.3 ;
    %load/vec4 v0x555555da0d00_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_70.10, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555d6d700, 4;
    %parti/s 1, 5, 4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_70.10;
    %jmp/0xz  T_70.8, 8;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555da0900, 0, 4;
    %jmp T_70.9;
T_70.8 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555da0900, 0, 4;
T_70.9 ;
    %jmp T_70.7;
T_70.4 ;
    %load/vec4 v0x555555c79160_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_70.13, 9;
    %load/vec4 v0x555555d67ef0_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_70.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.11, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555da0900, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555da0b60_0, 4, 5;
    %jmp T_70.12;
T_70.11 ;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555da0900, 0, 4;
T_70.12 ;
    %jmp T_70.7;
T_70.5 ;
    %load/vec4 v0x555555f3bbc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_70.16, 9;
    %load/vec4 v0x555555c8d850_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_70.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.14, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555da0900, 0, 4;
    %jmp T_70.15;
T_70.14 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555da0900, 0, 4;
T_70.15 ;
    %jmp T_70.7;
T_70.7 ;
    %pop/vec4 1;
T_70.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555d6d700, 4;
    %parti/s 1, 5, 4;
    %nor/r;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555d69fc0_0, 4, 1;
    %load/vec4 v0x555555d69fc0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_70.17, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555d6d840, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_70.17;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555c7c7e0_0, 4, 1;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x555555c8f6d0;
T_71 ;
    %wait E_0x555555c8dda0;
    %load/vec4 v0x555555c8d520_0;
    %flag_set/vec4 8;
    %jmp/1 T_71.2, 8;
    %load/vec4 v0x555555c8d5f0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_71.2;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d6d840, 0, 4;
    %jmp T_71.1;
T_71.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555da0900, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d6d840, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555d6d840, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_71.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_71.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_71.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_71.6, 6;
    %jmp T_71.7;
T_71.3 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d6d700, 0, 4;
    %jmp T_71.7;
T_71.4 ;
    %load/vec4 v0x555555c7c8c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.8, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555d6d700, 4;
    %addi 1, 0, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d6d700, 0, 4;
T_71.8 ;
    %jmp T_71.7;
T_71.5 ;
    %jmp T_71.7;
T_71.6 ;
    %jmp T_71.7;
T_71.7 ;
    %pop/vec4 1;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x555555bd7df0;
T_72 ;
    %wait E_0x555555bd7d40;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555da0b60_0, 4, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555d6d840, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555da0900, 0, 4;
    %load/vec4 v0x555555c7ca80_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 3, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555da0900, 0, 4;
    %jmp T_72.1;
T_72.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555d6d840, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_72.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_72.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_72.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_72.5, 6;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555da0900, 0, 4;
    %jmp T_72.7;
T_72.2 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555da0900, 0, 4;
    %jmp T_72.7;
T_72.3 ;
    %load/vec4 v0x555555da0d00_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/1 T_72.10, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555d6d700, 4;
    %parti/s 1, 5, 4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.10;
    %jmp/0xz  T_72.8, 8;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555da0900, 0, 4;
    %jmp T_72.9;
T_72.8 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555da0900, 0, 4;
T_72.9 ;
    %jmp T_72.7;
T_72.4 ;
    %load/vec4 v0x555555c79160_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_72.13, 9;
    %load/vec4 v0x555555d67ef0_0;
    %pad/u 5;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.11, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555da0900, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555da0b60_0, 4, 5;
    %jmp T_72.12;
T_72.11 ;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555da0900, 0, 4;
T_72.12 ;
    %jmp T_72.7;
T_72.5 ;
    %load/vec4 v0x555555f3bbc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_72.16, 9;
    %load/vec4 v0x555555c8d850_0;
    %pad/u 5;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.14, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555da0900, 0, 4;
    %jmp T_72.15;
T_72.14 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555da0900, 0, 4;
T_72.15 ;
    %jmp T_72.7;
T_72.7 ;
    %pop/vec4 1;
T_72.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555d6d700, 4;
    %parti/s 1, 5, 4;
    %nor/r;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555d69fc0_0, 4, 1;
    %load/vec4 v0x555555d69fc0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.17, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555d6d840, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555c7c7e0_0, 4, 1;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x555555bd7df0;
T_73 ;
    %wait E_0x555555c8dda0;
    %load/vec4 v0x555555c8d520_0;
    %flag_set/vec4 8;
    %jmp/1 T_73.2, 8;
    %load/vec4 v0x555555c8d5f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_73.2;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d6d840, 0, 4;
    %jmp T_73.1;
T_73.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555da0900, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d6d840, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555d6d840, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_73.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_73.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_73.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_73.6, 6;
    %jmp T_73.7;
T_73.3 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d6d700, 0, 4;
    %jmp T_73.7;
T_73.4 ;
    %load/vec4 v0x555555c7c8c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.8, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555d6d700, 4;
    %addi 1, 0, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d6d700, 0, 4;
T_73.8 ;
    %jmp T_73.7;
T_73.5 ;
    %jmp T_73.7;
T_73.6 ;
    %jmp T_73.7;
T_73.7 ;
    %pop/vec4 1;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x555555ca6090;
T_74 ;
    %wait E_0x555555bd7d40;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555da0b60_0, 4, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555d6d840, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555da0900, 0, 4;
    %load/vec4 v0x555555c7ca80_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 3, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555da0900, 0, 4;
    %jmp T_74.1;
T_74.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555d6d840, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_74.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_74.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_74.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_74.5, 6;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555da0900, 0, 4;
    %jmp T_74.7;
T_74.2 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555da0900, 0, 4;
    %jmp T_74.7;
T_74.3 ;
    %load/vec4 v0x555555da0d00_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/1 T_74.10, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555d6d700, 4;
    %parti/s 1, 5, 4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_74.10;
    %jmp/0xz  T_74.8, 8;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555da0900, 0, 4;
    %jmp T_74.9;
T_74.8 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555da0900, 0, 4;
T_74.9 ;
    %jmp T_74.7;
T_74.4 ;
    %load/vec4 v0x555555c79160_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_74.13, 9;
    %load/vec4 v0x555555d67ef0_0;
    %pad/u 5;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.11, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555da0900, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555da0b60_0, 4, 5;
    %jmp T_74.12;
T_74.11 ;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555da0900, 0, 4;
T_74.12 ;
    %jmp T_74.7;
T_74.5 ;
    %load/vec4 v0x555555f3bbc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_74.16, 9;
    %load/vec4 v0x555555c8d850_0;
    %pad/u 5;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.14, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555da0900, 0, 4;
    %jmp T_74.15;
T_74.14 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555da0900, 0, 4;
T_74.15 ;
    %jmp T_74.7;
T_74.7 ;
    %pop/vec4 1;
T_74.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555d6d700, 4;
    %parti/s 1, 5, 4;
    %nor/r;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555d69fc0_0, 4, 1;
    %load/vec4 v0x555555d69fc0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_74.17, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555d6d840, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.17;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555c7c7e0_0, 4, 1;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x555555ca6090;
T_75 ;
    %wait E_0x555555c8dda0;
    %load/vec4 v0x555555c8d520_0;
    %flag_set/vec4 8;
    %jmp/1 T_75.2, 8;
    %load/vec4 v0x555555c8d5f0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_75.2;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d6d840, 0, 4;
    %jmp T_75.1;
T_75.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555da0900, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d6d840, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555d6d840, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_75.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_75.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_75.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_75.6, 6;
    %jmp T_75.7;
T_75.3 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d6d700, 0, 4;
    %jmp T_75.7;
T_75.4 ;
    %load/vec4 v0x555555c7c8c0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.8, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555d6d700, 4;
    %addi 1, 0, 6;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d6d700, 0, 4;
T_75.8 ;
    %jmp T_75.7;
T_75.5 ;
    %jmp T_75.7;
T_75.6 ;
    %jmp T_75.7;
T_75.7 ;
    %pop/vec4 1;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x555555c851f0;
T_76 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555c7c7e0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555da0b60_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555d67ef0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555555c792e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c79220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c79160_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555d69e20_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555da09c0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555d6a080_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555d69fc0_0, 0, 3;
    %end;
    .thread T_76;
    .scope S_0x555555c851f0;
T_77 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555da09c0_0, 0, 32;
T_77.0 ; Top of for-loop 
    %load/vec4 v0x555555da09c0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz T_77.1, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x555555da09c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d6d700, 0, 4;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x555555da09c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d6d560, 0, 4;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0x555555da09c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d6d840, 0, 4;
T_77.2 ; for-loop step statement
    %load/vec4 v0x555555da09c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555da09c0_0, 0, 32;
    %jmp T_77.0;
T_77.1 ; for-loop exit label
    %end;
    .thread T_77;
    .scope S_0x555555c851f0;
T_78 ;
    %wait E_0x555555bfb140;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555c7c9a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555d6d620_0, 0, 32;
T_78.0 ; Top of for-loop 
    %load/vec4 v0x555555d6d620_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz T_78.1, 5;
    %load/vec4 v0x555555c7c8c0_0;
    %load/vec4 v0x555555d6d620_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.3, 8;
    %load/vec4 v0x555555d6d620_0;
    %pad/s 4;
    %assign/vec4 v0x555555c7c9a0_0, 0;
T_78.3 ;
T_78.2 ; for-loop step statement
    %load/vec4 v0x555555d6d620_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555d6d620_0, 0, 32;
    %jmp T_78.0;
T_78.1 ; for-loop exit label
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x555555c851f0;
T_79 ;
    %wait E_0x555555c8dda0;
    %ix/getv 4, v0x555555c7c9a0_0;
    %load/vec4a v0x555555d6d840, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_79.0, 6;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x555555c7c8c0_0;
    %load/vec4 v0x555555c7c9a0_0;
    %part/u 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %ix/getv 4, v0x555555c7c9a0_0;
    %load/vec4a v0x555555d6d700, 4;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x555555da0c40_0;
    %ix/getv 3, v0x555555d67d70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555da0aa0, 0, 4;
T_79.2 ;
    %jmp T_79.1;
T_79.1 ;
    %pop/vec4 1;
    %jmp T_79;
    .thread T_79;
    .scope S_0x555555c851f0;
T_80 ;
    %wait E_0x555555c8dff0;
    %load/vec4 v0x555555c792e0_0;
    %assign/vec4 v0x555555c793c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555c79220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555c79160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f3c200_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555f3c060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555c8d6b0_0, 0;
    %load/vec4 v0x555555c792e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_80.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_80.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_80.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_80.3, 6;
    %jmp T_80.4;
T_80.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555c8d6b0_0, 0;
    %load/vec4 v0x555555c7cb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555555c793c0_0, 0;
    %jmp T_80.6;
T_80.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555c793c0_0, 0;
T_80.6 ;
    %jmp T_80.4;
T_80.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f3c200_0, 0;
    %ix/getv 4, v0x555555d67ef0_0;
    %load/vec4a v0x555555d6d840, 4;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_80.7, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555c793c0_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x555555f3c060_0, 0;
    %jmp T_80.8;
T_80.7 ;
    %ix/getv 4, v0x555555d67ef0_0;
    %load/vec4a v0x555555d6d840, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_80.9, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555555c793c0_0, 0;
    %load/vec4 v0x555555d69e20_0;
    %load/vec4 v0x555555d67ef0_0;
    %part/u 1;
    %concati/vec4 3, 0, 3;
    %assign/vec4 v0x555555f3c060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555c79220_0, 0;
    %jmp T_80.10;
T_80.9 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555c793c0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x555555f3c060_0, 0;
T_80.10 ;
T_80.8 ;
    %jmp T_80.4;
T_80.2 ;
    %load/vec4 v0x555555c8d460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.11, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555555c793c0_0, 0;
    %jmp T_80.12;
T_80.11 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555555c793c0_0, 0;
T_80.12 ;
    %jmp T_80.4;
T_80.3 ;
    %load/vec4 v0x555555d67bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.13, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555c793c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555c79160_0, 0;
    %jmp T_80.14;
T_80.13 ;
    %load/vec4 v0x555555c7cb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.15, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555555c793c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555c8d6b0_0, 0;
    %jmp T_80.16;
T_80.15 ;
    %load/vec4 v0x555555f3b980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.17, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555c793c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555c8d6b0_0, 0;
    %jmp T_80.18;
T_80.17 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555555c793c0_0, 0;
T_80.18 ;
T_80.16 ;
T_80.14 ;
    %jmp T_80.4;
T_80.4 ;
    %pop/vec4 1;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x555555c851f0;
T_81 ;
    %wait E_0x555555c8dda0;
    %ix/getv 4, v0x555555d67c90_0;
    %load/vec4a v0x555555da0aa0, 4;
    %assign/vec4 v0x555555f3bd40_0, 0;
    %jmp T_81;
    .thread T_81;
    .scope S_0x555555c851f0;
T_82 ;
    %wait E_0x555555c8dda0;
    %load/vec4 v0x555555c8d520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555c792e0_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x555555c793c0_0;
    %assign/vec4 v0x555555c792e0_0, 0;
    %load/vec4 v0x555555f3bbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x555555c8d850_0;
    %assign/vec4/off/d v0x555555d69e20_0, 4, 5;
T_82.2 ;
    %load/vec4 v0x555555c7cb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.4, 8;
    %load/vec4 v0x555555c8d850_0;
    %assign/vec4 v0x555555d67ef0_0, 0;
T_82.4 ;
    %load/vec4 v0x555555c8d6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.6, 8;
    %pushi/vec4 0, 0, 6;
    %ix/getv 3, v0x555555d67ef0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d6d560, 0, 4;
T_82.6 ;
    %load/vec4 v0x555555c792e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_82.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_82.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_82.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_82.11, 6;
    %jmp T_82.12;
T_82.8 ;
    %jmp T_82.12;
T_82.9 ;
    %jmp T_82.12;
T_82.10 ;
    %load/vec4 v0x555555f3bfa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_82.15, 9;
    %load/vec4 v0x555555f3bee0_0;
    %and;
T_82.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.13, 8;
    %ix/getv 4, v0x555555d67ef0_0;
    %load/vec4a v0x555555d6d560, 4;
    %addi 1, 0, 6;
    %ix/getv 3, v0x555555d67ef0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d6d560, 0, 4;
T_82.13 ;
    %jmp T_82.12;
T_82.11 ;
    %load/vec4 v0x555555d67bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.16, 8;
    %load/vec4 v0x555555d69e20_0;
    %load/vec4 v0x555555d67ef0_0;
    %part/u 1;
    %nor/r;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x555555d67ef0_0;
    %assign/vec4/off/d v0x555555d69e20_0, 4, 5;
T_82.16 ;
    %jmp T_82.12;
T_82.12 ;
    %pop/vec4 1;
T_82.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c794a0_0, 0, 32;
T_82.18 ; Top of for-loop 
    %load/vec4 v0x555555c794a0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz T_82.19, 5;
    %load/vec4 v0x555555c8d520_0;
    %flag_set/vec4 8;
    %jmp/1 T_82.23, 8;
    %load/vec4 v0x555555c8d5f0_0;
    %load/vec4 v0x555555c794a0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_82.23;
    %jmp/0xz  T_82.21, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x555555c794a0_0;
    %assign/vec4/off/d v0x555555d69e20_0, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x555555c794a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d6d560, 0, 4;
T_82.21 ;
T_82.20 ; for-loop step statement
    %load/vec4 v0x555555c794a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555c794a0_0, 0, 32;
    %jmp T_82.18;
T_82.19 ; for-loop exit label
    %jmp T_82;
    .thread T_82;
    .scope S_0x555555f3d870;
T_83 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f424b0, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f42390, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f420d0, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f41fb0, 4, 0;
    %end;
    .thread T_83;
    .scope S_0x555555f3d870;
T_84 ;
    %wait E_0x555555f3db70;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555f42390, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f424b0, 4, 0;
    %load/vec4 v0x555555f43620_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f424b0, 4, 0;
    %jmp T_84.1;
T_84.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555f42390, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_84.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_84.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_84.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_84.5, 6;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f424b0, 4, 0;
    %jmp T_84.7;
T_84.2 ;
    %load/vec4 v0x555555f5b800_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.10, 9;
    %load/vec4 v0x555555f5bf50_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_84.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.8, 8;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f424b0, 4, 0;
    %jmp T_84.9;
T_84.8 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f424b0, 4, 0;
T_84.9 ;
    %jmp T_84.7;
T_84.3 ;
    %load/vec4 v0x555555f42910_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.13, 9;
    %load/vec4 v0x555555f41ad0_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_84.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.11, 8;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f424b0, 4, 0;
    %jmp T_84.12;
T_84.11 ;
    %load/vec4 v0x555555f5bc50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.16, 9;
    %load/vec4 v0x555555f41ad0_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_84.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.14, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f424b0, 4, 0;
    %jmp T_84.15;
T_84.14 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f424b0, 4, 0;
T_84.15 ;
T_84.12 ;
    %jmp T_84.7;
T_84.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555f42270, 4;
    %pad/u 32;
    %subi 2, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555f41fb0, 4;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_84.17, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f424b0, 4, 0;
    %jmp T_84.18;
T_84.17 ;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f424b0, 4, 0;
T_84.18 ;
    %jmp T_84.7;
T_84.5 ;
    %load/vec4 v0x555555f5c420_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.21, 9;
    %load/vec4 v0x555555f5bf50_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_84.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.19, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f424b0, 4, 0;
    %jmp T_84.20;
T_84.19 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f424b0, 4, 0;
T_84.20 ;
    %jmp T_84.7;
T_84.7 ;
    %pop/vec4 1;
T_84.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555f424b0, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_84.22, 4;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f420d0, 4, 0;
    %jmp T_84.23;
T_84.22 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555f424b0, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_84.26, 4;
    %load/vec4 v0x555555f43380_0;
    %parti/s 1, 0, 2;
    %and;
T_84.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.24, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555f41fb0, 4;
    %addi 1, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f420d0, 4, 0;
    %jmp T_84.25;
T_84.24 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555f41fb0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f420d0, 4, 0;
T_84.25 ;
T_84.23 ;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0x555555f3d870;
T_85 ;
    %wait E_0x555555c8dda0;
    %load/vec4 v0x555555f5ba80_0;
    %flag_set/vec4 8;
    %jmp/1 T_85.2, 8;
    %load/vec4 v0x555555f5bb70_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_85.2;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555f42390, 0, 4;
    %jmp T_85.1;
T_85.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555f424b0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555f42390, 0, 4;
T_85.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555f420d0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555f41fb0, 0, 4;
    %jmp T_85;
    .thread T_85;
    .scope S_0x555555f3e650;
T_86 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f424b0, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f42390, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f420d0, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f41fb0, 4, 0;
    %end;
    .thread T_86;
    .scope S_0x555555f3e650;
T_87 ;
    %wait E_0x555555f3db70;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555f42390, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f424b0, 4, 0;
    %load/vec4 v0x555555f43620_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f424b0, 4, 0;
    %jmp T_87.1;
T_87.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555f42390, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_87.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_87.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_87.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_87.5, 6;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f424b0, 4, 0;
    %jmp T_87.7;
T_87.2 ;
    %load/vec4 v0x555555f5b800_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_87.10, 9;
    %load/vec4 v0x555555f5bf50_0;
    %pad/u 5;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_87.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.8, 8;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f424b0, 4, 0;
    %jmp T_87.9;
T_87.8 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f424b0, 4, 0;
T_87.9 ;
    %jmp T_87.7;
T_87.3 ;
    %load/vec4 v0x555555f42910_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_87.13, 9;
    %load/vec4 v0x555555f41ad0_0;
    %pad/u 5;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_87.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.11, 8;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f424b0, 4, 0;
    %jmp T_87.12;
T_87.11 ;
    %load/vec4 v0x555555f5bc50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_87.16, 9;
    %load/vec4 v0x555555f41ad0_0;
    %pad/u 5;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_87.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.14, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f424b0, 4, 0;
    %jmp T_87.15;
T_87.14 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f424b0, 4, 0;
T_87.15 ;
T_87.12 ;
    %jmp T_87.7;
T_87.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555f42270, 4;
    %pad/u 32;
    %subi 2, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555f41fb0, 4;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_87.17, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f424b0, 4, 0;
    %jmp T_87.18;
T_87.17 ;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f424b0, 4, 0;
T_87.18 ;
    %jmp T_87.7;
T_87.5 ;
    %load/vec4 v0x555555f5c420_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_87.21, 9;
    %load/vec4 v0x555555f5bf50_0;
    %pad/u 5;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_87.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.19, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f424b0, 4, 0;
    %jmp T_87.20;
T_87.19 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f424b0, 4, 0;
T_87.20 ;
    %jmp T_87.7;
T_87.7 ;
    %pop/vec4 1;
T_87.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555f424b0, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_87.22, 4;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f420d0, 4, 0;
    %jmp T_87.23;
T_87.22 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555f424b0, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_87.26, 4;
    %load/vec4 v0x555555f43380_0;
    %parti/s 1, 1, 2;
    %and;
T_87.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.24, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555f41fb0, 4;
    %addi 1, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f420d0, 4, 0;
    %jmp T_87.25;
T_87.24 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555f41fb0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f420d0, 4, 0;
T_87.25 ;
T_87.23 ;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_0x555555f3e650;
T_88 ;
    %wait E_0x555555c8dda0;
    %load/vec4 v0x555555f5ba80_0;
    %flag_set/vec4 8;
    %jmp/1 T_88.2, 8;
    %load/vec4 v0x555555f5bb70_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_88.2;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555f42390, 0, 4;
    %jmp T_88.1;
T_88.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555f424b0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555f42390, 0, 4;
T_88.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555f420d0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555f41fb0, 0, 4;
    %jmp T_88;
    .thread T_88;
    .scope S_0x555555f3cc50;
T_89 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555555f42f60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555555f5b8c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f42910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f5bc50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555555f431c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555555f432a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f42850_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555555f41e10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555f41ad0_0, 0, 4;
    %end;
    .thread T_89;
    .scope S_0x555555f3cc50;
T_90 ;
    %wait E_0x555555c8dda0;
    %load/vec4 v0x555555f5ba80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555f43540_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x555555f5c420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x555555f5bf50_0;
    %assign/vec4/off/d v0x555555f43540_0, 4, 5;
    %jmp T_90.3;
T_90.2 ;
    %load/vec4 v0x555555f43700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x555555f5bf50_0;
    %assign/vec4/off/d v0x555555f43540_0, 4, 5;
T_90.4 ;
T_90.3 ;
T_90.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f425d0_0, 0, 32;
T_90.6 ; Top of for-loop 
    %load/vec4 v0x555555f425d0_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz T_90.7, 5;
    %load/vec4 v0x555555f5bb70_0;
    %load/vec4 v0x555555f425d0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.9, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x555555f425d0_0;
    %assign/vec4/off/d v0x555555f43540_0, 4, 5;
T_90.9 ;
T_90.8 ; for-loop step statement
    %load/vec4 v0x555555f425d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555f425d0_0, 0, 32;
    %jmp T_90.6;
T_90.7 ; for-loop exit label
    %jmp T_90;
    .thread T_90;
    .scope S_0x555555f3cc50;
T_91 ;
    %wait E_0x555555c8dda0;
    %ix/getv 4, v0x555555f41870_0;
    %load/vec4a v0x555555f42ea0, 4;
    %assign/vec4 v0x555555f43040_0, 0;
    %jmp T_91;
    .thread T_91;
    .scope S_0x555555f3cc50;
T_92 ;
    %wait E_0x555555f3d810;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555f43460_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f42190_0, 0, 32;
T_92.0 ; Top of for-loop 
    %load/vec4 v0x555555f42190_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz T_92.1, 5;
    %load/vec4 v0x555555f43380_0;
    %load/vec4 v0x555555f42190_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.3, 8;
    %load/vec4 v0x555555f42190_0;
    %pad/s 4;
    %assign/vec4 v0x555555f43460_0, 0;
T_92.3 ;
T_92.2 ; for-loop step statement
    %load/vec4 v0x555555f42190_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555f42190_0, 0, 32;
    %jmp T_92.0;
T_92.1 ; for-loop exit label
    %jmp T_92;
    .thread T_92, $push;
    .scope S_0x555555f3cc50;
T_93 ;
    %wait E_0x555555f3d7d0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555f42f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f5b800_0, 0;
    %load/vec4 v0x555555f5b8c0_0;
    %assign/vec4 v0x555555f5b9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f5c6d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555f5c560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f42910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f5bc50_0, 0;
    %load/vec4 v0x555555f5b8c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_93.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_93.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_93.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_93.3, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555f5b9a0_0, 0;
    %jmp T_93.5;
T_93.0 ;
    %load/vec4 v0x555555f43700_0;
    %flag_set/vec4 8;
    %jmp/1 T_93.8, 8;
    %load/vec4 v0x555555f5c420_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_93.8;
    %jmp/0xz  T_93.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555555f5b9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f5b800_0, 0;
    %jmp T_93.7;
T_93.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555f5b9a0_0, 0;
T_93.7 ;
    %jmp T_93.5;
T_93.1 ;
    %load/vec4 v0x555555f5c280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.9, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555555f5b9a0_0, 0;
    %jmp T_93.10;
T_93.9 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555555f5b9a0_0, 0;
T_93.10 ;
    %jmp T_93.5;
T_93.2 ;
    %load/vec4 v0x555555f417b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.11, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555f5b9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f5bc50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f5c6d0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555555f5c560_0, 0;
    %jmp T_93.12;
T_93.11 ;
    %load/vec4 v0x555555f426b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_93.15, 8;
    %load/vec4 v0x555555f42de0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_93.15;
    %jmp/0xz  T_93.13, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555f5b9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f5bc50_0, 0;
    %jmp T_93.14;
T_93.13 ;
    %load/vec4 v0x555555f41d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.16, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555555f5b9a0_0, 0;
    %jmp T_93.17;
T_93.16 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555555f5b9a0_0, 0;
T_93.17 ;
T_93.14 ;
T_93.12 ;
    %jmp T_93.5;
T_93.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555f5b9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f5c6d0_0, 0;
    %ix/getv 4, v0x555555f41ad0_0;
    %load/vec4a v0x555555f42390, 4;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_93.18, 4;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x555555f5c560_0, 0;
    %jmp T_93.19;
T_93.18 ;
    %load/vec4 v0x555555f42850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.20, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x555555f5c560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f5bc50_0, 0;
    %jmp T_93.21;
T_93.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555555f5c560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f42910_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x555555f41ad0_0;
    %assign/vec4/off/d v0x555555f42f60_0, 4, 5;
T_93.21 ;
T_93.19 ;
    %jmp T_93.5;
T_93.5 ;
    %pop/vec4 1;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0x555555f3cc50;
T_94 ;
    %wait E_0x555555c8dda0;
    %load/vec4 v0x555555f5ba80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555f5b8c0_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x555555f5b9a0_0;
    %assign/vec4 v0x555555f5b8c0_0, 0;
    %load/vec4 v0x555555f5b800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %load/vec4 v0x555555f5bf50_0;
    %assign/vec4 v0x555555f41ad0_0, 0;
T_94.2 ;
    %load/vec4 v0x555555f42910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.4, 8;
    %load/vec4 v0x555555f41e10_0;
    %load/vec4 v0x555555f41ad0_0;
    %part/u 1;
    %nor/r;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x555555f41ad0_0;
    %assign/vec4/off/d v0x555555f41e10_0, 4, 5;
T_94.4 ;
    %load/vec4 v0x555555f5c420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.6, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x555555f5bf50_0;
    %assign/vec4/off/d v0x555555f41e10_0, 4, 5;
T_94.6 ;
    %load/vec4 v0x555555f5b8c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_94.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_94.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_94.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_94.11, 6;
    %jmp T_94.12;
T_94.8 ;
    %jmp T_94.12;
T_94.9 ;
    %load/vec4 v0x555555f41bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f42850_0, 0;
    %jmp T_94.14;
T_94.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f42850_0, 0;
    %pushi/vec4 0, 0, 6;
    %ix/getv 3, v0x555555f41ad0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555f42270, 0, 4;
T_94.14 ;
    %jmp T_94.12;
T_94.10 ;
    %load/vec4 v0x555555f42850_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_94.18, 10;
    %load/vec4 v0x555555f5be90_0;
    %and;
T_94.18;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_94.17, 9;
    %ix/getv 4, v0x555555f41ad0_0;
    %load/vec4a v0x555555f42270, 4;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
T_94.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.15, 8;
    %load/vec4 v0x555555f5bdd0_0;
    %ix/getv 3, v0x555555f41950_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555f42ea0, 0, 4;
T_94.15 ;
    %load/vec4 v0x555555f42850_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_94.21, 9;
    %load/vec4 v0x555555f5be90_0;
    %and;
T_94.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.19, 8;
    %ix/getv 4, v0x555555f41ad0_0;
    %load/vec4a v0x555555f42270, 4;
    %addi 1, 0, 6;
    %ix/getv 3, v0x555555f41ad0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555f42270, 0, 4;
T_94.19 ;
    %jmp T_94.12;
T_94.11 ;
    %jmp T_94.12;
T_94.12 ;
    %pop/vec4 1;
T_94.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f42770_0, 0, 32;
T_94.22 ; Top of for-loop 
    %load/vec4 v0x555555f42770_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz T_94.23, 5;
    %load/vec4 v0x555555f5ba80_0;
    %flag_set/vec4 8;
    %jmp/1 T_94.27, 8;
    %load/vec4 v0x555555f5bb70_0;
    %load/vec4 v0x555555f42770_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_94.27;
    %jmp/0xz  T_94.25, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x555555f42770_0;
    %assign/vec4/off/d v0x555555f41e10_0, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x555555f42770_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555f42270, 0, 4;
T_94.25 ;
T_94.24 ; for-loop step statement
    %load/vec4 v0x555555f42770_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555f42770_0, 0, 32;
    %jmp T_94.22;
T_94.23 ; for-loop exit label
    %jmp T_94;
    .thread T_94;
    .scope S_0x555555f5fe00;
T_95 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555f600c0_0, 0, 3;
    %end;
    .thread T_95;
    .scope S_0x555555f5fe00;
T_96 ;
    %wait E_0x555555c8dda0;
    %load/vec4 v0x555555f600c0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555555f601a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555f600c0_0, 0;
    %jmp T_96;
    .thread T_96;
    .scope S_0x555555f5e160;
T_97 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f5eab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f5eb70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555f5ed90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f5e800_0, 0, 1;
    %end;
    .thread T_97;
    .scope S_0x555555f5e160;
T_98 ;
    %wait E_0x555555f5d5e0;
    %load/vec4 v0x555555f5eab0_0;
    %load/vec4 v0x555555f5ec30_0;
    %xor;
    %assign/vec4 v0x555555f5eab0_0, 0;
    %load/vec4 v0x555555f5ec30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %load/vec4 v0x555555f5e8f0_0;
    %assign/vec4 v0x555555f5e800_0, 0;
T_98.0 ;
    %load/vec4 v0x555555f5ec30_0;
    %assign/vec4 v0x555555f5eb70_0, 0;
    %jmp T_98;
    .thread T_98;
    .scope S_0x555555f5e160;
T_99 ;
    %wait E_0x555555c8dda0;
    %load/vec4 v0x555555f5ed90_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555555f5eab0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555f5ed90_0, 0;
    %jmp T_99;
    .thread T_99;
    .scope S_0x555555f5d230;
T_100 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f5dca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f5dd60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555f5df80_0, 0, 3;
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x555555f5d9b0_0, 0, 26;
    %end;
    .thread T_100;
    .scope S_0x555555f5d230;
T_101 ;
    %wait E_0x555555f5d5e0;
    %load/vec4 v0x555555f5dca0_0;
    %load/vec4 v0x555555f5de20_0;
    %xor;
    %assign/vec4 v0x555555f5dca0_0, 0;
    %load/vec4 v0x555555f5de20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %load/vec4 v0x555555f5dae0_0;
    %assign/vec4 v0x555555f5d9b0_0, 0;
T_101.0 ;
    %load/vec4 v0x555555f5de20_0;
    %assign/vec4 v0x555555f5dd60_0, 0;
    %jmp T_101;
    .thread T_101;
    .scope S_0x555555f5d230;
T_102 ;
    %wait E_0x555555c8dda0;
    %load/vec4 v0x555555f5df80_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555555f5dca0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555f5df80_0, 0;
    %jmp T_102;
    .thread T_102;
    .scope S_0x555555f5ef70;
T_103 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f5f980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f5fa20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555f5fc40_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555f5f6d0_0, 0, 8;
    %end;
    .thread T_103;
    .scope S_0x555555f5ef70;
T_104 ;
    %wait E_0x555555f5d5e0;
    %load/vec4 v0x555555f5f980_0;
    %load/vec4 v0x555555f5fae0_0;
    %xor;
    %assign/vec4 v0x555555f5f980_0, 0;
    %load/vec4 v0x555555f5fae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %load/vec4 v0x555555f5f7e0_0;
    %assign/vec4 v0x555555f5f6d0_0, 0;
T_104.0 ;
    %load/vec4 v0x555555f5fae0_0;
    %assign/vec4 v0x555555f5fa20_0, 0;
    %jmp T_104;
    .thread T_104;
    .scope S_0x555555f5ef70;
T_105 ;
    %wait E_0x555555c8dda0;
    %load/vec4 v0x555555f5fc40_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555555f5f980_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555f5fc40_0, 0;
    %jmp T_105;
    .thread T_105;
    .scope S_0x555555f5ca30;
T_106 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555f628d0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555f630d0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555555f61d30_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555555f62ff0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f63470_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555555f61ed0_0, 0, 6;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x555555f62f10_0, 0, 9;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555555f62350_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555555f620f0_0, 0, 16;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x555555f64410_0, 0, 12;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x555555f641a0_0, 0, 9;
    %end;
    .thread T_106;
    .scope S_0x555555f5ca30;
T_107 ;
    %wait E_0x555555f5d5e0;
    %load/vec4 v0x555555f628d0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555555f62730_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555f62670_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555f628d0_0, 0;
    %jmp T_107;
    .thread T_107;
    .scope S_0x555555f5ca30;
T_108 ;
    %wait E_0x555555f5d5e0;
    %load/vec4 v0x555555f630d0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_108.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_108.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_108.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_108.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_108.4, 6;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555f630d0_0, 0;
    %jmp T_108.6;
T_108.0 ;
    %load/vec4 v0x555555f627f0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_108.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_108.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_108.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_108.10, 6;
    %jmp T_108.11;
T_108.7 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x555555f630d0_0, 0;
    %jmp T_108.11;
T_108.8 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555555f630d0_0, 0;
    %jmp T_108.11;
T_108.9 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555555f630d0_0, 0;
    %jmp T_108.11;
T_108.10 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x555555f630d0_0, 0;
    %jmp T_108.11;
T_108.11 ;
    %pop/vec4 1;
    %jmp T_108.6;
T_108.1 ;
    %load/vec4 v0x555555f627f0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_108.12, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555f630d0_0, 0;
T_108.12 ;
    %jmp T_108.6;
T_108.2 ;
    %load/vec4 v0x555555f627f0_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_108.14, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555f630d0_0, 0;
T_108.14 ;
    %jmp T_108.6;
T_108.3 ;
    %load/vec4 v0x555555f627f0_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_108.16, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555f630d0_0, 0;
T_108.16 ;
    %jmp T_108.6;
T_108.4 ;
    %load/vec4 v0x555555f627f0_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_108.18, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555f630d0_0, 0;
T_108.18 ;
    %jmp T_108.6;
T_108.6 ;
    %pop/vec4 1;
    %jmp T_108;
    .thread T_108;
    .scope S_0x555555f5ca30;
T_109 ;
    %wait E_0x555555f5d5e0;
    %load/vec4 v0x555555f630d0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_109.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555f61d30_0, 0;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x555555f61d30_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x555555f61d30_0, 0;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x555555f5ca30;
T_110 ;
    %wait E_0x555555f5d1d0;
    %load/vec4 v0x555555f631b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %load/vec4 v0x555555f63470_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_110.4, 9;
    %load/vec4 v0x555555f62ff0_0;
    %pushi/vec4 37, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_110.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f63270_0, 0;
    %jmp T_110.3;
T_110.2 ;
    %load/vec4 v0x555555f63470_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_110.7, 9;
    %load/vec4 v0x555555f62ff0_0;
    %parti/s 4, 0, 2;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_110.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f63270_0, 0;
    %jmp T_110.6;
T_110.5 ;
    %load/vec4 v0x555555f63470_0;
    %assign/vec4 v0x555555f63270_0, 0;
T_110.6 ;
T_110.3 ;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v0x555555f63470_0;
    %assign/vec4 v0x555555f63270_0, 0;
T_110.1 ;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_0x555555f5ca30;
T_111 ;
    %wait E_0x555555f5d5e0;
    %load/vec4 v0x555555f63ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 42, 0, 6;
    %assign/vec4 v0x555555f62ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f63470_0, 0;
    %jmp T_111.1;
T_111.0 ;
    %load/vec4 v0x555555f631b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.2, 8;
    %load/vec4 v0x555555f62ff0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x555555f630d0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555f62ff0_0, 0;
T_111.2 ;
T_111.1 ;
    %load/vec4 v0x555555f63270_0;
    %assign/vec4 v0x555555f63470_0, 0;
    %jmp T_111;
    .thread T_111;
    .scope S_0x555555f5ca30;
T_112 ;
    %wait E_0x555555f5d170;
    %load/vec4 v0x555555f62ff0_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_112.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_112.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_112.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_112.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f625b0_0, 0;
    %jmp T_112.5;
T_112.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f625b0_0, 0;
    %jmp T_112.5;
T_112.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f625b0_0, 0;
    %jmp T_112.5;
T_112.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f625b0_0, 0;
    %jmp T_112.5;
T_112.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f625b0_0, 0;
    %jmp T_112.5;
T_112.5 ;
    %pop/vec4 1;
    %load/vec4 v0x555555f63470_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_112.8, 9;
    %load/vec4 v0x555555f631b0_0;
    %and;
T_112.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.6, 8;
    %load/vec4 v0x555555f62ff0_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_112.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_112.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_112.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_112.12, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f62a70_0, 0;
    %jmp T_112.14;
T_112.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f62a70_0, 0;
    %jmp T_112.14;
T_112.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f62a70_0, 0;
    %jmp T_112.14;
T_112.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f62a70_0, 0;
    %jmp T_112.14;
T_112.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f62a70_0, 0;
    %jmp T_112.14;
T_112.14 ;
    %pop/vec4 1;
    %jmp T_112.7;
T_112.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f62a70_0, 0;
T_112.7 ;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x555555f5ca30;
T_113 ;
    %wait E_0x555555f5d5e0;
    %load/vec4 v0x555555f63ff0_0;
    %flag_set/vec4 8;
    %jmp/1 T_113.2, 8;
    %load/vec4 v0x555555f63330_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_113.2;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555555f61ed0_0, 0;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0x555555f62a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.3, 8;
    %load/vec4 v0x555555f61ed0_0;
    %parti/s 5, 0, 2;
    %load/vec4 v0x555555f625b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555f61ed0_0, 0;
T_113.3 ;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_0x555555f5ca30;
T_114 ;
    %wait E_0x555555f5d5e0;
    %load/vec4 v0x555555f633d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 256, 0, 9;
    %assign/vec4 v0x555555f62f10_0, 0;
T_114.0 ;
    %load/vec4 v0x555555f629b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_114.4, 9;
    %load/vec4 v0x555555f636e0_0;
    %nor/r;
    %and;
T_114.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.2, 8;
    %load/vec4 v0x555555f625b0_0;
    %load/vec4 v0x555555f62f10_0;
    %parti/s 8, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555f62f10_0, 0;
T_114.2 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x555555f5ca30;
T_115 ;
    %wait E_0x555555f5d5e0;
    %load/vec4 v0x555555f633d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x555555f62350_0, 0;
T_115.0 ;
    %load/vec4 v0x555555f629b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_115.4, 9;
    %load/vec4 v0x555555f636e0_0;
    %and;
T_115.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.2, 8;
    %load/vec4 v0x555555f62350_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f62350_0, 4, 5;
    %load/vec4 v0x555555f62350_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f62350_0, 4, 5;
    %load/vec4 v0x555555f62350_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x555555f62430_0;
    %xor;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f62350_0, 4, 5;
    %load/vec4 v0x555555f62350_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f62350_0, 4, 5;
    %load/vec4 v0x555555f62430_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f62350_0, 4, 5;
T_115.2 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0x555555f5ca30;
T_116 ;
    %wait E_0x555555f5d5e0;
    %load/vec4 v0x555555f633d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0x555555f620f0_0, 0;
T_116.0 ;
    %load/vec4 v0x555555f629b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_116.4, 9;
    %load/vec4 v0x555555f636e0_0;
    %and;
T_116.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.2, 8;
    %load/vec4 v0x555555f620f0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x555555f621d0_0;
    %xor;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f620f0_0, 4, 5;
    %load/vec4 v0x555555f620f0_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 14, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f620f0_0, 4, 5;
    %load/vec4 v0x555555f620f0_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f620f0_0, 4, 5;
    %load/vec4 v0x555555f620f0_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f620f0_0, 4, 5;
    %load/vec4 v0x555555f620f0_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f620f0_0, 4, 5;
    %load/vec4 v0x555555f620f0_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f620f0_0, 4, 5;
    %load/vec4 v0x555555f620f0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f620f0_0, 4, 5;
    %load/vec4 v0x555555f620f0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f620f0_0, 4, 5;
    %load/vec4 v0x555555f620f0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f620f0_0, 4, 5;
    %load/vec4 v0x555555f620f0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f620f0_0, 4, 5;
    %load/vec4 v0x555555f620f0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f620f0_0, 4, 5;
    %load/vec4 v0x555555f620f0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f620f0_0, 4, 5;
    %load/vec4 v0x555555f620f0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f620f0_0, 4, 5;
    %load/vec4 v0x555555f620f0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x555555f621d0_0;
    %xor;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f620f0_0, 4, 5;
    %load/vec4 v0x555555f620f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f620f0_0, 4, 5;
    %load/vec4 v0x555555f621d0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f620f0_0, 4, 5;
T_116.2 ;
    %jmp T_116;
    .thread T_116;
    .scope S_0x555555f5ca30;
T_117 ;
    %wait E_0x555555f5d5e0;
    %load/vec4 v0x555555f633d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %pushi/vec4 2048, 0, 12;
    %assign/vec4 v0x555555f64410_0, 0;
T_117.0 ;
    %load/vec4 v0x555555f629b0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_117.6, 11;
    %load/vec4 v0x555555f636e0_0;
    %and;
T_117.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_117.5, 10;
    %load/vec4 v0x555555f63e90_0;
    %and;
T_117.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_117.4, 9;
    %load/vec4 v0x555555f644d0_0;
    %nor/r;
    %and;
T_117.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0x555555f625b0_0;
    %load/vec4 v0x555555f64410_0;
    %parti/s 11, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555f64410_0, 0;
T_117.2 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x555555f5ca30;
T_118 ;
    %wait E_0x555555f5d5e0;
    %load/vec4 v0x555555f644d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_118.2, 9;
    %load/vec4 v0x555555f63e90_0;
    %and;
T_118.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.0, 8;
    %load/vec4 v0x555555f64410_0;
    %parti/s 7, 1, 2;
    %assign/vec4 v0x555555f61c50_0, 0;
    %load/vec4 v0x555555f64410_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x555555f62c40_0, 0;
    %load/vec4 v0x555555f64410_0;
    %parti/s 11, 1, 2;
    %assign/vec4 v0x555555f62e30_0, 0;
T_118.0 ;
    %jmp T_118;
    .thread T_118;
    .scope S_0x555555f5ca30;
T_119 ;
    %wait E_0x555555f5d5e0;
    %load/vec4 v0x555555f633d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_119.2, 8;
    %load/vec4 v0x555555f64280_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_119.2;
    %jmp/0xz  T_119.0, 8;
    %pushi/vec4 256, 0, 9;
    %assign/vec4 v0x555555f641a0_0, 0;
T_119.0 ;
    %load/vec4 v0x555555f629b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_119.6, 10;
    %load/vec4 v0x555555f636e0_0;
    %and;
T_119.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_119.5, 9;
    %load/vec4 v0x555555f63d10_0;
    %and;
T_119.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.3, 8;
    %load/vec4 v0x555555f625b0_0;
    %load/vec4 v0x555555f641a0_0;
    %parti/s 8, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555f641a0_0, 0;
T_119.3 ;
    %jmp T_119;
    .thread T_119;
    .scope S_0x555555f65f00;
T_120 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f66960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f66a20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555f66c60_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555f66690_0, 0, 4;
    %end;
    .thread T_120;
    .scope S_0x555555f65f00;
T_121 ;
    %wait E_0x555555c8dda0;
    %load/vec4 v0x555555f66960_0;
    %load/vec4 v0x555555f66ae0_0;
    %xor;
    %assign/vec4 v0x555555f66960_0, 0;
    %load/vec4 v0x555555f66ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %load/vec4 v0x555555f667a0_0;
    %assign/vec4 v0x555555f66690_0, 0;
T_121.0 ;
    %load/vec4 v0x555555f66ae0_0;
    %assign/vec4 v0x555555f66a20_0, 0;
    %jmp T_121;
    .thread T_121;
    .scope S_0x555555f65f00;
T_122 ;
    %wait E_0x555555f5d5e0;
    %load/vec4 v0x555555f66c60_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555555f66960_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555f66c60_0, 0;
    %jmp T_122;
    .thread T_122;
    .scope S_0x555555f66e40;
T_123 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555f670e0_0, 0, 3;
    %end;
    .thread T_123;
    .scope S_0x555555f66e40;
T_124 ;
    %wait E_0x555555f5d5e0;
    %load/vec4 v0x555555f670e0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555555f671c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555f670e0_0, 0;
    %jmp T_124;
    .thread T_124;
    .scope S_0x555555f673c0;
T_125 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f67e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f67f20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555f68140_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f67b90_0, 0, 1;
    %end;
    .thread T_125;
    .scope S_0x555555f673c0;
T_126 ;
    %wait E_0x555555f5d5e0;
    %load/vec4 v0x555555f67e60_0;
    %load/vec4 v0x555555f67fe0_0;
    %xor;
    %assign/vec4 v0x555555f67e60_0, 0;
    %load/vec4 v0x555555f67fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %load/vec4 v0x555555f67ca0_0;
    %assign/vec4 v0x555555f67b90_0, 0;
T_126.0 ;
    %load/vec4 v0x555555f67fe0_0;
    %assign/vec4 v0x555555f67f20_0, 0;
    %jmp T_126;
    .thread T_126;
    .scope S_0x555555f673c0;
T_127 ;
    %wait E_0x555555c8dda0;
    %load/vec4 v0x555555f68140_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555555f67e60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555f68140_0, 0;
    %jmp T_127;
    .thread T_127;
    .scope S_0x555555f64fb0;
T_128 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f659b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f65a70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555f65d20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f65730_0, 0, 1;
    %end;
    .thread T_128;
    .scope S_0x555555f64fb0;
T_129 ;
    %wait E_0x555555f5d5e0;
    %load/vec4 v0x555555f659b0_0;
    %load/vec4 v0x555555f65bc0_0;
    %xor;
    %assign/vec4 v0x555555f659b0_0, 0;
    %load/vec4 v0x555555f65bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.0, 8;
    %load/vec4 v0x555555f657f0_0;
    %assign/vec4 v0x555555f65730_0, 0;
T_129.0 ;
    %load/vec4 v0x555555f65bc0_0;
    %assign/vec4 v0x555555f65a70_0, 0;
    %jmp T_129;
    .thread T_129;
    .scope S_0x555555f64fb0;
T_130 ;
    %wait E_0x555555c8dda0;
    %load/vec4 v0x555555f65d20_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555555f659b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555f65d20_0, 0;
    %jmp T_130;
    .thread T_130;
    .scope S_0x555555f64890;
T_131 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f69680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f694e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f69420_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555f69340_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555f69740_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555f69e30_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f68ee0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555f68770_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555555f68930_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f68be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f68ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f68d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f68e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f69280_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f69cf0_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555555f690e0_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555f695a0_0, 0, 3;
    %end;
    .thread T_131;
    .scope S_0x555555f64890;
T_132 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f6a3e0_0, 0, 1;
    %end;
    .thread T_132;
    .scope S_0x555555f64890;
T_133 ;
    %wait E_0x555555f5d5e0;
    %load/vec4 v0x555555f68b40_0;
    %assign/vec4 v0x555555f68be0_0, 0;
    %load/vec4 v0x555555f68be0_0;
    %assign/vec4 v0x555555f68ca0_0, 0;
    %load/vec4 v0x555555f68ca0_0;
    %assign/vec4 v0x555555f68d60_0, 0;
    %load/vec4 v0x555555f68d60_0;
    %assign/vec4 v0x555555f68e20_0, 0;
    %jmp T_133;
    .thread T_133;
    .scope S_0x555555f64890;
T_134 ;
    %wait E_0x555555f5d5e0;
    %load/vec4 v0x555555f69cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_134.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_134.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_134.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_134.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_134.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_134.5, 6;
    %jmp T_134.6;
T_134.0 ;
    %load/vec4 v0x555555f69c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.7, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x555555f69cf0_0, 0;
T_134.7 ;
    %jmp T_134.6;
T_134.1 ;
    %load/vec4 v0x555555f68ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.9, 8;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x555555f69cf0_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x555555f69340_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x555555f69740_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555555f69e30_0, 0;
T_134.9 ;
    %jmp T_134.6;
T_134.2 ;
    %load/vec4 v0x555555f68ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.11, 8;
    %load/vec4 v0x555555f69910_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_134.13, 4;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x555555f69cf0_0, 0;
    %jmp T_134.14;
T_134.13 ;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x555555f69cf0_0, 0;
T_134.14 ;
    %load/vec4 v0x555555f69910_0;
    %inv;
    %load/vec4 v0x555555f69910_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555f69340_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x555555f69740_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555555f69e30_0, 0;
T_134.11 ;
    %jmp T_134.6;
T_134.3 ;
    %load/vec4 v0x555555f68ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.15, 8;
    %load/vec4 v0x555555f6a2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.17, 8;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x555555f69cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f69280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f6a3e0_0, 0;
    %load/vec4 v0x555555f6a110_0;
    %assign/vec4 v0x555555f69340_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x555555f69740_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555555f69e30_0, 0;
    %jmp T_134.18;
T_134.17 ;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x555555f69cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f69280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f6a3e0_0, 0;
    %load/vec4 v0x555555f690e0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x555555f690e0_0;
    %parti/s 1, 9, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555f690e0_0;
    %parti/s 1, 10, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555f690e0_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555f690e0_0;
    %parti/s 1, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555f690e0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555f690e0_0;
    %parti/s 1, 14, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555f690e0_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %inv;
    %assign/vec4 v0x555555f69340_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x555555f69740_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555555f69e30_0, 0;
T_134.18 ;
    %jmp T_134.16;
T_134.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f6a3e0_0, 0;
T_134.16 ;
    %jmp T_134.6;
T_134.4 ;
    %load/vec4 v0x555555f68ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.19, 8;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x555555f69cf0_0, 0;
    %load/vec4 v0x555555f690e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555555f690e0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555f690e0_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555f690e0_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555f690e0_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555f690e0_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555f690e0_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555f690e0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %inv;
    %assign/vec4 v0x555555f69340_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x555555f69740_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555555f69e30_0, 0;
T_134.19 ;
    %jmp T_134.6;
T_134.5 ;
    %load/vec4 v0x555555f68ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.21, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555555f69cf0_0, 0;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x555555f69740_0, 0;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x555555f69e30_0, 0;
T_134.21 ;
    %jmp T_134.6;
T_134.6 ;
    %pop/vec4 1;
    %load/vec4 v0x555555f68a10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_134.25, 9;
    %load/vec4 v0x555555f68b40_0;
    %nor/r;
    %and;
T_134.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.23, 8;
    %load/vec4 v0x555555f68770_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x555555f68ee0_0, 0;
    %jmp T_134.24;
T_134.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f68ee0_0, 0;
T_134.24 ;
    %load/vec4 v0x555555f69c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.26, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555555f68770_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555555f68930_0, 0;
    %jmp T_134.27;
T_134.26 ;
    %load/vec4 v0x555555f68a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.28, 8;
    %load/vec4 v0x555555f68b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.30, 8;
    %load/vec4 v0x555555f68850_0;
    %parti/s 5, 1, 2;
    %assign/vec4 v0x555555f68930_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f69340_0, 4, 5;
    %jmp T_134.31;
T_134.30 ;
    %load/vec4 v0x555555f68770_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x555555f68770_0, 0;
    %load/vec4 v0x555555f69340_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x555555f69340_0, 0;
    %load/vec4 v0x555555f69740_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x555555f69740_0, 0;
    %load/vec4 v0x555555f69e30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x555555f69e30_0, 0;
    %load/vec4 v0x555555f68850_0;
    %parti/s 5, 1, 2;
    %assign/vec4 v0x555555f68930_0, 0;
T_134.31 ;
T_134.28 ;
T_134.27 ;
    %jmp T_134;
    .thread T_134;
    .scope S_0x555555f64890;
T_135 ;
    %wait E_0x555555f5d5e0;
    %load/vec4 v0x555555f69c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0x555555f690e0_0, 0;
T_135.0 ;
    %load/vec4 v0x555555f68a10_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_135.6, 11;
    %load/vec4 v0x555555f69280_0;
    %and;
T_135.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_135.5, 10;
    %load/vec4 v0x555555f68e20_0;
    %nor/r;
    %and;
T_135.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_135.4, 9;
    %load/vec4 v0x555555f69c20_0;
    %nor/r;
    %and;
T_135.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.2, 8;
    %load/vec4 v0x555555f690e0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x555555f691c0_0;
    %xor;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f690e0_0, 4, 5;
    %load/vec4 v0x555555f690e0_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 14, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f690e0_0, 4, 5;
    %load/vec4 v0x555555f690e0_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f690e0_0, 4, 5;
    %load/vec4 v0x555555f690e0_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f690e0_0, 4, 5;
    %load/vec4 v0x555555f690e0_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f690e0_0, 4, 5;
    %load/vec4 v0x555555f690e0_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f690e0_0, 4, 5;
    %load/vec4 v0x555555f690e0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f690e0_0, 4, 5;
    %load/vec4 v0x555555f690e0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f690e0_0, 4, 5;
    %load/vec4 v0x555555f690e0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f690e0_0, 4, 5;
    %load/vec4 v0x555555f690e0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f690e0_0, 4, 5;
    %load/vec4 v0x555555f690e0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f690e0_0, 4, 5;
    %load/vec4 v0x555555f690e0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f690e0_0, 4, 5;
    %load/vec4 v0x555555f690e0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f690e0_0, 4, 5;
    %load/vec4 v0x555555f690e0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x555555f691c0_0;
    %xor;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f690e0_0, 4, 5;
    %load/vec4 v0x555555f690e0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f690e0_0, 4, 5;
    %load/vec4 v0x555555f691c0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f690e0_0, 4, 5;
T_135.2 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x555555f64890;
T_136 ;
    %wait E_0x555555f5d5e0;
    %load/vec4 v0x555555f69c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f694e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f69420_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555f695a0_0, 0;
    %jmp T_136.1;
T_136.0 ;
    %load/vec4 v0x555555f68a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.2, 8;
    %load/vec4 v0x555555f69f90_0;
    %assign/vec4 v0x555555f69680_0, 0;
    %load/vec4 v0x555555f6a050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.4, 8;
    %load/vec4 v0x555555f695a0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x555555f694e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f69420_0, 0;
    %load/vec4 v0x555555f695a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x555555f695a0_0, 0;
    %jmp T_136.5;
T_136.4 ;
    %load/vec4 v0x555555f69ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.6, 8;
    %jmp T_136.7;
T_136.6 ;
    %load/vec4 v0x555555f694e0_0;
    %nor/r;
    %assign/vec4 v0x555555f694e0_0, 0;
    %load/vec4 v0x555555f69420_0;
    %nor/r;
    %assign/vec4 v0x555555f69420_0, 0;
T_136.7 ;
T_136.5 ;
T_136.2 ;
T_136.1 ;
    %jmp T_136;
    .thread T_136;
    .scope S_0x555555f0fb20;
T_137 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555f734e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555f739f0_0, 0, 8;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555555f73760_0, 0, 6;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x555555f74fc0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f722e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f733a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f73300_0, 0, 1;
    %end;
    .thread T_137;
    .scope S_0x555555f0fb20;
T_138 ;
    %wait E_0x555555c8dda0;
    %load/vec4 v0x555555f73800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555555f73760_0, 0;
    %jmp T_138.1;
T_138.0 ;
    %load/vec4 v0x555555f73760_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x555555f73760_0, 0;
T_138.1 ;
    %jmp T_138;
    .thread T_138;
    .scope S_0x555555f0fb20;
T_139 ;
    %wait E_0x555555c8dda0;
    %load/vec4 v0x555555f75060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x555555f74fc0_0, 0;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v0x555555f73800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.2, 8;
    %load/vec4 v0x555555f74fc0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x555555f74fc0_0, 0;
T_139.2 ;
T_139.1 ;
    %jmp T_139;
    .thread T_139;
    .scope S_0x555555f0fb20;
T_140 ;
    %wait E_0x555555c8dda0;
    %load/vec4 v0x555555f75060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %load/vec4 v0x555555f722e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.2, 8;
    %load/vec4 v0x555555f734e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_140.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f722e0_0, 0;
    %jmp T_140.5;
T_140.4 ;
    %load/vec4 v0x555555f734e0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x555555f734e0_0, 0;
T_140.5 ;
    %jmp T_140.3;
T_140.2 ;
    %load/vec4 v0x555555f734e0_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_140.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f722e0_0, 0;
    %jmp T_140.7;
T_140.6 ;
    %load/vec4 v0x555555f734e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x555555f734e0_0, 0;
T_140.7 ;
T_140.3 ;
T_140.0 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x555555f0fb20;
T_141 ;
    %wait E_0x555555c8dda0;
    %load/vec4 v0x555555f739f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x555555f739f0_0, 0;
    %jmp T_141;
    .thread T_141;
    .scope S_0x555555f0fb20;
T_142 ;
    %wait E_0x555555c8dda0;
    %load/vec4 v0x555555f747a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555555f733a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f73300_0, 0;
    %jmp T_142.1;
T_142.0 ;
    %load/vec4 v0x555555f733a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x555555f733a0_0, 0;
T_142.1 ;
    %load/vec4 v0x555555f733a0_0;
    %cmpi/u 196000000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_142.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f73300_0, 0;
T_142.2 ;
    %jmp T_142;
    .thread T_142;
    .scope S_0x555555e8a230;
T_143 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f7de20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f7e930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555f7f590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f7f180_0, 0, 1;
    %pushi/vec4 0, 0, 8193;
    %store/vec4 v0x555555f7e6b0_0, 0, 8193;
    %pushi/vec4 0, 0, 8193;
    %store/vec4 v0x555555f7e5f0_0, 0, 8193;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f7eed0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f7ed00_0, 0, 32;
    %end;
    .thread T_143;
    .scope S_0x555555e8a230;
T_144 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f7dec0_0, 0;
T_144.0 ;
    %delay 10416, 0;
    %load/vec4 v0x555555f7dec0_0;
    %nor/r;
    %assign/vec4 v0x555555f7dec0_0, 0;
    %jmp T_144.0;
T_144.1 ;
    %end;
    .thread T_144;
    .scope S_0x555555e8a230;
T_145 ;
    %wait E_0x555555f5d5e0;
    %load/vec4 v0x555555f7de20_0;
    %nor/r;
    %assign/vec4 v0x555555f7de20_0, 0;
    %jmp T_145;
    .thread T_145;
    .scope S_0x555555e8a230;
T_146 ;
    %wait E_0x555555c8db10;
    %load/vec4 v0x555555f7eb70_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_146.2, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x555555f7ed00_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_146.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.0, 8;
    %load/vec4 v0x555555f7ed00_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x555555f7ed00_0, 0;
T_146.0 ;
    %jmp T_146;
    .thread T_146;
    .scope S_0x555555e8a230;
T_147 ;
    %wait E_0x555555c8dfb0;
    %load/vec4 v0x555555f7eb70_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_147.2, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x555555f7eed0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_147.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %load/vec4 v0x555555f7ede0_0;
    %load/vec4 v0x555555f7e6b0_0;
    %load/vec4 v0x555555f7eed0_0;
    %part/u 1;
    %cmp/ne;
    %jmp/0xz  T_147.3, 6;
    %vpi_call 2 142 "$display", "%d ERROR (%m): %s. spi_mosi != mosi_data[spi_mosi_length]", $time, "SPI MOSI data" {0 0 0};
    %vpi_call 2 143 "$display", "    actual:   %x", v0x555555f7ede0_0 {0 0 0};
    %vpi_call 2 144 "$display", "    expected: %x", &PV<v0x555555f7e6b0_0, v0x555555f7eed0_0, 1> {0 0 0};
T_147.3 ;
    %load/vec4 v0x555555f7eed0_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x555555f7eed0_0, 0;
T_147.0 ;
    %jmp T_147;
    .thread T_147;
    .scope S_0x555555e8a230;
T_148 ;
    %pushi/vec4 3405691582, 0, 7681;
    %concati/vec4 2164359682, 0, 39;
    %concati/vec4 2198045700, 0, 32;
    %concati/vec4 2231731718, 0, 32;
    %concati/vec4 2265417736, 0, 32;
    %concati/vec4 2299103754, 0, 32;
    %concati/vec4 2332789772, 0, 32;
    %concati/vec4 2366475790, 0, 32;
    %concati/vec4 2400161808, 0, 32;
    %concati/vec4 2433847826, 0, 32;
    %concati/vec4 2467533844, 0, 32;
    %concati/vec4 2501219862, 0, 32;
    %concati/vec4 2534905880, 0, 32;
    %concati/vec4 2568591898, 0, 32;
    %concati/vec4 2602277916, 0, 32;
    %concati/vec4 2635963934, 0, 32;
    %concati/vec4 20856640, 0, 25;
    %store/vec4 v0x555555f770c0_0, 0, 8193;
    %pushi/vec4 0, 0, 8193;
    %store/vec4 v0x555555f76fe0_0, 0, 8193;
    %pushi/vec4 544, 0, 32;
    %store/vec4 v0x555555f76ee0_0, 0, 32;
    %fork TD_top_tb.prepare_spi_xfer, S_0x555555f76d00;
    %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555555f79e60_0, 0, 7;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555555f79f60_0, 0, 4;
    %fork TD_top_tb.send_usb_out, S_0x555555f79c80;
    %join;
    %pushi/vec4 3098585248, 0, 291;
    %concati/vec4 2559608960, 0, 32;
    %concati/vec4 4041265344, 0, 33;
    %concati/vec4 2963312768, 0, 32;
    %concati/vec4 3770720384, 0, 33;
    %concati/vec4 3229642670, 0, 33;
    %concati/vec4 3216146432, 0, 32;
    %concati/vec4 17409, 0, 26;
    %store/vec4 v0x555555f78140_0, 0, 512;
    %pushi/vec4 256, 0, 11;
    %store/vec4 v0x555555f78240_0, 0, 11;
    %fork TD_top_tb.send_usb_data0, S_0x555555f77f60;
    %join;
    %fork TD_top_tb.expect_usb_ack, S_0x555555f75470;
    %join;
    %delay 10000000, 0;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555555f79e60_0, 0, 7;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555555f79f60_0, 0, 4;
    %fork TD_top_tb.send_usb_out, S_0x555555f79c80;
    %join;
    %pushi/vec4 3705197776, 0, 290;
    %concati/vec4 3435709632, 0, 32;
    %concati/vec4 3166221488, 0, 32;
    %concati/vec4 2896733344, 0, 32;
    %concati/vec4 2627245200, 0, 32;
    %concati/vec4 2357757056, 0, 32;
    %concati/vec4 4176537824, 0, 33;
    %concati/vec4 454695192, 0, 29;
    %store/vec4 v0x555555f78500_0, 0, 512;
    %pushi/vec4 256, 0, 11;
    %store/vec4 v0x555555f78600_0, 0, 11;
    %fork TD_top_tb.send_usb_data1, S_0x555555f78320;
    %join;
    %fork TD_top_tb.expect_usb_ack, S_0x555555f75470;
    %join;
    %delay 10000000, 0;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555555f79e60_0, 0, 7;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555555f79f60_0, 0, 4;
    %fork TD_top_tb.send_usb_out, S_0x555555f79c80;
    %join;
    %pushi/vec4 2155773050, 0, 473;
    %concati/vec4 4042057956, 0, 33;
    %concati/vec4 56, 0, 6;
    %store/vec4 v0x555555f78140_0, 0, 512;
    %pushi/vec4 72, 0, 11;
    %store/vec4 v0x555555f78240_0, 0, 11;
    %fork TD_top_tb.send_usb_data0, S_0x555555f77f60;
    %join;
    %fork TD_top_tb.expect_usb_ack, S_0x555555f75470;
    %join;
    %delay 10000000, 0;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555555f78f60_0, 0, 7;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555555f79060_0, 0, 4;
    %fork TD_top_tb.send_usb_in, S_0x555555f78d80;
    %join;
    %fork TD_top_tb.expect_usb_nak, S_0x555555f76540;
    %join;
    %vpi_call 18 37 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_148;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "../top_tb_header.vh";
    "../../common/tinyfpga_bootloader.v";
    "../../common/usb_serial_ctrl_ep.v";
    "../../common/edge_detect.v";
    "../../common/usb_fs_pe.v";
    "../../common/usb_fs_in_arb.v";
    "../../common/usb_fs_in_pe.v";
    "../../common/usb_fs_out_arb.v";
    "../../common/usb_fs_out_pe.v";
    "../../common/usb_fs_rx.v";
    "../../common/strobe.v";
    "../../common/usb_fs_tx.v";
    "../../common/usb_fs_tx_mux.v";
    "../../common/usb_spi_bridge_ep.v";
    "../vlog_tb_utils/vlog_tap_generator.v";
    "../vlog_tb_utils/vlog_tb_utils.v";
    "test.v";
