# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/imports/Nanoprocessor-Design/FA.vhd" \
"../../../../project_1.srcs/sources_1/imports/Nanoprocessor-Design/HA.vhd" \
"../../../../project_1.srcs/sources_1/imports/Nanoprocessor-Design/T_bit_Adder.vhd" \
"../../../../project_1.srcs/sim_1/imports/new/T_bit_Adder_tb.vhd" \

# Do not sort compile order
nosort
