// Seed: 1310576567
module module_0 (
    input wand void id_0,
    input wire id_1,
    input supply0 id_2,
    output wand id_3,
    input uwire id_4,
    output supply1 id_5,
    output tri id_6,
    output tri1 id_7,
    output wand id_8,
    id_15,
    output uwire id_9,
    output tri1 id_10,
    input uwire id_11,
    output tri id_12,
    output supply0 id_13
);
  wand id_16, id_17, id_18, id_19;
  id_20(
      id_1 == -1, id_18, id_0 + -1
  );
  tri0 id_21 = id_18;
  assign module_1.id_8 = 0;
endmodule
module static module_1 (
    input uwire id_0,
    input supply0 id_1,
    output tri id_2,
    input logic id_3,
    input uwire id_4,
    output logic id_5,
    input uwire id_6,
    input wor id_7,
    input tri id_8,
    input supply1 id_9,
    output wire id_10,
    output wire id_11,
    output tri1 id_12,
    input supply1 id_13,
    input tri1 id_14,
    output tri id_15,
    input wand id_16,
    input supply0 id_17,
    input wor id_18,
    input logic id_19,
    input uwire id_20,
    output uwire id_21,
    input tri id_22,
    input wand id_23,
    output wire id_24,
    input wor id_25
);
  wire id_27;
  always_latch id_5.id_19 <= id_3;
  module_0 modCall_1 (
      id_20,
      id_16,
      id_25,
      id_11,
      id_17,
      id_10,
      id_11,
      id_24,
      id_10,
      id_10,
      id_15,
      id_1,
      id_12,
      id_2
  );
endmodule
