<?xml version="1.0" encoding="UTF-8"?>
<ZeBuUiDoc type="xcui" version="1.0" creator="glog">
    <author>zCoreBuild</author>
    <date>Tue May 13 18:35:40 2025</date>
    <views>
        <view name="Warnings/Errors">
            <h1>zCoreCompilation : default</h1>
                <h2>Warning</h2>
                <p>[ZBD0328W] max_deph will become hidden (under expert mode &#39;!&#39;) in next release.</p>
                <p>[ZBD0329W] max_node will become hidden (under expert mode &#39;!&#39;) in next release.</p>
                <p>[ZBD0334W] delete_stuck_at_z will become hidden (under expert mode &#39;!&#39;) in next release.</p>
            <h1>zCoreCompilation : Part_0</h1>
                <h2>Warning</h2>
                <p>[TGT0145W] no binary identifier defined for module ID ZS5_VU19P_12C</p>
                <p>[PLU0610W] Attribute &#39;ZEBU_BB&#39; is found in module &#39;zceiMessageOutPort_3&#39; from library &#39;LIB_ZEBU_MODEL&#39; but not in the gold macro &#39;zceiMessageOutPort_3&#39; in library &#39;lib_zcei_macros&#39;. When replacing with gold macro &#39;zceiMessageOutPort_3&#39;, this attribute will be ignored.</p>
                <p>[PLU0610W] Attribute &#39;ZEBU_BB&#39; is found in module &#39;zceiMessageInPort_6&#39; from library &#39;LIB_ZEBU_MODEL&#39; but not in the gold macro &#39;zceiMessageInPort_6&#39; in library &#39;lib_zcei_macros&#39;. When replacing with gold macro &#39;zceiMessageInPort_6&#39;, this attribute will be ignored.</p>
                <p>[PLU0610W] Attribute &#39;ZEBU_BB&#39; is found in module &#39;zceiMessageOutPort_4096&#39; from library &#39;LIB_ZEBU_MODEL&#39; but not in the gold macro &#39;zceiMessageOutPort_4096&#39; in library &#39;lib_zcei_macros&#39;. When replacing with gold macro &#39;zceiMessageOutPort_4096&#39;, this attribute will be ignored.</p>
                <p>[PLU0610W] Attribute &#39;ZEBU_BB&#39; is found in module &#39;zceiMessageOutPort_128&#39; from library &#39;LIB_ZEBU_MODEL&#39; but not in the gold macro &#39;zceiMessageOutPort_128&#39; in library &#39;lib_zcei_macros&#39;. When replacing with gold macro &#39;zceiMessageOutPort_128&#39;, this attribute will be ignored.</p>
                <p>[PLU0610W] Attribute &#39;ZEBU_BB&#39; is found in module &#39;zceiMessageInPort_2&#39; from library &#39;LIB_ZEBU_MODEL&#39; but not in the gold macro &#39;zceiMessageInPort_2&#39; in library &#39;lib_zcei_macros&#39;. When replacing with gold macro &#39;zceiMessageInPort_2&#39;, this attribute will be ignored.</p>
                <p>[PLU0610W] Attribute &#39;ZEBU_BB&#39; is found in module &#39;zceiMessageOutPort_2&#39; from library &#39;LIB_ZEBU_MODEL&#39; but not in the gold macro &#39;zceiMessageOutPort_2&#39; in library &#39;lib_zcei_macros&#39;. When replacing with gold macro &#39;zceiMessageOutPort_2&#39;, this attribute will be ignored.</p>
                <p>[PLU0610W] Attribute &#39;ZEBU_BB&#39; is found in module &#39;zceiMessageInPort_1&#39; from library &#39;LIB_ZEBU_MODEL&#39; but not in the gold macro &#39;zceiMessageInPort_1&#39; in library &#39;lib_zcei_macros&#39;. When replacing with gold macro &#39;zceiMessageInPort_1&#39;, this attribute will be ignored.</p>
                <p>[PLU0610W] Attribute &#39;ZEBU_BB&#39; is found in module &#39;zceiMessageOutPort_33&#39; from library &#39;LIB_ZEBU_MODEL&#39; but not in the gold macro &#39;zceiMessageOutPort_33&#39; in library &#39;lib_zcei_macros&#39;. When replacing with gold macro &#39;zceiMessageOutPort_33&#39;, this attribute will be ignored.</p>
                <p>[PLU0610W] Attribute &#39;ZEBU_BB&#39; is found in module &#39;zceiMessageOutPort_8&#39; from library &#39;LIB_ZEBU_MODEL&#39; but not in the gold macro &#39;zceiMessageOutPort_8&#39; in library &#39;lib_zcei_macros&#39;. When replacing with gold macro &#39;zceiMessageOutPort_8&#39;, this attribute will be ignored.</p>
                <p>[PLU0610W] Attribute &#39;ZEBU_BB&#39; is found in module &#39;zceiMessageOutPort_64&#39; from library &#39;LIB_ZEBU_MODEL&#39; but not in the gold macro &#39;zceiMessageOutPort_64&#39; in library &#39;lib_zcei_macros&#39;. When replacing with gold macro &#39;zceiMessageOutPort_64&#39;, this attribute will be ignored.</p>
                <p>[PLU0610W] Attribute &#39;ZEBU_BB&#39; is found in module &#39;zceiMessageInPort_35&#39; from library &#39;LIB_ZEBU_MODEL&#39; but not in the gold macro &#39;zceiMessageInPort_35&#39; in library &#39;lib_zcei_macros&#39;. When replacing with gold macro &#39;zceiMessageInPort_35&#39;, this attribute will be ignored.</p>
                <p>[PLU0610W] Attribute &#39;ZEBU_BB&#39; is found in module &#39;zceiMessageOutPort_1&#39; from library &#39;LIB_ZEBU_MODEL&#39; but not in the gold macro &#39;zceiMessageOutPort_1&#39; in library &#39;lib_zcei_macros&#39;. When replacing with gold macro &#39;zceiMessageOutPort_1&#39;, this attribute will be ignored.</p>
                <p>[PLU0610W] Attribute &#39;ZEBU_BB&#39; is found in module &#39;zceiMessageInPort_32&#39; from library &#39;LIB_ZEBU_MODEL&#39; but not in the gold macro &#39;zceiMessageInPort_32&#39; in library &#39;lib_zcei_macros&#39;. When replacing with gold macro &#39;zceiMessageInPort_32&#39;, this attribute will be ignored.</p>
                <p>[PLU0610W] Attribute &#39;ZEBU_BB&#39; is found in module &#39;zceiMessageInPort_160&#39; from library &#39;LIB_ZEBU_MODEL&#39; but not in the gold macro &#39;zceiMessageInPort_160&#39; in library &#39;lib_zcei_macros&#39;. When replacing with gold macro &#39;zceiMessageInPort_160&#39;, this attribute will be ignored.</p>
                <p>[PLU0610W] Attribute &#39;ZEBU_BB&#39; is found in module &#39;zceiMessageInPort_64&#39; from library &#39;LIB_ZEBU_MODEL&#39; but not in the gold macro &#39;zceiMessageInPort_64&#39; in library &#39;lib_zcei_macros&#39;. When replacing with gold macro &#39;zceiMessageInPort_64&#39;, this attribute will be ignored.</p>
                <p>[PLU0610W] Attribute &#39;ZEBU_BB&#39; is found in module &#39;zceiMessageInPort_128&#39; from library &#39;LIB_ZEBU_MODEL&#39; but not in the gold macro &#39;zceiMessageInPort_128&#39; in library &#39;lib_zcei_macros&#39;. When replacing with gold macro &#39;zceiMessageInPort_128&#39;, this attribute will be ignored.</p>
                <p>[PLU0610W] Attribute &#39;ZEBU_BB&#39; is found in module &#39;zceiMessageOutPort_32&#39; from library &#39;LIB_ZEBU_MODEL&#39; but not in the gold macro &#39;zceiMessageOutPort_32&#39; in library &#39;lib_zcei_macros&#39;. When replacing with gold macro &#39;zceiMessageOutPort_32&#39;, this attribute will be ignored.</p>
                <p>[PLU0610W] Attribute &#39;ZEBU_BB&#39; is found in module &#39;zceiMessageOutPort_640&#39; from library &#39;LIB_ZEBU_MODEL&#39; but not in the gold macro &#39;zceiMessageOutPort_640&#39; in library &#39;lib_zcei_macros&#39;. When replacing with gold macro &#39;zceiMessageOutPort_640&#39;, this attribute will be ignored.</p>
                <p>[PLU0610W] Attribute &#39;ZEBU_BB&#39; is found in module &#39;zceiMessageOutPort_544&#39; from library &#39;LIB_ZEBU_MODEL&#39; but not in the gold macro &#39;zceiMessageOutPort_544&#39; in library &#39;lib_zcei_macros&#39;. When replacing with gold macro &#39;zceiMessageOutPort_544&#39;, this attribute will be ignored.</p>
                <p>[CLU0081W] Multiple occurence of the same command, using  cluster set max_fill_bram=60</p>
                <p>[KBD2213W] General Firmware FPGA cost : bram = 31, dsp_mult = 2, nbdsp48 = 2, FW cost = [],   is considered via reducing the target capacity, rather than increasing the design cost</p>
                <p>[PRO1053F] zview instance has no DB attributes &#39;probe_unnamed_92802_O_51232_51232&#39;</p>
                <p>[PRO1053F] zview instance has no DB attributes &#39;probe_unnamed_92803_O_51233_51233&#39;</p>
                <p>[PRO1053F] zview instance has no DB attributes &#39;probe_unnamed_92804_O_51234_51234&#39;</p>
                <p>[PRO1053F] zview instance has no DB attributes &#39;probe_unnamed_92805_O_51235_51235&#39;</p>
                <p>[PRO1053F] zview instance has no DB attributes &#39;probe_unnamed_92806_O_51236_51236&#39;</p>
                <p>[PRO1053F] zview instance has no DB attributes &#39;probe_unnamed_92807_O_51237_51237&#39;</p>
                <p>[PRO1053F] zview instance has no DB attributes &#39;probe_unnamed_92808_O_51238_51238&#39;</p>
                <p>[PRO1053F] zview instance has no DB attributes &#39;probe_unnamed_92809_O_51239_51239&#39;</p>
                <p>[PRO1053F] zview instance has no DB attributes &#39;probe_unnamed_92810_O_51240_51240&#39;</p>
                <p>[PRO1053F] zview instance has no DB attributes &#39;probe_unnamed_92811_O_51241_51241&#39;</p>
                <p>[PRO1053F] zview instance has no DB attributes &#39;probe_unnamed_92812_O_51242_51242&#39;</p>
                <p>[PRO1053F] zview instance has no DB attributes &#39;probe_unnamed_92813_O_51243_51243&#39;</p>
                <p>[PRO1053F] zview instance has no DB attributes &#39;probe_unnamed_92814_O_51244_51244&#39;</p>
                <p>[PRO1053F] zview instance has no DB attributes &#39;probe_unnamed_92815_O_51245_51245&#39;</p>
                <p>[PRO1053F] zview instance has no DB attributes &#39;probe_unnamed_92816_O_51246_51246&#39;</p>
                <p>[PRO1053F] zview instance has no DB attributes &#39;probe_unnamed_92817_O_51247_51247&#39;</p>
                <p>[PRO1053F] zview instance has no DB attributes &#39;probe_unnamed_92818_O_51248_51248&#39;</p>
                <p>[PRO1053F] zview instance has no DB attributes &#39;probe_unnamed_92821_O_67426_67426&#39;</p>
                <p>[PRO1053F] zview instance has no DB attributes &#39;probe_unnamed_92822_O_67427_67427&#39;</p>
                <p>[CLK0388W] Failed to parse Core Interface</p>
                <p>[CLK0388W] Failed to parse Core Interface</p>
                <p>[CLK0388W] Failed to parse Core Interface</p>
                <p>[CLK0389W] At least one instance was found with attribute &#39;ZEBU_RLC_STOP_RETRO&#39;, it can lead to inconsistency between RLC results and timing analysis.</p>
                <p>[PRO1142W] Cannot add NullEquiID on &#39;zebu_ckgltch_edge_zebu_top_2&#39; wire in &#39;zebu_top&#39; module.</p>
                <p>[PRO1142W] Cannot add NullEquiID on &#39;zebu_top.zebu_ckgltch_edge_zebu_top_2&#39; wire in &#39;zClockCone_UNIT0.MOD0.F0&#39; module.</p>
                <p>[PRO1142W] Cannot add NullEquiID on &#39;zebu_clkglitch_q_16053814003727257898&#39; wire in &#39;zebu_top&#39; module.</p>
                <p>[PRO1142W] Cannot add NullEquiID on &#39;zebu_top.zebu_clkglitch_q_16053814003727257898&#39; wire in &#39;zClockCone_UNIT0.MOD0.F0&#39; module.</p>
                <p>[PRO1142W] Cannot add NullEquiID on &#39;zebu_top.zebu_ckgltch_edge_zebu_top_2&#39; wire in &#39;zClockCone_UNIT0.MOD0.F1&#39; module.</p>
                <p>[PRO1142W] Cannot add NullEquiID on &#39;unnamed_sys_fm_3305_POS&#39; wire in &#39;xtor_t32Jtag_svs&#39; module.</p>
                <p>[PRO1142W] Cannot add NullEquiID on &#39;zebu_top.i_t32Jtag_driver.unnamed_sys_fm_3305_POS&#39; wire in &#39;zClockCone_UNIT0.MOD0.F1&#39; module.</p>
                <p>[PRO1142W] Cannot add NullEquiID on &#39;zebu_ckgltch_edge_xtor_t32Jtag_svs&#39; wire in &#39;xtor_t32Jtag_svs&#39; module.</p>
                <p>[PRO1142W] Cannot add NullEquiID on &#39;zebu_top.w_7&#39; wire in &#39;zClockCone_UNIT0.MOD0.F1&#39; module.</p>
                <p>[PRO1142W] Cannot add NullEquiID on &#39;zebu_ckgltch_edge_xtor_t32Jtag_svs_0&#39; wire in &#39;xtor_t32Jtag_svs&#39; module.</p>
                <p>[PRO1142W] Cannot add NullEquiID on &#39;zebu_top.zebu_ckgltch_edge_zebu_top_1&#39; wire in &#39;zClockCone_UNIT0.MOD0.F1&#39; module.</p>
                <p>[PRO1142W] Cannot add NullEquiID on &#39;zebu_clkglitch_q_6349647596992993382&#39; wire in &#39;xtor_t32Jtag_svs&#39; module.</p>
                <p>[PRO1142W] Cannot add NullEquiID on &#39;zebu_top.zebu_clkglitch_zebu_clkglitch_2179372020855011130_6533767977038776995&#39; wire in &#39;zClockCone_UNIT0.MOD0.F1&#39; module.</p>
                <p>[PRO1142W] Cannot add NullEquiID on &#39;unnamed_sys_fm_3324_Q&#39; wire in &#39;io_pad_ring&#39; module.</p>
                <p>[PRO1142W] Cannot add NullEquiID on &#39;zebu_top.core_chip_dut.iio_pad_ring.unnamed_sys_fm_3324_Q&#39; wire in &#39;zClockCone_UNIT0.MOD0.F1&#39; module.</p>
                <p>[PRO1142W] Cannot add NullEquiID on &#39;zebu_clkglitch_q_8543028365343236877&#39; wire in &#39;io_pad_ring&#39; module.</p>
                <p>[PRO1142W] Cannot add NullEquiID on &#39;zebu_top.core_chip_dut.zebu_clkglitch_zebu_clkglitch_1488623876269271013_16873031212582163573&#39; wire in &#39;zClockCone_UNIT0.MOD0.F1&#39; module.</p>
                <p>[PRO1142W] Cannot add NullEquiID on &#39;zebu_ckgltch_edge_alb_mss_mem_clkgate&#39; wire in &#39;alb_mss_mem_clkgate&#39; module.</p>
                <p>[PRO1142W] Cannot add NullEquiID on &#39;zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.zebu_ckgltch_edge_alb_mss_mem_0&#39; wire in &#39;zClockCone_UNIT0.MOD0.F1&#39; module.</p>
                <p>[CLU0730W] Cannot find path zebu_top.zebu_filter_data_or_zctrl_Creset_1477361921529022932, stuck at zebu_filter_data_or_zctrl_Creset_1477361921529022932, instance may have been optimized, ignoring defmapping info to UNIT0.MOD0.F0</p>
                <p>[CLU0730W] Cannot find path zebu_top.zebu_filter_data_or_zctrl_Creset_1477361921529022932, stuck at zebu_filter_data_or_zctrl_Creset_1477361921529022932, instance may have been optimized, ignoring defmapping info to UNIT0.MOD0.F0</p>
                <p>[CLU0730W] Cannot find path zebu_top.zebu_filter_data_or_zctrl_Creset_1477361921529022932, stuck at zebu_filter_data_or_zctrl_Creset_1477361921529022932, instance may have been optimized, ignoring defmapping info to UNIT0.MOD0.F0</p>
                <p>[CLU0730W] Cannot find path zebu_top.zebu_filter_data_or_zctrl_Creset_1477361921529022932, stuck at zebu_filter_data_or_zctrl_Creset_1477361921529022932, instance may have been optimized, ignoring defmapping info to UNIT0.MOD0.F0</p>
                <p>[CLU0730W] Cannot find path zebu_top.zebu_filter_data_or_zctrl_Creset_1477361921529022932, stuck at zebu_filter_data_or_zctrl_Creset_1477361921529022932, instance may have been optimized, ignoring defmapping info to UNIT0.MOD0.F0</p>
                <p>[CLU0730W] Cannot find path zebu_top.zebu_filter_data_or_zctrl_Creset_1477361921529022932, stuck at zebu_filter_data_or_zctrl_Creset_1477361921529022932, instance may have been optimized, ignoring defmapping info to UNIT0.MOD0.F0</p>
                <p>[CLU0730W] Cannot find path zebu_top.zebu_filter_data_or_zctrl_Creset_1477361921529022932, stuck at zebu_filter_data_or_zctrl_Creset_1477361921529022932, instance may have been optimized, ignoring defmapping info to UNIT0.MOD0.F0</p>
                <p>[KBD2300W] Found 0 driverClock wires and 0 zdelay wires</p>
                <p>[KBD2299W] Failed to find a candidate post-instrumentation clock wire for ZMEM BB port S, instance with path : U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r.zebu_bb_zmem_clk_rw0clk</p>
                <p>[KBD2299W] Failed to find a candidate post-instrumentation clock wire for ZMEM BB port IN_SYNC_2, instance with path : U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r.zebu_bb_zmem_tm_alb_mss_fpga_sram_0000_ZMEM_mem_r_rw0</p>
                <p>[ZEM0002W] 3 Memories collected does not match 0 collected by MemlinkDB</p>
                <p>[OPTDB01] ztop_fm_xform is not registered option</p>
                <p>[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21801.sqnod2985.zebu_bb_zmem_tm_zz_Encrypt_1_ZMEM_0_w0, CLK: IN_SYNC_1</p>
                <p>[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21801.sqnod2985.zebu_bb_zmem_tm_zz_Encrypt_1_ZMEM_0_r1, CLK: IN_SYNC_1</p>
                <p>[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21800.sqnod2985.zebu_bb_zmem_tm_zz_Encrypt_1_ZMEM_0_w0, CLK: IN_SYNC_1</p>
                <p>[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21800.sqnod2985.zebu_bb_zmem_tm_zz_Encrypt_1_ZMEM_0_r1, CLK: IN_SYNC_1</p>
                <p>[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21802.sqnod1818.sqnod845601.zebu_bb_zmem_tm_zz_Encrypt_6_ZMEM_0_w0, CLK: IN_SYNC_1</p>
                <p>[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21802.sqnod1818.sqnod845601.zebu_bb_zmem_tm_zz_Encrypt_6_ZMEM_0_r1, CLK: IN_SYNC_1</p>
                <p>[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r.zebu_bb_zmem_tm_alb_mss_fpga_sram_0000_ZMEM_mem_r_rw0, CLK: IN_SYNC_2</p>
                <p>[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r.i_ZRM.latency_addra_0, CLK: CLK</p>
                <p>[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r.i_ZRM.latency_addra_1, CLK: CLK</p>
                <p>[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r.i_ZRM.latency_addra_2, CLK: CLK</p>
                <p>[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_lat_inst.u_mem_bus_lat.i_bdel_mem.zebu_bb_zmem_tm_alb_mss_mem_lat_0000_ZMEM_i_bdel_mem_w0, CLK: IN_SYNC_1</p>
                <p>[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_lat_inst.u_mem_bus_lat.i_rdel_mem.zebu_bb_zmem_tm_alb_mss_mem_lat_0000_ZMEM_i_rdel_mem_w0, CLK: IN_SYNC_1</p>
                <p>[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_dccm_odd.u_DCCM_sram.mem_r.zebu_bb_zmem_tm_fpga_sram_0002_0000_ZMEM_mem_r_w0, CLK: IN_SYNC_1</p>
                <p>[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_dccm_even.u_DCCM_sram.mem_r.zebu_bb_zmem_tm_fpga_sram_0002_0000_ZMEM_mem_r_w0, CLK: IN_SYNC_1</p>
                <p>[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_data_ram.u_ic_data_ram.mem_r.zebu_bb_zmem_tm_fpga_sram_0001_ZMEM_mem_r_w0, CLK: IN_SYNC_1</p>
                <p>[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_tag_ram.u_ic_tag_ram.mem_r.zebu_bb_zmem_tm_fpga_sram_0000_ZMEM_mem_r_w0, CLK: IN_SYNC_1</p>
                <p>[KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_iccm0_even.u_iccm0_sram.mem_r.zebu_bb_zmem_tm_fpga_sram_0002_ZMEM_mem_r_w0, CLK: IN_SYNC_1</p>
                <p>[KBD2309W] current architecture is ZS5, EP1 delay model will be used before a specific delay model is available for this architecture</p>
                <p>[KBD2092W] Using ZFILTER_ENABLE_PATH on &#39;timing&#39; command might increase the longest filter path</p>
                <p>[KBD2093W] Using ZFILTER_ASYNC_SET_RESET_PATH on &#39;timing&#39; command might increase the longest filter path</p>
                <p>[KBD2160W] Using ZFILTER_FETCH_FEEDBACK on &#39;timing&#39; command might increase the longest filter path</p>
                <p>[KBD2092W] Using ZFILTER_ENABLE_PATH on &#39;timing&#39; command might increase the longest filter path</p>
                <p>[KBD2093W] Using ZFILTER_ASYNC_SET_RESET_PATH on &#39;timing&#39; command might increase the longest filter path</p>
                <p>[KBD2160W] Using ZFILTER_FETCH_FEEDBACK on &#39;timing&#39; command might increase the longest filter path</p>
        </view>
        <view name="Target">
            <h1>zCore Compilation : Part_0</h1>
                <h2>Size</h2>
                <p> MODE=virtex8</p>
                <p> MODE=vu19</p>
                <p> Chosen part reference for resource evaluation is Ultrascale+ xcvu19p-fsva3824-1-e .</p>
                <p> System size : 12 FPGA</p>
                <p> </p>
                <p> +----------------------------+------+------+------+------+------+-----+-----+-----+------+</p>
                <p> |                            |   REG|   LUT|RAMLUT|  LUT6| MUXCY| BRAM| URAM|  DSP|  QIWC|</p>
                <p> +----------------------------+------+------+------+------+------+-----+-----+-----+------+</p>
                <p> |VIRTEX8 UltraScale+ (FPGA)  |8,172K|4,086K|  645K|4,086K|4,086K|2,158|  320|3,840|1,049K|</p>
                <p> |VIRTEX8 UltraScale+ (System)|   98M|   49M|7,738K|   49M|   49M|  26K|3,840|  46K|   13M|</p>
                <p> +----------------------------+------+------+------+------+------+-----+-----+-----+------+</p>
        </view>
        <view name="Partitioning" order="-5000">
            <h1>zCore Compilation : Part_0</h1>
                <h2>Resource utilization and IO cut by FPGA</h2>
                <p>+-------------------------+--------------+-------------+-------+------+--------------+------------+----------+-----------+-------------+------------------+-------------------+------------+---------+--+</p>
                <p>|FPGA\ Res(Used/Available)|           LUT|         LUT6|    RAM|  URAM|           REG|      RAMLUT|FWC_IP_NUM|FWC_IP_BITS| QIWC_IP_BITS|ZCEI_MESSAGE_INPUT|ZCEI_MESSAGE_OUTPUT|   ZRM_SLOTS|ZRM_PORTS|IO|</p>
                <p>+-------------------------+--------------+-------------+-------+------+--------------+------------+----------+-----------+-------------+------------------+-------------------+------------+---------+--+</p>
                <p>|                U0_M0_F00| 46027/1430016| 2349/1144012| 0/1381| 0/144| 45251/2206310|13000/225680|     1/843|   1/133324|     8/681574|            23/486|             24/486|     0/16384|      0/8|46|</p>
                <p>|                U0_M0_F01|291927/1430016|83715/1144012|79/1381|98/144|210965/2206310| 6984/225680|     3/843| 832/133324| 94809/681574|            59/486|             33/486|32768/131072|      1/8|46|</p>
                <p>+-------------------------+--------------+-------------+-------+------+--------------+------------+----------+-----------+-------------+------------------+-------------------+------------+---------+--+</p>
                <p>|                      SUM|337953/3452550|86064/2742407|79/3012|98/288|256217/4790346|19984/451360|    3/1686| 833/266648|94817/1363148|            82/972|             57/972|32768/147456|     1/16|92|</p>
                <p>+-------------------------+--------------+-------------+-------+------+--------------+------------+----------+-----------+-------------+------------------+-------------------+------------+---------+--+</p>
                <p></p>
                <p></p>
                <p>Inter partitions IO cuts (undirected)</p>
                <p>+---------+---------+---------+---------+</p>
                <p>|From \ To|U0_M0_F00|U0_M0_F01|Interface|</p>
                <p>+---------+---------+---------+---------+</p>
                <p>|U0_M0_F00|        0|   46/100|        0|</p>
                <p>|U0_M0_F01|   46/100|        0|        0|</p>
                <p>|Interface|        0|        0|        0|</p>
                <p>+---------+---------+---------+---------+</p>
                <p>|  SUM CUT|       46|       46|        0|</p>
                <p>+---------+---------+---------+---------+</p>
                <p></p>
        </view>
        <view name="Optimization">
            <h1>zCore Compilation : Part_0</h1>
                <h2>Partitioning</h2>
                <p>The partitioner used is : zCorePartitioning.</p>
        </view>
        <view name="Memory" order="-500">
            <h1>ZRM : Part_0</h1>
                <h2>Top 10 (ordered by size)</h2>
                <p>+--------------------------------------------------------------------------------------+------------------------------------------------+-----+---------+--------+---------------+-------------+---------+-------+</p>
                <p>|Path                                                                                  |Module                                          |Width|    Depth|Nb ports|SSRAM ports req|      Mapping|Bank type|Bank ID|</p>
                <p>+--------------------------------------------------------------------------------------+------------------------------------------------+-----+---------+--------+---------------+-------------+---------+-------+</p>
                <p>|zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r|reserved_scope_alb_mss_fpga_sram_0000_ZMEM_mem_r|  128|268435456|       1|              4|UNIT0.MOD0.F1|     DRAM|      0|</p>
                <p>+--------------------------------------------------------------------------------------+------------------------------------------------+-----+---------+--------+---------------+-------------+---------+-------+</p>
                <p></p>
                <h2>Top 10 (ordered by number of ports)</h2>
                <p>+--------------------------------------------------------------------------------------+------------------------------------------------+-----+---------+--------+---------------+-------------+---------+-------+</p>
                <p>|Path                                                                                  |Module                                          |Width|    Depth|Nb ports|SSRAM ports req|      Mapping|Bank type|Bank ID|</p>
                <p>+--------------------------------------------------------------------------------------+------------------------------------------------+-----+---------+--------+---------------+-------------+---------+-------+</p>
                <p>|zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r|reserved_scope_alb_mss_fpga_sram_0000_ZMEM_mem_r|  128|268435456|       1|              4|UNIT0.MOD0.F1|     DRAM|      0|</p>
                <p>+--------------------------------------------------------------------------------------+------------------------------------------------+-----+---------+--------+---------------+-------------+---------+-------+</p>
                <p></p>
        </view>
        <view name="Clock">
            <h1>zCore Compilation : Part_0</h1>
                <h2>Clock localization</h2>
                <p> Strategy 1 - full replication strategy has been chosen.</p>
                <p></p>
                <p> IO cut</p>
                <p> +----------------+-----------------------+-----------------------+-----------------------+</p>
                <p> |                |             U0.M0.F00 |             U0.M0.F01 |        Core Interface |</p>
                <p> +----------------+-----------------------+-----------------------+-----------------------+</p>
                <p> |      U0.M0.F00 |                     - |                 10 (0)|                  0 (0)|</p>
                <p> |      U0.M0.F01 |                 34 (0)|                     - |                  0 (0)|</p>
                <p> | Core Interface |                  0 (0)|                  0 (0)|                     - |</p>
                <p> +----------------+-----------------------+-----------------------+-----------------------+</p>
                <p> |         Fanout | L:      44 D:       0 | L:      44 D:       0 | L:       0 D:       0 |</p>
                <p> +----------------+-----------------------+-----------------------+-----------------------+</p>
                <p> | Delta of Fanout| L:       0 D:       0 | L:       0 D:       0 | L:       0 D:       0 |</p>
                <p> +----------------+-----------------------+-----------------------+-----------------------+</p>
                <p> |         NBPORT | L:      44 D:       0 | L:      44 D:       0 | L:       0 D:       0 |</p>
                <p> +----------------+-----------------------+-----------------------+-----------------------+</p>
                <p> | Delta of NBPORT| L:       0 D:       0 | L:       0 D:       0 | L:       0 D:       0 |</p>
                <p> +----------------+-----------------------+-----------------------+-----------------------+</p>
                <p> |        AVERAGE | L:      44 D:       0 | L:      44 D:       0 | L:       0 D:       0 |</p>
                <p> +----------------+-----------------------+-----------------------+-----------------------+</p>
                <p> |Delta of AVERAGE| L:       0 D:       0 | L:       0 D:       0 | L:       0 D:       0 |</p>
                <p> +----------------+-----------------------+-----------------------+-----------------------+</p>
                <p></p>
                <p> Resources estimation</p>
                <p> </p>
                <p> +-----------+---------+----------+---------+----------+</p>
                <p> | PART NAME |   REG   | DIFF REG |   LUT   | DIFF LUT |</p>
                <p> +-----------+---------+----------+---------+----------+</p>
                <p> | U0.M0.F00 |   17356 |       +0 |   17141 |       +0 |</p>
                <p> | U0.M0.F01 |  155465 |       +0 |  219031 |       +0 |</p>
                <p> +-----------+---------+----------+---------+----------+</p>
                <p></p>
                <p> Longest path passes through 1 inter-partition nets, cost    35.44</p>
                <p></p>
        </view>
        <view name="Performance" order="-3000">
            <h1>zCore Compilation : Part_0</h1>
                <h2>Final resource utilization and IO cut by FPGA</h2>
                <p></p>
                <p> FPGAs after partitioning and clock localization steps.</p>
                <p></p>
                <p> FPGAs after partitioning and clock localization steps.</p>
                <p>+-------------+----------------+----------+---------------+------------+----------------------------+--------+-------+-------+---+------+</p>
                <p>|FPGA         |             REG|(*)MUXF7,8|            LUT|      RAMLUT|                   (**)MUXCY|    BRAM|   URAM|    DSP|CUT|STATUS|</p>
                <p>+-------------+----------------+----------+---------------+------------+----------------------------+--------+-------+-------+---+------+</p>
                <p>|UNIT0.MOD0.F0|  25888 /8171520|        20| 27025 /4085760| 128 /644800|0/lut(0)/lut_no_weighting(0)| 2 /2158| 0 /320|0 /3840| 40|    OK|</p>
                <p>|UNIT0.MOD0.F1| 189635 /8171520|       498|291651 /4085760| 195 /644800|8/lut(8)/lut_no_weighting(8)|50 /2158|98 /320|0 /3840| 40|    OK|</p>
                <p>+-------------+----------------+----------+---------------+------------+----------------------------+--------+-------+-------+---+------+</p>
                <p>|SUM          |215523 /16343040|       518|318676 /8171520|323 /1289600|8/lut(8)/lut_no_weighting(8)|52 /4316|98 /640|0 /7680| 80|    --|</p>
                <p>+-------------+----------------+----------+---------------+------------+----------------------------+--------+-------+-------+---+------+</p>
                <p></p>
                <p> REG        : REG count in generated netlists / FPGA capacity. </p>
                <p> (*)MUXF7,8 : MUXF7 and MUXF8 count in generated netlists. A cost of 1 register is associated to each MUXF7 or MUXF8, this </p>
                <p>              additionnal cost is not included in the REG column. </p>
                <p> LUT        : LUT count in generated netlists, including RAMLUTs / FPGA capacity. </p>
                <p> RAMLUT     : RAMLUT count in generated netlists / FPGA capacity. </p>
                <p> (**)MUXCY  : MUXCY count in generated netlists. Depending on connectivity, a cost of 1 LUT (modulo lut weighting) is </p>
                <p>              associated to MUXCY, this additionnal cost is not included in the LUT column. </p>
                <p> BRAM       : Block RAM count in generated netlists / FPGA capacity. </p>
                <p> URAM       : Block URAM count in generated netlists / FPGA capacity. </p>
                <p> DSP        : DSP count in generated netlists / FPGA capacity. </p>
                <p> CUT        : Number of ports at the interface of the FPGA. </p>
                <p> STATUS     : FPGA capacity and cut status. </p>
        </view>
    </views>
</ZeBuUiDoc>
