{"vcs1":{"timestamp_begin":1679886585.360851955, "rt":0.31, "ut":0.12, "st":0.09}}
{"vcselab":{"timestamp_begin":1679886585.699693907, "rt":0.30, "ut":0.18, "st":0.05}}
{"link":{"timestamp_begin":1679886586.021619956, "rt":0.28, "ut":0.10, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679886585.123503097}
{"VCS_COMP_START_TIME": 1679886585.123503097}
{"VCS_COMP_END_TIME": 1679886586.349173486}
{"VCS_USER_OPTIONS": "-sverilog -nc library.sv library_tests.sv"}
{"vcs1": {"peak_mem": 336212}}
{"stitch_vcselab": {"peak_mem": 222552}}
