Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Sun Mar 05 22:01:40 2017
| Host         : Sabau-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ultrasonic_timing_summary_routed.rpt -rpx ultrasonic_timing_summary_routed.rpx
| Design       : ultrasonic
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 66 register/latch pins with no clock driven by root clock pin: CLOCK_100KHz/new_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 174 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.871        0.000                      0                   44        0.218        0.000                      0                   44        3.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.871        0.000                      0                   44        0.218        0.000                      0                   44        3.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 CLOCK_100KHz/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_100KHz/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 1.316ns (35.500%)  route 2.391ns (64.500%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 12.902 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.677     5.345    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  CLOCK_100KHz/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.518     5.863 r  CLOCK_100KHz/i_reg[0]/Q
                         net (fo=4, routed)           0.840     6.704    CLOCK_100KHz/i[0]
    SLICE_X17Y45         LUT3 (Prop_lut3_I0_O)        0.124     6.828 r  CLOCK_100KHz/eqOp_carry_i_8/O
                         net (fo=2, routed)           0.591     7.419    CLOCK_100KHz/eqOp_carry_i_8_n_0
    SLICE_X15Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.543 r  CLOCK_100KHz/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     7.543    CLOCK_100KHz/eqOp_carry_i_3_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.093 r  CLOCK_100KHz/eqOp_carry/CO[3]
                         net (fo=22, routed)          0.959     9.052    CLOCK_100KHz/clear
    SLICE_X13Y45         FDRE                                         r  CLOCK_100KHz/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.510    12.902    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X13Y45         FDRE                                         r  CLOCK_100KHz/cnt_reg[0]/C
                         clock pessimism              0.391    13.293    
                         clock uncertainty           -0.035    13.258    
    SLICE_X13Y45         FDRE (Setup_fdre_C_R)       -0.335    12.923    CLOCK_100KHz/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.923    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 CLOCK_100KHz/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_100KHz/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 1.316ns (35.500%)  route 2.391ns (64.500%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 12.902 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.677     5.345    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  CLOCK_100KHz/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.518     5.863 r  CLOCK_100KHz/i_reg[0]/Q
                         net (fo=4, routed)           0.840     6.704    CLOCK_100KHz/i[0]
    SLICE_X17Y45         LUT3 (Prop_lut3_I0_O)        0.124     6.828 r  CLOCK_100KHz/eqOp_carry_i_8/O
                         net (fo=2, routed)           0.591     7.419    CLOCK_100KHz/eqOp_carry_i_8_n_0
    SLICE_X15Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.543 r  CLOCK_100KHz/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     7.543    CLOCK_100KHz/eqOp_carry_i_3_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.093 r  CLOCK_100KHz/eqOp_carry/CO[3]
                         net (fo=22, routed)          0.959     9.052    CLOCK_100KHz/clear
    SLICE_X13Y45         FDRE                                         r  CLOCK_100KHz/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.510    12.902    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X13Y45         FDRE                                         r  CLOCK_100KHz/cnt_reg[1]/C
                         clock pessimism              0.391    13.293    
                         clock uncertainty           -0.035    13.258    
    SLICE_X13Y45         FDRE (Setup_fdre_C_R)       -0.335    12.923    CLOCK_100KHz/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.923    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 CLOCK_100KHz/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_100KHz/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 1.316ns (35.500%)  route 2.391ns (64.500%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 12.902 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.677     5.345    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  CLOCK_100KHz/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.518     5.863 r  CLOCK_100KHz/i_reg[0]/Q
                         net (fo=4, routed)           0.840     6.704    CLOCK_100KHz/i[0]
    SLICE_X17Y45         LUT3 (Prop_lut3_I0_O)        0.124     6.828 r  CLOCK_100KHz/eqOp_carry_i_8/O
                         net (fo=2, routed)           0.591     7.419    CLOCK_100KHz/eqOp_carry_i_8_n_0
    SLICE_X15Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.543 r  CLOCK_100KHz/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     7.543    CLOCK_100KHz/eqOp_carry_i_3_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.093 r  CLOCK_100KHz/eqOp_carry/CO[3]
                         net (fo=22, routed)          0.959     9.052    CLOCK_100KHz/clear
    SLICE_X13Y45         FDRE                                         r  CLOCK_100KHz/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.510    12.902    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X13Y45         FDRE                                         r  CLOCK_100KHz/cnt_reg[4]/C
                         clock pessimism              0.391    13.293    
                         clock uncertainty           -0.035    13.258    
    SLICE_X13Y45         FDRE (Setup_fdre_C_R)       -0.335    12.923    CLOCK_100KHz/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.923    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             3.987ns  (required time - arrival time)
  Source:                 CLOCK_100KHz/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_100KHz/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 1.316ns (36.374%)  route 2.302ns (63.626%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.677     5.345    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  CLOCK_100KHz/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.518     5.863 r  CLOCK_100KHz/i_reg[0]/Q
                         net (fo=4, routed)           0.840     6.704    CLOCK_100KHz/i[0]
    SLICE_X17Y45         LUT3 (Prop_lut3_I0_O)        0.124     6.828 r  CLOCK_100KHz/eqOp_carry_i_8/O
                         net (fo=2, routed)           0.591     7.419    CLOCK_100KHz/eqOp_carry_i_8_n_0
    SLICE_X15Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.543 r  CLOCK_100KHz/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     7.543    CLOCK_100KHz/eqOp_carry_i_3_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.093 r  CLOCK_100KHz/eqOp_carry/CO[3]
                         net (fo=22, routed)          0.870     8.963    CLOCK_100KHz/clear
    SLICE_X17Y46         FDRE                                         r  CLOCK_100KHz/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.503    12.895    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  CLOCK_100KHz/cnt_reg[6]/C
                         clock pessimism              0.425    13.320    
                         clock uncertainty           -0.035    13.285    
    SLICE_X17Y46         FDRE (Setup_fdre_C_R)       -0.335    12.950    CLOCK_100KHz/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.950    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  3.987    

Slack (MET) :             3.987ns  (required time - arrival time)
  Source:                 CLOCK_100KHz/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_100KHz/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 1.316ns (36.374%)  route 2.302ns (63.626%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.677     5.345    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  CLOCK_100KHz/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.518     5.863 r  CLOCK_100KHz/i_reg[0]/Q
                         net (fo=4, routed)           0.840     6.704    CLOCK_100KHz/i[0]
    SLICE_X17Y45         LUT3 (Prop_lut3_I0_O)        0.124     6.828 r  CLOCK_100KHz/eqOp_carry_i_8/O
                         net (fo=2, routed)           0.591     7.419    CLOCK_100KHz/eqOp_carry_i_8_n_0
    SLICE_X15Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.543 r  CLOCK_100KHz/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     7.543    CLOCK_100KHz/eqOp_carry_i_3_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.093 r  CLOCK_100KHz/eqOp_carry/CO[3]
                         net (fo=22, routed)          0.870     8.963    CLOCK_100KHz/clear
    SLICE_X17Y46         FDRE                                         r  CLOCK_100KHz/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.503    12.895    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  CLOCK_100KHz/cnt_reg[7]/C
                         clock pessimism              0.425    13.320    
                         clock uncertainty           -0.035    13.285    
    SLICE_X17Y46         FDRE (Setup_fdre_C_R)       -0.335    12.950    CLOCK_100KHz/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.950    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  3.987    

Slack (MET) :             3.987ns  (required time - arrival time)
  Source:                 CLOCK_100KHz/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_100KHz/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 1.316ns (36.374%)  route 2.302ns (63.626%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.677     5.345    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  CLOCK_100KHz/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.518     5.863 r  CLOCK_100KHz/i_reg[0]/Q
                         net (fo=4, routed)           0.840     6.704    CLOCK_100KHz/i[0]
    SLICE_X17Y45         LUT3 (Prop_lut3_I0_O)        0.124     6.828 r  CLOCK_100KHz/eqOp_carry_i_8/O
                         net (fo=2, routed)           0.591     7.419    CLOCK_100KHz/eqOp_carry_i_8_n_0
    SLICE_X15Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.543 r  CLOCK_100KHz/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     7.543    CLOCK_100KHz/eqOp_carry_i_3_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.093 r  CLOCK_100KHz/eqOp_carry/CO[3]
                         net (fo=22, routed)          0.870     8.963    CLOCK_100KHz/clear
    SLICE_X17Y46         FDRE                                         r  CLOCK_100KHz/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.503    12.895    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  CLOCK_100KHz/cnt_reg[8]/C
                         clock pessimism              0.425    13.320    
                         clock uncertainty           -0.035    13.285    
    SLICE_X17Y46         FDRE (Setup_fdre_C_R)       -0.335    12.950    CLOCK_100KHz/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.950    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  3.987    

Slack (MET) :             4.078ns  (required time - arrival time)
  Source:                 CLOCK_100KHz/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_100KHz/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 1.316ns (37.665%)  route 2.178ns (62.335%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.677     5.345    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  CLOCK_100KHz/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.518     5.863 r  CLOCK_100KHz/i_reg[0]/Q
                         net (fo=4, routed)           0.840     6.704    CLOCK_100KHz/i[0]
    SLICE_X17Y45         LUT3 (Prop_lut3_I0_O)        0.124     6.828 r  CLOCK_100KHz/eqOp_carry_i_8/O
                         net (fo=2, routed)           0.591     7.419    CLOCK_100KHz/eqOp_carry_i_8_n_0
    SLICE_X15Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.543 r  CLOCK_100KHz/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     7.543    CLOCK_100KHz/eqOp_carry_i_3_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.093 r  CLOCK_100KHz/eqOp_carry/CO[3]
                         net (fo=22, routed)          0.746     8.839    CLOCK_100KHz/clear
    SLICE_X14Y45         FDRE                                         r  CLOCK_100KHz/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504    12.896    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  CLOCK_100KHz/cnt_reg[2]/C
                         clock pessimism              0.391    13.287    
                         clock uncertainty           -0.035    13.252    
    SLICE_X14Y45         FDRE (Setup_fdre_C_R)       -0.335    12.917    CLOCK_100KHz/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  4.078    

Slack (MET) :             4.078ns  (required time - arrival time)
  Source:                 CLOCK_100KHz/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_100KHz/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 1.316ns (37.665%)  route 2.178ns (62.335%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.677     5.345    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  CLOCK_100KHz/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.518     5.863 r  CLOCK_100KHz/i_reg[0]/Q
                         net (fo=4, routed)           0.840     6.704    CLOCK_100KHz/i[0]
    SLICE_X17Y45         LUT3 (Prop_lut3_I0_O)        0.124     6.828 r  CLOCK_100KHz/eqOp_carry_i_8/O
                         net (fo=2, routed)           0.591     7.419    CLOCK_100KHz/eqOp_carry_i_8_n_0
    SLICE_X15Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.543 r  CLOCK_100KHz/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     7.543    CLOCK_100KHz/eqOp_carry_i_3_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.093 r  CLOCK_100KHz/eqOp_carry/CO[3]
                         net (fo=22, routed)          0.746     8.839    CLOCK_100KHz/clear
    SLICE_X14Y45         FDRE                                         r  CLOCK_100KHz/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504    12.896    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  CLOCK_100KHz/cnt_reg[3]/C
                         clock pessimism              0.391    13.287    
                         clock uncertainty           -0.035    13.252    
    SLICE_X14Y45         FDRE (Setup_fdre_C_R)       -0.335    12.917    CLOCK_100KHz/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  4.078    

Slack (MET) :             4.078ns  (required time - arrival time)
  Source:                 CLOCK_100KHz/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_100KHz/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 1.316ns (37.665%)  route 2.178ns (62.335%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.677     5.345    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  CLOCK_100KHz/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.518     5.863 r  CLOCK_100KHz/i_reg[0]/Q
                         net (fo=4, routed)           0.840     6.704    CLOCK_100KHz/i[0]
    SLICE_X17Y45         LUT3 (Prop_lut3_I0_O)        0.124     6.828 r  CLOCK_100KHz/eqOp_carry_i_8/O
                         net (fo=2, routed)           0.591     7.419    CLOCK_100KHz/eqOp_carry_i_8_n_0
    SLICE_X15Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.543 r  CLOCK_100KHz/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     7.543    CLOCK_100KHz/eqOp_carry_i_3_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.093 r  CLOCK_100KHz/eqOp_carry/CO[3]
                         net (fo=22, routed)          0.746     8.839    CLOCK_100KHz/clear
    SLICE_X14Y45         FDRE                                         r  CLOCK_100KHz/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504    12.896    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  CLOCK_100KHz/cnt_reg[5]/C
                         clock pessimism              0.391    13.287    
                         clock uncertainty           -0.035    13.252    
    SLICE_X14Y45         FDRE (Setup_fdre_C_R)       -0.335    12.917    CLOCK_100KHz/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  4.078    

Slack (MET) :             4.078ns  (required time - arrival time)
  Source:                 CLOCK_100KHz/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_100KHz/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 1.316ns (37.665%)  route 2.178ns (62.335%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.677     5.345    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  CLOCK_100KHz/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.518     5.863 r  CLOCK_100KHz/i_reg[0]/Q
                         net (fo=4, routed)           0.840     6.704    CLOCK_100KHz/i[0]
    SLICE_X17Y45         LUT3 (Prop_lut3_I0_O)        0.124     6.828 r  CLOCK_100KHz/eqOp_carry_i_8/O
                         net (fo=2, routed)           0.591     7.419    CLOCK_100KHz/eqOp_carry_i_8_n_0
    SLICE_X15Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.543 r  CLOCK_100KHz/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     7.543    CLOCK_100KHz/eqOp_carry_i_3_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.093 r  CLOCK_100KHz/eqOp_carry/CO[3]
                         net (fo=22, routed)          0.746     8.839    CLOCK_100KHz/clear
    SLICE_X14Y45         FDRE                                         r  CLOCK_100KHz/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504    12.896    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  CLOCK_100KHz/cnt_reg[9]/C
                         clock pessimism              0.391    13.287    
                         clock uncertainty           -0.035    13.252    
    SLICE_X14Y45         FDRE (Setup_fdre_C_R)       -0.335    12.917    CLOCK_100KHz/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  4.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 CLOCK_100KHz/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_100KHz/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.155%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.565     1.477    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  CLOCK_100KHz/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  CLOCK_100KHz/cnt_reg[7]/Q
                         net (fo=4, routed)           0.083     1.688    CLOCK_100KHz/cnt_reg__0[7]
    SLICE_X17Y46         LUT6 (Prop_lut6_I5_O)        0.099     1.787 r  CLOCK_100KHz/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.787    CLOCK_100KHz/plusOp[8]
    SLICE_X17Y46         FDRE                                         r  CLOCK_100KHz/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.992    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  CLOCK_100KHz/cnt_reg[8]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X17Y46         FDRE (Hold_fdre_C_D)         0.092     1.569    CLOCK_100KHz/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 CLOCK_100KHz/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_100KHz/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.339%)  route 0.105ns (31.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.565     1.477    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  CLOCK_100KHz/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  CLOCK_100KHz/cnt_reg[3]/Q
                         net (fo=6, routed)           0.105     1.710    CLOCK_100KHz/cnt_reg__0[3]
    SLICE_X14Y45         LUT6 (Prop_lut6_I4_O)        0.099     1.809 r  CLOCK_100KHz/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.809    CLOCK_100KHz/plusOp[5]
    SLICE_X14Y45         FDRE                                         r  CLOCK_100KHz/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.992    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  CLOCK_100KHz/cnt_reg[5]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X14Y45         FDRE (Hold_fdre_C_D)         0.092     1.569    CLOCK_100KHz/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 CLOCK_100KHz/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_100KHz/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.457%)  route 0.190ns (50.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.565     1.477    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  CLOCK_100KHz/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  CLOCK_100KHz/cnt_reg[6]/Q
                         net (fo=5, routed)           0.190     1.808    CLOCK_100KHz/cnt_reg__0[6]
    SLICE_X14Y45         LUT5 (Prop_lut5_I3_O)        0.045     1.853 r  CLOCK_100KHz/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.853    CLOCK_100KHz/plusOp[9]
    SLICE_X14Y45         FDRE                                         r  CLOCK_100KHz/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.992    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  CLOCK_100KHz/cnt_reg[9]/C
                         clock pessimism             -0.480     1.512    
    SLICE_X14Y45         FDRE (Hold_fdre_C_D)         0.092     1.604    CLOCK_100KHz/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 CLOCK_100KHz/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_100KHz/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.565     1.477    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  CLOCK_100KHz/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  CLOCK_100KHz/cnt_reg[6]/Q
                         net (fo=5, routed)           0.179     1.797    CLOCK_100KHz/cnt_reg__0[6]
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.042     1.839 r  CLOCK_100KHz/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.839    CLOCK_100KHz/cnt[7]_i_1_n_0
    SLICE_X17Y46         FDRE                                         r  CLOCK_100KHz/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.992    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  CLOCK_100KHz/cnt_reg[7]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X17Y46         FDRE (Hold_fdre_C_D)         0.107     1.584    CLOCK_100KHz/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 CLOCK_100KHz/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_100KHz/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.565     1.477    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  CLOCK_100KHz/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  CLOCK_100KHz/cnt_reg[6]/Q
                         net (fo=5, routed)           0.179     1.797    CLOCK_100KHz/cnt_reg__0[6]
    SLICE_X17Y46         LUT4 (Prop_lut4_I0_O)        0.045     1.842 r  CLOCK_100KHz/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.842    CLOCK_100KHz/plusOp[6]
    SLICE_X17Y46         FDRE                                         r  CLOCK_100KHz/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.992    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  CLOCK_100KHz/cnt_reg[6]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X17Y46         FDRE (Hold_fdre_C_D)         0.091     1.568    CLOCK_100KHz/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 CLOCK_100KHz/i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_100KHz/i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.565     1.477    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  CLOCK_100KHz/i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.164     1.641 f  CLOCK_100KHz/i_reg[7]/Q
                         net (fo=3, routed)           0.149     1.790    CLOCK_100KHz/i[7]
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.835 r  CLOCK_100KHz/i[7]_i_2/O
                         net (fo=1, routed)           0.000     1.835    CLOCK_100KHz/p_0_in[7]
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.899 r  CLOCK_100KHz/i_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.899    CLOCK_100KHz/i0[7]
    SLICE_X16Y45         FDRE                                         r  CLOCK_100KHz/i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.992    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  CLOCK_100KHz/i_reg[7]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X16Y45         FDRE (Hold_fdre_C_D)         0.134     1.611    CLOCK_100KHz/i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 CLOCK_100KHz/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_100KHz/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.183ns (45.499%)  route 0.219ns (54.501%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.565     1.477    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  CLOCK_100KHz/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  CLOCK_100KHz/cnt_reg[2]/Q
                         net (fo=7, routed)           0.219     1.837    CLOCK_100KHz/cnt_reg__0[2]
    SLICE_X14Y45         LUT4 (Prop_lut4_I3_O)        0.042     1.879 r  CLOCK_100KHz/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.879    CLOCK_100KHz/plusOp[3]
    SLICE_X14Y45         FDRE                                         r  CLOCK_100KHz/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.992    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  CLOCK_100KHz/cnt_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X14Y45         FDRE (Hold_fdre_C_D)         0.107     1.584    CLOCK_100KHz/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 CLOCK_100KHz/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_100KHz/i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.565     1.477    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  CLOCK_100KHz/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.164     1.641 f  CLOCK_100KHz/i_reg[3]/Q
                         net (fo=4, routed)           0.161     1.802    CLOCK_100KHz/i[3]
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.847 r  CLOCK_100KHz/i[3]_i_3/O
                         net (fo=1, routed)           0.000     1.847    CLOCK_100KHz/p_0_in[3]
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.911 r  CLOCK_100KHz/i_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.911    CLOCK_100KHz/i0[3]
    SLICE_X16Y44         FDRE                                         r  CLOCK_100KHz/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.992    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  CLOCK_100KHz/i_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X16Y44         FDRE (Hold_fdre_C_D)         0.134     1.611    CLOCK_100KHz/i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 CLOCK_100KHz/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_100KHz/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.231ns (57.046%)  route 0.174ns (42.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.568     1.480    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X13Y45         FDRE                                         r  CLOCK_100KHz/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.128     1.608 r  CLOCK_100KHz/cnt_reg[1]/Q
                         net (fo=8, routed)           0.174     1.782    CLOCK_100KHz/cnt_reg__0[1]
    SLICE_X13Y45         LUT5 (Prop_lut5_I3_O)        0.103     1.885 r  CLOCK_100KHz/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.885    CLOCK_100KHz/cnt[4]_i_1_n_0
    SLICE_X13Y45         FDRE                                         r  CLOCK_100KHz/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     1.995    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X13Y45         FDRE                                         r  CLOCK_100KHz/cnt_reg[4]/C
                         clock pessimism             -0.515     1.480    
    SLICE_X13Y45         FDRE (Hold_fdre_C_D)         0.104     1.584    CLOCK_100KHz/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 CLOCK_100KHz/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLOCK_100KHz/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.903%)  route 0.219ns (54.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.565     1.477    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  CLOCK_100KHz/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  CLOCK_100KHz/cnt_reg[2]/Q
                         net (fo=7, routed)           0.219     1.837    CLOCK_100KHz/cnt_reg__0[2]
    SLICE_X14Y45         LUT3 (Prop_lut3_I0_O)        0.045     1.882 r  CLOCK_100KHz/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.882    CLOCK_100KHz/cnt[2]_i_1_n_0
    SLICE_X14Y45         FDRE                                         r  CLOCK_100KHz/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.992    CLOCK_100KHz/clk_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  CLOCK_100KHz/cnt_reg[2]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X14Y45         FDRE (Hold_fdre_C_D)         0.091     1.568    CLOCK_100KHz/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X13Y45    CLOCK_100KHz/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X13Y45    CLOCK_100KHz/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X14Y45    CLOCK_100KHz/cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X14Y45    CLOCK_100KHz/cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X13Y45    CLOCK_100KHz/cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X14Y45    CLOCK_100KHz/cnt_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X17Y46    CLOCK_100KHz/cnt_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X16Y44    CLOCK_100KHz/i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X16Y46    CLOCK_100KHz/i_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X13Y45    CLOCK_100KHz/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X13Y45    CLOCK_100KHz/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X13Y45    CLOCK_100KHz/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X13Y45    CLOCK_100KHz/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X14Y45    CLOCK_100KHz/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X14Y45    CLOCK_100KHz/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X13Y45    CLOCK_100KHz/cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X13Y45    CLOCK_100KHz/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X14Y45    CLOCK_100KHz/cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X14Y45    CLOCK_100KHz/cnt_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X14Y45    CLOCK_100KHz/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X14Y45    CLOCK_100KHz/cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X14Y45    CLOCK_100KHz/cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X17Y46    CLOCK_100KHz/cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X17Y46    CLOCK_100KHz/cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X16Y44    CLOCK_100KHz/i_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X16Y44    CLOCK_100KHz/i_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X16Y46    CLOCK_100KHz/i_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X16Y46    CLOCK_100KHz/i_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X16Y45    CLOCK_100KHz/i_reg[4]/C



