<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
   }
   element clk_in
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element clk_out
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element dc_fifo_0
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="EP4SGX230KF40C2" />
 <parameter name="deviceFamily" value="Stratix IV" />
 <parameter name="deviceSpeedGrade" value="2" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="3xFMC_Generic.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="1" />
 <parameter name="timeStamp" value="1387395957557" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="in_clk" internal="clk_in.clk_in" type="clock" dir="end" />
 <interface name="in_reset" internal="clk_in.clk_in_reset" type="reset" dir="end" />
 <interface
   name="in_data"
   internal="dc_fifo_0.in"
   type="avalon_streaming"
   dir="end" />
 <interface
   name="out_data"
   internal="dc_fifo_0.out"
   type="avalon_streaming"
   dir="start" />
 <interface name="out_clk" internal="clk_out.clk_in" type="clock" dir="end" />
 <interface name="out_rst" internal="clk_out.clk_in_reset" type="reset" dir="end" />
 <module kind="clock_source" version="12.1" enabled="1" name="clk_in">
  <parameter name="clockFrequency" value="25000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   kind="altera_avalon_dc_fifo"
   version="12.1"
   enabled="1"
   name="dc_fifo_0">
  <parameter name="SYMBOLS_PER_BEAT" value="4" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="FIFO_DEPTH" value="4096" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="USE_IN_FILL_LEVEL" value="0" />
  <parameter name="USE_OUT_FILL_LEVEL" value="0" />
  <parameter name="WR_SYNC_DEPTH" value="3" />
  <parameter name="RD_SYNC_DEPTH" value="3" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
 </module>
 <module kind="clock_source" version="12.1" enabled="1" name="clk_out">
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <connection kind="clock" version="12.1" start="clk_in.clk" end="dc_fifo_0.in_clk" />
 <connection
   kind="reset"
   version="12.1"
   start="clk_in.clk_reset"
   end="dc_fifo_0.in_clk_reset" />
 <connection
   kind="clock"
   version="12.1"
   start="clk_out.clk"
   end="dc_fifo_0.out_clk" />
 <connection
   kind="reset"
   version="12.1"
   start="clk_out.clk_reset"
   end="dc_fifo_0.out_clk_reset" />
</system>
