
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003519                       # Number of seconds simulated
sim_ticks                                  3519334467                       # Number of ticks simulated
final_tick                               533083714404                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  86243                       # Simulator instruction rate (inst/s)
host_op_rate                                   109484                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 300513                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889640                       # Number of bytes of host memory used
host_seconds                                 11711.07                       # Real time elapsed on the host
sim_insts                                  1010000001                       # Number of instructions simulated
sim_ops                                    1282169642                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data        50560                       # Number of bytes read from this memory
system.physmem.bytes_read::total                51968                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        51968                       # Number of bytes written to this memory
system.physmem.bytes_written::total             51968                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data          395                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   406                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             406                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  406                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst       400076                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     14366353                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                14766428                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst       400076                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             400076                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14766428                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14766428                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14766428                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst       400076                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     14366353                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               29532857                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                  8439652                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3110200                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2553808                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       202808                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1251588                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1201967                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           314185                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         8832                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3198867                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               17065617                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3110200                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1516152                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3661045                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1083316                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         636414                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1563268                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         79621                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8373779                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.504333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.341820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4712734     56.28%     56.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           366466      4.38%     60.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           317479      3.79%     64.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           342787      4.09%     68.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           299094      3.57%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           154479      1.84%     73.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           101965      1.22%     75.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           269818      3.22%     78.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1808957     21.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8373779                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.368522                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.022076                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3368180                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        592757                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3480158                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         56063                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         876612                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       506826                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1045                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       20230106                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          6313                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         876612                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3536541                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          246951                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        70232                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3363985                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        279450                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       19537251                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           476                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         175502                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         76456                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents           27                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands     27138920                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      91068747                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     91068747                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      16806914                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10331933                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         3320                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1723                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            740684                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1935187                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1006530                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        25608                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       327635                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18411605                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         3319                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14769892                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        27900                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6136352                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     18749439                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          123                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      8373779                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.763826                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.910335                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2957759     35.32%     35.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1780904     21.27%     56.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1197497     14.30%     70.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       765242      9.14%     80.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       749667      8.95%     88.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       442825      5.29%     94.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       339339      4.05%     98.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        74927      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        65619      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8373779                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          108399     68.78%     68.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              5      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          22336     14.17%     82.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         26870     17.05%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12140741     82.20%     82.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       200884      1.36%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1577936     10.68%     94.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       848734      5.75%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14769892                       # Type of FU issued
system.switch_cpus.iq.rate                   1.750059                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              157610                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.010671                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     38099071                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     24551403                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14355585                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       14927502                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        26631                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       705984                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          128                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       226630                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           66                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         876612                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          173996                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         15803                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18414924                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        30378                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1935187                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      1006530                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1721                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          11118                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents           744                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          128                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       122131                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       115448                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       237579                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14512404                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1485219                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       257486                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2310154                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2057069                       # Number of branches executed
system.switch_cpus.iew.exec_stores             824935                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.719550                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14370269                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14355585                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9360243                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          26128717                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.700969                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.358236                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      6175932                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       204932                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7497167                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.632527                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.176116                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2974114     39.67%     39.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2039757     27.21%     66.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       835223     11.14%     78.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       428015      5.71%     83.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       367971      4.91%     88.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       179970      2.40%     91.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       201258      2.68%     93.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       101075      1.35%     95.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       369784      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7497167                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12239327                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                2009100                       # Number of memory references committed
system.switch_cpus.commit.loads               1229200                       # Number of loads committed
system.switch_cpus.commit.membars                1598                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1755939                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11011698                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        369784                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             25542642                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            37708085                       # The number of ROB writes
system.switch_cpus.timesIdled                    3593                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   65873                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.843965                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.843965                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.184883                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.184883                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         65531144                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        19682412                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        18989641                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3196                       # number of misc regfile writes
system.l2.replacements                            406                       # number of replacements
system.l2.tagsinuse                             65536                       # Cycle average of tags in use
system.l2.total_refs                          1058166                       # Total number of references to valid blocks.
system.l2.sampled_refs                          65942                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.046920                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         45479.204939                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      10.965734                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     204.431903                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst                    161                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           19680.397424                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.693958                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000167                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.003119                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.002457                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.300299                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data         9423                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    9423                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4350                       # number of Writeback hits
system.l2.Writeback_hits::total                  4350                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data          9423                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9423                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data         9423                       # number of overall hits
system.l2.overall_hits::total                    9423                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          395                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   406                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data          395                       # number of demand (read+write) misses
system.l2.demand_misses::total                    406                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus.data          395                       # number of overall misses
system.l2.overall_misses::total                   406                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst       440818                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     15138576                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        15579394                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       440818                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     15138576                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         15579394                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       440818                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     15138576                       # number of overall miss cycles
system.l2.overall_miss_latency::total        15579394                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9818                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                9829                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4350                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4350                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         9818                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9829                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         9818                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9829                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.040232                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.041306                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.040232                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.041306                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.040232                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.041306                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 40074.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 38325.508861                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 38372.891626                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 40074.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 38325.508861                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 38372.891626                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 40074.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 38325.508861                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 38372.891626                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  406                       # number of writebacks
system.l2.writebacks::total                       406                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          395                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              406                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data          395                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               406                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data          395                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              406                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       376889                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     12833314                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     13210203                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       376889                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     12833314                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     13210203                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       376889                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     12833314                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     13210203                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.040232                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.041306                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.040232                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.041306                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.040232                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.041306                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 34262.636364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 32489.402532                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 32537.445813                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 34262.636364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 32489.402532                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 32537.445813                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 34262.636364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 32489.402532                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 32537.445813                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                550.965715                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001570917                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    551                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1817733.061706                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    10.965715                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            540                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.017573                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.865385                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.882958                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1563256                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1563256                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1563256                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1563256                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1563256                       # number of overall hits
system.cpu.icache.overall_hits::total         1563256                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           12                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            12                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           12                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             12                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           12                       # number of overall misses
system.cpu.icache.overall_misses::total            12                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst       531247                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       531247                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst       531247                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       531247                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst       531247                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       531247                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1563268                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1563268                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1563268                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1563268                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1563268                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1563268                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000008                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000008                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 44270.583333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44270.583333                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 44270.583333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44270.583333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 44270.583333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44270.583333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           11                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           11                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           11                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       452488                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       452488                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       452488                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       452488                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       452488                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       452488                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 41135.272727                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41135.272727                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 41135.272727                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41135.272727                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 41135.272727                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41135.272727                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   9818                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                174469319                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  10074                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               17318.772980                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   229.964391                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      26.035609                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.898298                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.101702                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1167558                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1167558                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       776687                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         776687                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1654                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1654                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1598                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1944245                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1944245                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1944245                       # number of overall hits
system.cpu.dcache.overall_hits::total         1944245                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        37366                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         37366                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data            5                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        37371                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          37371                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        37371                       # number of overall misses
system.cpu.dcache.overall_misses::total         37371                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    891840765                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    891840765                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data       116571                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       116571                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    891957336                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    891957336                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    891957336                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    891957336                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1204924                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1204924                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1654                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1654                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1981616                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1981616                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1981616                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1981616                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.031011                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031011                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.018859                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018859                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.018859                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018859                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 23867.707675                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23867.707675                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 23314.200000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23314.200000                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 23867.633620                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23867.633620                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 23867.633620                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23867.633620                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         4350                       # number of writebacks
system.cpu.dcache.writebacks::total              4350                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        27548                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        27548                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        27553                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        27553                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        27553                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        27553                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         9818                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9818                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         9818                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         9818                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         9818                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         9818                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    110257441                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    110257441                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    110257441                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    110257441                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    110257441                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    110257441                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.008148                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008148                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004955                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004955                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004955                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004955                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 11230.132512                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11230.132512                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 11230.132512                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11230.132512                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 11230.132512                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11230.132512                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
