#include "lolevel.h"
#include "platform.h"
#include "core.h"

//#define PAUSE_FOR_FILE_COUNTER 300  // G16 : not needed. Enables delay in capt_seq_hook_raw_here to ensure file counter is updated before use by RAW/DNG filenaming

//#define CAPT_SEQ_DEBUG 1

#define NR_AUTO (0)                       // G16 : seems to fix issues with first shot(s) not being in the right mode
static long *nrflag = (long*)0x0001C020 ; // 0x0001c01c - 0x08 + 0x0c  found at 0Xfc33be58

#ifdef CAPT_SEQ_DEBUG
extern void _LogCameraEvent(int id,const char *fmt,...);   // debug
extern int active_raw_buffer;
extern char *hook_raw_image_addr(void);

void log_remote_hook(void)
{
    _LogCameraEvent(0x60,"Remote Hook:");
}

void log_raw_hook(void) {
#ifdef VARIABLE_RAW_BUFFER
    _LogCameraEvent(0x60,"Raw Hook: arb:%d rb:0x%08x rbc:0x%08x",active_raw_buffer,hook_raw_image_addr(),current_raw_addr2);
#else
    _LogCameraEvent(0x60,"Raw Hook: arb:%d rb:0x%08x",active_raw_buffer,hook_raw_image_addr());
#endif
}

void log_capt_seq1(int m)
{
    _LogCameraEvent(0x60,"Capture Sequence Start: m:%d arb:%d rb:0x%08x i:%04d",
                    m,
                    active_raw_buffer,
                    hook_raw_image_addr(),
                    get_exposure_counter());
}
void log_capt_seq2(int m)
{
    _LogCameraEvent(0x60,"Capture Sequence End: m:%d arb:%d rb:0x%08x i:%04d",
                    m,
                    active_raw_buffer,
                    hook_raw_image_addr(),
                    get_exposure_counter());
}
void log_capt_seq3(void)
{
    _LogCameraEvent(0x60,"Capture Sequence Override: arb:%d rb:0x%08x i:%04d",
                    active_raw_buffer,
                    hook_raw_image_addr(),
                    get_exposure_counter());
}
#endif

#include "../../../generic/capt_seq.c"

//***  capt_seq_task *****

// G16 1.00h  task_CaptSeq 193
// task_CaptSeq 0xfc0f24a3
void __attribute__((naked,noinline)) capt_seq_task() {
    asm volatile (
"    push    {r3, r4, r5, r6, r7, lr}\n"
"    ldr     r4, =0x0003a2ec\n"
"    movs    r6, #0\n"
"    ldr     r5, =0x0000bd10\n"
"loc_fc0f24aa:\n"
"    movs    r2, #0\n"
"    mov     r1, sp\n"
"    ldr     r0, [r5, #4]\n"
"    blx     sub_fc2a15a8\n" // j_ReceiveMessageQueue
"    lsls    r0, r0, #0x1f\n"
"    beq     loc_fc0f24cc\n"
"    movw    r2, #0x4d6\n"
"    ldr     r1, =0xfc0f20e8\n" //  *"SsShootTask.c"
"    movs    r0, #0\n"
"    blx     sub_fc2a1648\n" // j_DebugAssert
"    blx     sub_fc2a15c8\n" // -> ExitTask
"    pop     {r3, r4, r5, r6, r7, pc}\n"
"loc_fc0f24cc:\n"
"    ldr     r0, [sp]\n"
"    ldr     r0, [r0]\n"
"    cmp     r0, #1\n"
"    beq     loc_fc0f24e4\n"
"    cmp     r0, #0x22\n"
"    beq     loc_fc0f24e4\n"
"    cmp     r0, #0x2b\n"
"    beq     loc_fc0f24e4\n"
"    cmp     r0, #0x1e\n"
"    beq     loc_fc0f24e4\n"
"    bl      sub_fc1d54dc\n"
"loc_fc0f24e4:\n"
#ifdef CAPT_SEQ_DEBUG
// debug message
"ldr     r0, [sp]\n"
"ldr     r0, [r0]\n"
"bl log_capt_seq1\n"
#endif
"    ldr     r0, [sp]\n"
"    ldr     r1, [r0]\n"
"    cmp     r1, #0x2e\n"
"    bhs     loc_fc0f25ce\n"
"    tbb     [pc, r1]\n" // (jumptable r1 46 elements)
"branchtable_fc0f24f0:\n"
"    .byte((loc_fc0f251e - branchtable_fc0f24f0) / 2)\n" // (case 0)
"    .byte((loc_fc0f2532 - branchtable_fc0f24f0) / 2)\n" // (case 1)
"    .byte((loc_fc0f2544 - branchtable_fc0f24f0) / 2)\n" // (case 2)
"    .byte((loc_fc0f2552 - branchtable_fc0f24f0) / 2)\n" // (case 3)
"    .byte((loc_fc0f254c - branchtable_fc0f24f0) / 2)\n" // (case 4)
"    .byte((loc_fc0f255a - branchtable_fc0f24f0) / 2)\n" // (case 5)
"    .byte((loc_fc0f2560 - branchtable_fc0f24f0) / 2)\n" // (case 6)
"    .byte((loc_fc0f2566 - branchtable_fc0f24f0) / 2)\n" // (case 7)
"    .byte((loc_fc0f256e - branchtable_fc0f24f0) / 2)\n" // (case 8)
"    .byte((loc_fc0f25a0 - branchtable_fc0f24f0) / 2)\n" // (case 9)
"    .byte((loc_fc0f2578 - branchtable_fc0f24f0) / 2)\n" // (case 10)
"    .byte((loc_fc0f2580 - branchtable_fc0f24f0) / 2)\n" // (case 11)
"    .byte((loc_fc0f2586 - branchtable_fc0f24f0) / 2)\n" // (case 12)
"    .byte((loc_fc0f258e - branchtable_fc0f24f0) / 2)\n" // (case 13)
"    .byte((loc_fc0f2594 - branchtable_fc0f24f0) / 2)\n" // (case 14)
"    .byte((loc_fc0f259a - branchtable_fc0f24f0) / 2)\n" // (case 15)
"    .byte((loc_fc0f25a6 - branchtable_fc0f24f0) / 2)\n" // (case 16)
"    .byte((loc_fc0f25ac - branchtable_fc0f24f0) / 2)\n" // (case 17)
"    .byte((loc_fc0f25b2 - branchtable_fc0f24f0) / 2)\n" // (case 18)
"    .byte((loc_fc0f25b8 - branchtable_fc0f24f0) / 2)\n" // (case 19)
"    .byte((loc_fc0f25be - branchtable_fc0f24f0) / 2)\n" // (case 20)
"    .byte((loc_fc0f25c4 - branchtable_fc0f24f0) / 2)\n" // (case 21)
"    .byte((loc_fc0f25c8 - branchtable_fc0f24f0) / 2)\n" // (case 22)
"    .byte((loc_fc0f25d0 - branchtable_fc0f24f0) / 2)\n" // (case 23)
"    .byte((loc_fc0f25d6 - branchtable_fc0f24f0) / 2)\n" // (case 24)
"    .byte((loc_fc0f25dc - branchtable_fc0f24f0) / 2)\n" // (case 25)
"    .byte((loc_fc0f25e2 - branchtable_fc0f24f0) / 2)\n" // (case 26)
"    .byte((loc_fc0f25e8 - branchtable_fc0f24f0) / 2)\n" // (case 27)
"    .byte((loc_fc0f25f0 - branchtable_fc0f24f0) / 2)\n" // (case 28)
"    .byte((loc_fc0f25f6 - branchtable_fc0f24f0) / 2)\n" // (case 29)
"    .byte((loc_fc0f25fa - branchtable_fc0f24f0) / 2)\n" // (case 30)
"    .byte((loc_fc0f2602 - branchtable_fc0f24f0) / 2)\n" // (case 31)
"    .byte((loc_fc0f2608 - branchtable_fc0f24f0) / 2)\n" // (case 32)
"    .byte((loc_fc0f2632 - branchtable_fc0f24f0) / 2)\n" // (case 33)
"    .byte((loc_fc0f2638 - branchtable_fc0f24f0) / 2)\n" // (case 34)
"    .byte((loc_fc0f263e - branchtable_fc0f24f0) / 2)\n" // (case 35)
"    .byte((loc_fc0f2644 - branchtable_fc0f24f0) / 2)\n" // (case 36)
"    .byte((loc_fc0f264a - branchtable_fc0f24f0) / 2)\n" // (case 37)
"    .byte((loc_fc0f2650 - branchtable_fc0f24f0) / 2)\n" // (case 38)
"    .byte((loc_fc0f2658 - branchtable_fc0f24f0) / 2)\n" // (case 39)
"    .byte((loc_fc0f265e - branchtable_fc0f24f0) / 2)\n" // (case 40)
"    .byte((loc_fc0f2668 - branchtable_fc0f24f0) / 2)\n" // (case 41)
"    .byte((loc_fc0f26a0 - branchtable_fc0f24f0) / 2)\n" // (case 42)
"    .byte((loc_fc0f26a6 - branchtable_fc0f24f0) / 2)\n" // (case 43)
"    .byte((loc_fc0f2694 - branchtable_fc0f24f0) / 2)\n" // (case 44)
"    .byte((loc_fc0f26c0 - branchtable_fc0f24f0) / 2)\n" // (case 45)
".align 1\n"
"loc_fc0f251e:\n"  // Half Press ?
"    bl      sub_fc1531e4\n"
#ifdef CAPT_SEQ_DEBUG
"bl log_capt_seq3\n"
#endif
"    BL      shooting_expo_param_override\n" // ---->> added
"    bl      sub_fc151ace\n"
"    ldr     r0, [r4, #0x28]\n"
"    cmp     r0, #0\n"
"    beq     loc_fc0f2530\n"
"    bl      sub_fc1d4412_my\n"   // ---->> SUB1
"loc_fc0f2530:\n"
"    b       loc_fc0f26c0\n"
".ltorg\n"

/* literal pool removed */

"loc_fc0f2532:\n"    // case 1 : Normal Shoot
"    ldr     r0, [r0, #0x10]\n"
"    bl      sub_fc1d421e_my\n"  // ---->> SUB2
"    b       loc_fc0f26c0\n"

"loc_fc0f2544:\n"             // case 2
"    movs    r0, #1\n"
"    bl      sub_fc1534b2\n"
"    b       loc_fc0f26c0\n"

"loc_fc0f254c:\n"              // case 4
"    bl      sub_fc152fa6\n"
"    b       loc_fc0f2556\n"
"loc_fc0f2552:\n"              // case 3
"    bl      sub_fc1531d0\n"
"loc_fc0f2556:\n"
"    str     r6, [r4, #0x28]\n"
"    b       loc_fc0f26c0\n"

"loc_fc0f255a:\n"
"    bl      sub_fc1531d4\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f2560:\n"
"    bl      sub_fc15338c\n"
"    b       loc_fc0f2572\n"
"loc_fc0f2566:\n"
"    ldr     r0, [r0, #0x10]\n"
"    bl      sub_fc1d4486\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f256e:\n"
"    bl      sub_fc15343c\n"
"loc_fc0f2572:\n"
"    bl      sub_fc151ace\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f2578:\n"
"    ldr     r0, [r4, #0x58]\n"
"    bl      sub_fc153a60\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f2580:\n"
"    bl      sub_fc153cf6\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f2586:\n"
"    ldr     r0, [r0, #0xc]\n"
"    bl      sub_fc153d42\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f258e:\n"
"    bl      sub_fc153f46\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f2594:\n"
"    bl      sub_fc1543e2\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f259a:\n"
"    bl      sub_fc154472\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f25a0:\n"
"    bl      sub_fc1531d0\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f25a6:\n"
"    bl      sub_fc1d2e6c\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f25ac:\n"
"    bl      sub_fc1d303c\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f25b2:\n"
"    bl      sub_fc1d30b6\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f25b8:\n"
"    bl      sub_fc1d3148\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f25be:\n"
"    bl      sub_fc1d31fc\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f25c4:\n"
"    movs    r0, #0\n"
"    b       loc_fc0f25ea\n"
"loc_fc0f25c8:\n"
"    bl      sub_fc1d35c2\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f25ce:\n"
"    b       loc_fc0f26b2\n"
"loc_fc0f25d0:\n"
"    bl      sub_fc1d3620\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f25d6:\n"
"    bl      sub_fc1d3624\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f25dc:\n"
"    bl      sub_fc1d3634\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f25e2:\n"
"    bl      sub_fc1d36b0\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f25e8:\n"
"    movs    r0, #1\n"
"loc_fc0f25ea:\n"
"    bl      sub_fc1d34b4\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f25f0:\n"
"    bl      sub_fc1535ea\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f25f6:\n"
"    movs    r0, #0\n"
"    b       loc_fc0f25fc\n"
"loc_fc0f25fa:\n"
"    ldr     r0, [r0, #0xc]\n"
"loc_fc0f25fc:\n"
"    bl      sub_fc153648\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f2602:\n"
"    bl      sub_fc1d33b6\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f2608:\n"
"    ldr     r1, =0x0003a34e\n"
"    movs    r2, #2\n"
"    movs    r0, #0x6f\n"
"    bl      _GetPropertyCase\n"
"    lsls    r0, r0, #0x1f\n"
"    beq     loc_fc0f2624\n"
"    movw    r2, #0x5ea\n"
"    ldr     r1, =0xfc0f20e8\n" //  *"SsShootTask.c"
"    movs    r0, #0\n"
"    blx     sub_fc2a1648\n" // j_DebugAssert
"loc_fc0f2624:\n"
"    ldrh.w  r0, [r4, #0x62]\n"
"    cmp     r0, #1\n"
"    bne     loc_fc0f26c0\n"
"    bl      sub_fc1d33b0\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f2632:\n"
"    bl      sub_fc1d344c\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f2638:\n"
"    bl      sub_fc1d4eb6\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f263e:\n"
"    bl      sub_fc1524dc\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f2644:\n"
"    bl      sub_fc1563ba\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f264a:\n"
"    bl      sub_fc15646e\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f2650:\n"
"    ldr     r0, [r0, #0xc]\n"
"    bl      sub_fc1d3770\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f2658:\n"
"    bl      sub_fc1d37d2\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f265e:\n"
"    bl      sub_fc15656a\n"
"    bl      sub_fc1564b0\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f2668:\n"
"    movs    r0, #1\n"
"    bl      sub_fc1d4af8\n"
"    movs    r0, #1\n"
"    bl      sub_fc1d4bc2\n"
"    ldrh.w  r0, [r4, #0x1b0]\n"
"    cmp     r0, #4\n"
"    beq     loc_fc0f2686\n"
"    ldrh    r0, [r4]\n"
"    sub.w   r1, r0, #0x4200\n"
"    subs    r1, #0x30\n"
"    bne     loc_fc0f26c0\n"
"loc_fc0f2686:\n"
"    bl      sub_fc15646e\n"
"    bl      sub_fc156974\n"
"    bl      sub_fc156794\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f2694:\n"
"    bl      sub_fc154666\n"
"    movs    r0, #1\n"
"    bl      sub_fc1560d8\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f26a0:\n"
"    movs    r2, #0\n"
"    movs    r1, #0x10\n"
"    b       loc_fc0f26aa\n"
"loc_fc0f26a6:\n"
"    movs    r2, #0\n"
"    movs    r1, #0xf\n"
"loc_fc0f26aa:\n"
"    movs    r0, #0\n"
"    bl      sub_fc1526f4\n"
"    b       loc_fc0f26c0\n"
"loc_fc0f26b2:\n"
"    movw    r2, #0x65c\n"
"    ldr     r1, =0xfc0f20e8\n" //  *"SsShootTask.c"
"    movs    r0, #0\n"
"    blx     sub_fc2a1648\n" // j_DebugAssert
"loc_fc0f26c0:\n"

#ifdef CAPT_SEQ_DEBUG
// debug after message handled
"  ldr     r0, [sp]\n"
"  ldr     r0, [r0]\n"
"  bl log_capt_seq2\n"
#endif
"    bl      capt_seq_hook_set_nr\n" //  ---->> dark frame control
"    ldr     r0, [sp]\n"
"    ldr     r1, [r0, #4]\n"
"    ldr     r0, [r5]\n"
"    blx     sub_fc2a14c8\n" // j_SetEventFlag
"    ldr     r7, [sp]\n"
"    ldr     r0, [r7, #8]\n"
"    cbnz    r0, loc_fc0f26de\n"
"    movw    r2, #0x126\n"
"    ldr     r1, =0xfc0f20e8\n" //  *"SsShootTask.c"
"    movs    r0, #0\n"
"    blx     sub_fc2a1648\n" // j_DebugAssert
"loc_fc0f26de:\n"
"    str     r6, [r7, #8]\n"
"    b       loc_fc0f24aa\n"

".ltorg\n"
    );
}

// G16 1.00h  0xfc1d4413 39
void __attribute__((naked,noinline)) sub_fc1d4412_my() {   // SUB1
    asm volatile (
"    push    {r4, r5, r6, lr}\n"
"    bl      sub_fc152e46\n"
"    mov     r4, r0\n"
"    movs    r0, #0xc\n"
"    bl      sub_fc2ba2cc\n"
"    ldr     r6, =0x000136f0\n"
"    lsls    r0, r0, #0x1f\n"
"    mov.w   r5, #1\n"
"    bne     loc_fc1d4482\n"
"    bl      sub_fc2ba306\n"
"    lsls    r0, r0, #0x1f\n"
"    bne     loc_fc1d4482\n"
"    bl      sub_fc1531d8\n"
"    bl      sub_fc155276\n"
"    mov     r1, r4\n"
"  bl        sub_fc1552f0\n"
"    movs    r2, #4\n"
"    movw    r0, #0x10e\n"
"    add.w   r1, r4, #0x84\n"
"    bl      _SetPropertyCase\n"
"    movs    r2, #4\n"
"    movs    r0, #0x2c\n"
"    add.w   r1, r4, #0x88\n"
"    bl      _SetPropertyCase\n"
"    movs    r2, #4\n"
"    movs    r0, #0x3f\n"
"    add.w   r1, r4, #8\n"
"    bl      _SetPropertyCase\n"
"    bl      sub_fc1d4cb2\n"
"    mvn     r1, #0x1000\n"
"    blx     sub_fc2a1560\n" // j_ClearEventFlag
"    mov     r0, r4\n"
"    bl      sub_fc1d3f3c\n"
"    mov     r0, r4\n"
"    bl      sub_fc38ec2a_my\n"   // ---->>  SUB3
"    lsls    r0, r0, #0x1f\n"
"    beq     loc_fc1d4484\n"
"loc_fc1d4482:\n"
"    str     r5, [r6]\n"
"loc_fc1d4484:\n"
"    pop     {r4, r5, r6, pc}\n"   

".ltorg\n"
    );
}

// G16 1.00h  0xfc1d421f 187
void __attribute__((naked,noinline)) sub_fc1d421e_my() {    // SUB2
    asm volatile (
"    push    {r2, r3, r4, r5, r6, lr}\n"
"    ldr     r6, =0x0003a2ec\n"
"    mov     r4, r0\n"
"    movs    r5, #0\n"
"    ldr     r0, [r6, #0x28]\n"
"    cbz     r0, loc_fc1d4246\n"
"    ldr     r0, =0x000136f0\n"
"    ldr     r0, [r0]\n"
"    cbz     r0, loc_fc1d4232\n"
"    movs    r5, #0x1d\n"
"loc_fc1d4232:\n"
"    mov     r2, r4\n"
"    movs    r1, #1\n"
"    mov     r0, r5\n"
"    bl      sub_fc1526f4\n"
"    mov     r1, r5\n"
"    mov     r0, r4\n"
"    bl      sub_fc1d533c\n"
"    b       loc_fc1d440c\n"
"loc_fc1d4246:\n"
"    bl      sub_fc155276\n"
"    mov     r1, r4\n"
"    bl      sub_fc1552f0\n"
"    movs    r2, #4\n"
"    movw    r0, #0x10e\n"
"    add.w   r1, r4, #0x84\n"
"    bl      _SetPropertyCase\n"
"    movs    r2, #4\n"
"    movs    r0, #0x2c\n"
"    add.w   r1, r4, #0x88\n"
"    bl      _SetPropertyCase\n"
"    ldr.w   r0, [r6, #0x134]\n"
"    cbz     r0, loc_fc1d4292\n"
"    ldrh.w  r0, [r6, #0x1ae]\n"
"    cmp     r0, #3\n"
"    beq     loc_fc1d4292\n"
"    ldr     r0, [r4, #8]\n"
"    cmp     r0, #1\n"
"    bls     loc_fc1d4292\n"
"    ldr.w   r0, [r6, #0xec]\n"
"    cbnz    r0, loc_fc1d42aa\n"
"    bl      sub_fc0e425e\n"
"    lsls    r0, r0, #0x1f\n"
"    beq     loc_fc1d42aa\n"
"    bl      sub_fc2ba354\n"
"    b       loc_fc1d42a8\n"
"loc_fc1d4292:\n"
"    movs    r0, #0xc\n"
"    bl      sub_fc2ba2cc\n"
"    lsls    r0, r0, #0x1f\n"
"    bne     loc_fc1d42a4\n"
"    bl      sub_fc2ba306\n"
"    lsls    r0, r0, #0x1f\n"
"    beq     loc_fc1d42aa\n"
"loc_fc1d42a4:\n"
"    bl      sub_fc1524d2\n"
"loc_fc1d42a8:\n"
"    movs    r5, #1\n"
"loc_fc1d42aa:\n"
"    ldr.w   r0, [r6, #0x1d8]\n"
"    cbz     r0, loc_fc1d42c6\n"
"    ldr     r0, [r4, #8]\n"
"    cmp     r0, #1\n"
"    beq     loc_fc1d42c6\n"
"    movs    r0, #1\n"
"    bl      sub_fc1560d8\n"
"    lsls    r0, r0, #0x1f\n"
"    beq     loc_fc1d42c6\n"
"    bl      sub_fc1524d2\n"
"    movs    r5, #1\n"
"loc_fc1d42c6:\n"
"    lsls    r0, r5, #0x1f\n"
"loc_fc1d42c8:\n"
"    bne     loc_fc1d43b2\n"
"    mov     r0, r4\n"
"    bl      sub_fc1d4f00\n"
"    bl      sub_fc1d4cb2\n"
"    mvn     r1, #0x1000\n"
"    blx     sub_fc2a1560\n" // j_ClearEventFlag
"    mov     r0, r4\n"
"    bl      sub_fc38e942\n"
"    mov     r5, r0\n"
"    lsls    r0, r0, #0x1f\n"
"    bne     loc_fc1d42c8\n"
"    bl      sub_fc1531d8\n"
"    mov     r0, r4\n"
"    bl      sub_fc1d3f3c\n"
"    ldr.w   r0, [r6, #0x130]\n"
"    cbnz    r0, loc_fc1d4306\n"
"    ldrh.w  r0, [r6, #0x1ae]\n"
"    cmp     r0, #3\n"
"    beq     loc_fc1d4306\n"
"    ldr     r0, [r4, #8]\n"
"    cmp     r0, #1\n"
"    bhi     loc_fc1d430c\n"
"loc_fc1d4306:\n"
"    movs    r0, #2\n"
"    bl      sub_fc0f4ada\n"
"loc_fc1d430c:\n"
"    ldr.w   r0, [r6, #0xa8]\n"
"    cmp     r0, #0\n"
"    beq     loc_fc1d437a\n"
"    ldrh.w  r0, [r6, #0x1ae]\n"
"    movw    r5, #0x1000\n"
"    cmp     r0, #3\n"
"    beq     loc_fc1d433a\n"
"    ldr     r0, [r4, #8]\n"
"    cmp     r0, #1\n"
"    bls     loc_fc1d433a\n"
"    bl      sub_fc1d4cb2\n"
"    movs    r3, #0xf5\n"
"    movw    r2, #0x3a98\n"
"    mov     r1, r5\n"
"    str     r3, [sp]\n"
"    ldr     r3, =0xfc1d4560\n" //  *"SsCaptureCtrl.c"
"    bl      sub_fc2ba4c0\n"
"loc_fc1d433a:\n"
"    movs    r2, #4\n"
"    movw    r0, #0x180\n"
"    add     r1, sp, #4\n"
"    bl      _GetPropertyCase\n"
"    lsls    r0, r0, #0x1f\n"
"    beq     loc_fc1d4354\n"
"    movs    r2, #0xf9\n"
"    movs    r0, #0\n"
"    ldr     r1, =0xfc1d4560\n" //  *"SsCaptureCtrl.c"
"    blx     sub_fc2a1648\n" // j_DebugAssert
"loc_fc1d4354:\n"
"    ldr     r0, [sp, #4]\n"
"    cbnz    r0, loc_fc1d4364\n"
"    bl      sub_fc1d4cb2\n"
"    mov     r1, r5\n"
"    blx     sub_fc2a14c8\n" // j_SetEventFlag
"    b       loc_fc1d437a\n"
"loc_fc1d4364:\n"
"    bl      sub_fc1d4cb2\n"
"    mov     r1, r5\n"
"    blx     sub_fc2a1560\n" // j_ClearEventFlag
"    ldr     r2, =0xfc1d420d\n"
"    mov     r3, r5\n"
"    ldr     r0, [sp, #4]\n"
"    mov     r1, r2\n"
"    bl      sub_fc2fba9c\n"
"loc_fc1d437a:\n"
"    ldr.w   r0, [r6, #0x19c]\n"
"    cbz     r0, loc_fc1d4396\n"
"    ldrh.w  r0, [r6, #0x1ae]\n"
"    cmp     r0, #3\n"
"    beq     loc_fc1d4396\n"
"    ldr     r0, [r4, #8]\n"
"    cmp     r0, #1\n"
"    bls     loc_fc1d4396\n"
"    movw    r0, #0x2710\n"
"    bl      sub_fc13e302\n"
"loc_fc1d4396:\n"
"    ldr.w   r0, [r6, #0xb0]\n"
"    cbz     r0, loc_fc1d43a4\n"
"    mov     r0, r4\n"
"    bl      sub_fc38f37a\n"
"    b       loc_fc1d43ea\n"
"loc_fc1d43a4:\n"
"    ldr.w   r0, [r6, #0xb4]\n"
"    cbz     r0, loc_fc1d43b4\n"
"    mov     r0, r4\n"
"    bl      sub_fc38f0ba\n"
"    b       loc_fc1d43ea\n"
"loc_fc1d43b2:\n"
"    b       loc_fc1d43fa\n"
"loc_fc1d43b4:\n"
"    ldr.w   r0, [r6, #0xb8]\n"
"    cbz     r0, loc_fc1d43c2\n"
"    mov     r0, r4\n"
"    bl      sub_fc38f67e\n"
"    b       loc_fc1d43ea\n"
"loc_fc1d43c2:\n"
"    ldr.w   r0, [r6, #0xbc]\n"
"    cbz     r0, loc_fc1d43d6\n"
"    ldr     r0, =0x0003a4e4\n"
"    ldr     r0, [r0]\n"
"    cbz     r0, loc_fc1d43d6\n"
"    mov     r0, r4\n"
"    bl      sub_fc38f946\n"
"    b       loc_fc1d43ea\n"
"loc_fc1d43d6:\n"
"    ldr.w   r0, [r6, #0xc0]\n"
"    cmp     r0, #0\n"
"    mov     r0, r4\n"
"    beq     loc_fc1d43e6\n"
"    bl      sub_fc38fc10\n"
"    b       loc_fc1d43ea\n"
"loc_fc1d43e6:\n"
"    bl      sub_fc38ec2a_my\n"    //   ------>>  SUB3
"loc_fc1d43ea:\n"
"    ldr.w   r0, [r6, #0x1d8]\n"
"    cbz     r0, loc_fc1d440c\n"
"    movs    r1, #0\n"
"    movs    r0, #1\n"
"    bl      sub_fc156122\n"
"    b       loc_fc1d440c\n"
"loc_fc1d43fa:\n"
"    movs    r1, #1\n"
"    mov     r2, r4\n"
"    mov     r0, r5\n"
"    bl      sub_fc1526f4\n"
"    mov     r1, r5\n"
"    mov     r0, r4\n"
"    bl      sub_fc1d5472\n"
"loc_fc1d440c:\n"
"    movs    r0, #0\n"
"    str     r0, [r6, #0x28]\n"
"    pop     {r2, r3, r4, r5, r6, pc}\n"

".ltorg\n"
    );
}

// G16 1.00h  0xfc38ec2b 207
void __attribute__((naked,noinline)) sub_fc38ec2a_my() {   // SUB3
    asm volatile (
"    push.w  {r2, r3, r4, r5, r6, r7, r8, sb, sl, lr}\n"
"    ldr     r7, =0x0003a2ec\n"
"    mov     r4, r0\n"
"    ldr.w   r0, [r7, #0x174]\n"
"    cbz     r0, loc_fc38ec46\n"
"    ldrh.w  r0, [r7, #0x1ae]\n"
"    cmp     r0, #3\n"
"    beq     loc_fc38ec46\n"
"    ldr     r0, [r4, #8]\n"
"    cmp     r0, #1\n"
"    bhi     loc_fc38ec50\n"
"loc_fc38ec46:\n"
"    mov     r0, r4\n"
"    bl      sub_fc1d3edc\n"
"    bl      sub_fc1d4928\n"
"loc_fc38ec50:\n"
"    ldr.w   r0, [r7, #0xa4]\n"
"    cbnz    r0, loc_fc38ec6c\n"
"    ldrh.w  r0, [r7, #0x1ae]\n"
"    cmp     r0, #3\n"
"    beq     loc_fc38ec64\n"
"    ldr     r0, [r4, #8]\n"
"    cmp     r0, #1\n"
"    bhi     loc_fc38ec6c\n"
"loc_fc38ec64:\n"
"    bl      sub_fc153636\n"
"    bl      sub_fc1d4596\n"
"loc_fc38ec6c:\n"
"    movs    r2, #4\n"
"    movw    r0, #0x12f\n"
"    add     r1, sp, #4\n"
"    bl      _GetPropertyCase\n"
"    lsls    r0, r0, #0x1f\n"
"    beq     loc_fc38ec88\n"
"    movs    r0, #0\n"
"    movw    r2, #0x17b\n"
"    ldr     r1, =0xfc38f000\n" //  *"SsStandardCaptureSeq.c"
"    blx     sub_fc2a1648\n" // j_DebugAssert
"loc_fc38ec88:\n"
"    ldr     r0, [sp, #4]\n"
"    ubfx    r0, r0, #8, #8\n"
"    cmp     r0, #6\n"
"    bne     loc_fc38ec98\n"
"    ldr     r0, =0xfc38ec03\n"
"    movs    r1, #0\n"
"    b       loc_fc38ec9c\n"
"loc_fc38ec98:\n"
"    ldr     r0, =0xfc1d3bf3\n"
"    mov     r1, r4\n"
"loc_fc38ec9c:\n"
"    bl      sub_fc23b0cc\n"
"    mov     r0, r4\n"
"    bl      sub_fc1d3fee\n"
"    ldr     r1, =0x00023e80\n"
"    movs    r2, #4\n"
"    movs    r0, #0x8a\n"
"    bl      _GetPropertyCase\n"
"    lsls    r0, r0, #0x1f\n"
"    beq     loc_fc38ecc0\n"
"    movs    r0, #0\n"
"    movw    r2, #0x18a\n"
"    ldr     r1, =0xfc38f000\n" //  *"SsStandardCaptureSeq.c"
"    blx     sub_fc2a1648\n" // j_DebugAssert
"loc_fc38ecc0:\n"
"    bl      sub_fc15619a\n"
"    bl      sub_fc1d409e\n"
"    movs    r1, #0\n"
"    mov     r0, r4\n"
"    bl      sub_fc38efe8\n"
"    mov     r6, r0\n"
"    bl      wait_until_remote_button_is_released\n" // ---->> remote hook
#ifdef CAPT_SEQ_DEBUG
"    bl      log_remote_hook\n"   // ---->>
#endif
"    ldr     r0, [sp, #4]\n"
"    mov.w   sb, #0\n"
"    ubfx    r0, r0, #8, #8\n"
"    cmp     r0, #6\n"
"    bne     loc_fc38ece4\n"
"    ldr     r2, =0xfc1d3d7b\n"
"    b       loc_fc38ece6\n"
"loc_fc38ece4:\n"
"    ldr     r2, =0xfc1d3df1\n"
"loc_fc38ece6:\n"
"    ldrh    r0, [r4, #0x18]\n"
"    ldr     r5, =0x00023e80\n"
"    cbz     r0, loc_fc38ecf4\n"
"    cmp     r0, #1\n"
"    beq     loc_fc38ed0c\n"
"    cmp     r0, #4\n"
"    bne     loc_fc38ed78\n"
"loc_fc38ecf4:\n"
"    str     r6, [sp]\n"
"    mov     r3, r2\n"
"    ldr.w   r1, [r4, #0x88]\n"
"    mov     r0, r4\n"
"    ldr     r2, [r5]\n"
"    bl      sub_fc1d3a9e\n"
"    mov     r5, r0\n"
"    bl      sub_fc2473ac\n"
"    b       loc_fc38ed86\n"
"loc_fc38ed0c:\n"
"    str     r6, [sp]\n"
"    mov     r3, r2\n"
"    ldr.w   r1, [r4, #0x88]\n"
"    mov     r8, r5\n"
"    ldr     r2, [r5]\n"
"    mov     r0, r4\n"
"    bl      sub_fc1d3aea\n"
"    movs    r2, #1\n"
"    mov     r5, r0\n"
"    movs    r1, #0\n"
"    movs    r0, #0x45\n"
"    bl      sub_fc2556f0\n"
"    lsls    r0, r5, #0x1f\n"
"    bne     loc_fc38ed86\n"
"    ldr.w   r0, [r7, #0x100]\n"
"    cbz     r0, loc_fc38ed46\n"
"    ldr     r1, [r4, #8]\n"
"    ldr     r2, =0x0017b14c\n"
"    ldr.w   r0, [r4, #0x88]\n"
"    add.w   r1, r2, r1, lsl #2\n"
"    str     r0, [r1, #-0x4]\n"
"    b       loc_fc38ed72\n"
"loc_fc38ed46:\n"
"    ldr     r0, =0xfc38ec03\n"
"    movs    r1, #0\n"
"    bl      sub_fc23b0cc\n"
"    movs    r1, #1\n"
"    mov     r0, r4\n"
"    bl      sub_fc38efe8\n"
"    mov     r6, r0\n"
"    ldr.w   r0, [r8]\n"
"    mov     r5, r8\n"
"    bl      sub_fc1d3e7e\n"
"    ldr.w   r1, [r4, #0x88]\n"
"    mov     r3, r6\n"
"    ldr     r2, [r5]\n"
"    mov     r0, r4\n"
"    bl      sub_fc1d3b3a\n"
"    mov     r5, r0\n"
"loc_fc38ed72:\n"
"    bl      sub_fc1d3a48\n"
"    b       loc_fc38ed86\n"
"loc_fc38ed78:\n"
"    movs    r0, #0\n"
"    movw    r2, #0x1bc\n"
"    ldr     r1, =0xfc38f000\n" //  *"SsStandardCaptureSeq.c"
"    blx     sub_fc2a1648\n" // j_DebugAssert
"    movs    r5, #0x1d\n"
"loc_fc38ed86:\n"
"    bl      sub_fc1d40a2\n"
"    ldr.w   r8, =0xfc38ec03\n"
"    lsls    r0, r5, #0x1f\n"
"    bne     loc_fc38ee02\n"
"    ldr.w   r0, [r7, #0x108]\n"
"    cbnz    r0, loc_fc38edbc\n"
"    ldr.w   r0, [r7, #0x19c]\n"
"    cmp     r0, #0\n"
"    mov     r0, r4\n"
"    beq     loc_fc38edb8\n"
"    bl      sub_fc1d59b6\n"
"    lsls    r0, r0, #0x1f\n"
"    beq     loc_fc38edbc\n"
"    movs    r0, #0\n"
"    movw    r2, #0x1d2\n"
"    ldr     r1, =0xfc38f000\n" //  *"SsStandardCaptureSeq.c"
"    blx     sub_fc2a1648\n" // j_DebugAssert
"    b       loc_fc38edbc\n"
"loc_fc38edb8:\n"
"    bl      sub_fc1d56b8\n"
"loc_fc38edbc:\n"
#ifdef CAPT_SEQ_DEBUG
"  bl log_raw_hook\n"                        // ---->>
#endif
"    bl      capt_seq_hook_raw_here\n" // ---->>
"    mov     r0, r4\n"
"    bl      sub_fc1d408e\n"
"    mov     r0, r4\n"
"    bl      sub_fc1d405e\n"
"    cmp     r6, r8\n"
"    beq     loc_fc38edf0\n"
"    bl      sub_fc1d4cb2\n"
"    movs    r1, #4\n"
"    movw    sl, #0x1e3\n"
"    ldr     r3, =0xfc38f000\n" //  *"SsStandardCaptureSeq.c"
"    movw    r2, #0x3a98\n"
"    str.w   sl, [sp]\n"
"    bl      sub_fc2ba4c0\n"
"    cbz     r0, loc_fc38edf0\n"
"    movs    r0, #0\n"
"    mov     r2, sl\n"
"    ldr     r1, =0xfc38f000\n" //  *"SsStandardCaptureSeq.c"
"    blx     sub_fc2a1648\n" // j_DebugAssert
"loc_fc38edf0:\n"
"    ldr.w   r0, [r7, #0x184]\n"
"    cbz     r0, loc_fc38edfa\n"
"    mov     r0, sb\n"
"    b       loc_fc38edfe\n"
"loc_fc38edfa:\n"
"    bl      sub_fc13f2ae\n"
"loc_fc38edfe:\n"
"    str.w   r0, [r4, #0x128]\n"
"loc_fc38ee02:\n"
"    ldr.w   r0, [r7, #0x19c]\n"
"    cbz     r0, loc_fc38ee12\n"
"    movs    r2, #1\n"
"    movs    r1, #0\n"
"    movs    r0, #0x46\n"
"    bl      sub_fc2556f0\n"
"loc_fc38ee12:\n"
"    movs    r1, #1\n"
"    mov     r2, r4\n"
"    mov     r0, r5\n"
"    bl      sub_fc1526f4\n"
"    ldr     r0, [r7, #0x28]\n"
"    cmp     r0, #0\n"
"    mov     r0, r8\n"
"    beq     loc_fc38ee38\n"
"    cmp     r6, r0\n"
"    beq     loc_fc38ee2c\n"
"    movs    r1, #1\n"
"    b       loc_fc38ee2e\n"
"loc_fc38ee2c:\n"
"    movs    r1, #0\n"
"loc_fc38ee2e:\n"
"    mov     r2, r5\n"
"    mov     r0, r4\n"
"    bl      sub_fc1d52fa\n"
"    b       loc_fc38ee4a\n"
"loc_fc38ee38:\n"
"    cmp     r6, r0\n"
"    beq     loc_fc38ee40\n"
"    movs    r1, #1\n"
"    b       loc_fc38ee42\n"
"loc_fc38ee40:\n"
"    movs    r1, #0\n"
"loc_fc38ee42:\n"
"    mov     r2, r5\n"
"    mov     r0, r4\n"
"    bl      sub_fc1d52b4\n"
"loc_fc38ee4a:\n"
"    mov     r0, r5\n"
"    pop.w   {r2, r3, r4, r5, r6, r7, r8, sb, sl, pc}\n"

".ltorg\n"
    );
}


// *******  exp_drv_task  *******

// G16 1.00h  task_ExpDrv 425
// task_ExpDrv 0xfc226b3b
void __attribute__((naked,noinline)) exp_drv_task() {
    asm volatile (
"    push.w  {r4, r5, r6, r7, r8, sb, sl, fp, lr}\n"
"    sub     sp, #0x2c\n"
"    ldr.w   sb, =0x0000d8d0\n"
"    ldr.w   sl, =0xfffff400\n"
"    movs    r0, #0\n"
"    ldr     r6, =0x0005c6f4\n"
"    add.w   r8, sp, #0x1c\n"
"    movw    fp, #0xbb8\n"
"    str     r0, [sp, #0xc]\n"
"loc_fc226b56:\n"
"    ldr.w   r0, [sb, #0x20]\n"
"    movs    r2, #0\n"
"    add     r1, sp, #0x28\n"
"    mov     r4, sb\n"
"    blx     sub_fc2a15a8\n" // j_ReceiveMessageQueue
"    ldr     r0, [sp, #0xc]\n"
"    cmp     r0, #1\n"
"    bne     loc_fc226b8a\n"
"    ldr     r0, [sp, #0x28]\n"
"    ldr     r0, [r0]\n"
"    cmp     r0, #0x14\n"
"loc_fc226b70:\n"
"    beq     loc_fc226c70\n"
"    cmp     r0, #0x15\n"
"    beq     loc_fc226b70\n"
"    cmp     r0, #0x16\n"
"    beq     loc_fc226b70\n"
"    cmp     r0, #0x17\n"
"    beq     loc_fc226c7c\n"
"    cmp     r0, #0x2a\n"
"    beq     loc_fc226c26\n"
"    movs    r0, #0\n"
"    add     r1, sp, #0xc\n"
"    bl      sub_fc226af6\n"
"loc_fc226b8a:\n"
"    ldr     r0, [sp, #0x28]\n"
"    ldr     r1, [r0]\n"
"    cmp     r1, #0x30\n"
"    bne     loc_fc226ba8\n"
"    bl      sub_fc2278dc\n"
"    ldr.w   r0, [sb, #0x1c]\n"
"    movs    r1, #1\n"
"    blx     sub_fc2a14c8\n" // j_SetEventFlag
"    blx     sub_fc2a15c8\n" // -> ExitTask
"    add     sp, #0x2c\n"
//"    b       loc_fc2268bc\n"                             // branches to pop.w   
"    ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}\n"  // substitute this instead
"loc_fc226ba8:\n"
"    cmp     r1, #0x2f\n"
"    bne     loc_fc226bba\n"
"    add.w   r0, r0, #0xa8\n"
"    ldrd    r2, r1, [r0]\n"
"    mov     r0, r1\n"
"    blx     r2\n"
"    b       loc_fc226fc8\n"
"loc_fc226bba:\n"
"    cmp     r1, #0x28\n"
"    bne     loc_fc226bf0\n"
"    ldr     r0, [r4, #0x1c]\n"
"    movs    r1, #0x80\n"
"    blx     sub_fc2a1560\n" // j_ClearEventFlag
"    ldr     r0, =0xfc222b61\n"
"    movs    r1, #0x80\n"
"    bl      sub_fc14db4a\n"
"    ldr     r0, [r4, #0x1c]\n"
"    movs    r1, #0x80\n"
"    mov     r2, fp\n"
"    blx     sub_fc2a14c0\n" // j_WaitForAllEventFlag
"    lsls    r0, r0, #0x1f\n"
"    beq     loc_fc226be2\n"
"    movw    r2, #0x16ef\n"
"    b       loc_fc226c6e\n"
"loc_fc226be2:\n"
"    ldr     r1, [sp, #0x28]\n"
"    add.w   r1, r1, #0xa8\n"
"    ldrd    r1, r0, [r1]\n"
"    blx     r1\n"
"    b       loc_fc226fc8\n"
"loc_fc226bf0:\n"
"    cmp     r1, #0x29\n"
"    bne     loc_fc226c22\n"
"    add     r1, sp, #0xc\n"
"    bl      sub_fc226af6\n"
"    movw    r5, #0x100\n"
"    ldr     r0, [r4, #0x1c]\n"
"    mov     r1, r5\n"
"    blx     sub_fc2a1560\n" // j_ClearEventFlag
"    ldr     r0, =0xfc222b6b\n"
"    mov     r1, r5\n"
"    bl      sub_fc14e4ca\n"
"    ldr     r0, [r4, #0x1c]\n"
"    mov     r2, fp\n"
"    mov     r1, r5\n"
"    blx     sub_fc2a14c0\n" // j_WaitForAllEventFlag
"    lsls    r0, r0, #0x1f\n"
"    beq     loc_fc226be2\n"
"    movw    r2, #0x16f9\n"
"    b       loc_fc226c6e\n"
"loc_fc226c22:\n"
"    cmp     r1, #0x2a\n"
"    bne     loc_fc226c30\n"
"loc_fc226c26:\n"
"    ldr     r0, [sp, #0x28]\n"
"    add     r1, sp, #0xc\n"
"    bl      sub_fc226af6\n"
"    b       loc_fc226be2\n"
"loc_fc226c30:\n"
"    cmp     r1, #0x2d\n"
"    bne     loc_fc226c42\n"
"    bl      sub_fc2e112a\n"
"    bl      sub_fc1742c4\n"
"    bl      sub_fc173faa\n"
"    b       loc_fc226be2\n"
"loc_fc226c42:\n"
"    cmp     r1, #0x2e\n"
"    bne     loc_fc226c7c\n"
"    ldr     r0, [r4, #0x1c]\n"
"    movs    r1, #4\n"
"    blx     sub_fc2a1560\n" // j_ClearEventFlag
"    ldr     r1, =0xfc222b7f\n"
"    movs    r2, #4\n"
"    mov     r0, sl\n"
"    bl      sub_fc2e0d0c\n"
"    bl      sub_fc2e0e98\n"
"    ldr     r0, [r4, #0x1c]\n"
"    movs    r1, #4\n"
"    mov     r2, fp\n"
"    blx     sub_fc2a1558\n" // j_WaitForAnyEventFlag
"    lsls    r0, r0, #0x1f\n"
"    beq     loc_fc226be2\n"
"    movw    r2, #0x1731\n"
"loc_fc226c6e:\n"
"    b       loc_fc226c72\n"
"loc_fc226c70:\n"
"    b       loc_fc226c7c\n"
"loc_fc226c72:\n"
"    ldr     r1, =0xfc222f64\n" //  **"ExpDrv.c"
"    movs    r0, #0\n"
"    blx     sub_fc2a1648\n" // j_DebugAssert
"    b       loc_fc226be2\n"
"loc_fc226c7c:\n"
"    ldr     r0, [sp, #0x28]\n"
"    movs    r5, #1\n"
"    ldr     r1, [r0]\n"
"    cmp     r1, #0x12\n"
"    beq     loc_fc226c8a\n"
"    cmp     r1, #0x13\n"
"    bne     loc_fc226cc8\n"
"loc_fc226c8a:\n"
"    ldr.w   r1, [r0, #0x94]\n"
"    mov     r4, r8\n"
"    add.w   r1, r1, r1, lsl #1\n"
"    add.w   r1, r0, r1, lsl #2\n"
"    subs    r1, #8\n"
"    ldm     r1!, {r2, r3, r7}\n"
"    stm     r4!, {r2, r3, r7}\n"
"    bl      sub_fc225438\n"
"    ldr     r0, [sp, #0x28]\n"
"    add.w   r0, r0, #0x94\n"
"    ldrd    r3, r2, [r0, #0x14]\n"
"    ldr     r1, [r0]\n"
"    sub.w   r0, r0, #0x90\n"
"    blx     r3\n"
"    ldr     r0, [sp, #0x28]\n"
"    bl      sub_fc227ac4\n"
"    ldr     r0, [sp, #0x28]\n"
"    add.w   r0, r0, #0x94\n"
"    ldr     r1, [r0]\n"
"    ldrd    r3, r2, [r0, #0x1c]\n"
"    b       loc_fc226eea\n"
"loc_fc226cc8:\n"
"    cmp     r1, #0x14\n"
"    beq     loc_fc226cd8\n"
"    cmp     r1, #0x15\n"
"    beq     loc_fc226cd8\n"
"    cmp     r1, #0x16\n"
"    beq     loc_fc226cd8\n"
"    cmp     r1, #0x17\n"
"    bne     loc_fc226d4a\n"
"loc_fc226cd8:\n"
"    add     r3, sp, #0xc\n"
"    mov     r2, sp\n"
"    add     r1, sp, #0x1c\n"
"    bl      sub_fc225632\n"
"    cmp     r0, #1\n"
"    mov     r4, r0\n"
"    beq     loc_fc226cec\n"
"    cmp     r4, #5\n"
"    bne     loc_fc226d02\n"
"loc_fc226cec:\n"
"    ldr     r0, [sp, #0x28]\n"
"    mov     r2, r4\n"
"    add.w   r0, r0, #0x94\n"
"    ldrd    r7, r3, [r0, #0x14]\n"
"    ldr     r1, [r0]\n"
"    sub.w   r0, r0, #0x90\n"
"    blx     r7\n"
"    b       loc_fc226d28\n"
"loc_fc226d02:\n"
"    cmp     r4, #2\n"
"    beq     loc_fc226d0a\n"
"    cmp     r4, #6\n"
"    bne     loc_fc226d34\n"
"loc_fc226d0a:\n"
"    ldr     r0, [sp, #0x28]\n"
"    mov     r2, r4\n"
"    add.w   r0, r0, #0x94\n"
"    ldrd    r7, r3, [r0, #0x14]\n"
"    ldr     r1, [r0]\n"
"    sub.w   r0, r0, #0x90\n"
"    blx     r7\n"
"    ldr     r0, [sp, #0x28]\n"
"    add     r1, sp, #0x1c\n"
"    mov     r2, sp\n"
"    bl      sub_fc2268c0\n"
"loc_fc226d28:\n"
"    ldr     r2, [sp, #0xc]\n"
"    mov     r1, r4\n"
"    ldr     r0, [sp, #0x28]\n"
"    bl      sub_fc226aae\n"
"    b       loc_fc226ef0\n"
"loc_fc226d34:\n"
"    ldr     r0, [sp, #0x28]\n"
"    mov     r2, r4\n"
"    add.w   r0, r0, #0x94\n"
"    ldrd    r7, r3, [r0, #0x14]\n"
"    ldr     r1, [r0]\n"
"    sub.w   r0, r0, #0x90\n"
"    blx     r7\n"
"    b       loc_fc226ef0\n"
"loc_fc226d4a:\n"
"    cmp     r1, #0x24\n"
"    beq     loc_fc226d52\n"
"    cmp     r1, #0x25\n"
"    bne     loc_fc226d84\n"
"loc_fc226d52:\n"
"    ldr.w   r1, [r0, #0x94]\n"
"    mov     r4, r8\n"
"    add.w   r1, r1, r1, lsl #1\n"
"    add.w   r1, r0, r1, lsl #2\n"
"    subs    r1, #8\n"
"    ldm     r1!, {r2, r3, r7}\n"
"    stm     r4!, {r2, r3, r7}\n"
"    bl      sub_fc22459e\n"
"    ldr     r0, [sp, #0x28]\n"
"    add.w   r0, r0, #0x94\n"
"    ldrd    r3, r2, [r0, #0x14]\n"
"    ldr     r1, [r0]\n"
"    sub.w   r0, r0, #0x90\n"
"    blx     r3\n"
"    ldr     r0, [sp, #0x28]\n"
"    bl      sub_fc22497e\n"
"    b       loc_fc226ef0\n"
"loc_fc226d84:\n"
"    adds    r1, r0, #4\n"
"    mov     r4, r8\n"
"    ldm     r1!, {r2, r3, r7}\n"
"    stm     r4!, {r2, r3, r7}\n"
"    ldr     r1, [r0]\n"
"    cmp     r1, #0x28\n"
"    bhs     loc_fc226dc2\n"
"    tbb     [pc, r1]\n" // (jumptable r1 40 elements)
"branchtable_fc226d96:\n"
"    .byte((loc_fc226dbe - branchtable_fc226d96) / 2)\n" // (case 0)
"    .byte((loc_fc226dbe - branchtable_fc226d96) / 2)\n" // (case 1)
"    .byte((loc_fc226dc4 - branchtable_fc226d96) / 2)\n" // (case 2)
"    .byte((loc_fc226dca - branchtable_fc226d96) / 2)\n" // (case 3)
"    .byte((loc_fc226dca - branchtable_fc226d96) / 2)\n" // (case 4)
"    .byte((loc_fc226dca - branchtable_fc226d96) / 2)\n" // (case 5)
"    .byte((loc_fc226dbe - branchtable_fc226d96) / 2)\n" // (case 6)
"    .byte((loc_fc226dc4 - branchtable_fc226d96) / 2)\n" // (case 7)
"    .byte((loc_fc226dca - branchtable_fc226d96) / 2)\n" // (case 8)
"    .byte((loc_fc226dca - branchtable_fc226d96) / 2)\n" // (case 9)
"    .byte((loc_fc226ddc - branchtable_fc226d96) / 2)\n" // (case 10)
"    .byte((loc_fc226ddc - branchtable_fc226d96) / 2)\n" // (case 11)
"    .byte((loc_fc226ece - branchtable_fc226d96) / 2)\n" // (case 12)
"    .byte((loc_fc226ed4 - branchtable_fc226d96) / 2)\n" // (case 13)
"    .byte((loc_fc226ed4 - branchtable_fc226d96) / 2)\n" // (case 14)
"    .byte((loc_fc226ed4 - branchtable_fc226d96) / 2)\n" // (case 15)
"    .byte((loc_fc226ed4 - branchtable_fc226d96) / 2)\n" // (case 16)
"    .byte((loc_fc226eda - branchtable_fc226d96) / 2)\n" // (case 17)
"    .byte((loc_fc226ede - branchtable_fc226d96) / 2)\n" // (case 18)
"    .byte((loc_fc226ede - branchtable_fc226d96) / 2)\n" // (case 19)
"    .byte((loc_fc226ede - branchtable_fc226d96) / 2)\n" // (case 20)
"    .byte((loc_fc226ede - branchtable_fc226d96) / 2)\n" // (case 21)
"    .byte((loc_fc226ede - branchtable_fc226d96) / 2)\n" // (case 22)
"    .byte((loc_fc226ede - branchtable_fc226d96) / 2)\n" // (case 23)
"    .byte((loc_fc226dd0 - branchtable_fc226d96) / 2)\n" // (case 24)
"    .byte((loc_fc226dd6 - branchtable_fc226d96) / 2)\n" // (case 25)
"    .byte((loc_fc226dd6 - branchtable_fc226d96) / 2)\n" // (case 26)
"    .byte((loc_fc226dd6 - branchtable_fc226d96) / 2)\n" // (case 27)
"    .byte((loc_fc226de4 - branchtable_fc226d96) / 2)\n" // (case 28)
"    .byte((loc_fc226de4 - branchtable_fc226d96) / 2)\n" // (case 29)
"    .byte((loc_fc226dea - branchtable_fc226d96) / 2)\n" // (case 30)
"    .byte((loc_fc226e14 - branchtable_fc226d96) / 2)\n" // (case 31)

"    .byte((loc_fc226e68 - branchtable_fc226d96) / 2)\n" // (case 32)*

"    .byte((loc_fc226e92 - branchtable_fc226d96) / 2)\n" // (case 33)
"    .byte((loc_fc226ebc - branchtable_fc226d96) / 2)\n" // (case 34)
"    .byte((loc_fc226ebc - branchtable_fc226d96) / 2)\n" // (case 35)
"    .byte((loc_fc226ede - branchtable_fc226d96) / 2)\n" // (case 36)
"    .byte((loc_fc226ede - branchtable_fc226d96) / 2)\n" // (case 37)
"    .byte((loc_fc226ec2 - branchtable_fc226d96) / 2)\n" // (case 38)
"    .byte((loc_fc226ec8 - branchtable_fc226d96) / 2)\n" // (case 39)
".align 1\n"
"loc_fc226dbe:\n"
"    bl      sub_fc22303c\n"
"loc_fc226dc2:\n"
"    b       loc_fc226ede\n"
"loc_fc226dc4:\n"
"    bl      sub_fc2232ac\n"
"    b       loc_fc226ede\n"
"loc_fc226dca:\n"
"    bl      sub_fc2234c8\n"
"    b       loc_fc226ede\n"
"loc_fc226dd0:\n"
"    bl      sub_fc22374e\n"
"    b       loc_fc226ede\n"
"loc_fc226dd6:\n"
"    bl      sub_fc223920\n"
"    b       loc_fc226ede\n"
"loc_fc226ddc:\n"
"    bl      sub_fc223d5a_my\n"      // ---->>
"    movs    r5, #0\n"
"    b       loc_fc226ede\n"
"loc_fc226de4:\n"
"    bl      sub_fc223e54\n"
"    b       loc_fc226ede\n"
"loc_fc226dea:\n"
"    ldrh    r1, [r0, #4]\n"
"    strh.w  r1, [sp, #0x1c]\n"
"    ldrh    r1, [r6, #2]\n"
"    strh.w  r1, [sp, #0x1e]\n"
"    ldrh    r1, [r6, #4]\n"
"    strh.w  r1, [sp, #0x20]\n"
"    ldrh    r1, [r6, #6]\n"
"    strh.w  r1, [sp, #0x22]\n"
"    ldrh    r1, [r0, #0xc]\n"
"    strh.w  r1, [sp, #0x24]\n"
"    ldrh    r1, [r6, #0xa]\n"
"    strh.w  r1, [sp, #0x26]\n"
"    bl      sub_fc2242e4\n"
"    b       loc_fc226ede\n"
"loc_fc226e14:\n"
"    ldrh    r1, [r0, #4]\n"
"    strh.w  r1, [sp, #0x1c]\n"
"    ldrh    r1, [r6, #2]\n"
"    strh.w  r1, [sp, #0x1e]\n"
"    ldrh    r1, [r6, #4]\n"
"    strh.w  r1, [sp, #0x20]\n"
"    ldrh    r1, [r6, #6]\n"
"    strh.w  r1, [sp, #0x22]\n"
"    ldrh    r1, [r6, #8]\n"
"    strh.w  r1, [sp, #0x24]\n"
"    ldrh    r1, [r6, #0xa]\n"
"    strh.w  r1, [sp, #0x26]\n"
"    bl      sub_fc227958\n"
"    b       loc_fc226ede\n"

/*  literal block removed here */

"loc_fc226e68:\n"
"    ldrh    r1, [r6]\n"
"    strh.w  r1, [sp, #0x1c]\n"
"    ldrh    r1, [r0, #6]\n"
"    strh.w  r1, [sp, #0x1e]\n"
"    ldrh    r1, [r6, #4]\n"
"    strh.w  r1, [sp, #0x20]\n"
"    ldrh    r1, [r6, #6]\n"
"    strh.w  r1, [sp, #0x22]\n"
"    ldrh    r1, [r6, #8]\n"
"    strh.w  r1, [sp, #0x24]\n"
"    ldrh    r1, [r6, #0xa]\n"
"    strh.w  r1, [sp, #0x26]\n"
"    bl      sub_fc2279de\n"
"    b       loc_fc226ede\n"
"loc_fc226e92:\n"
"    ldrh    r1, [r6]\n"
"    strh.w  r1, [sp, #0x1c]\n"
"    ldrh    r1, [r6, #2]\n"
"    strh.w  r1, [sp, #0x1e]\n"
"    ldrh    r1, [r6, #4]\n"
"    strh.w  r1, [sp, #0x20]\n"
"    ldrh    r1, [r6, #6]\n"
"    strh.w  r1, [sp, #0x22]\n"
"    ldrh    r1, [r0, #0xc]\n"
"    strh.w  r1, [sp, #0x24]\n"
"    ldrh    r1, [r6, #0xa]\n"
"    strh.w  r1, [sp, #0x26]\n"
"    bl      sub_fc227a54\n"
"    b       loc_fc226ede\n"
"loc_fc226ebc:\n"
"    bl      sub_fc22439e\n"
"    b       loc_fc226ede\n"
"loc_fc226ec2:\n"
"    bl      sub_fc224a46\n"
"    b       loc_fc226ede\n"
"loc_fc226ec8:\n"
"    bl      sub_fc224e2c\n"
"    b       loc_fc226ede\n"
"loc_fc226ece:\n"
"    bl      sub_fc22500e\n"
"    b       loc_fc226ede\n"
"loc_fc226ed4:\n"
"    bl      sub_fc225186\n"
"    b       loc_fc226ede\n"
"loc_fc226eda:\n"
"    bl      sub_fc2252a2\n"
"loc_fc226ede:\n"
"    ldr     r0, [sp, #0x28]\n"
"    add.w   r0, r0, #0x94\n"
"    ldrd    r3, r2, [r0, #0x14]\n"
"    ldr     r1, [r0]\n"
"loc_fc226eea:\n"
"    sub.w   r0, r0, #0x90\n"
"    blx     r3\n"
"loc_fc226ef0:\n"
"    ldr     r0, [sp, #0x28]\n"
"    ldr     r0, [r0]\n"
"    cmp     r0, #0x10\n"
"    beq     loc_fc226f14\n"
"    bgt     loc_fc226f08\n"
"    cmp     r0, #1\n"
"    beq     loc_fc226f14\n"
"    cmp     r0, #4\n"
"    beq     loc_fc226f14\n"
"    cmp     r0, #0xe\n"
"    bne     loc_fc226f46\n"
"    b       loc_fc226f14\n"
"loc_fc226f08:\n"
"    cmp     r0, #0x13\n"
"    beq     loc_fc226f14\n"
"    cmp     r0, #0x17\n"
"    beq     loc_fc226f14\n"
"    cmp     r0, #0x1a\n"
"    bne     loc_fc226f46\n"
"loc_fc226f14:\n"
"    ldrsh.w r0, [r6]\n"
"    mov     r2, sl\n"
"    cmp     r0, sl\n"
"    beq     loc_fc226f26\n"
"    ldrsh.w r1, [r6, #8]\n"
"    cmp     r1, r2\n"
"    bne     loc_fc226f3e\n"
"loc_fc226f26:\n"
"    add     r0, sp, #0x10\n"
"    bl      sub_fc2cff82\n"
"    ldrh.w  r0, [sp, #0x10]\n"
"    strh.w  r0, [sp, #0x1c]\n"
"    ldrh.w  r0, [sp, #0x18]\n"
"    strh.w  r0, [sp, #0x24]\n"
"    b       loc_fc226f46\n"
"loc_fc226f3e:\n"
"    strh.w  r0, [sp, #0x1c]\n"
"    strh.w  r1, [sp, #0x24]\n"
"loc_fc226f46:\n"
"    cmp     r5, #1\n"
"    ldr     r0, [sp, #0x28]\n"
"    bne     loc_fc226f7e\n"
"    movs    r2, #0xc\n"
"    ldr.w   r1, [r0, #0x94]\n"
"    add.w   r1, r1, r1, lsl #1\n"
"    add.w   r4, r0, r1, lsl #2\n"
"    ldr     r0, =0x0005c6f4\n"
"    subs    r4, #8\n"
"    add     r1, sp, #0x1c\n"
"    blx     sub_fc2a1660\n"
"    ldr     r0, =0x0005c6f4\n"
"    movs    r2, #0xc\n"
"    add     r1, sp, #0x1c\n"
"    adds    r0, #0xc\n"
"    blx     sub_fc2a1660\n"
"    ldr     r0, =0x0005c6f4\n"
"    movs    r2, #0xc\n"
"    mov     r1, r4\n"
"    adds    r0, #0x18\n"
"    blx     sub_fc2a1660\n"
"    b       loc_fc226fc8\n"
"loc_fc226f7e:\n"
"    ldr     r0, [r0]\n"
"    mov.w   r3, #1\n"
"    cmp     r0, #0xb\n"
"    bne     loc_fc226fa8\n"
"    movs    r2, #0\n"
"    mov     r1, r3\n"
"    strd    r2, r3, [sp]\n"
"    movs    r0, #0\n"
"    mov     r2, r3\n"
"    bl      sub_fc222e82\n"
"    movs    r3, #1\n"
"    movs    r2, #0\n"
"    mov     r1, r3\n"
"    movs    r0, #0\n"
"    strd    r2, r3, [sp]\n"
"    mov     r2, r3\n"
"    b       loc_fc226fc4\n"
"loc_fc226fa8:\n"
"    movs    r2, #1\n"
"    strd    r2, r3, [sp]\n"
"    mov     r3, r2\n"
"    mov     r1, r2\n"
"    mov     r0, r2\n"
"    bl      sub_fc222e82\n"
"    movs    r3, #1\n"
"    str     r3, [sp]\n"
"    mov     r2, r3\n"
"    mov     r1, r3\n"
"    mov     r0, r3\n"
"    str     r3, [sp, #4]\n"
"loc_fc226fc4:\n"
"    bl      sub_fc222fc0\n"
"loc_fc226fc8:\n"
"    ldr     r0, [sp, #0x28]\n"
"    bl      sub_fc2278dc\n"
"    b       loc_fc226b56\n"

".ltorg\n"
 );
}

// G16 1.00h  0xfc223d5b 60  
void __attribute__((naked,noinline)) sub_fc223d5a_my() {
asm volatile (
"    push.w  {r4, r5, r6, r7, r8, lr}\n"
"    ldr     r7, =0x0000d8d0\n"
"    movs    r1, #0x3e\n"
"    mov     r4, r0\n"
"    ldr     r0, [r7, #0x1c]\n"
"    blx     sub_fc2a1560\n" // j_ClearEventFlag
"    movs    r2, #0\n"
"    ldrsh.w r0, [r4, #4]\n"
"    movs    r3, #1\n"
"    mov     r1, r2\n"
"    bl      sub_fc222bc0\n"
"    mov     r6, r0\n"
"    ldrsh.w r0, [r4, #6]\n"
"    bl      sub_fc222d12\n"
"    ldrsh.w r0, [r4, #8]\n"
"    bl      sub_fc222d56\n"
"    ldrsh.w r0, [r4, #0xa]\n"
"    bl      sub_fc222d9a\n"
"    ldrsh.w r0, [r4, #0xc]\n"
"    movs    r1, #0\n"
"    bl      sub_fc222dde\n"
"    mov     r5, r0\n"
"    ldr     r0, [r4]\n"
"    ldr.w   r8, =0x0005c70c\n"
"    cmp     r0, #0xb\n"
"    bne     loc_fc223dae\n"
"    movs    r6, #0\n"
"    mov     r5, r6\n"
"    b       loc_fc223dc6\n"
"loc_fc223dae:\n"
"    cmp     r6, #1\n"
"    bne     loc_fc223dc6\n"
"    ldrsh.w r0, [r4, #4]\n"
"    movs    r2, #2\n"
"    ldr     r1, =0xfc222b57\n"
"    bl      sub_fc14dd3a\n"
"    strh    r0, [r4, #4]\n"
"    movs    r0, #0\n"
"    str     r0, [r7, #0x28]\n"
"    b       loc_fc223dcc\n"
"loc_fc223dc6:\n"
"    ldrh.w  r0, [r8]\n"
"    strh    r0, [r4, #4]\n"
"loc_fc223dcc:\n"
"    cmp     r5, #1\n"
"    bne     loc_fc223dde\n"
"    ldrsh.w r0, [r4, #0xc]\n"
"    movs    r2, #0x20\n"
"    ldr     r1, =0xfc222bab\n"
"    bl      sub_fc22792e\n"
"    b       loc_fc223de2\n"
"loc_fc223dde:\n"
"    ldrh.w  r0, [r8, #8]\n"
"loc_fc223de2:\n"
"    strh    r0, [r4, #0xc]\n"
"    ldrsh.w r0, [r4, #6]\n"
"    bl      sub_fc2e0ef2_my\n"         // ----->>
"    ldr     pc,=0xfc223ded\n"          // continue in ROM thumb

".ltorg\n"
 );
}

// G16 1.00h  0xfc2e0ef3 35
void __attribute__((naked,noinline)) sub_fc2e0ef2_my() {
    asm volatile (
"    push    {r4, r5, r6, lr}\n"
"    ldr     r5, =0x0000d4d0\n"
"    mov     r4, r0\n"
"    ldr     r0, [r5, #4]\n"
"    cmp     r0, #1\n"
"    beq     loc_fc2e0f0a\n"
"    movs    r0, #0\n"
"    movw    r2, #0x154\n"
"    ldr     r1, =0xfc2e1028\n" //  *"Shutter.c"
"    blx     sub_fc2a1648\n" // j_DebugAssert
"loc_fc2e0f0a:\n"
"    ldr     r0, =0xfffff400\n"
"    cmp     r4, r0\n"
"    bne     loc_fc2e0f14\n"
"    ldrsh.w r4, [r5, #2]\n"
"loc_fc2e0f14:\n"
"    strh    r4, [r5, #2]\n"
"    cmp     r4, r0\n"
"    bne     loc_fc2e0f26\n"
"    movs    r0, #0\n"
"    movw    r2, #0x15a\n"
"    ldr     r1, =0xfc2e1028\n" //  *"Shutter.c"
"    blx     sub_fc2a1648\n" // j_DebugAssert
"loc_fc2e0f26:\n"
"    mov     r0, r4\n"
"    bl      apex2us\n"       // ----->>
//"    bl      _apex2us\n"
"    mov     r4, r0\n"
"    bl      sub_fc1a8fd2\n"
"    mov     r0, r4\n"
"    bl      sub_fc1acfe2\n"
"    lsls    r0, r0, #0x1f\n"
"    beq     loc_fc2e0f4c\n"
"    pop.w   {r4, r5, r6, lr}\n"
"    movs    r0, #0\n"
"    movw    r2, #0x15f\n"
"    ldr     r1, =0xfc2e1028\n" //  *"Shutter.c"
//"    b.w     loc_fc2a0c78\n" // -> DebugAssert
"    ldr     pc,=0xfc2a0c79\n" // -> DebugAssert  << replaced with thumb code
"loc_fc2e0f4c:\n"
"    pop     {r4, r5, r6, pc}\n"

".ltorg\n"
 );
}

