# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FOC_BLDC.srcs/sources_1/new/FOC_core.vhd" \
"../../../../FOC_BLDC.srcs/sources_1/imports/ip_repo/FOC_1_0/hdl/FOC_v1_0_FOC_AXI.vhd" \
"../../../../FOC_BLDC.srcs/sources_1/imports/ip_repo/FOC_1_0/hdl/FOC_v1_0.vhd" \
"../../../../FOC_BLDC.srcs/sources_1/new/FOC_position_checker.vhd" \
"../../../../FOC_BLDC.srcs/sources_1/new/FOC_set_PWM_reg.vhd" \
"../../../../FOC_BLDC.srcs/sources_1/new/FOC_types.vhd" \
"../../../../FOC_BLDC.srcs/sim_1/new/testbench.vhd" \

# Do not sort compile order
nosort
