#ifndef __REGFILE__
#define __REGFILE__

//$22 = $s6 = __rf = 0xBFFE8000

#define SPHE_REGS_BASE                           0xBFFE0000

#define STAMP                                    0xBFFE0000
#define G0_RESERVED_0                            0xBFFE0004
#define CLK_SEL                                  0xBFFE0010
#define PLLSYS_CFG                               0xBFFE0018
#define G0_RESERVED_1                            0xBFFE001C
#define CLKEN                                    0xBFFE0020
#define GCLKEN                                   0xBFFE0030
#define RESET                                    0xBFFE0040
#define G0_RESERVED_2                            0xBFFE0050
#define PWR_ISO_SEL                              0xBFFE0058
#define PWR_CTL_SEL                              0xBFFE005C
#define HW_BO_SEL                                0xBFFE0060
#define HW_BO                                    0xBFFE0064
#define G0_RESERVED_3                            0xBFFE0068
#define HW_CFG                                   0xBFFE0070
#define HW_CFG_CHG                               0xBFFE0074
#define G0_RESERVED_4                            0xBFFE0078
#define SFT_CFG_0                                0xBFFE0080
#define SFT_CFG_1                                0xBFFE0084
#define SFT_CFG_2                                0xBFFE0088
#define SFT_CFG_3                                0xBFFE008C
#define SFT_CFG_4                                0xBFFE0090
#define G1_RESERVED                              0xBFFE0094
#define SFT_CFG_8                                0xBFFE00A0
#define SFT_CFG_9                                0xBFFE00A4
#define G1_RESERVED_0                            0xBFFE00A8
#define SFT_CFG_16                               0xBFFE00C0
#define SFT_CFG_17                               0xBFFE00C4
#define SFT_CFG_18                               0xBFFE00C8
#define SFT_CFG_19                               0xBFFE00CC
#define SFT_CFG_20                               0xBFFE00D0
#define SFT_CFG_21                               0xBFFE00D4
#define SFT_CFG_22                               0xBFFE00D8
#define SFT_CFG_23                               0xBFFE00DC
#define SFT_CFG_24                               0xBFFE00E0
#define SFT_CFG_25                               0xBFFE00E4
#define SFT_CFG_26                               0xBFFE00E8
#define G1_RESERVED_1                            0xBFFE00EC
#define G2_RESERVED                              0xBFFE0100
#define G3_RESERVED                              0xBFFE0180
#define PAD_CTRL                                 0xBFFE0200
#define G4_RESERVED_0                            0xBFFE0238
#define GPIO_FIRST                               0xBFFE026C
#define G4_RESERVED_1                            0xBFFE027C
#define GPIO_MASTER                              0xBFFE0280
#define G5_RESERVED_0                            0xBFFE0294
#define GPIO_OE                                  0xBFFE02A0
#define G5_RESERVED_1                            0xBFFE02B4
#define GPIO_OUT                                 0xBFFE02C0
#define G5_RESERVED_2                            0xBFFE02D4
#define GPIO_IN                                  0xBFFE02E0
#define G5_RESERVED_3                            0xBFFE02F4
#define G6_RESERVED                              0xBFFE0300
#define HB_OTP_DATA0                             0xBFFE0380
#define HB_OTP_DATA1                             0xBFFE0384
#define HB_OTP_DATA2                             0xBFFE0388
#define HB_OTP_DATA3                             0xBFFE038C
#define HB_OTP_DATA4                             0xBFFE0390
#define HB_OTP_DATA5                             0xBFFE0394
#define HB_OTP_DATA6                             0xBFFE0398
#define HB_OTP_DATA7                             0xBFFE039C
#define G7_RESERVED                              0xBFFE03A0
#define IOP_CONTROL                              0xBFFE0400
#define G8_RESERVED_0                            0xBFFE0404
#define IOP_BP                                   0xBFFE0408
#define IOP_REGSEL                               0xBFFE040C
#define IOP_REGOUT                               0xBFFE0410
#define IOP_MEMLIMIT                             0xBFFE0414
#define G8_RESERVED_1                            0xBFFE0418
#define IOP_DATA                                 0xBFFE0420
#define IOP_BASE_ADR_L                           0xBFFE0450
#define IOP_BASE_ADR_H                           0xBFFE0454
#define MEMORY_BRIDGE_CONTROL                    0xBFFE0458
#define IOP_REMAP_ADR_L                          0xBFFE045C
#define IOP_REMAP_ADR_H                          0xBFFE0460
#define G8_RESERVED_2                            0xBFFE0464
#define INTR_L1_FLAG                             0xBFFE0480
#define INTR_L1_POLARITY                         0xBFFE0484
#define INTR_L1_EDGE                             0xBFFE0488
#define RISC0_INTR_LX_SEL                        0xBFFE048C
#define RISC0_INTR_L0_FLAG                       0xBFFE0490
#define RISC0_INTR_L0_POLARITY                   0xBFFE0494
#define RISC0_INTR_L0_EDGE                       0xBFFE0498
#define RISC0_INTR0_MASK                         0xBFFE049C
#define RISC0_INTR1_MASK                         0xBFFE04A0
#define RISC0_INTR2_MASK                         0xBFFE04A4
#define RISC0_INTR3_MASK                         0xBFFE04A8
#define RISC0_INTR4_MASK                         0xBFFE04AC
#define RISC0_INTR5_MASK                         0xBFFE04B0
#define G9_RESERVED_0                            0xBFFE04B4
#define RISC0_INTR0_MASKED                       0xBFFE04CC
#define RISC0_INTR1_MASKED                       0xBFFE04D0
#define RISC0_INTR2_MASKED                       0xBFFE04D4
#define RISC0_INTR3_MASKED                       0xBFFE04D8
#define RISC0_INTR4_MASKED                       0xBFFE04DC
#define RISC0_INTR5_MASKED                       0xBFFE04E0
#define G9_RESERVED_1                            0xBFFE04E4
#define G10_RESERVED_0                           0xBFFE0500
#define INTR_SRC_L0                              0xBFFE0508
#define INTR_SRC_L1                              0xBFFE050C
#define RISC_IPTI                                0xBFFE0510
#define INTR_CTRL_ID                             0xBFFE0514
#define DISPATCH_C2A                             0xBFFE0518
#define G10_RESERVED_1                           0xBFFE051C
#define INTL0_TEST_MODE                          0xBFFE0520
#define INTL1_TEST_MODE                          0xBFFE0524
#define DSP_INTR_LX_SEL                          0xBFFE0528
#define DSP_INTR_MASK                            0xBFFE052C
#define DSP_INTR_MASKED                          0xBFFE0530
#define SD0_MSI_FLAG                             0xBFFE0534
#define SD0_MSI_MASK                             0xBFFE0538
#define SD0_MSI_MASKED                           0xBFFE053C
#define G10_RESERVED_2                           0xBFFE0540
#define G10_RESERVED_3                           0xBFFE0558
#define TSET                                     0xBFFE0580
#define STC_15_0                                 0xBFFE0600
#define STC_31_16                                0xBFFE0604
#define STC_32                                   0xBFFE0608
#define STC_DIVISOR                              0xBFFE060C
#define RTC_15_0                                 0xBFFE0610
#define RTC_23_16                                0xBFFE0614
#define RTC_DIVISOR                              0xBFFE0618
#define STC_CONFIG                               0xBFFE061C
#define TIMER0_CTRL                              0xBFFE0620
#define TIMER0_CNT                               0xBFFE0624
#define TIMER1_CTRL                              0xBFFE0628
#define TIMER1_CNT                               0xBFFE062C
#define TIMERW_CTRL                              0xBFFE0630
#define TIMERW_CNT                               0xBFFE0634
#define G12_RESERVED_0                           0xBFFE0638
#define TIMER2_CTRL                              0xBFFE0640
#define TIMER2_DIVISOR                           0xBFFE0644
#define TIMER2_RELOAD                            0xBFFE0648
#define TIMER2_CNT                               0xBFFE064C
#define TIMER3_CTRL                              0xBFFE0650
#define TIMER3_DIVISOR                           0xBFFE0654
#define TIMER3_RELOAD                            0xBFFE0658
#define TIMER3_CNT                               0xBFFE065C
#define STCL_0                                   0xBFFE0660
#define STCL_1                                   0xBFFE0664
#define STCL_2                                   0xBFFE0668
#define ATC_0                                    0xBFFE066C
#define ATC_1                                    0xBFFE0670
#define ATC_2                                    0xBFFE0674
#define G12_RESERVED_1                           0xBFFE0678
#define PROTECT_EN                               0xBFFE0680
#define PROTECT_STA_ADDR                         0xBFFE0684
#define PROTECT_END_ADDR                         0xBFFE0688
#define G13_RESERVED                             0xBFFE068C
#define DUMMY0_OP_MODE                           0xBFFE0700
#define DUMMY0_ADDR_BASE                         0xBFFE0704
#define DUMMY0_ADDR_OFFSET                       0xBFFE0708
#define DUMMY0_CONTROL                           0xBFFE070C
#define DUMMY0_URGENT                            0xBFFE0710
#define DUMMY0_REQUEST_PERIOD                    0xBFFE0714
#define DUMMY0_REQUEST_COUNT                     0xBFFE0718
#define DUMMY0_ERROR                             0xBFFE071C
#define G14_RESERVED_0                           0xBFFE0720
#define DUMMY1_OP_MODE                           0xBFFE0740
#define DUMMY1_ADDR_BASE                         0xBFFE0744
#define DUMMY1_ADDR_OFFSET                       0xBFFE0748
#define DUMMY1_CONTROL                           0xBFFE074C
#define DUMMY1_URGENT                            0xBFFE0750
#define G14_RESERVED_1                           0xBFFE0754
#define DUMMY1_REQUEST_COUNT                     0xBFFE0758
#define DUMMY1_ERROR                             0xBFFE075C
#define G14_RESERVED_2                           0xBFFE0760
#define G15_RESERVED                             0xBFFE0780
#define G16_RESERVED_0                           0xBFFE0800
#define UART2_DATA                               0xBFFE0828
#define UART2_LSR                                0xBFFE082C
#define UART2_MSR                                0xBFFE0830
#define UART2_LCR                                0xBFFE0834
#define UART2_MCR                                0xBFFE0838
#define UART2_DIV_L                              0xBFFE083C
#define UART2_DIV_H                              0xBFFE0840
#define UART2_ISC                                0xBFFE0844
#define UART2_TX_RESIDUE                         0xBFFE0848
#define UART2_RX_RESIDUE                         0xBFFE084C
#define UART2_IRDA_CTRL                          0xBFFE0850
#define UART2_IRDA_STA                           0xBFFE0854
#define UART2_IRSM_ISC                           0xBFFE0858
#define UART2_SM_IF                              0xBFFE085C
#define UART2_SM_CTRL                            0xBFFE0860
#define UART2_SM_EGT                             0xBFFE0864
#define UART2_SM_CLK                             0xBFFE0868
#define UART2_ISU_SPARE                          0xBFFE086C
#define G16_RESERVED_1                           0xBFFE0870
#define G17_RESERVED                             0xBFFE0880
#define UART0_DATA                               0xBFFE0900
#define UART0_LSR                                0xBFFE0904
#define UART0_MSR                                0xBFFE0908
#define UART0_LCR                                0xBFFE090C
#define UART0_MCR                                0xBFFE0910
#define UART0_DIV_L                              0xBFFE0914
#define UART0_DIV_H                              0xBFFE0918
#define UART0_ISC                                0xBFFE091C
#define UART0_TX_RESIDUE                         0xBFFE0920
#define UART0_RX_RESIDUE                         0xBFFE0924
#define G18_RESERVED_0                           0xBFFE0928
#define G19_RESERVED_0                           0xBFFE0980
#define UART1_DATA                               0xBFFE09A8
#define UART1_LSR                                0xBFFE09AC
#define UART1_MSR                                0xBFFE09B0
#define UART1_LCR                                0xBFFE09B4
#define UART1_MCR                                0xBFFE09B8
#define UART1_DIV_L                              0xBFFE09BC
#define UART1_DIV_H                              0xBFFE09C0
#define UART1_ISC                                0xBFFE09C4
#define UART1_TX_RESIDUE                         0xBFFE09C8
#define UART1_RX_RESIDUE                         0xBFFE09CC
#define UART1_IRDA_CTRL                          0xBFFE09D0
#define UART1_IRDA_STA                           0xBFFE09D4
#define UART1_IRSM_ISC                           0xBFFE09D8
#define UART1_SM_IF                              0xBFFE09DC
#define UART1_SM_CTRL                            0xBFFE09E0
#define UART1_SM_EGT                             0xBFFE09E4
#define UART1_SM_CLK                             0xBFFE09E8
#define UART1_ISU_SPARE                          0xBFFE09EC
#define G19_RESERVED_1                           0xBFFE09F0
#define DPLL0_CTRL                               0xBFFE0A00
#define DPLL0_REMAINDER                          0xBFFE0A04
#define DPLL0_DENOMINATOR                        0xBFFE0A08
#define DPLL0_DIVIDER                            0xBFFE0A0C
#define DPLL0_SPRD_NUM                           0xBFFE0A10
#define G20_RESERVED_0                           0xBFFE0A14
#define DPLL1_CTRL                               0xBFFE0A20
#define DPLL1_REMAINDER                          0xBFFE0A24
#define DPLL1_DENOMINATOR                        0xBFFE0A28
#define DPLL1_DIVIDER                            0xBFFE0A2C
#define DPLL1_SPRD_NUM                           0xBFFE0A30
#define G20_RESERVED_1                           0xBFFE0A34
#define DPLL2_CTRL                               0xBFFE0A40
#define DPLL2_REMAINDER                          0xBFFE0A44
#define DPLL2_DENOMINATOR                        0xBFFE0A48
#define DPLL2_DIVIDER                            0xBFFE0A4C
#define DPLL2_SPRD_NUM                           0xBFFE0A50
#define G20_RESERVED_2                           0xBFFE0A54
#define G20_RESERVED_3                           0xBFFE0A60
#define G21_RESERVED                             0xBFFE0A80
#define SPI_CONTROL                              0xBFFE0B00
#define SPI_WAIT_CYC                             0xBFFE0B04
#define SPI_CUSTOM_CMD                           0xBFFE0B08
#define SPI_ADDR_L                               0xBFFE0B0C
#define SPI_ADDR_H                               0xBFFE0B10
#define SPI_DATA_L                               0xBFFE0B14
#define SPI_DATA_H                               0xBFFE0B18
#define SPI_STATUS                               0xBFFE0B1C
#define SPI_CFG                                  0xBFFE0B20
#define SPI_CUST_CMD_2                           0xBFFE0B44
#define SPI_DATA_64                              0xBFFE0B48
#define SPI_BUF_ADDR                             0xBFFE0B4C
#define SPI_STATUS_2                             0xBFFE0B50
#define SPI_STATUS_3                             0xBFFE0B54
#define SPI_MODE_STATUS                          0xBFFE0B58
#define SPI_ERR_STATUS                           0xBFFE0B5C
#define G22_RESERVED_0                           0xBFFE0B60
#define SPI_PROTECT_MODE                         0xBFFE0B80
#define SPI_REGION0_START_ADDR_LOW               0xBFFE0B84
#define SPI_REGION0_START_ADDR_HIGH              0xBFFE0B88
#define SPI_REGION0_SIZE                         0xBFFE0B8C
#define SPI_REGION1_START_ADDR_LOW               0xBFFE0B90
#define SPI_REGION1_START_ADDR_HIGH              0xBFFE0B94
#define SPI_REGION1_SIZE                         0xBFFE0B98
#define SPI_REGION2_START_ADDR_LOW               0xBFFE0B9C
#define SPI_REGION2_START_ADDR_HIGH              0xBFFE0BA0
#define SPI_REGION2_SIZE                         0xBFFE0BA4
#define SPI_OUT_OF_RANGE                         0xBFFE0BA8
#define SPI_SCRAMBLE1                            0xBFFE0BAC
#define SPI_SCRAMBLE2                            0xBFFE0BB0
#define SPI_SCRAMBLE3                            0xBFFE0BB4
#define G23_RESERVED                             0xBFFE0BB8
#define CBUS_WDOG_CTL                            0xBFFE0C00
#define CBUS_WDOG_SEL                            0xBFFE0C04
#define CBUS_WDOG_STATUS                         0xBFFE0C08
#define CBUS_UNMAP_MID                           0xBFFE0C0C
#define CBUS_UNMAP_ADDR                          0xBFFE0C10
#define CBUS_DEC_WDOG_SET                        0xBFFE0C14
#define CBUS_DEC_WDOG_CMD_INFO                   0xBFFE0C18
#define CBUS_DEC_WDOG_DATA_INFO                  0xBFFE0C1C
#define CBUS_UNMAP_REGION0_START                 0xBFFE0C20
#define CBUS_UNMAP_REGION0_END                   0xBFFE0C24
#define CBUS_UNMAP_REGION1_START                 0xBFFE0C28
#define CBUS_UNMAP_REGION1_END                   0xBFFE0C2C
#define CBUS_DRAMB_DISABLE_SET                   0xBFFE0C30
#define G24_RESERVED_0                           0xBFFE0C34
#define CBUS_PERFORMANCE_MONITOR_SET             0xBFFE0C40
#define CBUS_PERFORMANCE_MONITOR_ID_SET          0xBFFE0C44
#define CBUS_PERFORMANCE_MONITOR_EVENT_SET       0xBFFE0C48
#define CBUS_PERFORMANCE_MONITOR_OUTPUT          0xBFFE0C4C
#define G24_RESERVED_1                           0xBFFE0C50
#define PERI_GLOBE_CTRL                          0xBFFE0C80
#define PERI_PAGE                                0xBFFE0C84
#define PERI_MON0_SETTING                        0xBFFE0C88
#define PERI_M0_SETTING                          0xBFFE0C8C
#define PERI_M1_SETTING                          0xBFFE0C90
#define PERI_M2_SETTING                          0xBFFE0C94
#define PERI_M3_SETTING                          0xBFFE0C98
#define PERI_M4_SETTING                          0xBFFE0C9C
#define PERI_M5_SETTING                          0xBFFE0CA0
#define PERI_M6_SETTING                          0xBFFE0CA4
#define PERI_M7_SETTING                          0xBFFE0CA8
#define G25_RESERVED_0                           0xBFFE0CAC
#define DMA_VERSION                              0xBFFE0D00
#define DMA_CONFIG                               0xBFFE0D04
#define DMA_LENGTH                               0xBFFE0D08
#define DMA_SRC                                  0xBFFE0D0C
#define DMA_DST                                  0xBFFE0D10
#define DMA_INT_FLAG                             0xBFFE0D14
#define DMA_INT_EN                               0xBFFE0D18
#define DMA_MEMSET_VALUE                         0xBFFE0D1C
#define DMA_SDRAM_SIZE_CONFIG                    0xBFFE0D20
#define G26_RESERVED_0                           0xBFFE0D24
#define G27_RESERVED                             0xBFFE0D80
#define G28_RESERVED                             0xBFFE0E00
#define MBUS_SETTING                             0xBFFE0E80
#define MBUS_MONITOR_SETTING                     0xBFFE0E84
#define MBUS_MONITOR_EN                          0xBFFE0E88
#define MBUS_ABNORMAL_LATENCY_LIMIT              0xBFFE0E8C
#define MBUS_LATENCY                             0xBFFE0E90
#define MBUS_COMMAND                             0xBFFE0E94
#define G29_RESERVED                             0xBFFE0E98
#define MBUS_INT_EN                              0xBFFE0EC0
#define MBUS_INT_STATUS                          0xBFFE0EC4
#define MBUS_INT_ADDR                            0xBFFE0EC8
#define MBUS_MX_AB_SEL                           0xBFFE0ECC
#define MBUS_MX_AB_ARB_TYPE                      0xBFFE0ED0
#define MBUS_MX_AB_PRIORITY                      0xBFFE0ED4
#define G29_RESERVED1                            0xBFFE0ED8
#define G30_RESERVED                             0xBFFE0F00
#define  MBAR0_M_SETTING                         0xBFFE0F80
#define MCPP0_VER                                0xBFFE1000
#define MCPP0_TYPE_CFG                           0xBFFE1004
#define MCPP0_FLUSH_SET                          0xBFFE1008
#define MCPP0_LIFE_SET_0                         0xBFFE100C
#define MCPP0_RGST_DEBUG                         0xBFFE1010
#define MCPP0_PROF_SET                           0xBFFE1014
#define MCPP0_PROF_RESULT                        0xBFFE1018
#define MCPP0_LIFE_SET_1                         0xBFFE101C
#define MCPP0_LIFE_SET_2                         0xBFFE1020
#define MCPP0_LIFE_SET_3                         0xBFFE1024
#define MCPP0_LIFE_SET_4                         0xBFFE1028
#define MCPP0_CLK_FREE_FUN                       0xBFFE102C
#define G32_RESERVED                             0xBFFE1030
#define SD0_VER_0                                0xBFFE1080
#define SD0_DDR_PHY_PUB_CFG                      0xBFFE1084
#define SD0_SYS_CONFIG_1                         0xBFFE1088
#define SD0_SYS_CONFIG_2                         0xBFFE108C
#define SD0_SYS_CONFIG_3                         0xBFFE1090
#define SD0_SDRAM_CFG                            0xBFFE1094
#define SD0_CONFIG                               0xBFFE1098
#define SD0_ASREF_0                              0xBFFE10A0
#define SD0_AREF_1                               0xBFFE10A4
#define SD0_SREF_1                               0xBFFE10A8
#define SD0_PAR_LATENCY                          0xBFFE10AC
#define SD0_PAR_INTERVAL                         0xBFFE10B0
#define SD0_PAR_TIMING                           0xBFFE10B4
#define SD0_MRS_CFG                              0xBFFE10C4
#define SD0_MRS_TRG                              0xBFFE10C8
#define SD0_ODT_CFG                              0xBFFE10CC
#define SD0_INT                                  0xBFFE10D0
#define SD0_INT_MASK                             0xBFFE10D4
#define SD0_ADD_MERR                             0xBFFE10D8
#define SD0_WIRE_MERR                            0xBFFE10DC
#define SD0_MRS                                  0xBFFE10E0
#define SD0_CLK_FREE_SET                         0xBFFE10E8
#define SD0_ZQCL_SET                             0xBFFE10EC
#define SD0_ZQCS_SET                             0xBFFE10F0
#define SD0_SCPP_CTRL                            0xBFFE10F4
#define SD0_RFIFO_SET                            0xBFFE10F8
#define SD0_DDR3_SIGNAL                          0xBFFE10FC
#define SD0_VER_1                                0xBFFE1100
#define SD0_MON_CTRL                             0xBFFE1104
#define SD0_MON_STATUS                           0xBFFE1108
#define SD0_MON1_TYPE                            0xBFFE110C
#define SD0_MON1_START_ADDR                      0xBFFE1110
#define SD0_MON1_ADDR_OFFSET                     0xBFFE1114
#define SD0_MON1_HIT_MB_ADDR                     0xBFFE1118
#define SD0_MON1_HIT_STATUS                      0xBFFE111C
#define SD0_MON2_TYPE                            0xBFFE1120
#define SD0_MON2_START_ADDR                      0xBFFE1124
#define SD0_MON2_ADDR_OFFSET                     0xBFFE1128
#define SD0_MON2_HIT_MB_ADDR                     0xBFFE112C
#define SD0_MON2_HIT_STATUS                      0xBFFE1130
#define SD0_MON3_TYPE                            0xBFFE1134
#define SD0_MON3_START_ADDR                      0xBFFE1138
#define SD0_MON3_ADDR_OFFSET                     0xBFFE113C
#define SD0_MON3_HIT_MB_ADDR                     0xBFFE1140
#define SD0_MON3_HIT_STATUS                      0xBFFE1144
#define SD0_MON4_TYPE                            0xBFFE1148
#define SD0_MON4_START_ADDR                      0xBFFE114C
#define SD0_MON4_ADDR_OFFSET                     0xBFFE1150
#define SD0_MON4_HIT_MB_ADDR                     0xBFFE1154
#define SD0_MON4_HIT_STATUS                      0xBFFE1158
#define SD0_CHKSUM_CFG                           0xBFFE115C
#define SD0_CHKSUM_RDATA                         0xBFFE1160
#define SD0_CHKSUM_WDATA                         0xBFFE1164
#define SD0_DFI_ACK_REC                          0xBFFE1168
#define G34_RESERVED_0                           0xBFFE116C
#define SD0_DDR_PYH_SET_0                        0xBFFE1180
#define SD0_DDR_PYH_SET_1                        0xBFFE1184
#define SD0_DDR_PYH_SET_2                        0xBFFE1188
#define SD0_DDR_PYH_SET_3                        0xBFFE118C
#define SD0_DDR_PYH_SET_4                        0xBFFE1190
#define SD0_DDR_PYH_SET_5                        0xBFFE1194
#define SD0_DDR_PYH_SET_6                        0xBFFE1198
#define SD0_DDR_PYH_SET_7                        0xBFFE119C
#define SD0_DDR_PYH_SET_8                        0xBFFE11A0
#define SD0_DDR_PYH_SET_9                        0xBFFE11A4
#define SD0_DDR_PYH_SET_10                       0xBFFE11A8
#define SD0_DDR_PYH_SET_11                       0xBFFE11AC
#define SD0_DDR_PYH_SET_12                       0xBFFE11B0
#define SD0_DDR_PYH_SET_13                       0xBFFE11B4
#define SD0_DDR_PYH_SET_14                       0xBFFE11B8
#define SD0_DDR_PYH_SET_15                       0xBFFE11BC
#define SD0_DDR_PYH_SET_16                       0xBFFE11C0
#define SD0_DDR_PYH_SET_17                       0xBFFE11C4
#define SD0_DDR_PYH_SET_18                       0xBFFE11C8
#define SD0_DDR_PYH_SET_19                       0xBFFE11CC
#define SD0_DDR_PYH_SET_20                       0xBFFE11D0
#define SD0_DDR_PYH_SET_21                       0xBFFE11D4
#define SD0_DDR_PYH_SET_22                       0xBFFE11D8
#define SD0_DDR_PYH_SET_23                       0xBFFE11DC
#define SD0_DDR_PYH_SET_24                       0xBFFE11E0
#define SD0_DDR_PYH_SET_25                       0xBFFE11E4
#define SD0_DDR_PYH_SET_26                       0xBFFE11E8
#define SD0_DDR_PYH_SET_27                       0xBFFE11EC
#define SD0_DDR_PYH_SET_28                       0xBFFE11F0
#define SD0_DDR_PYH_SET_29                       0xBFFE11F4
#define SD0_DDR_PYH_SET_30                       0xBFFE11F8
#define SD0_DDR_PYH_SET_31                       0xBFFE11FC
#define BG_2D0_INDEX                             0xBFFE1200
#define L2C0_CTRL_VER_0                          0xBFFE1400
#define L2C0_TYPE_CONFIG                         0xBFFE1404
#define L2C0_CHK_OPTION                          0xBFFE1408
#define L2C0_MCB_ID                              0xBFFE140C
#define L2C0_INT                                 0xBFFE1410
#define L2C0_RGST_BUS_CHK                        0xBFFE1414
#define L2C0_MCB_ADR_CONF_REC                    0xBFFE1418
#define L2C0_MB_ADR_CONF_REC                     0xBFFE1424
#define L2C0_MB_CMD_ERR_REC                      0xBFFE1430
#define L2C0_MCB_CMD_ERR_REC                     0xBFFE143C
#define L2C0_RGST_ACC_TAG                        0xBFFE1448
#define L2C0_RGST_ACC_CACHE                      0xBFFE1454
#define L2C0_CACHE_ERR_CODE                      0xBFFE1460
#define L2C0_BG2D_ERR_REC                        0xBFFE1464
#define L2C0_MB_EXC_ADDR1                        0xBFFE146C
#define L2C0_MB_EXC_ADDR2                        0xBFFE1470
#define G40_RESERVED_0                           0xBFFE1474
#define L2C0_CTRL_VER_1                          0xBFFE1480
#define L2C0_HIT_PROF                            0xBFFE1484
#define L2C0_HIT_PROF_RESULT                     0xBFFE1490
#define L2C0_HIT_PROF_3                          0xBFFE14B0
#define G41_RESERVED_0                           0xBFFE14B4
#define L2C0_CTRL_VER_2                          0xBFFE1500
#define SD0_TRIMMER_CFG_BASIC                    0xBFFE1504
#define SD0_TRIMMER_CFG_LEN                      0xBFFE1508
#define SD0_TRIMMER_CFG_PRI                      0xBFFE150C
#define SD0_TRIMMER_CFG_CMD_BL                   0xBFFE1510
#define SD0_TRIMMER_CFG_ADR_DATA                 0xBFFE1514
#define SD0_TRIMMER_CFG_IND                      0xBFFE1518
#define SD0_TRIMMER_CFG_INA                      0xBFFE1520
#define SD0_TRIMMER_ERR_REC_CHK                  0xBFFE1524
#define SD0_TRIMMER_ERR_REC_DATA_0               0xBFFE1528
#define SD0_TRIMMER_ERR_DATA_1                   0xBFFE152C
#define SD0_TRIMMER_ERR_REC_DATAL                0xBFFE1530
#define SD0_TRIMMER_ERR_REC_DATAN                0xBFFE1538
#define SD0_TRIMMER_EXP_REC_DATA                 0xBFFE1540
#define SD0_TRIMMER_EXP_REC_DATAL                0xBFFE1548
#define SD0_TRIMMER_EXP_REC_DATAN                0xBFFE1550
#define SD0_TRIMMER_ERR_REC_NO                   0xBFFE1558
#define SD0_TRIMMER_ERR_REC_RPT                  0xBFFE155C
#define G42_RESERVED_1                           0xBFFE1560
#define G43_RESERVED                             0xBFFE1580
#define G44_RESERVED                             0xBFFE1600
#define G45_RESERVED                             0xBFFE1680
#define G46_G52_RESERVED                         0xBFFE1700
#define L2C1_CTRL_VER_0                          0xBFFE1A80
#define L2C1_TYPE_CONFIG                         0xBFFE1A84
#define L2C1_CHK_OPTION                          0xBFFE1A88
#define L2C1_MCB_ID                              0xBFFE1A8C
#define L2C1_INT                                 0xBFFE1A90
#define L2C1_RGST_BUS_CHK                        0xBFFE1A94
#define L2C1_MCB_ADR_CONF_REC                    0xBFFE1A98
#define L2C1_MB_ADR_CONF_REC                     0xBFFE1AA4
#define L2C1_MB_CMD_ERR_REC                      0xBFFE1AB0
#define L2C1_MCB_CMD_ERR_REC                     0xBFFE1ABC
#define L2C1_RGST_ACC_TAG                        0xBFFE1AC8
#define L2C1_RGST_ACC_CACHE                      0xBFFE1AD4
#define L2C1_CACHE_ERR_CODE                      0xBFFE1AE0
#define L2C1_BG2D_ERR_REC                        0xBFFE1AE4
#define L2C1_MB_EXC_ADDR1                        0xBFFE1AEC
#define L2C1_MB_EXC_ADDR2                        0xBFFE1AF0
#define G53_RESERVED_0                           0xBFFE1AF4
#define L2C1_CTRL_VER_1                          0xBFFE1B00
#define L2C1_HIT_PROF                            0xBFFE1B04
#define L2C1_HIT_PROF_RESULT                     0xBFFE1B10
#define L2C1_HIT_PROF_3                          0xBFFE1B30
#define G54_RESERVED_0                           0xBFFE1B34
#define L2C1_CTL_VER_2                           0xBFFE1B80
#define SD1_TRIMMER_CFG_BASIC                    0xBFFE1B84
#define SD1_TRIMMER_CFG_LEN                      0xBFFE1B88
#define SD1_TRIMMER_CFG_PRI                      0xBFFE1B8C
#define SD1_TRIMMER_CFG_CMD_BL                   0xBFFE1B90
#define SD1_TRIMMER_CFG_ADR_DATA                 0xBFFE1B94
#define SD1_TRIMMER_CFG_IND                      0xBFFE1B98
#define SD1_TRIMMER_CFG_INA                      0xBFFE1BA0
#define SD1_TRIMMER_ERR_REC_CHK                  0xBFFE1BA4
#define SD1_TRIMMER_ERR_REC_DATA_0               0xBFFE1BA8
#define SD1_TRIMMER_ERR_DATA_1                   0xBFFE1BAC
#define SD1_TRIMMER_ERR_REC_DATAL                0xBFFE1BB0
#define SD1_TRIMMER_ERR_REC_DATAN                0xBFFE1BB8
#define SD1_TRIMMER_EXP_REC_DATA                 0xBFFE1BC0
#define SD1_TRIMMER_EXP_REC_DATAL                0xBFFE1BC8
#define SD1_TRIMMER_EXP_REC_DATAN                0xBFFE1BD0
#define SD1_TRIMMER_ERR_REC_NO                   0xBFFE1BD8
#define SD1_TRIMMER_ERR_REC_RPT                  0xBFFE1BDC
#define G55_RESERVED_1                           0xBFFE1BE0
#define DSP_DMA0_SRAM_ADDR                       0xBFFE1C00
#define DSP_DMA0_DRAM_ADDR                       0xBFFE1C04
#define DSP_DMA0_TXSIZE                          0xBFFE1C08
#define DSP_DMA0_CONTROL                         0xBFFE1C0C
#define DSP_DMA0_STATUS                          0xBFFE1C10
#define DSP_DMA1_SRAM_ADDR                       0xBFFE1C14
#define DSP_DMA1_DRAM_ADDR                       0xBFFE1C18
#define DSP_DMA1_TXSIZE                          0xBFFE1C1C
#define DSP_DMA1_CONTROL                         0xBFFE1C20
#define DSP_DMA1_STATUS                          0xBFFE1C24
#define DSP_DMA2_SRAM_ADDR                       0xBFFE1C28
#define DSP_DMA2_DRAM_ADDR                       0xBFFE1C2C
#define DSP_DMA2_TXSIZE                          0xBFFE1C30
#define DSP_DMA2_CONTROL                         0xBFFE1C34
#define DSP_DMA2_STATUS                          0xBFFE1C38
#define G56_RESERVED_0                           0xBFFE1C3C
#define DSP_INST_PAGE                            0xBFFE1C44
#define DSP_DATA_PAGE                            0xBFFE1C64
#define DSP_ROM_PAGE                             0xBFFE1C68
#define DSP_DATA_PAGE2                           0xBFFE1C6C
#define DSP_DATA_PAGE3                           0xBFFE1C70
#define G56_RESERVED_1                           0xBFFE1C74
#define RDIF_CTRL                                0xBFFE1C80
#define RDIF_INT_CTRL                            0xBFFE1C84
#define RDIF_VINT_VECTOR                         0xBFFE1C88
#define RDIF_CODE_KEY                            0xBFFE1C8C
#define DSP_STATUS                               0xBFFE1C90
#define RDIF_CFG                                 0xBFFE1C94
#define RDIF_OH_CTRL                             0xBFFE1C98
#define DSP_ERROR_STATUS                         0xBFFE1C9C
#define DSP_TIMER_CTRL                           0xBFFE1CA0
#define DSP_TCOUNT                               0xBFFE1CA4
#define DSP_TPERIOD                              0xBFFE1CA8
#define DSP_TIMER_STATUS                         0xBFFE1CAC
#define PMU_TIMER_COUNT                          0xBFFE1CB0
#define PMU_TIMER_PERIOD                         0xBFFE1CB4
#define PMU_TIMER_CTRL                           0xBFFE1CB8
#define G57_RESERVED_0                           0xBFFE1CBC
#define DRAM_INST_PAGE0_LEN                      0xBFFE1CC0
#define DRAM_INST_PAGE1_LEN                      0xBFFE1CC4
#define DRAM_INST_PAGE2_LEN                      0xBFFE1CC8
#define DRAM_INST_PAGE3_LEN                      0xBFFE1CCC
#define DRAM_INST_PAGE4_LEN                      0xBFFE1CD0
#define DRAM_INST_PAGE5_LEN                      0xBFFE1CD4
#define DRAM_INST_PAGE6_LEN                      0xBFFE1CD8
#define DRAM_INST_PAGE7_LEN                      0xBFFE1CDC
#define DRAM_DATA_PAGE_LEN                       0xBFFE1CE0
#define DRAM_ROM_PAGE_LEN                        0xBFFE1CE4
#define AUD_OPT_TEST_PAT                         0xBFFE1CE8
#define G57_RESERVED_1                           0xBFFE1CEC
#define DSP_MONITOR_TRIGGER                      0xBFFE1D00
#define DSP_CACHE_BURST_REQ_CNT                  0xBFFE1D04
#define DSP_CYCLE                                0xBFFE1D08
#define DSP_DMA_CNT                              0xBFFE1D0C
#define DSP_CACHE_SINGLE_REQ_CNT                 0xBFFE1D10
#define DSP_DMA_CYCLE                            0xBFFE1D14
#define DSP_MAX_DMA_CYCLE                        0xBFFE1D18
#define DSP_MIN_DMA_CYCLE                        0xBFFE1D1C
#define DSP_CACHE_ACC_CYCLE                      0xBFFE1D20
#define DSP_DMA_STATUS                           0xBFFE1D24
#define DSP_ERROR                                0xBFFE1D28
#define PMU_PERIOD_SLEEP_CNT                     0xBFFE1D2C
#define PMU_PERIOD_SLEEP_CYCLE                   0xBFFE1D30
#define PMU_DMA_SLEEP_CNT                        0xBFFE1D34
#define PMU_DMA_SLEEP_CYCLE                      0xBFFE1D38
#define G58_RESERVED_0                           0xBFFE1D3C
#define OCM_INST_REG                             0xBFFE1D40
#define OCM_CNTL_REG                             0xBFFE1D44
#define OCM_STAT_REG                             0xBFFE1D48
#define G58_RESERVED_1                           0xBFFE1D4C
#define OCM_DATA_REG                             0xBFFE1D50
#define G58_RESERVED_3                           0xBFFE1D70
#define DSP_PORT                                 0xBFFE1D80
#define AUDIF_CTRL                               0xBFFE1E00
#define AUD_ENABLE                               0xBFFE1E04
#define PCM_CFG                                  0xBFFE1E08
#define I2S_MUTE_FLAG_CTRL                       0xBFFE1E0C
#define EXT_ADC_CFG                              0xBFFE1E10
#define INT_DAC_CTRL0                            0xBFFE1E14
#define INT_ADC_CTRL                             0xBFFE1E18
#define ADC_IN_PATH_SWITCH                       0xBFFE1E1C
#define G60_RESERVED_1                           0xBFFE1E20
#define IEC_CFG                                  0xBFFE1E28
#define IEC0_VALID_OUT                           0xBFFE1E2C
#define IEC0_PAR0_OUT                            0xBFFE1E30
#define IEC0_PAR1_OUT                            0xBFFE1E34
#define IEC1_VALID_OUT                           0xBFFE1E38
#define IEC1_PAR0_OUT                            0xBFFE1E3C
#define IEC1_PAR1_OUT                            0xBFFE1E40
#define IEC0_RX_DEBUG_INFO                       0xBFFE1E44
#define IEC0_VALID_IN                            0xBFFE1E48
#define IEC0_PAR0_IN                             0xBFFE1E4C
#define IEC0_PAR1_IN                             0xBFFE1E50
#define IEC1_RX_DEBUG_INFO                       0xBFFE1E54
#define IEC1_VALID_IN                            0xBFFE1E58
#define IEC1_PAR0_IN                             0xBFFE1E5C
#define IEC1_PAR1_IN                             0xBFFE1E60
#define IEC2_RX_DEBUG_INFO                       0xBFFE1E64
#define IEC2_VALID_IN                            0xBFFE1E68
#define IEC2_PAR0_IN                             0xBFFE1E6C
#define IEC2_PAR1_IN                             0xBFFE1E70
#define G60_RESERVED_2                           0xBFFE1E74
#define IEC_TX_USER_WDATA                        0xBFFE1E78
#define IEC_TX_USER_CTRL                         0xBFFE1E7C
#define ADCP_CH_ENABLE                           0xBFFE1E80
#define ADCP_FUBYPASS                            0xBFFE1E84
#define ADCP_MODE_CTRL                           0xBFFE1E88
#define ADCP_INIT_CTRL                           0xBFFE1E8C
#define ADCP_COEFF_DIN                           0xBFFE1E90
#define ADCP_AGC_CFG                             0xBFFE1E94
#define ADCP_AGC_CFG2                            0xBFFE1E98
#define ADCP_GAIN                                0xBFFE1E9C
#define ADCP_RISC_GAIN                           0xBFFE1EAC
#define ADCP_MIC_L                               0xBFFE1EB0
#define ADCP_MIC_R                               0xBFFE1EB4
#define ADCP_AGC_GAIN                            0xBFFE1EB8
#define G61_RESERVED_0                           0xBFFE1EBC
#define AUD_APT_RESET                            0xBFFE1EC0
#define AUD_APT_DATA                             0xBFFE1EC4
#define AUD_APT_PARAMETER                        0xBFFE1EC8
#define G61_RESERVED_1                           0xBFFE1ECC
#define AUD_AUDHWYA                              0xBFFE1ED0
#define AUD_INC_0                                0xBFFE1ED4
#define AUD_DELTA_0                              0xBFFE1ED8
#define AUD_FIFO_ENABLE                          0xBFFE1EDC
#define AUD_FIFO_MODE                            0xBFFE1EE0
#define AUD_FIFO_SUPPORT                         0xBFFE1EE4
#define AUD_FIFO_RESET                           0xBFFE1EE8
#define AUD_CHK_CTRL                             0xBFFE1EEC
#define AUD_NEW_PTS                              0xBFFE1EF0
#define AUD_NEW_PTS_PTR                          0xBFFE1EF4
#define AUD_EMBEDDED_INPUT_CTRL                  0xBFFE1EF8
#define AUD_MISC_CTRL                            0xBFFE1EFC
#define AUD_EXT_DAC_XCK_CFG                      0xBFFE1F00
#define AUD_EXT_DAC_BCK_CFG                      0xBFFE1F04
#define AUD_IEC0_BCLK_CFG                        0xBFFE1F08
#define AUD_EXT_ADC_XCK_CFG                      0xBFFE1F0C
#define AUD_EXT_ADC_BCK_CFG                      0xBFFE1F10
#define AUD_INT_ADC_XCK_CFG                      0xBFFE1F14
#define G62_RESERVED_0                           0xBFFE1F18
#define AUD_INT_DAC_XCK_CFG                      0xBFFE1F1C
#define AUD_INT_DAC_BCK_CFG                      0xBFFE1F20
#define AUD_IEC1_BCLK_CFG                        0xBFFE1F24
#define G62_RESERVED_1                           0xBFFE1F28
#define AUD_PCM_IEC_BCLK_CFG                     0xBFFE1F2C
#define G62_RESERVED_2                           0xBFFE1F30
#define INT_DAC_CTRL1                            0xBFFE1F64
#define AUD_FORCE_CKEN                           0xBFFE1F68
#define AUD_RECOVERY_CTRL                        0xBFFE1F6C
#define PCM_IEC_PAR0_OUT                         0xBFFE1F70
#define PCM_IEC_PAR1_OUT                         0xBFFE1F74
#define DMACTRL_CNT_INC_1                        0xBFFE1F78
#define DMACTRL_CNT_DELTA_1                      0xBFFE1F7C
#define G63_RESERVED                             0xBFFE1F80
#define AUD_A0_BASE                              0xBFFE2000
#define AUD_A0_LENGTH                            0xBFFE2004
#define AUD_A0_PTR                               0xBFFE2008
#define AUD_A0_CNT                               0xBFFE200C
#define AUD_A1_BASE                              0xBFFE2010
#define AUD_A1_LENGTH                            0xBFFE2014
#define AUD_A1_PTR                               0xBFFE2018
#define AUD_A1_CNT                               0xBFFE201C
#define AUD_A2_BASE                              0xBFFE2020
#define AUD_A2_LENGTH                            0xBFFE2024
#define AUD_A2_PTR                               0xBFFE2028
#define AUD_A2_CNT                               0xBFFE202C
#define AUD_A3_BASE                              0xBFFE2030
#define AUD_A3_LENGTH                            0xBFFE2034
#define AUD_A3_PTR                               0xBFFE2038
#define AUD_A3_CNT                               0xBFFE203C
#define AUD_A4_BASE                              0xBFFE2040
#define AUD_A4_LENGTH                            0xBFFE2044
#define AUD_A4_PTR                               0xBFFE2048
#define AUD_A4_CNT                               0xBFFE204C
#define AUD_A5_BASE                              0xBFFE2050
#define AUD_A5_LENGTH                            0xBFFE2054
#define AUD_A5_PTR                               0xBFFE2058
#define AUD_A5_CNT                               0xBFFE205C
#define AUD_A6_BASE                              0xBFFE2060
#define AUD_A6_LENGTH                            0xBFFE2064
#define AUD_A6_PTR                               0xBFFE2068
#define AUD_A6_CNT                               0xBFFE206C
#define AUD_A7_BASE                              0xBFFE2070
#define AUD_A7_LENGTH                            0xBFFE2074
#define AUD_A7_PTR                               0xBFFE2078
#define AUD_A7_CNT                               0xBFFE207C
#define AUD_A8_BASE                              0xBFFE2080
#define AUD_A8_LENGTH                            0xBFFE2084
#define AUD_A8_PTR                               0xBFFE2088
#define AUD_A8_CNT                               0xBFFE208C
#define AUD_A9_BASE                              0xBFFE2090
#define AUD_A9_LENGTH                            0xBFFE2094
#define AUD_A9_PTR                               0xBFFE2098
#define AUD_A9_CNT                               0xBFFE209C
#define AUD_A10_BASE                             0xBFFE20A0
#define AUD_A10_LENGTH                           0xBFFE20A4
#define AUD_A10_PTR                              0xBFFE20A8
#define AUD_A10_CNT                              0xBFFE20AC
#define AUD_A11_BASE                             0xBFFE20B0
#define AUD_A11_LENGTH                           0xBFFE20B4
#define AUD_A11_PTR                              0xBFFE20B8
#define AUD_A11_CNT                              0xBFFE20BC
#define AUD_A12_BASE                             0xBFFE20C0
#define AUD_A12_LENGTH                           0xBFFE20C4
#define AUD_A12_PTR                              0xBFFE20C8
#define AUD_A12_CNT                              0xBFFE20CC
#define AUD_A13_BASE                             0xBFFE20D0
#define AUD_A13_LENGTH                           0xBFFE20D4
#define AUD_A13_PTR                              0xBFFE20D8
#define AUD_A13_CNT                              0xBFFE20DC
#define AUD_A14_BASE                             0xBFFE20E0
#define AUD_A14_LENGTH                           0xBFFE20E4
#define AUD_A14_PTR                              0xBFFE20E8
#define AUD_A14_CNT                              0xBFFE20EC
#define AUD_A15_BASE                             0xBFFE20F0
#define AUD_A15_LENGTH                           0xBFFE20F4
#define AUD_A15_PTR                              0xBFFE20F8
#define AUD_A15_CNT                              0xBFFE20FC
#define AUD_A16_BASE                             0xBFFE2100
#define AUD_A16_LENGTH                           0xBFFE2104
#define AUD_A16_PTR                              0xBFFE2108
#define AUD_A16_CNT                              0xBFFE210C
#define AUD_A17_BASE                             0xBFFE2110
#define AUD_A17_LENGTH                           0xBFFE2114
#define AUD_A17_PTR                              0xBFFE2118
#define AUD_A17_CNT                              0xBFFE211C
#define AUD_A18_BASE                             0xBFFE2120
#define AUD_A18_LENGTH                           0xBFFE2124
#define AUD_A18_PTR                              0xBFFE2128
#define AUD_A18_CNT                              0xBFFE212C
#define AUD_A19_BASE                             0xBFFE2130
#define AUD_A19_LENGTH                           0xBFFE2134
#define AUD_A19_PTR                              0xBFFE2138
#define AUD_A19_CNT                              0xBFFE213C
#define G66_RESERVED                             0xBFFE2140
#define AUD_GRM_MASTER_GAIN                      0xBFFE2180
#define AUD_GRM_GAIN_CONTROL_0                   0xBFFE2184
#define AUD_GRM_GAIN_CONTROL_1                   0xBFFE2188
#define AUD_GRM_GAIN_CONTROL_2                   0xBFFE218C
#define AUD_GRM_GAIN_CONTROL_3                   0xBFFE2190
#define AUD_GRM_GAIN_CONTROL_4                   0xBFFE2194
#define AUD_GRM_MIX_CONTROL_0                    0xBFFE2198
#define AUD_GRM_MIX_CONTROL_1                    0xBFFE219C
#define AUD_GRM_MIX_CONTROL_2                    0xBFFE21A0
#define AUD_GRM_SWITCH_0                         0xBFFE21A4
#define AUD_GRM_SWITCH_1                         0xBFFE21A8
#define AUD_GRM_SWITCH_INT                       0xBFFE21AC
#define AUD_GRM_DELTA_VOLUME                     0xBFFE21B0
#define AUD_GRM_DELTA_RAMP_PCM                   0xBFFE21B4
#define AUD_GRM_DELTA_RAMP_RISC                  0xBFFE21B8
#define AUD_GRM_DELTA_RAMP_LINEIN                0xBFFE21BC
#define AUD_GRM_OTHER                            0xBFFE21C0
#define AUD_GRM_GAIN_CONTROL_5                   0xBFFE21C4
#define AUD_GRM_GAIN_CONTROL_6                   0xBFFE21C8
#define AUD_GRM_GAIN_CONTROL_7                   0xBFFE21CC
#define AUD_GRM_GAIN_CONTROL_8                   0xBFFE21D0
#define AUD_GRM_FIFO_EFLAG                       0xBFFE21D4
#define AUD_GRM_GAIN_CONTROL_9                   0xBFFE21D8
#define AUD_GRM_GAIN_CONTROL_10                  0xBFFE21DC
#define G67_RESERVED_0                           0xBFFE21E0
#define G68_RESERVED_0                           0xBFFE2200
#define AUD_MONITOR_TRIGGER                      0xBFFE2260
#define AUD_SBAR_CNT                             0xBFFE2264
#define AUD_SBAR_CYCLE                           0xBFFE2268
#define AUD_MAX_SBAR_CYCLE                       0xBFFE226C
#define AUD_MIN_SBAR_CYCLE                       0xBFFE2270
#define AUD_SBAR_STATUS                          0xBFFE2274
#define G68_RESERVED_1                           0xBFFE2278
#define G69_RESERVED                             0xBFFE2280
#define G70_RESERVED                             0xBFFE2300
#define G71_RESERVED                             0xBFFE2380
#define APP_RESET                                0xBFFE2400
#define APP_APPHWYA                              0xBFFE2404
#define APP_CHMODE                               0xBFFE2408
#define APP_ENABLEBYPASS                         0xBFFE240C
#define APP_SWT_CTRL                             0xBFFE2410
#define APP_STATUS                               0xBFFE2414
#define APP_INITMODE                             0xBFFE2418
#define APP_INITENABLE                           0xBFFE241C
#define COEFF_IDX                                0xBFFE2420
#define COEFF_DIN                                0xBFFE2424
#define APP_IN_DATA_FLAG                         0xBFFE2428
#define G72_RESERVED_0                           0xBFFE242C
#define SMT_MODE                                 0xBFFE2434
#define APP_COEFFDOUT                            0xBFFE2438
#define G72_RESERVED_1                           0xBFFE243C
#define APP_CHECKSUM                             0xBFFE2440
#define APP_STATE_REPROT                         0xBFFE2444
#define G72_RESERVED_2                           0xBFFE244C
#define APP_DEBUGFUNC                            0xBFFE2454
#define MES_RPTINDEX                             0xBFFE2458
#define MES_REPORT                               0xBFFE245C
#define APP_RECOVERY                             0xBFFE2460
#define G72_RESERVED_3                           0xBFFE2464
#define APP_FIFO_DEBUG_FUNC                      0xBFFE2470
#define APP_FIFO_DEBUG_DATA                      0xBFFE2474
#define APP_CNT_INC                              0xBFFE2478
#define APP_DELTA                                0xBFFE247C
#define EQ_CONTROL                               0xBFFE2480
#define SP_BANDIDX                               0xBFFE2484
#define SP_BANDOUT                               0xBFFE2488
#define SP_OK                                    0xBFFE248C
#define SP_CHIDX                                 0xBFFE2490
#define ACEQ_THRESHOLD                           0xBFFE2494
#define APP_ACS3D_THRESHOLD                      0xBFFE2498
#define APP_BM_CONTROL                           0xBFFE249C
#define APP_BM_LFEGAIN                           0xBFFE24A0
#define APP_BM_MIX2BASSGAIN                      0xBFFE24A4
#define APP_BM_LRGAIN                            0xBFFE24A8
#define APP_BM_LSRSGAIN                          0xBFFE24AC
#define APP_BM_CGAIN                             0xBFFE24B0
#define APP_BM_BLBRGAIN                          0xBFFE24B4
#define APP_KS_CONTROL                           0xBFFE24B8
#define APP_KSBUF_LEN                            0xBFFE24BC
#define APP_S3D_CONTROL                          0xBFFE24C0
#define APP_AC0GAIN                              0xBFFE24C4
#define APP_AC1GAIN                              0xBFFE24C8
#define G73_RESERVED_0                           0xBFFE24CC
#define APP_KS_OUTGAIN                           0xBFFE24D8
#define G73_RESERVED_1                           0xBFFE24DC
#define APP_B0_BASE                              0xBFFE2500
#define APP_B0_LENGTH                            0xBFFE2504
#define APP_B0_PTR                               0xBFFE2508
#define APP_B0_CNT                               0xBFFE250C
#define APP_B1_BASE                              0xBFFE2510
#define APP_B1_LENGTH                            0xBFFE2514
#define APP_B1_PTR                               0xBFFE2518
#define APP_B1_CNT                               0xBFFE251C
#define APP_B2_BASE                              0xBFFE2520
#define APP_B2_LENGTH                            0xBFFE2524
#define APP_B2_PTR                               0xBFFE2528
#define APP_B2_CNT                               0xBFFE252C
#define APP_B3_BASE                              0xBFFE2530
#define APP_B3_LENGTH                            0xBFFE2534
#define APP_B3_PTR                               0xBFFE2538
#define APP_B3_CNT                               0xBFFE253C
#define APP_B4_BASE                              0xBFFE2540
#define APP_B4_LENGTH                            0xBFFE2544
#define APP_B4_PTR                               0xBFFE2548
#define APP_B4_CNT                               0xBFFE254C
#define APP_B5_BASE                              0xBFFE2550
#define APP_B5_LENGTH                            0xBFFE2554
#define APP_B5_PTR                               0xBFFE2558
#define APP_B5_CNT                               0xBFFE255C
#define APP_B6_BASE                              0xBFFE2560
#define APP_B6_LENGTH                            0xBFFE2564
#define APP_B6_PTR                               0xBFFE2568
#define APP_B6_CNT                               0xBFFE256C
#define APP_B7_BASE                              0xBFFE2570
#define APP_B7_LENGTH                            0xBFFE2574
#define APP_B7_PTR                               0xBFFE2578
#define APP_B7_CNT                               0xBFFE257C
#define APP_B8_BASE                              0xBFFE2580
#define APP_B8_LENGTH                            0xBFFE2584
#define APP_B8_PTR                               0xBFFE2588
#define APP_B8_CNT                               0xBFFE258C
#define APP_B9_BASE                              0xBFFE2590
#define APP_B9_LENGTH                            0xBFFE2594
#define APP_B9_PTR                               0xBFFE2598
#define APP_B9_CNT                               0xBFFE259C
#define APP_B10_BASE                             0xBFFE25A0
#define APP_B10_LENGTH                           0xBFFE25A4
#define APP_B10_PTR                              0xBFFE25A8
#define APP_B10_CNT                              0xBFFE25AC
#define APP_B11_BASE                             0xBFFE25B0
#define APP_B11_LENGTH                           0xBFFE25B4
#define APP_B11_PTR                              0xBFFE25B8
#define APP_B11_CNT                              0xBFFE25BC
#define APP_B12_BASE                             0xBFFE25C0
#define APP_B12_LENGTH                           0xBFFE25C4
#define APP_B12_PTR                              0xBFFE25C8
#define APP_B12_CNT                              0xBFFE25CC
#define APP_B13_BASE                             0xBFFE25D0
#define APP_B13_LENGTH                           0xBFFE25D4
#define APP_B13_PTR                              0xBFFE25D8
#define APP_B13_CNT                              0xBFFE25DC
#define APP_B14_BASE                             0xBFFE25E0
#define APP_B14_LENGTH                           0xBFFE25E4
#define APP_B14_PTR                              0xBFFE25E8
#define APP_B14_CNT                              0xBFFE25EC
#define APP_B15_BASE                             0xBFFE25F0
#define APP_B15_LENGTH                           0xBFFE25F4
#define APP_B15_PTR                              0xBFFE25F8
#define APP_B15_CNT                              0xBFFE25FC
#define APP_B16_BASE                             0xBFFE2600
#define APP_B16_LENGTH                           0xBFFE2604
#define APP_B16_PTR                              0xBFFE2608
#define APP_B16_CNT                              0xBFFE260C
#define APP_B17_BASE                             0xBFFE2610
#define APP_B17_LENGTH                           0xBFFE2614
#define APP_B17_PTR                              0xBFFE2618
#define APP_B17_CNT                              0xBFFE261C
#define APP_B18_BASE                             0xBFFE2620
#define APP_B18_LENGTH                           0xBFFE2624
#define APP_B18_PTR                              0xBFFE2628
#define APP_B18_CNT                              0xBFFE262C
#define APP_B19_BASE                             0xBFFE2630
#define APP_B19_LENGTH                           0xBFFE2634
#define APP_B19_PTR                              0xBFFE2638
#define APP_B19_CNT                              0xBFFE263C
#define APP_B20_BASE                             0xBFFE2640
#define APP_B20_LENGTH                           0xBFFE2644
#define APP_B20_PTR                              0xBFFE2648
#define APP_B20_CNT                              0xBFFE264C
#define APP_B21_BASE                             0xBFFE2650
#define APP_B21_LENGTH                           0xBFFE2654
#define APP_B21_PTR                              0xBFFE2658
#define APP_B21_CNT                              0xBFFE265C
#define APP_B22_BASE                             0xBFFE2660
#define APP_B22_LENGTH                           0xBFFE2664
#define APP_B22_PTR                              0xBFFE2668
#define APP_B22_CNT                              0xBFFE266C
#define APP_B23_BASE                             0xBFFE2670
#define APP_B23_LENGTH                           0xBFFE2674
#define APP_B23_PTR                              0xBFFE2678
#define APP_B23_CNT                              0xBFFE267C
#define G77_G79_RESERVED                         0xBFFE2680
#define VPP_DIS_X_START                          0xBFFE2800
#define VPP_DIS_Y_START                          0xBFFE2804
#define VPP_DIS_X_SIZE                           0xBFFE2808
#define VPP_DIS_Y_SIZE                           0xBFFE280C
#define VPP_V_OFFSET                             0xBFFE2810
#define VPP_H_OFFSET                             0xBFFE2814
#define VPP_BG_Y                                 0xBFFE2818
#define VPP_BG_CB_CR                             0xBFFE281C
#define VPP_V_FILTER0_SETUP                      0xBFFE2820
#define VPP_V_FILTER1_SETUP                      0xBFFE2824
#define VPP_H_FILTER_FLOAT                       0xBFFE2828
#define VPP_CONFIG                               0xBFFE282C
#define VPP_CONFIG_1                             0xBFFE2830
#define VPP_DS_FIELD_CONFIG                      0xBFFE2834
#define VPP_DIP_CONFIG                           0xBFFE2838
#define VPP_DIP_PARAM                            0xBFFE283C
#define VPP_ACC_INIT                             0xBFFE2840
#define VPP_REF0_LUMA                            0xBFFE2844
#define VPP_REF0_CHROMA                          0xBFFE2848
#define VPP_REF1_LUMA                            0xBFFE284C
#define VPP_REF1_CHROMA                          0xBFFE2850
#define VPP_BIDIR_LUMA                           0xBFFE2854
#define VPP_BIDIR_CHROMA                         0xBFFE2858
#define VPP_DIP_REF_BASE                         0xBFFE285C
#define VPP_DIP_PARAM_THRESHOLD                  0xBFFE2860
#define VPP_DIP_PARAM_FADING                     0xBFFE2864
#define VPP_ACT_REGION_TOP                       0xBFFE2868
#define VPP_ACT_REGION_BOTTOM                    0xBFFE286C
#define VPP_CONFIG_2                             0xBFFE2870
#define VPP_CLUT_AY                              0xBFFE2874
#define VPP_CLUT_UV                              0xBFFE2878
#define VPP_REF0_EXTENSION                       0xBFFE287C
#define VPP_CONTRAST_ADJ                         0xBFFE2880
#define VPP_CONTRAST_SLOPE                       0xBFFE2888
#define VPP_HISTOGRAM                            0xBFFE2894
#define VPP_CHKSUM                               0xBFFE28B4
#define VPP_MV_PTR_1                             0xBFFE28B8
#define G81_RESERVED_0                           0xBFFE28BC
#define VPP_FIELD_LATCH                          0xBFFE28C0
#define VPP_LINEAR_SIZE                          0xBFFE28C4
#define VPP_C_UP_SAMPLE                          0xBFFE28C8
#define VPP_MASK_FRAME                           0xBFFE28CC
#define G81_RESERVED_1                           0xBFFE28D0
#define VPP_MV_PTR_2                             0xBFFE28D4
#define VPP_DS_PIC_ID_2                          0xBFFE28D8
#define VPP_BDIR2_LUMA_BASE                      0xBFFE28DC
#define VPP_BDIR2_CHROMA_BASE                    0xBFFE28E0
#define VPP_COLOR_SPACE                          0xBFFE28E4
#define VPP_MASK_WIN_START                       0xBFFE28E8
#define VPP_MASK_WIN_END                         0xBFFE28EC
#define VPP_VIDEO_H_SIZE                         0xBFFE28F0
#define VPP_DIP_ENHANCE                          0xBFFE28F4
#define VPP_MB_NO                                0xBFFE28F8
#define VPP_REQ_QUE                              0xBFFE28FC
#define VPP_CONFIG_3                             0xBFFE2900
#define VPP_NCR_HFILTER_INIT                     0xBFFE2904
#define VPP_NCR_HFILTER_SLOPE                    0xBFFE2908
#define VPP_NCR_LENGTH_SIDE                      0xBFFE290C
#define VPP_NCR_LENGTH_CENTER                    0xBFFE2910
#define VPP_DIP_PARAM_THRESHOLD_2                0xBFFE2914
#define VPP_DIP_PARAM_THRESHOLDC                 0xBFFE2918
#define VPP_DIP_PARAM_THRESHOLDD                 0xBFFE291C
#define VPP_TEMPORAL_NOISE_REDUCTION             0xBFFE2920
#define VPP_TI_SETUP                             0xBFFE2924
#define VPP_DIP_MV_PTRC                          0xBFFE2928
#define VPP_DIP_MV_PTRC_2                        0xBFFE292C
#define VPP_DIP_PARAM_THRESHOLD_3                0xBFFE2930
#define VPP_DIP_FADING_2                         0xBFFE2934
#define VPP_PKF_CTRL                             0xBFFE2938
#define VPP_PKF_GAIN_CTRL                        0xBFFE293C
#define VPP_RANGE_MAPPING_0                      0xBFFE2940
#define VPP_RANGE_MAPPING_1                      0xBFFE2944
#define VPP_ALPHA_CFG                            0xBFFE2948
#define VPP_URG_CTRL                             0xBFFE294C
#define VPP_SB_CHECKSUM_LUMA                     0xBFFE2950
#define VPP_SB_CHECKSUM_CHROMA                   0xBFFE2954
#define VPP_SB_INFO_LUMA                         0xBFFE2958
#define VPP_SB_INFO_CHROMA                       0xBFFE295C
#define VPP_FIFO_RESERVA_DEPTH                   0xBFFE2960
#define VPP_DIP_22_PTR                           0xBFFE2964
#define VPP_DIP_22_PTR_2                         0xBFFE2968
#define VPP_REF1_EXTENSION                       0xBFFE296C
#define VPP_HPHASE                               0xBFFE2970
#define G82_RESERVED_1                           0xBFFE2974
#define OSD_CTRL                                 0xBFFE2980
#define OSD_EN                                   0xBFFE2984
#define OSD_TLINK_ADDR_L                         0xBFFE2988
#define OSD_TLINK_ADDR_H                         0xBFFE298C
#define OSD_BLINK_ADDR_L                         0xBFFE2990
#define OSD_BLINK_ADDR_H                         0xBFFE2994
#define OSD_BASE_ADDR_L                          0xBFFE2998
#define OSD_BASE_ADDR_H                          0xBFFE299C
#define OSD_REQ_CTRL                             0xBFFE29A0
#define OSD_DEFLICKER_CTRL                       0xBFFE29A4
#define OSD_VEXP_STEP                            0xBFFE29A8
#define OSD_HEXP_STEP                            0xBFFE29AC
#define G83_RESERVED_0                           0xBFFE29B0
#define OSD_COLOR_SPACE_MODE                     0xBFFE29B4
#define OSD_CRC_CHKSUM                           0xBFFE29B8
#define OSD_STATUS                               0xBFFE29BC
#define OSD_HVLD_START                           0xBFFE29C0
#define OSD_HVLD_WIDTH                           0xBFFE29C4
#define OSD_VVLD_START                           0xBFFE29C8
#define OSD_VVLD_HEIGHT                          0xBFFE29CC
#define OSD_DATA_FETCH_CTRL                      0xBFFE29D0
#define OSD_BIST_CTRL                            0xBFFE29D4
#define OSD_VEXP_INIT                            0xBFFE29D8
#define OSD_HEXP_INIT                            0xBFFE29DC
#define G83_RESERVED_1                           0xBFFE29E0
#define G84_G86_RESERVED                         0xBFFE2A00
#define TV_MODE                                  0xBFFE2B80
#define TV_SUBC_F                                0xBFFE2B98
#define TV_SUBC_P                                0xBFFE2BA0
#define TV_LINE_T                                0xBFFE2BA4
#define TV_LINE_B                                0xBFFE2BAC
#define TV_CC_T                                  0xBFFE2BB4
#define TV_CC_B                                  0xBFFE2BB8
#define TV_CGMS                                  0xBFFE2BBC
#define TV_ID_STATUS                             0xBFFE2BC4
#define TV_DAC                                   0xBFFE2BC8
#define G87_RESERVED_0                           0xBFFE2BD0
#define TV_Y_SCF                                 0xBFFE2BF4
#define TV_Y_SCF_PC                              0xBFFE2BF8
#define G87_RESERVED_1                           0xBFFE2BFC
#define TV_GAMMA                                 0xBFFE2C00
#define TV_PCCON                                 0xBFFE2C14
#define TV_TEMP0_G_1                             0xBFFE2C60
#define TV_TEMP1_G_1                             0xBFFE2C64
#define TV_DAC_CHECKSUM                          0xBFFE2C68
#define TV_MODE_5                                0xBFFE2C6C
#define TV_MODE_6                                0xBFFE2C70
#define TV_MODE_7                                0xBFFE2C74
#define G88_RESERVED_0                           0xBFFE2C78
#define TV2_MODE_0                               0xBFFE2C80
#define G89_RESERVED_0                           0xBFFE2C84
#define TV2_DAC_COR_0                            0xBFFE2C90
#define TV2_DAC_COR_1                            0xBFFE2C94
#define TV2_DAC_COR_2                            0xBFFE2C98
#define TV2_WC_TLINE                             0xBFFE2C9C
#define TV2_WC_BLINE                             0xBFFE2CA0
#define TV2_WC_PSLINE                            0xBFFE2CA4
#define TV2_MODE_1                               0xBFFE2CA8
#define TV2_MODE_2                               0xBFFE2CAC
#define TV2_MODE_3                               0xBFFE2CB0
#define TV2_Y_RANGE                              0xBFFE2CB4
#define TV2_C_RANGE                              0xBFFE2CB8
#define TV2_CGMSB_0                              0xBFFE2CBC
#define TV2_CGMSB_1                              0xBFFE2CC0
#define TV2_CGMSB_2                              0xBFFE2CC4
#define TV2_CGMSB_3                              0xBFFE2CC8
#define TV2_VPD_MODE_0                           0xBFFE2CCC
#define TV2_VPD_MODE_1                           0xBFFE2CD0
#define TV2_VPD_THD                              0xBFFE2CD4
#define TV2_VPD_STLINE                           0xBFFE2CD8
#define TV2_VPD_EDLINE                           0xBFFE2CDC
#define TV2_VPD_VLDCNT                           0xBFFE2CE0
#define TV2_VPD_MODE_2                           0xBFFE2CE4
#define TV2_THRM_CTRL                            0xBFFE2CE8
#define G89_RESERVED_1                           0xBFFE2CEC
#define HDTV_MODE_0                              0xBFFE2D00
#define HDTV_MODE_1                              0xBFFE2D04
#define HDTV_USR_INTL_PIX                        0xBFFE2D08
#define HDTV_USR_INTL_LINE                       0xBFFE2D0C
#define HDTV_CGMS_LWORD                          0xBFFE2D10
#define HDTV_CGMS_HWORD                          0xBFFE2D14
#define HDTV_CGMS_A_PS_LINE                      0xBFFE2D18
#define HDTV_CGMS_A_VT_LINE                      0xBFFE2D1C
#define HDTV_CGMS_A_VB_LINE                      0xBFFE2D20
#define HDTV_Y_RANGE                             0xBFFE2D24
#define HDTV_C_RANGE                             0xBFFE2D28
#define HDTV_MODE_2                              0xBFFE2D2C
#define HDTV_CGMS_B_PS_LINE                      0xBFFE2D30
#define G90_RESERVED_0                           0xBFFE2D34
#define PG0_CTRL                                 0xBFFE2D80
#define PG0_EN                                   0xBFFE2D84
#define PG0_TLINK_ADDR_L                         0xBFFE2D88
#define PG0_TLINK_ADDR_H                         0xBFFE2D8C
#define PG0_BLINK_ADDR_L                         0xBFFE2D90
#define PG0_BLINK_ADDR_H                         0xBFFE2D94
#define PG0_BASE_ADDR_L                          0xBFFE2D98
#define PG0_BASE_ADDR_H                          0xBFFE2D9C
#define PG0_REQ_CTRL                             0xBFFE2DA0
#define PG0_DEFLICKER_CTRL                       0xBFFE2DA4
#define G91_RESERVED_0                           0xBFFE2DA8
#define PG0_FSAA_CTRL                            0xBFFE2DB0
#define PG0_COLOR_SPACE_MODE                     0xBFFE2DB4
#define PG0_CRC_CHKSUM                           0xBFFE2DB8
#define PG0_STATUS                               0xBFFE2DBC
#define PG0_HVLD_START                           0xBFFE2DC0
#define PG0_HVLD_WIDTH                           0xBFFE2DC4
#define PG0_VVLD_START                           0xBFFE2DC8
#define PG0_VVLD_HEIGHT                          0xBFFE2DCC
#define PG0_DATA_FETCH_CTRL                      0xBFFE2DD0
#define PG0_BIST_CTRL                            0xBFFE2DD4
#define G91_RESERVED_1                           0xBFFE2DD8
#define VPP2_DIS_X_START                         0xBFFE2E00
#define VPP2_DIS_Y_START                         0xBFFE2E04
#define VPP2_DIS_X_SIZE                          0xBFFE2E08
#define VPP2_DIS_Y_SIZE                          0xBFFE2E0C
#define VPP2_V_OFFSET                            0xBFFE2E10
#define VPP2_H_OFFSET                            0xBFFE2E14
#define VPP2_BG_Y                                0xBFFE2E18
#define VPP2_BG_CB_CR                            0xBFFE2E1C
#define VPP2_V_FILTER0_SETUP                     0xBFFE2E20
#define VPP2_V_FILTER1_SETUP                     0xBFFE2E24
#define VPP2_H_FILTER_SETUP                      0xBFFE2E28
#define VPP2_CONFIG                              0xBFFE2E2C
#define VPP2_CONFIG_1                            0xBFFE2E30
#define VPP2_DS_FIELD_CONFIG                     0xBFFE2E34
#define VPP2_DIP_CONFIG                          0xBFFE2E38
#define VPP2_DIP_PARAM                           0xBFFE2E3C
#define VPP2_ACC_INIT                            0xBFFE2E40
#define VPP2_REF0_LUMA                           0xBFFE2E44
#define VPP2_REF0_CHROMA                         0xBFFE2E48
#define VPP2_REF1_LUMA                           0xBFFE2E4C
#define VPP2_REF1_CHROMA                         0xBFFE2E50
#define VPP2_BIDIR_LUMA                          0xBFFE2E54
#define VPP2_BIDIR_CHROMA                        0xBFFE2E58
#define VPP2_DIP_REF_BASE                        0xBFFE2E5C
#define VPP2_DIP_PARAM_THRESHOLD                 0xBFFE2E60
#define VPP2_DIP_PARAM_FADING                    0xBFFE2E64
#define VPP2_ACT_REGION_TOP                      0xBFFE2E68
#define VPP2_ACT_REGION_BOTTOM                   0xBFFE2E6C
#define VPP2_CONFIG_2                            0xBFFE2E70
#define VPP2_CLUT_AY                             0xBFFE2E74
#define VPP2_CLUT_UV                             0xBFFE2E78
#define VPP2_REF0_EXTENSION                      0xBFFE2E7C
#define VPP2_CONTRAST_ADJ                        0xBFFE2E80
#define VPP2_CONTRAST_SLOPE                      0xBFFE2E88
#define VPP2_HISTOGRAM                           0xBFFE2E94
#define VPP2_CHKSUM                              0xBFFE2EB4
#define VPP2_MV_PTR_1                            0xBFFE2EB8
#define G93_RESERVED_0                           0xBFFE2EBC
#define VPP2_FIELD_LATCH                         0xBFFE2EC0
#define VPP2_LINEAR_SIZE                         0xBFFE2EC4
#define VPP2_C_UP_SAMPLE                         0xBFFE2EC8
#define VPP2_MASK_FRAME                          0xBFFE2ECC
#define G93_RESERVED_1                           0xBFFE2ED0
#define VPP2_MV_PTR_2                            0xBFFE2ED4
#define VPP2_DS_PIC_ID_2                         0xBFFE2ED8
#define VPP2_BDIR2_LUMA_BASE                     0xBFFE2EDC
#define VPP2_BDIR2_CHROMA_BASE                   0xBFFE2EE0
#define VPP2_COLOR_SPACE                         0xBFFE2EE4
#define VPP2_MASK_WIN_START                      0xBFFE2EE8
#define VPP2_MASK_WIN_END                        0xBFFE2EEC
#define VPP2_VIDEO_H_SIZE                        0xBFFE2EF0
#define VPP2_DIP_ENHANCE                         0xBFFE2EF4
#define VPP2_MB_NO                               0xBFFE2EF8
#define VPP2_REQ_QUE                             0xBFFE2EFC
#define VPP2_CONFIG_3                            0xBFFE2F00
#define VPP2_NCR_HFILTER_INIT                    0xBFFE2F04
#define VPP2_NCR_HFILTER_SLOPE                   0xBFFE2F08
#define VPP2_NCR_LENGTH_SIDE                     0xBFFE2F0C
#define VPP2_NCR_LENGTH_CENTER                   0xBFFE2F10
#define VPP2_DIP_PARAM_THRESHOLD_2               0xBFFE2F14
#define VPP2_DIP_PARAM_THRESHOLDC                0xBFFE2F18
#define VPP2_DIP_PARAM_THRESHOLDD                0xBFFE2F1C
#define G94_RESERVED_0                           0xBFFE2F20
#define VPP2_TI_SETUP                            0xBFFE2F24
#define VPP2_DIP_MV_PTRC                         0xBFFE2F28
#define VPP2_DIP_MV_PTRC_2                       0xBFFE2F2C
#define VPP2_DIP_PARAM_THRESHOLD_3               0xBFFE2F30
#define VPP2_DIP_FADING_2                        0xBFFE2F34
#define VPP2_PKF_CTRL                            0xBFFE2F38
#define VPP2_PKF_GAIN_CTRL                       0xBFFE2F3C
#define VPP2_RANGE_MAPPING_0                     0xBFFE2F40
#define VPP2_RANGE_MAPPING_1                     0xBFFE2F44
#define VPP2_ALPHA_CFG                           0xBFFE2F48
#define VPP2_URG_CTRL                            0xBFFE2F4C
#define VPP2_SB_CHECKSUM_LUMA                    0xBFFE2F50
#define VPP2_SB_CHECKSUM_CHROMA                  0xBFFE2F54
#define VPP2_SB_INFO_LUMA                        0xBFFE2F58
#define VPP2_SB_INFO_CHROMA                      0xBFFE2F5C
#define VPP2_FIFO_RESERVA_DEPTH                  0xBFFE2F60
#define VPP2_DIP_22_PTR                          0xBFFE2F64
#define VPP2_DIP_22_PTR_2                        0xBFFE2F68
#define G94_RESERVED_1                           0xBFFE2F6C
#define G2D_CTRL                                 0xBFFE2F80
#define G2D_EN                                   0xBFFE2F84
#define G2D_TLINK_ADDR_L                         0xBFFE2F88
#define G2D_TLINK_ADDR_H                         0xBFFE2F8C
#define G2D_BLINK_ADDR_L                         0xBFFE2F90
#define G2D_BLINK_ADDR_H                         0xBFFE2F94
#define G2D_BASE_ADDR_L                          0xBFFE2F98
#define G2D_BASE_ADDR_H                          0xBFFE2F9C
#define G2D_REQ_CTRL                             0xBFFE2FA0
#define G2D_DEFLICKER_CTRL                       0xBFFE2FA4
#define G2D_VEXP_STEP                            0xBFFE2FA8
#define G2D_HEXP_STEP                            0xBFFE2FAC
#define G95_RESERVED_0                           0xBFFE2FB0
#define G2D_COLOR_SPACE_MODE                     0xBFFE2FB4
#define G2D_CRC_CHKSUM                           0xBFFE2FB8
#define G2D_STATUS                               0xBFFE2FBC
#define G2D_HVLD_START                           0xBFFE2FC0
#define G2D_HVLD_WIDTH                           0xBFFE2FC4
#define G2D_VVLD_START                           0xBFFE2FC8
#define G2D_VVLD_HEIGHT                          0xBFFE2FCC
#define G2D_DATA_FETCH_CTRL                      0xBFFE2FD0
#define G2D_BIST_CTRL                            0xBFFE2FD4
#define G2D_VEXP_INIT                            0xBFFE2FD8
#define G2D_HEXP_INIT                            0xBFFE2FDC
#define G95_RESERVED_1                           0xBFFE2FE0
#define G96_RESERVED_0                           0xBFFE3000
#define AMIX_CONFIG                              0xBFFE3004
#define AMIX_CONFIG_2                            0xBFFE3008
#define AMIX_PLANE_ALPHA                         0xBFFE300C
#define AMIX_PLANE_ALPHA_2                       0xBFFE3010
#define G96_RESERVED_1                           0xBFFE3014
#define AMIX_BGC_Y                               0xBFFE3038
#define AMIX_BGC_C                               0xBFFE303C
#define G96_RESERVED_2                           0xBFFE3040
#define AMIX_PTG_CONFIG                          0xBFFE3044
#define AMIX_ANAGLPHY_CMATRIX1                   0xBFFE3048
#define AMIX_ANAGLPHY_CMATRIX2                   0xBFFE304C
#define AMIX_ANAGLPHY_CMATRIX3                   0xBFFE3050
#define AMIX_ANAGLPHY_CMATRIX4                   0xBFFE3054
#define AMIX_ANAGLPHY_CMATRIX5                   0xBFFE3058
#define AMIX_ANAGLPHY_CMATRIX6                   0xBFFE305C
#define AMIX_ANAGLPHY_CMATRIX7                   0xBFFE3060
#define AMIX_ANAGLPHY_CMATRIX8                   0xBFFE3064
#define AMIX_ANAGLPHY_CMATRIX9                   0xBFFE3068
#define G96_RESERVED_3                           0xBFFE306C
#define DMIX_CONFIG                              0xBFFE3080
#define G97_RESERVED_0                           0xBFFE3084
#define DMIX_YC_ADJUST                           0xBFFE3090
#define DMIX_LUMA_CP_1                           0xBFFE3094
#define DMIX_LUMA_CP_2                           0xBFFE3098
#define DMIX_LUMA_CP_3                           0xBFFE309C
#define DMIX_LUMA_SLOPE_0                        0xBFFE30A0
#define DMIX_LUMA_SLOPE_1                        0xBFFE30A4
#define DMIX_LUMA_SLOPE_2                        0xBFFE30A8
#define DMIX_LUMA_SLOPE_3                        0xBFFE30AC
#define DMIX_CHROMA_SATCOS                       0xBFFE30B0
#define DMIX_CHROMA_SATSIN                       0xBFFE30B4
#define G97_RESERVED_1                           0xBFFE30B8
#define DMIX_STATUS                              0xBFFE30FC
#define DSCL_CONFIG                              0xBFFE3100
#define ACTRL_FSTART                             0xBFFE3104
#define ACTRL_XSTART                             0xBFFE3108
#define ACTRL_YSTART                             0xBFFE310C
#define ACTRL_XLEN                               0xBFFE3110
#define ACTRL_YLEN                               0xBFFE3114
#define DCTRL_FSTART                             0xBFFE3118
#define DCTRL_XSTART                             0xBFFE311C
#define DCTRL_YSTART                             0xBFFE3120
#define DCTRL_XLEN                               0xBFFE3124
#define DCTRL_YLEN                               0xBFFE3128
#define DCTRL_BGCOLOR_C                          0xBFFE312C
#define DCTRL_BGCOLOR_Y                          0xBFFE3130
#define BUFR_XLEN                                0xBFFE3134
#define DSCL_STATUS                              0xBFFE3138
#define HINT_CTRL                                0xBFFE313C
#define HINT_HFACTOR_LOW                         0xBFFE3140
#define HINT_HFACTOR_HIGH                        0xBFFE3144
#define HINT_INITF_LOW                           0xBFFE3148
#define HINT_INITF_HIGH                          0xBFFE314C
#define HINT_OVERSHOOT                           0xBFFE3150
#define CADJ_CTRL                                0xBFFE3154
#define SRAM_CTRL                                0xBFFE3158
#define SRAM_ADDR                                0xBFFE315C
#define SRAM_WRITE_DATA                          0xBFFE3160
#define SRAM_READ_DATA                           0xBFFE3164
#define DSCL_PBUF_XSTART                         0xBFFE3168
#define PBUF_DCTRL_XLEN                          0xBFFE316C
#define G98_RESERVED_0                           0xBFFE3170
#define VINT_CTRL                                0xBFFE3180
#define VINT_INITF_LOW                           0xBFFE3184
#define VINT_INITF_HIGH                          0xBFFE3188
#define VINT_VFACTOR_LOW                         0xBFFE318C
#define VINT_VFACTOR_HIGH                        0xBFFE3190
#define VINT_VPEAK_LUT_1                         0xBFFE3194
#define VINT_VPEAK_LUT_2                         0xBFFE3198
#define VINT_VPEAK_LUT_3                         0xBFFE319C
#define VINT_VPEAK_LUT_4                         0xBFFE31A0
#define VINT_VPEAK_LUT_5                         0xBFFE31A4
#define VINT_VPEAK_LUT_6                         0xBFFE31A8
#define VINT_VPEAK_CONFIG                        0xBFFE31AC
#define VINT_Y2DNR_CONFIG_1                      0xBFFE31B0
#define VINT_Y2DNR_CONFIG_2                      0xBFFE31B4
#define VINT_Y2DNR_CONFIG_3                      0xBFFE31B8
#define VINT_C2DNR_CONFIG_1                      0xBFFE31BC
#define VINT_C2DNR_CONFIG_2                      0xBFFE31C0
#define VINT_C2DNR_CONFIG_3                      0xBFFE31C4
#define VINT_DIAG_CONFIG_1                       0xBFFE31C8
#define VINT_DIAG_CONFIG_2                       0xBFFE31CC
#define G99_RESERVED_0                           0xBFFE31D0
#define PKTI_CTRL                                0xBFFE3200
#define PKTI_BP1_COEF_1                          0xBFFE3204
#define PKTI_BP1_COEF_2                          0xBFFE3208
#define PKTI_BP1_COEF_3                          0xBFFE320C
#define PKTI_LPK_CONFIG                          0xBFFE3210
#define PKTI_LPK_GAIN                            0xBFFE3214
#define PKTI_LPK_LUT_1                           0xBFFE3218
#define PKTI_LPK_LUT_2                           0xBFFE321C
#define PKTI_LPK_LUT_3                           0xBFFE3220
#define PKTI_LPK_LUT_4                           0xBFFE3224
#define PKTI_LPK_LUT_5                           0xBFFE3228
#define PKTI_LPK_LUT_6                           0xBFFE322C
#define PKTI_LPK_OVSHT_1                         0xBFFE3230
#define PKTI_LPK_OVSHT_2                         0xBFFE3234
#define PKTI_LTI_GAIN                            0xBFFE3238
#define PKTI_LTI_LUT_1                           0xBFFE323C
#define PKTI_LTI_LUT_2                           0xBFFE3240
#define PKTI_LTI_LUT_3                           0xBFFE3244
#define PKTI_LTI_LUT_4                           0xBFFE3248
#define PKTI_LTI_LUT_5                           0xBFFE324C
#define PKTI_LTI_LUT_6                           0xBFFE3250
#define PKTI_LTI_OVSHT_1                         0xBFFE3254
#define PKTI_LTI_OVSHT_2                         0xBFFE3258
#define G100_RESERVED_0                          0xBFFE325C
#define DVE_VSYNC_START_TOP                      0xBFFE3280
#define DVE_VSYNC_START_BOT                      0xBFFE3284
#define DVE_VSYNC_H_POINT                        0xBFFE3288
#define DVE_VSYNC_PD_CNT                         0xBFFE328C
#define DVE_HSYNC_START                          0xBFFE3290
#define DVE_HSYNC_PD_CNT                         0xBFFE3294
#define DVE_VHSYNC_POLAR                         0xBFFE3298
#define DVE_V_VLD_TOP_START                      0xBFFE329C
#define DVE_V_VLD_TOP_END                        0xBFFE32A0
#define DVE_V_VLD_BOT_START                      0xBFFE32A4
#define DVE_V_VLD_BOT_END                        0xBFFE32A8
#define DVE_DE_H_START                           0xBFFE32AC
#define DVE_DE_H_END                             0xBFFE32B0
#define DVE_MP_TG_LINE_0_LENGTH                  0xBFFE32B4
#define DVE_MP_TG_FRAME_0_LINE                   0xBFFE32B8
#define DVE_MP_TG_ACT_0_PIX                      0xBFFE32BC
#define DVE_HDMI_MODE_0                          0xBFFE32C0
#define DVE_ACT_0_PIX_656                        0xBFFE32C4
#define DVE_LINE_0_LENGTH_656                    0xBFFE32C8
#define DVE_FRAME_0_LINE_656                     0xBFFE32CC
#define DVE_NOACT_END_TL_656                     0xBFFE32D0
#define DVE_ACT_END_TL_656                       0xBFFE32D4
#define DVE_NOACT_END_BL_656                     0xBFFE32D8
#define DVE_ACT_END_BL_656                       0xBFFE32DC
#define DVE_CCIR656_CTRL_0                       0xBFFE32E0
#define DVE_D656_Y_RANGE                         0xBFFE32E4
#define DVE_D656_C_RANGE                         0xBFFE32E8
#define DVE_HDMI_Y_RANGE                         0xBFFE32EC
#define DVE_HDMI_C_RANGE                         0xBFFE32F0
#define DVE_HDMI_SHARP                           0xBFFE32F4
#define G101_RESERVED_0                          0xBFFE32F8
#define AFRC_MODE0                               0xBFFE3300
#define AFRC_FB_CTRL0                            0xBFFE3304
#define AFRC_FB_CTRL1                            0xBFFE3308
#define AFRC_BIST_MODE0                          0xBFFE330C
#define AFRC_BIST_MODE1                          0xBFFE3310
#define AFRC_URGENT_THD                          0xBFFE3314
#define AFRC_IW_REQ_CLKCNT                       0xBFFE3318
#define AFRC_FADDR0_LW                           0xBFFE331C
#define AFRC_FADDR0_HW                           0xBFFE3320
#define AFRC_FB_STEP                             0xBFFE3324
#define AFRC_TGR_HACT                            0xBFFE3328
#define AFRC_TGR_HTOT                            0xBFFE332C
#define AFRC_TGR_VACT_ST_T                       0xBFFE3330
#define AFRC_TGR_VACT_ED_T                       0xBFFE3334
#define AFRC_TGR_VACT_ST_B                       0xBFFE3338
#define AFRC_TGR_VACT_ED_B                       0xBFFE333C
#define AFRC_TGR_VTOT                            0xBFFE3340
#define AFRC_SYNC_VCNT                           0xBFFE3344
#define AFRC_SYNC_HCNT                           0xBFFE3348
#define AFRC_OUT_VACT_ST_T                       0xBFFE334C
#define AFRC_OUT_VACT_ST_B                       0xBFFE3350
#define AFRC_IRQ_LINE                            0xBFFE3354
#define AFRC_DEBUG                               0xBFFE3358
#define AFRC_CHKOUT_A                            0xBFFE335C
#define AFRC_CHKOUT_B                            0xBFFE3360
#define AFRC_IW_REQ2GNT                          0xBFFE3364
#define AFRC_IW_GNT2REQ                          0xBFFE3368
#define AFRC_IR_REQ2GNT                          0xBFFE336C
#define AFRC_IR_GNT2REQ                          0xBFFE3370
#define AFRC_MODE_1                              0xBFFE3374
#define AFRC_MODE_2                              0xBFFE3378
#define G102_RESERVED_0                          0xBFFE337C
#define HD2SD_CONFIG                             0xBFFE3380
#define HD2SD_USER_HEXP0                         0xBFFE3384
#define HD2SD_USER_HEXP1                         0xBFFE3388
#define HD2SD_USER_VEXP0                         0xBFFE338C
#define HD2SD_USER_VEXP1                         0xBFFE3390
#define HD2SD_USER_VEXP2                         0xBFFE3394
#define HD2SD_USER_SD_RESET0                     0xBFFE3398
#define HD2SD_USER_SD_RESET1                     0xBFFE339C
#define HD2SD_STATUS                             0xBFFE33A0
#define HD2SD_PEAKING_CONFIG                     0xBFFE33A4
#define HD2SD_PEAKING_LUT0                       0xBFFE33A8
#define HD2SD_PEAKING_LUT1                       0xBFFE33AC
#define HD2SD_PEAKING_LIMIT                      0xBFFE33B0
#define HD2SD_HD_CHECKSUM                        0xBFFE33B4
#define HD2SD_SD_CHECKSUM                        0xBFFE33B8
#define HD2SD_USER_SDTVE_VRST_0                  0xBFFE33BC
#define HD2SD_USER_SDTVE_VRST_1                  0xBFFE33C0
#define HD2SD_USER_SDTVE_HRST_0                  0xBFFE33C4
#define HD2SD_BGC_Y                              0xBFFE33C8
#define HD2SD_BGC_C                              0xBFFE33CC
#define HD2SD_CONFIG_2                           0xBFFE33D0
#define G103_RESERVED_0                          0xBFFE33D4
#define G104_RESERVED_0                          0xBFFE3400
#define TTX_MODE                                 0xBFFE345C
#define TTX_BASE_ADDR                            0xBFFE3460
#define TTX_TOP_ADDR                             0xBFFE3464
#define TTX_BOT_ADDR                             0xBFFE3468
#define TTX_LINE                                 0xBFFE346C
#define TTX_BASE_ADDR_H                          0xBFFE3470
#define TTX_STATUS                               0xBFFE3474
#define G104_RESERVED_1                          0xBFFE3478
#define PG1_CTRL                                 0xBFFE3480
#define PG1_EN                                   0xBFFE3484
#define PG1_TLINK_ADDR_L                         0xBFFE3488
#define PG1_TLINK_ADDR_H                         0xBFFE348C
#define PG1_BLINK_ADDR_L                         0xBFFE3490
#define PG1_BLINK_ADDR_H                         0xBFFE3494
#define PG1_BASE_ADDR_L                          0xBFFE3498
#define PG1_BASE_ADDR_H                          0xBFFE349C
#define PG1_REQ_CTRL                             0xBFFE34A0
#define PG1_DEFLICKER_CTRL                       0xBFFE34A4
#define G105_RESERVED_0                          0xBFFE34A8
#define PG1_FSAA_CTRL                            0xBFFE34B0
#define PG1_COLOR_SPACE_MODE                     0xBFFE34B4
#define PG1_CRC_CHKSUM                           0xBFFE34B8
#define PG1_STATUS                               0xBFFE34BC
#define PG1_HVLD_START                           0xBFFE34C0
#define PG1_HVLD_WIDTH                           0xBFFE34C4
#define PG1_VVLD_START                           0xBFFE34C8
#define PG1_VVLD_HEIGHT                          0xBFFE34CC
#define PG1_DATA_FETCH_CTRL                      0xBFFE34D0
#define PG1_BIST_CTRL                            0xBFFE34D4
#define G105_RESERVED_1                          0xBFFE34D8
#define TGEN_CONFIG                              0xBFFE3500
#define TGEN_RESET                               0xBFFE3504
#define USER_INT1_CONFIG                         0xBFFE3508
#define USER_INT2_CONFIG                         0xBFFE350C
#define DTG_CONFIG                               0xBFFE3510
#define DTG_ADJUST_1                             0xBFFE3514
#define DTG_ADJUST_2                             0xBFFE3518
#define DTG_ADJUST_3                             0xBFFE351C
#define DTG_TOTAL_PIXEL                          0xBFFE3520
#define DTG_DS_LINE_START_CD_POINT               0xBFFE3524
#define DTG_TOTAL_LINE                           0xBFFE3528
#define DTG_FIELD_END_LINE                       0xBFFE352C
#define DTG_TVE_LINE_RST_CNT                     0xBFFE3530
#define DTG_STATUS_1                             0xBFFE3534
#define DTG_STATUS_2                             0xBFFE3538
#define G106_RESERVED_1                          0xBFFE353C
#define ATG_CONFIG                               0xBFFE3540
#define ATG_CLK_RATIO_LOW                        0xBFFE3544
#define ATG_CLK_RATIO_HIGH                       0xBFFE3548
#define ATG_TOTAL_PIXEL                          0xBFFE354C
#define ATG_FIRST_LINE_TOTAL_PIXEL               0xBFFE3550
#define ATG_FIELD_END_LINE                       0xBFFE3554
#define ATG_DS_LINE_START_CD_POINT               0xBFFE3558
#define ATG_ADJUST_1                             0xBFFE355C
#define ATG_ADJUST_2                             0xBFFE3560
#define ATG_ADJUST_3                             0xBFFE3564
#define ATG_ADJUST_4                             0xBFFE3568
#define ATG_STATUS_1                             0xBFFE356C
#define ATG_STATUS_2                             0xBFFE3570
#define G106_RESERVED_2                          0xBFFE3574
#define GPU_CONTROL                              0xBFFE3580
#define GPU_CMD_FIFO                             0xBFFE3584
#define GPU_CMD_FLUSH                            0xBFFE3588
#define GPU_FIFO_ADDR                            0xBFFE358C
#define GPU_FIFO_W_PTR                           0xBFFE3590
#define GPU_FIFO_R_PTR                           0xBFFE3594
#define GPU_STATUS                               0xBFFE3598
#define GPU_DEBUG_STATUS                         0xBFFE359C
#define GPU_FIFO_EMPTY_CNT                       0xBFFE35A0
#define GPU_FIFO_TIMER                           0xBFFE35A4
#define G107_RESERVED_0                          0xBFFE35A8
#define FONT_CONTROL                             0xBFFE3600
#define FONT_CMD_FIFO                            0xBFFE3604
#define FONT_CMD_FLUSH                           0xBFFE3608
#define FONT_FIFO_ADDR                           0xBFFE360C
#define FONT_FIFO_W_PTR                          0xBFFE3610
#define FONT_FIFO_R_PTR                          0xBFFE3614
#define FONT_STATUS                              0xBFFE3618
#define FONT_DEBUG_STATUS                        0xBFFE361C
#define FONT_FIFO_EMPTY_CNT                      0xBFFE3620
#define G108_RESERVED_0                          0xBFFE3624
#define JPEG_HUFF_MODE                           0xBFFE3680
#define JPEG_HUFF_CTRL                           0xBFFE3684
#define JPEG_HUFF_STATUS                         0xBFFE3688
#define JPEG_HUFF_SCAN_CTRL                      0xBFFE368C
#define JPEG_HUFF_TABLE                          0xBFFE3690
#define JPEG_HUFF_MCUNO                          0xBFFE3694
#define JPEG_HUFF_JPEGHSIZE                      0xBFFE3698
#define JPEG_HUFF_JPEGVSIZE                      0xBFFE369C
#define JPEG_HUFF_BITSTREAM                      0xBFFE36A0
#define JPEG_HUFF_BITS_DMA_OFFSET                0xBFFE36A4
#define JPEG_HUFF_WR_HUFF_INFO                   0xBFFE36A8
#define JPEG_HUFF_BITS_INFO                      0xBFFE36AC
#define JPEG_HUFF_RD_HUFF_INFO                   0xBFFE36B0
#define JPEG_HUFF_DMA_OFFSET_0                   0xBFFE36B4
#define JPEG_HUFF_DMA_OFFSET_1                   0xBFFE36B8
#define JPEG_HUFF_ACVAL_OFFSET_0                 0xBFFE36BC
#define JPEG_HUFF_ACVAL_OFFSET_1                 0xBFFE36C0
#define JPEG_HUFF_ACVAL_OFFSET_2                 0xBFFE36C4
#define JPEG_HUFF_ACVAL_OFFSET_3                 0xBFFE36C8
#define JPEG_HUFF_WR_DC_01                       0xBFFE36CC
#define JPEG_HUFF_WR_DC_23                       0xBFFE36D0
#define JPEG_HUFF_WR_ACVAL_0                     0xBFFE36D4
#define JPEG_HUFF_WR_ACVAL_1                     0xBFFE36D8
#define JPEG_HUFF_WR_ACVAL_2                     0xBFFE36DC
#define JPEG_HUFF_WR_ACVAL_3                     0xBFFE36E0
#define JPEG_HUFF_RD_ADDR                        0xBFFE36E4
#define JPEG_HUFF_RD_VAL                         0xBFFE36E8
#define JPEG_HUFF_PROBE                          0xBFFE36EC
#define JR_CONTROL                               0xBFFE36F0
#define JR_STATUS                                0xBFFE36F4
#define JR_REG_NUM                               0xBFFE36F8
#define JR_REG_DATA                              0xBFFE36FC
#define JDM_MODE                                 0xBFFE3700
#define JDM_STATUS                               0xBFFE3704
#define JDM_DMA1_MODE                            0xBFFE3708
#define JDM_DMA1_XADDR                           0xBFFE370C
#define JDM_DMA1_YADDR                           0xBFFE3710
#define JDM_DMA1_DONE                            0xBFFE3714
#define JDM_DMA1_START_ADDR                      0xBFFE3718
#define JDM_DMA1_BLOCK_NUM                       0xBFFE371C
#define G110_RESERVED_0                          0xBFFE3720
#define JDM_JPEG_OFFSET                          0xBFFE3774
#define G110_RESERVED_1                          0xBFFE3778
#define JPEG_INVQ_QMX_PAR                        0xBFFE3780
#define JPEG_INVQ_MODE                           0xBFFE3784
#define JPEG_INVQ_CHKSUM                         0xBFFE3788
#define G111_RESERVED_0                          0xBFFE378C
#define PNG_DEC_MODE                             0xBFFE3800
#define PNG_BS_STR_ADDR_M                        0xBFFE3804
#define PNG_BS_STR_ADDR_L                        0xBFFE3808
#define PNG_BS_END_ADDR_M                        0xBFFE380C
#define PNG_BS_END_ADDR_L                        0xBFFE3810
#define PNG_BS_BUF_ADDR                          0xBFFE3814
#define PNG_BS_OFFSET                            0xBFFE3818
#define PNG_BS_USED_CNT                          0xBFFE381C
#define PNG_BS_USED_BIT                          0xBFFE3820
#define PNG_DEC_CTRL                             0xBFFE3824
#define PNG_IMG_WIDTH                            0xBFFE3828
#define PNG_IMG_HEIGHT                           0xBFFE382C
#define PNG_IMG_TYPE                             0xBFFE3830
#define PNG_CHUNK_SIZE_M                         0xBFFE3834
#define PNG_CHUNK_SIZE_L                         0xBFFE3838
#define PNG_BLK_INFO                             0xBFFE383C
#define PNG_HUF_TB_ADDR                          0xBFFE3840
#define PNG_HUF_TB_CTRL                          0xBFFE3844
#define PNG_HUF_TB_DATA                          0xBFFE3848
#define PNG_INTERRUPT                            0xBFFE384C
#define PNG_SCL_EXT_ADDR_M                       0xBFFE3850
#define PNG_SCL_EXT_ADDR_L                       0xBFFE3854
#define PNG_SCL_BUF_ADDR                         0xBFFE3858
#define PNG_BW_EXT_ADDR_M                        0xBFFE385C
#define PNG_BW_EXT_ADDR_L                        0xBFFE3860
#define PNG_REM_CHUNK_SIZE_M                     0xBFFE3864
#define PNG_REM_CHUNK_SIZE_L                     0xBFFE3868
#define PNG_PXL_EXT_ADDR_M                       0xBFFE386C
#define PNG_PXL_EXT_ADDR_L                       0xBFFE3870
#define PNG_PXL_LINE                             0xBFFE3874
#define PNG_PROBE_ADDR                           0xBFFE3878
#define PNG_PROBE_VALUE                          0xBFFE387C
#define G113_RESERVED                            0xBFFE3880
#define IDE_HOST_DMA_W_PTR_OFF_15_00             0xBFFE3900
#define IDE_HOST_DMA_R_PTR_OFF_15_00             0xBFFE3904
#define IDE_HOST_DMA_W_BUF_SIZE_15_00            0xBFFE3908
#define IDE_HOST_DMA_R_BUF_SIZE_15_00            0xBFFE390C
#define IDE_HOST_DMA_W_ADDR_25_10                0xBFFE3910
#define IDE_HOST_DMA_W_ADDR_09_00                0xBFFE3914
#define IDE_HOST_DMA_WB_ADDR_25_10               0xBFFE3918
#define IDE_HOST_DMA_R_ADDR_25_10                0xBFFE391C
#define IDE_HOST_DMA_R_ADDR_09_00                0xBFFE3920
#define G114_RESERVED_0                          0xBFFE3924
#define IDE_HOST_DMA_W_PTR_OFF_21_16             0xBFFE3928
#define IDE_HOST_DMA_R_PTR_OFF_21_16             0xBFFE392C
#define IDE_HOST_DMA_W_BUF_SIZE_21_16            0xBFFE3930
#define IDE_HOST_DMA_R_BUF_SIZE_21_16            0xBFFE3934
#define IDE_HOST_DMA_W_ADDR_31_26                0xBFFE3938
#define IDE_HOST_DMA_R_ADDR_31_26                0xBFFE393C
#define G114_RESERVED_1                          0xBFFE3940
#define IDE_HOST_DMA_WB_ADDR_31_26               0xBFFE394C
#define IDE_HOST_CF_CONFIG                       0xBFFE3950
#define G114_RESERVED_2                          0xBFFE3954
#define IDE_HOST_ATA_INT_FLAG                    0xBFFE3980
#define IDE_HOST_ATA_DATA_LEN                    0xBFFE3984
#define IDE_HOST_ATA_DATA_BLK                    0xBFFE3988
#define IDE_HOST_ATA_CONFIG                      0xBFFE398C
#define G115_RESERVED_0                          0xBFFE3990
#define IDE_HOST_ATA_DMA_TCYC                    0xBFFE3998
#define IDE_HOST_ATA_DMA_TRP                     0xBFFE399C
#define G115_RESERVED_1                          0xBFFE39A0
#define IDE_HOST_ATA_TIMING_T0                   0xBFFE39B0
#define IDE_HOST_ATA_TIMING_T1                   0xBFFE39B4
#define IDE_HOST_ATA_ALT_STAT                    0xBFFE39B8
#define IDE_HOST_ATA_TIMING_T2                   0xBFFE39BC
#define IDE_HOST_ATA_DATA                        0xBFFE39C0
#define IDE_HOST_ATA_ERROR                       0xBFFE39C4
#define IDE_HOST_ATA_SEC_CNT                     0xBFFE39C8
#define IDE_HOST_ATA_LBA_LO                      0xBFFE39CC
#define IDE_HOST_ATA_LBA_MI                      0xBFFE39D0
#define IDE_HOST_ATA_LBA_HI                      0xBFFE39D4
#define IDE_HOST_ATA_DEVICE                      0xBFFE39D8
#define IDE_HOST_ATA_STAT                        0xBFFE39DC
#define G115_RESERVED_2                          0xBFFE39E0
#define G116_RESERVED                            0xBFFE3A00
#define G117_RESERVED                            0xBFFE3A80
#define CPS_CSS_RST                              0xBFFE3B00
#define CPS_CSS_CTRL                             0xBFFE3B04
#define CPS_CSS_SW_CMD                           0xBFFE3B08
#define CPS_CSS_SW_CMD_ST                        0xBFFE3B0C
#define CPS_CSS_DISC_KEY                         0xBFFE3B10
#define CPS_CSS_SW_DATAIN                        0xBFFE3B14
#define CPS_CSS_SW_DATAOUT                       0xBFFE3B18
#define CPS_CSS_SW_TK_ADDR                       0xBFFE3B1C
#define CPS_CSS_SW_TK                            0xBFFE3B20
#define CPS_CSS_TK_ADDR                          0xBFFE3B24
#define CPS_CSS_TK                               0xBFFE3B28
#define CPS_CSS_TK_PW                            0xBFFE3B2C
#define G118_RESERVED_0                          0xBFFE3B30
#define CPS_KEY_RST                              0xBFFE3B40
#define CPS_OTP_CTRL                             0xBFFE3B44
#define CPS_OTP_CMD                              0xBFFE3B48
#define CPS_OTP_CMD_ST                           0xBFFE3B4C
#define CPS_OTP_READ_ADDR                        0xBFFE3B50
#define CPS_OTP_READ_DATA                        0xBFFE3B54
#define CPS_FLASH_CMD                            0xBFFE3B58
#define CPS_FLASH_CMD_ST                         0xBFFE3B5C
#define CPS_FLASH_DATAIN_ADDR                    0xBFFE3B60
#define CPS_FLASH_DATAIN                         0xBFFE3B64
#define CPS_FLASH_DATAOUT_ADDR                   0xBFFE3B68
#define CPS_FLASH_DATAOUT                        0xBFFE3B6C
#define CPS_BD_DATAIN_ADDR                       0xBFFE3B70
#define CPS_BD_DATAIN                            0xBFFE3B74
#define CPS_BD_DATAOUT_ADDR                      0xBFFE3B78
#define CPS_BD_DATAOUT                           0xBFFE3B7C
#define CPS_C2_RST                               0xBFFE3B80
#define CPS_C2_CTRL                              0xBFFE3B84
#define CPS_C2_SW_CMD                            0xBFFE3B88
#define CPS_C2_SW_CMD_ST                         0xBFFE3B8C
#define CPS_C2_SW_KEY_ADDR                       0xBFFE3B90
#define CPS_C2_SW_KEY                            0xBFFE3B94
#define CPS_C2_SW_DATAIN_ADDR                    0xBFFE3B98
#define CPS_C2_SW_DATAIN                         0xBFFE3B9C
#define CPS_C2_SW_DATAOUT_ADDR                   0xBFFE3BA0
#define CPS_C2_SW_DATAOUT                        0xBFFE3BA4
#define G119_RESERVED_0                          0xBFFE3BA8
#define CPS_AACS0_RST                            0xBFFE3C00
#define CPS_AACS0_CTRL                           0xBFFE3C04
#define CPS_AACS0_FILELEN_LOW                    0xBFFE3C08
#define CPS_AACS0_FILELEN_HIGH                   0xBFFE3C0C
#define CPS_AACS0_SHA1_DATAOUT_ADDR              0xBFFE3C10
#define CPS_AACS0_SHA1_DATAOUT                   0xBFFE3C14
#define CPS_AACS0_AESH_DATAOUT_ADDR              0xBFFE3C18
#define CPS_AACS0_AESH_DATAOUT                   0xBFFE3C1C
#define CPS_AACS0_SW_CMD                         0xBFFE3C20
#define CPS_AACS0_SW_CMD_ST                      0xBFFE3C24
#define CPS_AACS0_SW_KEY_ADDR                    0xBFFE3C28
#define CPS_AACS0_SW_KEY                         0xBFFE3C2C
#define CPS_AACS0_SW_DATAIN1_ADDR                0xBFFE3C30
#define CPS_AACS0_SW_DATAIN1                     0xBFFE3C34
#define CPS_AACS0_SW_DATAIN2_ADDR                0xBFFE3C38
#define CPS_AACS0_SW_DATAIN2                     0xBFFE3C3C
#define CPS_AACS0_SW_DATAOUT_ADDR                0xBFFE3C40
#define CPS_AACS0_SW_DATAOUT                     0xBFFE3C44
#define G120_RESERVED_0                          0xBFFE3C48
#define CPS_AACS1_RST                            0xBFFE3C80
#define CPS_AACS1_CTRL                           0xBFFE3C84
#define CPS_AACS1_FILELEN_LOW                    0xBFFE3C88
#define CPS_AACS1_FILELEN_HIGH                   0xBFFE3C8C
#define CPS_AACS1_SHA1_DATAOUT_ADDR              0xBFFE3C90
#define CPS_AACS1_SHA1_DATAOUT                   0xBFFE3C94
#define CPS_AACS1_AESH_DATAOUT_ADDR              0xBFFE3C98
#define CPS_AACS1_AESH_DATAOUT                   0xBFFE3C9C
#define CPS_AACS1_SW_CMD                         0xBFFE3CA0
#define CPS_AACS1_SW_CMD_ST                      0xBFFE3CA4
#define CPS_AACS1_SW_KEY_ADDR                    0xBFFE3CA8
#define CPS_AACS1_SW_KEY                         0xBFFE3CAC
#define CPS_AACS1_SW_DATAIN1_ADDR                0xBFFE3CB0
#define CPS_AACS1_SW_DATAIN1                     0xBFFE3CB4
#define CPS_AACS1_SW_DATAIN2_ADDR                0xBFFE3CB8
#define CPS_AACS1_SW_DATAIN2                     0xBFFE3CBC
#define CPS_AACS1_SW_DATAOUT_ADDR                0xBFFE3CC0
#define CPS_AACS1_SW_DATAOUT                     0xBFFE3CC4
#define G121_RESERVED_0                          0xBFFE3CC8
#define CPS_DMA0_RST                             0xBFFE3D00
#define CPS_DMA0_W_OFFSET_31_26                  0xBFFE3D04
#define CPS_DMA0_W_OFFSET_25_10                  0xBFFE3D08
#define CPS_DMA0_W_BUFSIZE_31_26                 0xBFFE3D0C
#define CPS_DMA0_W_BUFSIZE_25_10                 0xBFFE3D10
#define CPS_DMA0_W_BUFSIZE_09_00                 0xBFFE3D14
#define CPS_DMA0_W_POINTER_31_26                 0xBFFE3D18
#define CPS_DMA0_W_POINTER_25_10                 0xBFFE3D1C
#define CPS_DMA0_W_POINTER_09_00                 0xBFFE3D20
#define CPS_DMA0_W_BARRIER_31_26                 0xBFFE3D24
#define CPS_DMA0_W_BARRIER_25_10                 0xBFFE3D28
#define CPS_DMA0_R_OFFSET_31_26                  0xBFFE3D2C
#define CPS_DMA0_R_OFFSET_25_10                  0xBFFE3D30
#define CPS_DMA0_R_BUFSIZE_31_26                 0xBFFE3D34
#define CPS_DMA0_R_BUFSIZE_25_10                 0xBFFE3D38
#define CPS_DMA0_R_BUFSIZE_09_00                 0xBFFE3D3C
#define CPS_DMA0_R_POINTER_31_26                 0xBFFE3D40
#define CPS_DMA0_R_POINTER_25_10                 0xBFFE3D44
#define CPS_DMA0_R_POINTER_09_00                 0xBFFE3D48
#define CPS_DMA0_CTRL                            0xBFFE3D4C
#define CPS_DMA0_EN                              0xBFFE3D50
#define CPS_DMA0_SECTLEN_LOW                     0xBFFE3D54
#define CPS_DMA0_SECTLEN_HIGH                    0xBFFE3D58
#define CPS_DMA0_SECTOR_NUM                      0xBFFE3D5C
#define G122_RESERVED_0                          0xBFFE3D60
#define CPS_DMA1_RST                             0xBFFE3D80
#define CPS_DMA1_W_OFFSET_31_26                  0xBFFE3D84
#define CPS_DMA1_W_OFFSET_25_10                  0xBFFE3D88
#define CPS_DMA1_W_BUFSIZE_31_26                 0xBFFE3D8C
#define CPS_DMA1_W_BUFSIZE_25_10                 0xBFFE3D90
#define CPS_DMA1_W_BUFSIZE_09_00                 0xBFFE3D94
#define CPS_DMA1_W_POINTER_31_26                 0xBFFE3D98
#define CPS_DMA1_W_POINTER_25_10                 0xBFFE3D9C
#define CPS_DMA1_W_POINTER_09_00                 0xBFFE3DA0
#define CPS_DMA1_W_BARRIER_31_26                 0xBFFE3DA4
#define CPS_DMA1_W_BARRIER_25_10                 0xBFFE3DA8
#define CPS_DMA1_R_OFFSET_31_26                  0xBFFE3DAC
#define CPS_DMA1_R_OFFSET_25_10                  0xBFFE3DB0
#define CPS_DMA1_R_BUFSIZE_31_26                 0xBFFE3DB4
#define CPS_DMA1_R_BUFSIZE_25_10                 0xBFFE3DB8
#define CPS_DMA1_R_BUFSIZE_09_00                 0xBFFE3DBC
#define CPS_DMA1_R_POINTER_31_26                 0xBFFE3DC0
#define CPS_DMA1_R_POINTER_25_10                 0xBFFE3DC4
#define CPS_DMA1_R_POINTER_09_00                 0xBFFE3DC8
#define CPS_DMA1_CTRL                            0xBFFE3DCC
#define CPS_DMA1_EN                              0xBFFE3DD0
#define CPS_DMA1_SECTLEN_LOW                     0xBFFE3DD4
#define CPS_DMA1_SECTLEN_HIGH                    0xBFFE3DD8
#define CPS_DMA1_SECTOR_NUM                      0xBFFE3DDC
#define G123_RESERVED_0                          0xBFFE3DE0
#define OTP_CTRL                                 0xBFFE3E00
#define OTP_CMD                                  0xBFFE3E04
#define OTP_CMD_SET                              0xBFFE3E08
#define OTP_ADDR                                 0xBFFE3E0C
#define OTP_PGM_CNT                              0xBFFE3E10
#define OTP_READ_DATA_0                          0xBFFE3E14
#define G124_RESERVED_0                          0xBFFE3E18
#define OTP_WRITE_DATA_0                         0xBFFE3E24
#define G124_RESERVED_1                          0xBFFE3E28
#define OTP_STATE_STATUS                         0xBFFE3E34
#define OTP_GCLK_CTRL                            0xBFFE3E38
#define G124_RESERVED_2                          0xBFFE3E3C
#define OTP_GPIO_CTRL                            0xBFFE3E40
#define OTP_GPIO_ADR_MODE                        0xBFFE3E44
#define OTP_STATUS                               0xBFFE3E48
#define OTP_MODE                                 0xBFFE3E4C
#define OTP_RR_SR_0                              0xBFFE3E50
#define G124_RESERVED_3                          0xBFFE3E54
#define OTP_INIT_DATA                            0xBFFE3E60
#define SERVO_ADDR                               0xBFFE3E80
#define SERVO_WDATA                              0xBFFE3E84
#define SERVO_RDATA                              0xBFFE3E88
#define SERVO_SAMPLE_CTRL                        0xBFFE3E8C
#define SERVO_INTR_ADDR                          0xBFFE3E90
#define SERVO_INTR_WDATA                         0xBFFE3E94
#define SERVO_INTR_RDATA                         0xBFFE3E98
#define SERVO_DEC_ADDR                           0xBFFE3E9C
#define SERVO_DEC_WDATA                          0xBFFE3EA0
#define SERVO_DEC_RDATA                          0xBFFE3EA4
#define SERVO_DIS_REGISTER_TIMEOUT               0xBFFE3EA8
#define G125_RESERVED_0                          0xBFFE3EAC
#define SERVO_SDRAMIF_TBYA                       0xBFFE3F00
#define G126_RESERVED_0                          0xBFFE3F04
#define SERVO_ATA_REGIF_ADDR                     0xBFFE3F80
#define SERVO_ATA_REGIF_WDATA                    0xBFFE3F84
#define SERVO_ATA_REGIF_RDTA                     0xBFFE3F88
#define SERVO_ATA_REGIF_INTR_ADDR                0xBFFE3F8C
#define SERVO_ATA_REGIF_INTR_WDATA               0xBFFE3F90
#define SERVO_ATA_REGIF_INTR_RDATA               0xBFFE3F94
#define G127_RESERVED_0                          0xBFFE3F98
#define G128_RESERVED                            0xBFFE4000
#define CARD_MEDIATYPE                           0xBFFE4080
#define G129_RESERVED_0                          0xBFFE4084
#define CARD_CPU_PAGE_CNT                        0xBFFE4088
#define CARD_FM_PAGE_CNT                         0xBFFE408C
#define CARD_RING_PAGE_LIMIT                     0xBFFE4090
#define G129_RESERVED_1                          0xBFFE4094
#define G130_RESERVED                            0xBFFE4100
#define G131_RESERVED_0                          0xBFFE4180
#define SD_RST                                   0xBFFE41C0
#define SD_CONFIG                                0xBFFE41C4
#define SD_CTRL                                  0xBFFE41C8
#define SD_STATUS0                               0xBFFE41CC
#define SD_STATUS1                               0xBFFE41D0
#define SD_BLOCKSIZE                             0xBFFE41D4
#define SD_HW_CONFIG                             0xBFFE41D8
#define SD_TIMING_CONFIG0                        0xBFFE41DC
#define SD_TIMING_CONFIG1                        0xBFFE41E0
#define SD_PIODATATX                             0xBFFE41E4
#define SD_PIODATARX                             0xBFFE41E8
#define SD_CMDBUF                                0xBFFE41EC
#define SD_RSPBUF                                0xBFFE4200
#define SD_CRC7BUF                               0xBFFE4218
#define SD_CRC16BUF0LSB                          0xBFFE421C
#define SD_HW_STATE                              0xBFFE4220
#define SD_CRC16BUF1LSB                          0xBFFE4224
#define SD_HW_CMD13_RCA                          0xBFFE4228
#define SD_CRC16BUF2LSB                          0xBFFE422C
#define SD_TX_DUMMY_NUM                          0xBFFE4230
#define SD_CRC16BUF3LSB                          0xBFFE4234
#define G132_RESERVED_0                          0xBFFE4238
#define SD_CRC16FLAG                             0xBFFE423C
#define MS_PIODMARST                             0xBFFE4240
#define MS_CMD                                   0xBFFE4244
#define G132_RESERVED_1                          0xBFFE4248
#define MS_HW_STATE                              0xBFFE424C
#define MS_MODESPEED                             0xBFFE4250
#define MS_TIMOUT                                0xBFFE4254
#define MS_STATE1                                0xBFFE4258
#define MS_STATE2                                0xBFFE425C
#define MS_RDDATA                                0xBFFE4260
#define MS_CRCBUFLSB                             0xBFFE4270
#define MS_CRCBUFMSB                             0xBFFE4274
#define MS_CRCERROR                              0xBFFE4278
#define MS_PIORDY                                0xBFFE427C
#define MS_WD_DATA                               0xBFFE4280
#define G133_RESERVED_0                          0xBFFE42C0
#define G134_RESERVED                            0xBFFE4300
#define G135_RESERVED                            0xBFFE4380
#define DMA_DATA                                 0xBFFE4400
#define DMA_SRCDST                               0xBFFE4404
#define DMA_SIZE                                 0xBFFE4408
#define DMA_HW_STOP_RST                          0xBFFE440C
#define DMA_CTRL                                 0xBFFE4410
#define DMA_BASE_ADDRL                           0xBFFE4414
#define DMA_BASE_ADDRH                           0xBFFE4418
#define DMA_HW_EN                                0xBFFE441C
#define DMA_HW_PAGE_ADDRL                        0xBFFE4420
#define DMA_HW_PAGE_ADDRH                        0xBFFE4424
#define DMA_HW_PAGE_ADDRL1                       0xBFFE4428
#define DMA_HW_PAGE_ADDRH1                       0xBFFE442C
#define DMA_HW_PAGE_ADDRL2                       0xBFFE4430
#define DMA_HW_PAGE_ADDRH2                       0xBFFE4434
#define DMA_HW_PAGE_ADDRL3                       0xBFFE4438
#define DMA_HW_PAGE_ADDRH3                       0xBFFE443C
#define DMA_HW_PAGE_NUM0                         0xBFFE4440
#define DMA_HW_PAGE_NUM1                         0xBFFE4444
#define DMA_HW_PAGE_NUM2                         0xBFFE4448
#define DMA_HW_PAGE_NUM3                         0xBFFE444C
#define DMA_HW_BLOCK_NUM                         0xBFFE4450
#define DMA_START                                0xBFFE4454
#define DMA_HW_PAGE_CNT                          0xBFFE4458
#define DMA_CMP                                  0xBFFE445C
#define DMA_CMPEN                                0xBFFE4460
#define G136_RESERVED_0                          0xBFFE4464
#define DMA_HW_WAIT_NUML                         0xBFFE4468
#define DMA_HW_WAIT_NUMH                         0xBFFE446C
#define DMA_HW_DELAY_NUM                         0xBFFE4470
#define G136_RESERVED_1                          0xBFFE4474
#define NAND_DMA_DATA                            0xBFFE4480
#define NAND_DMA_SRCDST                          0xBFFE4484
#define NAND_DMA_SIZE                            0xBFFE4488
#define NAND_DMA_STOP_RST                        0xBFFE448C
#define NAND_DMA_IDLE                            0xBFFE4490
#define NAND_DMA_BASE_ADDR                       0xBFFE4494
#define NAND_DMA_BASE_ADDR_SPR                   0xBFFE4498
#define NAND_DMA_HW_EN                           0xBFFE449C
#define G137_RESERVED_0                          0xBFFE44A0
#define NAND_DMA_HW_PAGE_NUM0                    0xBFFE44C0
#define NAND_DMA_HW_PAGE_NUM1                    0xBFFE44C4
#define NAND_DMA_HW_PAGE_NUM2                    0xBFFE44C8
#define NAND_DMA_HW_PAGE_NUM3                    0xBFFE44CC
#define NAND_DMA_HW_BLOCK_NUM                    0xBFFE44D0
#define NAND_DMA_START                           0xBFFE44D4
#define NAND_DMA_HW_PAGE_CNT                     0xBFFE44D8
#define NAND_DMA_CMP                             0xBFFE44DC
#define NAND_DMA_CMP_EN                          0xBFFE44E0
#define G137_RESERVED_1                          0xBFFE44E4
#define NAND_DMA_HW_WAIT_NUM                     0xBFFE44E8
#define G137_RESERVED_2                          0xBFFE44EC
#define NAND_DMA_HW_DELAY_NUM                    0xBFFE44F0
#define G137_RESERVED_3                          0xBFFE44F4
#define NAND_DATA                                0xBFFE4500
#define NAND_CON_PIO_NORMALDMA                   0xBFFE4504
#define NAND_CON_HW_DMA                          0xBFFE4508
#define NAND_WR_TIMING                           0xBFFE450C
#define NAND_RD_TIMING                           0xBFFE4510
#define NAND_SIGNAL                              0xBFFE4514
#define NAND_COLADDR                             0xBFFE4518
#define NAND_ROWADDR0                            0xBFFE451C
#define NAND_CPU_PAGE_CNT                        0xBFFE4520
#define NAND_DMA_PAGE_CNT                        0xBFFE4524
#define NAND_RING_PAGE_LIMIT                     0xBFFE4528
#define G138_RESERVED_0                          0xBFFE452C
#define NAND_PAGE_SIZE                           0xBFFE4530
#define NAND_ROWADDR1                            0xBFFE4534
#define NAND_ROWADDR2                            0xBFFE4538
#define NAND_ROWADDR3                            0xBFFE453C
#define NAND_STATUS_EN                           0xBFFE4540
#define NAND_DES_PARA                            0xBFFE4544
#define G138_RESERVED_1                          0xBFFE4548
#define G139_RESERVED_0                          0xBFFE4580
#define NAND_BCH_CON                             0xBFFE4584
#define NAND_BCH_STATUS_0                        0xBFFE4588
#define NAND_BCH_STATUS_1                        0xBFFE458C
#define NAND_BCH_CORRECT_BIT                     0xBFFE4590
#define G139_RESERVED_1                          0xBFFE4594
#define NAND_BCH_ECC_LOC                         0xBFFE45A4
#define G139_RESERVED_2                          0xBFFE45A8
#define NAND_BCH_ECC_PTY0                        0xBFFE45AC
#define NAND_BCH_ECC_PTY4                        0xBFFE45B0
#define NAND_BCH_ECC_PTY8                        0xBFFE45B4
#define NAND_BCH_ECC_PTY12                       0xBFFE45B8
#define NAND_BCH_ECC_PTY16                       0xBFFE45BC
#define NAND_BCH_ECC_PTY20                       0xBFFE45C0
#define NAND_BCH_ECC_PTY24                       0xBFFE45C4
#define NAND_BCH_ECC_PTY28                       0xBFFE45C8
#define NAND_BCH_ECC_PTY32                       0xBFFE45CC
#define NAND_BCH_ECC_PTY36                       0xBFFE45D0
#define NAND_BCH_ECC_PTY40                       0xBFFE45D4
#define NAND_BCH_ECC_PTY44                       0xBFFE45D8
#define NAND_BCH_ECC_PTY48                       0xBFFE45DC
#define NAND_BCH_ECC_PTY52                       0xBFFE45E0
#define NAND_BCH_ECC_PTY56                       0xBFFE45E4
#define NAND_BCH_ECC_PTY60                       0xBFFE45E8
#define NAND_BCH_ECC_PTY64                       0xBFFE45EC
#define NAND_BCH_ECC_PTY68                       0xBFFE45F0
#define G139_RESERVED_3                          0xBFFE45F4
#define SDIO_DMA_DATA                            0xBFFE4600
#define SDIO_SRC_DES                             0xBFFE4604
#define SDIO_DMA_SIZE                            0xBFFE4608
#define SDIO_HW_DMA_0                            0xBFFE460C
#define SDIO_DMA_CTL_0                           0xBFFE4610
#define SDIO_DMA_ADDRL                           0xBFFE4614
#define SDIO_DMA_ADDRH                           0xBFFE4618
#define SDIO_HW_DMA_1                            0xBFFE461C
#define SDIO_PAGE_ADDRL                          0xBFFE4620
#define SDIO_PAGE_ADDRH                          0xBFFE4624
#define G140_RESERVED_0                          0xBFFE4628
#define SDIO_PAGE_NUM                            0xBFFE4640
#define G140_RESERVED_1                          0xBFFE4644
#define SDIO_BLOCK_NUM                           0xBFFE4650
#define SDIO_DMA_START                           0xBFFE4654
#define SDIO_HW_DMA_CNT                          0xBFFE4658
#define SDIO_DMA_CPL                             0xBFFE465C
#define SDIO_INT_EN                              0xBFFE4660
#define SDIO_DMA_CTL_1                           0xBFFE4664
#define SDIO_WAIT_NUML                           0xBFFE4668
#define SDIO_WAIT_NUMH                           0xBFFE466C
#define SDIO_DEL_NUM                             0xBFFE4670
#define G140_RESERVED_2                          0xBFFE4674
#define SDIO_RST                                 0xBFFE4680
#define SDIO_CFG                                 0xBFFE4684
#define SDIO_TRIG                                0xBFFE4688
#define SDIO_STAT                                0xBFFE468C
#define SDIO_BLK_SIZE                            0xBFFE4694
#define SDIO_HW_DMA                              0xBFFE4698
#define SDIO_TX_BUF                              0xBFFE46A4
#define SDIO_RX_BUF                              0xBFFE46A8
#define SDIO_CMD_1                               0xBFFE46AC
#define SDIO_CMD_2                               0xBFFE46B0
#define SDIO_CMD_3                               0xBFFE46B4
#define SDIO_CMD_4                               0xBFFE46B8
#define SDIO_CMD_5                               0xBFFE46BC
#define SDIO_RSP_1                               0xBFFE46C0
#define SDIO_RSP_2                               0xBFFE46C4
#define SDIO_RSP_3                               0xBFFE46C8
#define SDIO_RSP_4                               0xBFFE46CC
#define SDIO_RSP_5                               0xBFFE46D0
#define SDIO_RSP_6                               0xBFFE46D4
#define SDIO_CRC_7                               0xBFFE46D8
#define SDIO_CRC16_0                             0xBFFE46DC
#define SDIO_HW_STAT                             0xBFFE46E0
#define SDIO_CRC16_1                             0xBFFE46E4
#define G141_RESERVED_0                          0xBFFE46E8
#define SDIO_CRC16_2                             0xBFFE46EC
#define G141_RESERVED_1                          0xBFFE46F0
#define SDIO_CRC16_3                             0xBFFE46F4
#define SDIO_INT_STAT                            0xBFFE46F8
#define SDIO_CRC16_STAT                          0xBFFE46FC
#define OHCI_REVISION                            0xBFFE4700
#define OHCI_CONTROL                             0xBFFE4704
#define OHCI_COMMAND_STATUS                      0xBFFE4708
#define OHCI_INTR_STATUS                         0xBFFE470C
#define OHCI_INTR_ENABLE                         0xBFFE4710
#define OHCI_INTR_DISABLE                        0xBFFE4714
#define OHCI_HCCA                                0xBFFE4718
#define OHCI_PRD_CURRENT_ED                      0xBFFE471C
#define OHCI_CTRL_HEAD_ED                        0xBFFE4720
#define OHCI_CTRL_CURRENT_ED                     0xBFFE4724
#define OHCI_BULK_HEAD_ED                        0xBFFE4728
#define OHCI_BULK_CURRENT_ED                     0xBFFE472C
#define OHCI_DONE_HEAD                           0xBFFE4730
#define OHCI_FRAME_INTERVAL                      0xBFFE4734
#define OHCI_FRAME_REMAINING                     0xBFFE4738
#define OHCI_FRAME_NUMBER                        0xBFFE473C
#define OHCI_PRD_START                           0xBFFE4740
#define OHCI_LS_THRESHOLD                        0xBFFE4744
#define OHCI_RH_DESC_A                           0xBFFE4748
#define OHCI_RH_DESC_B                           0xBFFE474C
#define OHCI_RH_STATUS                           0xBFFE4750
#define OHCI_RH_PORT_STATUS                      0xBFFE4754
#define G142_RESERVED_0                          0xBFFE4758
#define OHCI_VERSION_CTRL                        0xBFFE4760
#define OHCI_GENERAL_CTRL                        0xBFFE4764
#define OHCI_DEBUG                               0xBFFE4768
#define G142_RESERVED_1                          0xBFFE476C
#define EHCI_LEN_REV                             0xBFFE4780
#define EHCI_SPARAMS                             0xBFFE4784
#define EHCI_CPARAMS                             0xBFFE4788
#define EHCI_PORTROUTE                           0xBFFE478C
#define G143_RESERVED_0                          0xBFFE4790
#define EHCI_USBCMD                              0xBFFE47A0
#define EHCI_USBSTS                              0xBFFE47A4
#define EHCI_USBINTR                             0xBFFE47A8
#define EHCI_FRAMEIDX                            0xBFFE47AC
#define EHCI_CTRL_DS_SEGMENT                     0xBFFE47B0
#define EHCI_PRD_LISTBASE                        0xBFFE47B4
#define EHCI_ASYNC_LISTADDR                      0xBFFE47B8
#define G143_RESERVED_1                          0xBFFE47BC
#define EHCI_CONFIG                              0xBFFE47E0
#define EHCI_PORTSC                              0xBFFE47E4
#define G143_RESERVED_2                          0xBFFE47E8
#define EHCI_VERSION_CTRL                        0xBFFE47EC
#define EHCI_GENERAL_CTRL                        0xBFFE47F0
#define EHCI_USB_DEBUG                           0xBFFE47F4
#define EHCI_SYS_DEBUG                           0xBFFE47F8
#define G143_RESERVED_3                          0xBFFE47FC
#define OHCI1_REVISION                           0xBFFE4800
#define OHCI1_CONTROL                            0xBFFE4804
#define OHCI1_COMMAND_STATUS                     0xBFFE4808
#define OHCI1_INTR_STATUS                        0xBFFE480C
#define OHCI1_INTR_ENABLE                        0xBFFE4810
#define OHCI1_INTR_DISABLE                       0xBFFE4814
#define OHCI1_HCCA                               0xBFFE4818
#define OHCI1_PRD_CURRENT_ED                     0xBFFE481C
#define OHCI1_CTRL_HEAD_ED                       0xBFFE4820
#define OHCI1_CTRL_CURRENT_ED                    0xBFFE4824
#define OHCI1_BULK_HEAD_ED                       0xBFFE4828
#define OHCI1_BULK_CURRENT_ED                    0xBFFE482C
#define OHCI1_DONE_HEAD                          0xBFFE4830
#define OHCI1_FRAME_INTERVAL                     0xBFFE4834
#define OHCI1_FRAME_REMAINING                    0xBFFE4838
#define OHCI1_FRAME_NUMBER                       0xBFFE483C
#define OHCI1_PRD_START                          0xBFFE4840
#define OHCI1_LS_THRESHOLD                       0xBFFE4844
#define OHCI1_RH_DESC_A                          0xBFFE4848
#define OHCI1_RH_DESC_B                          0xBFFE484C
#define OHCI1_RH_STATUS                          0xBFFE4850
#define OHCI1_RH_PORT_STATUS                     0xBFFE4854
#define G144_RESERVED_0                          0xBFFE4858
#define OHCI1_VERSION_CTRL                       0xBFFE4860
#define OHCI1_GENERAL_CTRL                       0xBFFE4864
#define OHCI1_DEBUG                              0xBFFE4868
#define G144_RESERVED_1                          0xBFFE486C
#define EHCI1_LEN_REV                            0xBFFE4880
#define EHCI1_SPARAMS                            0xBFFE4884
#define EHCI1_CPARAMS                            0xBFFE4888
#define EHCI1_PORTROUTE                          0xBFFE488C
#define G145_RESERVED_0                          0xBFFE4890
#define EHCI1_USBCMD                             0xBFFE48A0
#define EHCI1_USBSTS                             0xBFFE48A4
#define EHCI1_USBINTR                            0xBFFE48A8
#define EHCI1_FRAMEIDX                           0xBFFE48AC
#define EHCI1_CTRL_DS_SEGMENT                    0xBFFE48B0
#define EHCI1_PRD_LISTBASE                       0xBFFE48B4
#define EHCI1_ASYNC_LISTADDR                     0xBFFE48B8
#define G145_RESERVED_1                          0xBFFE48BC
#define EHCI1_CONFIG                             0xBFFE48E0
#define EHCI1_PORTSC                             0xBFFE48E4
#define G145_RESERVED_2                          0xBFFE48E8
#define EHCI1_VERSION_CTRL                       0xBFFE48EC
#define EHCI1_GENERAL_CTRL                       0xBFFE48F0
#define EHCI1_USB_DEBUG                          0xBFFE48F4
#define EHCI1_SYS_DEBUG                          0xBFFE48F8
#define G145_RESERVED_3                          0xBFFE48FC
#define USB_DMA_VERSION                          0xBFFE4900
#define USB_DMA_CTRL                             0xBFFE4904
#define USB_DMA_TIMES                            0xBFFE4908
#define USB_DMA_LEN                              0xBFFE490C
#define USB_DMA_ADDR                             0xBFFE4910
#define USB_DMA_INTR_MASK                        0xBFFE4914
#define USB_DMA_INTR_FLAG                        0xBFFE4918
#define G146_RESERVED_0                          0xBFFE491C
#define USB_DEV_TX_CTRL                          0xBFFE4980
#define USB_DEV_RX_CTRL                          0xBFFE4984
#define USB_DEV_CUR_TOKEN                        0xBFFE4988
#define USB_DEV_G_CTRL                           0xBFFE498C
#define USB_DEV_INTR_CTRL                        0xBFFE4990
#define USB_DEV_VERSION                          0xBFFE4994
#define USB_DEV_TEST_MODE_CTRL                   0xBFFE4998
#define USB_DEV_INTR_TX_CTRL                     0xBFFE499C
#define G147_RESERVED_0                          0xBFFE49A0
#define USB_DEV_TX_RX_CTRL                       0xBFFE49BC
#define G147_RESERVED_1                          0xBFFE49C0
#define USB_HOST_VERSION                         0xBFFE4A00
#define USB_HOST_CTRL                            0xBFFE4A04
#define USB_HOST_TRANS_PARAM                     0xBFFE4A08
#define USB_HOST_TRANS_LEN                       0xBFFE4A0C
#define USB_HOST_PORT_CTRL                       0xBFFE4A10
#define USB_HOST_SOF_CTRL                        0xBFFE4A14
#define USB_HOST_NAK_RETRY                       0xBFFE4A18
#define USB_HOST_SOF_CNT                         0xBFFE4A1C
#define USB_HOST_INTR_FLAG                       0xBFFE4A20
#define USB_HOST_INTR_MASK                       0xBFFE4A24
#define USB_HOST_TRANS_STATUS                    0xBFFE4A28
#define USB_HOST_RETRY_TIMER                     0xBFFE4A2C
#define G148_RESERVED_0                          0xBFFE4A30
#define UPHY0_CFG0                               0xBFFE4A80
#define UPHY0_CFG1                               0xBFFE4A84
#define UPHY0_CFG2                               0xBFFE4A88
#define UPHY0_CFG3                               0xBFFE4A8C
#define UPHY0_CFG4                               0xBFFE4A90
#define UPHY0_CFG5                               0xBFFE4A94
#define UPHY0_CFG6                               0xBFFE4A98
#define G149_RESERVED_0                          0xBFFE4A9C
#define UPHY1_CFG0                               0xBFFE4B00
#define UPHY1_CFG1                               0xBFFE4B04
#define UPHY1_CFG2                               0xBFFE4B08
#define UPHY1_CFG3                               0xBFFE4B0C
#define UPHY1_CFG4                               0xBFFE4B10
#define UPHY1_CFG5                               0xBFFE4B14
#define UPHY1_CFG6                               0xBFFE4B18
#define G150_RESERVED_0                          0xBFFE4B1C
#define MAC_GLB_INT_STATUS                       0xBFFE4B80
#define MAC_GLB_INT_MASK                         0xBFFE4B84
#define MAC_GLB_SYS_CFGCMD                       0xBFFE4B88
#define MAC_GLB_PORT_CFGSTA                      0xBFFE4B8C
#define G151_RESERVED_0                          0xBFFE4B90
#define MAC_GLB_PHY_CMD                          0xBFFE4B94
#define MAC_GLB_PHY_STATUS                       0xBFFE4B98
#define MAC_GLB_PAUSE_CFG                        0xBFFE4B9C
#define MAC_GLB_PAUSE_CMDSTA                     0xBFFE4BA0
#define MAC_GLB_MACADDR0                         0xBFFE4BA4
#define MAC_GLB_MACADDR1                         0xBFFE4BA8
#define G151_RESERVED_1                          0xBFFE4BAC
#define EPHY_SRC                                 0xBFFE4BF8
#define SMI_FREQ_DIV                             0xBFFE4BFC
#define MAC_TX_CFG                               0xBFFE4C00
#define MAC_TX_DESCBASEADDR                      0xBFFE4C04
#define MAC_TX_DATABUFFBASEADDR                  0xBFFE4C08
#define MAC_TX_CDATABUFFBASEADDR                 0xBFFE4C0C
#define MAC_TX_FIFOPOINTER                       0xBFFE4C10
#define MAC_TX_TRIGGER                           0xBFFE4C14
#define MAC_TX_DESCSTATUS                        0xBFFE4C18
#define MAC_TX_WATCHDOGTIMER                     0xBFFE4C1C
#define MAC_TX_COUNTER                           0xBFFE4C20
#define G152_RESERVED_0                          0xBFFE4C24
#define MAC_RX_CFG                               0xBFFE4C80
#define MAC_RX_QUEUE0_DESCBASEADDR               0xBFFE4C84
#define MAC_RX_QUEUE1_DESCBASEADDR               0xBFFE4C88
#define MAC_RX_QUEUE2_DESCBASEADDR               0xBFFE4C8C
#define MAC_RX_QUEUE3_DESCBASEADDR               0xBFFE4C90
#define MAC_RX_MULTABLE0                         0xBFFE4C94
#define MAC_RX_MULTABLE1                         0xBFFE4C98
#define MAC_RX_UNICASTABLE0                      0xBFFE4C9C
#define MAC_RX_UNICASTABLE1                      0xBFFE4CA0
#define MAC_RX_VLANTABLEGROUP0                   0xBFFE4CA4
#define MAC_RX_VLANTABLEGROUP1                   0xBFFE4CA8
#define MAC_RX_VLANTABLEGROUP2                   0xBFFE4CAC
#define MAC_RX_VLANTABLEGROUP3                   0xBFFE4CB0
#define MAC_RX_VLAN_PRIO                         0xBFFE4CB4
#define MAC_RX_TOS_PRIO                          0xBFFE4CB8
#define MAC_RX_WATCHDOGTIMER                     0xBFFE4CBC
#define MAC_RX_ERRORCNT0                         0xBFFE4CC0
#define MAC_RX_ERRORCNT1                         0xBFFE4CC4
#define MAC_RX_ERRORCNT2                         0xBFFE4CC8
#define G153_RESERVED_0                          0xBFFE4CCC
#define G154_RESERVED                            0xBFFE4D00
#define G155_RESERVED                            0xBFFE4D80
#define G156_RESERVED                            0xBFFE4E00
#define EPHY_CTRL_0                              0xBFFE4E80
#define EPHY_CTRL_1                              0xBFFE4E84
#define G157_RESERVED                            0xBFFE4E88
#define G158_RESERVED                            0xBFFE4F00
#define G159_RESERVED                            0xBFFE4F80
#define G160_RESERVED                            0xBFFE5000
#define SAC_RST                                  0xBFFE5080
#define SAC_DMA_W_OFFSET_31_26                   0xBFFE5084
#define SAC_DMA_W_OFFSET_25_10                   0xBFFE5088
#define SAC_DMA_W_BUFSIZE_31_26                  0xBFFE508C
#define SAC_DMA_W_BUFSIZE_25_10                  0xBFFE5090
#define SAC_DMA_W_BUFSIZE_09_00                  0xBFFE5094
#define SAC_DMA_W_POINTER_31_26                  0xBFFE5098
#define SAC_DMA_W_POINTER_25_10                  0xBFFE509C
#define SAC_DMA_W_POINTER_09_00                  0xBFFE50A0
#define SAC_DMA_W_BARRIER_31_26                  0xBFFE50A4
#define SAC_DMA_W_BARRIER_25_10                  0xBFFE50A8
#define SAC_DMA_R_OFFSET_31_26                   0xBFFE50AC
#define SAC_DMA_R_OFFSET_25_10                   0xBFFE50B0
#define SAC_DMA_R_BUFSIZE_31_26                  0xBFFE50B4
#define SAC_DMA_R_BUFSIZE_25_10                  0xBFFE50B8
#define SAC_DMA_R_BUFSIZE_09_00                  0xBFFE50BC
#define SAC_DMA_R_POINTER_31_26                  0xBFFE50C0
#define SAC_DMA_R_POINTER_25_10                  0xBFFE50C4
#define SAC_DMA_R_POINTER_09_00                  0xBFFE50C8
#define SAC_DMA_CTRL                             0xBFFE50CC
#define SAC_DMA_EN                               0xBFFE50D0
#define SAC_DMA_SECTLEN_LOW                      0xBFFE50D4
#define SAC_DMA_SECTLEN_HIGH                     0xBFFE50D8
#define SAC_DMA_SECTOR_NUM                       0xBFFE50DC
#define SAC_CTRL                                 0xBFFE50E0
#define SAC_IV_ADDR                              0xBFFE50E4
#define SAC_IV                                   0xBFFE50E8
#define SAC_SW_KEY_ADDR                          0xBFFE50EC
#define SAC_SW_KEY                               0xBFFE50F0
#define SAC_XCBC_HEADER_LEN                      0xBFFE50F4
#define SAC_XCBC_MAC_ADDR                        0xBFFE50F8
#define SAC_XCBC_MAC                             0xBFFE50FC
#define PCMCIA_CTRL                              0xBFFE5100
#define PCMCIA_CS_WAIT_CYCLE                     0xBFFE5104
#define PCMCIA_OE_WAIT_CYC                       0xBFFE5108
#define PCMCIA_WE_WAIT_CYC                       0xBFFE510C
#define PCMCIA_IOR_WAIT_CYC                      0xBFFE5110
#define PCMCIA_IOW_WAIT_CYC                      0xBFFE5114
#define PCMCIA_RDATA                             0xBFFE5118
#define PCMCIA_WDATA                             0xBFFE511C
#define PCMCIA_ADDR                              0xBFFE5120
#define PCMCIA_START                             0xBFFE5124
#define PCMCIA_EXT_BUF                           0xBFFE5128
#define G162_RESERVED_0                          0xBFFE5164
#define DMX0_CLK_REF_SDM_0                       0xBFFE5180
#define DMX0_CLK_REF_SDM_1                       0xBFFE5184
#define DMX0_CLK_REF_PCR_PID                     0xBFFE5188
#define DMX0_CLK_REF_PCR_L                       0xBFFE518C
#define DMX0_CLK_REF_PCR_M                       0xBFFE5190
#define DMX0_CLK_REF_PCR_H                       0xBFFE5194
#define DMX0_CLK_REF_LMC_L                       0xBFFE5198
#define DMX0_CLK_REF_LMC_M                       0xBFFE519C
#define DMX0_CLK_REF_LMC_H                       0xBFFE51A0
#define DMX0_CLK_REF_PCR_LMC_TH                  0xBFFE51A4
#define DMX0_PWM_CTRL_REG                        0xBFFE51A8
#define G163_RESERVED_0                          0xBFFE51AC
#define DMX0_TS192_ARRIVALED_TIME                0xBFFE51B0
#define DMX0_TS192_LMC                           0xBFFE51B4
#define DMX0_TS192_LMC_TH                        0xBFFE51B8
#define G163_RESERVED_1                          0xBFFE51BC
#define DMX0_CDIF_SYS_CTRL_CCR                   0xBFFE5200
#define DMX0_CDIF_SYS_CTRL_INT_EN                0xBFFE5204
#define DMX0_CDIF_SYS_CTRL_INT_STATUS            0xBFFE5208
#define DMX0_OUT_CHANNEL_STATUS                  0xBFFE520C
#define DMX0_CC_PID_INDEX1                       0xBFFE5210
#define DMX0_CC_PID_INDEX2                       0xBFFE5214
#define DMX0_INT_TSERR_PID                       0xBFFE5218
#define DMX0_INT_DI_PID                          0xBFFE521C
#define DMX0_INT_RAI_PID                         0xBFFE5220
#define DMX0_PES_SCRAMBLING_CTRL                 0xBFFE5224
#define DMX0_CDIF_TDES_CTRL                      0xBFFE5228
#define G164_RESERVED_0                          0xBFFE522C
#define DMX0_CDIF_PVR_MODE                       0xBFFE5230
#define DMX0_CDIF_DESCRAMBLING_MODE              0xBFFE5234
#define DMX0_FIFO_CNT                            0xBFFE5238
#define DMX0_DEBUG_STATUS                        0xBFFE523C
#define DMX0_TS_CTRL                             0xBFFE5240
#define DMX0_TS_SYNC_CONTROL                     0xBFFE5244
#define DMX0_M2_SYSKEY                           0xBFFE5248
#define DMX0_M2_CBCIV                            0xBFFE5268
#define DMX0_M2_OFBIV                            0xBFFE5270
#define DMX0_M2_RUN                              0xBFFE5278
#define G164_RESERVED_1                          0xBFFE527C
#define DMX0_VIDEO_PRI_PID                       0xBFFE5280
#define DMX0_VIDEO_SEC_PID                       0xBFFE5284
#define DMX0_AUDIO_PRI_PID                       0xBFFE5288
#define DMX0_AUDIO_SEC_PID                       0xBFFE528C
#define G165_RESERVED_0                          0xBFFE5290
#define DMX0_CAR_REG0                            0xBFFE5300
#define DMX0_CAR_REG1                            0xBFFE5380
#define DMX0_FILTER_N_PID                        0xBFFE5400
#define DMX0_PVR_PRI_VIDEO_VX                    0xBFFE5480
#define DMX0_PVR_PRI_VIDEO_VY                    0xBFFE5484
#define DMX0_PVR_PRI_VIDEO_BASE                  0xBFFE5488
#define DMX0_PVR_PRI_VIDEO_LIMIT                 0xBFFE548C
#define DMX0_PVR_PRI_VIDEO_RY                    0xBFFE5490
#define DMX0_PVR_PRI_AUDIO_VX                    0xBFFE5494
#define DMX0_PVR_PRI_AUDIO_VY                    0xBFFE5498
#define DMX0_PVR_PRI_AUDIO_BASE                  0xBFFE549C
#define DMX0_PVR_PRI_AUDIO_LIMIT                 0xBFFE54A0
#define DMX0_PVR_PRI_AUDIO_RY                    0xBFFE54A4
#define DMX0_PVR_8SET_1_VX                       0xBFFE54A8
#define DMX0_PVR_8SET_1_VY                       0xBFFE54AC
#define DMX0_PVR_8SET_1_BASE                     0xBFFE54B0
#define DMX0_PVR_8SET_1_LIMIT                    0xBFFE54B4
#define DMX0_PVR_8SET_1_RY                       0xBFFE54B8
#define DMX0_PVR_8SET_2_VX                       0xBFFE54BC
#define DMX0_PVR_8SET_2_VY                       0xBFFE54C0
#define DMX0_PVR_8SET_2_BASE                     0xBFFE54C4
#define DMX0_PVR_8SET_2_LIMIT                    0xBFFE54C8
#define DMX0_PVR_8SET_2_RY                       0xBFFE54CC
#define DMX0_PVR_16SET_VX                        0xBFFE54D0
#define DMX0_PVR_16SET_VY                        0xBFFE54D4
#define DMX0_PVR_16SET_BASE                      0xBFFE54D8
#define DMX0_PVR_16SET_LIMIT                     0xBFFE54DC
#define DMX0_PVR_16SET_RY                        0xBFFE54E0
#define DMX0_PVR_ALLPASS_VX                      0xBFFE54E4
#define DMX0_PVR_ALLPASS_VY                      0xBFFE54E8
#define DMX0_PVR_ALLPASS_BASE                    0xBFFE54EC
#define DMX0_PVR_ALLPASS_LIMIT                   0xBFFE54F0
#define DMX0_PVR_ALLPASS_RY                      0xBFFE54F4
#define DMX0_PVR_CHANNEL_CONFIG                  0xBFFE54F8
#define DMX0_PVR_CHANNEL_RESET_CMD               0xBFFE54FC
#define DMX0_PVR_SEC_VIDEO_VX                    0xBFFE5500
#define DMX0_PVR_SEC_VIDEO_VY                    0xBFFE5504
#define DMX0_PVR_SEC_VIDEO_BASE                  0xBFFE5508
#define DMX0_PVR_SEC_VIDEO_LIMIT                 0xBFFE550C
#define DMX0_PVR_SEC_VIDEO_RY                    0xBFFE5510
#define DMX0_PVR_SEC_AUDIO_VX                    0xBFFE5514
#define DMX0_PVR_SEC_AUDIO_VY                    0xBFFE5518
#define DMX0_PVR_SEC_AUDIO_BASE                  0xBFFE551C
#define DMX0_PVR_SEC_AUDIO_LIMIT                 0xBFFE5520
#define DMX0_PVR_SEC_AUDIO_RY                    0xBFFE5524
#define DMX0_RXDMA_VX                            0xBFFE5528
#define DMX0_RXDMA_VY                            0xBFFE552C
#define DMX0_RXDMA_BASE                          0xBFFE5530
#define G170_RESERVED_0                          0xBFFE5534
#define DMX0_PVR_DMA_CFG                         0xBFFE5538
#define DMX0_PVR_DMA_SIZE                        0xBFFE553C
#define DMX0_PVR_DMA_STATUS                      0xBFFE5540
#define DMX0_PVR_DTS_PTS_VX                      0xBFFE5544
#define DMX0_PVR_DTS_PTS_VY                      0xBFFE5548
#define DMX0_PVR_DTS_PTS_BASE                    0xBFFE554C
#define DMX0_PVR_DTS_PTS_LIMIT                   0xBFFE5550
#define DMX0_PVR_DTS_PTS_RY                      0xBFFE5554
#define G170_RESERVED_1                          0xBFFE5558
#define G171_RESERVED                            0xBFFE5580
#define DMX1_CLK_REF_SDM_0                       0xBFFE5600
#define DMX1_CLK_REF_SDM_1                       0xBFFE5604
#define DMX1_CLK_REF_PCR_PID                     0xBFFE5608
#define DMX1_CLK_REF_PCR_L                       0xBFFE560C
#define DMX1_CLK_REF_PCR_M                       0xBFFE5610
#define DMX1_CLK_REF_PCR_H                       0xBFFE5614
#define DMX1_CLK_REF_LMC_L                       0xBFFE5618
#define DMX1_CLK_REF_LMC_M                       0xBFFE561C
#define DMX1_CLK_REF_LMC_H                       0xBFFE5620
#define DMX1_CLK_REF_PCR_LMC_TH                  0xBFFE5624
#define DMX1_PWM_CTRL_REG                        0xBFFE5628
#define G172_RESERVED_0                          0xBFFE562C
#define DMX1_TS192_ARRIVALED_TIME                0xBFFE5630
#define DMX1_TS192_LMC                           0xBFFE5634
#define DMX1_TS192_LMC_TH                        0xBFFE5638
#define G172_RESERVED_1                          0xBFFE563C
#define DMX1_CDIF_SYS_CTRL_CCR                   0xBFFE5680
#define DMX1_CDIF_SYS_CTRL_INT_EN                0xBFFE5684
#define DMX1_CDIF_SYS_CTRL_INT_STATUS            0xBFFE5688
#define DMX1_OUT_CHANNEL_STATUS                  0xBFFE568C
#define DMX1_CC_PID_INDEX1                       0xBFFE5690
#define DMX1_CC_PID_INDEX2                       0xBFFE5694
#define DMX1_INT_TSERR_PID                       0xBFFE5698
#define DMX1_INT_DI_PID                          0xBFFE569C
#define DMX1_INT_RAI_PID                         0xBFFE56A0
#define DMX1_PES_SCRAMBLING_CTRL                 0xBFFE56A4
#define DMX1_CDIF_TDES_CTRL                      0xBFFE56A8
#define G173_RESERVED_0                          0xBFFE56AC
#define DMX1_CDIF_PVR_MODE                       0xBFFE56B0
#define DMX1_CDIF_DESCRAMBLING_MODE              0xBFFE56B4
#define DMX1_FIFO_CNT                            0xBFFE56B8
#define DMX1_DEBUG_STATUS                        0xBFFE56BC
#define DMX1_TS_CTRL                             0xBFFE56C0
#define DMX1_TS_SYNC_CONTROL                     0xBFFE56C4
#define DMX1_M2_SYSKEY                           0xBFFE56C8
#define DMX1_M2_CBCIV                            0xBFFE56E8
#define DMX1_M2_OFBIV                            0xBFFE56F0
#define DMX1_M2_RUN                              0xBFFE56F8
#define G173_RESERVED_1                          0xBFFE56FC
#define DMX1_VIDEO_PRI_PID                       0xBFFE5700
#define DMX1_VIDEO_SEC_PID                       0xBFFE5704
#define DMX1_AUDIO_PRI_PID                       0xBFFE5708
#define DMX1_AUDIO_SEC_PID                       0xBFFE570C
#define G174_RESERVED_0                          0xBFFE5710
#define DMX1_CAR_REG0                            0xBFFE5780
#define DMX1_CAR_REG1                            0xBFFE5800
#define DMX1_FILTER_N_PID                        0xBFFE5880
#define DMX1_PVR_PRI_VIDEO_VX                    0xBFFE5900
#define DMX1_PVR_PRI_VIDEO_VY                    0xBFFE5904
#define DMX1_PVR_PRI_VIDEO_BASE                  0xBFFE5908
#define DMX1_PVR_PRI_VIDEO_LIMIT                 0xBFFE590C
#define DMX1_PVR_PRI_VIDEO_RY                    0xBFFE5910
#define DMX1_PVR_PRI_AUDIO_VX                    0xBFFE5914
#define DMX1_PVR_PRI_AUDIO_VY                    0xBFFE5918
#define DMX1_PVR_PRI_AUDIO_BASE                  0xBFFE591C
#define DMX1_PVR_PRI_AUDIO_LIMIT                 0xBFFE5920
#define DMX1_PVR_PRI_AUDIO_RY                    0xBFFE5924
#define DMX1_PVR_8SET_1_VX                       0xBFFE5928
#define DMX1_PVR_8SET_1_VY                       0xBFFE592C
#define DMX1_PVR_8SET_1_BASE                     0xBFFE5930
#define DMX1_PVR_8SET_1_LIMIT                    0xBFFE5934
#define DMX1_PVR_8SET_1_RY                       0xBFFE5938
#define DMX1_PVR_8SET_2_VX                       0xBFFE593C
#define DMX1_PVR_8SET_2_VY                       0xBFFE5940
#define DMX1_PVR_8SET_2_BASE                     0xBFFE5944
#define DMX1_PVR_8SET_2_LIMIT                    0xBFFE5948
#define DMX1_PVR_8SET_2_RY                       0xBFFE594C
#define DMX1_PVR_16SET_VX                        0xBFFE5950
#define DMX1_PVR_16SET_VY                        0xBFFE5954
#define DMX1_PVR_16SET_BASE                      0xBFFE5958
#define DMX1_PVR_16SET_LIMIT                     0xBFFE595C
#define DMX1_PVR_16SET_RY                        0xBFFE5960
#define DMX1_PVR_ALLPASS_VX                      0xBFFE5964
#define DMX1_PVR_ALLPASS_VY                      0xBFFE5968
#define DMX1_PVR_ALLPASS_BASE                    0xBFFE596C
#define DMX1_PVR_ALLPASS_LIMIT                   0xBFFE5970
#define DMX1_PVR_ALLPASS_RY                      0xBFFE5974
#define DMX1_PVR_CHANNEL_CONFIG                  0xBFFE5978
#define DMX1_PVR_CHANNEL_RESET_CMD               0xBFFE597C
#define DMX1_PVR_SEC_VIDEO_VX                    0xBFFE5980
#define DMX1_PVR_SEC_VIDEO_VY                    0xBFFE5984
#define DMX1_PVR_SEC_VIDEO_BASE                  0xBFFE5988
#define DMX1_PVR_SEC_VIDEO_LIMIT                 0xBFFE598C
#define DMX1_PVR_SEC_VIDEO_RY                    0xBFFE5990
#define DMX1_PVR_SEC_AUDIO_VX                    0xBFFE5994
#define DMX1_PVR_SEC_AUDIO_VY                    0xBFFE5998
#define DMX1_PVR_SEC_AUDIO_BASE                  0xBFFE599C
#define DMX1_PVR_SEC_AUDIO_LIMIT                 0xBFFE59A0
#define DMX1_PVR_SEC_AUDIO_RY                    0xBFFE59A4
#define DMX1_RXDMA_VX                            0xBFFE59A8
#define DMX1_RXDMA_VY                            0xBFFE59AC
#define DMX1_RXDMA_BASE                          0xBFFE59B0
#define G179_RESERVED_0                          0xBFFE59B4
#define DMX1_PVR_DMA_CFG                         0xBFFE59B8
#define DMX1_PVR_DMA_SIZE                        0xBFFE59BC
#define DMX1_PVR_DMA_STATUS                      0xBFFE59C0
#define DMX1_PVR_DTS_PTS_VX                      0xBFFE59C4
#define DMX1_PVR_DTS_PTS_VY                      0xBFFE59C8
#define DMX1_PVR_DTS_PTS_BASE                    0xBFFE59CC
#define DMX1_PVR_DTS_PTS_LIMIT                   0xBFFE59D0
#define DMX1_PVR_DTS_PTS_RY                      0xBFFE59D4
#define G179_RESERVED_1                          0xBFFE59D8
#define G180_RESERVED                            0xBFFE5A00
#define G181_G187_RESERVED                       0xBFFE5A80
#define G188_G203_RESERVED                       0xBFFE5E00
#define HDMI_I2C_DLY_CNT                         0xBFFE6600
#define HDMI_SLV_ADDR                            0xBFFE6604
#define HDMI_OFFSET_ADDR                         0xBFFE6608
#define HDMI_DATA                                0xBFFE660C
#define HDMI_CMD                                 0xBFFE6610
#define HDMI_REG_SETTING                         0xBFFE6614
#define G204_RESERVED_0                          0xBFFE6618
#define G205_G255_RESERVED                       0xBFFE6680
#define G256_G383_RESERVED                       0xBFFE8000
/*
 * XXX this may be wrong
 */

#define FCV_SRAM_BASE                            0xBFFEC000
#define MR_RB_SRAM_BASE                          0xBFFEC100
#define DIST_SCALE_FACTOR                        0xBFFEC200
#define G390_RESERVED_0                          0xBFFEC340
#define G391_RESERVED                            0xBFFEC380
#define MR_WT_SRAM_BASE                          0xBFFEC400
#define G410_G415_RESERVED                       0xBFFECD00
#define MFD_SLICE_START                          0xBFFED000
#define H264_PROFILE_CONTROL                     0xBFFED004
#define H264_HSIZE                               0xBFFED008
#define H264_VSIZE                               0xBFFED00C
#define H264_CHROMA_QP_IDX_OFFSET                0xBFFED010
#define H264_CONSTRAINED_INTRA_PRED_FLAG         0xBFFED014
#define H264_FIELD_PIC_FLAG                      0xBFFED018
#define H264_TOP_FIELD_FLAG                      0xBFFED01C
#define H264_MBAFF_FLAG                          0xBFFED020
#define H264_SLICE_TYPE                          0xBFFED024
#define H264_MOTION_VECTOR_BASE                  0xBFFED028
#define H264_FRAME_BASE                          0xBFFED02C
#define MFD_VLC_IRQ_REG                          0xBFFED030
#define MFD_VLC_IRQ_MASK                         0xBFFED034
#define MFD_LF_IRQ                               0xBFFED038
#define MFD_LF_IRQ_MASK                          0xBFFED03C
#define G416_RESERVED_0                          0xBFFED040
#define MFD_PIC_START                            0xBFFED048
#define MFD_STATUS                               0xBFFED04C
#define SBUS_ARBITER_RESET                       0xBFFED050
#define SBUS_MONITOR_RESET                       0xBFFED054
#define SBUS_MONITOR_STALL                       0xBFFED058
#define SBUS_MONITOR_INFO                        0xBFFED05C
#define SBUS_MONITOR_COUNT                       0xBFFED060
#define SBUS_MONITOR_COUNT2                      0xBFFED064
#define G416_RESERVED_1                          0xBFFED068
#define H264_REF_PIC_FLAG                        0xBFFED080
#define H264_ENTROPY_CODING_MODE_FLAG            0xBFFED084
#define H264_FIRST_MB_ROW                        0xBFFED088
#define H264_FIRST_MB_COL                        0xBFFED08C
#define H264_DIRECT_SPATIAL_MV_PRED_FLAG         0xBFFED090
#define H264_IDX_L0_SIZE                         0xBFFED094
#define H264_IDX_L1_SIZE                         0xBFFED098
#define H264_CABAC_INIT_IDC                      0xBFFED09C
#define H264_SLICE_INIT_QP                       0xBFFED0A0
#define H264_REF_PIC0_TYPE_L_1                   0xBFFED0A4
#define MFD_DEC_MB_POS                           0xBFFED0A8
#define MFD_MP_STATUS                            0xBFFED0AC
#define MFD_SLICE_DEC_TIMER                      0xBFFED0B0
#define MFD_MP_ERROR_CHECK_MASK                  0xBFFED0B4
#define G417_RESERVED_0                          0xBFFED0B8
#define G418_RESERVED                            0xBFFED100
#define H264_WPRED_FLAG                          0xBFFED180
#define H264_WPRED_IDC                           0xBFFED184
#define H264_LUM_LOG2_WD                         0xBFFED188
#define H264_CHR_LOG2_WD                         0xBFFED18C
#define H264_WPDEFAULTF                          0xBFFED190
#define H264_WPDEFAULTFC                         0xBFFED194
#define H264_WPDEFAULTB                          0xBFFED198
#define H264_WPDEFAULTBC                         0xBFFED19C
#define H264_DDAT_CONTROL                        0xBFFED1A0
#define H264_FMO_MR_SLC_CNT                      0xBFFED1A4
#define G419_RESERVED_0                          0xBFFED1A8
#define G420_G423_RESERVED                       0xBFFED200
#define DPFU1_GET_BITS                           0xBFFED400
#define DPFU1_SHOW_BITS                          0xBFFED480
#define SPAR_FW_SLICE_PROCESS                    0xBFFED500
#define SPAR_FW_SLICE_PARSE                      0xBFFED504
#define SPAR_FW_SLICE_PROG_REG                   0xBFFED508
#define SPAR_ENHANCEMENT                         0xBFFED50C
#define SPAR_EXPLICIT_WEIGHT_PARSER_ENABLE       0xBFFED510
#define SPAR_EXPLICIT_WEIGHT_PARSING_END         0xBFFED514
#define SPAR_PROFILE                             0xBFFED518
#define SPAR_SLICE_TYPE                          0xBFFED51C
#define SPAR_L0_SIZE                             0xBFFED520
#define SPAR_L1_SIZE                             0xBFFED524
#define SPAR_WEIGHTED_PRED_FLAG                  0xBFFED528
#define SPAR_WEIGHTED_BIPRED_IDC                 0xBFFED52C
#define SPAR_LUMA_LOG2_WD                        0xBFFED530
#define SPAR_CHROMA_LOG2_WD                      0xBFFED534
#define SPAR_WPRED_DEFAULTF                      0xBFFED538
#define SPAR_WPRED_DEFAULTFC                     0xBFFED53C
#define SPAR_WPRED_DEFAULTB                      0xBFFED540
#define SPAR_WPRED_DEFAULTBC                     0xBFFED544
#define SPAR_USE_SPMP                            0xBFFED548
#define SPAR_SPMP_BASE_SIZE                      0xBFFED54C
#define SPAR_SPMP_CTRL                           0xBFFED550
#define SPAR_SPMP_INST_ADDR_SIZE                 0xBFFED554
#define SPAR_SPMP_FW_SLICE_COUNT                 0xBFFED558
#define SPAR_SPMP_HW_SLICE_COUNT                 0xBFFED55C
#define SPAR_SPMP_FW_WR_PTR                      0xBFFED560
#define SPAR_SPMP_HW_RD_PTR                      0xBFFED564
#define SPAR_SPMP_BASE_SIZE_EXPWT                0xBFFED568
#define SPAR_SPMP_FW_WR_PTR_EXPWT                0xBFFED56C
#define SPAR_SPMP_STATUS                         0xBFFED570
#define SPAR_SPMP_MAX_INSTNUM_M1                 0xBFFED574
#define G426_RESERVED_0                          0xBFFED578
#define G427_RESERVED_0                          0xBFFED580
#define SPAR_BITS_RD_CTRL                        0xBFFED588
#define SPAR_BITS_RD_DATA                        0xBFFED58C
#define G427_RESERVED_1                          0xBFFED590
#define SPAR_MAILBOX                             0xBFFED594
#define G427_RESERVED_2                          0xBFFED598
#define SPAR_SOFT_RST                            0xBFFED5A0
#define G427_RESERVED_3                          0xBFFED5A4
#define G428_RESERVED_0                          0xBFFED600
#define SCS_OUTBUF_WPTR                          0xBFFED640
#define G428_RESERVED_1                          0xBFFED644
#define SCS_OUTBUF_RPTR                          0xBFFED660
#define G428_RESERVED_2                          0xBFFED664
#define SCS_OUTBUF_BASE_Y                        0xBFFED680
#define SCS_OUTBUF_SIZE_Y                        0xBFFED684
#define SCS_DESBUF_WPTR                          0xBFFED688
#define SCS_DESBUF_RPTR                          0xBFFED68C
#define SCS_DESBUF_BASE_Y                        0xBFFED690
#define SCS_DESBUF_SIZE                          0xBFFED694
#define G429_RESERVED_0                          0xBFFED698
#define SCS_OUTBUF_CTRL_STAT                     0xBFFED6BC
#define SCS_BSIF_CTRL_STAT                       0xBFFED6C0
#define SCS_BSBUF_WPTR                           0xBFFED6C4
#define SCS_BSBUF_RPTR                           0xBFFED6C8
#define SCS_BSBUF_BASE_Y                         0xBFFED6CC
#define SCS_BSBUF_SIZE_Y                         0xBFFED6D0
#define SCS_BSBUF_RPTR_CONT                      0xBFFED6D4
#define SCS_TRAILING_ZERO_COUNT                  0xBFFED6D8
#define G429_RESERVED_1                          0xBFFED6DC
#define SCS_CTRL                                 0xBFFED700
#define SCS_STAT                                 0xBFFED704
#define SCS_LAST_BYTES                           0xBFFED708
#define SCS_LAST_BYTES_CMP                       0xBFFED70C
#define SCS_PATTERN_0                            0xBFFED710
#define SCS_MASK_0                               0xBFFED714
#define SCS_PATTERN_1                            0xBFFED718
#define SCS_MASK_1                               0xBFFED71C
#define SCS_PATTERN_2                            0xBFFED720
#define SCS_MASK_2                               0xBFFED724
#define SCS_PATTERN_3                            0xBFFED728
#define SCS_MASK_3                               0xBFFED72C
#define SCS_CHKSUM                               0xBFFED730
#define G430_RESERVED_0                          0xBFFED734
#define G431_RESERVED                            0xBFFED780
#define H264_LF_DIS_IDC                          0xBFFED800
#define H264_LF_OFFA                             0xBFFED804
#define H264_LF_OFFB                             0xBFFED808
#define H264_LF_CHR_PFETCH                       0xBFFED80C
#define H264_LF_BWR_BYPASS                       0xBFFED810
#define G432_RESERVED_0                          0xBFFED814
#define DPFU1_FW_PARS_CTRL                       0xBFFED880
#define DPFU1_SFPAR_EN                           0xBFFED884
#define DPFU1_R_ADDR                             0xBFFED888
#define DPFU1_R_SLICE_SZ                         0xBFFED88C
#define G433_RESERVED_0                          0xBFFED890
#define DPFU1_W_ADDR                             0xBFFED894
#define DPFU1_W_SLICE_SZ                         0xBFFED898
#define G433_RESERVED_1                          0xBFFED89C
#define DPFU1_FW_STATUS                          0xBFFED8A0
#define DPFU1_SLICE_BSIZE_BASE                   0xBFFED8A4
#define G433_RESERVED_2                          0xBFFED8A8
#define DPFU2_HW_PARS_CTRL                       0xBFFED900
#define DPFU2_HDPAR_EN                           0xBFFED904
#define DPFU2_R_ADDR                             0xBFFED908
#define DPFU2_R_SLICE_SZ                         0xBFFED90C
#define G434_RESERVED_0                          0xBFFED910
#define DPFU2_W_ADDR                             0xBFFED914
#define DPFU2_W_SLICE_SZ                         0xBFFED918
#define G434_RESERVED_1                          0xBFFED91C
#define DPFU2_HW_STATUS                          0xBFFED920
#define DPFU2_HW_SLC_BSIZE_BASE                  0xBFFED924
#define G434_RESERVED_2                          0xBFFED928
#define MFD_DEC_FORMAT                           0xBFFED980
#define VC1_PIC_TYPE                             0xBFFED984
#define VC1_FIELD_PIC_FLAG                       0xBFFED988
#define VC1_BOTTOM_FIELD                         0xBFFED98C
#define VC1_BFRACTION_LH                         0xBFFED990
#define VC1_INTERLACE                            0xBFFED994
#define VC1_NUMREF                               0xBFFED998
#define VC1_PQUANT                               0xBFFED99C
#define MFD_QT9421_ENHANCE                       0xBFFED9A0
#define VC1_HSIZE                                0xBFFED9A4
#define VC1_VSIZE                                0xBFFED9A8
#define G435_RESERVED_0                          0xBFFED9AC
#define VC1_BPBASE                               0xBFFED9B0
#define VC1_CURBASE                              0xBFFED9B4
#define VC1_REFBASE                              0xBFFED9B8
#define VC1_CURMVBASE                            0xBFFED9BC
#define VC1_REFMVBASE                            0xBFFED9C0
#define MFD_MR9421_SPLIT_REQ_SIZE                0xBFFED9C4
#define MFD_MR_CACHE_CTRL                        0xBFFED9C8
#define MFD_LF9421_BASE                          0xBFFED9CC
#define G435_RESERVED_1                          0xBFFED9D0
#define VC1_FASTUVMC                             0xBFFEDA00
#define VC1_RANGE_REDUCTION                      0xBFFEDA04
#define VC1_SECOND_FIELD                         0xBFFEDA08
#define VC1_MV_RANGE                             0xBFFEDA0C
#define VC1_MV_SCALE                             0xBFFEDA10
#define VC1_FWD_REF_DIST                         0xBFFEDA14
#define VC1_BWD_REF_DIST                         0xBFFEDA18
#define VC1_REF_FIELD                            0xBFFEDA1C
#define VC1_SYNC_MARKER                          0xBFFEDA20
#define VC1_ACPRED_BP                            0xBFFEDA24
#define VC1_FLDTX_BP                             0xBFFEDA28
#define VC1_MVT_BP                               0xBFFEDA2C
#define VC1_FWDMB_BP                             0xBFFEDA30
#define VC1_QUANT_CTRL                           0xBFFEDA34
#define VC1_ALTQUANT                             0xBFFEDA38
#define VC1_MIX_MV                               0xBFFEDA3C
#define VC1_DCTAB                                0xBFFEDA40
#define VC1_MVTAB                                0xBFFEDA44
#define VC1_2MVBPTAB                             0xBFFEDA48
#define VC1_4MVBPTAB                             0xBFFEDA4C
#define VC1_CBPTAB                               0xBFFEDA50
#define VC1_ACTAB                                0xBFFEDA54
#define VC1_ACTAB_2                              0xBFFEDA58
#define VC1_TTMBF                                0xBFFEDA5C
#define VC1_TTFRM                                0xBFFEDA60
#define VC1_FIRST_ROW                            0xBFFEDA64
#define G436_RESERVED_0                          0xBFFEDA68
#define MFD_GMC_IPA                              0xBFFEDA80
#define MFD_GMC_IPB                              0xBFFEDA84
#define MFD_GMC_IPC                              0xBFFEDA88
#define MFD_GMC_IPD                              0xBFFEDA8C
#define MFD_GMC_IPE                              0xBFFEDA90
#define MFD_GMC_IPF                              0xBFFEDA94
#define MFD_GMC_IPP                              0xBFFEDA98
#define MFD_GMC_IPC_CHM                          0xBFFEDA9C
#define MFD_GMC_IPF_CHM                          0xBFFEDAA0
#define MFD_GMC_IDNW_PWR                         0xBFFEDAA4
#define G437_RESERVED_0                          0xBFFEDAA8
#define VC1_BICUBE                               0xBFFEDB00
#define VC1_RCNTL                                0xBFFEDB04
#define VC1_INTT                                 0xBFFEDB08
#define VC1_INTB                                 0xBFFEDB0C
#define VC1_PROFILE                              0xBFFEDB10
#define VC1_QPEL                                 0xBFFEDB14
#define G438_RESERVED_0                          0xBFFEDB18
#define MFD_GMC_FRAC                             0xBFFEDB40
#define MFD_GMCS                                 0xBFFEDB44
#define MFD_GMCXDX                               0xBFFEDB48
#define MFD_GMCXDY                               0xBFFEDB4C
#define MFD_GMCYDX                               0xBFFEDB50
#define MFD_GMCYDY                               0xBFFEDB54
#define VC1_PRE_INTT                             0xBFFEDB58
#define VC1_PRE_INTB                             0xBFFEDB5C
#define VC1_PRE2_INTT                            0xBFFEDB60
#define VC1_PRE2_INTB                            0xBFFEDB64
#define G438_RESERVED_1                          0xBFFEDB68
#define VC1_MBASE                                0xBFFEDB80
#define VC1_MVEXT                                0xBFFEDB84
#define VC1_OVLP                                 0xBFFEDB88
#define VC1_SKIPBP                               0xBFFEDB8C
#define VC1_DMBBP                                0xBFFEDB90
#define VC1_MVMTAB                               0xBFFEDB94
#define VC1_BUF_CTRL                             0xBFFEDB98
#define G439_RESERVED_0                          0xBFFEDB9C
#define G440_RESERVED                            0xBFFEDC00
#define VLD_CTRL                                 0xBFFEDC80
#define VLD_STATUS                               0xBFFEDC84
#define VLD_DECODE_TIME                          0xBFFEDC88
#define VLD_INT_TRB_TRD                          0xBFFEDC8C
#define VLD_MON_0                                0xBFFEDC90
#define VLD_MON_1                                0xBFFEDC94
#define VLD_MON_2                                0xBFFEDC98
#define VLD_MON_3                                0xBFFEDC9C
#define G441_RESERVED_0                          0xBFFEDCA0
#define VLD_PART_DECODE_TL                       0xBFFEDCAC
#define VLD_PART_DECODE_BR                       0xBFFEDCB0
#define VLD_ERROR_MB_THRESHOLD                   0xBFFEDCB4
#define VLD_CONFIG                               0xBFFEDCB8
#define VLD_TRB_TRD                              0xBFFEDCBC
#define VLD_TRB_TRD_EXT                          0xBFFEDCC0
#define VLD_2TRBP_2DP                            0xBFFEDCC4
#define VLD_2TRBM_2DM                            0xBFFEDCC8
#define VLD_PACKET_HEADER                        0xBFFEDCCC
#define VLD_VOL_HEADER                           0xBFFEDCD0
#define VLD_VOP_HEADER                           0xBFFEDCD4
#define VLD_MP4_MISC                             0xBFFEDCD8
#define VLD_MON_4                                0xBFFEDCDC
#define VLD_MON_5                                0xBFFEDCE0
#define VLD_MON_6                                0xBFFEDCE4
#define VLD_MON_7                                0xBFFEDCE8
#define VLD_MON_8                                0xBFFEDCEC
#define VLD_MON_9                                0xBFFEDCF0
#define VLD_MON_10                               0xBFFEDCF4
#define G441_RESERVED_1                          0xBFFEDCF8
#define VLD_GOB_NUM                              0xBFFEDCFC
#define DPFU2_GET_BITS                           0xBFFEDD00
#define DPFU2_SHOW_BITS                          0xBFFEDD80
#define INVQ_QMX_PAR                             0xBFFEDE00
#define INVQ_MODE                                0xBFFEDE04
#define INVQ_CHKSUM                              0xBFFEDE08
#define G444_RESERVED_0                          0xBFFEDE0C
#define INVQ_VOL_HEADER                          0xBFFEDE14
#define INVQ_QT_RF_CTRL                          0xBFFEDE18
#define G444_RESERVED_1                          0xBFFEDE1C
#define INVQ_QT_TURBO_MODE_CONTROL               0xBFFEDE6C
#define INVQ_VQD_CHKSUM                          0xBFFEDE70
#define INVQ_SPARE_1                             0xBFFEDE74
#define INVQ_SPARE_2                             0xBFFEDE78
#define G444_RESERVED_2                          0xBFFEDE7C
#define MC2SD_CTRL                               0xBFFEDE80
#define MC2SD_PIC_SIZE                           0xBFFEDE84
#define MC2SD_BASE                               0xBFFEDE88
#define MC2SD_FLT_HL_4P                          0xBFFEDE8C
#define MC2SD_FLT_HC_4P                          0xBFFEDE90
#define MC2SD_FLT_VL_FM_2P                       0xBFFEDE94
#define MC2SD_FLT_VL_FM_4P                       0xBFFEDE98
#define MC2SD_FLT_VC_FM_2P                       0xBFFEDE9C
#define MC2SD_FLT_VC_FM_4P                       0xBFFEDEA0
#define MC2SD_FLT_VL_FD_2P                       0xBFFEDEA4
#define MC2SD_FLT_VL_FD_3P                       0xBFFEDEA8
#define MC2SD_FLT_VL_FD_4P                       0xBFFEDEAC
#define MC2SD_FLT_VC_FD_2P                       0xBFFEDEB0
#define MC2SD_FLT_VC_FD_3P                       0xBFFEDEB4
#define MC2SD_FLT_VC_FD_4P                       0xBFFEDEB8
#define MC2SD_BE_D_CHKSUM                        0xBFFEDEBC
#define MC2SD_FE_D_CHKSUM                        0xBFFEDEC0
#define MC2SD_BE_C_CHKSUM                        0xBFFEDEC4
#define MC2SD_PIC_END                            0xBFFEDEC8
#define MC2SD_DEBUG                              0xBFFEDECC
#define MC2SD_XY_OFFSET                          0xBFFEDED0
#define G445_RESERVED_0                          0xBFFEDED4
#define G446_RESERVED_0                          0xBFFEDF00
#define AGDC_VLD_READ_BASE_ADDRESS               0xBFFEDF04
#define G446_RESERVED_1                          0xBFFEDF08
#define AGDC_VLD_READ_UPPER_BOUND                0xBFFEDF18
#define G446_RESERVED_2                          0xBFFEDF1C
#define AGDC_VLD_READ_STOP_KBYTE_OFFSET          0xBFFEDF2C
#define AGDC_VLD_READ_OFFSET                     0xBFFEDF30
#define AGDC_VLD_READ_INI_KBYTE_OFFSET           0xBFFEDF34
#define AGDC_VLD_READ_INI_WORD_OFFSET            0xBFFEDF38
#define G446_RESERVED_3                          0xBFFEDF3C
#define AGDC_MVC_BASE_ADDRESS                    0xBFFEDF60
#define AGDC_ACDC_BASE_ADDRESS                   0xBFFEDF64
#define AGDC_EXTEND_BITS_OFFSET                  0xBFFEDF68
#define G446_RESERVED_4                          0xBFFEDF6C
#define MFD_BF_MB_99_MODE                        0xBFFEDF80
#define MFD_BF_SLOW_DEC_RESET_EN                 0xBFFEDF84
#define MFD_BF_ALWAYS_INTERLOCK_ENABLE           0xBFFEDF88
#define MFD_BF_SLOW_DECODE_EN                    0xBFFEDF8C
#define MFD_BF_SPARE                             0xBFFEDF90
#define MFD_BF_SLOWW_DEC_SFT_RESET               0xBFFEDFA0
#define G447_RESERVED_0                          0xBFFEDFA4
#define G448_G463_RESERVED                       0xBFFEE000
#define H264_SL_8X8_INTRA_Y                      0xBFFEE800
#define H264_SL_8X8_INTER_Y                      0xBFFEE900
#define H264_SL_4X4_INTRA_Y                      0xBFFEEA00
#define H264_SL_4X4_INTRA_CB                     0xBFFEEA40
#define H264_SL_4X4_INTRA_CR                     0xBFFEEA80
#define H264_SL_4X4_INTER_Y                      0xBFFEEAC0
#define H264_SL_4X4_INTER_CB                     0xBFFEEB00
#define H264_SL_4X4_INTER_CR                     0xBFFEEB40
#define G471_RESERVED                            0xBFFEEB80
#define MFD_VERSION                              0xBFFEEC00
#define MFD_GMV_CHKSUM                           0xBFFEEC04
#define MFD_LMV_CHKSUM                           0xBFFEEC08
#define MFD_CMV_CHKSUM                           0xBFFEEC0C
#define MFD_MP_QT_CHKSUM                         0xBFFEEC10
#define MFD_MP_MR_CHKSUM                         0xBFFEEC14
#define MFD_MP_LF_CHKSUM                         0xBFFEEC18
#define MFD_QT_MR_CHKSUM                         0xBFFEEC1C
#define MFD_MR_LF_CHKSUM                         0xBFFEEC20
#define MFD_MR_MC_CHKSUM                         0xBFFEEC24
#define MFD_LF_MC_CHKSUM                         0xBFFEEC28
#define MFD_MON_CUR_URGENT_COUNT                 0xBFFEEC2C
#define MFD_STOP_URGENT_COUNT                    0xBFFEEC30
#define MFD_MB_DESIRE_CYCLE                      0xBFFEEC34
#define MFD_MON_TOTAL_CYCLE                      0xBFFEEC38
#define MFD_XMB_DESIRE_CYCLE                     0xBFFEEC3C
#define MFD_MEASURE_MB_COUNT                     0xBFFEEC40
#define MFD_SBAR_CTRL                            0xBFFEEC44
#define MFD_CYCEL_CNT                            0xBFFEEC48
#define MFD_DEBUG_CTRL0                          0xBFFEEC4C
#define MFD_DEBUG_CTRL1                          0xBFFEEC50
#define MFD_MON_MISC_1                           0xBFFEEC54
#define MFD_MON_MISC_2                           0xBFFEEC58
#define MFD_MON_MISC_3                           0xBFFEEC5C
#define MFD_MON_MISC_4                           0xBFFEEC60
#define MFD_MON_MISC_5                           0xBFFEEC64
#define MFD_LFBWR_MC_CHKSUM                      0xBFFEEC68
#define G472_RESERVED_0                          0xBFFEEC6C
#define MPEG_SEQ_EXT                             0xBFFEEC80
#define MPEG_H_SIZE                              0xBFFEEC84
#define MPEG_V_SIZE                              0xBFFEEC88
#define G473_RESERVED_0                          0xBFFEEC8C
#define MPEG_PIC_CODING_TYPE                     0xBFFEEC90
#define MPEG_PIC_F_CODE                          0xBFFEEC94
#define MPEG_PIC_CODING_EXT0                     0xBFFEEC98
#define MPEG_PIC_CODING_EXT1                     0xBFFEEC9C
#define MPEG_PIC_START                           0xBFFEECA0
#define MFD_DIS_PIC_ID                           0xBFFEECA4
#define MFD_DIS_SEQ_TAG                          0xBFFEECA8
#define MFD_DIS_PIC_ID_2                         0xBFFEECAC
#define G473_RESERVED_1                          0xBFFEECB0
#define MPEG_VOP_ROUNDING_TYPE                   0xBFFEECF4
#define MPEG_QPEL_CTRL                           0xBFFEECF8
#define MPEG_DIVX_MW_PAD                         0xBFFEECFC
#define RV_PROFILE                               0xBFFEED00
#define RV_PIC_TYPE                              0xBFFEED04
#define RV_QUANT                                 0xBFFEED08
#define RV_HSIZE                                 0xBFFEED0C
#define RV_VSIZE                                 0xBFFEED10
#define G474_RESERVED_0                          0xBFFEED14
#define RV_MVBASE                                0xBFFEED18
#define RV_RPMBASE                               0xBFFEED1C
#define RV_LFBASE                                0xBFFEED20
#define RV_LF_CTRL                               0xBFFEED24
#define G474_RESERVED_1                          0xBFFEED28
#define RV_OSVQUANT                              0xBFFEED80
#define RV_FIRST_MB_ADDR                         0xBFFEED84
#define G475_RESERVED_0                          0xBFFEED88
#define RV_URATI                                 0xBFFEEE00
#define RV_RPMSIZE                               0xBFFEEE04
#define RV_RPMFILL                               0xBFFEEE08
#define RV_RPMEN                                 0xBFFEEE0C
#define RV_RPMXP                                 0xBFFEEE10
#define RV_RPMCXP                                0xBFFEEE14
#define RV_RPMYP                                 0xBFFEEE18
#define RV_RPMCYP                                0xBFFEEE1C
#define RV_RPMXP_HIGH                            0xBFFEEE20
#define RV_RPMCXP_HIGH                           0xBFFEEE24
#define RV_RPMYP_HIGH                            0xBFFEEE28
#define RV_RPMCYP_HIGH                           0xBFFEEE2C
#define G476_RESERVED_0                          0xBFFEEE30
#define RV_V8_DSTR                               0xBFFEEE80
#define RV_PSMALL                                0xBFFEEE84
#define RV_BUF_CTRL                              0xBFFEEE88
#define G477_RESERVED_0                          0xBFFEEE8C
#define MFD_RG_GCLK_FREE                         0xBFFEEF00
#define SCS_GCLK_FREE                            0xBFFEEF04
#define MP264_GCLK_FREE                          0xBFFEEF08
#define QT264_GCLK_FREE                          0xBFFEEF0C
#define MR264_GCLK_FREE                          0xBFFEEF10
#define WP264_GCLK_FREE                          0xBFFEEF14
#define LF264_GCLK_FREE                          0xBFFEEF18
#define MPVC1_GCLK_FREE                          0xBFFEEF1C
#define QT9421_GCLK_FREE                         0xBFFEEF20
#define MR9421_GCLK_FREE                         0xBFFEEF24
#define LF9421_GCLK_FREE                         0xBFFEEF28
#define MPRV_GCLK_FREE                           0xBFFEEF2C
#define LFRV_GCLK_FREE                           0xBFFEEF30
#define MPAVS_GCLK_FREE                          0xBFFEEF34
#define CC_GCLK_FREE                             0xBFFEEF38
#define LFBWR_GCLK_FREE                          0xBFFEEF3C
#define MC2SD_GCLK_FREE                          0xBFFEEF40
#define CHKSUM_GCLK_FREE                         0xBFFEEF44
#define G478_RESERVED_0                          0xBFFEEF48
#define G479_G511_RESERVED                       0xBFFEEF80

#endif /*__REGFILE__*/
