Analysis & Synthesis report for ov5640_hdmi_1280x720
Sun Feb 26 23:32:04 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ov5640_hdmi_1280x720|data_wr_ctrl:data_wr_ctrl_inst|state
 11. State Machine - |ov5640_hdmi_1280x720|sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|state
 12. State Machine - |ov5640_hdmi_1280x720|sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|state
 13. State Machine - |ov5640_hdmi_1280x720|sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state
 14. State Machine - |ov5640_hdmi_1280x720|uart_pro:uart_pro_inst|state
 15. State Machine - |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state
 16. State Machine - |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state
 17. State Machine - |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state
 18. State Machine - |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state
 19. State Machine - |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state
 20. State Machine - |ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state
 21. User-Specified and Inferred Latches
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component
 28. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated
 29. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p
 30. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p
 31. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram
 32. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp
 33. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp
 34. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
 35. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13
 36. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp
 37. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_bwp
 38. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 39. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15
 40. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component
 41. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated
 42. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p
 43. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p
 44. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram
 45. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp
 46. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp
 47. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
 48. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13
 49. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp
 50. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_bwp
 51. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 52. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15
 53. Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component
 54. Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 55. Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component
 56. Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 57. Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component
 58. Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 59. Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component
 60. Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 61. Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component
 62. Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 63. Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component
 64. Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 65. Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component
 66. Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 67. Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component
 68. Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 69. Parameter Settings for User Entity Instance: Top-level Entity: |ov5640_hdmi_1280x720
 70. Parameter Settings for User Entity Instance: clk_gen:clk_gen_inst|altpll:altpll_component
 71. Parameter Settings for User Entity Instance: clk_hdmi:clk_hdmi_inst|altpll:altpll_component
 72. Parameter Settings for User Entity Instance: ov5640_top:ov5640_top_inst
 73. Parameter Settings for User Entity Instance: ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst
 74. Parameter Settings for User Entity Instance: ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst
 75. Parameter Settings for User Entity Instance: ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst
 76. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component
 77. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component
 78. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst
 79. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst
 80. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst
 81. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst
 82. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst
 83. Parameter Settings for User Entity Instance: vga_ctrl:vga_ctrl_inst
 84. Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0
 85. Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1
 86. Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2
 87. Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component
 88. Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component
 89. Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component
 90. Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component
 91. Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component
 92. Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component
 93. Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component
 94. Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component
 95. Parameter Settings for User Entity Instance: uart_rx:uart_rx_inst
 96. Parameter Settings for User Entity Instance: uart_pro:uart_pro_inst
 97. Parameter Settings for User Entity Instance: uart_tx:uart_tx_inst
 98. Parameter Settings for User Entity Instance: sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst
 99. Parameter Settings for User Entity Instance: sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst
100. Parameter Settings for User Entity Instance: sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst
101. Parameter Settings for User Entity Instance: frame_gen:frame_gen_inst
102. Parameter Settings for User Entity Instance: key_filter:key_filter_inst
103. Parameter Settings for User Entity Instance: data_wr_ctrl:data_wr_ctrl_inst
104. Parameter Settings for Inferred Entity Instance: uart_pro:uart_pro_inst|lpm_mult:Mult0
105. Parameter Settings for Inferred Entity Instance: uart_pro:uart_pro_inst|lpm_mult:Mult2
106. Parameter Settings for Inferred Entity Instance: uart_pro:uart_pro_inst|lpm_mult:Mult1
107. Parameter Settings for Inferred Entity Instance: uart_pro:uart_pro_inst|lpm_mult:Mult3
108. altpll Parameter Settings by Entity Instance
109. dcfifo Parameter Settings by Entity Instance
110. lpm_mult Parameter Settings by Entity Instance
111. Port Connectivity Checks: "sd_ctrl:sd_ctrl_inst"
112. Port Connectivity Checks: "hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3"
113. Port Connectivity Checks: "hdmi_ctrl:hdmi_ctrl_inst"
114. Port Connectivity Checks: "vga_ctrl:vga_ctrl_inst"
115. Port Connectivity Checks: "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data"
116. Port Connectivity Checks: "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data"
117. Port Connectivity Checks: "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst"
118. Port Connectivity Checks: "sdram_top:sdram_top_inst"
119. Port Connectivity Checks: "ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"
120. Post-Synthesis Netlist Statistics for Top Partition
121. Elapsed Time Per Partition
122. Analysis & Synthesis Messages
123. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Feb 26 23:32:04 2023           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; ov5640_hdmi_1280x720                            ;
; Top-level Entity Name              ; ov5640_hdmi_1280x720                            ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 2,550                                           ;
;     Total combinational functions  ; 2,326                                           ;
;     Dedicated logic registers      ; 1,123                                           ;
; Total registers                    ; 1139                                            ;
; Total pins                         ; 71                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 32,768                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 2                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                  ;
+------------------------------------------------------------------+----------------------+----------------------+
; Option                                                           ; Setting              ; Default Value        ;
+------------------------------------------------------------------+----------------------+----------------------+
; Device                                                           ; EP4CE10F17C8         ;                      ;
; Top-level entity name                                            ; ov5640_hdmi_1280x720 ; ov5640_hdmi_1280x720 ;
; Family name                                                      ; Cyclone IV E         ; Cyclone V            ;
; Use smart compilation                                            ; Off                  ; Off                  ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                   ; On                   ;
; Enable compact report table                                      ; Off                  ; Off                  ;
; Restructure Multiplexers                                         ; Auto                 ; Auto                 ;
; Create Debugging Nodes for IP Cores                              ; Off                  ; Off                  ;
; Preserve fewer node names                                        ; On                   ; On                   ;
; Intel FPGA IP Evaluation Mode                                    ; Enable               ; Enable               ;
; Verilog Version                                                  ; Verilog_2001         ; Verilog_2001         ;
; VHDL Version                                                     ; VHDL_1993            ; VHDL_1993            ;
; State Machine Processing                                         ; Auto                 ; Auto                 ;
; Safe State Machine                                               ; Off                  ; Off                  ;
; Extract Verilog State Machines                                   ; On                   ; On                   ;
; Extract VHDL State Machines                                      ; On                   ; On                   ;
; Ignore Verilog initial constructs                                ; Off                  ; Off                  ;
; Iteration limit for constant Verilog loops                       ; 5000                 ; 5000                 ;
; Iteration limit for non-constant Verilog loops                   ; 250                  ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                   ; On                   ;
; Infer RAMs from Raw Logic                                        ; On                   ; On                   ;
; Parallel Synthesis                                               ; On                   ; On                   ;
; DSP Block Balancing                                              ; Auto                 ; Auto                 ;
; NOT Gate Push-Back                                               ; On                   ; On                   ;
; Power-Up Don't Care                                              ; On                   ; On                   ;
; Remove Redundant Logic Cells                                     ; Off                  ; Off                  ;
; Remove Duplicate Registers                                       ; On                   ; On                   ;
; Ignore CARRY Buffers                                             ; Off                  ; Off                  ;
; Ignore CASCADE Buffers                                           ; Off                  ; Off                  ;
; Ignore GLOBAL Buffers                                            ; Off                  ; Off                  ;
; Ignore ROW GLOBAL Buffers                                        ; Off                  ; Off                  ;
; Ignore LCELL Buffers                                             ; Off                  ; Off                  ;
; Ignore SOFT Buffers                                              ; On                   ; On                   ;
; Limit AHDL Integers to 32 Bits                                   ; Off                  ; Off                  ;
; Optimization Technique                                           ; Balanced             ; Balanced             ;
; Carry Chain Length                                               ; 70                   ; 70                   ;
; Auto Carry Chains                                                ; On                   ; On                   ;
; Auto Open-Drain Pins                                             ; On                   ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                  ; Off                  ;
; Auto ROM Replacement                                             ; On                   ; On                   ;
; Auto RAM Replacement                                             ; On                   ; On                   ;
; Auto DSP Block Replacement                                       ; On                   ; On                   ;
; Auto Shift Register Replacement                                  ; Auto                 ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                 ; Auto                 ;
; Auto Clock Enable Replacement                                    ; On                   ; On                   ;
; Strict RAM Replacement                                           ; Off                  ; Off                  ;
; Allow Synchronous Control Signals                                ; On                   ; On                   ;
; Force Use of Synchronous Clear Signals                           ; Off                  ; Off                  ;
; Auto RAM Block Balancing                                         ; On                   ; On                   ;
; Auto RAM to Logic Cell Conversion                                ; Off                  ; Off                  ;
; Auto Resource Sharing                                            ; Off                  ; Off                  ;
; Allow Any RAM Size For Recognition                               ; Off                  ; Off                  ;
; Allow Any ROM Size For Recognition                               ; Off                  ; Off                  ;
; Allow Any Shift Register Size For Recognition                    ; Off                  ; Off                  ;
; Use LogicLock Constraints during Resource Balancing              ; On                   ; On                   ;
; Ignore translate_off and synthesis_off directives                ; Off                  ; Off                  ;
; Timing-Driven Synthesis                                          ; On                   ; On                   ;
; Report Parameter Settings                                        ; On                   ; On                   ;
; Report Source Assignments                                        ; On                   ; On                   ;
; Report Connectivity Checks                                       ; On                   ; On                   ;
; Ignore Maximum Fan-Out Assignments                               ; Off                  ; Off                  ;
; Synchronization Register Chain Length                            ; 2                    ; 2                    ;
; Power Optimization During Synthesis                              ; Normal compilation   ; Normal compilation   ;
; HDL message level                                                ; Level2               ; Level2               ;
; Suppress Register Optimization Related Messages                  ; Off                  ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                 ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                 ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                  ; 100                  ;
; Clock MUX Protection                                             ; On                   ; On                   ;
; Auto Gated Clock Conversion                                      ; Off                  ; Off                  ;
; Block Design Naming                                              ; Auto                 ; Auto                 ;
; SDC constraint protection                                        ; Off                  ; Off                  ;
; Synthesis Effort                                                 ; Auto                 ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                   ; On                   ;
; Pre-Mapping Resynthesis Optimization                             ; Off                  ; Off                  ;
; Analysis & Synthesis Message Level                               ; Medium               ; Medium               ;
; Disable Register Merging Across Hierarchies                      ; Auto                 ; Auto                 ;
; Resource Aware Inference For Block RAM                           ; On                   ; On                   ;
+------------------------------------------------------------------+----------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                       ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+
; ../rtl/data_wr_ctrl.v            ; yes             ; User Verilog HDL File        ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/data_wr_ctrl.v                    ;         ;
; ../rtl/key_filter.v              ; yes             ; User Verilog HDL File        ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/key_filter.v                      ;         ;
; ../rtl/frame_gen.v               ; yes             ; User Verilog HDL File        ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/frame_gen.v                       ;         ;
; ../rtl/SD/sd_write.v             ; yes             ; User Verilog HDL File        ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/SD/sd_write.v                     ;         ;
; ../rtl/SD/sd_read.v              ; yes             ; User Verilog HDL File        ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/SD/sd_read.v                      ;         ;
; ../rtl/SD/sd_init.v              ; yes             ; User Verilog HDL File        ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/SD/sd_init.v                      ;         ;
; ../rtl/SD/sd_ctrl.v              ; yes             ; User Verilog HDL File        ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/SD/sd_ctrl.v                      ;         ;
; ../rtl/uart_tx.v                 ; yes             ; User Verilog HDL File        ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/uart_tx.v                         ;         ;
; ../rtl/uart_rx.v                 ; yes             ; User Verilog HDL File        ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/uart_rx.v                         ;         ;
; ../rtl/uart_pro.v                ; yes             ; User Verilog HDL File        ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/uart_pro.v                        ;         ;
; ../rtl/vga_ctrl.v                ; yes             ; User Verilog HDL File        ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/vga_ctrl.v                        ;         ;
; ../rtl/ov5640_hdmi_1280x720.v    ; yes             ; User Verilog HDL File        ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640_hdmi_1280x720.v            ;         ;
; ../rtl/sdram/sdram_write.v       ; yes             ; User Verilog HDL File        ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/sdram/sdram_write.v               ;         ;
; ../rtl/sdram/sdram_top.v         ; yes             ; User Verilog HDL File        ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/sdram/sdram_top.v                 ;         ;
; ../rtl/sdram/sdram_read.v        ; yes             ; User Verilog HDL File        ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/sdram/sdram_read.v                ;         ;
; ../rtl/sdram/sdram_init.v        ; yes             ; User Verilog HDL File        ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/sdram/sdram_init.v                ;         ;
; ../rtl/sdram/sdram_ctrl.v        ; yes             ; User Verilog HDL File        ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/sdram/sdram_ctrl.v                ;         ;
; ../rtl/sdram/sdram_arbit.v       ; yes             ; User Verilog HDL File        ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/sdram/sdram_arbit.v               ;         ;
; ../rtl/sdram/sdram_a_ref.v       ; yes             ; User Verilog HDL File        ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/sdram/sdram_a_ref.v               ;         ;
; ../rtl/sdram/fifo_ctrl.v         ; yes             ; User Verilog HDL File        ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/sdram/fifo_ctrl.v                 ;         ;
; ../rtl/ov5640/ov5640_top.v       ; yes             ; User Verilog HDL File        ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640/ov5640_top.v               ;         ;
; ../rtl/ov5640/ov5640_data.v      ; yes             ; User Verilog HDL File        ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640/ov5640_data.v              ;         ;
; ../rtl/ov5640/ov5640_cfg.v       ; yes             ; User Verilog HDL File        ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640/ov5640_cfg.v               ;         ;
; ../rtl/ov5640/i2c_ctrl.v         ; yes             ; User Verilog HDL File        ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640/i2c_ctrl.v                 ;         ;
; ../rtl/hdmi/par_to_ser.v         ; yes             ; User Verilog HDL File        ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/hdmi/par_to_ser.v                 ;         ;
; ../rtl/hdmi/hdmi_ctrl.v          ; yes             ; User Verilog HDL File        ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/hdmi/hdmi_ctrl.v                  ;         ;
; ../rtl/hdmi/encode.v             ; yes             ; User Verilog HDL File        ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/hdmi/encode.v                     ;         ;
; ip_core/fifo_data/fifo_data.v    ; yes             ; User Wizard-Generated File   ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/ip_core/fifo_data/fifo_data.v ;         ;
; ip_core/ddio_out/ddio_out.v      ; yes             ; User Wizard-Generated File   ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/ip_core/ddio_out/ddio_out.v   ;         ;
; ip_core/clk_gen/clk_gen.v        ; yes             ; User Wizard-Generated File   ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/ip_core/clk_gen/clk_gen.v     ;         ;
; ip_core/clk_hdmi/clk_hdmi.v      ; yes             ; User Wizard-Generated File   ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/ip_core/clk_hdmi/clk_hdmi.v   ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf                       ;         ;
; aglobal180.inc                   ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/aglobal180.inc                   ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_pll.inc                  ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                ;         ;
; db/clk_gen_altpll.v              ; yes             ; Auto-Generated Megafunction  ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/clk_gen_altpll.v           ;         ;
; db/clk_hdmi_altpll.v             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/clk_hdmi_altpll.v          ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf                       ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_counter.inc                  ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                  ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.inc                     ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/a_graycounter.inc                ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/a_fefifo.inc                     ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/a_gray2bin.inc                   ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/dffpipe.inc                      ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_compare.inc                  ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram_fifo.inc              ;         ;
; db/dcfifo_3fk1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/dcfifo_3fk1.tdf            ;         ;
; db/a_gray2bin_7ib.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/a_gray2bin_7ib.tdf         ;         ;
; db/a_graycounter_677.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/a_graycounter_677.tdf      ;         ;
; db/a_graycounter_2lc.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/a_graycounter_2lc.tdf      ;         ;
; db/altsyncram_8271.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/altsyncram_8271.tdf        ;         ;
; db/dffpipe_pe9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/dffpipe_pe9.tdf            ;         ;
; db/alt_synch_pipe_vd8.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/alt_synch_pipe_vd8.tdf     ;         ;
; db/dffpipe_qe9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/dffpipe_qe9.tdf            ;         ;
; db/alt_synch_pipe_0e8.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/alt_synch_pipe_0e8.tdf     ;         ;
; db/dffpipe_re9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/dffpipe_re9.tdf            ;         ;
; db/cmpr_c66.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/cmpr_c66.tdf               ;         ;
; db/cmpr_b66.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/cmpr_b66.tdf               ;         ;
; db/mux_j28.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/mux_j28.tdf                ;         ;
; altddio_out.tdf                  ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_out.tdf                  ;         ;
; stratix_ddio.inc                 ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_ddio.inc                 ;         ;
; cyclone_ddio.inc                 ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/cyclone_ddio.inc                 ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.inc                      ;         ;
; stratix_lcell.inc                ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_lcell.inc                ;         ;
; db/ddio_out_p9j.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/ddio_out_p9j.tdf           ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf                     ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.inc                     ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/bypassff.inc                     ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altshift.inc                     ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.tdf                     ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/csa_add.inc                      ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.inc                     ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/muleabz.inc                      ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/mul_lfrg.inc                     ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/mul_boothc.inc                   ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/alt_ded_mult.inc                 ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc               ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf                     ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                  ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/addcore.inc                      ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/look_add.inc                     ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc          ;         ;
; db/add_sub_kgh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/add_sub_kgh.tdf            ;         ;
; db/add_sub_ogh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/add_sub_ogh.tdf            ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altshift.tdf                     ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 2,550 ;
;                                             ;       ;
; Total combinational functions               ; 2326  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 1130  ;
;     -- 3 input functions                    ; 545   ;
;     -- <=2 input functions                  ; 651   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 1807  ;
;     -- arithmetic mode                      ; 519   ;
;                                             ;       ;
; Total registers                             ; 1139  ;
;     -- Dedicated logic registers            ; 1123  ;
;     -- I/O registers                        ; 32    ;
;                                             ;       ;
; I/O pins                                    ; 71    ;
; Total memory bits                           ; 32768 ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Total PLLs                                  ; 2     ;
;     -- PLLs                                 ; 2     ;
;                                             ;       ;
; Maximum fan-out node                        ; rst_n ;
; Maximum fan-out                             ; 1063  ;
; Total fan-out                               ; 12435 ;
; Average fan-out                             ; 3.41  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                          ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                ; Entity Name          ; Library Name ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |ov5640_hdmi_1280x720                               ; 2326 (5)            ; 1123 (0)                  ; 32768       ; 0            ; 0       ; 0         ; 71   ; 0            ; |ov5640_hdmi_1280x720                                                                                                                                                                              ; ov5640_hdmi_1280x720 ; work         ;
;    |clk_gen:clk_gen_inst|                           ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|clk_gen:clk_gen_inst                                                                                                                                                         ; clk_gen              ; work         ;
;       |altpll:altpll_component|                     ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|clk_gen:clk_gen_inst|altpll:altpll_component                                                                                                                                 ; altpll               ; work         ;
;          |clk_gen_altpll:auto_generated|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated                                                                                                   ; clk_gen_altpll       ; work         ;
;    |clk_hdmi:clk_hdmi_inst|                         ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|clk_hdmi:clk_hdmi_inst                                                                                                                                                       ; clk_hdmi             ; work         ;
;       |altpll:altpll_component|                     ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|clk_hdmi:clk_hdmi_inst|altpll:altpll_component                                                                                                                               ; altpll               ; work         ;
;          |clk_hdmi_altpll:auto_generated|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|clk_hdmi:clk_hdmi_inst|altpll:altpll_component|clk_hdmi_altpll:auto_generated                                                                                                ; clk_hdmi_altpll      ; work         ;
;    |data_wr_ctrl:data_wr_ctrl_inst|                 ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|data_wr_ctrl:data_wr_ctrl_inst                                                                                                                                               ; data_wr_ctrl         ; work         ;
;    |frame_gen:frame_gen_inst|                       ; 60 (60)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|frame_gen:frame_gen_inst                                                                                                                                                     ; frame_gen            ; work         ;
;    |hdmi_ctrl:hdmi_ctrl_inst|                       ; 315 (0)             ; 158 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst                                                                                                                                                     ; hdmi_ctrl            ; work         ;
;       |encode:encode_inst0|                         ; 88 (88)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0                                                                                                                                 ; encode               ; work         ;
;       |encode:encode_inst1|                         ; 96 (96)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1                                                                                                                                 ; encode               ; work         ;
;       |encode:encode_inst2|                         ; 91 (91)             ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2                                                                                                                                 ; encode               ; work         ;
;       |par_to_ser:par_to_ser_inst0|                 ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0                                                                                                                         ; par_to_ser           ; work         ;
;          |ddio_out:ddio_out_inst0|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0                                                                                                 ; ddio_out             ; work         ;
;             |altddio_out:ALTDDIO_OUT_component|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component                                                               ; altddio_out          ; work         ;
;                |ddio_out_p9j:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                   ; ddio_out_p9j         ; work         ;
;          |ddio_out:ddio_out_inst1|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1                                                                                                 ; ddio_out             ; work         ;
;             |altddio_out:ALTDDIO_OUT_component|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component                                                               ; altddio_out          ; work         ;
;                |ddio_out_p9j:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                   ; ddio_out_p9j         ; work         ;
;       |par_to_ser:par_to_ser_inst1|                 ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1                                                                                                                         ; par_to_ser           ; work         ;
;          |ddio_out:ddio_out_inst0|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0                                                                                                 ; ddio_out             ; work         ;
;             |altddio_out:ALTDDIO_OUT_component|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component                                                               ; altddio_out          ; work         ;
;                |ddio_out_p9j:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                   ; ddio_out_p9j         ; work         ;
;          |ddio_out:ddio_out_inst1|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1                                                                                                 ; ddio_out             ; work         ;
;             |altddio_out:ALTDDIO_OUT_component|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component                                                               ; altddio_out          ; work         ;
;                |ddio_out_p9j:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                   ; ddio_out_p9j         ; work         ;
;       |par_to_ser:par_to_ser_inst2|                 ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2                                                                                                                         ; par_to_ser           ; work         ;
;          |ddio_out:ddio_out_inst0|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0                                                                                                 ; ddio_out             ; work         ;
;             |altddio_out:ALTDDIO_OUT_component|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component                                                               ; altddio_out          ; work         ;
;                |ddio_out_p9j:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                   ; ddio_out_p9j         ; work         ;
;          |ddio_out:ddio_out_inst1|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1                                                                                                 ; ddio_out             ; work         ;
;             |altddio_out:ALTDDIO_OUT_component|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component                                                               ; altddio_out          ; work         ;
;                |ddio_out_p9j:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                   ; ddio_out_p9j         ; work         ;
;       |par_to_ser:par_to_ser_inst3|                 ; 7 (7)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3                                                                                                                         ; par_to_ser           ; work         ;
;          |ddio_out:ddio_out_inst0|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0                                                                                                 ; ddio_out             ; work         ;
;             |altddio_out:ALTDDIO_OUT_component|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component                                                               ; altddio_out          ; work         ;
;                |ddio_out_p9j:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                   ; ddio_out_p9j         ; work         ;
;          |ddio_out:ddio_out_inst1|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1                                                                                                 ; ddio_out             ; work         ;
;             |altddio_out:ALTDDIO_OUT_component|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component                                                               ; altddio_out          ; work         ;
;                |ddio_out_p9j:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                   ; ddio_out_p9j         ; work         ;
;    |key_filter:key_filter_inst|                     ; 28 (28)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|key_filter:key_filter_inst                                                                                                                                                   ; key_filter           ; work         ;
;    |ov5640_top:ov5640_top_inst|                     ; 492 (1)             ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst                                                                                                                                                   ; ov5640_top           ; work         ;
;       |i2c_ctrl:i2c_ctrl_inst|                      ; 256 (256)           ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst                                                                                                                            ; i2c_ctrl             ; work         ;
;       |ov5640_cfg:ov5640_cfg_inst|                  ; 203 (203)           ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst                                                                                                                        ; ov5640_cfg           ; work         ;
;       |ov5640_data:ov5640_data_inst|                ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst                                                                                                                      ; ov5640_data          ; work         ;
;    |sd_ctrl:sd_ctrl_inst|                           ; 279 (3)             ; 206 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sd_ctrl:sd_ctrl_inst                                                                                                                                                         ; sd_ctrl              ; work         ;
;       |sd_init:sd_init_inst|                        ; 86 (86)             ; 79 (79)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst                                                                                                                                    ; sd_init              ; work         ;
;       |sd_read:sd_read_inst|                        ; 90 (90)             ; 67 (67)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst                                                                                                                                    ; sd_read              ; work         ;
;       |sd_write:sd_write_inst|                      ; 100 (100)           ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst                                                                                                                                  ; sd_write             ; work         ;
;    |sdram_top:sdram_top_inst|                       ; 568 (0)             ; 387 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst                                                                                                                                                     ; sdram_top            ; work         ;
;       |fifo_ctrl:fifo_ctrl_inst|                    ; 303 (87)            ; 231 (35)                  ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst                                                                                                                            ; fifo_ctrl            ; work         ;
;          |fifo_data:rd_fifo_data|                   ; 103 (0)             ; 98 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data                                                                                                     ; fifo_data            ; work         ;
;             |dcfifo:dcfifo_component|               ; 103 (0)             ; 98 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component                                                                             ; dcfifo               ; work         ;
;                |dcfifo_3fk1:auto_generated|         ; 103 (7)             ; 98 (37)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated                                                  ; dcfifo_3fk1          ; work         ;
;                   |a_gray2bin_7ib:wrptr_g_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                  ; a_gray2bin_7ib       ; work         ;
;                   |a_gray2bin_7ib:ws_dgrp_gray2bin| ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                  ; a_gray2bin_7ib       ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|     ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p                      ; a_graycounter_2lc    ; work         ;
;                   |a_graycounter_677:rdptr_g1p|     ; 24 (24)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p                      ; a_graycounter_677    ; work         ;
;                   |alt_synch_pipe_0e8:ws_dgrp|      ; 0 (0)               ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                       ; alt_synch_pipe_0e8   ; work         ;
;                      |dffpipe_re9:dffpipe15|        ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15 ; dffpipe_re9          ; work         ;
;                   |altsyncram_8271:fifo_ram|        ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram                         ; altsyncram_8271      ; work         ;
;                   |cmpr_c66:wrfull_eq_comp_lsb|     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb                      ; cmpr_c66             ; work         ;
;                   |dffpipe_pe9:ws_brp|              ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp                               ; dffpipe_pe9          ; work         ;
;                   |dffpipe_pe9:ws_bwp|              ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_bwp                               ; dffpipe_pe9          ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|   ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; mux_j28              ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; mux_j28              ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|  ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; mux_j28              ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; mux_j28              ; work         ;
;          |fifo_data:wr_fifo_data|                   ; 113 (0)             ; 98 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data                                                                                                     ; fifo_data            ; work         ;
;             |dcfifo:dcfifo_component|               ; 113 (0)             ; 98 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component                                                                             ; dcfifo               ; work         ;
;                |dcfifo_3fk1:auto_generated|         ; 113 (16)            ; 98 (37)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated                                                  ; dcfifo_3fk1          ; work         ;
;                   |a_gray2bin_7ib:rdptr_g_gray2bin| ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                  ; a_gray2bin_7ib       ; work         ;
;                   |a_gray2bin_7ib:rs_dgwp_gray2bin| ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                  ; a_gray2bin_7ib       ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|     ; 22 (22)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p                      ; a_graycounter_2lc    ; work         ;
;                   |a_graycounter_677:rdptr_g1p|     ; 23 (23)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p                      ; a_graycounter_677    ; work         ;
;                   |alt_synch_pipe_vd8:rs_dgwp|      ; 0 (0)               ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp                       ; alt_synch_pipe_vd8   ; work         ;
;                      |dffpipe_qe9:dffpipe13|        ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13 ; dffpipe_qe9          ; work         ;
;                   |altsyncram_8271:fifo_ram|        ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram                         ; altsyncram_8271      ; work         ;
;                   |cmpr_c66:wrfull_eq_comp_lsb|     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb                      ; cmpr_c66             ; work         ;
;                   |dffpipe_pe9:rs_brp|              ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp                               ; dffpipe_pe9          ; work         ;
;                   |dffpipe_pe9:rs_bwp|              ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp                               ; dffpipe_pe9          ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|   ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; mux_j28              ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; mux_j28              ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|  ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; mux_j28              ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; mux_j28              ; work         ;
;       |sdram_ctrl:sdram_ctrl_inst|                  ; 265 (0)             ; 156 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst                                                                                                                          ; sdram_ctrl           ; work         ;
;          |sdram_a_ref:sdram_a_ref_inst|             ; 47 (47)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst                                                                                             ; sdram_a_ref          ; work         ;
;          |sdram_arbit:sdram_arbit_inst|             ; 53 (53)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst                                                                                             ; sdram_arbit          ; work         ;
;          |sdram_init:sdram_init_inst|               ; 50 (50)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst                                                                                               ; sdram_init           ; work         ;
;          |sdram_read:sdram_read_inst|               ; 68 (68)             ; 53 (53)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst                                                                                               ; sdram_read           ; work         ;
;          |sdram_write:sdram_write_inst|             ; 47 (47)             ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst                                                                                             ; sdram_write          ; work         ;
;    |uart_pro:uart_pro_inst|                         ; 311 (291)           ; 183 (183)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|uart_pro:uart_pro_inst                                                                                                                                                       ; uart_pro             ; work         ;
;       |lpm_mult:Mult0|                              ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|uart_pro:uart_pro_inst|lpm_mult:Mult0                                                                                                                                        ; lpm_mult             ; work         ;
;          |multcore:mult_core|                       ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|uart_pro:uart_pro_inst|lpm_mult:Mult0|multcore:mult_core                                                                                                                     ; multcore             ; work         ;
;       |lpm_mult:Mult1|                              ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|uart_pro:uart_pro_inst|lpm_mult:Mult1                                                                                                                                        ; lpm_mult             ; work         ;
;          |multcore:mult_core|                       ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|uart_pro:uart_pro_inst|lpm_mult:Mult1|multcore:mult_core                                                                                                                     ; multcore             ; work         ;
;       |lpm_mult:Mult2|                              ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|uart_pro:uart_pro_inst|lpm_mult:Mult2                                                                                                                                        ; lpm_mult             ; work         ;
;          |multcore:mult_core|                       ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|uart_pro:uart_pro_inst|lpm_mult:Mult2|multcore:mult_core                                                                                                                     ; multcore             ; work         ;
;       |lpm_mult:Mult3|                              ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|uart_pro:uart_pro_inst|lpm_mult:Mult3                                                                                                                                        ; lpm_mult             ; work         ;
;          |multcore:mult_core|                       ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|uart_pro:uart_pro_inst|lpm_mult:Mult3|multcore:mult_core                                                                                                                     ; multcore             ; work         ;
;    |uart_rx:uart_rx_inst|                           ; 34 (34)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|uart_rx:uart_rx_inst                                                                                                                                                         ; uart_rx              ; work         ;
;    |uart_tx:uart_tx_inst|                           ; 37 (37)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|uart_tx:uart_tx_inst                                                                                                                                                         ; uart_tx              ; work         ;
;    |vga_ctrl:vga_ctrl_inst|                         ; 196 (196)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi_1280x720|vga_ctrl:vga_ctrl_inst                                                                                                                                                       ; vga_ctrl             ; work         ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------+-------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                    ; IP Include File               ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------+-------------------------------+
; Altera ; ALTPLL       ; 18.0    ; N/A          ; N/A          ; |ov5640_hdmi_1280x720|clk_gen:clk_gen_inst                                                         ; ip_core/clk_gen/clk_gen.v     ;
; Altera ; ALTPLL       ; 18.0    ; N/A          ; N/A          ; |ov5640_hdmi_1280x720|clk_hdmi:clk_hdmi_inst                                                       ; ip_core/clk_hdmi/clk_hdmi.v   ;
; Altera ; ALTDDIO_OUT  ; 18.0    ; N/A          ; N/A          ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0 ; ip_core/ddio_out/ddio_out.v   ;
; Altera ; ALTDDIO_OUT  ; 18.0    ; N/A          ; N/A          ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1 ; ip_core/ddio_out/ddio_out.v   ;
; Altera ; ALTDDIO_OUT  ; 18.0    ; N/A          ; N/A          ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0 ; ip_core/ddio_out/ddio_out.v   ;
; Altera ; ALTDDIO_OUT  ; 18.0    ; N/A          ; N/A          ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1 ; ip_core/ddio_out/ddio_out.v   ;
; Altera ; ALTDDIO_OUT  ; 18.0    ; N/A          ; N/A          ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0 ; ip_core/ddio_out/ddio_out.v   ;
; Altera ; ALTDDIO_OUT  ; 18.0    ; N/A          ; N/A          ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1 ; ip_core/ddio_out/ddio_out.v   ;
; Altera ; ALTDDIO_OUT  ; 18.0    ; N/A          ; N/A          ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0 ; ip_core/ddio_out/ddio_out.v   ;
; Altera ; ALTDDIO_OUT  ; 18.0    ; N/A          ; N/A          ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1 ; ip_core/ddio_out/ddio_out.v   ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data     ; ip_core/fifo_data/fifo_data.v ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data     ; ip_core/fifo_data/fifo_data.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------+-------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |ov5640_hdmi_1280x720|data_wr_ctrl:data_wr_ctrl_inst|state ;
+-------------+--------------------------------------------------------------+
; Name        ; state.WRITE                                                  ;
+-------------+--------------------------------------------------------------+
; state.IDLE  ; 0                                                            ;
; state.WRITE ; 1                                                            ;
+-------------+--------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |ov5640_hdmi_1280x720|sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|state             ;
+------------------+-----------------+---------------+------------------+------------+--------------+
; Name             ; state.CMD17_ACK ; state.RD_DATA ; state.SEND_CMD17 ; state.IDLE ; state.RD_END ;
+------------------+-----------------+---------------+------------------+------------+--------------+
; state.IDLE       ; 0               ; 0             ; 0                ; 0          ; 0            ;
; state.SEND_CMD17 ; 0               ; 0             ; 1                ; 1          ; 0            ;
; state.RD_DATA    ; 0               ; 1             ; 0                ; 1          ; 0            ;
; state.CMD17_ACK  ; 1               ; 0             ; 0                ; 1          ; 0            ;
; state.RD_END     ; 0               ; 0             ; 0                ; 1          ; 1            ;
+------------------+-----------------+---------------+------------------+------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640_hdmi_1280x720|sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|state                           ;
+------------------+--------------+---------------+-----------------+---------------+------------------+------------+
; Name             ; state.WR_END ; state.WR_BUSY ; state.CMD24_ACK ; state.WR_DATA ; state.SEND_CMD24 ; state.IDLE ;
+------------------+--------------+---------------+-----------------+---------------+------------------+------------+
; state.IDLE       ; 0            ; 0             ; 0               ; 0             ; 0                ; 0          ;
; state.SEND_CMD24 ; 0            ; 0             ; 0               ; 0             ; 1                ; 1          ;
; state.WR_DATA    ; 0            ; 0             ; 0               ; 1             ; 0                ; 1          ;
; state.CMD24_ACK  ; 0            ; 0             ; 1               ; 0             ; 0                ; 1          ;
; state.WR_BUSY    ; 0            ; 1             ; 0               ; 0             ; 0                ; 1          ;
; state.WR_END     ; 1            ; 0             ; 0               ; 0             ; 0                ; 1          ;
+------------------+--------------+---------------+-----------------+---------------+------------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640_hdmi_1280x720|sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state                                                                                                             ;
+-------------------+----------------+------------------+------------------+----------------+-----------------+-------------------+----------------+-----------------+-----------------+------------+
; Name              ; state.INIT_END ; state.ACMD41_ACK ; state.SEND_CMD55 ; state.CMD8_ACK ; state.CMD55_ACK ; state.SEND_ACMD41 ; state.CMD0_ACK ; state.SEND_CMD8 ; state.SEND_CMD0 ; state.IDLE ;
+-------------------+----------------+------------------+------------------+----------------+-----------------+-------------------+----------------+-----------------+-----------------+------------+
; state.IDLE        ; 0              ; 0                ; 0                ; 0              ; 0               ; 0                 ; 0              ; 0               ; 0               ; 0          ;
; state.SEND_CMD0   ; 0              ; 0                ; 0                ; 0              ; 0               ; 0                 ; 0              ; 0               ; 1               ; 1          ;
; state.SEND_CMD8   ; 0              ; 0                ; 0                ; 0              ; 0               ; 0                 ; 0              ; 1               ; 0               ; 1          ;
; state.CMD0_ACK    ; 0              ; 0                ; 0                ; 0              ; 0               ; 0                 ; 1              ; 0               ; 0               ; 1          ;
; state.SEND_ACMD41 ; 0              ; 0                ; 0                ; 0              ; 0               ; 1                 ; 0              ; 0               ; 0               ; 1          ;
; state.CMD55_ACK   ; 0              ; 0                ; 0                ; 0              ; 1               ; 0                 ; 0              ; 0               ; 0               ; 1          ;
; state.CMD8_ACK    ; 0              ; 0                ; 0                ; 1              ; 0               ; 0                 ; 0              ; 0               ; 0               ; 1          ;
; state.SEND_CMD55  ; 0              ; 0                ; 1                ; 0              ; 0               ; 0                 ; 0              ; 0               ; 0               ; 1          ;
; state.ACMD41_ACK  ; 0              ; 1                ; 0                ; 0              ; 0               ; 0                 ; 0              ; 0               ; 0               ; 1          ;
; state.INIT_END    ; 1              ; 0                ; 0                ; 0              ; 0               ; 0                 ; 0              ; 0               ; 0               ; 1          ;
+-------------------+----------------+------------------+------------------+----------------+-----------------+-------------------+----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |ov5640_hdmi_1280x720|uart_pro:uart_pro_inst|state          ;
+------------+-----------+---------+---------+------------+---------+---------+
; Name       ; state.END ; state.H ; state.X ; state.IDLE ; state.W ; state.Y ;
+------------+-----------+---------+---------+------------+---------+---------+
; state.IDLE ; 0         ; 0       ; 0       ; 0          ; 0       ; 0       ;
; state.X    ; 0         ; 0       ; 1       ; 1          ; 0       ; 0       ;
; state.Y    ; 0         ; 0       ; 0       ; 1          ; 0       ; 1       ;
; state.W    ; 0         ; 0       ; 0       ; 1          ; 1       ; 0       ;
; state.H    ; 0         ; 1       ; 0       ; 1          ; 0       ; 0       ;
; state.END  ; 1         ; 0       ; 0       ; 1          ; 0       ; 0       ;
+------------+-----------+---------+---------+------------+---------+---------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state                                                                                ;
+----------------------+-------------------+-------------------+--------------------+------------------+--------------------+--------------------+----------------------+--------------------+-------------------+
; Name                 ; read_state.RD_PRE ; read_state.RD_TRP ; read_state.RD_DATA ; read_state.RD_CL ; read_state.RD_TRCD ; read_state.RD_READ ; read_state.RD_ACTIVE ; read_state.RD_IDLE ; read_state.RD_END ;
+----------------------+-------------------+-------------------+--------------------+------------------+--------------------+--------------------+----------------------+--------------------+-------------------+
; read_state.RD_IDLE   ; 0                 ; 0                 ; 0                  ; 0                ; 0                  ; 0                  ; 0                    ; 0                  ; 0                 ;
; read_state.RD_ACTIVE ; 0                 ; 0                 ; 0                  ; 0                ; 0                  ; 0                  ; 1                    ; 1                  ; 0                 ;
; read_state.RD_READ   ; 0                 ; 0                 ; 0                  ; 0                ; 0                  ; 1                  ; 0                    ; 1                  ; 0                 ;
; read_state.RD_TRCD   ; 0                 ; 0                 ; 0                  ; 0                ; 1                  ; 0                  ; 0                    ; 1                  ; 0                 ;
; read_state.RD_CL     ; 0                 ; 0                 ; 0                  ; 1                ; 0                  ; 0                  ; 0                    ; 1                  ; 0                 ;
; read_state.RD_DATA   ; 0                 ; 0                 ; 1                  ; 0                ; 0                  ; 0                  ; 0                    ; 1                  ; 0                 ;
; read_state.RD_TRP    ; 0                 ; 1                 ; 0                  ; 0                ; 0                  ; 0                  ; 0                    ; 1                  ; 0                 ;
; read_state.RD_PRE    ; 1                 ; 0                 ; 0                  ; 0                ; 0                  ; 0                  ; 0                    ; 1                  ; 0                 ;
; read_state.RD_END    ; 0                 ; 0                 ; 0                  ; 0                ; 0                  ; 0                  ; 0                    ; 1                  ; 1                 ;
+----------------------+-------------------+-------------------+--------------------+------------------+--------------------+--------------------+----------------------+--------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state                                                                    ;
+-----------------------+--------------------+--------------------+--------------------+---------------------+---------------------+----------------------+-----------------------+---------------------+
; Name                  ; write_state.WR_TRP ; write_state.WR_END ; write_state.WR_PRE ; write_state.WR_DATA ; write_state.WR_TRCD ; write_state.WR_WRITE ; write_state.WR_ACTIVE ; write_state.WR_IDLE ;
+-----------------------+--------------------+--------------------+--------------------+---------------------+---------------------+----------------------+-----------------------+---------------------+
; write_state.WR_IDLE   ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ;
; write_state.WR_ACTIVE ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                    ; 1                     ; 1                   ;
; write_state.WR_WRITE  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 1                    ; 0                     ; 1                   ;
; write_state.WR_TRCD   ; 0                  ; 0                  ; 0                  ; 0                   ; 1                   ; 0                    ; 0                     ; 1                   ;
; write_state.WR_DATA   ; 0                  ; 0                  ; 0                  ; 1                   ; 0                   ; 0                    ; 0                     ; 1                   ;
; write_state.WR_PRE    ; 0                  ; 0                  ; 1                  ; 0                   ; 0                   ; 0                    ; 0                     ; 1                   ;
; write_state.WR_END    ; 0                  ; 1                  ; 0                  ; 0                   ; 0                   ; 0                    ; 0                     ; 1                   ;
; write_state.WR_TRP    ; 1                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                    ; 0                     ; 1                   ;
+-----------------------+--------------------+--------------------+--------------------+---------------------+---------------------+----------------------+-----------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state                          ;
+----------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+
; Name                 ; aref_state.AREF_END ; aref_state.AREF_TRF ; aref_state.AREF_TRP ; aref_state.AUTO_REF ; aref_state.AREF_PCHA ; aref_state.AREF_IDLE ;
+----------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+
; aref_state.AREF_IDLE ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ;
; aref_state.AREF_PCHA ; 0                   ; 0                   ; 0                   ; 0                   ; 1                    ; 1                    ;
; aref_state.AUTO_REF  ; 0                   ; 0                   ; 0                   ; 1                   ; 0                    ; 1                    ;
; aref_state.AREF_TRP  ; 0                   ; 0                   ; 1                   ; 0                   ; 0                    ; 1                    ;
; aref_state.AREF_TRF  ; 0                   ; 1                   ; 0                   ; 0                   ; 0                    ; 1                    ;
; aref_state.AREF_END  ; 1                   ; 0                   ; 0                   ; 0                   ; 0                    ; 1                    ;
+----------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state ;
+-------------+------------+-------------+------------+-------------+----------------------------------------------------------+
; Name        ; state.READ ; state.WRITE ; state.AREF ; state.ARBIT ; state.IDLE                                               ;
+-------------+------------+-------------+------------+-------------+----------------------------------------------------------+
; state.IDLE  ; 0          ; 0           ; 0          ; 0           ; 0                                                        ;
; state.ARBIT ; 0          ; 0           ; 0          ; 1           ; 1                                                        ;
; state.AREF  ; 0          ; 0           ; 1          ; 0           ; 1                                                        ;
; state.WRITE ; 0          ; 1           ; 0          ; 0           ; 1                                                        ;
; state.READ  ; 1          ; 0           ; 0          ; 0           ; 1                                                        ;
+-------------+------------+-------------+------------+-------------+----------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state                                                                       ;
+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+--------------------+---------------------+----------------------+
; Name                 ; init_state.INIT_TMRD ; init_state.INIT_END ; init_state.INIT_MRS ; init_state.INIT_TRF ; init_state.INIT_TRP ; init_state.INIT_AR ; init_state.INIT_PRE ; init_state.INIT_IDLE ;
+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+--------------------+---------------------+----------------------+
; init_state.INIT_IDLE ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                    ;
; init_state.INIT_PRE  ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 1                   ; 1                    ;
; init_state.INIT_AR   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ; 0                   ; 1                    ;
; init_state.INIT_TRP  ; 0                    ; 0                   ; 0                   ; 0                   ; 1                   ; 0                  ; 0                   ; 1                    ;
; init_state.INIT_TRF  ; 0                    ; 0                   ; 0                   ; 1                   ; 0                   ; 0                  ; 0                   ; 1                    ;
; init_state.INIT_MRS  ; 0                    ; 0                   ; 1                   ; 0                   ; 0                   ; 0                  ; 0                   ; 1                    ;
; init_state.INIT_END  ; 0                    ; 1                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 1                    ;
; init_state.INIT_TMRD ; 1                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 1                    ;
+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+--------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state                                                                                                                                                                                          ;
+---------------------+------------+-------------+---------------+-------------+--------------------+---------------+-------------+---------------+-------------+---------------------+-------------+---------------------+-------------+-------------------+---------------+------------+
; Name                ; state.STOP ; state.N_ACK ; state.RD_DATA ; state.ACK_5 ; state.SEND_RD_ADDR ; state.START_2 ; state.ACK_4 ; state.WR_DATA ; state.ACK_3 ; state.SEND_B_ADDR_L ; state.ACK_2 ; state.SEND_B_ADDR_H ; state.ACK_1 ; state.SEND_D_ADDR ; state.START_1 ; state.IDLE ;
+---------------------+------------+-------------+---------------+-------------+--------------------+---------------+-------------+---------------+-------------+---------------------+-------------+---------------------+-------------+-------------------+---------------+------------+
; state.IDLE          ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 0          ;
; state.START_1       ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 1             ; 1          ;
; state.SEND_D_ADDR   ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 1                 ; 0             ; 1          ;
; state.ACK_1         ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 1           ; 0                 ; 0             ; 1          ;
; state.SEND_B_ADDR_H ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 1                   ; 0           ; 0                 ; 0             ; 1          ;
; state.ACK_2         ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 1           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.SEND_B_ADDR_L ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 1                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.ACK_3         ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 1           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.WR_DATA       ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 1             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.ACK_4         ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 1           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.START_2       ; 0          ; 0           ; 0             ; 0           ; 0                  ; 1             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.SEND_RD_ADDR  ; 0          ; 0           ; 0             ; 0           ; 1                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.ACK_5         ; 0          ; 0           ; 0             ; 1           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.RD_DATA       ; 0          ; 0           ; 1             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.N_ACK         ; 0          ; 1           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.STOP          ; 1          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
+---------------------+------------+-------------+---------------+-------------+--------------------+---------------+-------------+---------------+-------------+---------------------+-------------+---------------------+-------------+-------------------+---------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                       ;
+-------------------------------------------------------+----------------------------------------------------------+------------------------+
; Latch Name                                            ; Latch Enable Signal                                      ; Free of Timing Hazards ;
+-------------------------------------------------------+----------------------------------------------------------+------------------------+
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal4 ; yes                    ;
; frame_gen:frame_gen_inst|frame                        ; GND                                                      ; yes                    ;
; Number of user-specified and inferred latches = 2     ;                                                          ;                        ;
+-------------------------------------------------------+----------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                              ; Reason for Removal                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; uart_pro:uart_pro_inst|data_pro[2][9]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                   ;
; uart_pro:uart_pro_inst|data_pro[2][8]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                   ;
; uart_pro:uart_pro_inst|data_pro[2][7]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                   ;
; uart_pro:uart_pro_inst|data_pro[2][6]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                   ;
; uart_pro:uart_pro_inst|data_pro[2][5]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                   ;
; uart_pro:uart_pro_inst|data_pro[2][4]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                   ;
; uart_pro:uart_pro_inst|data_pro[2][3]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                   ;
; uart_pro:uart_pro_inst|data_pro[2][2]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                   ;
; uart_pro:uart_pro_inst|data_pro[2][1]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                   ;
; uart_pro:uart_pro_inst|data_pro[2][0]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                   ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[0..2]                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[0]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                   ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_reg[0,1]                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[0]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                   ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_reg[0..2]                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_reg[0]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                   ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[3]                                                                 ; Stuck at GND due to stuck port data_in                                                                   ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[3]                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_addr[0]                                                              ; Stuck at VCC due to stuck port data_in                                                                   ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[3]                                                               ; Stuck at GND due to stuck port data_in                                                                   ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_ba[0,1]                                                              ; Stuck at VCC due to stuck port data_in                                                                   ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_addr[1..12]                                                          ; Stuck at VCC due to stuck port data_in                                                                   ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_addr[0]                                                                ; Stuck at VCC due to stuck port data_in                                                                   ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[3]                                                                 ; Stuck at GND due to stuck port data_in                                                                   ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_addr[1,2,4,5]                                                          ; Stuck at VCC due to stuck port data_in                                                                   ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[2]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                   ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_reg[2]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                   ;
; data_wr_ctrl:data_wr_ctrl_inst|cnt_wr[0..3]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                   ;
; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|cs_n                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                   ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[10] ; Lost fanout                                                                                              ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[10] ; Lost fanout                                                                                              ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[10] ; Lost fanout                                                                                              ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[10] ; Lost fanout                                                                                              ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[3]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                   ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                   ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[3]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                   ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                   ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n1[3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                   ;
; data_wr_ctrl:data_wr_ctrl_inst|wr_addr[1..31]                                                                                                              ; Merged with data_wr_ctrl:data_wr_ctrl_inst|wr_addr[0]                                                    ;
; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[4]                                                                                        ; Merged with hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                          ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|de_reg1                                                                                                       ; Merged with hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg1                                         ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|de_reg1                                                                                                       ; Merged with hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg1                                         ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|de_reg2                                                                                                       ; Merged with hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg2                                         ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|de_reg2                                                                                                       ; Merged with hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg2                                         ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|c0_reg1                                                                                                       ; Merged with hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg1                                         ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|c0_reg1                                                                                                       ; Merged with hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg1                                         ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|c0_reg2                                                                                                       ; Merged with hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg2                                         ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|c0_reg2                                                                                                       ; Merged with hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg2                                         ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|c1_reg1                                                                                                       ; Merged with hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg1                                         ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|c1_reg1                                                                                                       ; Merged with hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg1                                         ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|c1_reg2                                                                                                       ; Merged with hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg2                                         ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|c1_reg2                                                                                                       ; Merged with hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg2                                         ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|wr_ack_dly                                                                                               ; Merged with sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[0]                                                                  ; Merged with sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[1]    ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_addr[3,6..12]                                                          ; Merged with sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[1]    ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[1..8]                                                                                      ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[0]                           ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[1..8]                                                                                      ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[0]                           ;
; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|miso_dly                                                                                                         ; Merged with sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|miso_dly                                           ;
; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|miso_dly                                                                                                       ; Merged with sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|miso_dly                                           ;
; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]                                                                                                ; Merged with hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                  ;
; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|cnt[2]                                                                                                ; Merged with hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                  ;
; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|cnt[2]                                                                                                ; Merged with hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                  ;
; vga_ctrl:vga_ctrl_inst|cnt_h[11]                                                                                                                           ; Merged with frame_gen:frame_gen_inst|cnt_h[11]                                                           ;
; vga_ctrl:vga_ctrl_inst|cnt_h[10]                                                                                                                           ; Merged with frame_gen:frame_gen_inst|cnt_h[10]                                                           ;
; vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                                                            ; Merged with frame_gen:frame_gen_inst|cnt_h[9]                                                            ;
; vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                                                            ; Merged with frame_gen:frame_gen_inst|cnt_h[8]                                                            ;
; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                            ; Merged with frame_gen:frame_gen_inst|cnt_h[7]                                                            ;
; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                            ; Merged with frame_gen:frame_gen_inst|cnt_h[6]                                                            ;
; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                                                            ; Merged with frame_gen:frame_gen_inst|cnt_h[5]                                                            ;
; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                            ; Merged with frame_gen:frame_gen_inst|cnt_h[4]                                                            ;
; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                            ; Merged with frame_gen:frame_gen_inst|cnt_h[3]                                                            ;
; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                            ; Merged with frame_gen:frame_gen_inst|cnt_h[2]                                                            ;
; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                                            ; Merged with frame_gen:frame_gen_inst|cnt_h[1]                                                            ;
; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                                            ; Merged with frame_gen:frame_gen_inst|cnt_h[0]                                                            ;
; vga_ctrl:vga_ctrl_inst|cnt_v[11]                                                                                                                           ; Merged with frame_gen:frame_gen_inst|cnt_v[11]                                                           ;
; vga_ctrl:vga_ctrl_inst|cnt_v[10]                                                                                                                           ; Merged with frame_gen:frame_gen_inst|cnt_v[10]                                                           ;
; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                                            ; Merged with frame_gen:frame_gen_inst|cnt_v[9]                                                            ;
; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                                            ; Merged with frame_gen:frame_gen_inst|cnt_v[8]                                                            ;
; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                                            ; Merged with frame_gen:frame_gen_inst|cnt_v[7]                                                            ;
; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                                            ; Merged with frame_gen:frame_gen_inst|cnt_v[6]                                                            ;
; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                                            ; Merged with frame_gen:frame_gen_inst|cnt_v[5]                                                            ;
; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                                            ; Merged with frame_gen:frame_gen_inst|cnt_v[4]                                                            ;
; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                            ; Merged with frame_gen:frame_gen_inst|cnt_v[3]                                                            ;
; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                            ; Merged with frame_gen:frame_gen_inst|cnt_v[2]                                                            ;
; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                            ; Merged with frame_gen:frame_gen_inst|cnt_v[1]                                                            ;
; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                                            ; Merged with frame_gen:frame_gen_inst|cnt_v[0]                                                            ;
; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[1]                                                                                                ; Merged with hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                  ;
; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|cnt[1]                                                                                                ; Merged with hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                  ;
; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|cnt[1]                                                                                                ; Merged with hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                  ;
; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[0]                                                                                                ; Merged with hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                  ;
; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|cnt[0]                                                                                                ; Merged with hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                  ;
; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|cnt[0]                                                                                                ; Merged with hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                  ;
; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[3]                                                                                        ; Merged with hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                          ;
; uart_pro:uart_pro_inst|data_pro[8][9]                                                                                                                      ; Merged with uart_pro:uart_pro_inst|data_pro[8][8]                                                        ;
; uart_pro:uart_pro_inst|data_pro[5][9]                                                                                                                      ; Merged with uart_pro:uart_pro_inst|data_pro[5][8]                                                        ;
; uart_pro:uart_pro_inst|data_pro[11][9]                                                                                                                     ; Merged with uart_pro:uart_pro_inst|data_pro[11][8]                                                       ;
; data_wr_ctrl:data_wr_ctrl_inst|wr_addr[0]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                   ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[0]                                                                                         ; Stuck at GND due to stuck port data_in                                                                   ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[0]                                                                                                     ; Merged with hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[0]                                       ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[0]                                                                                                     ; Merged with hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[0]                                       ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n0[0]                                                                                                     ; Merged with hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n1[0]                                       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[0]                                                                                         ; Stuck at GND due to stuck port data_in                                                                   ;
; data_wr_ctrl:data_wr_ctrl_inst|state~6                                                                                                                     ; Lost fanout                                                                                              ;
; data_wr_ctrl:data_wr_ctrl_inst|state~7                                                                                                                     ; Lost fanout                                                                                              ;
; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|state~4                                                                                                          ; Lost fanout                                                                                              ;
; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|state~5                                                                                                          ; Lost fanout                                                                                              ;
; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|state~4                                                                                                        ; Lost fanout                                                                                              ;
; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|state~5                                                                                                        ; Lost fanout                                                                                              ;
; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|state~6                                                                                                        ; Lost fanout                                                                                              ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state~5                                                                                                          ; Lost fanout                                                                                              ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state~6                                                                                                          ; Lost fanout                                                                                              ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state~7                                                                                                          ; Lost fanout                                                                                              ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state~8                                                                                                          ; Lost fanout                                                                                              ;
; uart_pro:uart_pro_inst|state~4                                                                                                                             ; Lost fanout                                                                                              ;
; uart_pro:uart_pro_inst|state~7                                                                                                                             ; Lost fanout                                                                                              ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state~4                                                                ; Lost fanout                                                                                              ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state~5                                                                ; Lost fanout                                                                                              ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state~6                                                                ; Lost fanout                                                                                              ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state~4                                                             ; Lost fanout                                                                                              ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state~5                                                             ; Lost fanout                                                                                              ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state~6                                                             ; Lost fanout                                                                                              ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state~7                                                             ; Lost fanout                                                                                              ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state~4                                                              ; Lost fanout                                                                                              ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state~5                                                              ; Lost fanout                                                                                              ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state~6                                                              ; Lost fanout                                                                                              ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state~4                                                                ; Lost fanout                                                                                              ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state~5                                                                ; Lost fanout                                                                                              ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state~6                                                                ; Lost fanout                                                                                              ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state~4                                                                                                  ; Lost fanout                                                                                              ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state~5                                                                                                  ; Lost fanout                                                                                              ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state~6                                                                                                  ; Lost fanout                                                                                              ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state~7                                                                                                  ; Lost fanout                                                                                              ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_2                                                                                            ; Stuck at GND due to stuck port data_in                                                                   ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_RD_ADDR                                                                                       ; Stuck at GND due to stuck port data_in                                                                   ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_5                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                                                                                            ; Stuck at GND due to stuck port data_in                                                                   ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.N_ACK                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|aref_en                                                                   ; Merged with sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.AREF  ;
; Total Number of Removed Registers = 212                                                                                                                    ;                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                         ;
+-----------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------+
; Register name                                                   ; Reason for Removal        ; Registers Removed due to This Register                                ;
+-----------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------+
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_2 ; Stuck at GND              ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_RD_ADDR, ;
;                                                                 ; due to stuck port data_in ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_5,        ;
;                                                                 ;                           ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.RD_DATA,      ;
;                                                                 ;                           ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.N_ACK         ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[0]     ; Stuck at GND              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[0],              ;
;                                                                 ; due to stuck port data_in ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[3]                ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_reg[0]     ; Stuck at GND              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_reg[0],              ;
;                                                                 ; due to stuck port data_in ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n1[3]                ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[2]     ; Stuck at GND              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[2]               ;
;                                                                 ; due to stuck port data_in ;                                                                       ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_reg[0]     ; Stuck at GND              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[0]               ;
;                                                                 ; due to stuck port data_in ;                                                                       ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_reg[2]     ; Stuck at GND              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_reg[2]               ;
;                                                                 ; due to stuck port data_in ;                                                                       ;
+-----------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1123  ;
; Number of registers using Synchronous Clear  ; 163   ;
; Number of registers using Synchronous Load   ; 58    ;
; Number of registers using Asynchronous Clear ; 1082  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 433   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                  ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[2]                                                                      ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[2]                                                                       ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[2]                                                                         ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[2]                                                                         ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[1]                                                                       ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[1]                                                                      ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[1]                                                                         ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[1]                                                                         ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[0]                                                                      ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[0]                                                                       ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[0]                                                                         ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[0]                                                                         ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[1]                                                                          ; 10      ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba[0]                                                                       ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_ba[0]                                                                          ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba[1]                                                                       ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_ba[1]                                                                          ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[0]                                                                     ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[0]                                                                        ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[1]                                                                     ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[1]                                                                        ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[2]                                                                     ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[2]                                                                        ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[3]                                                                     ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[3]                                                                        ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[4]                                                                     ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[4]                                                                        ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[5]                                                                     ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[5]                                                                        ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[6]                                                                     ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[6]                                                                        ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[7]                                                                     ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[7]                                                                        ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[8]                                                                     ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[8]                                                                        ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[9]                                                                     ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[9]                                                                        ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[10]                                                                    ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[10]                                                                       ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[11]                                                                    ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[11]                                                                       ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[12]                                                                    ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[12]                                                                       ; 1       ;
; uart_tx:uart_tx_inst|tx                                                                                                                                            ; 2       ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|cs_n                                                                                                                     ; 2       ;
; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cs_n                                                                                                                   ; 2       ;
; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|mosi                                                                                                                     ; 1       ;
; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|mosi                                                                                                                   ; 1       ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|mosi                                                                                                                     ; 2       ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk                                                                                                          ; 39      ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0 ; 9       ;
; uart_rx:uart_rx_inst|rx_reg3                                                                                                                                       ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0 ; 7       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|parity6    ; 5       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0 ; 8       ;
; uart_rx:uart_rx_inst|rx_reg2                                                                                                                                       ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9    ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0 ; 8       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|parity6    ; 4       ;
; uart_rx:uart_rx_inst|rx_reg1                                                                                                                                       ; 1       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9    ; 5       ;
; Total number of inverted registers = 65                                                                                                                            ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[1] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[1]   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[1]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |ov5640_hdmi_1280x720|sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cnt_data_num[1]                                       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |ov5640_hdmi_1280x720|sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|cnt_data_num[0]                                         ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |ov5640_hdmi_1280x720|uart_pro:uart_pro_inst|baut_cnt[11]                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ov5640_hdmi_1280x720|uart_tx:uart_tx_inst|bit_cnt[0]                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[1]                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |ov5640_hdmi_1280x720|frame_gen:frame_gen_inst|cnt_v[8]                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]                                      ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |ov5640_hdmi_1280x720|key_filter:key_filter_inst|cnt_20ms[13]                                                           ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[22]                               ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[19]                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[22]                               ;
; 6:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |ov5640_hdmi_1280x720|uart_pro:uart_pro_inst|data_pro[7][9]                                                             ;
; 6:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |ov5640_hdmi_1280x720|uart_pro:uart_pro_inst|data_pro[1][4]                                                             ;
; 6:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |ov5640_hdmi_1280x720|uart_pro:uart_pro_inst|data_pro[4][9]                                                             ;
; 6:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |ov5640_hdmi_1280x720|uart_pro:uart_pro_inst|data_pro[10][9]                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ov5640_hdmi_1280x720|sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|cnt_cmd_bit[6]                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba[0]      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_ba[1]         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[11]   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[12]      ;
; 6:1                ; 9 bits    ; 36 LEs        ; 27 LEs               ; 9 LEs                  ; Yes        ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[8]    ;
; 6:1                ; 9 bits    ; 36 LEs        ; 27 LEs               ; 9 LEs                  ; Yes        ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[0]       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |ov5640_hdmi_1280x720|uart_pro:uart_pro_inst|data_pro[0][1]                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ov5640_hdmi_1280x720|uart_pro:uart_pro_inst|data_pro[0][6]                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |ov5640_hdmi_1280x720|uart_pro:uart_pro_inst|data_pro[6][0]                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ov5640_hdmi_1280x720|uart_pro:uart_pro_inst|data_pro[6][8]                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |ov5640_hdmi_1280x720|uart_pro:uart_pro_inst|data_pro[9][1]                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ov5640_hdmi_1280x720|uart_pro:uart_pro_inst|data_pro[9][7]                                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |ov5640_hdmi_1280x720|uart_pro:uart_pro_inst|data_pro[3][1]                                                             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |ov5640_hdmi_1280x720|uart_pro:uart_pro_inst|data_pro[3][8]                                                             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|Add16                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|Add16                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|Add16                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector18       ;
; 5:1                ; 10 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector8        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; No         ; |ov5640_hdmi_1280x720|vga_ctrl:vga_ctrl_inst|rgb[14]                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                          ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                           ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                       ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                       ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                     ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                     ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                      ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                     ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                      ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                          ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                           ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                       ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                       ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                     ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                     ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                      ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                     ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                      ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                     ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                    ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                 ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                  ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                     ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                    ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                 ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                  ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                     ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                    ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                 ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                  ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                     ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                    ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                 ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                  ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                     ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                    ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                 ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                  ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                     ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                    ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                 ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                  ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                     ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                    ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                 ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                  ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                     ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                    ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                 ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                  ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ov5640_hdmi_1280x720 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; H_PIXEL        ; 1280  ; Signed Integer                                              ;
; V_PIXEL        ; 720   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_gen:clk_gen_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------+
; Parameter Name                ; Value                     ; Type                          ;
+-------------------------------+---------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                       ;
; PLL_TYPE                      ; AUTO                      ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clk_gen ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                       ;
; LOCK_HIGH                     ; 1                         ; Untyped                       ;
; LOCK_LOW                      ; 1                         ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                       ;
; SKIP_VCO                      ; OFF                       ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                       ;
; BANDWIDTH                     ; 0                         ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                       ;
; DOWN_SPREAD                   ; 0                         ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                         ; Signed Integer                ;
; CLK3_MULTIPLY_BY              ; 1                         ; Signed Integer                ;
; CLK2_MULTIPLY_BY              ; 1                         ; Signed Integer                ;
; CLK1_MULTIPLY_BY              ; 5                         ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 5                         ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                         ; Signed Integer                ;
; CLK3_DIVIDE_BY                ; 1                         ; Signed Integer                ;
; CLK2_DIVIDE_BY                ; 2                         ; Signed Integer                ;
; CLK1_DIVIDE_BY                ; 2                         ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 10000                     ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; -2000                     ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK3_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                       ;
; DPA_DIVIDER                   ; 0                         ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; VCO_MIN                       ; 0                         ; Untyped                       ;
; VCO_MAX                       ; 0                         ; Untyped                       ;
; VCO_CENTER                    ; 0                         ; Untyped                       ;
; PFD_MIN                       ; 0                         ; Untyped                       ;
; PFD_MAX                       ; 0                         ; Untyped                       ;
; M_INITIAL                     ; 0                         ; Untyped                       ;
; M                             ; 0                         ; Untyped                       ;
; N                             ; 1                         ; Untyped                       ;
; M2                            ; 1                         ; Untyped                       ;
; N2                            ; 1                         ; Untyped                       ;
; SS                            ; 1                         ; Untyped                       ;
; C0_HIGH                       ; 0                         ; Untyped                       ;
; C1_HIGH                       ; 0                         ; Untyped                       ;
; C2_HIGH                       ; 0                         ; Untyped                       ;
; C3_HIGH                       ; 0                         ; Untyped                       ;
; C4_HIGH                       ; 0                         ; Untyped                       ;
; C5_HIGH                       ; 0                         ; Untyped                       ;
; C6_HIGH                       ; 0                         ; Untyped                       ;
; C7_HIGH                       ; 0                         ; Untyped                       ;
; C8_HIGH                       ; 0                         ; Untyped                       ;
; C9_HIGH                       ; 0                         ; Untyped                       ;
; C0_LOW                        ; 0                         ; Untyped                       ;
; C1_LOW                        ; 0                         ; Untyped                       ;
; C2_LOW                        ; 0                         ; Untyped                       ;
; C3_LOW                        ; 0                         ; Untyped                       ;
; C4_LOW                        ; 0                         ; Untyped                       ;
; C5_LOW                        ; 0                         ; Untyped                       ;
; C6_LOW                        ; 0                         ; Untyped                       ;
; C7_LOW                        ; 0                         ; Untyped                       ;
; C8_LOW                        ; 0                         ; Untyped                       ;
; C9_LOW                        ; 0                         ; Untyped                       ;
; C0_INITIAL                    ; 0                         ; Untyped                       ;
; C1_INITIAL                    ; 0                         ; Untyped                       ;
; C2_INITIAL                    ; 0                         ; Untyped                       ;
; C3_INITIAL                    ; 0                         ; Untyped                       ;
; C4_INITIAL                    ; 0                         ; Untyped                       ;
; C5_INITIAL                    ; 0                         ; Untyped                       ;
; C6_INITIAL                    ; 0                         ; Untyped                       ;
; C7_INITIAL                    ; 0                         ; Untyped                       ;
; C8_INITIAL                    ; 0                         ; Untyped                       ;
; C9_INITIAL                    ; 0                         ; Untyped                       ;
; C0_MODE                       ; BYPASS                    ; Untyped                       ;
; C1_MODE                       ; BYPASS                    ; Untyped                       ;
; C2_MODE                       ; BYPASS                    ; Untyped                       ;
; C3_MODE                       ; BYPASS                    ; Untyped                       ;
; C4_MODE                       ; BYPASS                    ; Untyped                       ;
; C5_MODE                       ; BYPASS                    ; Untyped                       ;
; C6_MODE                       ; BYPASS                    ; Untyped                       ;
; C7_MODE                       ; BYPASS                    ; Untyped                       ;
; C8_MODE                       ; BYPASS                    ; Untyped                       ;
; C9_MODE                       ; BYPASS                    ; Untyped                       ;
; C0_PH                         ; 0                         ; Untyped                       ;
; C1_PH                         ; 0                         ; Untyped                       ;
; C2_PH                         ; 0                         ; Untyped                       ;
; C3_PH                         ; 0                         ; Untyped                       ;
; C4_PH                         ; 0                         ; Untyped                       ;
; C5_PH                         ; 0                         ; Untyped                       ;
; C6_PH                         ; 0                         ; Untyped                       ;
; C7_PH                         ; 0                         ; Untyped                       ;
; C8_PH                         ; 0                         ; Untyped                       ;
; C9_PH                         ; 0                         ; Untyped                       ;
; L0_HIGH                       ; 1                         ; Untyped                       ;
; L1_HIGH                       ; 1                         ; Untyped                       ;
; G0_HIGH                       ; 1                         ; Untyped                       ;
; G1_HIGH                       ; 1                         ; Untyped                       ;
; G2_HIGH                       ; 1                         ; Untyped                       ;
; G3_HIGH                       ; 1                         ; Untyped                       ;
; E0_HIGH                       ; 1                         ; Untyped                       ;
; E1_HIGH                       ; 1                         ; Untyped                       ;
; E2_HIGH                       ; 1                         ; Untyped                       ;
; E3_HIGH                       ; 1                         ; Untyped                       ;
; L0_LOW                        ; 1                         ; Untyped                       ;
; L1_LOW                        ; 1                         ; Untyped                       ;
; G0_LOW                        ; 1                         ; Untyped                       ;
; G1_LOW                        ; 1                         ; Untyped                       ;
; G2_LOW                        ; 1                         ; Untyped                       ;
; G3_LOW                        ; 1                         ; Untyped                       ;
; E0_LOW                        ; 1                         ; Untyped                       ;
; E1_LOW                        ; 1                         ; Untyped                       ;
; E2_LOW                        ; 1                         ; Untyped                       ;
; E3_LOW                        ; 1                         ; Untyped                       ;
; L0_INITIAL                    ; 1                         ; Untyped                       ;
; L1_INITIAL                    ; 1                         ; Untyped                       ;
; G0_INITIAL                    ; 1                         ; Untyped                       ;
; G1_INITIAL                    ; 1                         ; Untyped                       ;
; G2_INITIAL                    ; 1                         ; Untyped                       ;
; G3_INITIAL                    ; 1                         ; Untyped                       ;
; E0_INITIAL                    ; 1                         ; Untyped                       ;
; E1_INITIAL                    ; 1                         ; Untyped                       ;
; E2_INITIAL                    ; 1                         ; Untyped                       ;
; E3_INITIAL                    ; 1                         ; Untyped                       ;
; L0_MODE                       ; BYPASS                    ; Untyped                       ;
; L1_MODE                       ; BYPASS                    ; Untyped                       ;
; G0_MODE                       ; BYPASS                    ; Untyped                       ;
; G1_MODE                       ; BYPASS                    ; Untyped                       ;
; G2_MODE                       ; BYPASS                    ; Untyped                       ;
; G3_MODE                       ; BYPASS                    ; Untyped                       ;
; E0_MODE                       ; BYPASS                    ; Untyped                       ;
; E1_MODE                       ; BYPASS                    ; Untyped                       ;
; E2_MODE                       ; BYPASS                    ; Untyped                       ;
; E3_MODE                       ; BYPASS                    ; Untyped                       ;
; L0_PH                         ; 0                         ; Untyped                       ;
; L1_PH                         ; 0                         ; Untyped                       ;
; G0_PH                         ; 0                         ; Untyped                       ;
; G1_PH                         ; 0                         ; Untyped                       ;
; G2_PH                         ; 0                         ; Untyped                       ;
; G3_PH                         ; 0                         ; Untyped                       ;
; E0_PH                         ; 0                         ; Untyped                       ;
; E1_PH                         ; 0                         ; Untyped                       ;
; E2_PH                         ; 0                         ; Untyped                       ;
; E3_PH                         ; 0                         ; Untyped                       ;
; M_PH                          ; 0                         ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; CLK0_COUNTER                  ; G0                        ; Untyped                       ;
; CLK1_COUNTER                  ; G0                        ; Untyped                       ;
; CLK2_COUNTER                  ; G0                        ; Untyped                       ;
; CLK3_COUNTER                  ; G0                        ; Untyped                       ;
; CLK4_COUNTER                  ; G0                        ; Untyped                       ;
; CLK5_COUNTER                  ; G0                        ; Untyped                       ;
; CLK6_COUNTER                  ; E0                        ; Untyped                       ;
; CLK7_COUNTER                  ; E1                        ; Untyped                       ;
; CLK8_COUNTER                  ; E2                        ; Untyped                       ;
; CLK9_COUNTER                  ; E3                        ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; M_TIME_DELAY                  ; 0                         ; Untyped                       ;
; N_TIME_DELAY                  ; 0                         ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                       ;
; VCO_POST_SCALE                ; 0                         ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK3                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK4                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                       ;
; CBXI_PARAMETER                ; clk_gen_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                ;
+-------------------------------+---------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_hdmi:clk_hdmi_inst|altpll:altpll_component ;
+-------------------------------+----------------------------+--------------------------------+
; Parameter Name                ; Value                      ; Type                           ;
+-------------------------------+----------------------------+--------------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                        ;
; PLL_TYPE                      ; AUTO                       ; Untyped                        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clk_hdmi ; Untyped                        ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                        ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                        ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                        ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                        ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                        ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                        ;
; LOCK_HIGH                     ; 1                          ; Untyped                        ;
; LOCK_LOW                      ; 1                          ; Untyped                        ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                        ;
; SKIP_VCO                      ; OFF                        ; Untyped                        ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                        ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                        ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                        ;
; BANDWIDTH                     ; 0                          ; Untyped                        ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                        ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                        ;
; DOWN_SPREAD                   ; 0                          ; Untyped                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                        ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK1_MULTIPLY_BY              ; 297                        ; Signed Integer                 ;
; CLK0_MULTIPLY_BY              ; 297                        ; Signed Integer                 ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK1_DIVIDE_BY                ; 40                         ; Signed Integer                 ;
; CLK0_DIVIDE_BY                ; 200                        ; Signed Integer                 ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK1_DUTY_CYCLE               ; 50                         ; Signed Integer                 ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                        ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                        ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                        ;
; DPA_DIVIDER                   ; 0                          ; Untyped                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                        ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                        ;
; VCO_MIN                       ; 0                          ; Untyped                        ;
; VCO_MAX                       ; 0                          ; Untyped                        ;
; VCO_CENTER                    ; 0                          ; Untyped                        ;
; PFD_MIN                       ; 0                          ; Untyped                        ;
; PFD_MAX                       ; 0                          ; Untyped                        ;
; M_INITIAL                     ; 0                          ; Untyped                        ;
; M                             ; 0                          ; Untyped                        ;
; N                             ; 1                          ; Untyped                        ;
; M2                            ; 1                          ; Untyped                        ;
; N2                            ; 1                          ; Untyped                        ;
; SS                            ; 1                          ; Untyped                        ;
; C0_HIGH                       ; 0                          ; Untyped                        ;
; C1_HIGH                       ; 0                          ; Untyped                        ;
; C2_HIGH                       ; 0                          ; Untyped                        ;
; C3_HIGH                       ; 0                          ; Untyped                        ;
; C4_HIGH                       ; 0                          ; Untyped                        ;
; C5_HIGH                       ; 0                          ; Untyped                        ;
; C6_HIGH                       ; 0                          ; Untyped                        ;
; C7_HIGH                       ; 0                          ; Untyped                        ;
; C8_HIGH                       ; 0                          ; Untyped                        ;
; C9_HIGH                       ; 0                          ; Untyped                        ;
; C0_LOW                        ; 0                          ; Untyped                        ;
; C1_LOW                        ; 0                          ; Untyped                        ;
; C2_LOW                        ; 0                          ; Untyped                        ;
; C3_LOW                        ; 0                          ; Untyped                        ;
; C4_LOW                        ; 0                          ; Untyped                        ;
; C5_LOW                        ; 0                          ; Untyped                        ;
; C6_LOW                        ; 0                          ; Untyped                        ;
; C7_LOW                        ; 0                          ; Untyped                        ;
; C8_LOW                        ; 0                          ; Untyped                        ;
; C9_LOW                        ; 0                          ; Untyped                        ;
; C0_INITIAL                    ; 0                          ; Untyped                        ;
; C1_INITIAL                    ; 0                          ; Untyped                        ;
; C2_INITIAL                    ; 0                          ; Untyped                        ;
; C3_INITIAL                    ; 0                          ; Untyped                        ;
; C4_INITIAL                    ; 0                          ; Untyped                        ;
; C5_INITIAL                    ; 0                          ; Untyped                        ;
; C6_INITIAL                    ; 0                          ; Untyped                        ;
; C7_INITIAL                    ; 0                          ; Untyped                        ;
; C8_INITIAL                    ; 0                          ; Untyped                        ;
; C9_INITIAL                    ; 0                          ; Untyped                        ;
; C0_MODE                       ; BYPASS                     ; Untyped                        ;
; C1_MODE                       ; BYPASS                     ; Untyped                        ;
; C2_MODE                       ; BYPASS                     ; Untyped                        ;
; C3_MODE                       ; BYPASS                     ; Untyped                        ;
; C4_MODE                       ; BYPASS                     ; Untyped                        ;
; C5_MODE                       ; BYPASS                     ; Untyped                        ;
; C6_MODE                       ; BYPASS                     ; Untyped                        ;
; C7_MODE                       ; BYPASS                     ; Untyped                        ;
; C8_MODE                       ; BYPASS                     ; Untyped                        ;
; C9_MODE                       ; BYPASS                     ; Untyped                        ;
; C0_PH                         ; 0                          ; Untyped                        ;
; C1_PH                         ; 0                          ; Untyped                        ;
; C2_PH                         ; 0                          ; Untyped                        ;
; C3_PH                         ; 0                          ; Untyped                        ;
; C4_PH                         ; 0                          ; Untyped                        ;
; C5_PH                         ; 0                          ; Untyped                        ;
; C6_PH                         ; 0                          ; Untyped                        ;
; C7_PH                         ; 0                          ; Untyped                        ;
; C8_PH                         ; 0                          ; Untyped                        ;
; C9_PH                         ; 0                          ; Untyped                        ;
; L0_HIGH                       ; 1                          ; Untyped                        ;
; L1_HIGH                       ; 1                          ; Untyped                        ;
; G0_HIGH                       ; 1                          ; Untyped                        ;
; G1_HIGH                       ; 1                          ; Untyped                        ;
; G2_HIGH                       ; 1                          ; Untyped                        ;
; G3_HIGH                       ; 1                          ; Untyped                        ;
; E0_HIGH                       ; 1                          ; Untyped                        ;
; E1_HIGH                       ; 1                          ; Untyped                        ;
; E2_HIGH                       ; 1                          ; Untyped                        ;
; E3_HIGH                       ; 1                          ; Untyped                        ;
; L0_LOW                        ; 1                          ; Untyped                        ;
; L1_LOW                        ; 1                          ; Untyped                        ;
; G0_LOW                        ; 1                          ; Untyped                        ;
; G1_LOW                        ; 1                          ; Untyped                        ;
; G2_LOW                        ; 1                          ; Untyped                        ;
; G3_LOW                        ; 1                          ; Untyped                        ;
; E0_LOW                        ; 1                          ; Untyped                        ;
; E1_LOW                        ; 1                          ; Untyped                        ;
; E2_LOW                        ; 1                          ; Untyped                        ;
; E3_LOW                        ; 1                          ; Untyped                        ;
; L0_INITIAL                    ; 1                          ; Untyped                        ;
; L1_INITIAL                    ; 1                          ; Untyped                        ;
; G0_INITIAL                    ; 1                          ; Untyped                        ;
; G1_INITIAL                    ; 1                          ; Untyped                        ;
; G2_INITIAL                    ; 1                          ; Untyped                        ;
; G3_INITIAL                    ; 1                          ; Untyped                        ;
; E0_INITIAL                    ; 1                          ; Untyped                        ;
; E1_INITIAL                    ; 1                          ; Untyped                        ;
; E2_INITIAL                    ; 1                          ; Untyped                        ;
; E3_INITIAL                    ; 1                          ; Untyped                        ;
; L0_MODE                       ; BYPASS                     ; Untyped                        ;
; L1_MODE                       ; BYPASS                     ; Untyped                        ;
; G0_MODE                       ; BYPASS                     ; Untyped                        ;
; G1_MODE                       ; BYPASS                     ; Untyped                        ;
; G2_MODE                       ; BYPASS                     ; Untyped                        ;
; G3_MODE                       ; BYPASS                     ; Untyped                        ;
; E0_MODE                       ; BYPASS                     ; Untyped                        ;
; E1_MODE                       ; BYPASS                     ; Untyped                        ;
; E2_MODE                       ; BYPASS                     ; Untyped                        ;
; E3_MODE                       ; BYPASS                     ; Untyped                        ;
; L0_PH                         ; 0                          ; Untyped                        ;
; L1_PH                         ; 0                          ; Untyped                        ;
; G0_PH                         ; 0                          ; Untyped                        ;
; G1_PH                         ; 0                          ; Untyped                        ;
; G2_PH                         ; 0                          ; Untyped                        ;
; G3_PH                         ; 0                          ; Untyped                        ;
; E0_PH                         ; 0                          ; Untyped                        ;
; E1_PH                         ; 0                          ; Untyped                        ;
; E2_PH                         ; 0                          ; Untyped                        ;
; E3_PH                         ; 0                          ; Untyped                        ;
; M_PH                          ; 0                          ; Untyped                        ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; CLK0_COUNTER                  ; G0                         ; Untyped                        ;
; CLK1_COUNTER                  ; G0                         ; Untyped                        ;
; CLK2_COUNTER                  ; G0                         ; Untyped                        ;
; CLK3_COUNTER                  ; G0                         ; Untyped                        ;
; CLK4_COUNTER                  ; G0                         ; Untyped                        ;
; CLK5_COUNTER                  ; G0                         ; Untyped                        ;
; CLK6_COUNTER                  ; E0                         ; Untyped                        ;
; CLK7_COUNTER                  ; E1                         ; Untyped                        ;
; CLK8_COUNTER                  ; E2                         ; Untyped                        ;
; CLK9_COUNTER                  ; E3                         ; Untyped                        ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                        ;
; M_TIME_DELAY                  ; 0                          ; Untyped                        ;
; N_TIME_DELAY                  ; 0                          ; Untyped                        ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                        ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                        ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                        ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                        ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                        ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                        ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                        ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                        ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                        ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                        ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                        ;
; VCO_POST_SCALE                ; 0                          ; Untyped                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                        ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                        ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped                        ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                        ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                        ;
; PORT_ARESET                   ; PORT_USED                  ; Untyped                        ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_LOCKED                   ; PORT_USED                  ; Untyped                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                        ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                        ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                        ;
; CBXI_PARAMETER                ; clk_hdmi_altpll            ; Untyped                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                        ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                        ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                        ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE                 ;
+-------------------------------+----------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ov5640_top:ov5640_top_inst ;
+----------------+----------------------------+---------------------------+
; Parameter Name ; Value                      ; Type                      ;
+----------------+----------------------------+---------------------------+
; SLAVE_ADDR     ; 0111100                    ; Unsigned Binary           ;
; BIT_CTRL       ; 1                          ; Unsigned Binary           ;
; CLK_FREQ       ; 10111110101111000010000000 ; Unsigned Binary           ;
; I2C_FREQ       ; 111101000010010000         ; Unsigned Binary           ;
+----------------+----------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst ;
+----------------+----------------------------+--------------------------------------------------+
; Parameter Name ; Value                      ; Type                                             ;
+----------------+----------------------------+--------------------------------------------------+
; DEVICE_ADDR    ; 0111100                    ; Unsigned Binary                                  ;
; SYS_CLK_FREQ   ; 10111110101111000010000000 ; Unsigned Binary                                  ;
; SCL_FREQ       ; 111101000010010000         ; Unsigned Binary                                  ;
+----------------+----------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst ;
+----------------+------------+----------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                 ;
+----------------+------------+----------------------------------------------------------------------+
; REG_NUM        ; 11111011   ; Unsigned Binary                                                      ;
; CNT_WAIT_MAX   ; 1111111111 ; Unsigned Binary                                                      ;
+----------------+------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; PIC_WAIT       ; 1010  ; Unsigned Binary                                                             ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                 ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                       ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                       ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                       ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                              ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                              ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                              ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                              ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                              ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                       ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                              ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                              ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                              ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                              ;
; CBXI_PARAMETER          ; dcfifo_3fk1  ; Untyped                                                                                              ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                 ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                       ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                       ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                       ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                              ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                              ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                              ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                              ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                              ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                       ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                              ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                              ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                              ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                              ;
; CBXI_PARAMETER          ; dcfifo_3fk1  ; Untyped                                                                                              ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst ;
+----------------+-----------------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                     ;
+----------------+-----------------+------------------------------------------------------------------------------------------+
; T_POWER        ; 100111000100000 ; Unsigned Binary                                                                          ;
; P_CHARGE       ; 0010            ; Unsigned Binary                                                                          ;
; AUTO_REF       ; 0001            ; Unsigned Binary                                                                          ;
; NOP            ; 0111            ; Unsigned Binary                                                                          ;
; M_REG_SET      ; 0000            ; Unsigned Binary                                                                          ;
; INIT_IDLE      ; 000             ; Unsigned Binary                                                                          ;
; INIT_PRE       ; 001             ; Unsigned Binary                                                                          ;
; INIT_TRP       ; 011             ; Unsigned Binary                                                                          ;
; INIT_AR        ; 010             ; Unsigned Binary                                                                          ;
; INIT_TRF       ; 100             ; Unsigned Binary                                                                          ;
; INIT_MRS       ; 101             ; Unsigned Binary                                                                          ;
; INIT_TMRD      ; 111             ; Unsigned Binary                                                                          ;
; INIT_END       ; 110             ; Unsigned Binary                                                                          ;
; TRP_CLK        ; 010             ; Unsigned Binary                                                                          ;
; TRC_CLK        ; 111             ; Unsigned Binary                                                                          ;
; TMRD_CLK       ; 011             ; Unsigned Binary                                                                          ;
+----------------+-----------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; IDLE           ; 00001 ; Unsigned Binary                                                                                      ;
; ARBIT          ; 00010 ; Unsigned Binary                                                                                      ;
; AREF           ; 00100 ; Unsigned Binary                                                                                      ;
; WRITE          ; 01000 ; Unsigned Binary                                                                                      ;
; READ           ; 10000 ; Unsigned Binary                                                                                      ;
; CMD_NOP        ; 0111  ; Unsigned Binary                                                                                      ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                            ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; CNT_REF_MAX    ; 1011101101 ; Unsigned Binary                                                                                 ;
; TRP_CLK        ; 010        ; Unsigned Binary                                                                                 ;
; TRC_CLK        ; 111        ; Unsigned Binary                                                                                 ;
; P_CHARGE       ; 0010       ; Unsigned Binary                                                                                 ;
; A_REF          ; 0001       ; Unsigned Binary                                                                                 ;
; NOP            ; 0111       ; Unsigned Binary                                                                                 ;
; AREF_IDLE      ; 000        ; Unsigned Binary                                                                                 ;
; AREF_PCHA      ; 001        ; Unsigned Binary                                                                                 ;
; AREF_TRP       ; 011        ; Unsigned Binary                                                                                 ;
; AUTO_REF       ; 010        ; Unsigned Binary                                                                                 ;
; AREF_TRF       ; 100        ; Unsigned Binary                                                                                 ;
; AREF_END       ; 101        ; Unsigned Binary                                                                                 ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                            ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; TRCD_CLK       ; 0000000010 ; Unsigned Binary                                                                                 ;
; TRP_CLK        ; 0000000010 ; Unsigned Binary                                                                                 ;
; WR_IDLE        ; 0000       ; Unsigned Binary                                                                                 ;
; WR_ACTIVE      ; 0001       ; Unsigned Binary                                                                                 ;
; WR_TRCD        ; 0011       ; Unsigned Binary                                                                                 ;
; WR_WRITE       ; 0010       ; Unsigned Binary                                                                                 ;
; WR_DATA        ; 0100       ; Unsigned Binary                                                                                 ;
; WR_PRE         ; 0101       ; Unsigned Binary                                                                                 ;
; WR_TRP         ; 0111       ; Unsigned Binary                                                                                 ;
; WR_END         ; 0110       ; Unsigned Binary                                                                                 ;
; NOP            ; 0111       ; Unsigned Binary                                                                                 ;
; ACTIVE         ; 0011       ; Unsigned Binary                                                                                 ;
; WRITE          ; 0100       ; Unsigned Binary                                                                                 ;
; B_STOP         ; 0110       ; Unsigned Binary                                                                                 ;
; P_CHARGE       ; 0010       ; Unsigned Binary                                                                                 ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst ;
+----------------+------------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                          ;
+----------------+------------+-----------------------------------------------------------------------------------------------+
; TRCD_CLK       ; 0000000010 ; Unsigned Binary                                                                               ;
; TCL_CLK        ; 0000000011 ; Unsigned Binary                                                                               ;
; TRP_CLK        ; 0000000010 ; Unsigned Binary                                                                               ;
; RD_IDLE        ; 0000       ; Unsigned Binary                                                                               ;
; RD_ACTIVE      ; 0001       ; Unsigned Binary                                                                               ;
; RD_TRCD        ; 0011       ; Unsigned Binary                                                                               ;
; RD_READ        ; 0010       ; Unsigned Binary                                                                               ;
; RD_CL          ; 0100       ; Unsigned Binary                                                                               ;
; RD_DATA        ; 0101       ; Unsigned Binary                                                                               ;
; RD_PRE         ; 0111       ; Unsigned Binary                                                                               ;
; RD_TRP         ; 0110       ; Unsigned Binary                                                                               ;
; RD_END         ; 1100       ; Unsigned Binary                                                                               ;
; NOP            ; 0111       ; Unsigned Binary                                                                               ;
; ACTIVE         ; 0011       ; Unsigned Binary                                                                               ;
; READ           ; 0101       ; Unsigned Binary                                                                               ;
; B_STOP         ; 0110       ; Unsigned Binary                                                                               ;
; P_CHARGE       ; 0010       ; Unsigned Binary                                                                               ;
+----------------+------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ctrl:vga_ctrl_inst ;
+----------------+------------------+---------------------------------+
; Parameter Name ; Value            ; Type                            ;
+----------------+------------------+---------------------------------+
; H_SYNC         ; 000000101000     ; Unsigned Binary                 ;
; H_BACK         ; 000011011100     ; Unsigned Binary                 ;
; H_LEFT         ; 000000000000     ; Unsigned Binary                 ;
; H_VALID        ; 010100000000     ; Unsigned Binary                 ;
; H_RIGHT        ; 000000000000     ; Unsigned Binary                 ;
; H_FRONT        ; 000001101110     ; Unsigned Binary                 ;
; H_TOTAL        ; 011001110010     ; Unsigned Binary                 ;
; V_SYNC         ; 000000000101     ; Unsigned Binary                 ;
; V_BACK         ; 000000010100     ; Unsigned Binary                 ;
; V_TOP          ; 000000000000     ; Unsigned Binary                 ;
; V_VALID        ; 001011010000     ; Unsigned Binary                 ;
; V_BOTTOM       ; 000000000000     ; Unsigned Binary                 ;
; V_FRONT        ; 000000000101     ; Unsigned Binary                 ;
; V_TOTAL        ; 001011101110     ; Unsigned Binary                 ;
; RED            ; 1111100000000000 ; Unsigned Binary                 ;
+----------------+------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0 ;
+----------------+------------+-------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                        ;
+----------------+------------+-------------------------------------------------------------+
; DATA_OUT0      ; 1101010100 ; Unsigned Binary                                             ;
; DATA_OUT1      ; 0010101011 ; Unsigned Binary                                             ;
; DATA_OUT2      ; 0101010100 ; Unsigned Binary                                             ;
; DATA_OUT3      ; 1010101011 ; Unsigned Binary                                             ;
+----------------+------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1 ;
+----------------+------------+-------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                        ;
+----------------+------------+-------------------------------------------------------------+
; DATA_OUT0      ; 1101010100 ; Unsigned Binary                                             ;
; DATA_OUT1      ; 0010101011 ; Unsigned Binary                                             ;
; DATA_OUT2      ; 0101010100 ; Unsigned Binary                                             ;
; DATA_OUT3      ; 1010101011 ; Unsigned Binary                                             ;
+----------------+------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2 ;
+----------------+------------+-------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                        ;
+----------------+------------+-------------------------------------------------------------+
; DATA_OUT0      ; 1101010100 ; Unsigned Binary                                             ;
; DATA_OUT1      ; 0010101011 ; Unsigned Binary                                             ;
; DATA_OUT2      ; 0101010100 ; Unsigned Binary                                             ;
; DATA_OUT3      ; 1010101011 ; Unsigned Binary                                             ;
+----------------+------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                      ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                             ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                             ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                             ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                      ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                             ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                             ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                             ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                      ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                             ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                             ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                             ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                      ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                             ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                             ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                             ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                      ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                             ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                             ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                             ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                      ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                             ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                             ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                             ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                      ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                             ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                             ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                             ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                      ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                             ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                             ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                             ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:uart_rx_inst   ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; UART_BPS       ; 00000000000000000010010110000000 ; Unsigned Binary ;
; CLK_FREQ       ; 00000010111110101111000010000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_pro:uart_pro_inst ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; IDLE           ; 0000  ; Unsigned Binary                            ;
; X              ; 0001  ; Unsigned Binary                            ;
; Y              ; 0010  ; Unsigned Binary                            ;
; W              ; 0100  ; Unsigned Binary                            ;
; H              ; 1000  ; Unsigned Binary                            ;
; END            ; 1001  ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:uart_tx_inst   ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; UART_BPS       ; 00000000000000000010010110000000 ; Unsigned Binary ;
; CLK_FREQ       ; 00000010111110101111000010000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst ;
+----------------+--------------------------------------------------+--------------------+
; Parameter Name ; Value                                            ; Type               ;
+----------------+--------------------------------------------------+--------------------+
; CMD0           ; 010000000000000000000000000000000000000010010101 ; Unsigned Binary    ;
; CMD8           ; 010010000000000000000000000000011010101010000111 ; Unsigned Binary    ;
; CMD55          ; 011101110000000000000000000000000000000011111111 ; Unsigned Binary    ;
; ACMD41         ; 011010010100000000000000000000000000000011111111 ; Unsigned Binary    ;
; CNT_WAIT_MAX   ; 01100100                                         ; Unsigned Binary    ;
; IDLE           ; 0000                                             ; Unsigned Binary    ;
; SEND_CMD0      ; 0001                                             ; Unsigned Binary    ;
; CMD0_ACK       ; 0011                                             ; Unsigned Binary    ;
; SEND_CMD8      ; 0010                                             ; Unsigned Binary    ;
; CMD8_ACK       ; 0110                                             ; Unsigned Binary    ;
; SEND_CMD55     ; 0111                                             ; Unsigned Binary    ;
; CMD55_ACK      ; 0101                                             ; Unsigned Binary    ;
; SEND_ACMD41    ; 0100                                             ; Unsigned Binary    ;
; ACMD41_ACK     ; 1100                                             ; Unsigned Binary    ;
; INIT_END       ; 1101                                             ; Unsigned Binary    ;
+----------------+--------------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst ;
+----------------+------------------+------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                 ;
+----------------+------------------+------------------------------------------------------+
; IDLE           ; 000              ; Unsigned Binary                                      ;
; SEND_CMD24     ; 001              ; Unsigned Binary                                      ;
; CMD24_ACK      ; 011              ; Unsigned Binary                                      ;
; WR_DATA        ; 010              ; Unsigned Binary                                      ;
; WR_BUSY        ; 110              ; Unsigned Binary                                      ;
; WR_END         ; 111              ; Unsigned Binary                                      ;
; DATA_NUM       ; 000100000000     ; Unsigned Binary                                      ;
; BYTE_HEAD      ; 1111111111111110 ; Unsigned Binary                                      ;
+----------------+------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst ;
+----------------+--------------+--------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                   ;
+----------------+--------------+--------------------------------------------------------+
; IDLE           ; 000          ; Unsigned Binary                                        ;
; SEND_CMD17     ; 001          ; Unsigned Binary                                        ;
; CMD17_ACK      ; 011          ; Unsigned Binary                                        ;
; RD_DATA        ; 010          ; Unsigned Binary                                        ;
; RD_END         ; 110          ; Unsigned Binary                                        ;
; DATA_NUM       ; 000100000000 ; Unsigned Binary                                        ;
+----------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_gen:frame_gen_inst ;
+----------------+--------------+---------------------------------------+
; Parameter Name ; Value        ; Type                                  ;
+----------------+--------------+---------------------------------------+
; H_SYNC         ; 000000101000 ; Unsigned Binary                       ;
; H_BACK         ; 000011011100 ; Unsigned Binary                       ;
; H_LEFT         ; 000000000000 ; Unsigned Binary                       ;
; H_VALID        ; 010100000000 ; Unsigned Binary                       ;
; H_RIGHT        ; 000000000000 ; Unsigned Binary                       ;
; H_FRONT        ; 000001101110 ; Unsigned Binary                       ;
; H_TOTAL        ; 011001110010 ; Unsigned Binary                       ;
; V_SYNC         ; 000000000101 ; Unsigned Binary                       ;
; V_BACK         ; 000000010100 ; Unsigned Binary                       ;
; V_TOP          ; 000000000000 ; Unsigned Binary                       ;
; V_VALID        ; 001011010000 ; Unsigned Binary                       ;
; V_BOTTOM       ; 000000000000 ; Unsigned Binary                       ;
; V_FRONT        ; 000000000101 ; Unsigned Binary                       ;
; V_TOTAL        ; 001011101110 ; Unsigned Binary                       ;
+----------------+--------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_filter:key_filter_inst ;
+----------------+----------------------+---------------------------------+
; Parameter Name ; Value                ; Type                            ;
+----------------+----------------------+---------------------------------+
; CNT_MAX        ; 11110100001000111111 ; Unsigned Binary                 ;
+----------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_wr_ctrl:data_wr_ctrl_inst ;
+----------------+----------------------------------+-------------------------+
; Parameter Name ; Value                            ; Type                    ;
+----------------+----------------------------------+-------------------------+
; IDLE           ; 001                              ; Unsigned Binary         ;
; WRITE          ; 010                              ; Unsigned Binary         ;
; WAIT           ; 100                              ; Unsigned Binary         ;
; IMG_SEC_ADDR0  ; 00000000000000000000000000000000 ; Unsigned Binary         ;
; WR_NUM         ; 10                               ; Unsigned Binary         ;
+----------------+----------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uart_pro:uart_pro_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------+
; Parameter Name                                 ; Value        ; Type                   ;
+------------------------------------------------+--------------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 10           ; Untyped                ;
; LPM_WIDTHB                                     ; 7            ; Untyped                ;
; LPM_WIDTHP                                     ; 17           ; Untyped                ;
; LPM_WIDTHR                                     ; 17           ; Untyped                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                ;
; LATENCY                                        ; 0            ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                ;
; USE_EAB                                        ; OFF          ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                ;
+------------------------------------------------+--------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uart_pro:uart_pro_inst|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+------------------------+
; Parameter Name                                 ; Value        ; Type                   ;
+------------------------------------------------+--------------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 10           ; Untyped                ;
; LPM_WIDTHB                                     ; 7            ; Untyped                ;
; LPM_WIDTHP                                     ; 17           ; Untyped                ;
; LPM_WIDTHR                                     ; 17           ; Untyped                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                ;
; LATENCY                                        ; 0            ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                ;
; USE_EAB                                        ; OFF          ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                ;
+------------------------------------------------+--------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uart_pro:uart_pro_inst|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+------------------------+
; Parameter Name                                 ; Value        ; Type                   ;
+------------------------------------------------+--------------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 10           ; Untyped                ;
; LPM_WIDTHB                                     ; 7            ; Untyped                ;
; LPM_WIDTHP                                     ; 17           ; Untyped                ;
; LPM_WIDTHR                                     ; 17           ; Untyped                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                ;
; LATENCY                                        ; 0            ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                ;
; USE_EAB                                        ; OFF          ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                ;
+------------------------------------------------+--------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uart_pro:uart_pro_inst|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+------------------------+
; Parameter Name                                 ; Value        ; Type                   ;
+------------------------------------------------+--------------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 10           ; Untyped                ;
; LPM_WIDTHB                                     ; 7            ; Untyped                ;
; LPM_WIDTHP                                     ; 17           ; Untyped                ;
; LPM_WIDTHR                                     ; 17           ; Untyped                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                ;
; LATENCY                                        ; 0            ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                ;
; USE_EAB                                        ; OFF          ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                ;
+------------------------------------------------+--------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                   ;
+-------------------------------+------------------------------------------------+
; Name                          ; Value                                          ;
+-------------------------------+------------------------------------------------+
; Number of entity instances    ; 2                                              ;
; Entity Instance               ; clk_gen:clk_gen_inst|altpll:altpll_component   ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
; Entity Instance               ; clk_hdmi:clk_hdmi_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
+-------------------------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                  ;
+----------------------------+--------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                            ;
+----------------------------+--------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                ;
; Entity Instance            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                       ;
;     -- LPM_WIDTH           ; 16                                                                                               ;
;     -- LPM_NUMWORDS        ; 1024                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                              ;
;     -- USE_EAB             ; ON                                                                                               ;
; Entity Instance            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                       ;
;     -- LPM_WIDTH           ; 16                                                                                               ;
;     -- LPM_NUMWORDS        ; 1024                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                              ;
;     -- USE_EAB             ; ON                                                                                               ;
+----------------------------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                ;
+---------------------------------------+---------------------------------------+
; Name                                  ; Value                                 ;
+---------------------------------------+---------------------------------------+
; Number of entity instances            ; 4                                     ;
; Entity Instance                       ; uart_pro:uart_pro_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                    ;
;     -- LPM_WIDTHB                     ; 7                                     ;
;     -- LPM_WIDTHP                     ; 17                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                    ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                   ;
;     -- USE_EAB                        ; OFF                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                    ;
; Entity Instance                       ; uart_pro:uart_pro_inst|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 10                                    ;
;     -- LPM_WIDTHB                     ; 7                                     ;
;     -- LPM_WIDTHP                     ; 17                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                    ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                   ;
;     -- USE_EAB                        ; OFF                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                    ;
; Entity Instance                       ; uart_pro:uart_pro_inst|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 10                                    ;
;     -- LPM_WIDTHB                     ; 7                                     ;
;     -- LPM_WIDTHP                     ; 17                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                    ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                   ;
;     -- USE_EAB                        ; OFF                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                    ;
; Entity Instance                       ; uart_pro:uart_pro_inst|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 10                                    ;
;     -- LPM_WIDTHB                     ; 7                                     ;
;     -- LPM_WIDTHP                     ; 17                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                    ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                   ;
;     -- USE_EAB                        ; OFF                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                    ;
+---------------------------------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sd_ctrl:sd_ctrl_inst"                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; rd_busy    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd_data_en ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd_data    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; init_end   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3" ;
+----------------+-------+----------+----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                      ;
+----------------+-------+----------+----------------------------------------------+
; par_data[9..5] ; Input ; Info     ; Stuck at VCC                                 ;
; par_data[4..0] ; Input ; Info     ; Stuck at GND                                 ;
+----------------+-------+----------+----------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "hdmi_ctrl:hdmi_ctrl_inst" ;
+-----------------+-------+----------+-----------------+
; Port            ; Type  ; Severity ; Details         ;
+-----------------+-------+----------+-----------------+
; rgb_blue[2..0]  ; Input ; Info     ; Stuck at GND    ;
; rgb_green[1..0] ; Input ; Info     ; Stuck at GND    ;
; rgb_red[2..0]   ; Input ; Info     ; Stuck at GND    ;
+-----------------+-------+----------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_ctrl:vga_ctrl_inst"                                                                                       ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pix_x     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; pix_y     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; pix_data1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data" ;
+---------+--------+----------+------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                ;
+---------+--------+----------+------------------------------------------------------------------------+
; rdusedw ; Output ; Info     ; Explicitly unconnected                                                 ;
+---------+--------+----------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data" ;
+---------+--------+----------+------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                ;
+---------+--------+----------+------------------------------------------------------------------------+
; wrusedw ; Output ; Info     ; Explicitly unconnected                                                 ;
+---------+--------+----------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst"                                                                                              ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; key_flag ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_top:sdram_top_inst"                                                                                                                                                                             ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdram_wr_b_addr         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sdram_wr_e_addr         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sdram_wr_e_addr[19..17] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sdram_wr_e_addr[23..20] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sdram_wr_e_addr[16..13] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sdram_wr_e_addr[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sdram_wr_e_addr[12]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; wr_burst_len[8..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wr_burst_len[9]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sdram_rd_b_addr         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sdram_rd_e_addr         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sdram_rd_e_addr[19..17] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sdram_rd_e_addr[23..20] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sdram_rd_e_addr[16..13] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sdram_rd_e_addr[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sdram_rd_e_addr[12]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; rd_burst_len[8..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; rd_burst_len[9]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; rd_fifo_num             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; read_valid              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; pingpang_en             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst" ;
+----------+--------+----------+------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                        ;
+----------+--------+----------+------------------------------------------------+
; wr_en    ; Input  ; Info     ; Stuck at VCC                                   ;
; rd_en    ; Input  ; Info     ; Explicitly unconnected                         ;
; addr_num ; Input  ; Info     ; Stuck at VCC                                   ;
; rd_data  ; Output ; Info     ; Explicitly unconnected                         ;
+----------+--------+----------+------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 71                          ;
; cycloneiii_ddio_out   ; 8                           ;
; cycloneiii_ff         ; 1123                        ;
;     CLR               ; 510                         ;
;     CLR SCLR          ; 109                         ;
;     CLR SLD           ; 30                          ;
;     ENA CLR           ; 353                         ;
;     ENA CLR SCLR      ; 52                          ;
;     ENA CLR SLD       ; 28                          ;
;     SCLR              ; 2                           ;
;     plain             ; 39                          ;
; cycloneiii_io_obuf    ; 17                          ;
; cycloneiii_lcell_comb ; 2328                        ;
;     arith             ; 519                         ;
;         2 data inputs ; 278                         ;
;         3 data inputs ; 241                         ;
;     normal            ; 1809                        ;
;         0 data inputs ; 11                          ;
;         1 data inputs ; 53                          ;
;         2 data inputs ; 311                         ;
;         3 data inputs ; 304                         ;
;         4 data inputs ; 1130                        ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 4.09                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Sun Feb 26 23:31:42 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ov5640_hdmi_1280x720 -c ov5640_hdmi_1280x720
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/legion/desktop/ov5640_hdmi_1280x720/rtl/data_wr_ctrl.v
    Info (12023): Found entity 1: data_wr_ctrl File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/data_wr_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/legion/desktop/ov5640_hdmi_1280x720/rtl/key_filter.v
    Info (12023): Found entity 1: key_filter File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/key_filter.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /users/legion/desktop/ov5640_hdmi_1280x720/rtl/frame_gen.v
    Info (12023): Found entity 1: frame_gen File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/frame_gen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/legion/desktop/ov5640_hdmi_1280x720/rtl/sd/sd_write.v
    Info (12023): Found entity 1: sd_write File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/SD/sd_write.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /users/legion/desktop/ov5640_hdmi_1280x720/rtl/sd/sd_read.v
    Info (12023): Found entity 1: sd_read File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/SD/sd_read.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /users/legion/desktop/ov5640_hdmi_1280x720/rtl/sd/sd_init.v
    Info (12023): Found entity 1: sd_init File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/SD/sd_init.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /users/legion/desktop/ov5640_hdmi_1280x720/rtl/sd/sd_ctrl.v
    Info (12023): Found entity 1: sd_ctrl File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/SD/sd_ctrl.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /users/legion/desktop/ov5640_hdmi_1280x720/sim/tb_vga_ctrl.v
    Info (12023): Found entity 1: tb_vga_ctrl File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/sim/tb_vga_ctrl.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/legion/desktop/ov5640_hdmi_1280x720/rtl/uart_tx.v
    Info (12023): Found entity 1: uart_tx File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/uart_tx.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /users/legion/desktop/ov5640_hdmi_1280x720/rtl/uart_rx.v
    Info (12023): Found entity 1: uart_rx File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/uart_rx.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /users/legion/desktop/ov5640_hdmi_1280x720/rtl/uart_pro.v
    Info (12023): Found entity 1: uart_pro File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/uart_pro.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/legion/desktop/ov5640_hdmi_1280x720/rtl/vga_ctrl.v
    Info (12023): Found entity 1: vga_ctrl File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/vga_ctrl.v Line: 3
Warning (10275): Verilog HDL Module Instantiation warning at ov5640_hdmi_1280x720.v(259): ignored dangling comma in List of Port Connections File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640_hdmi_1280x720.v Line: 259
Warning (10275): Verilog HDL Module Instantiation warning at ov5640_hdmi_1280x720.v(309): ignored dangling comma in List of Port Connections File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640_hdmi_1280x720.v Line: 309
Info (12021): Found 1 design units, including 1 entities, in source file /users/legion/desktop/ov5640_hdmi_1280x720/rtl/ov5640_hdmi_1280x720.v
    Info (12023): Found entity 1: ov5640_hdmi_1280x720 File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640_hdmi_1280x720.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/legion/desktop/ov5640_hdmi_1280x720/rtl/sdram/sdram_write.v
    Info (12023): Found entity 1: sdram_write File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/sdram/sdram_write.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /users/legion/desktop/ov5640_hdmi_1280x720/rtl/sdram/sdram_top.v
    Info (12023): Found entity 1: sdram_top File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/sdram/sdram_top.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/legion/desktop/ov5640_hdmi_1280x720/rtl/sdram/sdram_read.v
    Info (12023): Found entity 1: sdram_read File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/sdram/sdram_read.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /users/legion/desktop/ov5640_hdmi_1280x720/rtl/sdram/sdram_init.v
    Info (12023): Found entity 1: sdram_init File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/sdram/sdram_init.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /users/legion/desktop/ov5640_hdmi_1280x720/rtl/sdram/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/sdram/sdram_ctrl.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /users/legion/desktop/ov5640_hdmi_1280x720/rtl/sdram/sdram_arbit.v
    Info (12023): Found entity 1: sdram_arbit File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/sdram/sdram_arbit.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /users/legion/desktop/ov5640_hdmi_1280x720/rtl/sdram/sdram_a_ref.v
    Info (12023): Found entity 1: sdram_a_ref File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/sdram/sdram_a_ref.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /users/legion/desktop/ov5640_hdmi_1280x720/rtl/sdram/fifo_ctrl.v
    Info (12023): Found entity 1: fifo_ctrl File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/sdram/fifo_ctrl.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/legion/desktop/ov5640_hdmi_1280x720/rtl/ov5640/ov5640_top.v
    Info (12023): Found entity 1: ov5640_top File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640/ov5640_top.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /users/legion/desktop/ov5640_hdmi_1280x720/rtl/ov5640/ov5640_data.v
    Info (12023): Found entity 1: ov5640_data File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640/ov5640_data.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /users/legion/desktop/ov5640_hdmi_1280x720/rtl/ov5640/ov5640_cfg.v
    Info (12023): Found entity 1: ov5640_cfg File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640/ov5640_cfg.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /users/legion/desktop/ov5640_hdmi_1280x720/rtl/ov5640/i2c_ctrl.v
    Info (12023): Found entity 1: i2c_ctrl File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640/i2c_ctrl.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /users/legion/desktop/ov5640_hdmi_1280x720/rtl/hdmi/par_to_ser.v
    Info (12023): Found entity 1: par_to_ser File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/hdmi/par_to_ser.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /users/legion/desktop/ov5640_hdmi_1280x720/rtl/hdmi/hdmi_ctrl.v
    Info (12023): Found entity 1: hdmi_ctrl File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/hdmi/hdmi_ctrl.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /users/legion/desktop/ov5640_hdmi_1280x720/rtl/hdmi/encode.v
    Info (12023): Found entity 1: encode File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/hdmi/encode.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/fifo_data/fifo_data.v
    Info (12023): Found entity 1: fifo_data File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/ip_core/fifo_data/fifo_data.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddio_out/ddio_out.v
    Info (12023): Found entity 1: ddio_out File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/ip_core/ddio_out/ddio_out.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/clk_gen/clk_gen.v
    Info (12023): Found entity 1: clk_gen File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/ip_core/clk_gen/clk_gen.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/clk_hdmi/clk_hdmi.v
    Info (12023): Found entity 1: clk_hdmi File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/ip_core/clk_hdmi/clk_hdmi.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at frame_gen.v(49): created implicit net for "hsync" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/frame_gen.v Line: 49
Warning (10236): Verilog HDL Implicit Net warning at frame_gen.v(63): created implicit net for "vsync" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/frame_gen.v Line: 63
Warning (10236): Verilog HDL Implicit Net warning at frame_gen.v(66): created implicit net for "rgb_valid" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/frame_gen.v Line: 66
Warning (10236): Verilog HDL Implicit Net warning at frame_gen.v(73): created implicit net for "pix_data_req" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/frame_gen.v Line: 73
Warning (10236): Verilog HDL Implicit Net warning at frame_gen.v(80): created implicit net for "frame_begin" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/frame_gen.v Line: 80
Warning (10236): Verilog HDL Implicit Net warning at frame_gen.v(81): created implicit net for "frame_end" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/frame_gen.v Line: 81
Warning (10222): Verilog HDL Parameter Declaration warning at i2c_ctrl.v(47): Parameter Declaration in module "i2c_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640/i2c_ctrl.v Line: 47
Warning (10222): Verilog HDL Parameter Declaration warning at i2c_ctrl.v(49): Parameter Declaration in module "i2c_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640/i2c_ctrl.v Line: 49
Warning (10222): Verilog HDL Parameter Declaration warning at i2c_ctrl.v(66): Parameter Declaration in module "i2c_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640/i2c_ctrl.v Line: 66
Info (12127): Elaborating entity "ov5640_hdmi_1280x720" for the top level hierarchy
Info (12128): Elaborating entity "clk_gen" for hierarchy "clk_gen:clk_gen_inst" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640_hdmi_1280x720.v Line: 124
Info (12128): Elaborating entity "altpll" for hierarchy "clk_gen:clk_gen_inst|altpll:altpll_component" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/ip_core/clk_gen/clk_gen.v Line: 119
Info (12130): Elaborated megafunction instantiation "clk_gen:clk_gen_inst|altpll:altpll_component" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/ip_core/clk_gen/clk_gen.v Line: 119
Info (12133): Instantiated megafunction "clk_gen:clk_gen_inst|altpll:altpll_component" with the following parameter: File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/ip_core/clk_gen/clk_gen.v Line: 119
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "-2000"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "1"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "1"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "1"
    Info (12134): Parameter "clk4_phase_shift" = "10000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clk_gen"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_gen_altpll.v
    Info (12023): Found entity 1: clk_gen_altpll File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/clk_gen_altpll.v Line: 30
Info (12128): Elaborating entity "clk_gen_altpll" for hierarchy "clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated" File: d:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "clk_hdmi" for hierarchy "clk_hdmi:clk_hdmi_inst" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640_hdmi_1280x720.v Line: 134
Info (12128): Elaborating entity "altpll" for hierarchy "clk_hdmi:clk_hdmi_inst|altpll:altpll_component" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/ip_core/clk_hdmi/clk_hdmi.v Line: 107
Info (12130): Elaborated megafunction instantiation "clk_hdmi:clk_hdmi_inst|altpll:altpll_component" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/ip_core/clk_hdmi/clk_hdmi.v Line: 107
Info (12133): Instantiated megafunction "clk_hdmi:clk_hdmi_inst|altpll:altpll_component" with the following parameter: File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/ip_core/clk_hdmi/clk_hdmi.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "200"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "297"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "40"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "297"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clk_hdmi"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_hdmi_altpll.v
    Info (12023): Found entity 1: clk_hdmi_altpll File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/clk_hdmi_altpll.v Line: 30
Info (12128): Elaborating entity "clk_hdmi_altpll" for hierarchy "clk_hdmi:clk_hdmi_inst|altpll:altpll_component|clk_hdmi_altpll:auto_generated" File: d:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "ov5640_top" for hierarchy "ov5640_top:ov5640_top_inst" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640_hdmi_1280x720.v Line: 154
Info (12128): Elaborating entity "i2c_ctrl" for hierarchy "ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640/ov5640_top.v Line: 80
Info (10264): Verilog HDL Case Statement information at i2c_ctrl.v(232): all case item expressions in this case statement are onehot File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640/i2c_ctrl.v Line: 232
Warning (10240): Verilog HDL Always Construct warning at i2c_ctrl.v(232): inferring latch(es) for variable "ack", which holds its previous value in one or more paths through the always construct File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640/i2c_ctrl.v Line: 232
Warning (10027): Verilog HDL or VHDL warning at the i2c_ctrl.v(293): index expression is not wide enough to address all of the elements in the array File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640/i2c_ctrl.v Line: 293
Warning (10240): Verilog HDL Always Construct warning at i2c_ctrl.v(270): inferring latch(es) for variable "i2c_sda_reg", which holds its previous value in one or more paths through the always construct File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640/i2c_ctrl.v Line: 270
Warning (10240): Verilog HDL Always Construct warning at i2c_ctrl.v(270): inferring latch(es) for variable "rd_data_reg", which holds its previous value in one or more paths through the always construct File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640/i2c_ctrl.v Line: 270
Info (10041): Inferred latch for "rd_data_reg[0]" at i2c_ctrl.v(270) File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640/i2c_ctrl.v Line: 270
Info (10041): Inferred latch for "rd_data_reg[1]" at i2c_ctrl.v(270) File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640/i2c_ctrl.v Line: 270
Info (10041): Inferred latch for "rd_data_reg[2]" at i2c_ctrl.v(270) File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640/i2c_ctrl.v Line: 270
Info (10041): Inferred latch for "rd_data_reg[3]" at i2c_ctrl.v(270) File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640/i2c_ctrl.v Line: 270
Info (10041): Inferred latch for "rd_data_reg[4]" at i2c_ctrl.v(270) File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640/i2c_ctrl.v Line: 270
Info (10041): Inferred latch for "rd_data_reg[5]" at i2c_ctrl.v(270) File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640/i2c_ctrl.v Line: 270
Info (10041): Inferred latch for "rd_data_reg[6]" at i2c_ctrl.v(270) File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640/i2c_ctrl.v Line: 270
Info (10041): Inferred latch for "rd_data_reg[7]" at i2c_ctrl.v(270) File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640/i2c_ctrl.v Line: 270
Info (10041): Inferred latch for "i2c_sda_reg" at i2c_ctrl.v(270) File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640/i2c_ctrl.v Line: 270
Info (10041): Inferred latch for "ack" at i2c_ctrl.v(232) File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640/i2c_ctrl.v Line: 232
Info (12128): Elaborating entity "ov5640_cfg" for hierarchy "ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640/ov5640_top.v Line: 92
Warning (10230): Verilog HDL assignment warning at ov5640_cfg.v(54): truncated value with size 15 to match size of target (10) File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640/ov5640_cfg.v Line: 54
Info (12128): Elaborating entity "ov5640_data" for hierarchy "ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640/ov5640_top.v Line: 106
Info (12128): Elaborating entity "sdram_top" for hierarchy "sdram_top:sdram_top_inst" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640_hdmi_1280x720.v Line: 195
Info (12128): Elaborating entity "fifo_ctrl" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/sdram/sdram_top.v Line: 106
Info (12128): Elaborating entity "fifo_data" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/sdram/fifo_ctrl.v Line: 231
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/ip_core/fifo_data/fifo_data.v Line: 88
Info (12130): Elaborated megafunction instantiation "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/ip_core/fifo_data/fifo_data.v Line: 88
Info (12133): Instantiated megafunction "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/ip_core/fifo_data/fifo_data.v Line: 88
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_3fk1.tdf
    Info (12023): Found entity 1: dcfifo_3fk1 File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/dcfifo_3fk1.tdf Line: 44
Info (12128): Elaborating entity "dcfifo_3fk1" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated" File: d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/a_gray2bin_7ib.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/dcfifo_3fk1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677 File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/a_graycounter_677.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/dcfifo_3fk1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info (12023): Found entity 1: a_graycounter_2lc File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/a_graycounter_2lc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_2lc" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/dcfifo_3fk1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8271.tdf
    Info (12023): Found entity 1: altsyncram_8271 File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/altsyncram_8271.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_8271" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/dcfifo_3fk1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/dffpipe_pe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/dcfifo_3fk1.tdf Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vd8 File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/alt_synch_pipe_vd8.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/dcfifo_3fk1.tdf Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/dffpipe_qe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/alt_synch_pipe_vd8.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0e8 File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/alt_synch_pipe_0e8.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_0e8" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/dcfifo_3fk1.tdf Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/dffpipe_re9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/alt_synch_pipe_0e8.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf
    Info (12023): Found entity 1: cmpr_c66 File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/cmpr_c66.tdf Line: 22
Info (12128): Elaborating entity "cmpr_c66" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/dcfifo_3fk1.tdf Line: 92
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66 File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/cmpr_b66.tdf Line: 22
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/dcfifo_3fk1.tdf Line: 93
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28 File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/mux_j28.tdf Line: 22
Info (12128): Elaborating entity "mux_j28" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/dcfifo_3fk1.tdf Line: 100
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/sdram/sdram_top.v Line: 136
Info (12128): Elaborating entity "sdram_init" for hierarchy "sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/sdram/sdram_ctrl.v Line: 91
Info (10264): Verilog HDL Case Statement information at sdram_init.v(159): all case item expressions in this case statement are onehot File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/sdram/sdram_init.v Line: 159
Info (12128): Elaborating entity "sdram_arbit" for hierarchy "sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/sdram/sdram_ctrl.v Line: 136
Info (10264): Verilog HDL Case Statement information at sdram_arbit.v(145): all case item expressions in this case statement are onehot File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/sdram/sdram_arbit.v Line: 145
Info (12128): Elaborating entity "sdram_a_ref" for hierarchy "sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/sdram/sdram_ctrl.v Line: 151
Info (10264): Verilog HDL Case Statement information at sdram_a_ref.v(155): all case item expressions in this case statement are onehot File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/sdram/sdram_a_ref.v Line: 155
Info (12128): Elaborating entity "sdram_write" for hierarchy "sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/sdram/sdram_ctrl.v Line: 172
Info (10264): Verilog HDL Case Statement information at sdram_write.v(141): all case item expressions in this case statement are onehot File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/sdram/sdram_write.v Line: 141
Info (12128): Elaborating entity "sdram_read" for hierarchy "sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/sdram/sdram_ctrl.v Line: 192
Info (10264): Verilog HDL Case Statement information at sdram_read.v(151): all case item expressions in this case statement are onehot File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/sdram/sdram_read.v Line: 151
Info (10264): Verilog HDL Case Statement information at sdram_read.v(172): all case item expressions in this case statement are onehot File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/sdram/sdram_read.v Line: 172
Info (12128): Elaborating entity "vga_ctrl" for hierarchy "vga_ctrl:vga_ctrl_inst" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640_hdmi_1280x720.v Line: 213
Warning (10034): Output port "pix_data1" at vga_ctrl.v(20) has no driver File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/vga_ctrl.v Line: 20
Info (12128): Elaborating entity "hdmi_ctrl" for hierarchy "hdmi_ctrl:hdmi_ctrl_inst" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640_hdmi_1280x720.v Line: 235
Info (12128): Elaborating entity "encode" for hierarchy "hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/hdmi/hdmi_ctrl.v Line: 63
Info (12128): Elaborating entity "par_to_ser" for hierarchy "hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/hdmi/hdmi_ctrl.v Line: 97
Info (12128): Elaborating entity "ddio_out" for hierarchy "hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/hdmi/par_to_ser.v Line: 62
Info (12128): Elaborating entity "altddio_out" for hierarchy "hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/ip_core/ddio_out/ddio_out.v Line: 64
Info (12130): Elaborated megafunction instantiation "hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/ip_core/ddio_out/ddio_out.v Line: 64
Info (12133): Instantiated megafunction "hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component" with the following parameter: File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/ip_core/ddio_out/ddio_out.v Line: 64
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_p9j.tdf
    Info (12023): Found entity 1: ddio_out_p9j File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/ddio_out_p9j.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_p9j" for hierarchy "hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated" File: d:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:uart_rx_inst" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640_hdmi_1280x720.v Line: 245
Info (12128): Elaborating entity "uart_pro" for hierarchy "uart_pro:uart_pro_inst" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640_hdmi_1280x720.v Line: 259
Warning (10230): Verilog HDL assignment warning at uart_pro.v(219): truncated value with size 32 to match size of target (10) File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/uart_pro.v Line: 219
Warning (10230): Verilog HDL assignment warning at uart_pro.v(220): truncated value with size 32 to match size of target (10) File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/uart_pro.v Line: 220
Warning (10230): Verilog HDL assignment warning at uart_pro.v(221): truncated value with size 32 to match size of target (10) File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/uart_pro.v Line: 221
Warning (10230): Verilog HDL assignment warning at uart_pro.v(222): truncated value with size 32 to match size of target (10) File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/uart_pro.v Line: 222
Warning (10230): Verilog HDL assignment warning at uart_pro.v(223): truncated value with size 32 to match size of target (10) File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/uart_pro.v Line: 223
Warning (10230): Verilog HDL assignment warning at uart_pro.v(224): truncated value with size 32 to match size of target (10) File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/uart_pro.v Line: 224
Warning (10230): Verilog HDL assignment warning at uart_pro.v(225): truncated value with size 32 to match size of target (10) File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/uart_pro.v Line: 225
Warning (10230): Verilog HDL assignment warning at uart_pro.v(226): truncated value with size 32 to match size of target (10) File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/uart_pro.v Line: 226
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:uart_tx_inst" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640_hdmi_1280x720.v Line: 271
Info (12128): Elaborating entity "sd_ctrl" for hierarchy "sd_ctrl:sd_ctrl_inst" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640_hdmi_1280x720.v Line: 298
Info (12128): Elaborating entity "sd_init" for hierarchy "sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/SD/sd_ctrl.v Line: 100
Info (12128): Elaborating entity "sd_write" for hierarchy "sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/SD/sd_ctrl.v Line: 117
Info (12128): Elaborating entity "sd_read" for hierarchy "sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/SD/sd_ctrl.v Line: 134
Info (12128): Elaborating entity "frame_gen" for hierarchy "frame_gen:frame_gen_inst" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640_hdmi_1280x720.v Line: 309
Warning (10036): Verilog HDL or VHDL warning at frame_gen.v(49): object "hsync" assigned a value but never read File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/frame_gen.v Line: 49
Warning (10036): Verilog HDL or VHDL warning at frame_gen.v(63): object "vsync" assigned a value but never read File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/frame_gen.v Line: 63
Warning (10036): Verilog HDL or VHDL warning at frame_gen.v(66): object "rgb_valid" assigned a value but never read File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/frame_gen.v Line: 66
Warning (10036): Verilog HDL or VHDL warning at frame_gen.v(73): object "pix_data_req" assigned a value but never read File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/frame_gen.v Line: 73
Warning (10036): Verilog HDL or VHDL warning at frame_gen.v(80): object "frame_begin" assigned a value but never read File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/frame_gen.v Line: 80
Warning (10036): Verilog HDL or VHDL warning at frame_gen.v(81): object "frame_end" assigned a value but never read File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/frame_gen.v Line: 81
Warning (10240): Verilog HDL Always Construct warning at frame_gen.v(85): inferring latch(es) for variable "frame", which holds its previous value in one or more paths through the always construct File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/frame_gen.v Line: 85
Info (10041): Inferred latch for "frame" at frame_gen.v(85) File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/frame_gen.v Line: 85
Info (12128): Elaborating entity "key_filter" for hierarchy "key_filter:key_filter_inst" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640_hdmi_1280x720.v Line: 321
Info (12128): Elaborating entity "data_wr_ctrl" for hierarchy "data_wr_ctrl:data_wr_ctrl_inst" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640_hdmi_1280x720.v Line: 333
Warning (10240): Verilog HDL Always Construct warning at data_wr_ctrl.v(42): inferring latch(es) for variable "wr_busy_dly", which holds its previous value in one or more paths through the always construct File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/data_wr_ctrl.v Line: 42
Info (10041): Inferred latch for "wr_busy_dly" at data_wr_ctrl.v(42) File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/data_wr_ctrl.v Line: 42
Warning (14026): LATCH primitive "ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg" is permanently enabled File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640/i2c_ctrl.v Line: 79
Warning (14026): LATCH primitive "ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg" is permanently enabled File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640/i2c_ctrl.v Line: 79
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "uart_pro:uart_pro_inst|Mult0" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/uart_pro.v Line: 219
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "uart_pro:uart_pro_inst|Mult2" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/uart_pro.v Line: 223
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "uart_pro:uart_pro_inst|Mult1" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/uart_pro.v Line: 221
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "uart_pro:uart_pro_inst|Mult3" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/uart_pro.v Line: 225
Info (12130): Elaborated megafunction instantiation "uart_pro:uart_pro_inst|lpm_mult:Mult0" File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/uart_pro.v Line: 219
Info (12133): Instantiated megafunction "uart_pro:uart_pro_inst|lpm_mult:Mult0" with the following parameter: File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/uart_pro.v Line: 219
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "uart_pro:uart_pro_inst|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "uart_pro:uart_pro_inst|lpm_mult:Mult0" File: d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "uart_pro:uart_pro_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "uart_pro:uart_pro_inst|lpm_mult:Mult0" File: d:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "uart_pro:uart_pro_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "uart_pro:uart_pro_inst|lpm_mult:Mult0" File: d:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf
    Info (12023): Found entity 1: add_sub_kgh File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/add_sub_kgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "uart_pro:uart_pro_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "uart_pro:uart_pro_inst|lpm_mult:Mult0" File: d:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "uart_pro:uart_pro_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "uart_pro:uart_pro_inst|lpm_mult:Mult0" File: d:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf
    Info (12023): Found entity 1: add_sub_ogh File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/db/add_sub_ogh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "uart_pro:uart_pro_inst|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "uart_pro:uart_pro_inst|lpm_mult:Mult0" File: d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/sdram/sdram_write.v Line: 161
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ov5640_rst_n" is stuck at VCC File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640_hdmi_1280x720.v Line: 14
    Warning (13410): Pin "ov5640_pwdn" is stuck at GND File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640_hdmi_1280x720.v Line: 15
    Warning (13410): Pin "sdram_cke" is stuck at VCC File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640_hdmi_1280x720.v Line: 20
    Warning (13410): Pin "sdram_cs_n" is stuck at GND File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640_hdmi_1280x720.v Line: 21
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640_hdmi_1280x720.v Line: 25
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND File: C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/rtl/ov5640_hdmi_1280x720.v Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (17049): 34 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/output_files/ov5640_hdmi_1280x720.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2733 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 38 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 2620 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings
    Info: Peak virtual memory: 4806 megabytes
    Info: Processing ended: Sun Feb 26 23:32:04 2023
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Legion/Desktop/ov5640_hdmi_1280x720/project/output_files/ov5640_hdmi_1280x720.map.smsg.


