verilog xil_defaultlib --include "../../../../QCS.gen/sources_1/bd/QCS_1/ipshared/ec67/hdl" --include "../../../../QCS.gen/sources_1/bd/QCS_1/ipshared/30ef" \
"../../../bd/QCS_1/ip/QCS_1_lmb_bram_0/sim/QCS_1_lmb_bram_0.v" \
"../../../bd/QCS_1/ip/QCS_1_xbar_0/sim/QCS_1_xbar_0.v" \
"../../../bd/QCS_1/ip/QCS_1_microblaze_0_xlconcat_0/sim/QCS_1_microblaze_0_xlconcat_0.v" \
"../../../bd/QCS_1/ip/QCS_1_clk_wiz_1_0/QCS_1_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/QCS_1/ip/QCS_1_clk_wiz_1_0/QCS_1_clk_wiz_1_0.v" \
"../../../bd/QCS_1/ipshared/f311/hdl/QCS_AXI_v1_0_S00_AXI.v" \
"../../../bd/QCS_1/ipshared/f311/hdl/QCS_AXI_v1_0.v" \
"../../../bd/QCS_1/ip/QCS_1_QCS_AXI_0_5/sim/QCS_1_QCS_AXI_0_5.v" \
"../../../bd/QCS_1/ip/QCS_1_encoding_sequencer_0_0/sim/QCS_1_encoding_sequencer_0_0.v" \
"../../../bd/QCS_1/ip/QCS_1_QCS_0_0/sim/QCS_1_QCS_0_0.v" \
"../../../bd/QCS_1/sim/QCS_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
