Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 944bf2f29aa9481095ede28d6f1c15b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'encrypt' [C:/Users/ezzie/Desktop/final_presentation_repo/testbench_simulations/testbench_simulations.srcs/sources_1/imports/new/aes_key_schedule.v:32]
WARNING: [VRFC 10-4953] event edge posedge has no meaning when used with a clocking block and will be ignored [C:/Users/ezzie/Desktop/final_presentation_repo/testbench_simulations/testbench_simulations.srcs/sim_1/imports/new/ve_AES_class_TopLevel.sv:94]
WARNING: [VRFC 10-3823] variable 'text_in' might have multiple concurrent drivers [C:/Users/ezzie/Desktop/final_presentation_repo/testbench_simulations/testbench_simulations.srcs/sim_1/imports/new/ve_AES_top_mix_column.sv:51]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
