*******************************************************************
*      Copyright (c) 2004 - 2020 Mentor Graphics Corporation      *
*                       All Rights Reserved                       *
*                                                                 *
*                                                                 *
*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION   *
*      WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION       *
*        OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.        *
*                                                                 *
* Program : ../bin/Linux-x86_64-O/oasysGui                        *
* Version : 19.2-p002                                             *
* Date    : Fri Jan 10 14:27:22 PST 2020                          *
* Build   : releases/19.2-49727.0-CentOS_6.5-O                    *
*******************************************************************
 config sdc-v1.7-cpd cli cmd explore mxdb
loading: oasys fp rta dft RTTessent-d ctl verify edit bt upf-c aos conc vcd prot int
checked out licenses: psyncore psynfloorplan psyndft psynpower

         date     : Sat Apr 25 23:33:37 EET 2020
         ppid/pid : 26739/26749
         hostname : localhost.localdomain
         arch/os  : x86_64/Linux-3.10.0-1062.el7.x86_64 
         install  : /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1
         currdir  : /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2
         logfile  : /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/oasys.log.00
         tmpdir   : /tmp/oasys.26739/
> source /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1/tcl/library/history.tcl
> source scripts/run.tcl
> source scripts/0_adder_init_design.tcl
> config_shell -echo true
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}
> check_library
Report Check Library: 
-----+-------------------+------+--------+------+------------------------------------------
     |Item               |Errors|Warnings|Status|Description                               
-----+-------------------+------+--------+------+------------------------------------------
1    |logical_only_cell  |     0|       0|Passed|Logical only cells exist in the libraries 
2    |physical_only_cell |     0|       0|Passed|Physical only cells exist in the libraries
3    |no_basic_gates     |     1|       0|Failed|No basic gates for synthesis or mapping   
4    |no_clock_gate_cells|     0|       0|Passed|No clock-gating cells for clock-gating    
5    |bad_physical_lib   |     0|       0|Passed|Bad physical libraries (no layer etc.)    
-----+-------------------+------+--------+------+------------------------------------------

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NangateOpenCellLibrary_typical.lib
reading /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NangateOpenCellLibrary_typical.lib...
Finished reading. Elapsed time= 0 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    timer ignores arcs of type 'recovery'  [LIB-117]
info:    timer ignores arcs of type 'asynchronous'  [LIB-117]
info:    timer ignores arcs of type 'three state disable'  [LIB-117]
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1/D->Q'  [NL-120]
> read_lef /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NangateOpenCellLibrary.tech.lef
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
note:    the above message has more detailed information, see "message LEF-118"
info:    use manufacturing grid 100  [LEF-110]
info:    Site FreePDK45_38x28_10R_NP_162NW_34O defined in /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NangateOpenCellLibrary.tech.lef  [LEF-119]
> read_lef /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NangateOpenCellLibrary.macro.lef
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X16' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X2' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X4' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X8' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'ZN' of cell 'TINV_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Q' of cell 'TLAT_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
> read_ptf /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NCSU_FreePDK_45nm.ptf
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    extracting RC values from PTF file /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NCSU_FreePDK_45nm.ptf  [CMD-001]
info:    using operating temperature 25.0  [CMD-001]
info:    done extracting RC values from PTF  [CMD-001]
Report Layers RC: 
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
     |Layer Name|Direction|Width  |Spacing|ohm/sq|ohm/um     |cap ff/um |ecap ff/um|cap/Ã…       
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
1    |metal1    |H        |0.07000|0.07000|     0|  5.4285712|  0.148296|         0|1.4829599e-05
2    |metal2    |V        |0.07000|0.12000|     0|  3.5714285|  0.109236|         0|1.09236e-05  
3    |metal3    |H        |0.07000|0.07000|     0|  3.5714285|    0.1521|         0|1.5209999e-05
4    |metal4    |V        |0.14000|0.14000|     0|        1.5|   0.15446|         0|1.5445999e-05
5    |metal5    |H        |0.14000|0.14000|     0|        1.5|0.15236001|         0|1.5236001e-05
6    |metal6    |V        |0.14000|0.14000|     0|        1.5|   0.15127|         0|1.5127e-05   
7    |metal7    |H        |0.40000|0.40000|     0|     0.1875|    0.1539|         0|1.539e-05    
8    |metal8    |V        |0.40000|0.40000|     0|     0.1875|   0.14979|         0|1.4979e-05   
9    |metal9    |H        |0.80000|0.80000|     0|0.037500001|   0.17227|         0|1.7226999e-05
10   |metal10   |V        |0.80000|0.80000|     0|0.037500001|   0.16977|         0|1.6976999e-05
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
> load_upf /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/constraints/demo_adder.85.upf
> source /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_vhdl {Fixed_division.vhd cry_lkahd_adder.vhd}
info:    File 'Fixed_division.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd' using search_path variable.  [CMD-126]
info:    File 'cry_lkahd_adder.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/cry_lkahd_adder.vhd' using search_path variable.  [CMD-126]
info:    File 'Fixed_division.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd' using search_path variable.  [CMD-126]
info:    File 'cry_lkahd_adder.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/cry_lkahd_adder.vhd' using search_path variable.  [CMD-126]
> set_max_route_layer 5
Top-most available layer for routing set to metal5
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module fixed_division
starting synthesize at 00:00:03(cpu)/0:00:08(wall) 72MB(vsz)/321MB(peak)
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'fixed_division' (depth 1) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:7))  [VHDL-600]
info:    synthesizing module 'Carry_Look_Ahead' (depth 2) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/cry_lkahd_adder.vhd:31))  [VHDL-600]
info:    binding instance 'PFA1' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/cry_lkahd_adder.vhd:54))  [VHDL-613]
info:    synthesizing module 'Partial_Full_Adder' (depth 3) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/cry_lkahd_adder.vhd:5))  [VHDL-600]
info:    module 'Partial_Full_Adder' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'Partial_Full_Adder' (depth 3) (1#3) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/cry_lkahd_adder.vhd:5))  [VHDL-601]
info:    binding instance 'PFA2' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/cry_lkahd_adder.vhd:55))  [VHDL-613]
info:    binding instance 'PFA3' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/cry_lkahd_adder.vhd:56))  [VHDL-613]
info:    binding instance 'PFA4' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/cry_lkahd_adder.vhd:57))  [VHDL-613]
info:    binding instance 'PFA5' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/cry_lkahd_adder.vhd:58))  [VHDL-613]
info:    binding instance 'PFA6' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/cry_lkahd_adder.vhd:59))  [VHDL-613]
info:    binding instance 'PFA7' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/cry_lkahd_adder.vhd:60))  [VHDL-613]
info:    binding instance 'PFA8' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/cry_lkahd_adder.vhd:61))  [VHDL-613]
info:    binding instance 'PFA9' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/cry_lkahd_adder.vhd:62))  [VHDL-613]
info:    binding instance 'PFA10' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/cry_lkahd_adder.vhd:63))  [VHDL-613]
info:    binding instance 'PFA11' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/cry_lkahd_adder.vhd:64))  [VHDL-613]
-------> Message [VHDL-613] suppressed 5 times
info:    module 'Carry_Look_Ahead' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'Carry_Look_Ahead' (depth 2) (2#3) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/cry_lkahd_adder.vhd:31))  [VHDL-601]
info:    '+' operator could not be merged with '+' operator due to loss of accuracy ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:134)[47])  [DP-100]
info:    '+' operator could not be merged with '+' operator due to loss of accuracy ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:81)[47])  [DP-100]
info:    module 'fixed_division' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'fixed_division' (depth 1) (3#3) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Fixed_division.vhd:7))  [VHDL-601]
info:    uniquifying module 'Partial_Full_Adder' for 16 instances  [NL-105]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:04(cpu)/0:00:09(wall) 102MB(vsz)/357MB(peak)
> write_design /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/odb/2_synthesized.odb
info:    design 'fixed_division' has no physical info  [WRITE-120]
warning: WrSdc.. design 'fixed_division' has no timing constraints  [TA-118]
> read_sdc -verbose /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/constraints/demo_adder_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            10  
> set transition          0.1
> set io_clock_period     60
> 
> 
> create_clock -name vsysclk -period ${io_clock_period} [ get_ports clk ]
> 
> #set_false_path -from [ get_ports rst ]
> #[ get_ports sysclk_byp ]
> 
> set_false_path   -from [ get_ports reset_n ]
warning: Empty from list 
warning: could not find 1 objects:
             reset_n
> 
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
> set_input_delay 0.7 [all_inputs]
> 
> set_output_delay -clock vsysclk [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> report_design_metrics
Report Physical info: 
------------------------+--------------+-----------+------------
                        |              |Area (squm)|Leakage (uW)
------------------------+--------------+-----------+------------
Design Name             |fixed_division|           |            
  Total Instances       |          1242|       1828|      38.108
    Macros              |             0|          0|       0.000
    Pads                |             0|          0|       0.000
    Phys                |             0|          0|       0.000
    Blackboxes          |             0|          0|       0.000
    Cells               |          1242|       1828|      38.108
      Buffers           |             0|          0|       0.000
      Inverters         |           252|        134|       3.617
      Clock-Gates       |            27|        108|       1.597
      Combinational     |           816|        921|      21.265
      Latches           |             0|          0|       0.000
      FlipFlops         |           147|        665|      11.630
       Single-Bit FF    |           147|        665|      11.630
       Multi-Bit FF     |             0|          0|       0.000
       Clock-Gated      |           147|           |            
       Bits             |           147|        665|      11.630
         Load-Enabled   |             0|           |            
         Clock-Gated    |           147|           |            
  Tristate Pin Count    |             0|           |            
Physical Info           |Unplaced      |           |            
  Chip Size (mm x mm)   |              |          0|            
  Fixed Cell Area       |              |          0|            
    Phys Only           |             0|          0|            
  Placeable Area        |              |          0|            
  Movable Cell Area     |              |       1828|            
  Utilization (%)       |              |           |            
  Chip Utilization (%)  |              |           |            
  Total Wire Length (mm)|         0.000|           |            
  Longest Wire (mm)     |              |           |            
  Average Wire (mm)     |              |           |            
------------------------+--------------+-----------+------------
> all_inputs
> group_path -name I2R -from { Dividend[15] Dividend[14] Dividend[13] Dividend[12] Dividend[11] Dividend[10] Dividend[9] Dividend[8] Dividend[7] Dividend[6] Dividend[5] Dividend[4] Dividend[3] Dividend[2] Dividend[1] Dividend[0] Divisor[15] Divisor[14] Divisor[13] Divisor[12] Divisor[11] Divisor[10] Divisor[9] Divisor[8] Divisor[7] Divisor[6] Divisor[5] Divisor[4] Divisor[3] Divisor[2] Divisor[1] Divisor[0] rst clk Start }
# group_path -from {Dividend[15]} {Dividend[14]} {Dividend[13]} {Dividend[12]} {Dividend[11]} {Dividend[10]} {Dividend[9]} {Dividend[8]} {Dividend[7]} {Dividend[6]} {Dividend[5]} {Dividend[4]} {Dividend[3]} {Dividend[2]} {Dividend[1]} {Dividend[0]} {Divisor[15]} {Divisor[14]} {Divisor[13]} {Divisor[12]} {Divisor[11]} {Divisor[10]} {Divisor[9]} {Divisor[8]} {Divisor[7]} {Divisor[6]} {Divisor[5]} {Divisor[4]} {Divisor[3]} {Divisor[2]} {Divisor[1]} {Divisor[0]} rst clk Start
> all_inputs
> all_outputs
> group_path -name I2O -from { Dividend[15] Dividend[14] Dividend[13] Dividend[12] Dividend[11] Dividend[10] Dividend[9] Dividend[8] Dividend[7] Dividend[6] Dividend[5] Dividend[4] Dividend[3] Dividend[2] Dividend[1] Dividend[0] Divisor[15] Divisor[14] Divisor[13] Divisor[12] Divisor[11] Divisor[10] Divisor[9] Divisor[8] Divisor[7] Divisor[6] Divisor[5] Divisor[4] Divisor[3] Divisor[2] Divisor[1] Divisor[0] rst clk Start } -to { Quotient[15] Quotient[14] Quotient[13] Quotient[12] Quotient[11] Quotient[10] Quotient[9] Quotient[8] Quotient[7] Quotient[6] Quotient[5] Quotient[4] Quotient[3] Quotient[2] Quotient[1] Quotient[0] ERR Done OverFlow }
# group_path -from {Dividend[15]} {Dividend[14]} {Dividend[13]} {Dividend[12]} {Dividend[11]} {Dividend[10]} {Dividend[9]} {Dividend[8]} {Dividend[7]} {Dividend[6]} {Dividend[5]} {Dividend[4]} {Dividend[3]} {Dividend[2]} {Dividend[1]} {Dividend[0]} {Divisor[15]} {Divisor[14]} {Divisor[13]} {Divisor[12]} {Divisor[11]} {Divisor[10]} {Divisor[9]} {Divisor[8]} {Divisor[7]} {Divisor[6]} {Divisor[5]} {Divisor[4]} {Divisor[3]} {Divisor[2]} {Divisor[1]} {Divisor[0]} rst clk Start -to {Quotient[15]} {Quotient[14]} {Quotient[13]} {Quotient[12]} {Quotient[11]} {Quotient[10]} {Quotient[9]} {Quotient[8]} {Quotient[7]} {Quotient[6]} {Quotient[5]} {Quotient[4]} {Quotient[3]} {Quotient[2]} {Quotient[1]} {Quotient[0]} ERR Done OverFlow
> all_outputs
> group_path -name R2O -to { Quotient[15] Quotient[14] Quotient[13] Quotient[12] Quotient[11] Quotient[10] Quotient[9] Quotient[8] Quotient[7] Quotient[6] Quotient[5] Quotient[4] Quotient[3] Quotient[2] Quotient[1] Quotient[0] ERR Done OverFlow }
# group_path -to {Quotient[15]} {Quotient[14]} {Quotient[13]} {Quotient[12]} {Quotient[11]} {Quotient[10]} {Quotient[9]} {Quotient[8]} {Quotient[7]} {Quotient[6]} {Quotient[5]} {Quotient[4]} {Quotient[3]} {Quotient[2]} {Quotient[1]} {Quotient[0]} ERR Done OverFlow
> optimize -virtual
starting optimize at 00:00:04(cpu)/0:00:09(wall) 103MB(vsz)/357MB(peak)
Log file for child PID=26835:  /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/oasys.etc.00/oasys.w1.00.log 
Log file for child PID=26838:  /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/oasys.etc.00/oasys.w2.00.log 
Log file for child PID=26845:  /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/oasys.etc.00/oasys.w3.00.log 
Log file for child PID=26851:  /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/oasys.etc.00/oasys.w4.00.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 1814.7squm (#1, 0 secs)
info: optimized 'fixed_division__genmod__0' area changed -424.3squm (x1), total 1390.4squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 1390.4squm (#3, 0 secs)
done optimizing area at 00:00:11(cpu)/0:00:16(wall) 108MB(vsz)/367MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'fixed_division' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 1390.4squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ 58087.7ps
info: activated path group I2R @ 58681.1ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 41880.8ps
info: finished path group R2O @ 41880.8ps
info: finished path group default @ 58087.7ps
info: finished path group I2R @ 58681.1ps
info: reactivating path groups
info: reactivated path group default @ 58087.7ps
info: reactivated path group I2R @ 58681.1ps
info: reactivated path group R2O @ 41880.8ps
info: finished path group R2O @ 41880.8ps
info: finished path group default @ 58087.7ps
info: finished path group I2R @ 58681.1ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module fixed_division
info: optimized 'fixed_division__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.09 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 41880.8ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:00:12(cpu)/0:00:17(wall) 115MB(vsz)/367MB(peak)
finished optimize at 00:00:12(cpu)/0:00:17(wall) 115MB(vsz)/367MB(peak)
> write_design /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: add2_reg[0]/Q
    (Clocked by vsysclk R)
Endpoint: Quotient_reg[14]/D
    (Clocked by vsysclk R)
Path Group: default
Data required time: 59963.7
    (Clock shift: 60000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 36.3)
Data arrival time: 1876.0
Slack: 58087.7
Logic depth: 50
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      9                                   
clk_gate_add1_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     32              /PD_TOP        (1.10)
add2_reg[0]/CK->Q        DFF_X1                  rf     87.4     87.4     87.4      0.0      0.0      1.3      7.0      2              /PD_TOP        (1.10)
u1/PFA1/i_0_0/B->Z       XOR2_X2*                ff    165.9     78.5     78.5      0.0     11.4      1.2     28.8      2              /PD_TOP        (1.10)
u1/i_0_28/A1->ZN         OR2_X4                  ff    211.8     45.9     45.9      0.0     15.3      1.3      8.9      2              /PD_TOP        (1.10)
u1/i_0_27/B2->ZN         AOI21_X4                fr    271.1     59.3     59.3      0.0      9.5      0.6     26.1      1              /PD_TOP        (1.10)
u1/i_0_26/A->ZN          INV_X8                  rf    279.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
u1/i_0_25/B2->ZN         AOI21_X4                fr    337.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
u1/i_0_24/A->ZN          INV_X8                  rf    345.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
u1/i_0_23/B2->ZN         AOI21_X4                fr    403.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
u1/i_0_22/A->ZN          INV_X8                  rf    411.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
u1/i_0_21/B2->ZN         AOI21_X4                fr    469.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
u1/i_0_20/A->ZN          INV_X8                  rf    477.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
u1/i_0_19/B2->ZN         AOI21_X4                fr    535.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
u1/i_0_18/A->ZN          INV_X8                  rf    543.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
u1/i_0_17/B2->ZN         AOI21_X4                fr    601.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
u1/i_0_16/A->ZN          INV_X8                  rf    609.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
u1/i_0_15/B2->ZN         AOI21_X4                fr    667.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
u1/i_0_14/A->ZN          INV_X8                  rf    675.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
u1/i_0_13/B2->ZN         AOI21_X4                fr    733.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
u1/i_0_12/A->ZN          INV_X8                  rf    741.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
u1/i_0_11/B2->ZN         AOI21_X4                fr    799.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
u1/i_0_10/A->ZN          INV_X8                  rf    807.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
u1/i_0_9/B2->ZN          AOI21_X4                fr    865.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
u1/i_0_8/A->ZN           INV_X8                  rf    873.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
u1/i_0_7/B2->ZN          AOI21_X4                fr    931.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
u1/i_0_6/A->ZN           INV_X8                  rf    939.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
u1/i_0_5/B2->ZN          AOI21_X4                fr    997.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
u1/i_0_4/A->ZN           INV_X8                  rf   1005.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
u1/i_0_3/B2->ZN          AOI21_X4                fr   1063.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
u1/i_0_2/A->ZN           INV_X8                  rf   1071.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
u1/i_0_1/B2->ZN          AOI21_X4                fr   1129.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
u1/i_0_0/A->ZN           INV_X8                  rf   1135.4      6.3      6.3      0.0     47.2      0.6      4.0      1              /PD_TOP        (1.10)
u1/PFA16/i_0_1/B->Z      XOR2_X2                 ff   1208.5     73.1     73.1      0.0      3.4      0.6     26.0      1              /PD_TOP        (1.10)
i_0_0_480/A->ZN          INV_X8                  fr   1224.4     15.9     15.9      0.0     28.3      0.6      4.4      1              /PD_TOP        (1.10)
i_0_0_337/A1->ZN         NAND2_X4                rf   1235.5     11.1     11.1      0.0      5.3      0.7      4.6      1              /PD_TOP        (1.10)
i_0_0_336/A->ZN          OAI21_X4                fr   1267.7     32.2     32.2      0.0      7.1      4.7     25.7      6              /PD_TOP        (1.10)
i_0_0_331/A4->ZN         NAND4_X4                rf   1304.0     36.3     36.2      0.1     43.2      0.7      5.0      1              /PD_TOP        (1.10)
i_0_0_329/A1->ZN         NOR2_X4                 fr   1333.4     29.4     29.4      0.0     16.1      1.6      6.8      2              /PD_TOP        (1.10)
i_0_0_320/C2->ZN         AOI211_X4               rf   1385.8     52.4     52.4      0.0     18.3      2.2     14.2      3              /PD_TOP        (1.10)
i_0_0_319/A2->ZN         NAND2_X4*               fr   1421.2     35.4     35.4      0.0      7.5      2.0     35.5      3              /PD_TOP        (1.10)
i_0_0_296/A1->ZN         NOR3_X4                 rf   1436.5     15.3     15.3      0.0     15.3      2.2     14.8      3              /PD_TOP        (1.10)
i_0_0_293/B2->ZN         AOI21_X4                fr   1483.3     46.8     46.8      0.0      9.2      2.9     16.4      4              /PD_TOP        (1.10)
i_0_0_289/A2->ZN         AND3_X4                 rr   1536.9     53.6     53.5      0.1     35.9      2.0     12.4      3              /PD_TOP        (1.10)
i_0_0_287/A3->ZN         AND3_X4                 rr   1580.6     43.7     43.7      0.0     13.8      1.3      7.8      2              /PD_TOP        (1.10)
i_0_0_286/A2->ZN         AND2_X4                 rr   1617.5     36.9     36.9      0.0     11.3      2.0     14.8      3              /PD_TOP        (1.10)
i_0_0_285/A3->ZN         NAND3_X4                rf   1643.3     25.8     25.8      0.0     13.3      1.3      9.2      2              /PD_TOP        (1.10)
i_0_0_284/A2->ZN         NOR2_X4                 fr   1686.8     43.5     43.5      0.0     13.9      2.0     14.8      3              /PD_TOP        (1.10)
i_0_0_283/A3->ZN         NAND3_X4                rf   1714.9     28.1     28.1      0.0     27.6      1.4      9.2      2              /PD_TOP        (1.10)
i_0_0_281/B2->ZN         OAI21_X4                fr   1754.6     39.7     39.7      0.0     13.9      1.4      9.0      2              /PD_TOP        (1.10)
i_0_0_280/A->ZN          OAI21_X4                rf   1776.5     21.9     21.9      0.0     23.9      0.7      4.1      1              /PD_TOP        (1.10)
i_0_0_279/B->Z           XOR2_X2                 ff   1835.2     58.7     58.7      0.0      9.3      0.7      4.8      1              /PD_TOP        (1.10)
i_0_0_278/B2->ZN         OAI22_X2                fr   1876.0     40.8     40.8      0.0     12.9      0.8      1.9      1              /PD_TOP        (1.10)
Quotient_reg[14]/D       DFF_X1                   r   1876.0      0.0               0.0     26.2                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: Dividend[8]
    (Clocked by rtDefaultClock R)
Endpoint: Done_reg/D
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 59968.3
    (Clock shift: 60000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 31.7)
Data arrival time: 1287.2
Slack: 58681.1
Logic depth: 14
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
Dividend[8]              {set_input_delay}        f    700.0    700.0    700.0                        5.5     34.9      2                                   
i_0_0_499/A->ZN          INV_X8                  fr    743.6     43.3     43.3      0.0    100.0      3.8     22.9      5              /PD_TOP        (1.10)
i_0_0_462/A4->ZN         NAND4_X4*               rf    803.0     59.4     59.3      0.1      9.9      2.1     35.8      3              /PD_TOP        (1.10)
i_0_0_459/A1->ZN         NOR3_X4                 fr    873.2     70.2     70.2      0.0     15.3      3.6     21.3      5              /PD_TOP        (1.10)
i_0_0_443/C1->ZN         AOI221_X2               rf    914.6     41.4     41.3      0.1     58.0      2.6     13.3      3              /PD_TOP        (1.10)
i_0_0_10/A2->ZN          AOI22_X4                fr    958.6     44.0     43.9      0.1     24.2      0.8      4.9      1              /PD_TOP        (1.10)
i_0_0_9/B->ZN            OAI211_X4               rf    989.2     30.6     30.6      0.0     25.6      0.8      4.0      1              /PD_TOP        (1.10)
i_0_0_0/A->CO            HA_X1                   ff   1023.3     34.1     34.1      0.0     14.3      0.8      3.5      1              /PD_TOP        (1.10)
i_0_0_1/CI->CO           FA_X1                   ff   1097.0     73.7     73.7      0.0      7.9      0.8      4.6      1              /PD_TOP        (1.10)
i_0_0_431/A3->ZN         NOR3_X4                 fr   1152.8     55.8     55.8      0.0     17.3      0.8      4.9      1              /PD_TOP        (1.10)
i_0_0_430/B->ZN          OAI211_X4               rf   1188.3     35.5     35.5      0.0     28.7      1.4      9.4      2              /PD_TOP        (1.10)
i_0_0_415/A1->ZN         NAND2_X4                fr   1206.8     18.5     18.5      0.0     17.7      0.7      4.6      1              /PD_TOP        (1.10)
i_0_0_413/A1->ZN         NAND3_X4                rf   1228.3     21.5     21.5      0.0      9.7      1.4      9.2      2              /PD_TOP        (1.10)
i_0_0_412/B1->ZN         AOI21_X2                fr   1253.0     24.7     24.7      0.0     13.9      0.7      2.1      1              /PD_TOP        (1.10)
Done_reg_enable_mux_0/B->Z
                         MUX2_X2                 rr   1287.2     34.2     34.2      0.0     18.3      0.7      1.9      1              /PD_TOP        (1.10)
Done_reg/D               DFF_X1                   r   1287.2      0.3               0.3      9.4                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: ERR_reg/Q
    (Clocked by vsysclk R)
Endpoint: ERR
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 42000.0
    (Clock shift: 60000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 18000.0)
Data arrival time: 119.2
Slack: 41880.8
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      9                                   
ERR_reg/CK->Q            DFF_X1                  rr    118.9    118.9    118.9      0.0      0.0      5.5     16.8      2              /PD_TOP        (1.10)
ERR                                               r    119.2      0.3               0.3     41.2                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|  58087.7
2    |I2R    | 1.000|      0.0|  58681.1
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|  41880.8
-----+-------+------+---------+---------
> redirect -file /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 108.135000 -bottom 78.135 -top 108.135000
info:    create placement blockage 'blk_top' (0.000000 78.135000) (108.135000 108.135000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 108.135000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (108.135000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 108.135000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 108.135000)  [FP-103]
> create_blockage -name blk_right -type macro -left 78.135 -right 108.135000 -bottom 0 -top 108.135000
info:    create placement blockage 'blk_right' (78.135000 0.000000) (108.135000 108.135000)  [FP-103]
> optimize -place
starting optimize at 00:00:12(cpu)/0:00:17(wall) 116MB(vsz)/367MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 78.79% average utilization: 62.85%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 41880.8ps
info:	placing 54 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 64.26% average utilization: 59.52%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              3098.51
Average Wire      =                57.38
Longest Wire      =                61.09
Shortest Wire     =                54.30
WNS               = 41873.1ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 41873.1ps
done optimize placement at 00:00:13(cpu)/0:00:18(wall) 315MB(vsz)/615MB(peak)
finished optimize at 00:00:13(cpu)/0:00:18(wall) 315MB(vsz)/615MB(peak)
> write_design /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/rpt/time.rpt
> report_path_groups > /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/rpt/path.rpt
> report_endpoints > /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/rpt/endpoints.rpt
> report_power > /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/rpt/power.rpt
> report_design_metrics > /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/rpt/design.rpt
> write_design /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/odb/fixed_division.odb
> write_mxdb /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/mxdb/fixed_division.mxdb
info: using ptf '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NCSU_FreePDK_45nm.ptf'
wrote mentor exchange database file /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/mxdb/fixed_division.mxdb
> write_verilog /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/verilog/fixed_division.syn.v
info:    writing Verilog file '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/verilog/fixed_division.syn.v' for module 'fixed_division'  [WRITE-100]
> write_sdc /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/constraints/fixed_division.oasys.sdc
info:    writing Sdc file '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/constraints/fixed_division.oasys.sdc' for design 'fixed_division'  [WRITE-104]
> save_upf /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/constraints/fixed_division.oasys.upf
> write_def -floorplan /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/floorplan/fixed_division.def
info:    writing Def file '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/floorplan/fixed_division.def' for module 'fixed_division'  [WRITE-101]
info:    use 2000 units per micron  [WRITE-130]
info:    write def to skip macro_only blockage 'blk_top'  [DEF-149]
info:    write def to skip macro_only blockage 'blk_bottom'  [DEF-149]
info:    write def to skip macro_only blockage 'blk_left'  [DEF-149]
info:    write def to skip macro_only blockage 'blk_right'  [DEF-149]

-----------------------------

Design data exported to output dir.

-----------------------------

> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: add2_reg[0]/Q
    (Clocked by vsysclk R)
Endpoint: Quotient_reg[14]/D
    (Clocked by vsysclk R)
Path Group: default
Data required time: 59963.7
    (Clock shift: 60000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 36.3)
Data arrival time: 1876.0
Slack: 58087.7
Logic depth: 50
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      9   108,   56                       
clk_gate_add1_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     32    54,   54  /PD_TOP        (1.10)
add2_reg[0]/CK->Q        DFF_X1                  rf     87.4     87.4     87.4      0.0      0.0      1.3      7.0      2    54,   54  /PD_TOP        (1.10)
u1/PFA1/i_0_0/B->Z       XOR2_X2*                ff    165.9     78.5     78.5      0.0     11.4      1.2     28.8      2    54,   54  /PD_TOP        (1.10)
u1/i_0_28/A1->ZN         OR2_X4                  ff    211.8     45.9     45.9      0.0     15.3      1.3      8.9      2    54,   54  /PD_TOP        (1.10)
u1/i_0_27/B2->ZN         AOI21_X4                fr    271.1     59.3     59.3      0.0      9.5      0.6     26.1      1    54,   54  /PD_TOP        (1.10)
u1/i_0_26/A->ZN          INV_X8                  rf    279.9      8.8      8.8      0.0     47.2      1.3      8.9      2    54,   54  /PD_TOP        (1.10)
u1/i_0_25/B2->ZN         AOI21_X4                fr    337.1     57.2     57.2      0.0      4.0      0.6     26.1      1    54,   54  /PD_TOP        (1.10)
u1/i_0_24/A->ZN          INV_X8                  rf    345.9      8.8      8.8      0.0     47.2      1.3      8.9      2    54,   54  /PD_TOP        (1.10)
u1/i_0_23/B2->ZN         AOI21_X4                fr    403.1     57.2     57.2      0.0      4.0      0.6     26.1      1    54,   54  /PD_TOP        (1.10)
u1/i_0_22/A->ZN          INV_X8                  rf    411.9      8.8      8.8      0.0     47.2      1.3      8.9      2    54,   54  /PD_TOP        (1.10)
u1/i_0_21/B2->ZN         AOI21_X4                fr    469.1     57.2     57.2      0.0      4.0      0.6     26.1      1    54,   54  /PD_TOP        (1.10)
u1/i_0_20/A->ZN          INV_X8                  rf    477.9      8.8      8.8      0.0     47.2      1.3      8.9      2    54,   54  /PD_TOP        (1.10)
u1/i_0_19/B2->ZN         AOI21_X4                fr    535.1     57.2     57.2      0.0      4.0      0.6     26.1      1    54,   54  /PD_TOP        (1.10)
u1/i_0_18/A->ZN          INV_X8                  rf    543.9      8.8      8.8      0.0     47.2      1.3      8.9      2    54,   54  /PD_TOP        (1.10)
u1/i_0_17/B2->ZN         AOI21_X4                fr    601.1     57.2     57.2      0.0      4.0      0.6     26.1      1    54,   54  /PD_TOP        (1.10)
u1/i_0_16/A->ZN          INV_X8                  rf    609.9      8.8      8.8      0.0     47.2      1.3      8.9      2    54,   54  /PD_TOP        (1.10)
u1/i_0_15/B2->ZN         AOI21_X4                fr    667.1     57.2     57.2      0.0      4.0      0.6     26.1      1    54,   54  /PD_TOP        (1.10)
u1/i_0_14/A->ZN          INV_X8                  rf    675.9      8.8      8.8      0.0     47.2      1.3      8.9      2    54,   54  /PD_TOP        (1.10)
u1/i_0_13/B2->ZN         AOI21_X4                fr    733.1     57.2     57.2      0.0      4.0      0.6     26.1      1    54,   54  /PD_TOP        (1.10)
u1/i_0_12/A->ZN          INV_X8                  rf    741.9      8.8      8.8      0.0     47.2      1.3      8.9      2    54,   54  /PD_TOP        (1.10)
u1/i_0_11/B2->ZN         AOI21_X4                fr    799.1     57.2     57.2      0.0      4.0      0.6     26.1      1    54,   54  /PD_TOP        (1.10)
u1/i_0_10/A->ZN          INV_X8                  rf    807.9      8.8      8.8      0.0     47.2      1.3      8.9      2    54,   54  /PD_TOP        (1.10)
u1/i_0_9/B2->ZN          AOI21_X4                fr    865.1     57.2     57.2      0.0      4.0      0.6     26.1      1    54,   54  /PD_TOP        (1.10)
u1/i_0_8/A->ZN           INV_X8                  rf    873.9      8.8      8.8      0.0     47.2      1.3      8.9      2    54,   54  /PD_TOP        (1.10)
u1/i_0_7/B2->ZN          AOI21_X4                fr    931.1     57.2     57.2      0.0      4.0      0.6     26.1      1    54,   54  /PD_TOP        (1.10)
u1/i_0_6/A->ZN           INV_X8                  rf    939.9      8.8      8.8      0.0     47.2      1.3      8.9      2    54,   54  /PD_TOP        (1.10)
u1/i_0_5/B2->ZN          AOI21_X4                fr    997.1     57.2     57.2      0.0      4.0      0.6     26.1      1    54,   54  /PD_TOP        (1.10)
u1/i_0_4/A->ZN           INV_X8                  rf   1005.9      8.8      8.8      0.0     47.2      1.3      8.9      2    54,   54  /PD_TOP        (1.10)
u1/i_0_3/B2->ZN          AOI21_X4                fr   1063.1     57.2     57.2      0.0      4.0      0.6     26.1      1    54,   54  /PD_TOP        (1.10)
u1/i_0_2/A->ZN           INV_X8                  rf   1071.9      8.8      8.8      0.0     47.2      1.3      8.9      2    54,   54  /PD_TOP        (1.10)
u1/i_0_1/B2->ZN          AOI21_X4                fr   1129.1     57.2     57.2      0.0      4.0      0.6     26.1      1    54,   54  /PD_TOP        (1.10)
u1/i_0_0/A->ZN           INV_X8                  rf   1135.4      6.3      6.3      0.0     47.2      0.6      4.0      1    54,   54  /PD_TOP        (1.10)
u1/PFA16/i_0_1/B->Z      XOR2_X2                 ff   1208.5     73.1     73.1      0.0      3.4      0.6     26.0      1    54,   54  /PD_TOP        (1.10)
i_0_0_480/A->ZN          INV_X8                  fr   1224.4     15.9     15.9      0.0     28.3      0.6      4.4      1    54,   54  /PD_TOP        (1.10)
i_0_0_337/A1->ZN         NAND2_X4                rf   1235.5     11.1     11.1      0.0      5.3      0.7      4.6      1    54,   54  /PD_TOP        (1.10)
i_0_0_336/A->ZN          OAI21_X4                fr   1267.7     32.2     32.2      0.0      7.1      4.7     25.7      6    54,   54  /PD_TOP        (1.10)
i_0_0_331/A4->ZN         NAND4_X4                rf   1304.0     36.3     36.2      0.1     43.2      0.7      5.0      1    54,   54  /PD_TOP        (1.10)
i_0_0_329/A1->ZN         NOR2_X4                 fr   1333.4     29.4     29.4      0.0     16.1      1.6      6.8      2    54,   54  /PD_TOP        (1.10)
i_0_0_320/C2->ZN         AOI211_X4               rf   1385.8     52.4     52.4      0.0     18.3      2.2     14.2      3    54,   54  /PD_TOP        (1.10)
i_0_0_319/A2->ZN         NAND2_X4*               fr   1421.2     35.4     35.4      0.0      7.5      2.0     35.5      3    54,   54  /PD_TOP        (1.10)
i_0_0_296/A1->ZN         NOR3_X4                 rf   1436.5     15.3     15.3      0.0     15.3      2.2     14.8      3    54,   54  /PD_TOP        (1.10)
i_0_0_293/B2->ZN         AOI21_X4                fr   1483.3     46.8     46.8      0.0      9.2      2.9     16.4      4    54,   54  /PD_TOP        (1.10)
i_0_0_289/A2->ZN         AND3_X4                 rr   1536.9     53.6     53.5      0.1     35.9      2.0     12.4      3    54,   54  /PD_TOP        (1.10)
i_0_0_287/A3->ZN         AND3_X4                 rr   1580.6     43.7     43.7      0.0     13.8      1.3      7.8      2    54,   54  /PD_TOP        (1.10)
i_0_0_286/A2->ZN         AND2_X4                 rr   1617.5     36.9     36.9      0.0     11.3      2.0     14.8      3    54,   54  /PD_TOP        (1.10)
i_0_0_285/A3->ZN         NAND3_X4                rf   1643.3     25.8     25.8      0.0     13.3      1.3      9.2      2    54,   54  /PD_TOP        (1.10)
i_0_0_284/A2->ZN         NOR2_X4                 fr   1686.8     43.5     43.5      0.0     13.9      2.0     14.8      3    54,   54  /PD_TOP        (1.10)
i_0_0_283/A3->ZN         NAND3_X4                rf   1714.9     28.1     28.1      0.0     27.6      1.4      9.2      2    54,   54  /PD_TOP        (1.10)
i_0_0_281/B2->ZN         OAI21_X4                fr   1754.6     39.7     39.7      0.0     13.9      1.4      9.0      2    54,   54  /PD_TOP        (1.10)
i_0_0_280/A->ZN          OAI21_X4                rf   1776.5     21.9     21.9      0.0     23.9      0.7      4.1      1    54,   54  /PD_TOP        (1.10)
i_0_0_279/B->Z           XOR2_X2                 ff   1835.2     58.7     58.7      0.0      9.3      0.7      4.8      1    54,   54  /PD_TOP        (1.10)
i_0_0_278/B2->ZN         OAI22_X2                fr   1876.0     40.8     40.8      0.0     12.9      0.8      1.9      1    54,   54  /PD_TOP        (1.10)
Quotient_reg[14]/D       DFF_X1                   r   1876.0      0.0               0.0     26.2                             54,   54  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: Dividend[8]
    (Clocked by rtDefaultClock R)
Endpoint: Done_reg/D
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 59968.3
    (Clock shift: 60000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 31.7)
Data arrival time: 1287.9
Slack: 58680.4
Logic depth: 14
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
Dividend[8]              {set_input_delay}        f    700.0    700.0    700.0                        8.4     37.8      2   108,   59                       
i_0_0_499/A->ZN          INV_X8                  fr    744.3     43.3     43.3      0.0    100.0      3.8     22.9      5    54,   54  /PD_TOP        (1.10)
i_0_0_462/A4->ZN         NAND4_X4*               rf    803.7     59.4     59.3      0.1      9.9      2.1     35.8      3    54,   54  /PD_TOP        (1.10)
i_0_0_459/A1->ZN         NOR3_X4                 fr    873.9     70.2     70.2      0.0     15.3      3.6     21.3      5    54,   54  /PD_TOP        (1.10)
i_0_0_443/C1->ZN         AOI221_X2               rf    915.3     41.4     41.3      0.1     58.0      2.6     13.3      3    54,   54  /PD_TOP        (1.10)
i_0_0_10/A2->ZN          AOI22_X4                fr    959.3     44.0     43.9      0.1     24.2      0.8      4.9      1    54,   54  /PD_TOP        (1.10)
i_0_0_9/B->ZN            OAI211_X4               rf    989.9     30.6     30.6      0.0     25.6      0.8      4.0      1    54,   54  /PD_TOP        (1.10)
i_0_0_0/A->CO            HA_X1                   ff   1024.0     34.1     34.1      0.0     14.3      0.8      3.5      1    54,   54  /PD_TOP        (1.10)
i_0_0_1/CI->CO           FA_X1                   ff   1097.7     73.7     73.7      0.0      7.9      0.8      4.6      1    54,   54  /PD_TOP        (1.10)
i_0_0_431/A3->ZN         NOR3_X4                 fr   1153.5     55.8     55.8      0.0     17.3      0.8      4.9      1    54,   54  /PD_TOP        (1.10)
i_0_0_430/B->ZN          OAI211_X4               rf   1189.0     35.5     35.5      0.0     28.7      1.4      9.4      2    54,   54  /PD_TOP        (1.10)
i_0_0_415/A1->ZN         NAND2_X4                fr   1207.5     18.5     18.5      0.0     17.7      0.7      4.6      1    54,   54  /PD_TOP        (1.10)
i_0_0_413/A1->ZN         NAND3_X4                rf   1229.0     21.5     21.5      0.0      9.7      1.4      9.2      2    54,   54  /PD_TOP        (1.10)
i_0_0_412/B1->ZN         AOI21_X2                fr   1253.7     24.7     24.7      0.0     13.9      0.7      2.1      1    54,   54  /PD_TOP        (1.10)
Done_reg_enable_mux_0/B->Z
                         MUX2_X2                 rr   1287.9     34.2     34.2      0.0     18.3      0.7      1.9      1    54,   54  /PD_TOP        (1.10)
Done_reg/D               DFF_X1                   r   1287.9      1.0               1.0      9.4                             54,   54  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: OverFlow_reg/Q
    (Clocked by vsysclk R)
Endpoint: OverFlow
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 42000.0
    (Clock shift: 60000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 18000.0)
Data arrival time: 126.9
Slack: 41873.1
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      9   108,   56                       
OverFlow_reg/CK->Q       DFF_X1                  rr    125.9    125.9    125.9      0.0      0.0      8.5     19.7      2    54,   54  /PD_TOP        (1.10)
OverFlow                                          r    126.9      1.0               1.0     47.8                            108,   59                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_power
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
Report Power (instances with prefix '*' are included in total) : 
-----+-------------------------------+--------------------+---------------------+-------------------+-----------------
     | Instance                      | Internal Power(uw) | Switching Power(uw) | Leakage Power(uw) | Total Power(uw) 
-----+-------------------------------+--------------------+---------------------+-------------------+-----------------
1    |*u1                            |            1.207279|             4.266063|           2.125077|         7.598418
2    |*Done_reg                      |            0.063546|             0.085611|           0.079112|         0.228270
3    |*Done_reg_enable_mux_0         |            0.021510|             0.007584|           0.035928|         0.065022
4    |*clk_gate_Quotient_reg         |            0.069787|             0.000000|           0.059138|         0.128925
5    |*Quotient_reg[15]              |            0.035566|             0.042833|           0.079112|         0.157512
6    |*Quotient_reg[14]              |            0.035567|             0.043245|           0.079112|         0.157924
7    |*Quotient_reg[13]              |            0.035569|             0.045037|           0.079112|         0.159718
8    |*Quotient_reg[12]              |            0.035568|             0.044923|           0.079112|         0.159604
9    |*Quotient_reg[11]              |            0.035566|             0.042924|           0.079112|         0.157602
10   |*Quotient_reg[10]              |            0.035567|             0.043154|           0.079112|         0.157833
11   |*Quotient_reg[9]               |            0.035568|             0.044946|           0.079112|         0.159627
12   |*Quotient_reg[8]               |            0.035568|             0.044832|           0.079112|         0.159513
13   |*Quotient_reg[7]               |            0.035567|             0.043015|           0.079112|         0.157693
14   |*Quotient_reg[6]               |            0.035567|             0.043063|           0.079112|         0.157742
15   |*Quotient_reg[5]               |            0.035568|             0.044855|           0.079112|         0.159536
16   |*Quotient_reg[4]               |            0.035568|             0.044742|           0.079112|         0.159422
17   |*Quotient_reg[3]               |            0.035567|             0.043106|           0.079112|         0.157784
18   |*Quotient_reg[2]               |            0.035566|             0.042972|           0.079112|         0.157651
19   |*Quotient_reg[1]               |            0.035568|             0.044764|           0.079112|         0.159445
20   |*Quotient_reg[0]               |            0.035568|             0.044651|           0.079112|         0.159331
21   |*add2_reg[15]                  |            0.052532|             0.015617|           0.079112|         0.147261
22   |*add2_reg[14]                  |            0.052939|             0.026510|           0.079112|         0.158561
23   |*add2_reg[13]                  |            0.052939|             0.026510|           0.079112|         0.158561
24   |*add2_reg[12]                  |            0.052939|             0.026510|           0.079112|         0.158561
25   |*add2_reg[11]                  |            0.052939|             0.026510|           0.079112|         0.158561
26   |*add2_reg[10]                  |            0.052939|             0.026510|           0.079112|         0.158561
27   |*add2_reg[9]                   |            0.052939|             0.026510|           0.079112|         0.158561
28   |*add2_reg[8]                   |            0.052939|             0.026510|           0.079112|         0.158561
29   |*add2_reg[7]                   |            0.052939|             0.026510|           0.079112|         0.158561
30   |*add2_reg[6]                   |            0.052939|             0.026510|           0.079112|         0.158561
31   |*add2_reg[5]                   |            0.052939|             0.026510|           0.079112|         0.158561
32   |*add2_reg[4]                   |            0.052939|             0.026510|           0.079112|         0.158561
33   |*add2_reg[3]                   |            0.052939|             0.026510|           0.079112|         0.158561
34   |*add2_reg[2]                   |            0.052939|             0.026510|           0.079112|         0.158561
35   |*add2_reg[1]                   |            0.052939|             0.026510|           0.079112|         0.158561
36   |*add2_reg[0]                   |            0.052939|             0.026510|           0.079112|         0.158561
37   |*add1_reg[15]                  |            0.056609|             0.016124|           0.079112|         0.151846
38   |*add1_reg[14]                  |            0.056708|             0.026910|           0.079112|         0.162731
39   |*add1_reg[13]                  |            0.056708|             0.026910|           0.079112|         0.162731
40   |*add1_reg[12]                  |            0.056708|             0.026910|           0.079112|         0.162731
41   |*add1_reg[11]                  |            0.056708|             0.026910|           0.079112|         0.162731
42   |*add1_reg[10]                  |            0.056708|             0.026910|           0.079112|         0.162731
43   |*add1_reg[9]                   |            0.056708|             0.026910|           0.079112|         0.162731
44   |*add1_reg[8]                   |            0.056708|             0.026910|           0.079112|         0.162731
45   |*add1_reg[7]                   |            0.056708|             0.026910|           0.079112|         0.162731
46   |*add1_reg[6]                   |            0.056708|             0.026910|           0.079112|         0.162731
47   |*add1_reg[5]                   |            0.056708|             0.026910|           0.079112|         0.162731
48   |*add1_reg[4]                   |            0.056708|             0.026910|           0.079112|         0.162731
49   |*add1_reg[3]                   |            0.056708|             0.026910|           0.079112|         0.162731
50   |*add1_reg[2]                   |            0.057018|             0.027058|           0.079112|         0.163188
51   |*add1_reg[1]                   |            0.057018|             0.027058|           0.079112|         0.163188
52   |*add1_reg[0]                   |            0.057018|             0.027058|           0.079112|         0.163188
53   |*Done_bit_reg                  |            0.057866|             0.255318|           0.079112|         0.392296
54   |*Index_reg[31]                 |            0.057487|             0.035488|           0.079112|         0.172088
55   |*Index_reg[30]                 |            0.057612|             0.046555|           0.079112|         0.183280
56   |*Index_reg[29]                 |            0.057616|             0.046868|           0.079112|         0.183596
57   |*Index_reg[28]                 |            0.057612|             0.046555|           0.079112|         0.183280
58   |*Index_reg[27]                 |            0.057616|             0.046868|           0.079112|         0.183596
59   |*Index_reg[26]                 |            0.057612|             0.046555|           0.079112|         0.183280
60   |*Index_reg[25]                 |            0.057616|             0.046868|           0.079112|         0.183596
61   |*Index_reg[24]                 |            0.057612|             0.046555|           0.079112|         0.183280
62   |*Index_reg[23]                 |            0.057616|             0.046868|           0.079112|         0.183596
63   |*Index_reg[22]                 |            0.057612|             0.046555|           0.079112|         0.183280
64   |*Index_reg[21]                 |            0.057616|             0.046868|           0.079112|         0.183596
65   |*Index_reg[20]                 |            0.057612|             0.046555|           0.079112|         0.183280
66   |*Index_reg[19]                 |            0.057621|             0.047315|           0.079112|         0.184048
67   |*Index_reg[18]                 |            0.057611|             0.046427|           0.079112|         0.183150
68   |*Index_reg[17]                 |            0.057607|             0.046108|           0.079112|         0.182828
69   |*Index_reg[16]                 |            0.057605|             0.045935|           0.079112|         0.182652
70   |*Index_reg[15]                 |            0.057621|             0.047315|           0.079112|         0.184048
71   |*Index_reg[14]                 |            0.057611|             0.046427|           0.079112|         0.183150
72   |*Index_reg[13]                 |            0.057607|             0.046108|           0.079112|         0.182828
73   |*Index_reg[12]                 |            0.057605|             0.045935|           0.079112|         0.182652
74   |*Index_reg[11]                 |            0.057621|             0.047315|           0.079112|         0.184048
75   |*Index_reg[10]                 |            0.057611|             0.046427|           0.079112|         0.183150
76   |*Index_reg[9]                  |            0.057607|             0.046108|           0.079112|         0.182828
77   |*Index_reg[8]                  |            0.057605|             0.045935|           0.079112|         0.182652
78   |*Index_reg[7]                  |            0.057621|             0.047315|           0.079112|         0.184048
79   |*Index_reg[6]                  |            0.057611|             0.046427|           0.079112|         0.183150
80   |*Index_reg[5]                  |            0.057607|             0.046108|           0.079112|         0.182828
81   |*Index_reg[4]                  |            0.057605|             0.045935|           0.079112|         0.182652
82   |*Index_reg[3]                  |            0.057856|             0.182187|           0.079112|         0.319155
83   |*Index_reg[2]                  |            0.057832|             0.107638|           0.079112|         0.244582
84   |*Index_reg[1]                  |            0.031131|             0.047938|           0.079112|         0.158181
85   |*Index_reg[0]                  |            0.057579|             0.185971|           0.079112|         0.322662
86   |*i_0_32                        |            0.898034|             0.603823|           1.810521|         3.312378
87   |*QuotientVar_reg[15]           |            0.057399|             0.030011|           0.079112|         0.166522
88   |*QuotientVar_reg[14]           |            0.056984|             0.018922|           0.079112|         0.155019
89   |*QuotientVar_reg[13]           |            0.056984|             0.018922|           0.079112|         0.155019
90   |*QuotientVar_reg[12]           |            0.056984|             0.018922|           0.079112|         0.155019
91   |*QuotientVar_reg[11]           |            0.056984|             0.018922|           0.079112|         0.155019
92   |*QuotientVar_reg[10]           |            0.056984|             0.018922|           0.079112|         0.155019
93   |*QuotientVar_reg[9]            |            0.056984|             0.018922|           0.079112|         0.155019
94   |*QuotientVar_reg[8]            |            0.056984|             0.018922|           0.079112|         0.155019
95   |*QuotientVar_reg[7]            |            0.056984|             0.018922|           0.079112|         0.155019
96   |*QuotientVar_reg[6]            |            0.056984|             0.018922|           0.079112|         0.155019
97   |*QuotientVar_reg[5]            |            0.056984|             0.018922|           0.079112|         0.155019
98   |*QuotientVar_reg[4]            |            0.056984|             0.018922|           0.079112|         0.155019
99   |*QuotientVar_reg[3]            |            0.056984|             0.018922|           0.079112|         0.155019
100  |*QuotientVar_reg[2]            |            0.056984|             0.018922|           0.079112|         0.155019
101  |*QuotientVar_reg[1]            |            0.056984|             0.018922|           0.079112|         0.155019
102  |*QuotientVar_reg[0]            |            0.056984|             0.018922|           0.079112|         0.155019
103  |*Divisor2_reg[28]              |            0.057518|             0.038178|           0.079112|         0.174807
104  |*Divisor2_reg[27]              |            0.057514|             0.037865|           0.079112|         0.174491
105  |*Divisor2_reg[26]              |            0.057521|             0.038511|           0.079112|         0.175144
106  |*Divisor2_reg[25]              |            0.057511|             0.037623|           0.079112|         0.174247
107  |*Divisor2_reg[24]              |            0.057508|             0.037304|           0.079112|         0.173924
108  |*Divisor2_reg[23]              |            0.057506|             0.037131|           0.079112|         0.173749
109  |*Divisor2_reg[22]              |            0.057521|             0.038511|           0.079112|         0.175144
110  |*Divisor2_reg[21]              |            0.057511|             0.037623|           0.079112|         0.174247
111  |*Divisor2_reg[20]              |            0.057508|             0.037304|           0.079112|         0.173924
112  |*Divisor2_reg[19]              |            0.057506|             0.037131|           0.079112|         0.173749
113  |*Divisor2_reg[18]              |            0.057517|             0.038117|           0.079112|         0.174746
114  |*Divisor2_reg[17]              |            0.057507|             0.037209|           0.079112|         0.173828
115  |*Divisor2_reg[16]              |            0.057504|             0.036976|           0.079112|         0.173593
116  |*Divisor2_reg[15]              |            0.057808|             0.083619|           0.079112|         0.220540
117  |*Divisor2_reg[14]              |            0.057789|             0.064316|           0.079112|         0.201217
118  |*Divisor2_reg[13]              |            0.031121|             0.038234|           0.079112|         0.148467
119  |*Divisor2_reg[12]              |            0.031117|             0.034729|           0.079112|         0.144959
120  |*Divisor2_reg[11]              |            0.031117|             0.034720|           0.079112|         0.144950
121  |*Divisor2_reg[10]              |            0.031121|             0.038393|           0.079112|         0.148626
122  |*Divisor2_reg[9]               |            0.031117|             0.034678|           0.079112|         0.144908
123  |*Divisor2_reg[8]               |            0.031117|             0.034631|           0.079112|         0.144861
124  |*Divisor2_reg[7]               |            0.031121|             0.038234|           0.079112|         0.148467
125  |*Divisor2_reg[6]               |            0.031121|             0.038355|           0.079112|         0.148589
126  |*Divisor2_reg[5]               |            0.031121|             0.038225|           0.079112|         0.148458
127  |*Divisor2_reg[4]               |            0.031118|             0.034812|           0.079112|         0.145042
128  |*Divisor2_reg[3]               |            0.031117|             0.034631|           0.079112|         0.144861
129  |*Divisor2_reg[2]               |            0.031121|             0.038234|           0.079112|         0.148467
130  |*Divisor2_reg[1]               |            0.031121|             0.038258|           0.079112|         0.148491
131  |*Divisor2_reg[0]               |            0.030984|             0.021675|           0.079112|         0.131771
132  |*Dividend2_reg[14]             |            0.061392|             0.021054|           0.079112|         0.161559
133  |*Dividend2_reg[13]             |            0.061392|             0.021054|           0.079112|         0.161559
134  |*Dividend2_reg[12]             |            0.061392|             0.021054|           0.079112|         0.161559
135  |*Dividend2_reg[11]             |            0.061392|             0.021054|           0.079112|         0.161559
136  |*Dividend2_reg[10]             |            0.061392|             0.021054|           0.079112|         0.161559
137  |*Dividend2_reg[9]              |            0.061392|             0.021054|           0.079112|         0.161559
138  |*Dividend2_reg[8]              |            0.061392|             0.021054|           0.079112|         0.161559
139  |*Dividend2_reg[7]              |            0.061392|             0.021054|           0.079112|         0.161559
140  |*Dividend2_reg[6]              |            0.061392|             0.021054|           0.079112|         0.161559
141  |*Dividend2_reg[5]              |            0.061392|             0.021054|           0.079112|         0.161559
142  |*Dividend2_reg[4]              |            0.061392|             0.021054|           0.079112|         0.161559
143  |*Dividend2_reg[3]              |            0.061392|             0.021054|           0.079112|         0.161559
144  |*Dividend2_reg[2]              |            0.038449|             0.013186|           0.079112|         0.130747
145  |*Dividend2_reg[1]              |            0.043942|             0.015070|           0.079112|         0.138124
146  |*clk_gate_Dividend2_reg__14    |            0.038330|             0.000000|           0.059138|         0.097468
147  |*Dividend2_reg[0]              |            0.043942|             0.015070|           0.079112|         0.138124
148  |*Dividend2_reg[15]             |            0.053136|             0.025698|           0.079112|         0.157947
149  |*Dividend2_reg[15]_enable_mux_0|            0.017147|             0.006151|           0.035928|         0.059226
150  |*FIRST_ONE_reg                 |            0.035256|             0.389812|           0.079112|         0.504180
151  |*FIRST_ONE_reg_enable_mux_0    |            0.004502|             0.001511|           0.035928|         0.041941
152  |*clk_gate_Done_bit_reg         |            0.039753|             0.000000|           0.059138|         0.098891
153  |*clk_gate_add1_reg             |            0.069826|             0.000000|           0.059138|         0.128964
154  |*i_0_0_0                       |            2.127723|             0.231593|           0.061230|         2.420547
155  |*i_0_0_1                       |            1.565605|             0.519416|           0.075762|         2.160783
156  |*i_0_0_2                       |            2.439219|             0.803358|           0.061230|         3.303806
157  |*i_0_0_3                       |            1.817197|             0.812805|           0.061230|         2.691232
158  |*i_0_0_4                       |            0.029324|             0.039487|           0.022619|         0.091431
159  |*i_0_0_5                       |            0.032669|             0.043400|           0.027858|         0.103928
160  |*i_0_0_6                       |            0.381852|             0.510525|           0.036441|         0.928818
161  |*i_0_0_7                       |            0.444982|             0.496766|           0.022695|         0.964442
162  |*i_0_0_8                       |            0.096835|             0.131193|           0.036441|         0.264469
163  |*i_0_0_9                       |            1.099788|             1.200788|           0.022039|         2.322615
164  |*i_0_0_10                      |            0.956988|             1.301504|           0.032612|         2.291104
165  |*i_0_0_11                      |            0.496600|             1.269482|           0.022695|         1.788776
166  |*i_0_0_12                      |            0.651148|             1.462788|           0.024415|         2.138350
167  |*i_0_0_13                      |            0.203041|             0.193385|           0.027858|         0.424285
168  |*i_0_0_14                      |            1.174449|             1.461404|           0.022039|         2.657892
169  |*i_0_0_15                      |            1.615955|             3.973684|           0.033938|         5.623576
170  |*i_0_0_16                      |            0.704884|             0.609865|           0.026832|         1.341581
171  |*i_0_0_17                      |            0.655260|             0.846906|           0.026832|         1.528998
172  |*i_0_0_18                      |            0.420534|             1.240312|           0.014353|         1.675199
173  |*i_0_0_19                      |            0.673615|             8.106491|           0.021200|         8.801306
174  |*i_0_0_20                      |            0.800296|             1.281348|           0.021200|         2.102844
175  |*i_0_0_21                      |            0.804223|             1.281114|           0.021200|         2.106537
176  |*i_0_0_22                      |            0.852907|             1.300335|           0.027858|         2.181101
177  |*i_0_0_23                      |            0.934993|             1.325716|           0.022619|         2.283329
178  |*i_0_0_24                      |            0.857089|             1.286675|           0.027858|         2.171622
179  |*i_0_0_25                      |            0.950088|             1.344472|           0.022619|         2.317179
180  |*i_0_0_26                      |            1.032425|             1.351801|           0.027858|         2.412084
181  |*i_0_0_27                      |            0.013337|             0.013319|           0.027858|         0.054515
182  |*i_0_0_28                      |            0.009686|             0.014848|           0.026832|         0.051366
183  |*i_0_0_29                      |            0.009878|             0.008808|           0.022619|         0.041306
184  |*i_0_0_30                      |            0.004872|             0.003322|           0.017393|         0.025587
185  |*i_0_0_31                      |            0.006148|             0.003893|           0.022619|         0.032661
186  |*i_0_0_32                      |            0.007150|             0.004025|           0.034026|         0.045201
187  |*i_0_0_33                      |            1.662991|             1.447677|           0.036441|         3.147110
188  |*i_0_0_34                      |            0.861549|             0.976655|           0.017393|         1.855597
189  |*i_0_0_35                      |            0.007128|             0.004016|           0.034026|         0.045170
190  |*i_0_0_36                      |            1.554779|             1.447677|           0.036441|         3.038898
191  |*i_0_0_37                      |            0.011478|             0.005857|           0.034026|         0.051362
192  |*i_0_0_38                      |            1.532429|             1.447677|           0.036441|         3.016548
193  |*i_0_0_39                      |            0.808922|             1.194017|           0.027858|         2.030798
194  |*i_0_0_40                      |            1.118405|             2.631928|           0.022619|         3.772954
195  |*i_0_0_41                      |            0.011481|             0.005857|           0.034026|         0.051364
196  |*i_0_0_42                      |            1.497947|             1.447677|           0.036441|         2.982065
197  |*i_0_0_43                      |            0.012444|             0.005999|           0.034026|         0.052469
198  |*i_0_0_44                      |            0.005039|             0.008210|           0.022619|         0.035868
199  |*i_0_0_45                      |            0.011495|             0.005857|           0.034026|         0.051378
200  |*i_0_0_46                      |            1.566268|             1.447677|           0.036441|         3.050387
201  |*i_0_0_47                      |            0.011501|             0.005857|           0.034026|         0.051385
202  |*i_0_0_48                      |            1.510083|             1.447677|           0.036441|         2.994201
203  |*i_0_0_49                      |            1.136118|             1.301252|           0.022619|         2.459990
204  |*i_0_0_50                      |            0.870894|             1.215652|           0.017393|         2.103940
205  |*i_0_0_51                      |            0.362212|             1.104796|           0.014353|         1.481360
206  |*i_0_0_52                      |            0.525726|             8.126304|           0.017393|         8.669423
207  |*i_0_0_53                      |            1.212282|             2.815948|           0.022619|         4.050850
208  |*i_0_0_54                      |            1.075382|             1.297119|           0.017393|         2.389894
209  |*i_0_0_55                      |            0.011478|             0.005857|           0.034026|         0.051362
210  |*i_0_0_56                      |            1.471024|             1.447677|           0.036441|         2.955142
211  |*i_0_0_57                      |            0.009344|             0.005874|           0.022619|         0.037838
212  |*i_0_0_58                      |            0.004211|             0.006514|           0.018105|         0.028830
213  |*i_0_0_59                      |            1.064282|             1.145628|           0.022039|         2.231949
214  |*i_0_0_60                      |            0.011494|             0.005857|           0.034026|         0.051377
215  |*i_0_0_61                      |            1.539815|             1.447678|           0.036441|         3.023933
216  |*i_0_0_62                      |            0.011484|             0.005857|           0.034026|         0.051368
217  |*i_0_0_63                      |            1.498319|             1.447677|           0.036441|         2.982438
218  |*i_0_0_64                      |            1.182763|             1.311519|           0.022619|         2.516902
219  |*i_0_0_65                      |            0.955675|             1.256067|           0.017393|         2.229136
220  |*i_0_0_66                      |            0.676498|             2.569225|           0.022039|         3.267762
221  |*i_0_0_67                      |            0.011480|             0.005857|           0.034026|         0.051363
222  |*i_0_0_68                      |            1.795357|             1.447678|           0.036441|         3.279475
223  |*i_0_0_69                      |            0.011499|             0.005857|           0.034026|         0.051382
224  |*i_0_0_70                      |            1.209226|             1.447677|           0.036441|         2.693344
225  |*i_0_0_71                      |            0.750807|             0.846864|           0.027858|         1.625529
226  |*i_0_0_72                      |            0.011480|             0.005857|           0.034026|         0.051363
227  |*i_0_0_73                      |            1.165717|             1.447677|           0.036441|         2.649836
228  |*i_0_0_74                      |            0.583640|             0.735124|           0.027858|         1.346623
229  |*i_0_0_75                      |            0.827609|             3.211476|           0.022619|         4.061704
230  |*i_0_0_76                      |            1.063448|             4.187559|           0.017393|         5.268401
231  |*i_0_0_77                      |            0.008330|             0.004692|           0.034026|         0.047049
232  |*i_0_0_78                      |            0.002569|             0.001108|           0.025066|         0.028743
233  |*i_0_0_79                      |            0.002569|             0.001108|           0.025066|         0.028743
234  |*i_0_0_80                      |            0.002559|             0.001108|           0.025066|         0.028733
235  |*i_0_0_81                      |            0.002559|             0.001108|           0.025066|         0.028733
236  |*i_0_0_82                      |            0.002569|             0.001108|           0.025066|         0.028743
237  |*i_0_0_83                      |            0.002570|             0.001108|           0.025066|         0.028743
238  |*i_0_0_84                      |            0.002569|             0.001108|           0.025066|         0.028743
239  |*i_0_0_85                      |            0.002559|             0.001108|           0.025066|         0.028733
240  |*i_0_0_86                      |            0.002559|             0.001108|           0.025066|         0.028733
241  |*i_0_0_87                      |            0.002570|             0.001108|           0.025066|         0.028743
242  |*i_0_0_88                      |            0.002559|             0.001108|           0.025066|         0.028733
243  |*i_0_0_89                      |            0.002559|             0.001108|           0.025066|         0.028733
244  |*i_0_0_90                      |            0.002569|             0.001108|           0.025066|         0.028743
245  |*i_0_0_91                      |            0.008981|             0.003895|           0.025066|         0.037942
246  |*i_0_0_92                      |            0.008930|             0.005460|           0.022619|         0.037009
247  |*i_0_0_93                      |            0.005329|             0.009875|           0.017393|         0.032598
248  |*i_0_0_94                      |            0.008864|             0.005460|           0.022619|         0.036944
249  |*i_0_0_95                      |            1.666535|             1.423333|           0.036441|         3.126309
250  |*i_0_0_96                      |            0.861549|             0.976655|           0.017393|         1.855597
251  |*i_0_0_97                      |            0.004850|             0.009875|           0.017393|         0.032118
252  |*i_0_0_98                      |            0.008379|             0.005460|           0.022619|         0.036458
253  |*i_0_0_99                      |            1.557647|             1.414452|           0.036441|         3.008540
254  |*i_0_0_100                     |            0.004853|             0.009875|           0.017393|         0.032121
255  |*i_0_0_101                     |            0.008893|             0.005460|           0.022619|         0.036973
256  |*i_0_0_102                     |            1.543571|             1.422833|           0.036164|         3.002568
257  |*i_0_0_103                     |            1.055369|             1.125578|           0.022619|         2.203566
258  |*i_0_0_104                     |            0.443599|             1.328198|           0.014353|         1.786150
259  |*i_0_0_105                     |            0.990294|             8.625743|           0.022619|         9.638656
260  |*i_0_0_106                     |            0.004861|             0.009875|           0.017393|         0.032129
261  |*i_0_0_107                     |            0.008453|             0.005460|           0.022619|         0.036532
262  |*i_0_0_108                     |            1.622357|             1.413951|           0.036164|         3.072472
263  |*i_0_0_109                     |            0.004852|             0.009875|           0.017393|         0.032120
264  |*i_0_0_110                     |            0.008864|             0.005460|           0.022619|         0.036944
265  |*i_0_0_111                     |            1.479675|             1.423333|           0.036441|         2.939449
266  |*i_0_0_112                     |            1.263704|             1.321948|           0.022619|         2.608271
267  |*i_0_0_113                     |            1.080341|             1.221513|           0.017393|         2.319247
268  |*i_0_0_114                     |            0.004853|             0.009875|           0.017393|         0.032121
269  |*i_0_0_115                     |            0.008864|             0.005460|           0.022619|         0.036944
270  |*i_0_0_116                     |            1.484726|             1.423333|           0.036441|         2.944501
271  |*i_0_0_117                     |            1.158793|             1.301888|           0.017393|         2.478075
272  |*i_0_0_118                     |            0.004856|             0.009875|           0.017393|         0.032125
273  |*i_0_0_119                     |            0.008453|             0.005460|           0.022619|         0.036532
274  |*i_0_0_120                     |            1.638680|             1.413952|           0.036164|         3.088795
275  |*i_0_0_121                     |            1.179891|             1.226228|           0.017393|         2.423512
276  |*i_0_0_122                     |            0.004864|             0.009875|           0.017393|         0.032132
277  |*i_0_0_123                     |            0.008379|             0.005460|           0.022619|         0.036458
278  |*i_0_0_124                     |            1.480615|             1.414452|           0.036441|         2.931508
279  |*i_0_0_125                     |            0.004852|             0.009875|           0.017393|         0.032120
280  |*i_0_0_126                     |            0.008379|             0.005460|           0.022619|         0.036458
281  |*i_0_0_127                     |            1.469057|             1.414452|           0.036441|         2.919950
282  |*i_0_0_128                     |            0.004853|             0.009875|           0.017393|         0.032121
283  |*i_0_0_129                     |            0.008379|             0.005460|           0.022619|         0.036458
284  |*i_0_0_130                     |            1.565603|             1.414452|           0.036441|         3.016496
285  |*i_0_0_131                     |            0.004856|             0.009875|           0.017393|         0.032125
286  |*i_0_0_132                     |            0.008453|             0.005460|           0.022619|         0.036532
287  |*i_0_0_133                     |            1.600529|             1.413952|           0.036164|         3.050644
288  |*i_0_0_134                     |            1.143001|             1.227827|           0.022619|         2.393447
289  |*i_0_0_135                     |            0.877539|             1.220500|           0.017393|         2.115433
290  |*i_0_0_136                     |            0.520039|             2.061306|           0.017393|         2.598738
291  |*i_0_0_137                     |            1.270467|             2.701502|           0.022619|         3.994588
292  |*i_0_0_138                     |            1.184662|             1.302186|           0.017393|         2.504241
293  |*i_0_0_139                     |            0.004864|             0.009875|           0.017393|         0.032132
294  |*i_0_0_140                     |            0.008453|             0.005460|           0.022619|         0.036532
295  |*i_0_0_141                     |            1.640955|             1.413952|           0.036164|         3.091070
296  |*i_0_0_142                     |            0.004858|             0.009875|           0.017393|         0.032126
297  |*i_0_0_143                     |            0.008453|             0.005460|           0.022619|         0.036532
298  |*i_0_0_144                     |            1.637750|             1.413951|           0.036164|         3.087865
299  |*i_0_0_145                     |            1.331386|             1.247393|           0.022619|         2.601399
300  |*i_0_0_146                     |            0.004861|             0.009875|           0.017393|         0.032129
301  |*i_0_0_147                     |            0.002838|             0.002117|           0.021200|         0.026155
302  |*i_0_0_148                     |            1.469469|             1.441986|           0.036441|         2.947896
303  |*i_0_0_149                     |            0.004260|             0.153114|           0.017393|         0.174767
304  |*i_0_0_150                     |            1.007704|             2.744837|           0.017393|         3.769934
305  |*i_0_0_151                     |            1.169503|             1.323240|           0.022619|         2.515363
306  |*i_0_0_152                     |            1.197580|             1.226303|           0.017393|         2.441276
307  |*i_0_0_153                     |            0.001371|             0.004082|           0.022695|         0.028149
308  |*i_0_0_154                     |            0.007157|             0.004017|           0.034026|         0.045201
309  |*i_0_0_155                     |            0.007072|             0.004017|           0.034026|         0.045115
310  |*i_0_0_156                     |            0.007007|             0.004017|           0.034026|         0.045050
311  |*i_0_0_157                     |            0.007067|             0.004017|           0.034026|         0.045110
312  |*i_0_0_158                     |            0.007004|             0.004017|           0.034026|         0.045047
313  |*i_0_0_159                     |            0.007007|             0.004017|           0.034026|         0.045050
314  |*i_0_0_160                     |            0.007100|             0.004017|           0.034026|         0.045143
315  |*i_0_0_161                     |            0.007032|             0.004017|           0.034026|         0.045075
316  |*i_0_0_162                     |            0.006863|             0.004017|           0.034026|         0.044906
317  |*i_0_0_163                     |            0.007100|             0.004017|           0.034026|         0.045143
318  |*i_0_0_164                     |            0.007032|             0.004017|           0.034026|         0.045075
319  |*i_0_0_165                     |            0.007090|             0.004017|           0.034026|         0.045133
320  |*i_0_0_166                     |            0.007031|             0.004017|           0.034026|         0.045074
321  |*i_0_0_167                     |            0.007031|             0.004017|           0.034026|         0.045074
322  |*i_0_0_168                     |            0.006971|             0.004017|           0.034026|         0.045014
323  |*i_0_0_169                     |            0.000001|             0.000008|           0.022695|         0.022704
324  |*i_0_0_170                     |            0.013419|             0.008247|           0.022619|         0.044285
325  |*i_0_0_171                     |            0.006316|             0.002815|           0.025066|         0.034196
326  |*i_0_0_172                     |            0.011906|             0.007525|           0.022619|         0.042050
327  |*i_0_0_173                     |            0.008532|             0.003801|           0.025066|         0.037399
328  |*i_0_0_174                     |            0.011927|             0.007460|           0.022619|         0.042006
329  |*i_0_0_175                     |            0.006999|             0.004521|           0.017393|         0.028914
330  |*i_0_0_176                     |            0.008483|             0.003776|           0.025066|         0.037325
331  |*i_0_0_177                     |            0.008474|             0.003772|           0.025066|         0.037312
332  |*i_0_0_178                     |            0.008469|             0.003770|           0.025066|         0.037305
333  |*i_0_0_179                     |            0.008467|             0.003768|           0.025066|         0.037302
334  |*i_0_0_180                     |            0.008466|             0.003768|           0.025066|         0.037300
335  |*i_0_0_181                     |            0.008466|             0.003768|           0.025066|         0.037299
336  |*i_0_0_182                     |            0.008465|             0.003767|           0.025066|         0.037299
337  |*i_0_0_183                     |            0.008465|             0.003767|           0.025066|         0.037299
338  |*i_0_0_184                     |            0.008465|             0.003767|           0.025066|         0.037299
339  |*i_0_0_185                     |            0.008465|             0.003767|           0.025066|         0.037298
340  |*i_0_0_186                     |            0.008465|             0.003767|           0.025066|         0.037298
341  |*i_0_0_187                     |            0.008465|             0.003767|           0.025066|         0.037298
342  |*i_0_0_188                     |            0.008465|             0.003767|           0.025066|         0.037298
343  |*i_0_0_189                     |            0.008465|             0.003767|           0.025066|         0.037298
344  |*i_0_0_190                     |            0.008465|             0.003767|           0.025066|         0.037298
345  |*i_0_0_191                     |            0.008465|             0.003767|           0.025066|         0.037298
346  |*i_0_0_192                     |            0.008465|             0.003767|           0.025066|         0.037298
347  |*i_0_0_193                     |            0.008465|             0.003767|           0.025066|         0.037298
348  |*i_0_0_194                     |            0.008465|             0.003767|           0.025066|         0.037298
349  |*i_0_0_195                     |            0.008465|             0.003767|           0.025066|         0.037298
350  |*i_0_0_196                     |            0.008465|             0.003767|           0.025066|         0.037298
351  |*i_0_0_197                     |            0.008465|             0.003767|           0.025066|         0.037298
352  |*i_0_0_198                     |            0.008465|             0.003767|           0.025066|         0.037298
353  |*i_0_0_199                     |            0.008465|             0.003767|           0.025066|         0.037298
354  |*i_0_0_200                     |            0.008465|             0.003767|           0.025066|         0.037298
355  |*i_0_0_201                     |            0.008465|             0.003767|           0.025066|         0.037298
356  |*i_0_0_202                     |            0.008465|             0.003767|           0.025066|         0.037298
357  |*i_0_0_203                     |            0.013589|             0.009147|           0.017393|         0.040129
358  |*i_0_0_204                     |            0.006622|             0.003767|           0.021200|         0.031589
359  |*i_0_0_205                     |            0.006683|             0.003767|           0.021200|         0.031649
360  |*i_0_0_206                     |            0.006568|             0.003694|           0.021200|         0.031462
361  |*i_0_0_207                     |            0.012139|             0.006954|           0.021200|         0.040293
362  |*i_0_0_208                     |            0.012145|             0.006954|           0.021200|         0.040299
363  |*i_0_0_209                     |            0.012182|             0.006954|           0.021200|         0.040336
364  |*i_0_0_210                     |            0.012182|             0.006954|           0.021200|         0.040336
365  |*i_0_0_211                     |            0.012195|             0.006954|           0.021200|         0.040349
366  |*i_0_0_212                     |            0.012139|             0.006954|           0.021200|         0.040293
367  |*i_0_0_213                     |            0.012149|             0.006954|           0.021200|         0.040303
368  |*i_0_0_214                     |            0.012179|             0.006954|           0.021200|         0.040333
369  |*i_0_0_215                     |            0.012155|             0.006954|           0.021200|         0.040309
370  |*i_0_0_216                     |            0.012143|             0.006954|           0.021200|         0.040297
371  |*i_0_0_217                     |            0.012190|             0.006954|           0.021200|         0.040344
372  |*i_0_0_218                     |            0.012143|             0.006954|           0.021200|         0.040297
373  |*i_0_0_219                     |            0.007367|             0.004271|           0.021200|         0.032838
374  |*i_0_0_220                     |            0.009852|             0.007701|           0.014353|         0.031906
375  |*i_0_0_221                     |            0.012506|             0.131189|           0.021200|         0.164895
376  |*i_0_0_222                     |            0.000002|             0.000003|           0.026481|         0.026486
377  |*i_0_0_223                     |            0.016160|             0.009004|           0.021200|         0.046363
378  |*i_0_0_224                     |            0.016546|             0.009004|           0.021200|         0.046750
379  |*i_0_0_225                     |            0.016546|             0.009004|           0.021200|         0.046750
380  |*i_0_0_226                     |            0.016450|             0.009004|           0.021200|         0.046654
381  |*i_0_0_227                     |            0.016454|             0.009004|           0.021200|         0.046658
382  |*i_0_0_228                     |            0.016546|             0.009004|           0.021200|         0.046750
383  |*i_0_0_229                     |            0.016549|             0.009004|           0.021200|         0.046753
384  |*i_0_0_230                     |            0.016546|             0.009004|           0.021200|         0.046750
385  |*i_0_0_231                     |            0.016450|             0.009004|           0.021200|         0.046654
386  |*i_0_0_232                     |            0.016452|             0.009004|           0.021200|         0.046656
387  |*i_0_0_233                     |            0.016549|             0.009004|           0.021200|         0.046753
388  |*i_0_0_234                     |            0.016452|             0.009004|           0.021200|         0.046656
389  |*i_0_0_235                     |            0.016452|             0.009004|           0.021200|         0.046656
390  |*i_0_0_236                     |            0.016546|             0.009004|           0.021200|         0.046750
391  |*i_0_0_237                     |            0.010926|             0.006432|           0.021200|         0.038558
392  |*i_0_0_238                     |            0.011256|             0.006432|           0.021200|         0.038887
393  |*i_0_0_239                     |            0.011120|             0.007802|           0.017393|         0.036315
394  |*i_0_0_240                     |            0.008625|             0.005366|           0.022619|         0.036610
395  |*i_0_0_241                     |            0.003636|             0.010786|           0.017393|         0.031815
396  |*i_0_0_242                     |            0.011075|             0.005654|           0.034026|         0.050754
397  |*i_0_0_243                     |            0.029198|             0.019577|           0.036164|         0.084939
398  |*i_0_0_244                     |            0.011075|             0.005654|           0.034026|         0.050755
399  |*i_0_0_245                     |            0.029121|             0.019577|           0.036164|         0.084862
400  |*i_0_0_246                     |            0.000000|             0.000000|           0.027858|         0.027858
401  |*i_0_0_247                     |            0.011076|             0.005654|           0.034026|         0.050756
402  |*i_0_0_248                     |            0.029193|             0.019577|           0.036164|         0.084934
403  |*i_0_0_249                     |            0.000000|             0.000000|           0.021200|         0.021200
404  |*i_0_0_250                     |            0.011071|             0.005654|           0.034026|         0.050751
405  |*i_0_0_251                     |            0.028489|             0.019583|           0.036441|         0.084514
406  |*i_0_0_252                     |            0.000000|             0.000000|           0.017393|         0.017393
407  |*i_0_0_253                     |            0.011075|             0.005654|           0.034026|         0.050754
408  |*i_0_0_254                     |            0.029121|             0.019577|           0.036164|         0.084862
409  |*i_0_0_255                     |            0.000000|             0.000000|           0.021200|         0.021200
410  |*i_0_0_256                     |            0.011075|             0.005654|           0.034026|         0.050755
411  |*i_0_0_257                     |            0.029232|             0.019577|           0.036164|         0.084972
412  |*i_0_0_258                     |            0.000000|             0.000000|           0.021200|         0.021200
413  |*i_0_0_259                     |            0.011075|             0.005654|           0.034026|         0.050755
414  |*i_0_0_260                     |            0.029152|             0.019577|           0.036164|         0.084893
415  |*i_0_0_261                     |            0.000000|             0.000000|           0.027858|         0.027858
416  |*i_0_0_262                     |            0.011071|             0.005654|           0.034026|         0.050751
417  |*i_0_0_263                     |            0.028353|             0.019583|           0.036441|         0.084378
418  |*i_0_0_264                     |            0.000000|             0.000000|           0.017393|         0.017393
419  |*i_0_0_265                     |            0.011075|             0.005654|           0.034026|         0.050755
420  |*i_0_0_266                     |            0.029232|             0.019577|           0.036164|         0.084972
421  |*i_0_0_267                     |            0.000000|             0.000000|           0.021200|         0.021200
422  |*i_0_0_268                     |            0.011074|             0.005654|           0.034026|         0.050754
423  |*i_0_0_269                     |            0.029152|             0.019577|           0.036164|         0.084893
424  |*i_0_0_270                     |            0.000000|             0.000000|           0.027858|         0.027858
425  |*i_0_0_271                     |            0.011071|             0.005654|           0.034026|         0.050751
426  |*i_0_0_272                     |            0.028600|             0.019583|           0.036441|         0.084624
427  |*i_0_0_273                     |            0.011075|             0.005654|           0.034026|         0.050755
428  |*i_0_0_274                     |            0.029150|             0.019577|           0.036164|         0.084891
429  |*i_0_0_275                     |            0.000000|             0.000000|           0.022619|         0.022619
430  |*i_0_0_276                     |            0.011070|             0.005654|           0.034026|         0.050750
431  |*i_0_0_277                     |            0.028524|             0.019583|           0.036441|         0.084548
432  |*i_0_0_278                     |            0.011075|             0.005654|           0.034026|         0.050755
433  |*i_0_0_279                     |            0.029079|             0.019577|           0.036164|         0.084820
434  |*i_0_0_280                     |            0.000000|             0.000000|           0.022619|         0.022619
435  |*i_0_0_281                     |            0.000000|             0.000000|           0.022619|         0.022619
436  |*i_0_0_282                     |            0.000000|             0.000000|           0.017393|         0.017393
437  |*i_0_0_283                     |            0.000028|             0.000090|           0.018105|         0.018223
438  |*i_0_0_284                     |            0.000075|             0.000579|           0.021200|         0.021854
439  |*i_0_0_285                     |            0.000223|             0.000716|           0.018105|         0.019044
440  |*i_0_0_286                     |            0.001358|             0.004473|           0.025066|         0.030897
441  |*i_0_0_287                     |            0.002874|             0.004544|           0.026481|         0.033899
442  |*i_0_0_288                     |            0.002553|             0.004829|           0.017393|         0.024775
443  |*i_0_0_289                     |            0.010116|             0.024800|           0.026481|         0.061398
444  |*i_0_0_290                     |            0.016113|             0.036056|           0.027858|         0.080028
445  |*i_0_0_291                     |            0.000000|             0.000000|           0.021200|         0.021200
446  |*i_0_0_292                     |            0.017164|             0.091865|           0.027858|         0.136888
447  |*i_0_0_293                     |            0.013574|             0.067167|           0.027858|         0.108599
448  |*i_0_0_294                     |            0.015939|             0.047151|           0.027858|         0.090948
449  |*i_0_0_295                     |            0.015021|             0.065750|           0.027858|         0.108629
450  |*i_0_0_296                     |            0.000000|             0.000000|           0.026832|         0.026832
451  |*i_0_0_297                     |            0.016944|             0.046492|           0.027858|         0.091295
452  |*i_0_0_298                     |            0.013512|             0.047095|           0.027858|         0.088465
453  |*i_0_0_299                     |            0.016078|             0.076008|           0.027858|         0.119945
454  |*i_0_0_300                     |            0.014972|             0.055109|           0.027858|         0.097939
455  |*i_0_0_301                     |            0.000000|             0.000000|           0.026481|         0.026481
456  |*i_0_0_302                     |            0.006409|             0.019740|           0.014353|         0.040502
457  |*i_0_0_303                     |            0.014052|             0.142130|           0.027858|         0.184040
458  |*i_0_0_304                     |            0.013605|             0.076008|           0.027858|         0.117471
459  |*i_0_0_305                     |            0.016206|             0.055109|           0.027858|         0.099173
460  |*i_0_0_306                     |            0.003160|             0.013177|           0.025066|         0.041403
461  |*i_0_0_307                     |            0.008003|             0.015258|           0.017393|         0.040654
462  |*i_0_0_308                     |            0.013707|             0.054780|           0.027858|         0.096346
463  |*i_0_0_309                     |            0.015053|             0.072866|           0.027858|         0.115778
464  |*i_0_0_310                     |            0.000000|             0.000000|           0.026832|         0.026832
465  |*i_0_0_311                     |            0.013829|             0.054803|           0.027858|         0.096491
466  |*i_0_0_312                     |            0.010486|             0.089859|           0.021200|         0.121544
467  |*i_0_0_313                     |            0.000000|             0.000000|           0.025066|         0.025066
468  |*i_0_0_314                     |            0.009765|             0.010965|           0.034026|         0.054756
469  |*i_0_0_315                     |            1.736931|             1.446151|           0.036441|         3.219523
470  |*i_0_0_316                     |            0.014713|             0.019860|           0.027858|         0.062432
471  |*i_0_0_317                     |            0.000000|             0.000000|           0.026481|         0.026481
472  |*i_0_0_318                     |            0.000000|             0.000000|           0.014353|         0.014353
473  |*i_0_0_319                     |            0.000000|             0.000000|           0.017393|         0.017393
474  |*i_0_0_320                     |            0.000005|             0.000023|           0.034566|         0.034594
475  |*i_0_0_321                     |            0.011711|             0.015265|           0.017393|         0.044370
476  |*i_0_0_322                     |            0.000008|             0.000005|           0.041741|         0.041754
477  |*i_0_0_323                     |            0.010982|             0.018896|           0.017393|         0.047271
478  |*i_0_0_324                     |            0.000010|             0.000016|           0.018127|         0.018153
479  |*i_0_0_325                     |            0.004134|             0.005213|           0.032601|         0.041948
480  |*i_0_0_326                     |            0.005825|             0.009095|           0.026832|         0.041751
481  |*i_0_0_327                     |            0.007505|             0.014451|           0.021200|         0.043156
482  |*i_0_0_328                     |            0.004130|             0.004892|           0.032601|         0.041624
483  |*i_0_0_329                     |            0.000078|             0.000241|           0.021200|         0.021518
484  |*i_0_0_330                     |            0.003626|             0.004458|           0.018127|         0.026211
485  |*i_0_0_331                     |            0.005441|             0.006825|           0.018127|         0.030393
486  |*i_0_0_332                     |            0.000500|             0.001297|           0.021200|         0.022997
487  |*i_0_0_333                     |            0.012863|             0.016021|           0.018127|         0.047010
488  |*i_0_0_334                     |            0.003629|             0.004527|           0.018127|         0.026283
489  |*i_0_0_335                     |            0.012539|             0.021881|           0.033938|         0.068357
490  |*i_0_0_336                     |            0.012013|             0.101928|           0.022619|         0.136560
491  |*i_0_0_337                     |            0.002909|             0.006220|           0.017393|         0.026522
492  |*i_0_0_338                     |            0.013305|             0.013982|           0.022619|         0.049907
493  |*i_0_0_339                     |            0.016046|             0.018509|           0.032612|         0.067167
494  |*i_0_0_340                     |            0.014391|             0.103139|           0.022619|         0.140149
495  |*i_0_0_341                     |            0.002909|             0.006220|           0.017393|         0.026522
496  |*i_0_0_342                     |            0.015245|             0.019196|           0.034026|         0.068468
497  |*i_0_0_343                     |            0.014375|             0.112073|           0.022619|         0.149067
498  |*i_0_0_344                     |            0.002909|             0.006220|           0.017393|         0.026522
499  |*i_0_0_345                     |            0.011505|             0.012263|           0.041741|         0.065510
500  |*i_0_0_346                     |            0.014391|             0.103239|           0.022619|         0.140249
501  |*i_0_0_347                     |            0.002909|             0.006220|           0.017393|         0.026522
502  |*i_0_0_348                     |            0.002298|             0.002559|           0.027858|         0.032715
503  |*i_0_0_349                     |            0.015257|             0.018586|           0.034026|         0.067869
504  |*i_0_0_350                     |            0.014386|             0.105693|           0.022619|         0.142698
505  |*i_0_0_351                     |            0.002909|             0.006220|           0.017393|         0.026522
506  |*i_0_0_352                     |            0.007627|             0.010098|           0.032612|         0.050337
507  |*i_0_0_353                     |            0.014378|             0.110401|           0.022619|         0.147398
508  |*i_0_0_354                     |            0.002909|             0.006220|           0.017393|         0.026522
509  |*i_0_0_355                     |            0.003565|             0.003804|           0.033938|         0.041306
510  |*i_0_0_356                     |            0.014388|             0.104502|           0.022619|         0.141510
511  |*i_0_0_357                     |            0.002909|             0.006220|           0.017393|         0.026522
512  |*i_0_0_358                     |            0.007545|             0.008364|           0.022619|         0.038528
513  |*i_0_0_359                     |            0.007660|             0.009566|           0.032612|         0.049838
514  |*i_0_0_360                     |            0.014392|             0.102285|           0.022619|         0.139297
515  |*i_0_0_361                     |            0.002909|             0.006220|           0.017393|         0.026522
516  |*i_0_0_362                     |            0.015279|             0.019196|           0.034026|         0.068501
517  |*i_0_0_363                     |            0.014373|             0.112917|           0.022619|         0.149910
518  |*i_0_0_364                     |            0.002909|             0.006220|           0.017393|         0.026522
519  |*i_0_0_365                     |            0.007078|             0.011355|           0.027858|         0.046291
520  |*i_0_0_366                     |            0.014377|             0.110832|           0.022619|         0.147828
521  |*i_0_0_367                     |            0.002909|             0.006220|           0.017393|         0.026522
522  |*i_0_0_368                     |            0.004756|             0.007202|           0.027858|         0.039817
523  |*i_0_0_369                     |            0.007654|             0.010098|           0.032612|         0.050363
524  |*i_0_0_370                     |            0.005158|             0.005501|           0.033938|         0.044597
525  |*i_0_0_371                     |            0.014390|             0.103488|           0.022619|         0.140498
526  |*i_0_0_372                     |            0.002909|             0.006220|           0.017393|         0.026522
527  |*i_0_0_373                     |            0.010184|             0.011401|           0.022619|         0.044205
528  |*i_0_0_374                     |            0.009061|             0.012039|           0.032612|         0.053712
529  |*i_0_0_375                     |            0.014392|             0.102285|           0.022619|         0.139297
530  |*i_0_0_376                     |            0.002908|             0.006220|           0.017393|         0.026521
531  |*i_0_0_377                     |            0.017682|             0.022309|           0.034026|         0.074018
532  |*i_0_0_378                     |            0.010216|             0.084040|           0.022619|         0.116875
533  |*i_0_0_379                     |            0.002907|             0.006220|           0.017393|         0.026521
534  |*i_0_0_380                     |            0.011475|             0.014430|           0.032612|         0.058518
535  |*i_0_0_381                     |            0.010812|             0.067782|           0.022619|         0.101213
536  |*i_0_0_382                     |            0.002915|             0.006220|           0.017393|         0.026528
537  |*i_0_0_383                     |            0.010783|             0.087205|           0.022619|         0.120607
538  |*i_0_0_384                     |            0.002907|             0.006220|           0.017393|         0.026520
539  |*i_0_0_385                     |            0.012150|             0.021442|           0.021200|         0.054792
540  |*i_0_0_386                     |            0.014377|             0.110826|           0.022619|         0.147822
541  |*i_0_0_387                     |            0.002909|             0.006220|           0.017393|         0.026522
542  |*i_0_0_388                     |            0.007766|             0.031203|           0.025066|         0.064035
543  |*i_0_0_389                     |            0.000002|             0.000001|           0.032601|         0.032604
544  |*i_0_0_390                     |            0.000000|             0.000001|           0.014353|         0.014355
545  |*i_0_0_391                     |            0.000001|             0.000008|           0.022619|         0.022628
546  |*i_0_0_392                     |            0.011199|             0.013689|           0.017393|         0.042281
547  |*i_0_0_393                     |            0.019281|             0.068282|           0.027858|         0.115422
548  |*i_0_0_394                     |            0.000000|             0.000000|           0.026832|         0.026832
549  |*i_0_0_395                     |            0.000000|             0.000000|           0.014353|         0.014353
550  |*i_0_0_396                     |            0.000000|             0.000000|           0.017393|         0.017393
551  |*i_0_0_397                     |            0.009262|             0.052323|           0.021200|         0.082784
552  |*i_0_0_398                     |            0.000000|             0.000000|           0.026832|         0.026832
553  |*i_0_0_399                     |            0.000247|             0.000356|           0.018105|         0.018708
554  |*i_0_0_400                     |            0.007628|             0.016552|           0.021200|         0.045379
555  |*i_0_0_401                     |            0.007631|             0.016109|           0.021200|         0.044940
556  |*i_0_0_402                     |            0.004163|             0.005199|           0.032601|         0.041964
557  |*i_0_0_403                     |            0.000302|             0.000365|           0.018127|         0.018794
558  |*i_0_0_404                     |            0.007639|             0.015048|           0.021200|         0.043886
559  |*i_0_0_405                     |            0.007547|             0.014701|           0.021200|         0.043448
560  |*i_0_0_406                     |            0.007644|             0.014451|           0.021200|         0.043295
561  |*i_0_0_407                     |            0.007647|             0.014099|           0.021200|         0.042945
562  |*i_0_0_408                     |            0.000016|             0.000024|           0.018105|         0.018144
563  |*i_0_0_409                     |            0.004167|             0.005732|           0.032601|         0.042500
564  |*i_0_0_410                     |            0.004166|             0.005582|           0.032601|         0.042350
565  |*i_0_0_411                     |            0.004163|             0.005199|           0.032601|         0.041964
566  |*i_0_0_412                     |            0.013440|             0.007319|           0.027858|         0.048617
567  |*i_0_0_413                     |            0.000014|             0.000035|           0.018105|         0.018154
568  |*i_0_0_414                     |            0.015299|             0.934137|           0.022695|         0.972131
569  |*i_0_0_415                     |            0.001959|             0.004148|           0.017393|         0.023500
570  |*i_0_0_416                     |            0.000001|             0.000002|           0.021200|         0.021203
571  |*i_0_0_417                     |            0.000267|             0.002042|           0.021200|         0.023508
572  |*i_0_0_418                     |            0.000166|             0.000352|           0.021200|         0.021717
573  |*i_0_0_419                     |            0.000079|             0.000352|           0.021200|         0.021631
574  |*i_0_0_420                     |            0.011119|             0.065195|           0.017393|         0.093707
575  |*i_0_0_421                     |            0.110867|             0.319621|           0.014353|         0.444841
576  |*i_0_0_422                     |            0.223951|             2.495764|           0.018105|         2.737820
577  |*i_0_0_423                     |            0.007316|             0.027439|           0.014353|         0.049108
578  |*i_0_0_424                     |            0.015343|             0.186875|           0.027858|         0.230076
579  |*i_0_0_425                     |            0.000004|             0.000003|           0.021200|         0.021207
580  |*i_0_0_426                     |            0.004677|             0.306788|           0.017393|         0.328859
581  |*i_0_0_427                     |            0.005737|             0.040061|           0.021200|         0.066998
582  |*i_0_0_428                     |            0.009269|             0.080914|           0.021200|         0.111382
583  |*i_0_0_429                     |            0.009571|             0.083041|           0.017393|         0.110005
584  |*i_0_0_430                     |            0.002353|             0.007458|           0.022039|         0.031850
585  |*i_0_0_431                     |            0.002547|             0.003924|           0.026832|         0.033303
586  |*i_0_0_432                     |            0.050501|             0.249772|           0.024415|         0.324688
587  |*i_0_0_433                     |            1.182874|             3.102024|           0.022695|         4.307592
588  |*i_0_0_434                     |            0.219689|             0.733262|           0.018105|         0.971056
589  |*i_0_0_435                     |            0.756112|             1.816653|           0.021200|         2.593963
590  |*i_0_0_436                     |            0.024993|             0.146576|           0.022695|         0.194265
591  |*i_0_0_437                     |            0.048691|             0.112361|           0.022695|         0.183747
592  |*i_0_0_438                     |            0.313968|             0.341335|           0.032601|         0.687904
593  |*i_0_0_439                     |            0.099034|             0.134526|           0.024415|         0.257974
594  |*i_0_0_440                     |            0.220857|             1.202768|           0.018105|         1.441730
595  |*i_0_0_441                     |            0.743986|             2.078587|           0.021200|         2.843773
596  |*i_0_0_442                     |            0.660334|             0.824798|           0.034566|         1.519698
597  |*i_0_0_443                     |            1.492247|             3.885023|           0.041741|         5.419011
598  |*i_0_0_444                     |            0.921469|             0.910692|           0.027858|         1.860020
599  |*i_0_0_445                     |            0.694896|             0.682594|           0.022039|         1.399529
600  |*i_0_0_446                     |            0.741787|             2.126092|           0.021200|         2.889079
601  |*i_0_0_447                     |            0.415394|             1.340206|           0.026832|         1.782431
602  |*i_0_0_448                     |            0.155761|             0.306134|           0.021200|         0.483094
603  |*i_0_0_449                     |            0.243079|             0.660283|           0.026832|         0.930194
604  |*i_0_0_450                     |            0.519325|             2.155995|           0.017393|         2.692713
605  |*i_0_0_451                     |            0.600862|             2.186066|           0.017393|         2.804321
606  |*i_0_0_452                     |            0.950033|             1.255733|           0.022619|         2.228385
607  |*i_0_0_453                     |            1.030936|             1.351801|           0.027858|         2.410596
608  |*i_0_0_454                     |            0.012673|             0.049481|           0.017393|         0.079548
609  |*i_0_0_455                     |            0.940178|             1.199686|           0.022619|         2.162484
610  |*i_0_0_456                     |            0.868554|             1.301108|           0.027858|         2.197521
611  |*i_0_0_457                     |            0.947260|             1.396854|           0.022619|         2.366734
612  |*i_0_0_458                     |            0.038972|             0.091679|           0.018127|         0.148778
613  |*i_0_0_459                     |            0.032719|             0.199812|           0.026832|         0.259363
614  |*i_0_0_460                     |            0.522660|             3.155071|           0.017393|         3.695124
615  |*i_0_0_461                     |            0.111434|             0.640398|           0.014353|         0.766185
616  |*i_0_0_462                     |            0.283018|             2.540131|           0.018127|         2.841276
617  |*i_0_0_463                     |            0.012720|             0.022330|           0.014353|         0.049403
618  |*i_0_0_464                     |            0.011200|             0.019662|           0.014353|         0.045215
619  |*i_0_0_465                     |            0.007439|             0.020892|           0.014353|         0.042684
620  |*i_0_0_466                     |            0.013815|             0.021923|           0.014353|         0.050091
621  |*i_0_0_467                     |            0.013782|             0.021872|           0.014353|         0.050008
622  |*i_0_0_468                     |            0.013704|             0.021748|           0.014353|         0.049805
623  |*i_0_0_469                     |            0.013658|             0.021675|           0.014353|         0.049686
624  |*i_0_0_470                     |            0.013636|             0.021640|           0.014353|         0.049629
625  |*i_0_0_471                     |            0.013626|             0.021623|           0.014353|         0.049602
626  |*i_0_0_472                     |            0.013621|             0.021616|           0.014353|         0.049590
627  |*i_0_0_473                     |            0.013619|             0.021613|           0.014353|         0.049585
628  |*i_0_0_474                     |            0.013618|             0.021612|           0.014353|         0.049583
629  |*i_0_0_475                     |            0.013618|             0.021611|           0.014353|         0.049582
630  |*i_0_0_476                     |            0.013618|             0.021611|           0.014353|         0.049582
631  |*i_0_0_477                     |            0.013618|             0.021611|           0.014353|         0.049581
632  |*i_0_0_478                     |            0.013618|             0.021611|           0.014353|         0.049581
633  |*i_0_0_479                     |            0.013618|             0.021611|           0.014353|         0.049581
634  |*i_0_0_480                     |            0.013622|             0.021618|           0.014353|         0.049593
635  |*i_0_0_481                     |            0.006438|             0.039739|           0.014353|         0.060531
636  |*i_0_0_482                     |            0.929072|             2.920974|           0.014353|         3.864400
637  |*i_0_0_483                     |            0.944317|             2.657804|           0.014353|         3.616473
638  |*i_0_0_484                     |            0.950952|             2.543247|           0.014353|         3.508553
639  |*i_0_0_485                     |            0.952560|             2.515492|           0.014353|         3.482405
640  |*i_0_0_486                     |            0.950952|             2.543247|           0.014353|         3.508553
641  |*i_0_0_487                     |            0.946692|             2.616804|           0.014353|         3.577849
642  |*i_0_0_488                     |            0.802894|             5.389809|           0.014353|         6.207056
643  |*i_0_0_489                     |            0.950952|             2.543247|           0.014353|         3.508553
644  |*i_0_0_490                     |            0.976030|             2.153716|           0.014353|         3.144100
645  |*i_0_0_491                     |            0.926592|             2.963783|           0.014353|         3.904728
646  |*i_0_0_492                     |            0.741280|             7.050054|           0.014353|         7.805687
647  |*i_0_0_493                     |            0.798701|             5.502787|           0.014353|         6.315841
648  |*i_0_0_494                     |            0.847003|             4.337753|           0.014353|         5.199109
649  |*i_0_0_495                     |            0.747514|             6.882068|           0.014353|         7.643936
650  |*i_0_0_496                     |            0.741769|             7.036892|           0.014353|         7.793014
651  |*i_0_0_497                     |            0.796731|             5.555868|           0.014353|         6.366951
652  |*i_0_0_498                     |            0.745637|             6.932655|           0.014353|         7.692646
653  |*i_0_0_499                     |            0.746127|             6.919463|           0.014353|         7.679943
654  |*i_0_0_500                     |            0.788630|             5.774154|           0.014353|         6.577137
655  |*i_0_0_501                     |            0.692560|             8.362869|           0.014353|         9.069783
656  |*i_0_0_502                     |            0.749093|             6.839531|           0.014353|         7.602977
657  |*i_0_0_503                     |            0.792175|             5.678638|           0.014353|         6.485166
658  |*i_0_0_504                     |            0.662563|             9.203902|           0.014353|         9.880818
659  |*i_0_0_505                     |            0.749730|             6.822369|           0.014353|         7.586452
660  |*i_0_0_506                     |            0.790102|             5.734493|           0.014353|         6.538949
661  |*i_0_0_507                     |            0.006407|             0.030436|           0.014353|         0.051197
662  |*i_0_0_508                     |            0.006439|             0.031147|           0.014353|         0.051939
663  |*i_0_0_509                     |            0.005552|             0.677981|           0.014353|         0.697886
664  |*i_0_0_510                     |            0.000000|             0.000000|           0.014353|         0.014353
665  |*ERR_reg                       |            0.043354|             0.058791|           0.079112|         0.181258
666  |*OverFlow_reg                  |            0.043363|             0.060602|           0.079112|         0.183078
667  |*i_0_1_0                       |            0.007410|             0.002467|           0.035928|         0.045805
668  |*i_0_1_1                       |            0.007423|             0.002469|           0.035928|         0.045819
669  |                               |                    |                     |                   |                 
670  |*TOTAL                         |          148.225647|           328.539642|          28.406183|       505.171478
-----+-------------------------------+--------------------+---------------------+-------------------+-----------------
> report_design_metrics
Report Physical info: 
------------------------+--------------+-----------+------------
                        |              |Area (squm)|Leakage (uW)
------------------------+--------------+-----------+------------
Design Name             |fixed_division|           |            
  Total Instances       |           803|       1390|      28.406
    Macros              |             0|          0|       0.000
    Pads                |             0|          0|       0.000
    Phys                |             0|          0|       0.000
    Blackboxes          |             0|          0|       0.000
    Cells               |           803|       1390|      28.406
      Buffers           |             0|          0|       0.000
      Inverters         |            74|         39|       1.062
      Clock-Gates       |             4|         16|       0.237
      Combinational     |           579|        675|      15.557
      Latches           |             0|          0|       0.000
      FlipFlops         |           146|        660|      11.550
       Single-Bit FF    |           146|        660|      11.550
       Multi-Bit FF     |             0|          0|       0.000
       Clock-Gated      |           141|           |            
       Bits             |           146|        660|      11.550
         Load-Enabled   |             0|           |            
         Clock-Gated    |           141|           |            
  Tristate Pin Count    |             0|           |            
Physical Info           |Placed        |           |            
  Chip Size (mm x mm)   |0.108 x 0.108 |      11693|            
  Fixed Cell Area       |              |          0|            
    Phys Only           |             0|          0|            
  Placeable Area        |              |       2288|            
  Movable Cell Area     |              |       1390|            
  Utilization (%)       |            60|           |            
  Chip Utilization (%)  |            60|           |            
  Total Wire Length (mm)|         3.099|           |            
  Longest Wire (mm)     |         0.061|           |            
  Average Wire (mm)     |         0.057|           |            
------------------------+--------------+-----------+------------
