<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p105" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_105{left:753px;bottom:1140px;letter-spacing:-0.14px;word-spacing:3.03px;}
#t2_105{left:82px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3_105{left:830px;bottom:81px;letter-spacing:-0.13px;}
#t4_105{left:138px;bottom:1083px;}
#t5_105{left:165px;bottom:1084px;letter-spacing:-0.23px;}
#t6_105{left:207px;bottom:1083px;letter-spacing:0.1px;word-spacing:0.03px;}
#t7_105{left:333px;bottom:1084px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t8_105{left:468px;bottom:1083px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t9_105{left:137px;bottom:1046px;}
#ta_105{left:165px;bottom:1046px;letter-spacing:0.12px;}
#tb_105{left:193px;bottom:1047px;letter-spacing:-0.15px;}
#tc_105{left:255px;bottom:1046px;letter-spacing:0.1px;word-spacing:0.01px;}
#td_105{left:580px;bottom:1046px;letter-spacing:0.13px;word-spacing:-0.09px;}
#te_105{left:645px;bottom:1046px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tf_105{left:165px;bottom:1028px;letter-spacing:0.11px;word-spacing:-0.07px;}
#tg_105{left:137px;bottom:991px;}
#th_105{left:165px;bottom:991px;letter-spacing:0.11px;word-spacing:-0.01px;}
#ti_105{left:277px;bottom:991px;letter-spacing:0.16px;word-spacing:0.01px;}
#tj_105{left:469px;bottom:991px;}
#tk_105{left:137px;bottom:958px;letter-spacing:0.14px;}
#tl_105{left:180px;bottom:958px;letter-spacing:0.05px;word-spacing:0.1px;}
#tm_105{left:137px;bottom:932px;letter-spacing:0.15px;}
#tn_105{left:137px;bottom:898px;letter-spacing:0.08px;word-spacing:0.07px;}
#to_105{left:137px;bottom:872px;letter-spacing:0.15px;}
#tp_105{left:137px;bottom:838px;letter-spacing:0.02px;word-spacing:0.08px;}
#tq_105{left:137px;bottom:813px;letter-spacing:0.1px;word-spacing:0.03px;}
#tr_105{left:180px;bottom:813px;letter-spacing:0.17px;}
#ts_105{left:373px;bottom:813px;}
#tt_105{left:137px;bottom:779px;letter-spacing:0.13px;}
#tu_105{left:165px;bottom:755px;letter-spacing:-0.16px;}
#tv_105{left:231px;bottom:752px;letter-spacing:-0.03px;}
#tw_105{left:265px;bottom:755px;}
#tx_105{left:287px;bottom:755px;}
#ty_105{left:412px;bottom:755px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tz_105{left:165px;bottom:738px;letter-spacing:-0.16px;}
#t10_105{left:231px;bottom:736px;letter-spacing:-0.03px;}
#t11_105{left:265px;bottom:738px;}
#t12_105{left:287px;bottom:738px;}
#t13_105{left:412px;bottom:738px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t14_105{left:165px;bottom:721px;letter-spacing:-0.16px;}
#t15_105{left:231px;bottom:719px;letter-spacing:-0.02px;}
#t16_105{left:272px;bottom:721px;}
#t17_105{left:294px;bottom:721px;}
#t18_105{left:412px;bottom:721px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t19_105{left:165px;bottom:704px;letter-spacing:-0.16px;}
#t1a_105{left:239px;bottom:702px;letter-spacing:-0.03px;}
#t1b_105{left:274px;bottom:704px;}
#t1c_105{left:296px;bottom:704px;}
#t1d_105{left:412px;bottom:704px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1e_105{left:165px;bottom:687px;letter-spacing:-0.16px;}
#t1f_105{left:239px;bottom:685px;letter-spacing:-0.04px;}
#t1g_105{left:267px;bottom:687px;}
#t1h_105{left:289px;bottom:687px;}
#t1i_105{left:412px;bottom:687px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t1j_105{left:165px;bottom:671px;letter-spacing:-0.17px;}
#t1k_105{left:223px;bottom:668px;letter-spacing:-0.02px;}
#t1l_105{left:264px;bottom:671px;}
#t1m_105{left:286px;bottom:671px;}
#t1n_105{left:412px;bottom:671px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t1o_105{left:165px;bottom:654px;letter-spacing:-0.17px;}
#t1p_105{left:214px;bottom:652px;}
#t1q_105{left:236px;bottom:654px;}
#t1r_105{left:258px;bottom:654px;}
#t1s_105{left:413px;bottom:654px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t1t_105{left:165px;bottom:637px;letter-spacing:-0.17px;}
#t1u_105{left:214px;bottom:635px;}
#t1v_105{left:236px;bottom:637px;}
#t1w_105{left:258px;bottom:637px;}
#t1x_105{left:413px;bottom:637px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t1y_105{left:165px;bottom:620px;letter-spacing:-0.17px;}
#t1z_105{left:214px;bottom:618px;}
#t20_105{left:242px;bottom:620px;}
#t21_105{left:264px;bottom:620px;}
#t22_105{left:165px;bottom:603px;letter-spacing:-0.17px;}
#t23_105{left:214px;bottom:601px;}
#t24_105{left:236px;bottom:603px;}
#t25_105{left:258px;bottom:603px;}
#t26_105{left:413px;bottom:603px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t27_105{left:165px;bottom:587px;letter-spacing:-0.17px;}
#t28_105{left:214px;bottom:584px;}
#t29_105{left:236px;bottom:587px;}
#t2a_105{left:258px;bottom:587px;}
#t2b_105{left:165px;bottom:570px;letter-spacing:-0.17px;}
#t2c_105{left:214px;bottom:568px;}
#t2d_105{left:242px;bottom:570px;}
#t2e_105{left:264px;bottom:570px;}
#t2f_105{left:165px;bottom:553px;letter-spacing:-0.17px;}
#t2g_105{left:214px;bottom:551px;}
#t2h_105{left:242px;bottom:553px;}
#t2i_105{left:264px;bottom:553px;}
#t2j_105{left:165px;bottom:536px;letter-spacing:-0.16px;}
#t2k_105{left:247px;bottom:534px;}
#t2l_105{left:262px;bottom:536px;}
#t2m_105{left:284px;bottom:536px;}
#t2n_105{left:412px;bottom:536px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2o_105{left:165px;bottom:519px;letter-spacing:-0.16px;}
#t2p_105{left:247px;bottom:517px;}
#t2q_105{left:262px;bottom:519px;}
#t2r_105{left:284px;bottom:519px;}
#t2s_105{left:412px;bottom:519px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2t_105{left:165px;bottom:503px;letter-spacing:-0.16px;}
#t2u_105{left:247px;bottom:500px;}
#t2v_105{left:262px;bottom:503px;}
#t2w_105{left:284px;bottom:503px;}
#t2x_105{left:412px;bottom:503px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2y_105{left:165px;bottom:486px;letter-spacing:-0.16px;}
#t2z_105{left:313px;bottom:484px;letter-spacing:-0.09px;}
#t30_105{left:335px;bottom:486px;}
#t31_105{left:356px;bottom:486px;}
#t32_105{left:413px;bottom:486px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t33_105{left:165px;bottom:469px;letter-spacing:-0.16px;word-spacing:-0.04px;}
#t34_105{left:193px;bottom:452px;letter-spacing:-0.15px;}
#t35_105{left:267px;bottom:452px;}
#t36_105{left:288px;bottom:452px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t37_105{left:165px;bottom:435px;letter-spacing:-0.18px;}
#t38_105{left:193px;bottom:418px;letter-spacing:-0.15px;}
#t39_105{left:267px;bottom:418px;}
#t3a_105{left:288px;bottom:418px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t3b_105{left:165px;bottom:402px;letter-spacing:-0.17px;}
#t3c_105{left:165px;bottom:385px;letter-spacing:-0.1px;}
#t3d_105{left:190px;bottom:385px;}
#t3e_105{left:211px;bottom:385px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t3f_105{left:110px;bottom:345px;letter-spacing:0.14px;}
#t3g_105{left:165px;bottom:345px;letter-spacing:0.16px;word-spacing:0.05px;}
#t3h_105{left:138px;bottom:305px;letter-spacing:0.1px;}
#t3i_105{left:138px;bottom:269px;letter-spacing:0.11px;word-spacing:-0.34px;}
#t3j_105{left:138px;bottom:250px;letter-spacing:0.11px;word-spacing:-0.33px;}
#t3k_105{left:138px;bottom:232px;letter-spacing:0.1px;word-spacing:0.01px;}
#t3l_105{left:138px;bottom:195px;}
#t3m_105{left:165px;bottom:195px;letter-spacing:0.12px;}
#t3n_105{left:193px;bottom:196px;letter-spacing:-0.21px;}
#t3o_105{left:218px;bottom:195px;}
#t3p_105{left:226px;bottom:196px;letter-spacing:-0.12px;}
#t3q_105{left:243px;bottom:195px;}
#t3r_105{left:251px;bottom:196px;letter-spacing:-0.18px;}
#t3s_105{left:270px;bottom:195px;}
#t3t_105{left:278px;bottom:196px;letter-spacing:-0.17px;}
#t3u_105{left:303px;bottom:195px;letter-spacing:0.06px;word-spacing:0.06px;}
#t3v_105{left:336px;bottom:196px;letter-spacing:-0.18px;}
#t3w_105{left:367px;bottom:195px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t3x_105{left:444px;bottom:196px;letter-spacing:-0.27px;}
#t3y_105{left:486px;bottom:195px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t3z_105{left:138px;bottom:159px;}
#t40_105{left:165px;bottom:159px;letter-spacing:0.12px;}
#t41_105{left:193px;bottom:159px;letter-spacing:-0.15px;}
#t42_105{left:255px;bottom:159px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t43_105{left:557px;bottom:159px;letter-spacing:0.11px;word-spacing:0.05px;}
#t44_105{left:622px;bottom:159px;}
#t45_105{left:137px;bottom:122px;}
#t46_105{left:165px;bottom:122px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t47_105{left:277px;bottom:122px;letter-spacing:0.16px;word-spacing:0.01px;}
#t48_105{left:469px;bottom:122px;}

.s1_105{font-size:14px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s2_105{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_105{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s4_105{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s5_105{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#00F;}
.s6_105{font-size:15px;font-family:Courier_pe;color:#000;}
.s7_105{font-size:15px;font-family:sub_TimesNewRomanPS-BoldIt_lfbi;color:#000;}
.s8_105{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s9_105{font-size:14px;font-family:Courier_pe;color:#000;}
.sa_105{font-size:11px;font-family:Courier_pe;color:#000;}
.sb_105{font-size:14px;font-family:SymbolMT_pg;color:#000;}
.sc_105{font-size:18px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts105" type="text/css" >

@font-face {
	font-family: Courier_pe;
	src: url("fonts/Courier_pe.woff") format("woff");
}

@font-face {
	font-family: SymbolMT_pg;
	src: url("fonts/SymbolMT_pg.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldIt_lfbi;
	src: url("fonts/sub_TimesNewRomanPS-BoldIt_lfbi.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPSMT_lfr;
	src: url("fonts/sub_TimesNewRomanPSMT_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg105Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg105" style="-webkit-user-select: none;"><object width="935" height="1210" data="105/105.svg" type="image/svg+xml" id="pdf105" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_105" class="t s1_105">6.2 Exceptions </span>
<span id="t2_105" class="t s2_105">MIPS® Architecture For Programmers Volume III: MIPS64® / microMIPS64™ Privileged Resource Architecture, Rev. 6.03 </span><span id="t3_105" class="t s2_105">105 </span>
<span id="t4_105" class="t s3_105">• </span><span id="t5_105" class="t s4_105">Watch </span><span id="t6_105" class="t s3_105">register enables and </span><span id="t7_105" class="t s4_105">Performance Counter </span><span id="t8_105" class="t s3_105">register interrupt enables are cleared. </span>
<span id="t9_105" class="t s3_105">• </span><span id="ta_105" class="t s3_105">The </span><span id="tb_105" class="t s4_105">ErrorEPC </span><span id="tc_105" class="t s3_105">register is loaded with the restart PC, as described in </span><span id="td_105" class="t s5_105">Table 6.11</span><span id="te_105" class="t s3_105">. Note that this value may or may </span>
<span id="tf_105" class="t s3_105">not be predictable. </span>
<span id="tg_105" class="t s3_105">• </span><span id="th_105" class="t s3_105">PC is loaded with </span><span id="ti_105" class="t s6_105">0xFFFF FFFF BFC0 0000</span><span id="tj_105" class="t s3_105">. </span>
<span id="tk_105" class="t s7_105">Cause </span><span id="tl_105" class="t s8_105">Register ExcCode Value </span>
<span id="tm_105" class="t s3_105">None </span>
<span id="tn_105" class="t s8_105">Additional State Saved </span>
<span id="to_105" class="t s3_105">None </span>
<span id="tp_105" class="t s8_105">Entry Vector Used </span>
<span id="tq_105" class="t s3_105">Reset (</span><span id="tr_105" class="t s6_105">0xFFFF FFFF BFC0 0000</span><span id="ts_105" class="t s3_105">) </span>
<span id="tt_105" class="t s8_105">Operation </span>
<span id="tu_105" class="t s9_105">EntryLo0 </span>
<span id="tv_105" class="t sa_105">PFNX </span>
<span id="tw_105" class="t sb_105"> </span><span id="tx_105" class="t s9_105">0 </span><span id="ty_105" class="t s9_105"># Large physical address implemented </span>
<span id="tz_105" class="t s9_105">EntryLo1 </span>
<span id="t10_105" class="t sa_105">PFNX </span>
<span id="t11_105" class="t sb_105"> </span><span id="t12_105" class="t s9_105">0 </span><span id="t13_105" class="t s9_105"># Large physical address implemented </span>
<span id="t14_105" class="t s9_105">PageMask </span>
<span id="t15_105" class="t sa_105">MaskX </span>
<span id="t16_105" class="t sb_105"> </span><span id="t17_105" class="t s9_105">0 </span><span id="t18_105" class="t s9_105"># 1KB page support implemented </span>
<span id="t19_105" class="t s9_105">PageGrain </span>
<span id="t1a_105" class="t sa_105">ELPA </span>
<span id="t1b_105" class="t sb_105"> </span><span id="t1c_105" class="t s9_105">0 </span><span id="t1d_105" class="t s9_105"># Large physical address implemented </span>
<span id="t1e_105" class="t s9_105">PageGrain </span>
<span id="t1f_105" class="t sa_105">ESP </span>
<span id="t1g_105" class="t sb_105"> </span><span id="t1h_105" class="t s9_105">0 </span><span id="t1i_105" class="t s9_105"># 1KB page support implemented </span>
<span id="t1j_105" class="t s9_105">EntryHi </span>
<span id="t1k_105" class="t sa_105">VPN2X </span>
<span id="t1l_105" class="t sb_105"> </span><span id="t1m_105" class="t s9_105">0 </span><span id="t1n_105" class="t s9_105"># 1KB page support implemented </span>
<span id="t1o_105" class="t s9_105">Config </span>
<span id="t1p_105" class="t sa_105">K0 </span>
<span id="t1q_105" class="t sb_105"> </span><span id="t1r_105" class="t s9_105">2 </span><span id="t1s_105" class="t s9_105"># Suggested - see Config register description </span>
<span id="t1t_105" class="t s9_105">Status </span>
<span id="t1u_105" class="t sa_105">RP </span>
<span id="t1v_105" class="t sb_105"> </span><span id="t1w_105" class="t s9_105">0 </span><span id="t1x_105" class="t s9_105"># This bit becomes reserved in Release 6 </span>
<span id="t1y_105" class="t s9_105">Status </span>
<span id="t1z_105" class="t sa_105">BEV </span>
<span id="t20_105" class="t sb_105"> </span><span id="t21_105" class="t s9_105">1 </span>
<span id="t22_105" class="t s9_105">Status </span>
<span id="t23_105" class="t sa_105">TS </span>
<span id="t24_105" class="t sb_105"> </span><span id="t25_105" class="t s9_105">0 </span><span id="t26_105" class="t s9_105"># This bit becomes reserved in Release 6 </span>
<span id="t27_105" class="t s9_105">Status </span>
<span id="t28_105" class="t sa_105">SR </span>
<span id="t29_105" class="t sb_105"> </span><span id="t2a_105" class="t s9_105">1 </span>
<span id="t2b_105" class="t s9_105">Status </span>
<span id="t2c_105" class="t sa_105">NMI </span>
<span id="t2d_105" class="t sb_105"> </span><span id="t2e_105" class="t s9_105">0 </span>
<span id="t2f_105" class="t s9_105">Status </span>
<span id="t2g_105" class="t sa_105">ERL </span>
<span id="t2h_105" class="t sb_105"> </span><span id="t2i_105" class="t s9_105">1 </span>
<span id="t2j_105" class="t s9_105">WatchLo[n] </span>
<span id="t2k_105" class="t sa_105">I </span>
<span id="t2l_105" class="t sb_105"> </span><span id="t2m_105" class="t s9_105">0 </span><span id="t2n_105" class="t s9_105"># For all implemented Watch registers </span>
<span id="t2o_105" class="t s9_105">WatchLo[n] </span>
<span id="t2p_105" class="t sa_105">R </span>
<span id="t2q_105" class="t sb_105"> </span><span id="t2r_105" class="t s9_105">0 </span><span id="t2s_105" class="t s9_105"># For all implemented Watch registers </span>
<span id="t2t_105" class="t s9_105">WatchLo[n] </span>
<span id="t2u_105" class="t sa_105">W </span>
<span id="t2v_105" class="t sb_105"> </span><span id="t2w_105" class="t s9_105">0 </span><span id="t2x_105" class="t s9_105"># For all implemented Watch registers </span>
<span id="t2y_105" class="t s9_105">PerfCnt.Control[n] </span>
<span id="t2z_105" class="t sa_105">IE </span>
<span id="t30_105" class="t sb_105"> </span><span id="t31_105" class="t s9_105">0 </span><span id="t32_105" class="t s9_105"># For all implemented PerfCnt registers </span>
<span id="t33_105" class="t s9_105">if InstructionInBranchDelaySlot then </span>
<span id="t34_105" class="t s9_105">ErrorEPC </span><span id="t35_105" class="t sb_105"> </span><span id="t36_105" class="t s9_105">restartPC # PC of branch/jump </span>
<span id="t37_105" class="t s9_105">else </span>
<span id="t38_105" class="t s9_105">ErrorEPC </span><span id="t39_105" class="t sb_105"> </span><span id="t3a_105" class="t s9_105">restartPC # PC of instruction </span>
<span id="t3b_105" class="t s9_105">endif </span>
<span id="t3c_105" class="t s9_105">PC </span><span id="t3d_105" class="t sb_105"> </span><span id="t3e_105" class="t s9_105">0xFFFF FFFF BFC0 0000 </span>
<span id="t3f_105" class="t sc_105">6.2.7 </span><span id="t3g_105" class="t sc_105">Non Maskable Interrupt (NMI) Exception </span>
<span id="t3h_105" class="t s3_105">A non maskable interrupt exception occurs when the NMI signal is asserted to the processor. </span>
<span id="t3i_105" class="t s3_105">Although described as an interrupt, it is more correctly described as an exception because it is not maskable. An NMI </span>
<span id="t3j_105" class="t s3_105">occurs only at instruction boundaries, so does not do any reset or other hardware initialization. The state of the cache, </span>
<span id="t3k_105" class="t s3_105">memory, and other processor state is consistent and all registers are preserved, with the following exceptions: </span>
<span id="t3l_105" class="t s3_105">• </span><span id="t3m_105" class="t s3_105">The </span><span id="t3n_105" class="t s4_105">BEV </span><span id="t3o_105" class="t s3_105">, </span><span id="t3p_105" class="t s4_105">TS</span><span id="t3q_105" class="t s3_105">, </span><span id="t3r_105" class="t s4_105">SR</span><span id="t3s_105" class="t s3_105">, </span><span id="t3t_105" class="t s4_105">NMI</span><span id="t3u_105" class="t s3_105">, and </span><span id="t3v_105" class="t s4_105">ERL </span><span id="t3w_105" class="t s3_105">fields of the </span><span id="t3x_105" class="t s4_105">Status </span><span id="t3y_105" class="t s3_105">register are initialized to a specified state. </span>
<span id="t3z_105" class="t s3_105">• </span><span id="t40_105" class="t s3_105">The </span><span id="t41_105" class="t s4_105">ErrorEPC </span><span id="t42_105" class="t s3_105">register is loaded with restart PC, as described in </span><span id="t43_105" class="t s5_105">Table 6.11</span><span id="t44_105" class="t s3_105">. </span>
<span id="t45_105" class="t s3_105">• </span><span id="t46_105" class="t s3_105">PC is loaded with </span><span id="t47_105" class="t s6_105">0xFFFF FFFF BFC0 0000</span><span id="t48_105" class="t s3_105">. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
