#! /c/iverilog/bin/vvp
:ivl_version "0.9.4 " "(v0_9_4)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_005D1E48 .scope module, "testShift" "testShift" 2 52;
 .timescale 0 0;
v0061FB40_0 .net "clk", 0 0, v0061FAE8_0; 1 drivers
v0061FB98_0 .var "data", 0 4;
RS_005F924C/0/0 .resolv tri, L_00620040, L_006200F0, L_006201A0, L_00620250;
RS_005F924C/0/4 .resolv tri, L_00620300, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005F924C .resolv tri, RS_005F924C/0/0, RS_005F924C/0/4, C4<zzzzz>, C4<zzzzz>;
v0061FBF0_0 .net8 "s", 0 4, RS_005F924C; 5 drivers
RS_005F9264/0/0 .resolv tri, L_00620098, L_00620148, L_006201F8, L_006202A8;
RS_005F9264/0/4 .resolv tri, L_00620358, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005F9264 .resolv tri, RS_005F9264/0/0, RS_005F9264/0/4, C4<zzzzz>, C4<zzzzz>;
v0061FC48_0 .net8 "snot", 0 4, RS_005F9264; 5 drivers
S_005D1A90 .scope module, "c1" "clock" 2 60, 3 6, S_005D1E48;
 .timescale 0 0;
v0061FAE8_0 .var "clk", 0 0;
S_005D1DC0 .scope module, "s1" "rightShift" 2 61, 2 32, S_005D1E48;
 .timescale 0 0;
L_005E6F90 .functor OR 1, L_0061FCA0, L_0061FCF8, C4<0>, C4<0>;
L_005E70A8 .functor OR 1, L_0061FD50, L_0061FDA8, C4<0>, C4<0>;
L_005E7188 .functor OR 1, L_0061FE00, L_0061FE58, C4<0>, C4<0>;
L_005E7070 .functor OR 1, L_0061FEB0, L_0061FF08, C4<0>, C4<0>;
L_005E72D8 .functor OR 1, L_0061FF60, L_0061FFE8, C4<0>, C4<0>;
v0061F460_0 .net *"_s1", 0 0, L_0061FCA0; 1 drivers
v0061F4B8_0 .net *"_s11", 0 0, L_0061FE58; 1 drivers
v0061F510_0 .net *"_s13", 0 0, L_0061FEB0; 1 drivers
v0061F568_0 .net *"_s15", 0 0, L_0061FF08; 1 drivers
v0061F5C0_0 .net *"_s17", 0 0, L_0061FF60; 1 drivers
v0061F618_0 .net *"_s19", 0 0, L_0061FFE8; 1 drivers
v0061F670_0 .net *"_s3", 0 0, L_0061FCF8; 1 drivers
v0061F6C8_0 .net *"_s5", 0 0, L_0061FD50; 1 drivers
v0061F720_0 .net *"_s7", 0 0, L_0061FDA8; 1 drivers
v0061F778_0 .net *"_s9", 0 0, L_0061FE00; 1 drivers
v0061F7D0_0 .alias "clk", 0 0, v0061FB40_0;
v0061F828_0 .net "data", 0 4, v0061FB98_0; 1 drivers
v0061F880_0 .alias "s", 0 4, v0061FBF0_0;
v0061F8D8_0 .alias "snot", 0 4, v0061FC48_0;
v0061F930_0 .net "w0", 0 0, L_005E6F90; 1 drivers
v0061F988_0 .net "w1", 0 0, L_005E70A8; 1 drivers
v0061F9E0_0 .net "w2", 0 0, L_005E7188; 1 drivers
v0061FA38_0 .net "w3", 0 0, L_005E7070; 1 drivers
v0061FA90_0 .net "w4", 0 0, L_005E72D8; 1 drivers
L_0061FCA0 .part v0061FB98_0, 4, 1;
L_0061FCF8 .part RS_005F924C, 0, 1;
L_0061FD50 .part v0061FB98_0, 3, 1;
L_0061FDA8 .part RS_005F924C, 4, 1;
L_0061FE00 .part v0061FB98_0, 2, 1;
L_0061FE58 .part RS_005F924C, 3, 1;
L_0061FEB0 .part v0061FB98_0, 1, 1;
L_0061FF08 .part RS_005F924C, 2, 1;
L_0061FF60 .part v0061FB98_0, 0, 1;
L_0061FFE8 .part RS_005F924C, 1, 1;
L_00620040 .part/pv v0061F3B0_0, 4, 1, 5;
L_00620098 .part/pv v0061F408_0, 4, 1, 5;
L_006200F0 .part/pv v0061F250_0, 3, 1, 5;
L_00620148 .part/pv v0061F2A8_0, 3, 1, 5;
L_006201A0 .part/pv v0061F0F0_0, 2, 1, 5;
L_006201F8 .part/pv v0061F148_0, 2, 1, 5;
L_00620250 .part/pv v005B4500_0, 1, 1, 5;
L_006202A8 .part/pv v0061EFE8_0, 1, 1, 5;
L_00620300 .part/pv v005E5638_0, 0, 1, 5;
L_00620358 .part/pv v005F5C18_0, 0, 1, 5;
S_005D1B18 .scope module, "d0" "dFlipFlop" 2 41, 2 10, S_005D1DC0;
 .timescale 0 0;
v0061F300_0 .alias "clk", 0 0, v0061FB40_0;
v0061F358_0 .alias "data", 0 0, v0061F930_0;
v0061F3B0_0 .var "q", 0 0;
v0061F408_0 .var "qnot", 0 0;
S_005D1BA0 .scope module, "d1" "dFlipFlop" 2 42, 2 10, S_005D1DC0;
 .timescale 0 0;
v0061F1A0_0 .alias "clk", 0 0, v0061FB40_0;
v0061F1F8_0 .alias "data", 0 0, v0061F988_0;
v0061F250_0 .var "q", 0 0;
v0061F2A8_0 .var "qnot", 0 0;
S_005D1C28 .scope module, "d2" "dFlipFlop" 2 43, 2 10, S_005D1DC0;
 .timescale 0 0;
v0061F040_0 .alias "clk", 0 0, v0061FB40_0;
v0061F098_0 .alias "data", 0 0, v0061F9E0_0;
v0061F0F0_0 .var "q", 0 0;
v0061F148_0 .var "qnot", 0 0;
S_005D1CB0 .scope module, "d3" "dFlipFlop" 2 44, 2 10, S_005D1DC0;
 .timescale 0 0;
v005F5C70_0 .alias "clk", 0 0, v0061FB40_0;
v005F5CC8_0 .alias "data", 0 0, v0061FA38_0;
v005B4500_0 .var "q", 0 0;
v0061EFE8_0 .var "qnot", 0 0;
S_005D1D38 .scope module, "d4" "dFlipFlop" 2 45, 2 10, S_005D1DC0;
 .timescale 0 0;
v005E5118_0 .alias "clk", 0 0, v0061FB40_0;
v005D3E30_0 .alias "data", 0 0, v0061FA90_0;
v005E5638_0 .var "q", 0 0;
v005F5C18_0 .var "qnot", 0 0;
E_005E6A08 .event posedge, v005E5118_0;
    .scope S_005D1A90;
T_0 ;
    %set/v v0061FAE8_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_005D1A90;
T_1 ;
    %delay 12, 0;
    %load/v 8, v0061FAE8_0, 1;
    %inv 8, 1;
    %set/v v0061FAE8_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_005D1B18;
T_2 ;
    %set/v v0061F3B0_0, 0, 1;
    %set/v v0061F408_0, 1, 1;
    %end;
    .thread T_2;
    .scope S_005D1B18;
T_3 ;
    %wait E_005E6A08;
    %load/v 8, v0061F358_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0061F3B0_0, 0, 8;
    %load/v 8, v0061F3B0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0061F408_0, 0, 8;
    %jmp T_3;
    .thread T_3;
    .scope S_005D1BA0;
T_4 ;
    %set/v v0061F250_0, 0, 1;
    %set/v v0061F2A8_0, 1, 1;
    %end;
    .thread T_4;
    .scope S_005D1BA0;
T_5 ;
    %wait E_005E6A08;
    %load/v 8, v0061F1F8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0061F250_0, 0, 8;
    %load/v 8, v0061F250_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0061F2A8_0, 0, 8;
    %jmp T_5;
    .thread T_5;
    .scope S_005D1C28;
T_6 ;
    %set/v v0061F0F0_0, 0, 1;
    %set/v v0061F148_0, 1, 1;
    %end;
    .thread T_6;
    .scope S_005D1C28;
T_7 ;
    %wait E_005E6A08;
    %load/v 8, v0061F098_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0061F0F0_0, 0, 8;
    %load/v 8, v0061F0F0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0061F148_0, 0, 8;
    %jmp T_7;
    .thread T_7;
    .scope S_005D1CB0;
T_8 ;
    %set/v v005B4500_0, 0, 1;
    %set/v v0061EFE8_0, 1, 1;
    %end;
    .thread T_8;
    .scope S_005D1CB0;
T_9 ;
    %wait E_005E6A08;
    %load/v 8, v005F5CC8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005B4500_0, 0, 8;
    %load/v 8, v005B4500_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0061EFE8_0, 0, 8;
    %jmp T_9;
    .thread T_9;
    .scope S_005D1D38;
T_10 ;
    %set/v v005E5638_0, 0, 1;
    %set/v v005F5C18_0, 1, 1;
    %end;
    .thread T_10;
    .scope S_005D1D38;
T_11 ;
    %wait E_005E6A08;
    %load/v 8, v005D3E30_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E5638_0, 0, 8;
    %load/v 8, v005E5638_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F5C18_0, 0, 8;
    %jmp T_11;
    .thread T_11;
    .scope S_005D1E48;
T_12 ;
    %movi 8, 21, 5;
    %set/v v0061FB98_0, 8, 5;
    %end;
    .thread T_12;
    .scope S_005D1E48;
T_13 ;
    %vpi_call 2 71 "$display", "Circular Right Shift\012Nome: Tiago Moreira\012Matricula: 438948";
    %vpi_call 2 73 "$display", "\011\011 Clk    Data   Output";
    %delay 13, 0;
    %set/v v0061FB98_0, 0, 5;
    %delay 144, 0;
    %vpi_call 2 75 "$finish";
    %end;
    .thread T_13;
    .scope S_005D1E48;
T_14 ;
    %wait E_005E6A08;
    %vpi_call 2 81 "$display", "%d\011%b  %b", $time, v0061FB98_0, v0061FBF0_0;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "F:\2_periodo\arquitetura_I\para_entregar\guia08\Exemplo0066.v";
    "./Clock.v";
