
kinematech-torq-firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f3c  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e0  08004114  08004114  00005114  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080044f4  080044f4  0000600c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080044f4  080044f4  0000600c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080044f4  080044f4  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080044f4  080044f4  000054f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080044f8  080044f8  000054f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080044fc  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000084  2000000c  08004508  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000090  08004508  00006090  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bb18  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cc8  00000000  00000000  00011b54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c60  00000000  00000000  00013820  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000980  00000000  00000000  00014480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f4cb  00000000  00000000  00014e00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c710  00000000  00000000  000342cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d1f61  00000000  00000000  000409db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011293c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003590  00000000  00000000  00112980  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  00115f10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080040fc 	.word	0x080040fc

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	080040fc 	.word	0x080040fc

08000218 <ESC_Main_Init>:

// Open-loop FOC state
static OpenLoopFOC_t ol;

void ESC_Main_Init(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	af00      	add	r7, sp, #0
  // Start PWM channels + complementary outputs
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800021c:	2100      	movs	r1, #0
 800021e:	4816      	ldr	r0, [pc, #88]	@ (8000278 <ESC_Main_Init+0x60>)
 8000220:	f001 fdd4 	bl	8001dcc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000224:	2104      	movs	r1, #4
 8000226:	4814      	ldr	r0, [pc, #80]	@ (8000278 <ESC_Main_Init+0x60>)
 8000228:	f001 fdd0 	bl	8001dcc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800022c:	2108      	movs	r1, #8
 800022e:	4812      	ldr	r0, [pc, #72]	@ (8000278 <ESC_Main_Init+0x60>)
 8000230:	f001 fdcc 	bl	8001dcc <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8000234:	2100      	movs	r1, #0
 8000236:	4810      	ldr	r0, [pc, #64]	@ (8000278 <ESC_Main_Init+0x60>)
 8000238:	f002 ff12 	bl	8003060 <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 800023c:	2104      	movs	r1, #4
 800023e:	480e      	ldr	r0, [pc, #56]	@ (8000278 <ESC_Main_Init+0x60>)
 8000240:	f002 ff0e 	bl	8003060 <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8000244:	2108      	movs	r1, #8
 8000246:	480c      	ldr	r0, [pc, #48]	@ (8000278 <ESC_Main_Init+0x60>)
 8000248:	f002 ff0a 	bl	8003060 <HAL_TIMEx_PWMN_Start>

  // Initialize open-loop control
  OpenLoopFOC_Init(&ol, VBUS_V, PWM_FREQ_HZ);
 800024c:	eddf 0a0b 	vldr	s1, [pc, #44]	@ 800027c <ESC_Main_Init+0x64>
 8000250:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 8000280 <ESC_Main_Init+0x68>
 8000254:	480b      	ldr	r0, [pc, #44]	@ (8000284 <ESC_Main_Init+0x6c>)
 8000256:	f000 fa45 	bl	80006e4 <OpenLoopFOC_Init>

  // Enable TIM1 update interrupt
  __HAL_TIM_CLEAR_FLAG(&htim1, TIM_FLAG_UPDATE);
 800025a:	4b07      	ldr	r3, [pc, #28]	@ (8000278 <ESC_Main_Init+0x60>)
 800025c:	681b      	ldr	r3, [r3, #0]
 800025e:	f06f 0201 	mvn.w	r2, #1
 8000262:	611a      	str	r2, [r3, #16]
  __HAL_TIM_ENABLE_IT(&htim1, TIM_IT_UPDATE);
 8000264:	4b04      	ldr	r3, [pc, #16]	@ (8000278 <ESC_Main_Init+0x60>)
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	68da      	ldr	r2, [r3, #12]
 800026a:	4b03      	ldr	r3, [pc, #12]	@ (8000278 <ESC_Main_Init+0x60>)
 800026c:	681b      	ldr	r3, [r3, #0]
 800026e:	f042 0201 	orr.w	r2, r2, #1
 8000272:	60da      	str	r2, [r3, #12]
}
 8000274:	bf00      	nop
 8000276:	bd80      	pop	{r7, pc}
 8000278:	20000040 	.word	0x20000040
 800027c:	469c4000 	.word	0x469c4000
 8000280:	41866666 	.word	0x41866666
 8000284:	20000028 	.word	0x20000028

08000288 <ESC_Main_Loop>:

void ESC_Main_Loop(void)
{
 8000288:	b480      	push	{r7}
 800028a:	af00      	add	r7, sp, #0
  // Nothing here yet: everything runs in TIM1 interrupt
  // You can add commands, ramps, serial interface, etc.
}
 800028c:	bf00      	nop
 800028e:	46bd      	mov	sp, r7
 8000290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000294:	4770      	bx	lr
	...

08000298 <HAL_TIM_PeriodElapsedCallback>:

// TIM1 update ISR callback
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	b082      	sub	sp, #8
 800029c:	af00      	add	r7, sp, #0
 800029e:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM1){
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	4a05      	ldr	r2, [pc, #20]	@ (80002bc <HAL_TIM_PeriodElapsedCallback+0x24>)
 80002a6:	4293      	cmp	r3, r2
 80002a8:	d103      	bne.n	80002b2 <HAL_TIM_PeriodElapsedCallback+0x1a>
    OpenLoopFOC_Step(&ol, &htim1);
 80002aa:	4905      	ldr	r1, [pc, #20]	@ (80002c0 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80002ac:	4805      	ldr	r0, [pc, #20]	@ (80002c4 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80002ae:	f000 fb6d 	bl	800098c <OpenLoopFOC_Step>
  }
}
 80002b2:	bf00      	nop
 80002b4:	3708      	adds	r7, #8
 80002b6:	46bd      	mov	sp, r7
 80002b8:	bd80      	pop	{r7, pc}
 80002ba:	bf00      	nop
 80002bc:	40012c00 	.word	0x40012c00
 80002c0:	20000040 	.word	0x20000040
 80002c4:	20000028 	.word	0x20000028

080002c8 <main>:
 * @retval int
 */

extern TIM_HandleTypeDef htim1;

int main(void) {
 80002c8:	b580      	push	{r7, lr}
 80002ca:	af00      	add	r7, sp, #0

	HAL_Init();
 80002cc:	f000 fbe7 	bl	8000a9e <HAL_Init>
	SystemClock_Config();
 80002d0:	f000 f812 	bl	80002f8 <SystemClock_Config>
	MX_GPIO_Init();
 80002d4:	f000 f8fa 	bl	80004cc <MX_GPIO_Init>
	MX_TIM1_Init_20kHz();
 80002d8:	f000 f84e 	bl	8000378 <MX_TIM1_Init_20kHz>

	HAL_GPIO_TogglePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin);
 80002dc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80002e0:	4804      	ldr	r0, [pc, #16]	@ (80002f4 <main+0x2c>)
 80002e2:	f000 fef7 	bl	80010d4 <HAL_GPIO_TogglePin>

	ESC_Main_Init();
 80002e6:	f7ff ff97 	bl	8000218 <ESC_Main_Init>

	while (1) {
		/* USER CODE END WHILE */

		ESC_Main_Loop();
 80002ea:	f7ff ffcd 	bl	8000288 <ESC_Main_Loop>
		__WFI();
 80002ee:	bf30      	wfi
		ESC_Main_Loop();
 80002f0:	bf00      	nop
 80002f2:	e7fa      	b.n	80002ea <main+0x22>
 80002f4:	48000800 	.word	0x48000800

080002f8 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80002f8:	b580      	push	{r7, lr}
 80002fa:	b094      	sub	sp, #80	@ 0x50
 80002fc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80002fe:	f107 0318 	add.w	r3, r7, #24
 8000302:	2238      	movs	r2, #56	@ 0x38
 8000304:	2100      	movs	r1, #0
 8000306:	4618      	mov	r0, r3
 8000308:	f003 fecc 	bl	80040a4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800030c:	1d3b      	adds	r3, r7, #4
 800030e:	2200      	movs	r2, #0
 8000310:	601a      	str	r2, [r3, #0]
 8000312:	605a      	str	r2, [r3, #4]
 8000314:	609a      	str	r2, [r3, #8]
 8000316:	60da      	str	r2, [r3, #12]
 8000318:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800031a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800031e:	f000 fef3 	bl	8001108 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000322:	2302      	movs	r3, #2
 8000324:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000326:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800032a:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800032c:	2340      	movs	r3, #64	@ 0x40
 800032e:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000330:	2300      	movs	r3, #0
 8000332:	637b      	str	r3, [r7, #52]	@ 0x34
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000334:	f107 0318 	add.w	r3, r7, #24
 8000338:	4618      	mov	r0, r3
 800033a:	f000 ff99 	bl	8001270 <HAL_RCC_OscConfig>
 800033e:	4603      	mov	r3, r0
 8000340:	2b00      	cmp	r3, #0
 8000342:	d001      	beq.n	8000348 <SystemClock_Config+0x50>
		Error_Handler();
 8000344:	f000 f918 	bl	8000578 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000348:	230f      	movs	r3, #15
 800034a:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800034c:	2301      	movs	r3, #1
 800034e:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000350:	2300      	movs	r3, #0
 8000352:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000354:	2300      	movs	r3, #0
 8000356:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000358:	2300      	movs	r3, #0
 800035a:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 800035c:	1d3b      	adds	r3, r7, #4
 800035e:	2100      	movs	r1, #0
 8000360:	4618      	mov	r0, r3
 8000362:	f001 fa97 	bl	8001894 <HAL_RCC_ClockConfig>
 8000366:	4603      	mov	r3, r0
 8000368:	2b00      	cmp	r3, #0
 800036a:	d001      	beq.n	8000370 <SystemClock_Config+0x78>
		Error_Handler();
 800036c:	f000 f904 	bl	8000578 <Error_Handler>
	}
}
 8000370:	bf00      	nop
 8000372:	3750      	adds	r7, #80	@ 0x50
 8000374:	46bd      	mov	sp, r7
 8000376:	bd80      	pop	{r7, pc}

08000378 <MX_TIM1_Init_20kHz>:

static void MX_TIM1_Init_20kHz(void) {
 8000378:	b580      	push	{r7, lr}
 800037a:	b09c      	sub	sp, #112	@ 0x70
 800037c:	af00      	add	r7, sp, #0
	__HAL_RCC_TIM1_CLK_ENABLE();
 800037e:	4b50      	ldr	r3, [pc, #320]	@ (80004c0 <MX_TIM1_Init_20kHz+0x148>)
 8000380:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000382:	4a4f      	ldr	r2, [pc, #316]	@ (80004c0 <MX_TIM1_Init_20kHz+0x148>)
 8000384:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000388:	6613      	str	r3, [r2, #96]	@ 0x60
 800038a:	4b4d      	ldr	r3, [pc, #308]	@ (80004c0 <MX_TIM1_Init_20kHz+0x148>)
 800038c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800038e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000392:	603b      	str	r3, [r7, #0]
 8000394:	683b      	ldr	r3, [r7, #0]

	// Com 170 MHz e center-aligned: f_pwm = f_tim / (2*(ARR+1))
	// Para ~20 kHz -> ARR ≈ 4249
	htim1.Instance = TIM1;
 8000396:	4b4b      	ldr	r3, [pc, #300]	@ (80004c4 <MX_TIM1_Init_20kHz+0x14c>)
 8000398:	4a4b      	ldr	r2, [pc, #300]	@ (80004c8 <MX_TIM1_Init_20kHz+0x150>)
 800039a:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 0;
 800039c:	4b49      	ldr	r3, [pc, #292]	@ (80004c4 <MX_TIM1_Init_20kHz+0x14c>)
 800039e:	2200      	movs	r2, #0
 80003a0:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 80003a2:	4b48      	ldr	r3, [pc, #288]	@ (80004c4 <MX_TIM1_Init_20kHz+0x14c>)
 80003a4:	2220      	movs	r2, #32
 80003a6:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 4249;
 80003a8:	4b46      	ldr	r3, [pc, #280]	@ (80004c4 <MX_TIM1_Init_20kHz+0x14c>)
 80003aa:	f241 0299 	movw	r2, #4249	@ 0x1099
 80003ae:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80003b0:	4b44      	ldr	r3, [pc, #272]	@ (80004c4 <MX_TIM1_Init_20kHz+0x14c>)
 80003b2:	2200      	movs	r2, #0
 80003b4:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 80003b6:	4b43      	ldr	r3, [pc, #268]	@ (80004c4 <MX_TIM1_Init_20kHz+0x14c>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80003bc:	4b41      	ldr	r3, [pc, #260]	@ (80004c4 <MX_TIM1_Init_20kHz+0x14c>)
 80003be:	2280      	movs	r2, #128	@ 0x80
 80003c0:	619a      	str	r2, [r3, #24]
	HAL_TIM_Base_Init(&htim1);
 80003c2:	4840      	ldr	r0, [pc, #256]	@ (80004c4 <MX_TIM1_Init_20kHz+0x14c>)
 80003c4:	f001 fc4a 	bl	8001c5c <HAL_TIM_Base_Init>

	HAL_TIM_PWM_Init(&htim1);
 80003c8:	483e      	ldr	r0, [pc, #248]	@ (80004c4 <MX_TIM1_Init_20kHz+0x14c>)
 80003ca:	f001 fc9e 	bl	8001d0a <HAL_TIM_PWM_Init>

	TIM_ClockConfigTypeDef clk = { 0 };
 80003ce:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80003d2:	2200      	movs	r2, #0
 80003d4:	601a      	str	r2, [r3, #0]
 80003d6:	605a      	str	r2, [r3, #4]
 80003d8:	609a      	str	r2, [r3, #8]
 80003da:	60da      	str	r2, [r3, #12]
	clk.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80003dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80003e0:	663b      	str	r3, [r7, #96]	@ 0x60
	HAL_TIM_ConfigClockSource(&htim1, &clk);
 80003e2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80003e6:	4619      	mov	r1, r3
 80003e8:	4836      	ldr	r0, [pc, #216]	@ (80004c4 <MX_TIM1_Init_20kHz+0x14c>)
 80003ea:	f002 f865 	bl	80024b8 <HAL_TIM_ConfigClockSource>

	TIM_MasterConfigTypeDef master = { 0 };
 80003ee:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80003f2:	2200      	movs	r2, #0
 80003f4:	601a      	str	r2, [r3, #0]
 80003f6:	605a      	str	r2, [r3, #4]
 80003f8:	609a      	str	r2, [r3, #8]
	master.MasterOutputTrigger = TIM_TRGO_RESET;
 80003fa:	2300      	movs	r3, #0
 80003fc:	657b      	str	r3, [r7, #84]	@ 0x54
	master.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80003fe:	2300      	movs	r3, #0
 8000400:	65bb      	str	r3, [r7, #88]	@ 0x58
	master.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000402:	2300      	movs	r3, #0
 8000404:	65fb      	str	r3, [r7, #92]	@ 0x5c
	HAL_TIMEx_MasterConfigSynchronization(&htim1, &master);
 8000406:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800040a:	4619      	mov	r1, r3
 800040c:	482d      	ldr	r0, [pc, #180]	@ (80004c4 <MX_TIM1_Init_20kHz+0x14c>)
 800040e:	f002 fee9 	bl	80031e4 <HAL_TIMEx_MasterConfigSynchronization>

	TIM_OC_InitTypeDef oc = { 0 };
 8000412:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000416:	2200      	movs	r2, #0
 8000418:	601a      	str	r2, [r3, #0]
 800041a:	605a      	str	r2, [r3, #4]
 800041c:	609a      	str	r2, [r3, #8]
 800041e:	60da      	str	r2, [r3, #12]
 8000420:	611a      	str	r2, [r3, #16]
 8000422:	615a      	str	r2, [r3, #20]
 8000424:	619a      	str	r2, [r3, #24]
	oc.OCMode = TIM_OCMODE_PWM1;
 8000426:	2360      	movs	r3, #96	@ 0x60
 8000428:	63bb      	str	r3, [r7, #56]	@ 0x38
	oc.Pulse = 0; // duty inicial 0
 800042a:	2300      	movs	r3, #0
 800042c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	oc.OCPolarity = TIM_OCPOLARITY_HIGH;
 800042e:	2300      	movs	r3, #0
 8000430:	643b      	str	r3, [r7, #64]	@ 0x40
	oc.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000432:	2300      	movs	r3, #0
 8000434:	647b      	str	r3, [r7, #68]	@ 0x44
	oc.OCFastMode = TIM_OCFAST_DISABLE;
 8000436:	2300      	movs	r3, #0
 8000438:	64bb      	str	r3, [r7, #72]	@ 0x48
	oc.OCIdleState = TIM_OCIDLESTATE_RESET;
 800043a:	2300      	movs	r3, #0
 800043c:	64fb      	str	r3, [r7, #76]	@ 0x4c
	oc.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800043e:	2300      	movs	r3, #0
 8000440:	653b      	str	r3, [r7, #80]	@ 0x50

	HAL_TIM_PWM_ConfigChannel(&htim1, &oc, TIM_CHANNEL_1);
 8000442:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000446:	2200      	movs	r2, #0
 8000448:	4619      	mov	r1, r3
 800044a:	481e      	ldr	r0, [pc, #120]	@ (80004c4 <MX_TIM1_Init_20kHz+0x14c>)
 800044c:	f001 ff20 	bl	8002290 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_PWM_ConfigChannel(&htim1, &oc, TIM_CHANNEL_2);
 8000450:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000454:	2204      	movs	r2, #4
 8000456:	4619      	mov	r1, r3
 8000458:	481a      	ldr	r0, [pc, #104]	@ (80004c4 <MX_TIM1_Init_20kHz+0x14c>)
 800045a:	f001 ff19 	bl	8002290 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_PWM_ConfigChannel(&htim1, &oc, TIM_CHANNEL_3);
 800045e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000462:	2208      	movs	r2, #8
 8000464:	4619      	mov	r1, r3
 8000466:	4817      	ldr	r0, [pc, #92]	@ (80004c4 <MX_TIM1_Init_20kHz+0x14c>)
 8000468:	f001 ff12 	bl	8002290 <HAL_TIM_PWM_ConfigChannel>

	// Dead-time / Break
	TIM_BreakDeadTimeConfigTypeDef bd = { 0 };
 800046c:	1d3b      	adds	r3, r7, #4
 800046e:	2234      	movs	r2, #52	@ 0x34
 8000470:	2100      	movs	r1, #0
 8000472:	4618      	mov	r0, r3
 8000474:	f003 fe16 	bl	80040a4 <memset>
	bd.OffStateRunMode = TIM_OSSR_ENABLE;
 8000478:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800047c:	607b      	str	r3, [r7, #4]
	bd.OffStateIDLEMode = TIM_OSSI_ENABLE;
 800047e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000482:	60bb      	str	r3, [r7, #8]
	bd.LockLevel = TIM_LOCKLEVEL_OFF;
 8000484:	2300      	movs	r3, #0
 8000486:	60fb      	str	r3, [r7, #12]

	// deadtime ~250 ns (ajuste conforme driver/MOSFET)
	// Em G4, escala depende de CKD; use HAL_TIMEx_ConfigBreakDeadTime para montar
	bd.DeadTime = 50; // valor aproximado; calibre depois!
 8000488:	2332      	movs	r3, #50	@ 0x32
 800048a:	613b      	str	r3, [r7, #16]
	bd.BreakState = TIM_BREAK_DISABLE;   // habilite quando ligar a proteção
 800048c:	2300      	movs	r3, #0
 800048e:	617b      	str	r3, [r7, #20]
	bd.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000490:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000494:	61bb      	str	r3, [r7, #24]
	bd.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 8000496:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800049a:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_TIMEx_ConfigBreakDeadTime(&htim1, &bd);
 800049c:	1d3b      	adds	r3, r7, #4
 800049e:	4619      	mov	r1, r3
 80004a0:	4808      	ldr	r0, [pc, #32]	@ (80004c4 <MX_TIM1_Init_20kHz+0x14c>)
 80004a2:	f002 ff35 	bl	8003310 <HAL_TIMEx_ConfigBreakDeadTime>

	HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1, 0);
 80004a6:	2200      	movs	r2, #0
 80004a8:	2101      	movs	r1, #1
 80004aa:	2019      	movs	r0, #25
 80004ac:	f000 fc43 	bl	8000d36 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80004b0:	2019      	movs	r0, #25
 80004b2:	f000 fc5a 	bl	8000d6a <HAL_NVIC_EnableIRQ>
}
 80004b6:	bf00      	nop
 80004b8:	3770      	adds	r7, #112	@ 0x70
 80004ba:	46bd      	mov	sp, r7
 80004bc:	bd80      	pop	{r7, pc}
 80004be:	bf00      	nop
 80004c0:	40021000 	.word	0x40021000
 80004c4:	20000040 	.word	0x20000040
 80004c8:	40012c00 	.word	0x40012c00

080004cc <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b088      	sub	sp, #32
 80004d0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80004d2:	f107 030c 	add.w	r3, r7, #12
 80004d6:	2200      	movs	r2, #0
 80004d8:	601a      	str	r2, [r3, #0]
 80004da:	605a      	str	r2, [r3, #4]
 80004dc:	609a      	str	r2, [r3, #8]
 80004de:	60da      	str	r2, [r3, #12]
 80004e0:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80004e2:	4b1e      	ldr	r3, [pc, #120]	@ (800055c <MX_GPIO_Init+0x90>)
 80004e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004e6:	4a1d      	ldr	r2, [pc, #116]	@ (800055c <MX_GPIO_Init+0x90>)
 80004e8:	f043 0304 	orr.w	r3, r3, #4
 80004ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004ee:	4b1b      	ldr	r3, [pc, #108]	@ (800055c <MX_GPIO_Init+0x90>)
 80004f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004f2:	f003 0304 	and.w	r3, r3, #4
 80004f6:	60bb      	str	r3, [r7, #8]
 80004f8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80004fa:	4b18      	ldr	r3, [pc, #96]	@ (800055c <MX_GPIO_Init+0x90>)
 80004fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004fe:	4a17      	ldr	r2, [pc, #92]	@ (800055c <MX_GPIO_Init+0x90>)
 8000500:	f043 0302 	orr.w	r3, r3, #2
 8000504:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000506:	4b15      	ldr	r3, [pc, #84]	@ (800055c <MX_GPIO_Init+0x90>)
 8000508:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800050a:	f003 0302 	and.w	r3, r3, #2
 800050e:	607b      	str	r3, [r7, #4]
 8000510:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000512:	4b12      	ldr	r3, [pc, #72]	@ (800055c <MX_GPIO_Init+0x90>)
 8000514:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000516:	4a11      	ldr	r2, [pc, #68]	@ (800055c <MX_GPIO_Init+0x90>)
 8000518:	f043 0301 	orr.w	r3, r3, #1
 800051c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800051e:	4b0f      	ldr	r3, [pc, #60]	@ (800055c <MX_GPIO_Init+0x90>)
 8000520:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000522:	f003 0301 	and.w	r3, r3, #1
 8000526:	603b      	str	r3, [r7, #0]
 8000528:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_SET);
 800052a:	2201      	movs	r2, #1
 800052c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000530:	480b      	ldr	r0, [pc, #44]	@ (8000560 <MX_GPIO_Init+0x94>)
 8000532:	f000 fdb7 	bl	80010a4 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : LED_BLUE_Pin */
	GPIO_InitStruct.Pin = LED_BLUE_Pin;
 8000536:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800053a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800053c:	2301      	movs	r3, #1
 800053e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000540:	2301      	movs	r3, #1
 8000542:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000544:	2300      	movs	r3, #0
 8000546:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(LED_BLUE_GPIO_Port, &GPIO_InitStruct);
 8000548:	f107 030c 	add.w	r3, r7, #12
 800054c:	4619      	mov	r1, r3
 800054e:	4804      	ldr	r0, [pc, #16]	@ (8000560 <MX_GPIO_Init+0x94>)
 8000550:	f000 fc26 	bl	8000da0 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8000554:	bf00      	nop
 8000556:	3720      	adds	r7, #32
 8000558:	46bd      	mov	sp, r7
 800055a:	bd80      	pop	{r7, pc}
 800055c:	40021000 	.word	0x40021000
 8000560:	48000800 	.word	0x48000800

08000564 <TIM1_UP_TIM16_IRQHandler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */

void TIM1_UP_TIM16_IRQHandler(void){
 8000564:	b580      	push	{r7, lr}
 8000566:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&htim1);
 8000568:	4802      	ldr	r0, [pc, #8]	@ (8000574 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800056a:	f001 fd41 	bl	8001ff0 <HAL_TIM_IRQHandler>
}
 800056e:	bf00      	nop
 8000570:	bd80      	pop	{r7, pc}
 8000572:	bf00      	nop
 8000574:	20000040 	.word	0x20000040

08000578 <Error_Handler>:

void Error_Handler(void) {
 8000578:	b480      	push	{r7}
 800057a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800057c:	b672      	cpsid	i
}
 800057e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000580:	bf00      	nop
 8000582:	e7fd      	b.n	8000580 <Error_Handler+0x8>

08000584 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800058a:	4b0f      	ldr	r3, [pc, #60]	@ (80005c8 <HAL_MspInit+0x44>)
 800058c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800058e:	4a0e      	ldr	r2, [pc, #56]	@ (80005c8 <HAL_MspInit+0x44>)
 8000590:	f043 0301 	orr.w	r3, r3, #1
 8000594:	6613      	str	r3, [r2, #96]	@ 0x60
 8000596:	4b0c      	ldr	r3, [pc, #48]	@ (80005c8 <HAL_MspInit+0x44>)
 8000598:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800059a:	f003 0301 	and.w	r3, r3, #1
 800059e:	607b      	str	r3, [r7, #4]
 80005a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005a2:	4b09      	ldr	r3, [pc, #36]	@ (80005c8 <HAL_MspInit+0x44>)
 80005a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80005a6:	4a08      	ldr	r2, [pc, #32]	@ (80005c8 <HAL_MspInit+0x44>)
 80005a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80005ae:	4b06      	ldr	r3, [pc, #24]	@ (80005c8 <HAL_MspInit+0x44>)
 80005b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80005b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005b6:	603b      	str	r3, [r7, #0]
 80005b8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80005ba:	f000 fe49 	bl	8001250 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005be:	bf00      	nop
 80005c0:	3708      	adds	r7, #8
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop
 80005c8:	40021000 	.word	0x40021000

080005cc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80005cc:	b480      	push	{r7}
 80005ce:	b085      	sub	sp, #20
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	4a0a      	ldr	r2, [pc, #40]	@ (8000604 <HAL_TIM_Base_MspInit+0x38>)
 80005da:	4293      	cmp	r3, r2
 80005dc:	d10b      	bne.n	80005f6 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80005de:	4b0a      	ldr	r3, [pc, #40]	@ (8000608 <HAL_TIM_Base_MspInit+0x3c>)
 80005e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80005e2:	4a09      	ldr	r2, [pc, #36]	@ (8000608 <HAL_TIM_Base_MspInit+0x3c>)
 80005e4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80005e8:	6613      	str	r3, [r2, #96]	@ 0x60
 80005ea:	4b07      	ldr	r3, [pc, #28]	@ (8000608 <HAL_TIM_Base_MspInit+0x3c>)
 80005ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80005ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80005f2:	60fb      	str	r3, [r7, #12]
 80005f4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80005f6:	bf00      	nop
 80005f8:	3714      	adds	r7, #20
 80005fa:	46bd      	mov	sp, r7
 80005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop
 8000604:	40012c00 	.word	0x40012c00
 8000608:	40021000 	.word	0x40021000

0800060c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000610:	bf00      	nop
 8000612:	e7fd      	b.n	8000610 <NMI_Handler+0x4>

08000614 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000618:	bf00      	nop
 800061a:	e7fd      	b.n	8000618 <HardFault_Handler+0x4>

0800061c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800061c:	b480      	push	{r7}
 800061e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000620:	bf00      	nop
 8000622:	e7fd      	b.n	8000620 <MemManage_Handler+0x4>

08000624 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000628:	bf00      	nop
 800062a:	e7fd      	b.n	8000628 <BusFault_Handler+0x4>

0800062c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800062c:	b480      	push	{r7}
 800062e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000630:	bf00      	nop
 8000632:	e7fd      	b.n	8000630 <UsageFault_Handler+0x4>

08000634 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000638:	bf00      	nop
 800063a:	46bd      	mov	sp, r7
 800063c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000640:	4770      	bx	lr

08000642 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000642:	b480      	push	{r7}
 8000644:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000646:	bf00      	nop
 8000648:	46bd      	mov	sp, r7
 800064a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064e:	4770      	bx	lr

08000650 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000650:	b480      	push	{r7}
 8000652:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000654:	bf00      	nop
 8000656:	46bd      	mov	sp, r7
 8000658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065c:	4770      	bx	lr

0800065e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800065e:	b580      	push	{r7, lr}
 8000660:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000662:	f000 fa6f 	bl	8000b44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000666:	bf00      	nop
 8000668:	bd80      	pop	{r7, pc}
	...

0800066c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800066c:	b480      	push	{r7}
 800066e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000670:	4b06      	ldr	r3, [pc, #24]	@ (800068c <SystemInit+0x20>)
 8000672:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000676:	4a05      	ldr	r2, [pc, #20]	@ (800068c <SystemInit+0x20>)
 8000678:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800067c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000680:	bf00      	nop
 8000682:	46bd      	mov	sp, r7
 8000684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000688:	4770      	bx	lr
 800068a:	bf00      	nop
 800068c:	e000ed00 	.word	0xe000ed00

08000690 <clampf>:

#include <math.h>
#include "foc/foc_openloop.h"
#include "definitions.h"

static inline float clampf(float x, float a, float b){ return x<a?a:(x>b?b:x); }
 8000690:	b480      	push	{r7}
 8000692:	b085      	sub	sp, #20
 8000694:	af00      	add	r7, sp, #0
 8000696:	ed87 0a03 	vstr	s0, [r7, #12]
 800069a:	edc7 0a02 	vstr	s1, [r7, #8]
 800069e:	ed87 1a01 	vstr	s2, [r7, #4]
 80006a2:	ed97 7a03 	vldr	s14, [r7, #12]
 80006a6:	edd7 7a02 	vldr	s15, [r7, #8]
 80006aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80006ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006b2:	d501      	bpl.n	80006b8 <clampf+0x28>
 80006b4:	68bb      	ldr	r3, [r7, #8]
 80006b6:	e00b      	b.n	80006d0 <clampf+0x40>
 80006b8:	ed97 7a03 	vldr	s14, [r7, #12]
 80006bc:	edd7 7a01 	vldr	s15, [r7, #4]
 80006c0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80006c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006c8:	dd01      	ble.n	80006ce <clampf+0x3e>
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	e000      	b.n	80006d0 <clampf+0x40>
 80006ce:	68fb      	ldr	r3, [r7, #12]
 80006d0:	ee07 3a90 	vmov	s15, r3
 80006d4:	eeb0 0a67 	vmov.f32	s0, s15
 80006d8:	3714      	adds	r7, #20
 80006da:	46bd      	mov	sp, r7
 80006dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e0:	4770      	bx	lr
	...

080006e4 <OpenLoopFOC_Init>:

void OpenLoopFOC_Init(OpenLoopFOC_t *s, float vbus, float loop_hz){
 80006e4:	b480      	push	{r7}
 80006e6:	b085      	sub	sp, #20
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	60f8      	str	r0, [r7, #12]
 80006ec:	ed87 0a02 	vstr	s0, [r7, #8]
 80006f0:	edc7 0a01 	vstr	s1, [r7, #4]
  s->vbus    = vbus;
 80006f4:	68fb      	ldr	r3, [r7, #12]
 80006f6:	68ba      	ldr	r2, [r7, #8]
 80006f8:	601a      	str	r2, [r3, #0]
  s->v_limit = SVPWM_LIMIT_K * vbus;
 80006fa:	edd7 7a02 	vldr	s15, [r7, #8]
 80006fe:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8000740 <OpenLoopFOC_Init+0x5c>
 8000702:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000706:	68fb      	ldr	r3, [r7, #12]
 8000708:	edc3 7a01 	vstr	s15, [r3, #4]
  s->uq_set  = OL_UQ_V;
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8000712:	609a      	str	r2, [r3, #8]
  s->w_elec  = 2.0f * (float)M_PI * OL_FREQ_ELEC_HZ;
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	4a0b      	ldr	r2, [pc, #44]	@ (8000744 <OpenLoopFOC_Init+0x60>)
 8000718:	60da      	str	r2, [r3, #12]
  s->theta   = 0.0f;
 800071a:	68fb      	ldr	r3, [r7, #12]
 800071c:	f04f 0200 	mov.w	r2, #0
 8000720:	611a      	str	r2, [r3, #16]
  s->dt      = 1.0f / loop_hz;
 8000722:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000726:	ed97 7a01 	vldr	s14, [r7, #4]
 800072a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800072e:	68fb      	ldr	r3, [r7, #12]
 8000730:	edc3 7a05 	vstr	s15, [r3, #20]
}
 8000734:	bf00      	nop
 8000736:	3714      	adds	r7, #20
 8000738:	46bd      	mov	sp, r7
 800073a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073e:	4770      	bx	lr
 8000740:	3f5db22d 	.word	0x3f5db22d
 8000744:	41fb53d2 	.word	0x41fb53d2

08000748 <svpwm>:

// Apply SVPWM to TIM1
static inline void svpwm(float Ud, float Uq, float theta,
                         float v_limit, float vbus,
                         uint32_t period, TIM_HandleTypeDef *htim)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b096      	sub	sp, #88	@ 0x58
 800074c:	af00      	add	r7, sp, #0
 800074e:	ed87 0a07 	vstr	s0, [r7, #28]
 8000752:	edc7 0a06 	vstr	s1, [r7, #24]
 8000756:	ed87 1a05 	vstr	s2, [r7, #20]
 800075a:	edc7 1a04 	vstr	s3, [r7, #16]
 800075e:	ed87 2a03 	vstr	s4, [r7, #12]
 8000762:	60b8      	str	r0, [r7, #8]
 8000764:	6079      	str	r1, [r7, #4]
  // Inverse Park transform
  float s = sinf(theta), c = cosf(theta);
 8000766:	ed97 0a05 	vldr	s0, [r7, #20]
 800076a:	f002 ff15 	bl	8003598 <sinf>
 800076e:	ed87 0a15 	vstr	s0, [r7, #84]	@ 0x54
 8000772:	ed97 0a05 	vldr	s0, [r7, #20]
 8000776:	f002 fecb 	bl	8003510 <cosf>
 800077a:	ed87 0a14 	vstr	s0, [r7, #80]	@ 0x50
  float Ualpha =  c*Ud - s*Uq;
 800077e:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8000782:	edd7 7a07 	vldr	s15, [r7, #28]
 8000786:	ee27 7a27 	vmul.f32	s14, s14, s15
 800078a:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 800078e:	edd7 7a06 	vldr	s15, [r7, #24]
 8000792:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000796:	ee77 7a67 	vsub.f32	s15, s14, s15
 800079a:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
  float Ubeta  =  s*Ud + c*Uq;
 800079e:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 80007a2:	edd7 7a07 	vldr	s15, [r7, #28]
 80007a6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80007aa:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 80007ae:	edd7 7a06 	vldr	s15, [r7, #24]
 80007b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80007b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80007ba:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

  // Clarke transform (αβ → abc)
  float Ua = Ualpha;
 80007be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80007c0:	647b      	str	r3, [r7, #68]	@ 0x44
  float Ub = -0.5f*Ualpha + _SQRT3_2*Ubeta;
 80007c2:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 80007c6:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80007ca:	ee27 7a87 	vmul.f32	s14, s15, s14
 80007ce:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80007d2:	eddf 6a6c 	vldr	s13, [pc, #432]	@ 8000984 <svpwm+0x23c>
 80007d6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80007da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80007de:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
  float Uc = -0.5f*Ualpha - _SQRT3_2*Ubeta;
 80007e2:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 80007e6:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80007ea:	ee27 7a87 	vmul.f32	s14, s15, s14
 80007ee:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80007f2:	eddf 6a64 	vldr	s13, [pc, #400]	@ 8000984 <svpwm+0x23c>
 80007f6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80007fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80007fe:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

  // Center voltage shift
  float Umin = fminf(Ua, fminf(Ub, Uc));
 8000802:	edd7 0a0f 	vldr	s1, [r7, #60]	@ 0x3c
 8000806:	ed97 0a10 	vldr	s0, [r7, #64]	@ 0x40
 800080a:	f002 ff28 	bl	800365e <fminf>
 800080e:	eef0 7a40 	vmov.f32	s15, s0
 8000812:	eef0 0a67 	vmov.f32	s1, s15
 8000816:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 800081a:	f002 ff20 	bl	800365e <fminf>
 800081e:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38
  float Umax = fmaxf(Ua, fmaxf(Ub, Uc));
 8000822:	edd7 0a0f 	vldr	s1, [r7, #60]	@ 0x3c
 8000826:	ed97 0a10 	vldr	s0, [r7, #64]	@ 0x40
 800082a:	f002 fefb 	bl	8003624 <fmaxf>
 800082e:	eef0 7a40 	vmov.f32	s15, s0
 8000832:	eef0 0a67 	vmov.f32	s1, s15
 8000836:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 800083a:	f002 fef3 	bl	8003624 <fmaxf>
 800083e:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
  float center = -0.5f*(Umax + Umin);
 8000842:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8000846:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800084a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800084e:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8000852:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000856:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

  Ua = clampf(Ua+center, 0.0f, v_limit);
 800085a:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 800085e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000862:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000866:	ed97 1a04 	vldr	s2, [r7, #16]
 800086a:	eddf 0a47 	vldr	s1, [pc, #284]	@ 8000988 <svpwm+0x240>
 800086e:	eeb0 0a67 	vmov.f32	s0, s15
 8000872:	f7ff ff0d 	bl	8000690 <clampf>
 8000876:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44
  Ub = clampf(Ub+center, 0.0f, v_limit);
 800087a:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800087e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000882:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000886:	ed97 1a04 	vldr	s2, [r7, #16]
 800088a:	eddf 0a3f 	vldr	s1, [pc, #252]	@ 8000988 <svpwm+0x240>
 800088e:	eeb0 0a67 	vmov.f32	s0, s15
 8000892:	f7ff fefd 	bl	8000690 <clampf>
 8000896:	ed87 0a10 	vstr	s0, [r7, #64]	@ 0x40
  Uc = clampf(Uc+center, 0.0f, v_limit);
 800089a:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800089e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80008a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80008a6:	ed97 1a04 	vldr	s2, [r7, #16]
 80008aa:	eddf 0a37 	vldr	s1, [pc, #220]	@ 8000988 <svpwm+0x240>
 80008ae:	eeb0 0a67 	vmov.f32	s0, s15
 80008b2:	f7ff feed 	bl	8000690 <clampf>
 80008b6:	ed87 0a0f 	vstr	s0, [r7, #60]	@ 0x3c

  // Duty cycles [0..1]
  float da = clampf(Ua/vbus, 0.0f, 1.0f);
 80008ba:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 80008be:	edd7 7a03 	vldr	s15, [r7, #12]
 80008c2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80008c6:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 80008ca:	eddf 0a2f 	vldr	s1, [pc, #188]	@ 8000988 <svpwm+0x240>
 80008ce:	eeb0 0a66 	vmov.f32	s0, s13
 80008d2:	f7ff fedd 	bl	8000690 <clampf>
 80008d6:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
  float db = clampf(Ub/vbus, 0.0f, 1.0f);
 80008da:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80008de:	edd7 7a03 	vldr	s15, [r7, #12]
 80008e2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80008e6:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 80008ea:	eddf 0a27 	vldr	s1, [pc, #156]	@ 8000988 <svpwm+0x240>
 80008ee:	eeb0 0a66 	vmov.f32	s0, s13
 80008f2:	f7ff fecd 	bl	8000690 <clampf>
 80008f6:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
  float dc = clampf(Uc/vbus, 0.0f, 1.0f);
 80008fa:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80008fe:	edd7 7a03 	vldr	s15, [r7, #12]
 8000902:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000906:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 800090a:	eddf 0a1f 	vldr	s1, [pc, #124]	@ 8000988 <svpwm+0x240>
 800090e:	eeb0 0a66 	vmov.f32	s0, s13
 8000912:	f7ff febd 	bl	8000690 <clampf>
 8000916:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24

  __HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, (uint32_t)(da*period));
 800091a:	68bb      	ldr	r3, [r7, #8]
 800091c:	ee07 3a90 	vmov	s15, r3
 8000920:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000924:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000928:	ee67 7a27 	vmul.f32	s15, s14, s15
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000934:	ee17 2a90 	vmov	r2, s15
 8000938:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, (uint32_t)(db*period));
 800093a:	68bb      	ldr	r3, [r7, #8]
 800093c:	ee07 3a90 	vmov	s15, r3
 8000940:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000944:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000948:	ee67 7a27 	vmul.f32	s15, s14, s15
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000954:	ee17 2a90 	vmov	r2, s15
 8000958:	639a      	str	r2, [r3, #56]	@ 0x38
  __HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, (uint32_t)(dc*period));
 800095a:	68bb      	ldr	r3, [r7, #8]
 800095c:	ee07 3a90 	vmov	s15, r3
 8000960:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000964:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8000968:	ee67 7a27 	vmul.f32	s15, s14, s15
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000974:	ee17 2a90 	vmov	r2, s15
 8000978:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800097a:	bf00      	nop
 800097c:	3758      	adds	r7, #88	@ 0x58
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	3f5db3d7 	.word	0x3f5db3d7
 8000988:	00000000 	.word	0x00000000

0800098c <OpenLoopFOC_Step>:

// One FOC open-loop step (called every PWM period)
void OpenLoopFOC_Step(OpenLoopFOC_t *s, TIM_HandleTypeDef *htim1){
 800098c:	b580      	push	{r7, lr}
 800098e:	b086      	sub	sp, #24
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
 8000994:	6039      	str	r1, [r7, #0]
  // Integrate electrical angle
  s->theta += s->w_elec * s->dt;
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	ed93 7a04 	vldr	s14, [r3, #16]
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	edd3 6a03 	vldr	s13, [r3, #12]
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	edd3 7a05 	vldr	s15, [r3, #20]
 80009a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80009ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	edc3 7a04 	vstr	s15, [r3, #16]
  if (s->theta >= TWO_PI) s->theta -= TWO_PI;
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	edd3 7a04 	vldr	s15, [r3, #16]
 80009bc:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8000a44 <OpenLoopFOC_Step+0xb8>
 80009c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80009c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009c8:	db09      	blt.n	80009de <OpenLoopFOC_Step+0x52>
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	edd3 7a04 	vldr	s15, [r3, #16]
 80009d0:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8000a44 <OpenLoopFOC_Step+0xb8>
 80009d4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	edc3 7a04 	vstr	s15, [r3, #16]

  // Open-loop: Ud = 0, Uq = constant
  const float Ud = 0.0f;
 80009de:	f04f 0300 	mov.w	r3, #0
 80009e2:	617b      	str	r3, [r7, #20]
  const float Uq = clampf(s->uq_set, 0.0f, s->v_limit);
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	edd3 7a02 	vldr	s15, [r3, #8]
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	ed93 7a01 	vldr	s14, [r3, #4]
 80009f0:	eeb0 1a47 	vmov.f32	s2, s14
 80009f4:	eddf 0a14 	vldr	s1, [pc, #80]	@ 8000a48 <OpenLoopFOC_Step+0xbc>
 80009f8:	eeb0 0a67 	vmov.f32	s0, s15
 80009fc:	f7ff fe48 	bl	8000690 <clampf>
 8000a00:	ed87 0a04 	vstr	s0, [r7, #16]

  uint32_t arr = __HAL_TIM_GET_AUTORELOAD(htim1);
 8000a04:	683b      	ldr	r3, [r7, #0]
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a0a:	60fb      	str	r3, [r7, #12]
  svpwm(Ud, Uq, s->theta, s->v_limit, s->vbus, arr, htim1);
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	edd3 7a04 	vldr	s15, [r3, #16]
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	ed93 7a01 	vldr	s14, [r3, #4]
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	edd3 6a00 	vldr	s13, [r3]
 8000a1e:	6839      	ldr	r1, [r7, #0]
 8000a20:	68f8      	ldr	r0, [r7, #12]
 8000a22:	eeb0 2a66 	vmov.f32	s4, s13
 8000a26:	eef0 1a47 	vmov.f32	s3, s14
 8000a2a:	eeb0 1a67 	vmov.f32	s2, s15
 8000a2e:	edd7 0a04 	vldr	s1, [r7, #16]
 8000a32:	ed97 0a05 	vldr	s0, [r7, #20]
 8000a36:	f7ff fe87 	bl	8000748 <svpwm>
}
 8000a3a:	bf00      	nop
 8000a3c:	3718      	adds	r7, #24
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop
 8000a44:	40c90fdb 	.word	0x40c90fdb
 8000a48:	00000000 	.word	0x00000000

08000a4c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a4c:	480d      	ldr	r0, [pc, #52]	@ (8000a84 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a4e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a50:	f7ff fe0c 	bl	800066c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a54:	480c      	ldr	r0, [pc, #48]	@ (8000a88 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a56:	490d      	ldr	r1, [pc, #52]	@ (8000a8c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a58:	4a0d      	ldr	r2, [pc, #52]	@ (8000a90 <LoopForever+0xe>)
  movs r3, #0
 8000a5a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000a5c:	e002      	b.n	8000a64 <LoopCopyDataInit>

08000a5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a62:	3304      	adds	r3, #4

08000a64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a68:	d3f9      	bcc.n	8000a5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a6a:	4a0a      	ldr	r2, [pc, #40]	@ (8000a94 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a6c:	4c0a      	ldr	r4, [pc, #40]	@ (8000a98 <LoopForever+0x16>)
  movs r3, #0
 8000a6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a70:	e001      	b.n	8000a76 <LoopFillZerobss>

08000a72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a74:	3204      	adds	r2, #4

08000a76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a78:	d3fb      	bcc.n	8000a72 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a7a:	f003 fb1b 	bl	80040b4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000a7e:	f7ff fc23 	bl	80002c8 <main>

08000a82 <LoopForever>:

LoopForever:
    b LoopForever
 8000a82:	e7fe      	b.n	8000a82 <LoopForever>
  ldr   r0, =_estack
 8000a84:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a8c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000a90:	080044fc 	.word	0x080044fc
  ldr r2, =_sbss
 8000a94:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000a98:	20000090 	.word	0x20000090

08000a9c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000a9c:	e7fe      	b.n	8000a9c <ADC1_2_IRQHandler>

08000a9e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a9e:	b580      	push	{r7, lr}
 8000aa0:	b082      	sub	sp, #8
 8000aa2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000aa8:	2003      	movs	r0, #3
 8000aaa:	f000 f939 	bl	8000d20 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000aae:	200f      	movs	r0, #15
 8000ab0:	f000 f80e 	bl	8000ad0 <HAL_InitTick>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d002      	beq.n	8000ac0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000aba:	2301      	movs	r3, #1
 8000abc:	71fb      	strb	r3, [r7, #7]
 8000abe:	e001      	b.n	8000ac4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000ac0:	f7ff fd60 	bl	8000584 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ac4:	79fb      	ldrb	r3, [r7, #7]

}
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	3708      	adds	r7, #8
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
	...

08000ad0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b084      	sub	sp, #16
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000adc:	4b16      	ldr	r3, [pc, #88]	@ (8000b38 <HAL_InitTick+0x68>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d022      	beq.n	8000b2a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000ae4:	4b15      	ldr	r3, [pc, #84]	@ (8000b3c <HAL_InitTick+0x6c>)
 8000ae6:	681a      	ldr	r2, [r3, #0]
 8000ae8:	4b13      	ldr	r3, [pc, #76]	@ (8000b38 <HAL_InitTick+0x68>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000af0:	fbb1 f3f3 	udiv	r3, r1, r3
 8000af4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000af8:	4618      	mov	r0, r3
 8000afa:	f000 f944 	bl	8000d86 <HAL_SYSTICK_Config>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d10f      	bne.n	8000b24 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	2b0f      	cmp	r3, #15
 8000b08:	d809      	bhi.n	8000b1e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	6879      	ldr	r1, [r7, #4]
 8000b0e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000b12:	f000 f910 	bl	8000d36 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b16:	4a0a      	ldr	r2, [pc, #40]	@ (8000b40 <HAL_InitTick+0x70>)
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	6013      	str	r3, [r2, #0]
 8000b1c:	e007      	b.n	8000b2e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000b1e:	2301      	movs	r3, #1
 8000b20:	73fb      	strb	r3, [r7, #15]
 8000b22:	e004      	b.n	8000b2e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000b24:	2301      	movs	r3, #1
 8000b26:	73fb      	strb	r3, [r7, #15]
 8000b28:	e001      	b.n	8000b2e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000b2a:	2301      	movs	r3, #1
 8000b2c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000b2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b30:	4618      	mov	r0, r3
 8000b32:	3710      	adds	r7, #16
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}
 8000b38:	20000008 	.word	0x20000008
 8000b3c:	20000000 	.word	0x20000000
 8000b40:	20000004 	.word	0x20000004

08000b44 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b48:	4b05      	ldr	r3, [pc, #20]	@ (8000b60 <HAL_IncTick+0x1c>)
 8000b4a:	681a      	ldr	r2, [r3, #0]
 8000b4c:	4b05      	ldr	r3, [pc, #20]	@ (8000b64 <HAL_IncTick+0x20>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	4413      	add	r3, r2
 8000b52:	4a03      	ldr	r2, [pc, #12]	@ (8000b60 <HAL_IncTick+0x1c>)
 8000b54:	6013      	str	r3, [r2, #0]
}
 8000b56:	bf00      	nop
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5e:	4770      	bx	lr
 8000b60:	2000008c 	.word	0x2000008c
 8000b64:	20000008 	.word	0x20000008

08000b68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0
  return uwTick;
 8000b6c:	4b03      	ldr	r3, [pc, #12]	@ (8000b7c <HAL_GetTick+0x14>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
}
 8000b70:	4618      	mov	r0, r3
 8000b72:	46bd      	mov	sp, r7
 8000b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop
 8000b7c:	2000008c 	.word	0x2000008c

08000b80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b80:	b480      	push	{r7}
 8000b82:	b085      	sub	sp, #20
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	f003 0307 	and.w	r3, r3, #7
 8000b8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b90:	4b0c      	ldr	r3, [pc, #48]	@ (8000bc4 <__NVIC_SetPriorityGrouping+0x44>)
 8000b92:	68db      	ldr	r3, [r3, #12]
 8000b94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b96:	68ba      	ldr	r2, [r7, #8]
 8000b98:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b9c:	4013      	ands	r3, r2
 8000b9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ba4:	68bb      	ldr	r3, [r7, #8]
 8000ba6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ba8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000bac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bb2:	4a04      	ldr	r2, [pc, #16]	@ (8000bc4 <__NVIC_SetPriorityGrouping+0x44>)
 8000bb4:	68bb      	ldr	r3, [r7, #8]
 8000bb6:	60d3      	str	r3, [r2, #12]
}
 8000bb8:	bf00      	nop
 8000bba:	3714      	adds	r7, #20
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc2:	4770      	bx	lr
 8000bc4:	e000ed00 	.word	0xe000ed00

08000bc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bcc:	4b04      	ldr	r3, [pc, #16]	@ (8000be0 <__NVIC_GetPriorityGrouping+0x18>)
 8000bce:	68db      	ldr	r3, [r3, #12]
 8000bd0:	0a1b      	lsrs	r3, r3, #8
 8000bd2:	f003 0307 	and.w	r3, r3, #7
}
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bde:	4770      	bx	lr
 8000be0:	e000ed00 	.word	0xe000ed00

08000be4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000be4:	b480      	push	{r7}
 8000be6:	b083      	sub	sp, #12
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	4603      	mov	r3, r0
 8000bec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	db0b      	blt.n	8000c0e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bf6:	79fb      	ldrb	r3, [r7, #7]
 8000bf8:	f003 021f 	and.w	r2, r3, #31
 8000bfc:	4907      	ldr	r1, [pc, #28]	@ (8000c1c <__NVIC_EnableIRQ+0x38>)
 8000bfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c02:	095b      	lsrs	r3, r3, #5
 8000c04:	2001      	movs	r0, #1
 8000c06:	fa00 f202 	lsl.w	r2, r0, r2
 8000c0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c0e:	bf00      	nop
 8000c10:	370c      	adds	r7, #12
 8000c12:	46bd      	mov	sp, r7
 8000c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop
 8000c1c:	e000e100 	.word	0xe000e100

08000c20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b083      	sub	sp, #12
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	4603      	mov	r3, r0
 8000c28:	6039      	str	r1, [r7, #0]
 8000c2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	db0a      	blt.n	8000c4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	b2da      	uxtb	r2, r3
 8000c38:	490c      	ldr	r1, [pc, #48]	@ (8000c6c <__NVIC_SetPriority+0x4c>)
 8000c3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c3e:	0112      	lsls	r2, r2, #4
 8000c40:	b2d2      	uxtb	r2, r2
 8000c42:	440b      	add	r3, r1
 8000c44:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c48:	e00a      	b.n	8000c60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	b2da      	uxtb	r2, r3
 8000c4e:	4908      	ldr	r1, [pc, #32]	@ (8000c70 <__NVIC_SetPriority+0x50>)
 8000c50:	79fb      	ldrb	r3, [r7, #7]
 8000c52:	f003 030f 	and.w	r3, r3, #15
 8000c56:	3b04      	subs	r3, #4
 8000c58:	0112      	lsls	r2, r2, #4
 8000c5a:	b2d2      	uxtb	r2, r2
 8000c5c:	440b      	add	r3, r1
 8000c5e:	761a      	strb	r2, [r3, #24]
}
 8000c60:	bf00      	nop
 8000c62:	370c      	adds	r7, #12
 8000c64:	46bd      	mov	sp, r7
 8000c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6a:	4770      	bx	lr
 8000c6c:	e000e100 	.word	0xe000e100
 8000c70:	e000ed00 	.word	0xe000ed00

08000c74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c74:	b480      	push	{r7}
 8000c76:	b089      	sub	sp, #36	@ 0x24
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	60f8      	str	r0, [r7, #12]
 8000c7c:	60b9      	str	r1, [r7, #8]
 8000c7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	f003 0307 	and.w	r3, r3, #7
 8000c86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c88:	69fb      	ldr	r3, [r7, #28]
 8000c8a:	f1c3 0307 	rsb	r3, r3, #7
 8000c8e:	2b04      	cmp	r3, #4
 8000c90:	bf28      	it	cs
 8000c92:	2304      	movcs	r3, #4
 8000c94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c96:	69fb      	ldr	r3, [r7, #28]
 8000c98:	3304      	adds	r3, #4
 8000c9a:	2b06      	cmp	r3, #6
 8000c9c:	d902      	bls.n	8000ca4 <NVIC_EncodePriority+0x30>
 8000c9e:	69fb      	ldr	r3, [r7, #28]
 8000ca0:	3b03      	subs	r3, #3
 8000ca2:	e000      	b.n	8000ca6 <NVIC_EncodePriority+0x32>
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ca8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000cac:	69bb      	ldr	r3, [r7, #24]
 8000cae:	fa02 f303 	lsl.w	r3, r2, r3
 8000cb2:	43da      	mvns	r2, r3
 8000cb4:	68bb      	ldr	r3, [r7, #8]
 8000cb6:	401a      	ands	r2, r3
 8000cb8:	697b      	ldr	r3, [r7, #20]
 8000cba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cbc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	fa01 f303 	lsl.w	r3, r1, r3
 8000cc6:	43d9      	mvns	r1, r3
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ccc:	4313      	orrs	r3, r2
         );
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	3724      	adds	r7, #36	@ 0x24
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr
	...

08000cdc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	3b01      	subs	r3, #1
 8000ce8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000cec:	d301      	bcc.n	8000cf2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cee:	2301      	movs	r3, #1
 8000cf0:	e00f      	b.n	8000d12 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cf2:	4a0a      	ldr	r2, [pc, #40]	@ (8000d1c <SysTick_Config+0x40>)
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	3b01      	subs	r3, #1
 8000cf8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cfa:	210f      	movs	r1, #15
 8000cfc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000d00:	f7ff ff8e 	bl	8000c20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d04:	4b05      	ldr	r3, [pc, #20]	@ (8000d1c <SysTick_Config+0x40>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d0a:	4b04      	ldr	r3, [pc, #16]	@ (8000d1c <SysTick_Config+0x40>)
 8000d0c:	2207      	movs	r2, #7
 8000d0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d10:	2300      	movs	r3, #0
}
 8000d12:	4618      	mov	r0, r3
 8000d14:	3708      	adds	r7, #8
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	e000e010 	.word	0xe000e010

08000d20 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d28:	6878      	ldr	r0, [r7, #4]
 8000d2a:	f7ff ff29 	bl	8000b80 <__NVIC_SetPriorityGrouping>
}
 8000d2e:	bf00      	nop
 8000d30:	3708      	adds	r7, #8
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}

08000d36 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d36:	b580      	push	{r7, lr}
 8000d38:	b086      	sub	sp, #24
 8000d3a:	af00      	add	r7, sp, #0
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	60b9      	str	r1, [r7, #8]
 8000d40:	607a      	str	r2, [r7, #4]
 8000d42:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d44:	f7ff ff40 	bl	8000bc8 <__NVIC_GetPriorityGrouping>
 8000d48:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d4a:	687a      	ldr	r2, [r7, #4]
 8000d4c:	68b9      	ldr	r1, [r7, #8]
 8000d4e:	6978      	ldr	r0, [r7, #20]
 8000d50:	f7ff ff90 	bl	8000c74 <NVIC_EncodePriority>
 8000d54:	4602      	mov	r2, r0
 8000d56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d5a:	4611      	mov	r1, r2
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	f7ff ff5f 	bl	8000c20 <__NVIC_SetPriority>
}
 8000d62:	bf00      	nop
 8000d64:	3718      	adds	r7, #24
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}

08000d6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d6a:	b580      	push	{r7, lr}
 8000d6c:	b082      	sub	sp, #8
 8000d6e:	af00      	add	r7, sp, #0
 8000d70:	4603      	mov	r3, r0
 8000d72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d78:	4618      	mov	r0, r3
 8000d7a:	f7ff ff33 	bl	8000be4 <__NVIC_EnableIRQ>
}
 8000d7e:	bf00      	nop
 8000d80:	3708      	adds	r7, #8
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}

08000d86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d86:	b580      	push	{r7, lr}
 8000d88:	b082      	sub	sp, #8
 8000d8a:	af00      	add	r7, sp, #0
 8000d8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d8e:	6878      	ldr	r0, [r7, #4]
 8000d90:	f7ff ffa4 	bl	8000cdc <SysTick_Config>
 8000d94:	4603      	mov	r3, r0
}
 8000d96:	4618      	mov	r0, r3
 8000d98:	3708      	adds	r7, #8
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
	...

08000da0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000da0:	b480      	push	{r7}
 8000da2:	b087      	sub	sp, #28
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
 8000da8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000daa:	2300      	movs	r3, #0
 8000dac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000dae:	e15a      	b.n	8001066 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	681a      	ldr	r2, [r3, #0]
 8000db4:	2101      	movs	r1, #1
 8000db6:	697b      	ldr	r3, [r7, #20]
 8000db8:	fa01 f303 	lsl.w	r3, r1, r3
 8000dbc:	4013      	ands	r3, r2
 8000dbe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	f000 814c 	beq.w	8001060 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	685b      	ldr	r3, [r3, #4]
 8000dcc:	f003 0303 	and.w	r3, r3, #3
 8000dd0:	2b01      	cmp	r3, #1
 8000dd2:	d005      	beq.n	8000de0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000ddc:	2b02      	cmp	r3, #2
 8000dde:	d130      	bne.n	8000e42 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	689b      	ldr	r3, [r3, #8]
 8000de4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000de6:	697b      	ldr	r3, [r7, #20]
 8000de8:	005b      	lsls	r3, r3, #1
 8000dea:	2203      	movs	r2, #3
 8000dec:	fa02 f303 	lsl.w	r3, r2, r3
 8000df0:	43db      	mvns	r3, r3
 8000df2:	693a      	ldr	r2, [r7, #16]
 8000df4:	4013      	ands	r3, r2
 8000df6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	68da      	ldr	r2, [r3, #12]
 8000dfc:	697b      	ldr	r3, [r7, #20]
 8000dfe:	005b      	lsls	r3, r3, #1
 8000e00:	fa02 f303 	lsl.w	r3, r2, r3
 8000e04:	693a      	ldr	r2, [r7, #16]
 8000e06:	4313      	orrs	r3, r2
 8000e08:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	693a      	ldr	r2, [r7, #16]
 8000e0e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	685b      	ldr	r3, [r3, #4]
 8000e14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000e16:	2201      	movs	r2, #1
 8000e18:	697b      	ldr	r3, [r7, #20]
 8000e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1e:	43db      	mvns	r3, r3
 8000e20:	693a      	ldr	r2, [r7, #16]
 8000e22:	4013      	ands	r3, r2
 8000e24:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	091b      	lsrs	r3, r3, #4
 8000e2c:	f003 0201 	and.w	r2, r3, #1
 8000e30:	697b      	ldr	r3, [r7, #20]
 8000e32:	fa02 f303 	lsl.w	r3, r2, r3
 8000e36:	693a      	ldr	r2, [r7, #16]
 8000e38:	4313      	orrs	r3, r2
 8000e3a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	693a      	ldr	r2, [r7, #16]
 8000e40:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	685b      	ldr	r3, [r3, #4]
 8000e46:	f003 0303 	and.w	r3, r3, #3
 8000e4a:	2b03      	cmp	r3, #3
 8000e4c:	d017      	beq.n	8000e7e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	68db      	ldr	r3, [r3, #12]
 8000e52:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	005b      	lsls	r3, r3, #1
 8000e58:	2203      	movs	r2, #3
 8000e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5e:	43db      	mvns	r3, r3
 8000e60:	693a      	ldr	r2, [r7, #16]
 8000e62:	4013      	ands	r3, r2
 8000e64:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	689a      	ldr	r2, [r3, #8]
 8000e6a:	697b      	ldr	r3, [r7, #20]
 8000e6c:	005b      	lsls	r3, r3, #1
 8000e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e72:	693a      	ldr	r2, [r7, #16]
 8000e74:	4313      	orrs	r3, r2
 8000e76:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	693a      	ldr	r2, [r7, #16]
 8000e7c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	685b      	ldr	r3, [r3, #4]
 8000e82:	f003 0303 	and.w	r3, r3, #3
 8000e86:	2b02      	cmp	r3, #2
 8000e88:	d123      	bne.n	8000ed2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e8a:	697b      	ldr	r3, [r7, #20]
 8000e8c:	08da      	lsrs	r2, r3, #3
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	3208      	adds	r2, #8
 8000e92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e96:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000e98:	697b      	ldr	r3, [r7, #20]
 8000e9a:	f003 0307 	and.w	r3, r3, #7
 8000e9e:	009b      	lsls	r3, r3, #2
 8000ea0:	220f      	movs	r2, #15
 8000ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea6:	43db      	mvns	r3, r3
 8000ea8:	693a      	ldr	r2, [r7, #16]
 8000eaa:	4013      	ands	r3, r2
 8000eac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	691a      	ldr	r2, [r3, #16]
 8000eb2:	697b      	ldr	r3, [r7, #20]
 8000eb4:	f003 0307 	and.w	r3, r3, #7
 8000eb8:	009b      	lsls	r3, r3, #2
 8000eba:	fa02 f303 	lsl.w	r3, r2, r3
 8000ebe:	693a      	ldr	r2, [r7, #16]
 8000ec0:	4313      	orrs	r3, r2
 8000ec2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000ec4:	697b      	ldr	r3, [r7, #20]
 8000ec6:	08da      	lsrs	r2, r3, #3
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	3208      	adds	r2, #8
 8000ecc:	6939      	ldr	r1, [r7, #16]
 8000ece:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	005b      	lsls	r3, r3, #1
 8000edc:	2203      	movs	r2, #3
 8000ede:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee2:	43db      	mvns	r3, r3
 8000ee4:	693a      	ldr	r2, [r7, #16]
 8000ee6:	4013      	ands	r3, r2
 8000ee8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	685b      	ldr	r3, [r3, #4]
 8000eee:	f003 0203 	and.w	r2, r3, #3
 8000ef2:	697b      	ldr	r3, [r7, #20]
 8000ef4:	005b      	lsls	r3, r3, #1
 8000ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8000efa:	693a      	ldr	r2, [r7, #16]
 8000efc:	4313      	orrs	r3, r2
 8000efe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	693a      	ldr	r2, [r7, #16]
 8000f04:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	685b      	ldr	r3, [r3, #4]
 8000f0a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	f000 80a6 	beq.w	8001060 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f14:	4b5b      	ldr	r3, [pc, #364]	@ (8001084 <HAL_GPIO_Init+0x2e4>)
 8000f16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f18:	4a5a      	ldr	r2, [pc, #360]	@ (8001084 <HAL_GPIO_Init+0x2e4>)
 8000f1a:	f043 0301 	orr.w	r3, r3, #1
 8000f1e:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f20:	4b58      	ldr	r3, [pc, #352]	@ (8001084 <HAL_GPIO_Init+0x2e4>)
 8000f22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f24:	f003 0301 	and.w	r3, r3, #1
 8000f28:	60bb      	str	r3, [r7, #8]
 8000f2a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f2c:	4a56      	ldr	r2, [pc, #344]	@ (8001088 <HAL_GPIO_Init+0x2e8>)
 8000f2e:	697b      	ldr	r3, [r7, #20]
 8000f30:	089b      	lsrs	r3, r3, #2
 8000f32:	3302      	adds	r3, #2
 8000f34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f38:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000f3a:	697b      	ldr	r3, [r7, #20]
 8000f3c:	f003 0303 	and.w	r3, r3, #3
 8000f40:	009b      	lsls	r3, r3, #2
 8000f42:	220f      	movs	r2, #15
 8000f44:	fa02 f303 	lsl.w	r3, r2, r3
 8000f48:	43db      	mvns	r3, r3
 8000f4a:	693a      	ldr	r2, [r7, #16]
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000f56:	d01f      	beq.n	8000f98 <HAL_GPIO_Init+0x1f8>
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	4a4c      	ldr	r2, [pc, #304]	@ (800108c <HAL_GPIO_Init+0x2ec>)
 8000f5c:	4293      	cmp	r3, r2
 8000f5e:	d019      	beq.n	8000f94 <HAL_GPIO_Init+0x1f4>
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	4a4b      	ldr	r2, [pc, #300]	@ (8001090 <HAL_GPIO_Init+0x2f0>)
 8000f64:	4293      	cmp	r3, r2
 8000f66:	d013      	beq.n	8000f90 <HAL_GPIO_Init+0x1f0>
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	4a4a      	ldr	r2, [pc, #296]	@ (8001094 <HAL_GPIO_Init+0x2f4>)
 8000f6c:	4293      	cmp	r3, r2
 8000f6e:	d00d      	beq.n	8000f8c <HAL_GPIO_Init+0x1ec>
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	4a49      	ldr	r2, [pc, #292]	@ (8001098 <HAL_GPIO_Init+0x2f8>)
 8000f74:	4293      	cmp	r3, r2
 8000f76:	d007      	beq.n	8000f88 <HAL_GPIO_Init+0x1e8>
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	4a48      	ldr	r2, [pc, #288]	@ (800109c <HAL_GPIO_Init+0x2fc>)
 8000f7c:	4293      	cmp	r3, r2
 8000f7e:	d101      	bne.n	8000f84 <HAL_GPIO_Init+0x1e4>
 8000f80:	2305      	movs	r3, #5
 8000f82:	e00a      	b.n	8000f9a <HAL_GPIO_Init+0x1fa>
 8000f84:	2306      	movs	r3, #6
 8000f86:	e008      	b.n	8000f9a <HAL_GPIO_Init+0x1fa>
 8000f88:	2304      	movs	r3, #4
 8000f8a:	e006      	b.n	8000f9a <HAL_GPIO_Init+0x1fa>
 8000f8c:	2303      	movs	r3, #3
 8000f8e:	e004      	b.n	8000f9a <HAL_GPIO_Init+0x1fa>
 8000f90:	2302      	movs	r3, #2
 8000f92:	e002      	b.n	8000f9a <HAL_GPIO_Init+0x1fa>
 8000f94:	2301      	movs	r3, #1
 8000f96:	e000      	b.n	8000f9a <HAL_GPIO_Init+0x1fa>
 8000f98:	2300      	movs	r3, #0
 8000f9a:	697a      	ldr	r2, [r7, #20]
 8000f9c:	f002 0203 	and.w	r2, r2, #3
 8000fa0:	0092      	lsls	r2, r2, #2
 8000fa2:	4093      	lsls	r3, r2
 8000fa4:	693a      	ldr	r2, [r7, #16]
 8000fa6:	4313      	orrs	r3, r2
 8000fa8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000faa:	4937      	ldr	r1, [pc, #220]	@ (8001088 <HAL_GPIO_Init+0x2e8>)
 8000fac:	697b      	ldr	r3, [r7, #20]
 8000fae:	089b      	lsrs	r3, r3, #2
 8000fb0:	3302      	adds	r3, #2
 8000fb2:	693a      	ldr	r2, [r7, #16]
 8000fb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000fb8:	4b39      	ldr	r3, [pc, #228]	@ (80010a0 <HAL_GPIO_Init+0x300>)
 8000fba:	689b      	ldr	r3, [r3, #8]
 8000fbc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	43db      	mvns	r3, r3
 8000fc2:	693a      	ldr	r2, [r7, #16]
 8000fc4:	4013      	ands	r3, r2
 8000fc6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	685b      	ldr	r3, [r3, #4]
 8000fcc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d003      	beq.n	8000fdc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8000fd4:	693a      	ldr	r2, [r7, #16]
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	4313      	orrs	r3, r2
 8000fda:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000fdc:	4a30      	ldr	r2, [pc, #192]	@ (80010a0 <HAL_GPIO_Init+0x300>)
 8000fde:	693b      	ldr	r3, [r7, #16]
 8000fe0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000fe2:	4b2f      	ldr	r3, [pc, #188]	@ (80010a0 <HAL_GPIO_Init+0x300>)
 8000fe4:	68db      	ldr	r3, [r3, #12]
 8000fe6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	43db      	mvns	r3, r3
 8000fec:	693a      	ldr	r2, [r7, #16]
 8000fee:	4013      	ands	r3, r2
 8000ff0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	685b      	ldr	r3, [r3, #4]
 8000ff6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d003      	beq.n	8001006 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8000ffe:	693a      	ldr	r2, [r7, #16]
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	4313      	orrs	r3, r2
 8001004:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001006:	4a26      	ldr	r2, [pc, #152]	@ (80010a0 <HAL_GPIO_Init+0x300>)
 8001008:	693b      	ldr	r3, [r7, #16]
 800100a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800100c:	4b24      	ldr	r3, [pc, #144]	@ (80010a0 <HAL_GPIO_Init+0x300>)
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	43db      	mvns	r3, r3
 8001016:	693a      	ldr	r2, [r7, #16]
 8001018:	4013      	ands	r3, r2
 800101a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001024:	2b00      	cmp	r3, #0
 8001026:	d003      	beq.n	8001030 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001028:	693a      	ldr	r2, [r7, #16]
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	4313      	orrs	r3, r2
 800102e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001030:	4a1b      	ldr	r2, [pc, #108]	@ (80010a0 <HAL_GPIO_Init+0x300>)
 8001032:	693b      	ldr	r3, [r7, #16]
 8001034:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001036:	4b1a      	ldr	r3, [pc, #104]	@ (80010a0 <HAL_GPIO_Init+0x300>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	43db      	mvns	r3, r3
 8001040:	693a      	ldr	r2, [r7, #16]
 8001042:	4013      	ands	r3, r2
 8001044:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800104e:	2b00      	cmp	r3, #0
 8001050:	d003      	beq.n	800105a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001052:	693a      	ldr	r2, [r7, #16]
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	4313      	orrs	r3, r2
 8001058:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800105a:	4a11      	ldr	r2, [pc, #68]	@ (80010a0 <HAL_GPIO_Init+0x300>)
 800105c:	693b      	ldr	r3, [r7, #16]
 800105e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001060:	697b      	ldr	r3, [r7, #20]
 8001062:	3301      	adds	r3, #1
 8001064:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	681a      	ldr	r2, [r3, #0]
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	fa22 f303 	lsr.w	r3, r2, r3
 8001070:	2b00      	cmp	r3, #0
 8001072:	f47f ae9d 	bne.w	8000db0 <HAL_GPIO_Init+0x10>
  }
}
 8001076:	bf00      	nop
 8001078:	bf00      	nop
 800107a:	371c      	adds	r7, #28
 800107c:	46bd      	mov	sp, r7
 800107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001082:	4770      	bx	lr
 8001084:	40021000 	.word	0x40021000
 8001088:	40010000 	.word	0x40010000
 800108c:	48000400 	.word	0x48000400
 8001090:	48000800 	.word	0x48000800
 8001094:	48000c00 	.word	0x48000c00
 8001098:	48001000 	.word	0x48001000
 800109c:	48001400 	.word	0x48001400
 80010a0:	40010400 	.word	0x40010400

080010a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b083      	sub	sp, #12
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
 80010ac:	460b      	mov	r3, r1
 80010ae:	807b      	strh	r3, [r7, #2]
 80010b0:	4613      	mov	r3, r2
 80010b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80010b4:	787b      	ldrb	r3, [r7, #1]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d003      	beq.n	80010c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80010ba:	887a      	ldrh	r2, [r7, #2]
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80010c0:	e002      	b.n	80010c8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80010c2:	887a      	ldrh	r2, [r7, #2]
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80010c8:	bf00      	nop
 80010ca:	370c      	adds	r7, #12
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr

080010d4 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b085      	sub	sp, #20
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
 80010dc:	460b      	mov	r3, r1
 80010de:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	695b      	ldr	r3, [r3, #20]
 80010e4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80010e6:	887a      	ldrh	r2, [r7, #2]
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	4013      	ands	r3, r2
 80010ec:	041a      	lsls	r2, r3, #16
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	43d9      	mvns	r1, r3
 80010f2:	887b      	ldrh	r3, [r7, #2]
 80010f4:	400b      	ands	r3, r1
 80010f6:	431a      	orrs	r2, r3
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	619a      	str	r2, [r3, #24]
}
 80010fc:	bf00      	nop
 80010fe:	3714      	adds	r7, #20
 8001100:	46bd      	mov	sp, r7
 8001102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001106:	4770      	bx	lr

08001108 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001108:	b480      	push	{r7}
 800110a:	b085      	sub	sp, #20
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d141      	bne.n	800119a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001116:	4b4b      	ldr	r3, [pc, #300]	@ (8001244 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800111e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001122:	d131      	bne.n	8001188 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001124:	4b47      	ldr	r3, [pc, #284]	@ (8001244 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001126:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800112a:	4a46      	ldr	r2, [pc, #280]	@ (8001244 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800112c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001130:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001134:	4b43      	ldr	r3, [pc, #268]	@ (8001244 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800113c:	4a41      	ldr	r2, [pc, #260]	@ (8001244 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800113e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001142:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001144:	4b40      	ldr	r3, [pc, #256]	@ (8001248 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	2232      	movs	r2, #50	@ 0x32
 800114a:	fb02 f303 	mul.w	r3, r2, r3
 800114e:	4a3f      	ldr	r2, [pc, #252]	@ (800124c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001150:	fba2 2303 	umull	r2, r3, r2, r3
 8001154:	0c9b      	lsrs	r3, r3, #18
 8001156:	3301      	adds	r3, #1
 8001158:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800115a:	e002      	b.n	8001162 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	3b01      	subs	r3, #1
 8001160:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001162:	4b38      	ldr	r3, [pc, #224]	@ (8001244 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001164:	695b      	ldr	r3, [r3, #20]
 8001166:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800116a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800116e:	d102      	bne.n	8001176 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d1f2      	bne.n	800115c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001176:	4b33      	ldr	r3, [pc, #204]	@ (8001244 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001178:	695b      	ldr	r3, [r3, #20]
 800117a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800117e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001182:	d158      	bne.n	8001236 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001184:	2303      	movs	r3, #3
 8001186:	e057      	b.n	8001238 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001188:	4b2e      	ldr	r3, [pc, #184]	@ (8001244 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800118a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800118e:	4a2d      	ldr	r2, [pc, #180]	@ (8001244 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001190:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001194:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001198:	e04d      	b.n	8001236 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80011a0:	d141      	bne.n	8001226 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80011a2:	4b28      	ldr	r3, [pc, #160]	@ (8001244 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80011aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80011ae:	d131      	bne.n	8001214 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80011b0:	4b24      	ldr	r3, [pc, #144]	@ (8001244 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80011b6:	4a23      	ldr	r2, [pc, #140]	@ (8001244 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80011c0:	4b20      	ldr	r3, [pc, #128]	@ (8001244 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80011c8:	4a1e      	ldr	r2, [pc, #120]	@ (8001244 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80011ce:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80011d0:	4b1d      	ldr	r3, [pc, #116]	@ (8001248 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	2232      	movs	r2, #50	@ 0x32
 80011d6:	fb02 f303 	mul.w	r3, r2, r3
 80011da:	4a1c      	ldr	r2, [pc, #112]	@ (800124c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80011dc:	fba2 2303 	umull	r2, r3, r2, r3
 80011e0:	0c9b      	lsrs	r3, r3, #18
 80011e2:	3301      	adds	r3, #1
 80011e4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80011e6:	e002      	b.n	80011ee <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	3b01      	subs	r3, #1
 80011ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80011ee:	4b15      	ldr	r3, [pc, #84]	@ (8001244 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011f0:	695b      	ldr	r3, [r3, #20]
 80011f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80011f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80011fa:	d102      	bne.n	8001202 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d1f2      	bne.n	80011e8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001202:	4b10      	ldr	r3, [pc, #64]	@ (8001244 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001204:	695b      	ldr	r3, [r3, #20]
 8001206:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800120a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800120e:	d112      	bne.n	8001236 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001210:	2303      	movs	r3, #3
 8001212:	e011      	b.n	8001238 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001214:	4b0b      	ldr	r3, [pc, #44]	@ (8001244 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001216:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800121a:	4a0a      	ldr	r2, [pc, #40]	@ (8001244 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800121c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001220:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001224:	e007      	b.n	8001236 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001226:	4b07      	ldr	r3, [pc, #28]	@ (8001244 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800122e:	4a05      	ldr	r2, [pc, #20]	@ (8001244 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001230:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001234:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001236:	2300      	movs	r3, #0
}
 8001238:	4618      	mov	r0, r3
 800123a:	3714      	adds	r7, #20
 800123c:	46bd      	mov	sp, r7
 800123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001242:	4770      	bx	lr
 8001244:	40007000 	.word	0x40007000
 8001248:	20000000 	.word	0x20000000
 800124c:	431bde83 	.word	0x431bde83

08001250 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001254:	4b05      	ldr	r3, [pc, #20]	@ (800126c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001256:	689b      	ldr	r3, [r3, #8]
 8001258:	4a04      	ldr	r2, [pc, #16]	@ (800126c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800125a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800125e:	6093      	str	r3, [r2, #8]
}
 8001260:	bf00      	nop
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	40007000 	.word	0x40007000

08001270 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b088      	sub	sp, #32
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d101      	bne.n	8001282 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800127e:	2301      	movs	r3, #1
 8001280:	e2fe      	b.n	8001880 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	f003 0301 	and.w	r3, r3, #1
 800128a:	2b00      	cmp	r3, #0
 800128c:	d075      	beq.n	800137a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800128e:	4b97      	ldr	r3, [pc, #604]	@ (80014ec <HAL_RCC_OscConfig+0x27c>)
 8001290:	689b      	ldr	r3, [r3, #8]
 8001292:	f003 030c 	and.w	r3, r3, #12
 8001296:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001298:	4b94      	ldr	r3, [pc, #592]	@ (80014ec <HAL_RCC_OscConfig+0x27c>)
 800129a:	68db      	ldr	r3, [r3, #12]
 800129c:	f003 0303 	and.w	r3, r3, #3
 80012a0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80012a2:	69bb      	ldr	r3, [r7, #24]
 80012a4:	2b0c      	cmp	r3, #12
 80012a6:	d102      	bne.n	80012ae <HAL_RCC_OscConfig+0x3e>
 80012a8:	697b      	ldr	r3, [r7, #20]
 80012aa:	2b03      	cmp	r3, #3
 80012ac:	d002      	beq.n	80012b4 <HAL_RCC_OscConfig+0x44>
 80012ae:	69bb      	ldr	r3, [r7, #24]
 80012b0:	2b08      	cmp	r3, #8
 80012b2:	d10b      	bne.n	80012cc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012b4:	4b8d      	ldr	r3, [pc, #564]	@ (80014ec <HAL_RCC_OscConfig+0x27c>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d05b      	beq.n	8001378 <HAL_RCC_OscConfig+0x108>
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d157      	bne.n	8001378 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80012c8:	2301      	movs	r3, #1
 80012ca:	e2d9      	b.n	8001880 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80012d4:	d106      	bne.n	80012e4 <HAL_RCC_OscConfig+0x74>
 80012d6:	4b85      	ldr	r3, [pc, #532]	@ (80014ec <HAL_RCC_OscConfig+0x27c>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4a84      	ldr	r2, [pc, #528]	@ (80014ec <HAL_RCC_OscConfig+0x27c>)
 80012dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012e0:	6013      	str	r3, [r2, #0]
 80012e2:	e01d      	b.n	8001320 <HAL_RCC_OscConfig+0xb0>
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80012ec:	d10c      	bne.n	8001308 <HAL_RCC_OscConfig+0x98>
 80012ee:	4b7f      	ldr	r3, [pc, #508]	@ (80014ec <HAL_RCC_OscConfig+0x27c>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4a7e      	ldr	r2, [pc, #504]	@ (80014ec <HAL_RCC_OscConfig+0x27c>)
 80012f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80012f8:	6013      	str	r3, [r2, #0]
 80012fa:	4b7c      	ldr	r3, [pc, #496]	@ (80014ec <HAL_RCC_OscConfig+0x27c>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	4a7b      	ldr	r2, [pc, #492]	@ (80014ec <HAL_RCC_OscConfig+0x27c>)
 8001300:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001304:	6013      	str	r3, [r2, #0]
 8001306:	e00b      	b.n	8001320 <HAL_RCC_OscConfig+0xb0>
 8001308:	4b78      	ldr	r3, [pc, #480]	@ (80014ec <HAL_RCC_OscConfig+0x27c>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4a77      	ldr	r2, [pc, #476]	@ (80014ec <HAL_RCC_OscConfig+0x27c>)
 800130e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001312:	6013      	str	r3, [r2, #0]
 8001314:	4b75      	ldr	r3, [pc, #468]	@ (80014ec <HAL_RCC_OscConfig+0x27c>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a74      	ldr	r2, [pc, #464]	@ (80014ec <HAL_RCC_OscConfig+0x27c>)
 800131a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800131e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d013      	beq.n	8001350 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001328:	f7ff fc1e 	bl	8000b68 <HAL_GetTick>
 800132c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800132e:	e008      	b.n	8001342 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001330:	f7ff fc1a 	bl	8000b68 <HAL_GetTick>
 8001334:	4602      	mov	r2, r0
 8001336:	693b      	ldr	r3, [r7, #16]
 8001338:	1ad3      	subs	r3, r2, r3
 800133a:	2b64      	cmp	r3, #100	@ 0x64
 800133c:	d901      	bls.n	8001342 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800133e:	2303      	movs	r3, #3
 8001340:	e29e      	b.n	8001880 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001342:	4b6a      	ldr	r3, [pc, #424]	@ (80014ec <HAL_RCC_OscConfig+0x27c>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800134a:	2b00      	cmp	r3, #0
 800134c:	d0f0      	beq.n	8001330 <HAL_RCC_OscConfig+0xc0>
 800134e:	e014      	b.n	800137a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001350:	f7ff fc0a 	bl	8000b68 <HAL_GetTick>
 8001354:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001356:	e008      	b.n	800136a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001358:	f7ff fc06 	bl	8000b68 <HAL_GetTick>
 800135c:	4602      	mov	r2, r0
 800135e:	693b      	ldr	r3, [r7, #16]
 8001360:	1ad3      	subs	r3, r2, r3
 8001362:	2b64      	cmp	r3, #100	@ 0x64
 8001364:	d901      	bls.n	800136a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001366:	2303      	movs	r3, #3
 8001368:	e28a      	b.n	8001880 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800136a:	4b60      	ldr	r3, [pc, #384]	@ (80014ec <HAL_RCC_OscConfig+0x27c>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001372:	2b00      	cmp	r3, #0
 8001374:	d1f0      	bne.n	8001358 <HAL_RCC_OscConfig+0xe8>
 8001376:	e000      	b.n	800137a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001378:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f003 0302 	and.w	r3, r3, #2
 8001382:	2b00      	cmp	r3, #0
 8001384:	d075      	beq.n	8001472 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001386:	4b59      	ldr	r3, [pc, #356]	@ (80014ec <HAL_RCC_OscConfig+0x27c>)
 8001388:	689b      	ldr	r3, [r3, #8]
 800138a:	f003 030c 	and.w	r3, r3, #12
 800138e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001390:	4b56      	ldr	r3, [pc, #344]	@ (80014ec <HAL_RCC_OscConfig+0x27c>)
 8001392:	68db      	ldr	r3, [r3, #12]
 8001394:	f003 0303 	and.w	r3, r3, #3
 8001398:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800139a:	69bb      	ldr	r3, [r7, #24]
 800139c:	2b0c      	cmp	r3, #12
 800139e:	d102      	bne.n	80013a6 <HAL_RCC_OscConfig+0x136>
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	2b02      	cmp	r3, #2
 80013a4:	d002      	beq.n	80013ac <HAL_RCC_OscConfig+0x13c>
 80013a6:	69bb      	ldr	r3, [r7, #24]
 80013a8:	2b04      	cmp	r3, #4
 80013aa:	d11f      	bne.n	80013ec <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80013ac:	4b4f      	ldr	r3, [pc, #316]	@ (80014ec <HAL_RCC_OscConfig+0x27c>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d005      	beq.n	80013c4 <HAL_RCC_OscConfig+0x154>
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	68db      	ldr	r3, [r3, #12]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d101      	bne.n	80013c4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80013c0:	2301      	movs	r3, #1
 80013c2:	e25d      	b.n	8001880 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013c4:	4b49      	ldr	r3, [pc, #292]	@ (80014ec <HAL_RCC_OscConfig+0x27c>)
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	691b      	ldr	r3, [r3, #16]
 80013d0:	061b      	lsls	r3, r3, #24
 80013d2:	4946      	ldr	r1, [pc, #280]	@ (80014ec <HAL_RCC_OscConfig+0x27c>)
 80013d4:	4313      	orrs	r3, r2
 80013d6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80013d8:	4b45      	ldr	r3, [pc, #276]	@ (80014f0 <HAL_RCC_OscConfig+0x280>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4618      	mov	r0, r3
 80013de:	f7ff fb77 	bl	8000ad0 <HAL_InitTick>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d043      	beq.n	8001470 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80013e8:	2301      	movs	r3, #1
 80013ea:	e249      	b.n	8001880 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	68db      	ldr	r3, [r3, #12]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d023      	beq.n	800143c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013f4:	4b3d      	ldr	r3, [pc, #244]	@ (80014ec <HAL_RCC_OscConfig+0x27c>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4a3c      	ldr	r2, [pc, #240]	@ (80014ec <HAL_RCC_OscConfig+0x27c>)
 80013fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001400:	f7ff fbb2 	bl	8000b68 <HAL_GetTick>
 8001404:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001406:	e008      	b.n	800141a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001408:	f7ff fbae 	bl	8000b68 <HAL_GetTick>
 800140c:	4602      	mov	r2, r0
 800140e:	693b      	ldr	r3, [r7, #16]
 8001410:	1ad3      	subs	r3, r2, r3
 8001412:	2b02      	cmp	r3, #2
 8001414:	d901      	bls.n	800141a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001416:	2303      	movs	r3, #3
 8001418:	e232      	b.n	8001880 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800141a:	4b34      	ldr	r3, [pc, #208]	@ (80014ec <HAL_RCC_OscConfig+0x27c>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001422:	2b00      	cmp	r3, #0
 8001424:	d0f0      	beq.n	8001408 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001426:	4b31      	ldr	r3, [pc, #196]	@ (80014ec <HAL_RCC_OscConfig+0x27c>)
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	691b      	ldr	r3, [r3, #16]
 8001432:	061b      	lsls	r3, r3, #24
 8001434:	492d      	ldr	r1, [pc, #180]	@ (80014ec <HAL_RCC_OscConfig+0x27c>)
 8001436:	4313      	orrs	r3, r2
 8001438:	604b      	str	r3, [r1, #4]
 800143a:	e01a      	b.n	8001472 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800143c:	4b2b      	ldr	r3, [pc, #172]	@ (80014ec <HAL_RCC_OscConfig+0x27c>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4a2a      	ldr	r2, [pc, #168]	@ (80014ec <HAL_RCC_OscConfig+0x27c>)
 8001442:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001446:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001448:	f7ff fb8e 	bl	8000b68 <HAL_GetTick>
 800144c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800144e:	e008      	b.n	8001462 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001450:	f7ff fb8a 	bl	8000b68 <HAL_GetTick>
 8001454:	4602      	mov	r2, r0
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	1ad3      	subs	r3, r2, r3
 800145a:	2b02      	cmp	r3, #2
 800145c:	d901      	bls.n	8001462 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800145e:	2303      	movs	r3, #3
 8001460:	e20e      	b.n	8001880 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001462:	4b22      	ldr	r3, [pc, #136]	@ (80014ec <HAL_RCC_OscConfig+0x27c>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800146a:	2b00      	cmp	r3, #0
 800146c:	d1f0      	bne.n	8001450 <HAL_RCC_OscConfig+0x1e0>
 800146e:	e000      	b.n	8001472 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001470:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f003 0308 	and.w	r3, r3, #8
 800147a:	2b00      	cmp	r3, #0
 800147c:	d041      	beq.n	8001502 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	695b      	ldr	r3, [r3, #20]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d01c      	beq.n	80014c0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001486:	4b19      	ldr	r3, [pc, #100]	@ (80014ec <HAL_RCC_OscConfig+0x27c>)
 8001488:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800148c:	4a17      	ldr	r2, [pc, #92]	@ (80014ec <HAL_RCC_OscConfig+0x27c>)
 800148e:	f043 0301 	orr.w	r3, r3, #1
 8001492:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001496:	f7ff fb67 	bl	8000b68 <HAL_GetTick>
 800149a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800149c:	e008      	b.n	80014b0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800149e:	f7ff fb63 	bl	8000b68 <HAL_GetTick>
 80014a2:	4602      	mov	r2, r0
 80014a4:	693b      	ldr	r3, [r7, #16]
 80014a6:	1ad3      	subs	r3, r2, r3
 80014a8:	2b02      	cmp	r3, #2
 80014aa:	d901      	bls.n	80014b0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80014ac:	2303      	movs	r3, #3
 80014ae:	e1e7      	b.n	8001880 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80014b0:	4b0e      	ldr	r3, [pc, #56]	@ (80014ec <HAL_RCC_OscConfig+0x27c>)
 80014b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80014b6:	f003 0302 	and.w	r3, r3, #2
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d0ef      	beq.n	800149e <HAL_RCC_OscConfig+0x22e>
 80014be:	e020      	b.n	8001502 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014c0:	4b0a      	ldr	r3, [pc, #40]	@ (80014ec <HAL_RCC_OscConfig+0x27c>)
 80014c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80014c6:	4a09      	ldr	r2, [pc, #36]	@ (80014ec <HAL_RCC_OscConfig+0x27c>)
 80014c8:	f023 0301 	bic.w	r3, r3, #1
 80014cc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014d0:	f7ff fb4a 	bl	8000b68 <HAL_GetTick>
 80014d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80014d6:	e00d      	b.n	80014f4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014d8:	f7ff fb46 	bl	8000b68 <HAL_GetTick>
 80014dc:	4602      	mov	r2, r0
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	1ad3      	subs	r3, r2, r3
 80014e2:	2b02      	cmp	r3, #2
 80014e4:	d906      	bls.n	80014f4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80014e6:	2303      	movs	r3, #3
 80014e8:	e1ca      	b.n	8001880 <HAL_RCC_OscConfig+0x610>
 80014ea:	bf00      	nop
 80014ec:	40021000 	.word	0x40021000
 80014f0:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80014f4:	4b8c      	ldr	r3, [pc, #560]	@ (8001728 <HAL_RCC_OscConfig+0x4b8>)
 80014f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80014fa:	f003 0302 	and.w	r3, r3, #2
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d1ea      	bne.n	80014d8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f003 0304 	and.w	r3, r3, #4
 800150a:	2b00      	cmp	r3, #0
 800150c:	f000 80a6 	beq.w	800165c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001510:	2300      	movs	r3, #0
 8001512:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001514:	4b84      	ldr	r3, [pc, #528]	@ (8001728 <HAL_RCC_OscConfig+0x4b8>)
 8001516:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001518:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800151c:	2b00      	cmp	r3, #0
 800151e:	d101      	bne.n	8001524 <HAL_RCC_OscConfig+0x2b4>
 8001520:	2301      	movs	r3, #1
 8001522:	e000      	b.n	8001526 <HAL_RCC_OscConfig+0x2b6>
 8001524:	2300      	movs	r3, #0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d00d      	beq.n	8001546 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800152a:	4b7f      	ldr	r3, [pc, #508]	@ (8001728 <HAL_RCC_OscConfig+0x4b8>)
 800152c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800152e:	4a7e      	ldr	r2, [pc, #504]	@ (8001728 <HAL_RCC_OscConfig+0x4b8>)
 8001530:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001534:	6593      	str	r3, [r2, #88]	@ 0x58
 8001536:	4b7c      	ldr	r3, [pc, #496]	@ (8001728 <HAL_RCC_OscConfig+0x4b8>)
 8001538:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800153a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800153e:	60fb      	str	r3, [r7, #12]
 8001540:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001542:	2301      	movs	r3, #1
 8001544:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001546:	4b79      	ldr	r3, [pc, #484]	@ (800172c <HAL_RCC_OscConfig+0x4bc>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800154e:	2b00      	cmp	r3, #0
 8001550:	d118      	bne.n	8001584 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001552:	4b76      	ldr	r3, [pc, #472]	@ (800172c <HAL_RCC_OscConfig+0x4bc>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4a75      	ldr	r2, [pc, #468]	@ (800172c <HAL_RCC_OscConfig+0x4bc>)
 8001558:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800155c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800155e:	f7ff fb03 	bl	8000b68 <HAL_GetTick>
 8001562:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001564:	e008      	b.n	8001578 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001566:	f7ff faff 	bl	8000b68 <HAL_GetTick>
 800156a:	4602      	mov	r2, r0
 800156c:	693b      	ldr	r3, [r7, #16]
 800156e:	1ad3      	subs	r3, r2, r3
 8001570:	2b02      	cmp	r3, #2
 8001572:	d901      	bls.n	8001578 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001574:	2303      	movs	r3, #3
 8001576:	e183      	b.n	8001880 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001578:	4b6c      	ldr	r3, [pc, #432]	@ (800172c <HAL_RCC_OscConfig+0x4bc>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001580:	2b00      	cmp	r3, #0
 8001582:	d0f0      	beq.n	8001566 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	689b      	ldr	r3, [r3, #8]
 8001588:	2b01      	cmp	r3, #1
 800158a:	d108      	bne.n	800159e <HAL_RCC_OscConfig+0x32e>
 800158c:	4b66      	ldr	r3, [pc, #408]	@ (8001728 <HAL_RCC_OscConfig+0x4b8>)
 800158e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001592:	4a65      	ldr	r2, [pc, #404]	@ (8001728 <HAL_RCC_OscConfig+0x4b8>)
 8001594:	f043 0301 	orr.w	r3, r3, #1
 8001598:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800159c:	e024      	b.n	80015e8 <HAL_RCC_OscConfig+0x378>
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	689b      	ldr	r3, [r3, #8]
 80015a2:	2b05      	cmp	r3, #5
 80015a4:	d110      	bne.n	80015c8 <HAL_RCC_OscConfig+0x358>
 80015a6:	4b60      	ldr	r3, [pc, #384]	@ (8001728 <HAL_RCC_OscConfig+0x4b8>)
 80015a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80015ac:	4a5e      	ldr	r2, [pc, #376]	@ (8001728 <HAL_RCC_OscConfig+0x4b8>)
 80015ae:	f043 0304 	orr.w	r3, r3, #4
 80015b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80015b6:	4b5c      	ldr	r3, [pc, #368]	@ (8001728 <HAL_RCC_OscConfig+0x4b8>)
 80015b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80015bc:	4a5a      	ldr	r2, [pc, #360]	@ (8001728 <HAL_RCC_OscConfig+0x4b8>)
 80015be:	f043 0301 	orr.w	r3, r3, #1
 80015c2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80015c6:	e00f      	b.n	80015e8 <HAL_RCC_OscConfig+0x378>
 80015c8:	4b57      	ldr	r3, [pc, #348]	@ (8001728 <HAL_RCC_OscConfig+0x4b8>)
 80015ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80015ce:	4a56      	ldr	r2, [pc, #344]	@ (8001728 <HAL_RCC_OscConfig+0x4b8>)
 80015d0:	f023 0301 	bic.w	r3, r3, #1
 80015d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80015d8:	4b53      	ldr	r3, [pc, #332]	@ (8001728 <HAL_RCC_OscConfig+0x4b8>)
 80015da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80015de:	4a52      	ldr	r2, [pc, #328]	@ (8001728 <HAL_RCC_OscConfig+0x4b8>)
 80015e0:	f023 0304 	bic.w	r3, r3, #4
 80015e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	689b      	ldr	r3, [r3, #8]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d016      	beq.n	800161e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015f0:	f7ff faba 	bl	8000b68 <HAL_GetTick>
 80015f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80015f6:	e00a      	b.n	800160e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015f8:	f7ff fab6 	bl	8000b68 <HAL_GetTick>
 80015fc:	4602      	mov	r2, r0
 80015fe:	693b      	ldr	r3, [r7, #16]
 8001600:	1ad3      	subs	r3, r2, r3
 8001602:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001606:	4293      	cmp	r3, r2
 8001608:	d901      	bls.n	800160e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800160a:	2303      	movs	r3, #3
 800160c:	e138      	b.n	8001880 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800160e:	4b46      	ldr	r3, [pc, #280]	@ (8001728 <HAL_RCC_OscConfig+0x4b8>)
 8001610:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001614:	f003 0302 	and.w	r3, r3, #2
 8001618:	2b00      	cmp	r3, #0
 800161a:	d0ed      	beq.n	80015f8 <HAL_RCC_OscConfig+0x388>
 800161c:	e015      	b.n	800164a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800161e:	f7ff faa3 	bl	8000b68 <HAL_GetTick>
 8001622:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001624:	e00a      	b.n	800163c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001626:	f7ff fa9f 	bl	8000b68 <HAL_GetTick>
 800162a:	4602      	mov	r2, r0
 800162c:	693b      	ldr	r3, [r7, #16]
 800162e:	1ad3      	subs	r3, r2, r3
 8001630:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001634:	4293      	cmp	r3, r2
 8001636:	d901      	bls.n	800163c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001638:	2303      	movs	r3, #3
 800163a:	e121      	b.n	8001880 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800163c:	4b3a      	ldr	r3, [pc, #232]	@ (8001728 <HAL_RCC_OscConfig+0x4b8>)
 800163e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001642:	f003 0302 	and.w	r3, r3, #2
 8001646:	2b00      	cmp	r3, #0
 8001648:	d1ed      	bne.n	8001626 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800164a:	7ffb      	ldrb	r3, [r7, #31]
 800164c:	2b01      	cmp	r3, #1
 800164e:	d105      	bne.n	800165c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001650:	4b35      	ldr	r3, [pc, #212]	@ (8001728 <HAL_RCC_OscConfig+0x4b8>)
 8001652:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001654:	4a34      	ldr	r2, [pc, #208]	@ (8001728 <HAL_RCC_OscConfig+0x4b8>)
 8001656:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800165a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f003 0320 	and.w	r3, r3, #32
 8001664:	2b00      	cmp	r3, #0
 8001666:	d03c      	beq.n	80016e2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	699b      	ldr	r3, [r3, #24]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d01c      	beq.n	80016aa <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001670:	4b2d      	ldr	r3, [pc, #180]	@ (8001728 <HAL_RCC_OscConfig+0x4b8>)
 8001672:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001676:	4a2c      	ldr	r2, [pc, #176]	@ (8001728 <HAL_RCC_OscConfig+0x4b8>)
 8001678:	f043 0301 	orr.w	r3, r3, #1
 800167c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001680:	f7ff fa72 	bl	8000b68 <HAL_GetTick>
 8001684:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001686:	e008      	b.n	800169a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001688:	f7ff fa6e 	bl	8000b68 <HAL_GetTick>
 800168c:	4602      	mov	r2, r0
 800168e:	693b      	ldr	r3, [r7, #16]
 8001690:	1ad3      	subs	r3, r2, r3
 8001692:	2b02      	cmp	r3, #2
 8001694:	d901      	bls.n	800169a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001696:	2303      	movs	r3, #3
 8001698:	e0f2      	b.n	8001880 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800169a:	4b23      	ldr	r3, [pc, #140]	@ (8001728 <HAL_RCC_OscConfig+0x4b8>)
 800169c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80016a0:	f003 0302 	and.w	r3, r3, #2
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d0ef      	beq.n	8001688 <HAL_RCC_OscConfig+0x418>
 80016a8:	e01b      	b.n	80016e2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80016aa:	4b1f      	ldr	r3, [pc, #124]	@ (8001728 <HAL_RCC_OscConfig+0x4b8>)
 80016ac:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80016b0:	4a1d      	ldr	r2, [pc, #116]	@ (8001728 <HAL_RCC_OscConfig+0x4b8>)
 80016b2:	f023 0301 	bic.w	r3, r3, #1
 80016b6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016ba:	f7ff fa55 	bl	8000b68 <HAL_GetTick>
 80016be:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80016c0:	e008      	b.n	80016d4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80016c2:	f7ff fa51 	bl	8000b68 <HAL_GetTick>
 80016c6:	4602      	mov	r2, r0
 80016c8:	693b      	ldr	r3, [r7, #16]
 80016ca:	1ad3      	subs	r3, r2, r3
 80016cc:	2b02      	cmp	r3, #2
 80016ce:	d901      	bls.n	80016d4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80016d0:	2303      	movs	r3, #3
 80016d2:	e0d5      	b.n	8001880 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80016d4:	4b14      	ldr	r3, [pc, #80]	@ (8001728 <HAL_RCC_OscConfig+0x4b8>)
 80016d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80016da:	f003 0302 	and.w	r3, r3, #2
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d1ef      	bne.n	80016c2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	69db      	ldr	r3, [r3, #28]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	f000 80c9 	beq.w	800187e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80016ec:	4b0e      	ldr	r3, [pc, #56]	@ (8001728 <HAL_RCC_OscConfig+0x4b8>)
 80016ee:	689b      	ldr	r3, [r3, #8]
 80016f0:	f003 030c 	and.w	r3, r3, #12
 80016f4:	2b0c      	cmp	r3, #12
 80016f6:	f000 8083 	beq.w	8001800 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	69db      	ldr	r3, [r3, #28]
 80016fe:	2b02      	cmp	r3, #2
 8001700:	d15e      	bne.n	80017c0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001702:	4b09      	ldr	r3, [pc, #36]	@ (8001728 <HAL_RCC_OscConfig+0x4b8>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4a08      	ldr	r2, [pc, #32]	@ (8001728 <HAL_RCC_OscConfig+0x4b8>)
 8001708:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800170c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800170e:	f7ff fa2b 	bl	8000b68 <HAL_GetTick>
 8001712:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001714:	e00c      	b.n	8001730 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001716:	f7ff fa27 	bl	8000b68 <HAL_GetTick>
 800171a:	4602      	mov	r2, r0
 800171c:	693b      	ldr	r3, [r7, #16]
 800171e:	1ad3      	subs	r3, r2, r3
 8001720:	2b02      	cmp	r3, #2
 8001722:	d905      	bls.n	8001730 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001724:	2303      	movs	r3, #3
 8001726:	e0ab      	b.n	8001880 <HAL_RCC_OscConfig+0x610>
 8001728:	40021000 	.word	0x40021000
 800172c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001730:	4b55      	ldr	r3, [pc, #340]	@ (8001888 <HAL_RCC_OscConfig+0x618>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001738:	2b00      	cmp	r3, #0
 800173a:	d1ec      	bne.n	8001716 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800173c:	4b52      	ldr	r3, [pc, #328]	@ (8001888 <HAL_RCC_OscConfig+0x618>)
 800173e:	68da      	ldr	r2, [r3, #12]
 8001740:	4b52      	ldr	r3, [pc, #328]	@ (800188c <HAL_RCC_OscConfig+0x61c>)
 8001742:	4013      	ands	r3, r2
 8001744:	687a      	ldr	r2, [r7, #4]
 8001746:	6a11      	ldr	r1, [r2, #32]
 8001748:	687a      	ldr	r2, [r7, #4]
 800174a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800174c:	3a01      	subs	r2, #1
 800174e:	0112      	lsls	r2, r2, #4
 8001750:	4311      	orrs	r1, r2
 8001752:	687a      	ldr	r2, [r7, #4]
 8001754:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001756:	0212      	lsls	r2, r2, #8
 8001758:	4311      	orrs	r1, r2
 800175a:	687a      	ldr	r2, [r7, #4]
 800175c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800175e:	0852      	lsrs	r2, r2, #1
 8001760:	3a01      	subs	r2, #1
 8001762:	0552      	lsls	r2, r2, #21
 8001764:	4311      	orrs	r1, r2
 8001766:	687a      	ldr	r2, [r7, #4]
 8001768:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800176a:	0852      	lsrs	r2, r2, #1
 800176c:	3a01      	subs	r2, #1
 800176e:	0652      	lsls	r2, r2, #25
 8001770:	4311      	orrs	r1, r2
 8001772:	687a      	ldr	r2, [r7, #4]
 8001774:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001776:	06d2      	lsls	r2, r2, #27
 8001778:	430a      	orrs	r2, r1
 800177a:	4943      	ldr	r1, [pc, #268]	@ (8001888 <HAL_RCC_OscConfig+0x618>)
 800177c:	4313      	orrs	r3, r2
 800177e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001780:	4b41      	ldr	r3, [pc, #260]	@ (8001888 <HAL_RCC_OscConfig+0x618>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a40      	ldr	r2, [pc, #256]	@ (8001888 <HAL_RCC_OscConfig+0x618>)
 8001786:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800178a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800178c:	4b3e      	ldr	r3, [pc, #248]	@ (8001888 <HAL_RCC_OscConfig+0x618>)
 800178e:	68db      	ldr	r3, [r3, #12]
 8001790:	4a3d      	ldr	r2, [pc, #244]	@ (8001888 <HAL_RCC_OscConfig+0x618>)
 8001792:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001796:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001798:	f7ff f9e6 	bl	8000b68 <HAL_GetTick>
 800179c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800179e:	e008      	b.n	80017b2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017a0:	f7ff f9e2 	bl	8000b68 <HAL_GetTick>
 80017a4:	4602      	mov	r2, r0
 80017a6:	693b      	ldr	r3, [r7, #16]
 80017a8:	1ad3      	subs	r3, r2, r3
 80017aa:	2b02      	cmp	r3, #2
 80017ac:	d901      	bls.n	80017b2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80017ae:	2303      	movs	r3, #3
 80017b0:	e066      	b.n	8001880 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80017b2:	4b35      	ldr	r3, [pc, #212]	@ (8001888 <HAL_RCC_OscConfig+0x618>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d0f0      	beq.n	80017a0 <HAL_RCC_OscConfig+0x530>
 80017be:	e05e      	b.n	800187e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017c0:	4b31      	ldr	r3, [pc, #196]	@ (8001888 <HAL_RCC_OscConfig+0x618>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4a30      	ldr	r2, [pc, #192]	@ (8001888 <HAL_RCC_OscConfig+0x618>)
 80017c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80017ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017cc:	f7ff f9cc 	bl	8000b68 <HAL_GetTick>
 80017d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017d2:	e008      	b.n	80017e6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017d4:	f7ff f9c8 	bl	8000b68 <HAL_GetTick>
 80017d8:	4602      	mov	r2, r0
 80017da:	693b      	ldr	r3, [r7, #16]
 80017dc:	1ad3      	subs	r3, r2, r3
 80017de:	2b02      	cmp	r3, #2
 80017e0:	d901      	bls.n	80017e6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80017e2:	2303      	movs	r3, #3
 80017e4:	e04c      	b.n	8001880 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017e6:	4b28      	ldr	r3, [pc, #160]	@ (8001888 <HAL_RCC_OscConfig+0x618>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d1f0      	bne.n	80017d4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80017f2:	4b25      	ldr	r3, [pc, #148]	@ (8001888 <HAL_RCC_OscConfig+0x618>)
 80017f4:	68da      	ldr	r2, [r3, #12]
 80017f6:	4924      	ldr	r1, [pc, #144]	@ (8001888 <HAL_RCC_OscConfig+0x618>)
 80017f8:	4b25      	ldr	r3, [pc, #148]	@ (8001890 <HAL_RCC_OscConfig+0x620>)
 80017fa:	4013      	ands	r3, r2
 80017fc:	60cb      	str	r3, [r1, #12]
 80017fe:	e03e      	b.n	800187e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	69db      	ldr	r3, [r3, #28]
 8001804:	2b01      	cmp	r3, #1
 8001806:	d101      	bne.n	800180c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001808:	2301      	movs	r3, #1
 800180a:	e039      	b.n	8001880 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800180c:	4b1e      	ldr	r3, [pc, #120]	@ (8001888 <HAL_RCC_OscConfig+0x618>)
 800180e:	68db      	ldr	r3, [r3, #12]
 8001810:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001812:	697b      	ldr	r3, [r7, #20]
 8001814:	f003 0203 	and.w	r2, r3, #3
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	6a1b      	ldr	r3, [r3, #32]
 800181c:	429a      	cmp	r2, r3
 800181e:	d12c      	bne.n	800187a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800182a:	3b01      	subs	r3, #1
 800182c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800182e:	429a      	cmp	r2, r3
 8001830:	d123      	bne.n	800187a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001832:	697b      	ldr	r3, [r7, #20]
 8001834:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800183c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800183e:	429a      	cmp	r2, r3
 8001840:	d11b      	bne.n	800187a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800184c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800184e:	429a      	cmp	r2, r3
 8001850:	d113      	bne.n	800187a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001852:	697b      	ldr	r3, [r7, #20]
 8001854:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800185c:	085b      	lsrs	r3, r3, #1
 800185e:	3b01      	subs	r3, #1
 8001860:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001862:	429a      	cmp	r2, r3
 8001864:	d109      	bne.n	800187a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001866:	697b      	ldr	r3, [r7, #20]
 8001868:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001870:	085b      	lsrs	r3, r3, #1
 8001872:	3b01      	subs	r3, #1
 8001874:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001876:	429a      	cmp	r2, r3
 8001878:	d001      	beq.n	800187e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800187a:	2301      	movs	r3, #1
 800187c:	e000      	b.n	8001880 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800187e:	2300      	movs	r3, #0
}
 8001880:	4618      	mov	r0, r3
 8001882:	3720      	adds	r7, #32
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	40021000 	.word	0x40021000
 800188c:	019f800c 	.word	0x019f800c
 8001890:	feeefffc 	.word	0xfeeefffc

08001894 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b086      	sub	sp, #24
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
 800189c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800189e:	2300      	movs	r3, #0
 80018a0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d101      	bne.n	80018ac <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80018a8:	2301      	movs	r3, #1
 80018aa:	e11e      	b.n	8001aea <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80018ac:	4b91      	ldr	r3, [pc, #580]	@ (8001af4 <HAL_RCC_ClockConfig+0x260>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f003 030f 	and.w	r3, r3, #15
 80018b4:	683a      	ldr	r2, [r7, #0]
 80018b6:	429a      	cmp	r2, r3
 80018b8:	d910      	bls.n	80018dc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018ba:	4b8e      	ldr	r3, [pc, #568]	@ (8001af4 <HAL_RCC_ClockConfig+0x260>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f023 020f 	bic.w	r2, r3, #15
 80018c2:	498c      	ldr	r1, [pc, #560]	@ (8001af4 <HAL_RCC_ClockConfig+0x260>)
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	4313      	orrs	r3, r2
 80018c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018ca:	4b8a      	ldr	r3, [pc, #552]	@ (8001af4 <HAL_RCC_ClockConfig+0x260>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f003 030f 	and.w	r3, r3, #15
 80018d2:	683a      	ldr	r2, [r7, #0]
 80018d4:	429a      	cmp	r2, r3
 80018d6:	d001      	beq.n	80018dc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80018d8:	2301      	movs	r3, #1
 80018da:	e106      	b.n	8001aea <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f003 0301 	and.w	r3, r3, #1
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d073      	beq.n	80019d0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	2b03      	cmp	r3, #3
 80018ee:	d129      	bne.n	8001944 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018f0:	4b81      	ldr	r3, [pc, #516]	@ (8001af8 <HAL_RCC_ClockConfig+0x264>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d101      	bne.n	8001900 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80018fc:	2301      	movs	r3, #1
 80018fe:	e0f4      	b.n	8001aea <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001900:	f000 f966 	bl	8001bd0 <RCC_GetSysClockFreqFromPLLSource>
 8001904:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001906:	693b      	ldr	r3, [r7, #16]
 8001908:	4a7c      	ldr	r2, [pc, #496]	@ (8001afc <HAL_RCC_ClockConfig+0x268>)
 800190a:	4293      	cmp	r3, r2
 800190c:	d93f      	bls.n	800198e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800190e:	4b7a      	ldr	r3, [pc, #488]	@ (8001af8 <HAL_RCC_ClockConfig+0x264>)
 8001910:	689b      	ldr	r3, [r3, #8]
 8001912:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d009      	beq.n	800192e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001922:	2b00      	cmp	r3, #0
 8001924:	d033      	beq.n	800198e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800192a:	2b00      	cmp	r3, #0
 800192c:	d12f      	bne.n	800198e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800192e:	4b72      	ldr	r3, [pc, #456]	@ (8001af8 <HAL_RCC_ClockConfig+0x264>)
 8001930:	689b      	ldr	r3, [r3, #8]
 8001932:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001936:	4a70      	ldr	r2, [pc, #448]	@ (8001af8 <HAL_RCC_ClockConfig+0x264>)
 8001938:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800193c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800193e:	2380      	movs	r3, #128	@ 0x80
 8001940:	617b      	str	r3, [r7, #20]
 8001942:	e024      	b.n	800198e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	2b02      	cmp	r3, #2
 800194a:	d107      	bne.n	800195c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800194c:	4b6a      	ldr	r3, [pc, #424]	@ (8001af8 <HAL_RCC_ClockConfig+0x264>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001954:	2b00      	cmp	r3, #0
 8001956:	d109      	bne.n	800196c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001958:	2301      	movs	r3, #1
 800195a:	e0c6      	b.n	8001aea <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800195c:	4b66      	ldr	r3, [pc, #408]	@ (8001af8 <HAL_RCC_ClockConfig+0x264>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001964:	2b00      	cmp	r3, #0
 8001966:	d101      	bne.n	800196c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001968:	2301      	movs	r3, #1
 800196a:	e0be      	b.n	8001aea <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800196c:	f000 f8ce 	bl	8001b0c <HAL_RCC_GetSysClockFreq>
 8001970:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001972:	693b      	ldr	r3, [r7, #16]
 8001974:	4a61      	ldr	r2, [pc, #388]	@ (8001afc <HAL_RCC_ClockConfig+0x268>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d909      	bls.n	800198e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800197a:	4b5f      	ldr	r3, [pc, #380]	@ (8001af8 <HAL_RCC_ClockConfig+0x264>)
 800197c:	689b      	ldr	r3, [r3, #8]
 800197e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001982:	4a5d      	ldr	r2, [pc, #372]	@ (8001af8 <HAL_RCC_ClockConfig+0x264>)
 8001984:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001988:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800198a:	2380      	movs	r3, #128	@ 0x80
 800198c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800198e:	4b5a      	ldr	r3, [pc, #360]	@ (8001af8 <HAL_RCC_ClockConfig+0x264>)
 8001990:	689b      	ldr	r3, [r3, #8]
 8001992:	f023 0203 	bic.w	r2, r3, #3
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	4957      	ldr	r1, [pc, #348]	@ (8001af8 <HAL_RCC_ClockConfig+0x264>)
 800199c:	4313      	orrs	r3, r2
 800199e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80019a0:	f7ff f8e2 	bl	8000b68 <HAL_GetTick>
 80019a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019a6:	e00a      	b.n	80019be <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019a8:	f7ff f8de 	bl	8000b68 <HAL_GetTick>
 80019ac:	4602      	mov	r2, r0
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	1ad3      	subs	r3, r2, r3
 80019b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d901      	bls.n	80019be <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80019ba:	2303      	movs	r3, #3
 80019bc:	e095      	b.n	8001aea <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019be:	4b4e      	ldr	r3, [pc, #312]	@ (8001af8 <HAL_RCC_ClockConfig+0x264>)
 80019c0:	689b      	ldr	r3, [r3, #8]
 80019c2:	f003 020c 	and.w	r2, r3, #12
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	009b      	lsls	r3, r3, #2
 80019cc:	429a      	cmp	r2, r3
 80019ce:	d1eb      	bne.n	80019a8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f003 0302 	and.w	r3, r3, #2
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d023      	beq.n	8001a24 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f003 0304 	and.w	r3, r3, #4
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d005      	beq.n	80019f4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019e8:	4b43      	ldr	r3, [pc, #268]	@ (8001af8 <HAL_RCC_ClockConfig+0x264>)
 80019ea:	689b      	ldr	r3, [r3, #8]
 80019ec:	4a42      	ldr	r2, [pc, #264]	@ (8001af8 <HAL_RCC_ClockConfig+0x264>)
 80019ee:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80019f2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f003 0308 	and.w	r3, r3, #8
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d007      	beq.n	8001a10 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001a00:	4b3d      	ldr	r3, [pc, #244]	@ (8001af8 <HAL_RCC_ClockConfig+0x264>)
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001a08:	4a3b      	ldr	r2, [pc, #236]	@ (8001af8 <HAL_RCC_ClockConfig+0x264>)
 8001a0a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001a0e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a10:	4b39      	ldr	r3, [pc, #228]	@ (8001af8 <HAL_RCC_ClockConfig+0x264>)
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	689b      	ldr	r3, [r3, #8]
 8001a1c:	4936      	ldr	r1, [pc, #216]	@ (8001af8 <HAL_RCC_ClockConfig+0x264>)
 8001a1e:	4313      	orrs	r3, r2
 8001a20:	608b      	str	r3, [r1, #8]
 8001a22:	e008      	b.n	8001a36 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	2b80      	cmp	r3, #128	@ 0x80
 8001a28:	d105      	bne.n	8001a36 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001a2a:	4b33      	ldr	r3, [pc, #204]	@ (8001af8 <HAL_RCC_ClockConfig+0x264>)
 8001a2c:	689b      	ldr	r3, [r3, #8]
 8001a2e:	4a32      	ldr	r2, [pc, #200]	@ (8001af8 <HAL_RCC_ClockConfig+0x264>)
 8001a30:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001a34:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001a36:	4b2f      	ldr	r3, [pc, #188]	@ (8001af4 <HAL_RCC_ClockConfig+0x260>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f003 030f 	and.w	r3, r3, #15
 8001a3e:	683a      	ldr	r2, [r7, #0]
 8001a40:	429a      	cmp	r2, r3
 8001a42:	d21d      	bcs.n	8001a80 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a44:	4b2b      	ldr	r3, [pc, #172]	@ (8001af4 <HAL_RCC_ClockConfig+0x260>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f023 020f 	bic.w	r2, r3, #15
 8001a4c:	4929      	ldr	r1, [pc, #164]	@ (8001af4 <HAL_RCC_ClockConfig+0x260>)
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	4313      	orrs	r3, r2
 8001a52:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001a54:	f7ff f888 	bl	8000b68 <HAL_GetTick>
 8001a58:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a5a:	e00a      	b.n	8001a72 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a5c:	f7ff f884 	bl	8000b68 <HAL_GetTick>
 8001a60:	4602      	mov	r2, r0
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	1ad3      	subs	r3, r2, r3
 8001a66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d901      	bls.n	8001a72 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8001a6e:	2303      	movs	r3, #3
 8001a70:	e03b      	b.n	8001aea <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a72:	4b20      	ldr	r3, [pc, #128]	@ (8001af4 <HAL_RCC_ClockConfig+0x260>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f003 030f 	and.w	r3, r3, #15
 8001a7a:	683a      	ldr	r2, [r7, #0]
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d1ed      	bne.n	8001a5c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f003 0304 	and.w	r3, r3, #4
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d008      	beq.n	8001a9e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a8c:	4b1a      	ldr	r3, [pc, #104]	@ (8001af8 <HAL_RCC_ClockConfig+0x264>)
 8001a8e:	689b      	ldr	r3, [r3, #8]
 8001a90:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	4917      	ldr	r1, [pc, #92]	@ (8001af8 <HAL_RCC_ClockConfig+0x264>)
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f003 0308 	and.w	r3, r3, #8
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d009      	beq.n	8001abe <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001aaa:	4b13      	ldr	r3, [pc, #76]	@ (8001af8 <HAL_RCC_ClockConfig+0x264>)
 8001aac:	689b      	ldr	r3, [r3, #8]
 8001aae:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	691b      	ldr	r3, [r3, #16]
 8001ab6:	00db      	lsls	r3, r3, #3
 8001ab8:	490f      	ldr	r1, [pc, #60]	@ (8001af8 <HAL_RCC_ClockConfig+0x264>)
 8001aba:	4313      	orrs	r3, r2
 8001abc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001abe:	f000 f825 	bl	8001b0c <HAL_RCC_GetSysClockFreq>
 8001ac2:	4602      	mov	r2, r0
 8001ac4:	4b0c      	ldr	r3, [pc, #48]	@ (8001af8 <HAL_RCC_ClockConfig+0x264>)
 8001ac6:	689b      	ldr	r3, [r3, #8]
 8001ac8:	091b      	lsrs	r3, r3, #4
 8001aca:	f003 030f 	and.w	r3, r3, #15
 8001ace:	490c      	ldr	r1, [pc, #48]	@ (8001b00 <HAL_RCC_ClockConfig+0x26c>)
 8001ad0:	5ccb      	ldrb	r3, [r1, r3]
 8001ad2:	f003 031f 	and.w	r3, r3, #31
 8001ad6:	fa22 f303 	lsr.w	r3, r2, r3
 8001ada:	4a0a      	ldr	r2, [pc, #40]	@ (8001b04 <HAL_RCC_ClockConfig+0x270>)
 8001adc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001ade:	4b0a      	ldr	r3, [pc, #40]	@ (8001b08 <HAL_RCC_ClockConfig+0x274>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f7fe fff4 	bl	8000ad0 <HAL_InitTick>
 8001ae8:	4603      	mov	r3, r0
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3718      	adds	r7, #24
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	40022000 	.word	0x40022000
 8001af8:	40021000 	.word	0x40021000
 8001afc:	04c4b400 	.word	0x04c4b400
 8001b00:	08004114 	.word	0x08004114
 8001b04:	20000000 	.word	0x20000000
 8001b08:	20000004 	.word	0x20000004

08001b0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b087      	sub	sp, #28
 8001b10:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001b12:	4b2c      	ldr	r3, [pc, #176]	@ (8001bc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b14:	689b      	ldr	r3, [r3, #8]
 8001b16:	f003 030c 	and.w	r3, r3, #12
 8001b1a:	2b04      	cmp	r3, #4
 8001b1c:	d102      	bne.n	8001b24 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001b1e:	4b2a      	ldr	r3, [pc, #168]	@ (8001bc8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001b20:	613b      	str	r3, [r7, #16]
 8001b22:	e047      	b.n	8001bb4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001b24:	4b27      	ldr	r3, [pc, #156]	@ (8001bc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	f003 030c 	and.w	r3, r3, #12
 8001b2c:	2b08      	cmp	r3, #8
 8001b2e:	d102      	bne.n	8001b36 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001b30:	4b26      	ldr	r3, [pc, #152]	@ (8001bcc <HAL_RCC_GetSysClockFreq+0xc0>)
 8001b32:	613b      	str	r3, [r7, #16]
 8001b34:	e03e      	b.n	8001bb4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001b36:	4b23      	ldr	r3, [pc, #140]	@ (8001bc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b38:	689b      	ldr	r3, [r3, #8]
 8001b3a:	f003 030c 	and.w	r3, r3, #12
 8001b3e:	2b0c      	cmp	r3, #12
 8001b40:	d136      	bne.n	8001bb0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001b42:	4b20      	ldr	r3, [pc, #128]	@ (8001bc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b44:	68db      	ldr	r3, [r3, #12]
 8001b46:	f003 0303 	and.w	r3, r3, #3
 8001b4a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001b4c:	4b1d      	ldr	r3, [pc, #116]	@ (8001bc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b4e:	68db      	ldr	r3, [r3, #12]
 8001b50:	091b      	lsrs	r3, r3, #4
 8001b52:	f003 030f 	and.w	r3, r3, #15
 8001b56:	3301      	adds	r3, #1
 8001b58:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	2b03      	cmp	r3, #3
 8001b5e:	d10c      	bne.n	8001b7a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001b60:	4a1a      	ldr	r2, [pc, #104]	@ (8001bcc <HAL_RCC_GetSysClockFreq+0xc0>)
 8001b62:	68bb      	ldr	r3, [r7, #8]
 8001b64:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b68:	4a16      	ldr	r2, [pc, #88]	@ (8001bc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b6a:	68d2      	ldr	r2, [r2, #12]
 8001b6c:	0a12      	lsrs	r2, r2, #8
 8001b6e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001b72:	fb02 f303 	mul.w	r3, r2, r3
 8001b76:	617b      	str	r3, [r7, #20]
      break;
 8001b78:	e00c      	b.n	8001b94 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001b7a:	4a13      	ldr	r2, [pc, #76]	@ (8001bc8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001b7c:	68bb      	ldr	r3, [r7, #8]
 8001b7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b82:	4a10      	ldr	r2, [pc, #64]	@ (8001bc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b84:	68d2      	ldr	r2, [r2, #12]
 8001b86:	0a12      	lsrs	r2, r2, #8
 8001b88:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001b8c:	fb02 f303 	mul.w	r3, r2, r3
 8001b90:	617b      	str	r3, [r7, #20]
      break;
 8001b92:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001b94:	4b0b      	ldr	r3, [pc, #44]	@ (8001bc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b96:	68db      	ldr	r3, [r3, #12]
 8001b98:	0e5b      	lsrs	r3, r3, #25
 8001b9a:	f003 0303 	and.w	r3, r3, #3
 8001b9e:	3301      	adds	r3, #1
 8001ba0:	005b      	lsls	r3, r3, #1
 8001ba2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001ba4:	697a      	ldr	r2, [r7, #20]
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bac:	613b      	str	r3, [r7, #16]
 8001bae:	e001      	b.n	8001bb4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001bb4:	693b      	ldr	r3, [r7, #16]
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	371c      	adds	r7, #28
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	40021000 	.word	0x40021000
 8001bc8:	00f42400 	.word	0x00f42400
 8001bcc:	007a1200 	.word	0x007a1200

08001bd0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b087      	sub	sp, #28
 8001bd4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001bd6:	4b1e      	ldr	r3, [pc, #120]	@ (8001c50 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001bd8:	68db      	ldr	r3, [r3, #12]
 8001bda:	f003 0303 	and.w	r3, r3, #3
 8001bde:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001be0:	4b1b      	ldr	r3, [pc, #108]	@ (8001c50 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001be2:	68db      	ldr	r3, [r3, #12]
 8001be4:	091b      	lsrs	r3, r3, #4
 8001be6:	f003 030f 	and.w	r3, r3, #15
 8001bea:	3301      	adds	r3, #1
 8001bec:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001bee:	693b      	ldr	r3, [r7, #16]
 8001bf0:	2b03      	cmp	r3, #3
 8001bf2:	d10c      	bne.n	8001c0e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001bf4:	4a17      	ldr	r2, [pc, #92]	@ (8001c54 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bfc:	4a14      	ldr	r2, [pc, #80]	@ (8001c50 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001bfe:	68d2      	ldr	r2, [r2, #12]
 8001c00:	0a12      	lsrs	r2, r2, #8
 8001c02:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001c06:	fb02 f303 	mul.w	r3, r2, r3
 8001c0a:	617b      	str	r3, [r7, #20]
    break;
 8001c0c:	e00c      	b.n	8001c28 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001c0e:	4a12      	ldr	r2, [pc, #72]	@ (8001c58 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c16:	4a0e      	ldr	r2, [pc, #56]	@ (8001c50 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001c18:	68d2      	ldr	r2, [r2, #12]
 8001c1a:	0a12      	lsrs	r2, r2, #8
 8001c1c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001c20:	fb02 f303 	mul.w	r3, r2, r3
 8001c24:	617b      	str	r3, [r7, #20]
    break;
 8001c26:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001c28:	4b09      	ldr	r3, [pc, #36]	@ (8001c50 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001c2a:	68db      	ldr	r3, [r3, #12]
 8001c2c:	0e5b      	lsrs	r3, r3, #25
 8001c2e:	f003 0303 	and.w	r3, r3, #3
 8001c32:	3301      	adds	r3, #1
 8001c34:	005b      	lsls	r3, r3, #1
 8001c36:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001c38:	697a      	ldr	r2, [r7, #20]
 8001c3a:	68bb      	ldr	r3, [r7, #8]
 8001c3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c40:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8001c42:	687b      	ldr	r3, [r7, #4]
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	371c      	adds	r7, #28
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4e:	4770      	bx	lr
 8001c50:	40021000 	.word	0x40021000
 8001c54:	007a1200 	.word	0x007a1200
 8001c58:	00f42400 	.word	0x00f42400

08001c5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d101      	bne.n	8001c6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e049      	b.n	8001d02 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d106      	bne.n	8001c88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001c82:	6878      	ldr	r0, [r7, #4]
 8001c84:	f7fe fca2 	bl	80005cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2202      	movs	r2, #2
 8001c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681a      	ldr	r2, [r3, #0]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	3304      	adds	r3, #4
 8001c98:	4619      	mov	r1, r3
 8001c9a:	4610      	mov	r0, r2
 8001c9c:	f000 fd40 	bl	8002720 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2201      	movs	r2, #1
 8001cac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2201      	movs	r2, #1
 8001cb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2201      	movs	r2, #1
 8001cbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2201      	movs	r2, #1
 8001ccc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2201      	movs	r2, #1
 8001cdc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2201      	movs	r2, #1
 8001cec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001d00:	2300      	movs	r3, #0
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	3708      	adds	r7, #8
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}

08001d0a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001d0a:	b580      	push	{r7, lr}
 8001d0c:	b082      	sub	sp, #8
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d101      	bne.n	8001d1c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	e049      	b.n	8001db0 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d22:	b2db      	uxtb	r3, r3
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d106      	bne.n	8001d36 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001d30:	6878      	ldr	r0, [r7, #4]
 8001d32:	f000 f841 	bl	8001db8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2202      	movs	r2, #2
 8001d3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681a      	ldr	r2, [r3, #0]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	3304      	adds	r3, #4
 8001d46:	4619      	mov	r1, r3
 8001d48:	4610      	mov	r0, r2
 8001d4a:	f000 fce9 	bl	8002720 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	2201      	movs	r2, #1
 8001d52:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2201      	movs	r2, #1
 8001d5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2201      	movs	r2, #1
 8001d62:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	2201      	movs	r2, #1
 8001d6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2201      	movs	r2, #1
 8001d72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2201      	movs	r2, #1
 8001d7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2201      	movs	r2, #1
 8001d82:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2201      	movs	r2, #1
 8001d8a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2201      	movs	r2, #1
 8001d92:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2201      	movs	r2, #1
 8001d9a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2201      	movs	r2, #1
 8001da2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2201      	movs	r2, #1
 8001daa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001dae:	2300      	movs	r3, #0
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	3708      	adds	r7, #8
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}

08001db8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001db8:	b480      	push	{r7}
 8001dba:	b083      	sub	sp, #12
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8001dc0:	bf00      	nop
 8001dc2:	370c      	adds	r7, #12
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr

08001dcc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b084      	sub	sp, #16
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
 8001dd4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d109      	bne.n	8001df0 <HAL_TIM_PWM_Start+0x24>
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001de2:	b2db      	uxtb	r3, r3
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	bf14      	ite	ne
 8001de8:	2301      	movne	r3, #1
 8001dea:	2300      	moveq	r3, #0
 8001dec:	b2db      	uxtb	r3, r3
 8001dee:	e03c      	b.n	8001e6a <HAL_TIM_PWM_Start+0x9e>
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	2b04      	cmp	r3, #4
 8001df4:	d109      	bne.n	8001e0a <HAL_TIM_PWM_Start+0x3e>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8001dfc:	b2db      	uxtb	r3, r3
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	bf14      	ite	ne
 8001e02:	2301      	movne	r3, #1
 8001e04:	2300      	moveq	r3, #0
 8001e06:	b2db      	uxtb	r3, r3
 8001e08:	e02f      	b.n	8001e6a <HAL_TIM_PWM_Start+0x9e>
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	2b08      	cmp	r3, #8
 8001e0e:	d109      	bne.n	8001e24 <HAL_TIM_PWM_Start+0x58>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001e16:	b2db      	uxtb	r3, r3
 8001e18:	2b01      	cmp	r3, #1
 8001e1a:	bf14      	ite	ne
 8001e1c:	2301      	movne	r3, #1
 8001e1e:	2300      	moveq	r3, #0
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	e022      	b.n	8001e6a <HAL_TIM_PWM_Start+0x9e>
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	2b0c      	cmp	r3, #12
 8001e28:	d109      	bne.n	8001e3e <HAL_TIM_PWM_Start+0x72>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	2b01      	cmp	r3, #1
 8001e34:	bf14      	ite	ne
 8001e36:	2301      	movne	r3, #1
 8001e38:	2300      	moveq	r3, #0
 8001e3a:	b2db      	uxtb	r3, r3
 8001e3c:	e015      	b.n	8001e6a <HAL_TIM_PWM_Start+0x9e>
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	2b10      	cmp	r3, #16
 8001e42:	d109      	bne.n	8001e58 <HAL_TIM_PWM_Start+0x8c>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001e4a:	b2db      	uxtb	r3, r3
 8001e4c:	2b01      	cmp	r3, #1
 8001e4e:	bf14      	ite	ne
 8001e50:	2301      	movne	r3, #1
 8001e52:	2300      	moveq	r3, #0
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	e008      	b.n	8001e6a <HAL_TIM_PWM_Start+0x9e>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8001e5e:	b2db      	uxtb	r3, r3
 8001e60:	2b01      	cmp	r3, #1
 8001e62:	bf14      	ite	ne
 8001e64:	2301      	movne	r3, #1
 8001e66:	2300      	moveq	r3, #0
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	e0a6      	b.n	8001fc0 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d104      	bne.n	8001e82 <HAL_TIM_PWM_Start+0xb6>
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2202      	movs	r2, #2
 8001e7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001e80:	e023      	b.n	8001eca <HAL_TIM_PWM_Start+0xfe>
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	2b04      	cmp	r3, #4
 8001e86:	d104      	bne.n	8001e92 <HAL_TIM_PWM_Start+0xc6>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2202      	movs	r2, #2
 8001e8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001e90:	e01b      	b.n	8001eca <HAL_TIM_PWM_Start+0xfe>
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	2b08      	cmp	r3, #8
 8001e96:	d104      	bne.n	8001ea2 <HAL_TIM_PWM_Start+0xd6>
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2202      	movs	r2, #2
 8001e9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001ea0:	e013      	b.n	8001eca <HAL_TIM_PWM_Start+0xfe>
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	2b0c      	cmp	r3, #12
 8001ea6:	d104      	bne.n	8001eb2 <HAL_TIM_PWM_Start+0xe6>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2202      	movs	r2, #2
 8001eac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001eb0:	e00b      	b.n	8001eca <HAL_TIM_PWM_Start+0xfe>
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	2b10      	cmp	r3, #16
 8001eb6:	d104      	bne.n	8001ec2 <HAL_TIM_PWM_Start+0xf6>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2202      	movs	r2, #2
 8001ebc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001ec0:	e003      	b.n	8001eca <HAL_TIM_PWM_Start+0xfe>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2202      	movs	r2, #2
 8001ec6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	2201      	movs	r2, #1
 8001ed0:	6839      	ldr	r1, [r7, #0]
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f001 f89e 	bl	8003014 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a3a      	ldr	r2, [pc, #232]	@ (8001fc8 <HAL_TIM_PWM_Start+0x1fc>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d018      	beq.n	8001f14 <HAL_TIM_PWM_Start+0x148>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a39      	ldr	r2, [pc, #228]	@ (8001fcc <HAL_TIM_PWM_Start+0x200>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d013      	beq.n	8001f14 <HAL_TIM_PWM_Start+0x148>
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a37      	ldr	r2, [pc, #220]	@ (8001fd0 <HAL_TIM_PWM_Start+0x204>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d00e      	beq.n	8001f14 <HAL_TIM_PWM_Start+0x148>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4a36      	ldr	r2, [pc, #216]	@ (8001fd4 <HAL_TIM_PWM_Start+0x208>)
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d009      	beq.n	8001f14 <HAL_TIM_PWM_Start+0x148>
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a34      	ldr	r2, [pc, #208]	@ (8001fd8 <HAL_TIM_PWM_Start+0x20c>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d004      	beq.n	8001f14 <HAL_TIM_PWM_Start+0x148>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4a33      	ldr	r2, [pc, #204]	@ (8001fdc <HAL_TIM_PWM_Start+0x210>)
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d101      	bne.n	8001f18 <HAL_TIM_PWM_Start+0x14c>
 8001f14:	2301      	movs	r3, #1
 8001f16:	e000      	b.n	8001f1a <HAL_TIM_PWM_Start+0x14e>
 8001f18:	2300      	movs	r3, #0
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d007      	beq.n	8001f2e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001f2c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4a25      	ldr	r2, [pc, #148]	@ (8001fc8 <HAL_TIM_PWM_Start+0x1fc>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d022      	beq.n	8001f7e <HAL_TIM_PWM_Start+0x1b2>
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f40:	d01d      	beq.n	8001f7e <HAL_TIM_PWM_Start+0x1b2>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a26      	ldr	r2, [pc, #152]	@ (8001fe0 <HAL_TIM_PWM_Start+0x214>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d018      	beq.n	8001f7e <HAL_TIM_PWM_Start+0x1b2>
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a24      	ldr	r2, [pc, #144]	@ (8001fe4 <HAL_TIM_PWM_Start+0x218>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d013      	beq.n	8001f7e <HAL_TIM_PWM_Start+0x1b2>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4a23      	ldr	r2, [pc, #140]	@ (8001fe8 <HAL_TIM_PWM_Start+0x21c>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d00e      	beq.n	8001f7e <HAL_TIM_PWM_Start+0x1b2>
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a19      	ldr	r2, [pc, #100]	@ (8001fcc <HAL_TIM_PWM_Start+0x200>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d009      	beq.n	8001f7e <HAL_TIM_PWM_Start+0x1b2>
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4a18      	ldr	r2, [pc, #96]	@ (8001fd0 <HAL_TIM_PWM_Start+0x204>)
 8001f70:	4293      	cmp	r3, r2
 8001f72:	d004      	beq.n	8001f7e <HAL_TIM_PWM_Start+0x1b2>
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a18      	ldr	r2, [pc, #96]	@ (8001fdc <HAL_TIM_PWM_Start+0x210>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d115      	bne.n	8001faa <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	689a      	ldr	r2, [r3, #8]
 8001f84:	4b19      	ldr	r3, [pc, #100]	@ (8001fec <HAL_TIM_PWM_Start+0x220>)
 8001f86:	4013      	ands	r3, r2
 8001f88:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	2b06      	cmp	r3, #6
 8001f8e:	d015      	beq.n	8001fbc <HAL_TIM_PWM_Start+0x1f0>
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f96:	d011      	beq.n	8001fbc <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f042 0201 	orr.w	r2, r2, #1
 8001fa6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fa8:	e008      	b.n	8001fbc <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f042 0201 	orr.w	r2, r2, #1
 8001fb8:	601a      	str	r2, [r3, #0]
 8001fba:	e000      	b.n	8001fbe <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fbc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8001fbe:	2300      	movs	r3, #0
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	3710      	adds	r7, #16
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	40012c00 	.word	0x40012c00
 8001fcc:	40013400 	.word	0x40013400
 8001fd0:	40014000 	.word	0x40014000
 8001fd4:	40014400 	.word	0x40014400
 8001fd8:	40014800 	.word	0x40014800
 8001fdc:	40015000 	.word	0x40015000
 8001fe0:	40000400 	.word	0x40000400
 8001fe4:	40000800 	.word	0x40000800
 8001fe8:	40000c00 	.word	0x40000c00
 8001fec:	00010007 	.word	0x00010007

08001ff0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b084      	sub	sp, #16
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	68db      	ldr	r3, [r3, #12]
 8001ffe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	691b      	ldr	r3, [r3, #16]
 8002006:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002008:	68bb      	ldr	r3, [r7, #8]
 800200a:	f003 0302 	and.w	r3, r3, #2
 800200e:	2b00      	cmp	r3, #0
 8002010:	d020      	beq.n	8002054 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	f003 0302 	and.w	r3, r3, #2
 8002018:	2b00      	cmp	r3, #0
 800201a:	d01b      	beq.n	8002054 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f06f 0202 	mvn.w	r2, #2
 8002024:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2201      	movs	r2, #1
 800202a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	699b      	ldr	r3, [r3, #24]
 8002032:	f003 0303 	and.w	r3, r3, #3
 8002036:	2b00      	cmp	r3, #0
 8002038:	d003      	beq.n	8002042 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800203a:	6878      	ldr	r0, [r7, #4]
 800203c:	f000 fb52 	bl	80026e4 <HAL_TIM_IC_CaptureCallback>
 8002040:	e005      	b.n	800204e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002042:	6878      	ldr	r0, [r7, #4]
 8002044:	f000 fb44 	bl	80026d0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002048:	6878      	ldr	r0, [r7, #4]
 800204a:	f000 fb55 	bl	80026f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2200      	movs	r2, #0
 8002052:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002054:	68bb      	ldr	r3, [r7, #8]
 8002056:	f003 0304 	and.w	r3, r3, #4
 800205a:	2b00      	cmp	r3, #0
 800205c:	d020      	beq.n	80020a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	f003 0304 	and.w	r3, r3, #4
 8002064:	2b00      	cmp	r3, #0
 8002066:	d01b      	beq.n	80020a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f06f 0204 	mvn.w	r2, #4
 8002070:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2202      	movs	r2, #2
 8002076:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	699b      	ldr	r3, [r3, #24]
 800207e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002082:	2b00      	cmp	r3, #0
 8002084:	d003      	beq.n	800208e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	f000 fb2c 	bl	80026e4 <HAL_TIM_IC_CaptureCallback>
 800208c:	e005      	b.n	800209a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800208e:	6878      	ldr	r0, [r7, #4]
 8002090:	f000 fb1e 	bl	80026d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002094:	6878      	ldr	r0, [r7, #4]
 8002096:	f000 fb2f 	bl	80026f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2200      	movs	r2, #0
 800209e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	f003 0308 	and.w	r3, r3, #8
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d020      	beq.n	80020ec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	f003 0308 	and.w	r3, r3, #8
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d01b      	beq.n	80020ec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f06f 0208 	mvn.w	r2, #8
 80020bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2204      	movs	r2, #4
 80020c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	69db      	ldr	r3, [r3, #28]
 80020ca:	f003 0303 	and.w	r3, r3, #3
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d003      	beq.n	80020da <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020d2:	6878      	ldr	r0, [r7, #4]
 80020d4:	f000 fb06 	bl	80026e4 <HAL_TIM_IC_CaptureCallback>
 80020d8:	e005      	b.n	80020e6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f000 faf8 	bl	80026d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020e0:	6878      	ldr	r0, [r7, #4]
 80020e2:	f000 fb09 	bl	80026f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2200      	movs	r2, #0
 80020ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80020ec:	68bb      	ldr	r3, [r7, #8]
 80020ee:	f003 0310 	and.w	r3, r3, #16
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d020      	beq.n	8002138 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	f003 0310 	and.w	r3, r3, #16
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d01b      	beq.n	8002138 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f06f 0210 	mvn.w	r2, #16
 8002108:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2208      	movs	r2, #8
 800210e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	69db      	ldr	r3, [r3, #28]
 8002116:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800211a:	2b00      	cmp	r3, #0
 800211c:	d003      	beq.n	8002126 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800211e:	6878      	ldr	r0, [r7, #4]
 8002120:	f000 fae0 	bl	80026e4 <HAL_TIM_IC_CaptureCallback>
 8002124:	e005      	b.n	8002132 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002126:	6878      	ldr	r0, [r7, #4]
 8002128:	f000 fad2 	bl	80026d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800212c:	6878      	ldr	r0, [r7, #4]
 800212e:	f000 fae3 	bl	80026f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2200      	movs	r2, #0
 8002136:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002138:	68bb      	ldr	r3, [r7, #8]
 800213a:	f003 0301 	and.w	r3, r3, #1
 800213e:	2b00      	cmp	r3, #0
 8002140:	d00c      	beq.n	800215c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	f003 0301 	and.w	r3, r3, #1
 8002148:	2b00      	cmp	r3, #0
 800214a:	d007      	beq.n	800215c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f06f 0201 	mvn.w	r2, #1
 8002154:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	f7fe f89e 	bl	8000298 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002162:	2b00      	cmp	r3, #0
 8002164:	d104      	bne.n	8002170 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8002166:	68bb      	ldr	r3, [r7, #8]
 8002168:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800216c:	2b00      	cmp	r3, #0
 800216e:	d00c      	beq.n	800218a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002176:	2b00      	cmp	r3, #0
 8002178:	d007      	beq.n	800218a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8002182:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002184:	6878      	ldr	r0, [r7, #4]
 8002186:	f001 f961 	bl	800344c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800218a:	68bb      	ldr	r3, [r7, #8]
 800218c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002190:	2b00      	cmp	r3, #0
 8002192:	d00c      	beq.n	80021ae <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800219a:	2b00      	cmp	r3, #0
 800219c:	d007      	beq.n	80021ae <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80021a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80021a8:	6878      	ldr	r0, [r7, #4]
 80021aa:	f001 f959 	bl	8003460 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80021ae:	68bb      	ldr	r3, [r7, #8]
 80021b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d00c      	beq.n	80021d2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d007      	beq.n	80021d2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80021ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80021cc:	6878      	ldr	r0, [r7, #4]
 80021ce:	f000 fa9d 	bl	800270c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80021d2:	68bb      	ldr	r3, [r7, #8]
 80021d4:	f003 0320 	and.w	r3, r3, #32
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d00c      	beq.n	80021f6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	f003 0320 	and.w	r3, r3, #32
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d007      	beq.n	80021f6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f06f 0220 	mvn.w	r2, #32
 80021ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80021f0:	6878      	ldr	r0, [r7, #4]
 80021f2:	f001 f921 	bl	8003438 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d00c      	beq.n	800221a <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002206:	2b00      	cmp	r3, #0
 8002208:	d007      	beq.n	800221a <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8002212:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8002214:	6878      	ldr	r0, [r7, #4]
 8002216:	f001 f92d 	bl	8003474 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800221a:	68bb      	ldr	r3, [r7, #8]
 800221c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002220:	2b00      	cmp	r3, #0
 8002222:	d00c      	beq.n	800223e <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800222a:	2b00      	cmp	r3, #0
 800222c:	d007      	beq.n	800223e <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8002236:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8002238:	6878      	ldr	r0, [r7, #4]
 800223a:	f001 f925 	bl	8003488 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002244:	2b00      	cmp	r3, #0
 8002246:	d00c      	beq.n	8002262 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800224e:	2b00      	cmp	r3, #0
 8002250:	d007      	beq.n	8002262 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800225a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800225c:	6878      	ldr	r0, [r7, #4]
 800225e:	f001 f91d 	bl	800349c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002268:	2b00      	cmp	r3, #0
 800226a:	d00c      	beq.n	8002286 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d007      	beq.n	8002286 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800227e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8002280:	6878      	ldr	r0, [r7, #4]
 8002282:	f001 f915 	bl	80034b0 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002286:	bf00      	nop
 8002288:	3710      	adds	r7, #16
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
	...

08002290 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b086      	sub	sp, #24
 8002294:	af00      	add	r7, sp, #0
 8002296:	60f8      	str	r0, [r7, #12]
 8002298:	60b9      	str	r1, [r7, #8]
 800229a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800229c:	2300      	movs	r3, #0
 800229e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	d101      	bne.n	80022ae <HAL_TIM_PWM_ConfigChannel+0x1e>
 80022aa:	2302      	movs	r3, #2
 80022ac:	e0ff      	b.n	80024ae <HAL_TIM_PWM_ConfigChannel+0x21e>
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	2201      	movs	r2, #1
 80022b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2b14      	cmp	r3, #20
 80022ba:	f200 80f0 	bhi.w	800249e <HAL_TIM_PWM_ConfigChannel+0x20e>
 80022be:	a201      	add	r2, pc, #4	@ (adr r2, 80022c4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80022c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022c4:	08002319 	.word	0x08002319
 80022c8:	0800249f 	.word	0x0800249f
 80022cc:	0800249f 	.word	0x0800249f
 80022d0:	0800249f 	.word	0x0800249f
 80022d4:	08002359 	.word	0x08002359
 80022d8:	0800249f 	.word	0x0800249f
 80022dc:	0800249f 	.word	0x0800249f
 80022e0:	0800249f 	.word	0x0800249f
 80022e4:	0800239b 	.word	0x0800239b
 80022e8:	0800249f 	.word	0x0800249f
 80022ec:	0800249f 	.word	0x0800249f
 80022f0:	0800249f 	.word	0x0800249f
 80022f4:	080023db 	.word	0x080023db
 80022f8:	0800249f 	.word	0x0800249f
 80022fc:	0800249f 	.word	0x0800249f
 8002300:	0800249f 	.word	0x0800249f
 8002304:	0800241d 	.word	0x0800241d
 8002308:	0800249f 	.word	0x0800249f
 800230c:	0800249f 	.word	0x0800249f
 8002310:	0800249f 	.word	0x0800249f
 8002314:	0800245d 	.word	0x0800245d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	68b9      	ldr	r1, [r7, #8]
 800231e:	4618      	mov	r0, r3
 8002320:	f000 fab2 	bl	8002888 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	699a      	ldr	r2, [r3, #24]
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f042 0208 	orr.w	r2, r2, #8
 8002332:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	699a      	ldr	r2, [r3, #24]
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f022 0204 	bic.w	r2, r2, #4
 8002342:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	6999      	ldr	r1, [r3, #24]
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	691a      	ldr	r2, [r3, #16]
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	430a      	orrs	r2, r1
 8002354:	619a      	str	r2, [r3, #24]
      break;
 8002356:	e0a5      	b.n	80024a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	68b9      	ldr	r1, [r7, #8]
 800235e:	4618      	mov	r0, r3
 8002360:	f000 fb2c 	bl	80029bc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	699a      	ldr	r2, [r3, #24]
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002372:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	699a      	ldr	r2, [r3, #24]
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002382:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	6999      	ldr	r1, [r3, #24]
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	691b      	ldr	r3, [r3, #16]
 800238e:	021a      	lsls	r2, r3, #8
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	430a      	orrs	r2, r1
 8002396:	619a      	str	r2, [r3, #24]
      break;
 8002398:	e084      	b.n	80024a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	68b9      	ldr	r1, [r7, #8]
 80023a0:	4618      	mov	r0, r3
 80023a2:	f000 fb9f 	bl	8002ae4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	69da      	ldr	r2, [r3, #28]
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f042 0208 	orr.w	r2, r2, #8
 80023b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	69da      	ldr	r2, [r3, #28]
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f022 0204 	bic.w	r2, r2, #4
 80023c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	69d9      	ldr	r1, [r3, #28]
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	691a      	ldr	r2, [r3, #16]
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	430a      	orrs	r2, r1
 80023d6:	61da      	str	r2, [r3, #28]
      break;
 80023d8:	e064      	b.n	80024a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	68b9      	ldr	r1, [r7, #8]
 80023e0:	4618      	mov	r0, r3
 80023e2:	f000 fc11 	bl	8002c08 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	69da      	ldr	r2, [r3, #28]
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80023f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	69da      	ldr	r2, [r3, #28]
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002404:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	69d9      	ldr	r1, [r3, #28]
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	691b      	ldr	r3, [r3, #16]
 8002410:	021a      	lsls	r2, r3, #8
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	430a      	orrs	r2, r1
 8002418:	61da      	str	r2, [r3, #28]
      break;
 800241a:	e043      	b.n	80024a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	68b9      	ldr	r1, [r7, #8]
 8002422:	4618      	mov	r0, r3
 8002424:	f000 fc84 	bl	8002d30 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f042 0208 	orr.w	r2, r2, #8
 8002436:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f022 0204 	bic.w	r2, r2, #4
 8002446:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	691a      	ldr	r2, [r3, #16]
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	430a      	orrs	r2, r1
 8002458:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800245a:	e023      	b.n	80024a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	68b9      	ldr	r1, [r7, #8]
 8002462:	4618      	mov	r0, r3
 8002464:	f000 fcce 	bl	8002e04 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002476:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002486:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	691b      	ldr	r3, [r3, #16]
 8002492:	021a      	lsls	r2, r3, #8
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	430a      	orrs	r2, r1
 800249a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800249c:	e002      	b.n	80024a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	75fb      	strb	r3, [r7, #23]
      break;
 80024a2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	2200      	movs	r2, #0
 80024a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80024ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	3718      	adds	r7, #24
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop

080024b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b084      	sub	sp, #16
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
 80024c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80024c2:	2300      	movs	r3, #0
 80024c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80024cc:	2b01      	cmp	r3, #1
 80024ce:	d101      	bne.n	80024d4 <HAL_TIM_ConfigClockSource+0x1c>
 80024d0:	2302      	movs	r3, #2
 80024d2:	e0ee      	b.n	80026b2 <HAL_TIM_ConfigClockSource+0x1fa>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2201      	movs	r2, #1
 80024d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2202      	movs	r2, #2
 80024e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80024f2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80024f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80024fe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	68ba      	ldr	r2, [r7, #8]
 8002506:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a6b      	ldr	r2, [pc, #428]	@ (80026bc <HAL_TIM_ConfigClockSource+0x204>)
 800250e:	4293      	cmp	r3, r2
 8002510:	f000 80b9 	beq.w	8002686 <HAL_TIM_ConfigClockSource+0x1ce>
 8002514:	4a69      	ldr	r2, [pc, #420]	@ (80026bc <HAL_TIM_ConfigClockSource+0x204>)
 8002516:	4293      	cmp	r3, r2
 8002518:	f200 80be 	bhi.w	8002698 <HAL_TIM_ConfigClockSource+0x1e0>
 800251c:	4a68      	ldr	r2, [pc, #416]	@ (80026c0 <HAL_TIM_ConfigClockSource+0x208>)
 800251e:	4293      	cmp	r3, r2
 8002520:	f000 80b1 	beq.w	8002686 <HAL_TIM_ConfigClockSource+0x1ce>
 8002524:	4a66      	ldr	r2, [pc, #408]	@ (80026c0 <HAL_TIM_ConfigClockSource+0x208>)
 8002526:	4293      	cmp	r3, r2
 8002528:	f200 80b6 	bhi.w	8002698 <HAL_TIM_ConfigClockSource+0x1e0>
 800252c:	4a65      	ldr	r2, [pc, #404]	@ (80026c4 <HAL_TIM_ConfigClockSource+0x20c>)
 800252e:	4293      	cmp	r3, r2
 8002530:	f000 80a9 	beq.w	8002686 <HAL_TIM_ConfigClockSource+0x1ce>
 8002534:	4a63      	ldr	r2, [pc, #396]	@ (80026c4 <HAL_TIM_ConfigClockSource+0x20c>)
 8002536:	4293      	cmp	r3, r2
 8002538:	f200 80ae 	bhi.w	8002698 <HAL_TIM_ConfigClockSource+0x1e0>
 800253c:	4a62      	ldr	r2, [pc, #392]	@ (80026c8 <HAL_TIM_ConfigClockSource+0x210>)
 800253e:	4293      	cmp	r3, r2
 8002540:	f000 80a1 	beq.w	8002686 <HAL_TIM_ConfigClockSource+0x1ce>
 8002544:	4a60      	ldr	r2, [pc, #384]	@ (80026c8 <HAL_TIM_ConfigClockSource+0x210>)
 8002546:	4293      	cmp	r3, r2
 8002548:	f200 80a6 	bhi.w	8002698 <HAL_TIM_ConfigClockSource+0x1e0>
 800254c:	4a5f      	ldr	r2, [pc, #380]	@ (80026cc <HAL_TIM_ConfigClockSource+0x214>)
 800254e:	4293      	cmp	r3, r2
 8002550:	f000 8099 	beq.w	8002686 <HAL_TIM_ConfigClockSource+0x1ce>
 8002554:	4a5d      	ldr	r2, [pc, #372]	@ (80026cc <HAL_TIM_ConfigClockSource+0x214>)
 8002556:	4293      	cmp	r3, r2
 8002558:	f200 809e 	bhi.w	8002698 <HAL_TIM_ConfigClockSource+0x1e0>
 800255c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8002560:	f000 8091 	beq.w	8002686 <HAL_TIM_ConfigClockSource+0x1ce>
 8002564:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8002568:	f200 8096 	bhi.w	8002698 <HAL_TIM_ConfigClockSource+0x1e0>
 800256c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002570:	f000 8089 	beq.w	8002686 <HAL_TIM_ConfigClockSource+0x1ce>
 8002574:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002578:	f200 808e 	bhi.w	8002698 <HAL_TIM_ConfigClockSource+0x1e0>
 800257c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002580:	d03e      	beq.n	8002600 <HAL_TIM_ConfigClockSource+0x148>
 8002582:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002586:	f200 8087 	bhi.w	8002698 <HAL_TIM_ConfigClockSource+0x1e0>
 800258a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800258e:	f000 8086 	beq.w	800269e <HAL_TIM_ConfigClockSource+0x1e6>
 8002592:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002596:	d87f      	bhi.n	8002698 <HAL_TIM_ConfigClockSource+0x1e0>
 8002598:	2b70      	cmp	r3, #112	@ 0x70
 800259a:	d01a      	beq.n	80025d2 <HAL_TIM_ConfigClockSource+0x11a>
 800259c:	2b70      	cmp	r3, #112	@ 0x70
 800259e:	d87b      	bhi.n	8002698 <HAL_TIM_ConfigClockSource+0x1e0>
 80025a0:	2b60      	cmp	r3, #96	@ 0x60
 80025a2:	d050      	beq.n	8002646 <HAL_TIM_ConfigClockSource+0x18e>
 80025a4:	2b60      	cmp	r3, #96	@ 0x60
 80025a6:	d877      	bhi.n	8002698 <HAL_TIM_ConfigClockSource+0x1e0>
 80025a8:	2b50      	cmp	r3, #80	@ 0x50
 80025aa:	d03c      	beq.n	8002626 <HAL_TIM_ConfigClockSource+0x16e>
 80025ac:	2b50      	cmp	r3, #80	@ 0x50
 80025ae:	d873      	bhi.n	8002698 <HAL_TIM_ConfigClockSource+0x1e0>
 80025b0:	2b40      	cmp	r3, #64	@ 0x40
 80025b2:	d058      	beq.n	8002666 <HAL_TIM_ConfigClockSource+0x1ae>
 80025b4:	2b40      	cmp	r3, #64	@ 0x40
 80025b6:	d86f      	bhi.n	8002698 <HAL_TIM_ConfigClockSource+0x1e0>
 80025b8:	2b30      	cmp	r3, #48	@ 0x30
 80025ba:	d064      	beq.n	8002686 <HAL_TIM_ConfigClockSource+0x1ce>
 80025bc:	2b30      	cmp	r3, #48	@ 0x30
 80025be:	d86b      	bhi.n	8002698 <HAL_TIM_ConfigClockSource+0x1e0>
 80025c0:	2b20      	cmp	r3, #32
 80025c2:	d060      	beq.n	8002686 <HAL_TIM_ConfigClockSource+0x1ce>
 80025c4:	2b20      	cmp	r3, #32
 80025c6:	d867      	bhi.n	8002698 <HAL_TIM_ConfigClockSource+0x1e0>
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d05c      	beq.n	8002686 <HAL_TIM_ConfigClockSource+0x1ce>
 80025cc:	2b10      	cmp	r3, #16
 80025ce:	d05a      	beq.n	8002686 <HAL_TIM_ConfigClockSource+0x1ce>
 80025d0:	e062      	b.n	8002698 <HAL_TIM_ConfigClockSource+0x1e0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80025e2:	f000 fcf7 	bl	8002fd4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80025f4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	68ba      	ldr	r2, [r7, #8]
 80025fc:	609a      	str	r2, [r3, #8]
      break;
 80025fe:	e04f      	b.n	80026a0 <HAL_TIM_ConfigClockSource+0x1e8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002610:	f000 fce0 	bl	8002fd4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	689a      	ldr	r2, [r3, #8]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002622:	609a      	str	r2, [r3, #8]
      break;
 8002624:	e03c      	b.n	80026a0 <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002632:	461a      	mov	r2, r3
 8002634:	f000 fc52 	bl	8002edc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	2150      	movs	r1, #80	@ 0x50
 800263e:	4618      	mov	r0, r3
 8002640:	f000 fcab 	bl	8002f9a <TIM_ITRx_SetConfig>
      break;
 8002644:	e02c      	b.n	80026a0 <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002652:	461a      	mov	r2, r3
 8002654:	f000 fc71 	bl	8002f3a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	2160      	movs	r1, #96	@ 0x60
 800265e:	4618      	mov	r0, r3
 8002660:	f000 fc9b 	bl	8002f9a <TIM_ITRx_SetConfig>
      break;
 8002664:	e01c      	b.n	80026a0 <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002672:	461a      	mov	r2, r3
 8002674:	f000 fc32 	bl	8002edc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	2140      	movs	r1, #64	@ 0x40
 800267e:	4618      	mov	r0, r3
 8002680:	f000 fc8b 	bl	8002f9a <TIM_ITRx_SetConfig>
      break;
 8002684:	e00c      	b.n	80026a0 <HAL_TIM_ConfigClockSource+0x1e8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681a      	ldr	r2, [r3, #0]
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4619      	mov	r1, r3
 8002690:	4610      	mov	r0, r2
 8002692:	f000 fc82 	bl	8002f9a <TIM_ITRx_SetConfig>
      break;
 8002696:	e003      	b.n	80026a0 <HAL_TIM_ConfigClockSource+0x1e8>
    }

    default:
      status = HAL_ERROR;
 8002698:	2301      	movs	r3, #1
 800269a:	73fb      	strb	r3, [r7, #15]
      break;
 800269c:	e000      	b.n	80026a0 <HAL_TIM_ConfigClockSource+0x1e8>
      break;
 800269e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2201      	movs	r2, #1
 80026a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2200      	movs	r2, #0
 80026ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80026b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	3710      	adds	r7, #16
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	00100070 	.word	0x00100070
 80026c0:	00100050 	.word	0x00100050
 80026c4:	00100040 	.word	0x00100040
 80026c8:	00100030 	.word	0x00100030
 80026cc:	00100020 	.word	0x00100020

080026d0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b083      	sub	sp, #12
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80026d8:	bf00      	nop
 80026da:	370c      	adds	r7, #12
 80026dc:	46bd      	mov	sp, r7
 80026de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e2:	4770      	bx	lr

080026e4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b083      	sub	sp, #12
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80026ec:	bf00      	nop
 80026ee:	370c      	adds	r7, #12
 80026f0:	46bd      	mov	sp, r7
 80026f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f6:	4770      	bx	lr

080026f8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002700:	bf00      	nop
 8002702:	370c      	adds	r7, #12
 8002704:	46bd      	mov	sp, r7
 8002706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270a:	4770      	bx	lr

0800270c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800270c:	b480      	push	{r7}
 800270e:	b083      	sub	sp, #12
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002714:	bf00      	nop
 8002716:	370c      	adds	r7, #12
 8002718:	46bd      	mov	sp, r7
 800271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271e:	4770      	bx	lr

08002720 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002720:	b480      	push	{r7}
 8002722:	b085      	sub	sp, #20
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
 8002728:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	4a4c      	ldr	r2, [pc, #304]	@ (8002864 <TIM_Base_SetConfig+0x144>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d017      	beq.n	8002768 <TIM_Base_SetConfig+0x48>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800273e:	d013      	beq.n	8002768 <TIM_Base_SetConfig+0x48>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	4a49      	ldr	r2, [pc, #292]	@ (8002868 <TIM_Base_SetConfig+0x148>)
 8002744:	4293      	cmp	r3, r2
 8002746:	d00f      	beq.n	8002768 <TIM_Base_SetConfig+0x48>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	4a48      	ldr	r2, [pc, #288]	@ (800286c <TIM_Base_SetConfig+0x14c>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d00b      	beq.n	8002768 <TIM_Base_SetConfig+0x48>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	4a47      	ldr	r2, [pc, #284]	@ (8002870 <TIM_Base_SetConfig+0x150>)
 8002754:	4293      	cmp	r3, r2
 8002756:	d007      	beq.n	8002768 <TIM_Base_SetConfig+0x48>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	4a46      	ldr	r2, [pc, #280]	@ (8002874 <TIM_Base_SetConfig+0x154>)
 800275c:	4293      	cmp	r3, r2
 800275e:	d003      	beq.n	8002768 <TIM_Base_SetConfig+0x48>
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	4a45      	ldr	r2, [pc, #276]	@ (8002878 <TIM_Base_SetConfig+0x158>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d108      	bne.n	800277a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800276e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	68fa      	ldr	r2, [r7, #12]
 8002776:	4313      	orrs	r3, r2
 8002778:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	4a39      	ldr	r2, [pc, #228]	@ (8002864 <TIM_Base_SetConfig+0x144>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d023      	beq.n	80027ca <TIM_Base_SetConfig+0xaa>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002788:	d01f      	beq.n	80027ca <TIM_Base_SetConfig+0xaa>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	4a36      	ldr	r2, [pc, #216]	@ (8002868 <TIM_Base_SetConfig+0x148>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d01b      	beq.n	80027ca <TIM_Base_SetConfig+0xaa>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	4a35      	ldr	r2, [pc, #212]	@ (800286c <TIM_Base_SetConfig+0x14c>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d017      	beq.n	80027ca <TIM_Base_SetConfig+0xaa>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	4a34      	ldr	r2, [pc, #208]	@ (8002870 <TIM_Base_SetConfig+0x150>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d013      	beq.n	80027ca <TIM_Base_SetConfig+0xaa>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	4a33      	ldr	r2, [pc, #204]	@ (8002874 <TIM_Base_SetConfig+0x154>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d00f      	beq.n	80027ca <TIM_Base_SetConfig+0xaa>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	4a33      	ldr	r2, [pc, #204]	@ (800287c <TIM_Base_SetConfig+0x15c>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d00b      	beq.n	80027ca <TIM_Base_SetConfig+0xaa>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	4a32      	ldr	r2, [pc, #200]	@ (8002880 <TIM_Base_SetConfig+0x160>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d007      	beq.n	80027ca <TIM_Base_SetConfig+0xaa>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	4a31      	ldr	r2, [pc, #196]	@ (8002884 <TIM_Base_SetConfig+0x164>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d003      	beq.n	80027ca <TIM_Base_SetConfig+0xaa>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	4a2c      	ldr	r2, [pc, #176]	@ (8002878 <TIM_Base_SetConfig+0x158>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d108      	bne.n	80027dc <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80027d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	68db      	ldr	r3, [r3, #12]
 80027d6:	68fa      	ldr	r2, [r7, #12]
 80027d8:	4313      	orrs	r3, r2
 80027da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	695b      	ldr	r3, [r3, #20]
 80027e6:	4313      	orrs	r3, r2
 80027e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	68fa      	ldr	r2, [r7, #12]
 80027ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	689a      	ldr	r2, [r3, #8]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	4a18      	ldr	r2, [pc, #96]	@ (8002864 <TIM_Base_SetConfig+0x144>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d013      	beq.n	8002830 <TIM_Base_SetConfig+0x110>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	4a1a      	ldr	r2, [pc, #104]	@ (8002874 <TIM_Base_SetConfig+0x154>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d00f      	beq.n	8002830 <TIM_Base_SetConfig+0x110>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	4a1a      	ldr	r2, [pc, #104]	@ (800287c <TIM_Base_SetConfig+0x15c>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d00b      	beq.n	8002830 <TIM_Base_SetConfig+0x110>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	4a19      	ldr	r2, [pc, #100]	@ (8002880 <TIM_Base_SetConfig+0x160>)
 800281c:	4293      	cmp	r3, r2
 800281e:	d007      	beq.n	8002830 <TIM_Base_SetConfig+0x110>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	4a18      	ldr	r2, [pc, #96]	@ (8002884 <TIM_Base_SetConfig+0x164>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d003      	beq.n	8002830 <TIM_Base_SetConfig+0x110>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	4a13      	ldr	r2, [pc, #76]	@ (8002878 <TIM_Base_SetConfig+0x158>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d103      	bne.n	8002838 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	691a      	ldr	r2, [r3, #16]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2201      	movs	r2, #1
 800283c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	691b      	ldr	r3, [r3, #16]
 8002842:	f003 0301 	and.w	r3, r3, #1
 8002846:	2b01      	cmp	r3, #1
 8002848:	d105      	bne.n	8002856 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	691b      	ldr	r3, [r3, #16]
 800284e:	f023 0201 	bic.w	r2, r3, #1
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	611a      	str	r2, [r3, #16]
  }
}
 8002856:	bf00      	nop
 8002858:	3714      	adds	r7, #20
 800285a:	46bd      	mov	sp, r7
 800285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002860:	4770      	bx	lr
 8002862:	bf00      	nop
 8002864:	40012c00 	.word	0x40012c00
 8002868:	40000400 	.word	0x40000400
 800286c:	40000800 	.word	0x40000800
 8002870:	40000c00 	.word	0x40000c00
 8002874:	40013400 	.word	0x40013400
 8002878:	40015000 	.word	0x40015000
 800287c:	40014000 	.word	0x40014000
 8002880:	40014400 	.word	0x40014400
 8002884:	40014800 	.word	0x40014800

08002888 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002888:	b480      	push	{r7}
 800288a:	b087      	sub	sp, #28
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
 8002890:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6a1b      	ldr	r3, [r3, #32]
 8002896:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6a1b      	ldr	r3, [r3, #32]
 800289c:	f023 0201 	bic.w	r2, r3, #1
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	699b      	ldr	r3, [r3, #24]
 80028ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80028b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80028ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	f023 0303 	bic.w	r3, r3, #3
 80028c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	68fa      	ldr	r2, [r7, #12]
 80028ca:	4313      	orrs	r3, r2
 80028cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	f023 0302 	bic.w	r3, r3, #2
 80028d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	697a      	ldr	r2, [r7, #20]
 80028dc:	4313      	orrs	r3, r2
 80028de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	4a30      	ldr	r2, [pc, #192]	@ (80029a4 <TIM_OC1_SetConfig+0x11c>)
 80028e4:	4293      	cmp	r3, r2
 80028e6:	d013      	beq.n	8002910 <TIM_OC1_SetConfig+0x88>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	4a2f      	ldr	r2, [pc, #188]	@ (80029a8 <TIM_OC1_SetConfig+0x120>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d00f      	beq.n	8002910 <TIM_OC1_SetConfig+0x88>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	4a2e      	ldr	r2, [pc, #184]	@ (80029ac <TIM_OC1_SetConfig+0x124>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d00b      	beq.n	8002910 <TIM_OC1_SetConfig+0x88>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	4a2d      	ldr	r2, [pc, #180]	@ (80029b0 <TIM_OC1_SetConfig+0x128>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d007      	beq.n	8002910 <TIM_OC1_SetConfig+0x88>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	4a2c      	ldr	r2, [pc, #176]	@ (80029b4 <TIM_OC1_SetConfig+0x12c>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d003      	beq.n	8002910 <TIM_OC1_SetConfig+0x88>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	4a2b      	ldr	r2, [pc, #172]	@ (80029b8 <TIM_OC1_SetConfig+0x130>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d10c      	bne.n	800292a <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002910:	697b      	ldr	r3, [r7, #20]
 8002912:	f023 0308 	bic.w	r3, r3, #8
 8002916:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	68db      	ldr	r3, [r3, #12]
 800291c:	697a      	ldr	r2, [r7, #20]
 800291e:	4313      	orrs	r3, r2
 8002920:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	f023 0304 	bic.w	r3, r3, #4
 8002928:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	4a1d      	ldr	r2, [pc, #116]	@ (80029a4 <TIM_OC1_SetConfig+0x11c>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d013      	beq.n	800295a <TIM_OC1_SetConfig+0xd2>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	4a1c      	ldr	r2, [pc, #112]	@ (80029a8 <TIM_OC1_SetConfig+0x120>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d00f      	beq.n	800295a <TIM_OC1_SetConfig+0xd2>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	4a1b      	ldr	r2, [pc, #108]	@ (80029ac <TIM_OC1_SetConfig+0x124>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d00b      	beq.n	800295a <TIM_OC1_SetConfig+0xd2>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	4a1a      	ldr	r2, [pc, #104]	@ (80029b0 <TIM_OC1_SetConfig+0x128>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d007      	beq.n	800295a <TIM_OC1_SetConfig+0xd2>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	4a19      	ldr	r2, [pc, #100]	@ (80029b4 <TIM_OC1_SetConfig+0x12c>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d003      	beq.n	800295a <TIM_OC1_SetConfig+0xd2>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	4a18      	ldr	r2, [pc, #96]	@ (80029b8 <TIM_OC1_SetConfig+0x130>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d111      	bne.n	800297e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002960:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002968:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	695b      	ldr	r3, [r3, #20]
 800296e:	693a      	ldr	r2, [r7, #16]
 8002970:	4313      	orrs	r3, r2
 8002972:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	699b      	ldr	r3, [r3, #24]
 8002978:	693a      	ldr	r2, [r7, #16]
 800297a:	4313      	orrs	r3, r2
 800297c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	693a      	ldr	r2, [r7, #16]
 8002982:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	68fa      	ldr	r2, [r7, #12]
 8002988:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	685a      	ldr	r2, [r3, #4]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	697a      	ldr	r2, [r7, #20]
 8002996:	621a      	str	r2, [r3, #32]
}
 8002998:	bf00      	nop
 800299a:	371c      	adds	r7, #28
 800299c:	46bd      	mov	sp, r7
 800299e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a2:	4770      	bx	lr
 80029a4:	40012c00 	.word	0x40012c00
 80029a8:	40013400 	.word	0x40013400
 80029ac:	40014000 	.word	0x40014000
 80029b0:	40014400 	.word	0x40014400
 80029b4:	40014800 	.word	0x40014800
 80029b8:	40015000 	.word	0x40015000

080029bc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80029bc:	b480      	push	{r7}
 80029be:	b087      	sub	sp, #28
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
 80029c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6a1b      	ldr	r3, [r3, #32]
 80029ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6a1b      	ldr	r3, [r3, #32]
 80029d0:	f023 0210 	bic.w	r2, r3, #16
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	699b      	ldr	r3, [r3, #24]
 80029e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80029ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80029ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80029f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	021b      	lsls	r3, r3, #8
 80029fe:	68fa      	ldr	r2, [r7, #12]
 8002a00:	4313      	orrs	r3, r2
 8002a02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	f023 0320 	bic.w	r3, r3, #32
 8002a0a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	011b      	lsls	r3, r3, #4
 8002a12:	697a      	ldr	r2, [r7, #20]
 8002a14:	4313      	orrs	r3, r2
 8002a16:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	4a2c      	ldr	r2, [pc, #176]	@ (8002acc <TIM_OC2_SetConfig+0x110>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d007      	beq.n	8002a30 <TIM_OC2_SetConfig+0x74>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	4a2b      	ldr	r2, [pc, #172]	@ (8002ad0 <TIM_OC2_SetConfig+0x114>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d003      	beq.n	8002a30 <TIM_OC2_SetConfig+0x74>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	4a2a      	ldr	r2, [pc, #168]	@ (8002ad4 <TIM_OC2_SetConfig+0x118>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d10d      	bne.n	8002a4c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002a36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	68db      	ldr	r3, [r3, #12]
 8002a3c:	011b      	lsls	r3, r3, #4
 8002a3e:	697a      	ldr	r2, [r7, #20]
 8002a40:	4313      	orrs	r3, r2
 8002a42:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002a4a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	4a1f      	ldr	r2, [pc, #124]	@ (8002acc <TIM_OC2_SetConfig+0x110>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d013      	beq.n	8002a7c <TIM_OC2_SetConfig+0xc0>
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	4a1e      	ldr	r2, [pc, #120]	@ (8002ad0 <TIM_OC2_SetConfig+0x114>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d00f      	beq.n	8002a7c <TIM_OC2_SetConfig+0xc0>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	4a1e      	ldr	r2, [pc, #120]	@ (8002ad8 <TIM_OC2_SetConfig+0x11c>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d00b      	beq.n	8002a7c <TIM_OC2_SetConfig+0xc0>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	4a1d      	ldr	r2, [pc, #116]	@ (8002adc <TIM_OC2_SetConfig+0x120>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d007      	beq.n	8002a7c <TIM_OC2_SetConfig+0xc0>
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	4a1c      	ldr	r2, [pc, #112]	@ (8002ae0 <TIM_OC2_SetConfig+0x124>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d003      	beq.n	8002a7c <TIM_OC2_SetConfig+0xc0>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	4a17      	ldr	r2, [pc, #92]	@ (8002ad4 <TIM_OC2_SetConfig+0x118>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d113      	bne.n	8002aa4 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002a82:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002a84:	693b      	ldr	r3, [r7, #16]
 8002a86:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002a8a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	695b      	ldr	r3, [r3, #20]
 8002a90:	009b      	lsls	r3, r3, #2
 8002a92:	693a      	ldr	r2, [r7, #16]
 8002a94:	4313      	orrs	r3, r2
 8002a96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	699b      	ldr	r3, [r3, #24]
 8002a9c:	009b      	lsls	r3, r3, #2
 8002a9e:	693a      	ldr	r2, [r7, #16]
 8002aa0:	4313      	orrs	r3, r2
 8002aa2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	693a      	ldr	r2, [r7, #16]
 8002aa8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	68fa      	ldr	r2, [r7, #12]
 8002aae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	685a      	ldr	r2, [r3, #4]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	697a      	ldr	r2, [r7, #20]
 8002abc:	621a      	str	r2, [r3, #32]
}
 8002abe:	bf00      	nop
 8002ac0:	371c      	adds	r7, #28
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac8:	4770      	bx	lr
 8002aca:	bf00      	nop
 8002acc:	40012c00 	.word	0x40012c00
 8002ad0:	40013400 	.word	0x40013400
 8002ad4:	40015000 	.word	0x40015000
 8002ad8:	40014000 	.word	0x40014000
 8002adc:	40014400 	.word	0x40014400
 8002ae0:	40014800 	.word	0x40014800

08002ae4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b087      	sub	sp, #28
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
 8002aec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6a1b      	ldr	r3, [r3, #32]
 8002af2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6a1b      	ldr	r3, [r3, #32]
 8002af8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	69db      	ldr	r3, [r3, #28]
 8002b0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	f023 0303 	bic.w	r3, r3, #3
 8002b1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	68fa      	ldr	r2, [r7, #12]
 8002b26:	4313      	orrs	r3, r2
 8002b28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002b30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	021b      	lsls	r3, r3, #8
 8002b38:	697a      	ldr	r2, [r7, #20]
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	4a2b      	ldr	r2, [pc, #172]	@ (8002bf0 <TIM_OC3_SetConfig+0x10c>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d007      	beq.n	8002b56 <TIM_OC3_SetConfig+0x72>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	4a2a      	ldr	r2, [pc, #168]	@ (8002bf4 <TIM_OC3_SetConfig+0x110>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d003      	beq.n	8002b56 <TIM_OC3_SetConfig+0x72>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	4a29      	ldr	r2, [pc, #164]	@ (8002bf8 <TIM_OC3_SetConfig+0x114>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d10d      	bne.n	8002b72 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002b5c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	68db      	ldr	r3, [r3, #12]
 8002b62:	021b      	lsls	r3, r3, #8
 8002b64:	697a      	ldr	r2, [r7, #20]
 8002b66:	4313      	orrs	r3, r2
 8002b68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002b70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	4a1e      	ldr	r2, [pc, #120]	@ (8002bf0 <TIM_OC3_SetConfig+0x10c>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d013      	beq.n	8002ba2 <TIM_OC3_SetConfig+0xbe>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	4a1d      	ldr	r2, [pc, #116]	@ (8002bf4 <TIM_OC3_SetConfig+0x110>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d00f      	beq.n	8002ba2 <TIM_OC3_SetConfig+0xbe>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	4a1d      	ldr	r2, [pc, #116]	@ (8002bfc <TIM_OC3_SetConfig+0x118>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d00b      	beq.n	8002ba2 <TIM_OC3_SetConfig+0xbe>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	4a1c      	ldr	r2, [pc, #112]	@ (8002c00 <TIM_OC3_SetConfig+0x11c>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d007      	beq.n	8002ba2 <TIM_OC3_SetConfig+0xbe>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	4a1b      	ldr	r2, [pc, #108]	@ (8002c04 <TIM_OC3_SetConfig+0x120>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d003      	beq.n	8002ba2 <TIM_OC3_SetConfig+0xbe>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	4a16      	ldr	r2, [pc, #88]	@ (8002bf8 <TIM_OC3_SetConfig+0x114>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d113      	bne.n	8002bca <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002ba8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002bb0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	695b      	ldr	r3, [r3, #20]
 8002bb6:	011b      	lsls	r3, r3, #4
 8002bb8:	693a      	ldr	r2, [r7, #16]
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	699b      	ldr	r3, [r3, #24]
 8002bc2:	011b      	lsls	r3, r3, #4
 8002bc4:	693a      	ldr	r2, [r7, #16]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	693a      	ldr	r2, [r7, #16]
 8002bce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	68fa      	ldr	r2, [r7, #12]
 8002bd4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	685a      	ldr	r2, [r3, #4]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	697a      	ldr	r2, [r7, #20]
 8002be2:	621a      	str	r2, [r3, #32]
}
 8002be4:	bf00      	nop
 8002be6:	371c      	adds	r7, #28
 8002be8:	46bd      	mov	sp, r7
 8002bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bee:	4770      	bx	lr
 8002bf0:	40012c00 	.word	0x40012c00
 8002bf4:	40013400 	.word	0x40013400
 8002bf8:	40015000 	.word	0x40015000
 8002bfc:	40014000 	.word	0x40014000
 8002c00:	40014400 	.word	0x40014400
 8002c04:	40014800 	.word	0x40014800

08002c08 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b087      	sub	sp, #28
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
 8002c10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6a1b      	ldr	r3, [r3, #32]
 8002c16:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6a1b      	ldr	r3, [r3, #32]
 8002c1c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	69db      	ldr	r3, [r3, #28]
 8002c2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002c3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002c42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	021b      	lsls	r3, r3, #8
 8002c4a:	68fa      	ldr	r2, [r7, #12]
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002c56:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	689b      	ldr	r3, [r3, #8]
 8002c5c:	031b      	lsls	r3, r3, #12
 8002c5e:	697a      	ldr	r2, [r7, #20]
 8002c60:	4313      	orrs	r3, r2
 8002c62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	4a2c      	ldr	r2, [pc, #176]	@ (8002d18 <TIM_OC4_SetConfig+0x110>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d007      	beq.n	8002c7c <TIM_OC4_SetConfig+0x74>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	4a2b      	ldr	r2, [pc, #172]	@ (8002d1c <TIM_OC4_SetConfig+0x114>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d003      	beq.n	8002c7c <TIM_OC4_SetConfig+0x74>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	4a2a      	ldr	r2, [pc, #168]	@ (8002d20 <TIM_OC4_SetConfig+0x118>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d10d      	bne.n	8002c98 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002c82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	68db      	ldr	r3, [r3, #12]
 8002c88:	031b      	lsls	r3, r3, #12
 8002c8a:	697a      	ldr	r2, [r7, #20]
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002c96:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	4a1f      	ldr	r2, [pc, #124]	@ (8002d18 <TIM_OC4_SetConfig+0x110>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d013      	beq.n	8002cc8 <TIM_OC4_SetConfig+0xc0>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	4a1e      	ldr	r2, [pc, #120]	@ (8002d1c <TIM_OC4_SetConfig+0x114>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d00f      	beq.n	8002cc8 <TIM_OC4_SetConfig+0xc0>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	4a1e      	ldr	r2, [pc, #120]	@ (8002d24 <TIM_OC4_SetConfig+0x11c>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d00b      	beq.n	8002cc8 <TIM_OC4_SetConfig+0xc0>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	4a1d      	ldr	r2, [pc, #116]	@ (8002d28 <TIM_OC4_SetConfig+0x120>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d007      	beq.n	8002cc8 <TIM_OC4_SetConfig+0xc0>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	4a1c      	ldr	r2, [pc, #112]	@ (8002d2c <TIM_OC4_SetConfig+0x124>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d003      	beq.n	8002cc8 <TIM_OC4_SetConfig+0xc0>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	4a17      	ldr	r2, [pc, #92]	@ (8002d20 <TIM_OC4_SetConfig+0x118>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d113      	bne.n	8002cf0 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002cc8:	693b      	ldr	r3, [r7, #16]
 8002cca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002cce:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8002cd0:	693b      	ldr	r3, [r7, #16]
 8002cd2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002cd6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	695b      	ldr	r3, [r3, #20]
 8002cdc:	019b      	lsls	r3, r3, #6
 8002cde:	693a      	ldr	r2, [r7, #16]
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	699b      	ldr	r3, [r3, #24]
 8002ce8:	019b      	lsls	r3, r3, #6
 8002cea:	693a      	ldr	r2, [r7, #16]
 8002cec:	4313      	orrs	r3, r2
 8002cee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	693a      	ldr	r2, [r7, #16]
 8002cf4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	68fa      	ldr	r2, [r7, #12]
 8002cfa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	685a      	ldr	r2, [r3, #4]
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	697a      	ldr	r2, [r7, #20]
 8002d08:	621a      	str	r2, [r3, #32]
}
 8002d0a:	bf00      	nop
 8002d0c:	371c      	adds	r7, #28
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d14:	4770      	bx	lr
 8002d16:	bf00      	nop
 8002d18:	40012c00 	.word	0x40012c00
 8002d1c:	40013400 	.word	0x40013400
 8002d20:	40015000 	.word	0x40015000
 8002d24:	40014000 	.word	0x40014000
 8002d28:	40014400 	.word	0x40014400
 8002d2c:	40014800 	.word	0x40014800

08002d30 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b087      	sub	sp, #28
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
 8002d38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6a1b      	ldr	r3, [r3, #32]
 8002d3e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6a1b      	ldr	r3, [r3, #32]
 8002d44:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	68fa      	ldr	r2, [r7, #12]
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8002d74:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	041b      	lsls	r3, r3, #16
 8002d7c:	693a      	ldr	r2, [r7, #16]
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	4a19      	ldr	r2, [pc, #100]	@ (8002dec <TIM_OC5_SetConfig+0xbc>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d013      	beq.n	8002db2 <TIM_OC5_SetConfig+0x82>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	4a18      	ldr	r2, [pc, #96]	@ (8002df0 <TIM_OC5_SetConfig+0xc0>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d00f      	beq.n	8002db2 <TIM_OC5_SetConfig+0x82>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	4a17      	ldr	r2, [pc, #92]	@ (8002df4 <TIM_OC5_SetConfig+0xc4>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d00b      	beq.n	8002db2 <TIM_OC5_SetConfig+0x82>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	4a16      	ldr	r2, [pc, #88]	@ (8002df8 <TIM_OC5_SetConfig+0xc8>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d007      	beq.n	8002db2 <TIM_OC5_SetConfig+0x82>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	4a15      	ldr	r2, [pc, #84]	@ (8002dfc <TIM_OC5_SetConfig+0xcc>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d003      	beq.n	8002db2 <TIM_OC5_SetConfig+0x82>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	4a14      	ldr	r2, [pc, #80]	@ (8002e00 <TIM_OC5_SetConfig+0xd0>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d109      	bne.n	8002dc6 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002db8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	695b      	ldr	r3, [r3, #20]
 8002dbe:	021b      	lsls	r3, r3, #8
 8002dc0:	697a      	ldr	r2, [r7, #20]
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	697a      	ldr	r2, [r7, #20]
 8002dca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	68fa      	ldr	r2, [r7, #12]
 8002dd0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	685a      	ldr	r2, [r3, #4]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	693a      	ldr	r2, [r7, #16]
 8002dde:	621a      	str	r2, [r3, #32]
}
 8002de0:	bf00      	nop
 8002de2:	371c      	adds	r7, #28
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr
 8002dec:	40012c00 	.word	0x40012c00
 8002df0:	40013400 	.word	0x40013400
 8002df4:	40014000 	.word	0x40014000
 8002df8:	40014400 	.word	0x40014400
 8002dfc:	40014800 	.word	0x40014800
 8002e00:	40015000 	.word	0x40015000

08002e04 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b087      	sub	sp, #28
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
 8002e0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6a1b      	ldr	r3, [r3, #32]
 8002e12:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6a1b      	ldr	r3, [r3, #32]
 8002e18:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002e36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	021b      	lsls	r3, r3, #8
 8002e3e:	68fa      	ldr	r2, [r7, #12]
 8002e40:	4313      	orrs	r3, r2
 8002e42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002e4a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	051b      	lsls	r3, r3, #20
 8002e52:	693a      	ldr	r2, [r7, #16]
 8002e54:	4313      	orrs	r3, r2
 8002e56:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	4a1a      	ldr	r2, [pc, #104]	@ (8002ec4 <TIM_OC6_SetConfig+0xc0>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d013      	beq.n	8002e88 <TIM_OC6_SetConfig+0x84>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	4a19      	ldr	r2, [pc, #100]	@ (8002ec8 <TIM_OC6_SetConfig+0xc4>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d00f      	beq.n	8002e88 <TIM_OC6_SetConfig+0x84>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	4a18      	ldr	r2, [pc, #96]	@ (8002ecc <TIM_OC6_SetConfig+0xc8>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d00b      	beq.n	8002e88 <TIM_OC6_SetConfig+0x84>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	4a17      	ldr	r2, [pc, #92]	@ (8002ed0 <TIM_OC6_SetConfig+0xcc>)
 8002e74:	4293      	cmp	r3, r2
 8002e76:	d007      	beq.n	8002e88 <TIM_OC6_SetConfig+0x84>
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	4a16      	ldr	r2, [pc, #88]	@ (8002ed4 <TIM_OC6_SetConfig+0xd0>)
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	d003      	beq.n	8002e88 <TIM_OC6_SetConfig+0x84>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	4a15      	ldr	r2, [pc, #84]	@ (8002ed8 <TIM_OC6_SetConfig+0xd4>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d109      	bne.n	8002e9c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e8e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	695b      	ldr	r3, [r3, #20]
 8002e94:	029b      	lsls	r3, r3, #10
 8002e96:	697a      	ldr	r2, [r7, #20]
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	697a      	ldr	r2, [r7, #20]
 8002ea0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	68fa      	ldr	r2, [r7, #12]
 8002ea6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	685a      	ldr	r2, [r3, #4]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	693a      	ldr	r2, [r7, #16]
 8002eb4:	621a      	str	r2, [r3, #32]
}
 8002eb6:	bf00      	nop
 8002eb8:	371c      	adds	r7, #28
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr
 8002ec2:	bf00      	nop
 8002ec4:	40012c00 	.word	0x40012c00
 8002ec8:	40013400 	.word	0x40013400
 8002ecc:	40014000 	.word	0x40014000
 8002ed0:	40014400 	.word	0x40014400
 8002ed4:	40014800 	.word	0x40014800
 8002ed8:	40015000 	.word	0x40015000

08002edc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b087      	sub	sp, #28
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	60f8      	str	r0, [r7, #12]
 8002ee4:	60b9      	str	r1, [r7, #8]
 8002ee6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	6a1b      	ldr	r3, [r3, #32]
 8002eec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	6a1b      	ldr	r3, [r3, #32]
 8002ef2:	f023 0201 	bic.w	r2, r3, #1
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	699b      	ldr	r3, [r3, #24]
 8002efe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002f00:	693b      	ldr	r3, [r7, #16]
 8002f02:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002f06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	011b      	lsls	r3, r3, #4
 8002f0c:	693a      	ldr	r2, [r7, #16]
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	f023 030a 	bic.w	r3, r3, #10
 8002f18:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002f1a:	697a      	ldr	r2, [r7, #20]
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	693a      	ldr	r2, [r7, #16]
 8002f26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	697a      	ldr	r2, [r7, #20]
 8002f2c:	621a      	str	r2, [r3, #32]
}
 8002f2e:	bf00      	nop
 8002f30:	371c      	adds	r7, #28
 8002f32:	46bd      	mov	sp, r7
 8002f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f38:	4770      	bx	lr

08002f3a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f3a:	b480      	push	{r7}
 8002f3c:	b087      	sub	sp, #28
 8002f3e:	af00      	add	r7, sp, #0
 8002f40:	60f8      	str	r0, [r7, #12]
 8002f42:	60b9      	str	r1, [r7, #8]
 8002f44:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	6a1b      	ldr	r3, [r3, #32]
 8002f4a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	6a1b      	ldr	r3, [r3, #32]
 8002f50:	f023 0210 	bic.w	r2, r3, #16
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	699b      	ldr	r3, [r3, #24]
 8002f5c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002f64:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	031b      	lsls	r3, r3, #12
 8002f6a:	693a      	ldr	r2, [r7, #16]
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002f76:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	011b      	lsls	r3, r3, #4
 8002f7c:	697a      	ldr	r2, [r7, #20]
 8002f7e:	4313      	orrs	r3, r2
 8002f80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	693a      	ldr	r2, [r7, #16]
 8002f86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	697a      	ldr	r2, [r7, #20]
 8002f8c:	621a      	str	r2, [r3, #32]
}
 8002f8e:	bf00      	nop
 8002f90:	371c      	adds	r7, #28
 8002f92:	46bd      	mov	sp, r7
 8002f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f98:	4770      	bx	lr

08002f9a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002f9a:	b480      	push	{r7}
 8002f9c:	b085      	sub	sp, #20
 8002f9e:	af00      	add	r7, sp, #0
 8002fa0:	6078      	str	r0, [r7, #4]
 8002fa2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8002fb0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002fb4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002fb6:	683a      	ldr	r2, [r7, #0]
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	f043 0307 	orr.w	r3, r3, #7
 8002fc0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	68fa      	ldr	r2, [r7, #12]
 8002fc6:	609a      	str	r2, [r3, #8]
}
 8002fc8:	bf00      	nop
 8002fca:	3714      	adds	r7, #20
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd2:	4770      	bx	lr

08002fd4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b087      	sub	sp, #28
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	60f8      	str	r0, [r7, #12]
 8002fdc:	60b9      	str	r1, [r7, #8]
 8002fde:	607a      	str	r2, [r7, #4]
 8002fe0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	689b      	ldr	r3, [r3, #8]
 8002fe6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002fee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	021a      	lsls	r2, r3, #8
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	431a      	orrs	r2, r3
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	697a      	ldr	r2, [r7, #20]
 8002ffe:	4313      	orrs	r3, r2
 8003000:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	697a      	ldr	r2, [r7, #20]
 8003006:	609a      	str	r2, [r3, #8]
}
 8003008:	bf00      	nop
 800300a:	371c      	adds	r7, #28
 800300c:	46bd      	mov	sp, r7
 800300e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003012:	4770      	bx	lr

08003014 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003014:	b480      	push	{r7}
 8003016:	b087      	sub	sp, #28
 8003018:	af00      	add	r7, sp, #0
 800301a:	60f8      	str	r0, [r7, #12]
 800301c:	60b9      	str	r1, [r7, #8]
 800301e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	f003 031f 	and.w	r3, r3, #31
 8003026:	2201      	movs	r2, #1
 8003028:	fa02 f303 	lsl.w	r3, r2, r3
 800302c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	6a1a      	ldr	r2, [r3, #32]
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	43db      	mvns	r3, r3
 8003036:	401a      	ands	r2, r3
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	6a1a      	ldr	r2, [r3, #32]
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	f003 031f 	and.w	r3, r3, #31
 8003046:	6879      	ldr	r1, [r7, #4]
 8003048:	fa01 f303 	lsl.w	r3, r1, r3
 800304c:	431a      	orrs	r2, r3
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	621a      	str	r2, [r3, #32]
}
 8003052:	bf00      	nop
 8003054:	371c      	adds	r7, #28
 8003056:	46bd      	mov	sp, r7
 8003058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305c:	4770      	bx	lr
	...

08003060 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b084      	sub	sp, #16
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
 8003068:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d109      	bne.n	8003084 <HAL_TIMEx_PWMN_Start+0x24>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003076:	b2db      	uxtb	r3, r3
 8003078:	2b01      	cmp	r3, #1
 800307a:	bf14      	ite	ne
 800307c:	2301      	movne	r3, #1
 800307e:	2300      	moveq	r3, #0
 8003080:	b2db      	uxtb	r3, r3
 8003082:	e022      	b.n	80030ca <HAL_TIMEx_PWMN_Start+0x6a>
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	2b04      	cmp	r3, #4
 8003088:	d109      	bne.n	800309e <HAL_TIMEx_PWMN_Start+0x3e>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003090:	b2db      	uxtb	r3, r3
 8003092:	2b01      	cmp	r3, #1
 8003094:	bf14      	ite	ne
 8003096:	2301      	movne	r3, #1
 8003098:	2300      	moveq	r3, #0
 800309a:	b2db      	uxtb	r3, r3
 800309c:	e015      	b.n	80030ca <HAL_TIMEx_PWMN_Start+0x6a>
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	2b08      	cmp	r3, #8
 80030a2:	d109      	bne.n	80030b8 <HAL_TIMEx_PWMN_Start+0x58>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80030aa:	b2db      	uxtb	r3, r3
 80030ac:	2b01      	cmp	r3, #1
 80030ae:	bf14      	ite	ne
 80030b0:	2301      	movne	r3, #1
 80030b2:	2300      	moveq	r3, #0
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	e008      	b.n	80030ca <HAL_TIMEx_PWMN_Start+0x6a>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80030be:	b2db      	uxtb	r3, r3
 80030c0:	2b01      	cmp	r3, #1
 80030c2:	bf14      	ite	ne
 80030c4:	2301      	movne	r3, #1
 80030c6:	2300      	moveq	r3, #0
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d001      	beq.n	80030d2 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	e073      	b.n	80031ba <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d104      	bne.n	80030e2 <HAL_TIMEx_PWMN_Start+0x82>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2202      	movs	r2, #2
 80030dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80030e0:	e013      	b.n	800310a <HAL_TIMEx_PWMN_Start+0xaa>
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	2b04      	cmp	r3, #4
 80030e6:	d104      	bne.n	80030f2 <HAL_TIMEx_PWMN_Start+0x92>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2202      	movs	r2, #2
 80030ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80030f0:	e00b      	b.n	800310a <HAL_TIMEx_PWMN_Start+0xaa>
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	2b08      	cmp	r3, #8
 80030f6:	d104      	bne.n	8003102 <HAL_TIMEx_PWMN_Start+0xa2>
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2202      	movs	r2, #2
 80030fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003100:	e003      	b.n	800310a <HAL_TIMEx_PWMN_Start+0xaa>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2202      	movs	r2, #2
 8003106:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	2204      	movs	r2, #4
 8003110:	6839      	ldr	r1, [r7, #0]
 8003112:	4618      	mov	r0, r3
 8003114:	f000 f9d6 	bl	80034c4 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003126:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a25      	ldr	r2, [pc, #148]	@ (80031c4 <HAL_TIMEx_PWMN_Start+0x164>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d022      	beq.n	8003178 <HAL_TIMEx_PWMN_Start+0x118>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800313a:	d01d      	beq.n	8003178 <HAL_TIMEx_PWMN_Start+0x118>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a21      	ldr	r2, [pc, #132]	@ (80031c8 <HAL_TIMEx_PWMN_Start+0x168>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d018      	beq.n	8003178 <HAL_TIMEx_PWMN_Start+0x118>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a20      	ldr	r2, [pc, #128]	@ (80031cc <HAL_TIMEx_PWMN_Start+0x16c>)
 800314c:	4293      	cmp	r3, r2
 800314e:	d013      	beq.n	8003178 <HAL_TIMEx_PWMN_Start+0x118>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a1e      	ldr	r2, [pc, #120]	@ (80031d0 <HAL_TIMEx_PWMN_Start+0x170>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d00e      	beq.n	8003178 <HAL_TIMEx_PWMN_Start+0x118>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4a1d      	ldr	r2, [pc, #116]	@ (80031d4 <HAL_TIMEx_PWMN_Start+0x174>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d009      	beq.n	8003178 <HAL_TIMEx_PWMN_Start+0x118>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a1b      	ldr	r2, [pc, #108]	@ (80031d8 <HAL_TIMEx_PWMN_Start+0x178>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d004      	beq.n	8003178 <HAL_TIMEx_PWMN_Start+0x118>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a1a      	ldr	r2, [pc, #104]	@ (80031dc <HAL_TIMEx_PWMN_Start+0x17c>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d115      	bne.n	80031a4 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	689a      	ldr	r2, [r3, #8]
 800317e:	4b18      	ldr	r3, [pc, #96]	@ (80031e0 <HAL_TIMEx_PWMN_Start+0x180>)
 8003180:	4013      	ands	r3, r2
 8003182:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	2b06      	cmp	r3, #6
 8003188:	d015      	beq.n	80031b6 <HAL_TIMEx_PWMN_Start+0x156>
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003190:	d011      	beq.n	80031b6 <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f042 0201 	orr.w	r2, r2, #1
 80031a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031a2:	e008      	b.n	80031b6 <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f042 0201 	orr.w	r2, r2, #1
 80031b2:	601a      	str	r2, [r3, #0]
 80031b4:	e000      	b.n	80031b8 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031b6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80031b8:	2300      	movs	r3, #0
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	3710      	adds	r7, #16
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd80      	pop	{r7, pc}
 80031c2:	bf00      	nop
 80031c4:	40012c00 	.word	0x40012c00
 80031c8:	40000400 	.word	0x40000400
 80031cc:	40000800 	.word	0x40000800
 80031d0:	40000c00 	.word	0x40000c00
 80031d4:	40013400 	.word	0x40013400
 80031d8:	40014000 	.word	0x40014000
 80031dc:	40015000 	.word	0x40015000
 80031e0:	00010007 	.word	0x00010007

080031e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b085      	sub	sp, #20
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
 80031ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80031f4:	2b01      	cmp	r3, #1
 80031f6:	d101      	bne.n	80031fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80031f8:	2302      	movs	r3, #2
 80031fa:	e074      	b.n	80032e6 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2201      	movs	r2, #1
 8003200:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2202      	movs	r2, #2
 8003208:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	689b      	ldr	r3, [r3, #8]
 800321a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a34      	ldr	r2, [pc, #208]	@ (80032f4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d009      	beq.n	800323a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a33      	ldr	r2, [pc, #204]	@ (80032f8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d004      	beq.n	800323a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a31      	ldr	r2, [pc, #196]	@ (80032fc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d108      	bne.n	800324c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003240:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	68fa      	ldr	r2, [r7, #12]
 8003248:	4313      	orrs	r3, r2
 800324a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8003252:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003256:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	68fa      	ldr	r2, [r7, #12]
 800325e:	4313      	orrs	r3, r2
 8003260:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	68fa      	ldr	r2, [r7, #12]
 8003268:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a21      	ldr	r2, [pc, #132]	@ (80032f4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d022      	beq.n	80032ba <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800327c:	d01d      	beq.n	80032ba <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a1f      	ldr	r2, [pc, #124]	@ (8003300 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d018      	beq.n	80032ba <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a1d      	ldr	r2, [pc, #116]	@ (8003304 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d013      	beq.n	80032ba <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a1c      	ldr	r2, [pc, #112]	@ (8003308 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d00e      	beq.n	80032ba <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a15      	ldr	r2, [pc, #84]	@ (80032f8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d009      	beq.n	80032ba <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4a18      	ldr	r2, [pc, #96]	@ (800330c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d004      	beq.n	80032ba <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a11      	ldr	r2, [pc, #68]	@ (80032fc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d10c      	bne.n	80032d4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80032c0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	68ba      	ldr	r2, [r7, #8]
 80032c8:	4313      	orrs	r3, r2
 80032ca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	68ba      	ldr	r2, [r7, #8]
 80032d2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2201      	movs	r2, #1
 80032d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2200      	movs	r2, #0
 80032e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80032e4:	2300      	movs	r3, #0
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3714      	adds	r7, #20
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr
 80032f2:	bf00      	nop
 80032f4:	40012c00 	.word	0x40012c00
 80032f8:	40013400 	.word	0x40013400
 80032fc:	40015000 	.word	0x40015000
 8003300:	40000400 	.word	0x40000400
 8003304:	40000800 	.word	0x40000800
 8003308:	40000c00 	.word	0x40000c00
 800330c:	40014000 	.word	0x40014000

08003310 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003310:	b480      	push	{r7}
 8003312:	b085      	sub	sp, #20
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
 8003318:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800331a:	2300      	movs	r3, #0
 800331c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003324:	2b01      	cmp	r3, #1
 8003326:	d101      	bne.n	800332c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003328:	2302      	movs	r3, #2
 800332a:	e078      	b.n	800341e <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2201      	movs	r2, #1
 8003330:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	68db      	ldr	r3, [r3, #12]
 800333e:	4313      	orrs	r3, r2
 8003340:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	4313      	orrs	r3, r2
 800334e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	4313      	orrs	r3, r2
 800335c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4313      	orrs	r3, r2
 800336a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	691b      	ldr	r3, [r3, #16]
 8003376:	4313      	orrs	r3, r2
 8003378:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	695b      	ldr	r3, [r3, #20]
 8003384:	4313      	orrs	r3, r2
 8003386:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003392:	4313      	orrs	r3, r2
 8003394:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	699b      	ldr	r3, [r3, #24]
 80033a0:	041b      	lsls	r3, r3, #16
 80033a2:	4313      	orrs	r3, r2
 80033a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	69db      	ldr	r3, [r3, #28]
 80033b0:	4313      	orrs	r3, r2
 80033b2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a1c      	ldr	r2, [pc, #112]	@ (800342c <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d009      	beq.n	80033d2 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a1b      	ldr	r2, [pc, #108]	@ (8003430 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d004      	beq.n	80033d2 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a19      	ldr	r2, [pc, #100]	@ (8003434 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d11c      	bne.n	800340c <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033dc:	051b      	lsls	r3, r3, #20
 80033de:	4313      	orrs	r3, r2
 80033e0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	6a1b      	ldr	r3, [r3, #32]
 80033ec:	4313      	orrs	r3, r2
 80033ee:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033fa:	4313      	orrs	r3, r2
 80033fc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003408:	4313      	orrs	r3, r2
 800340a:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	68fa      	ldr	r2, [r7, #12]
 8003412:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2200      	movs	r2, #0
 8003418:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800341c:	2300      	movs	r3, #0
}
 800341e:	4618      	mov	r0, r3
 8003420:	3714      	adds	r7, #20
 8003422:	46bd      	mov	sp, r7
 8003424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003428:	4770      	bx	lr
 800342a:	bf00      	nop
 800342c:	40012c00 	.word	0x40012c00
 8003430:	40013400 	.word	0x40013400
 8003434:	40015000 	.word	0x40015000

08003438 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003438:	b480      	push	{r7}
 800343a:	b083      	sub	sp, #12
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003440:	bf00      	nop
 8003442:	370c      	adds	r7, #12
 8003444:	46bd      	mov	sp, r7
 8003446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344a:	4770      	bx	lr

0800344c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003454:	bf00      	nop
 8003456:	370c      	adds	r7, #12
 8003458:	46bd      	mov	sp, r7
 800345a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345e:	4770      	bx	lr

08003460 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003460:	b480      	push	{r7}
 8003462:	b083      	sub	sp, #12
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003468:	bf00      	nop
 800346a:	370c      	adds	r7, #12
 800346c:	46bd      	mov	sp, r7
 800346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003472:	4770      	bx	lr

08003474 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8003474:	b480      	push	{r7}
 8003476:	b083      	sub	sp, #12
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800347c:	bf00      	nop
 800347e:	370c      	adds	r7, #12
 8003480:	46bd      	mov	sp, r7
 8003482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003486:	4770      	bx	lr

08003488 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8003488:	b480      	push	{r7}
 800348a:	b083      	sub	sp, #12
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8003490:	bf00      	nop
 8003492:	370c      	adds	r7, #12
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr

0800349c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800349c:	b480      	push	{r7}
 800349e:	b083      	sub	sp, #12
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80034a4:	bf00      	nop
 80034a6:	370c      	adds	r7, #12
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr

080034b0 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b083      	sub	sp, #12
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80034b8:	bf00      	nop
 80034ba:	370c      	adds	r7, #12
 80034bc:	46bd      	mov	sp, r7
 80034be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c2:	4770      	bx	lr

080034c4 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80034c4:	b480      	push	{r7}
 80034c6:	b087      	sub	sp, #28
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	60f8      	str	r0, [r7, #12]
 80034cc:	60b9      	str	r1, [r7, #8]
 80034ce:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	f003 030f 	and.w	r3, r3, #15
 80034d6:	2204      	movs	r2, #4
 80034d8:	fa02 f303 	lsl.w	r3, r2, r3
 80034dc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	6a1a      	ldr	r2, [r3, #32]
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	43db      	mvns	r3, r3
 80034e6:	401a      	ands	r2, r3
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	6a1a      	ldr	r2, [r3, #32]
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	f003 030f 	and.w	r3, r3, #15
 80034f6:	6879      	ldr	r1, [r7, #4]
 80034f8:	fa01 f303 	lsl.w	r3, r1, r3
 80034fc:	431a      	orrs	r2, r3
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	621a      	str	r2, [r3, #32]
}
 8003502:	bf00      	nop
 8003504:	371c      	adds	r7, #28
 8003506:	46bd      	mov	sp, r7
 8003508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350c:	4770      	bx	lr
	...

08003510 <cosf>:
 8003510:	ee10 3a10 	vmov	r3, s0
 8003514:	b507      	push	{r0, r1, r2, lr}
 8003516:	4a1e      	ldr	r2, [pc, #120]	@ (8003590 <cosf+0x80>)
 8003518:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800351c:	4293      	cmp	r3, r2
 800351e:	d806      	bhi.n	800352e <cosf+0x1e>
 8003520:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8003594 <cosf+0x84>
 8003524:	b003      	add	sp, #12
 8003526:	f85d eb04 	ldr.w	lr, [sp], #4
 800352a:	f000 b8d1 	b.w	80036d0 <__kernel_cosf>
 800352e:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8003532:	d304      	bcc.n	800353e <cosf+0x2e>
 8003534:	ee30 0a40 	vsub.f32	s0, s0, s0
 8003538:	b003      	add	sp, #12
 800353a:	f85d fb04 	ldr.w	pc, [sp], #4
 800353e:	4668      	mov	r0, sp
 8003540:	f000 f966 	bl	8003810 <__ieee754_rem_pio2f>
 8003544:	f000 0003 	and.w	r0, r0, #3
 8003548:	2801      	cmp	r0, #1
 800354a:	d009      	beq.n	8003560 <cosf+0x50>
 800354c:	2802      	cmp	r0, #2
 800354e:	d010      	beq.n	8003572 <cosf+0x62>
 8003550:	b9b0      	cbnz	r0, 8003580 <cosf+0x70>
 8003552:	eddd 0a01 	vldr	s1, [sp, #4]
 8003556:	ed9d 0a00 	vldr	s0, [sp]
 800355a:	f000 f8b9 	bl	80036d0 <__kernel_cosf>
 800355e:	e7eb      	b.n	8003538 <cosf+0x28>
 8003560:	eddd 0a01 	vldr	s1, [sp, #4]
 8003564:	ed9d 0a00 	vldr	s0, [sp]
 8003568:	f000 f90a 	bl	8003780 <__kernel_sinf>
 800356c:	eeb1 0a40 	vneg.f32	s0, s0
 8003570:	e7e2      	b.n	8003538 <cosf+0x28>
 8003572:	eddd 0a01 	vldr	s1, [sp, #4]
 8003576:	ed9d 0a00 	vldr	s0, [sp]
 800357a:	f000 f8a9 	bl	80036d0 <__kernel_cosf>
 800357e:	e7f5      	b.n	800356c <cosf+0x5c>
 8003580:	eddd 0a01 	vldr	s1, [sp, #4]
 8003584:	ed9d 0a00 	vldr	s0, [sp]
 8003588:	2001      	movs	r0, #1
 800358a:	f000 f8f9 	bl	8003780 <__kernel_sinf>
 800358e:	e7d3      	b.n	8003538 <cosf+0x28>
 8003590:	3f490fd8 	.word	0x3f490fd8
 8003594:	00000000 	.word	0x00000000

08003598 <sinf>:
 8003598:	ee10 3a10 	vmov	r3, s0
 800359c:	b507      	push	{r0, r1, r2, lr}
 800359e:	4a1f      	ldr	r2, [pc, #124]	@ (800361c <sinf+0x84>)
 80035a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d807      	bhi.n	80035b8 <sinf+0x20>
 80035a8:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8003620 <sinf+0x88>
 80035ac:	2000      	movs	r0, #0
 80035ae:	b003      	add	sp, #12
 80035b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80035b4:	f000 b8e4 	b.w	8003780 <__kernel_sinf>
 80035b8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80035bc:	d304      	bcc.n	80035c8 <sinf+0x30>
 80035be:	ee30 0a40 	vsub.f32	s0, s0, s0
 80035c2:	b003      	add	sp, #12
 80035c4:	f85d fb04 	ldr.w	pc, [sp], #4
 80035c8:	4668      	mov	r0, sp
 80035ca:	f000 f921 	bl	8003810 <__ieee754_rem_pio2f>
 80035ce:	f000 0003 	and.w	r0, r0, #3
 80035d2:	2801      	cmp	r0, #1
 80035d4:	d00a      	beq.n	80035ec <sinf+0x54>
 80035d6:	2802      	cmp	r0, #2
 80035d8:	d00f      	beq.n	80035fa <sinf+0x62>
 80035da:	b9c0      	cbnz	r0, 800360e <sinf+0x76>
 80035dc:	eddd 0a01 	vldr	s1, [sp, #4]
 80035e0:	ed9d 0a00 	vldr	s0, [sp]
 80035e4:	2001      	movs	r0, #1
 80035e6:	f000 f8cb 	bl	8003780 <__kernel_sinf>
 80035ea:	e7ea      	b.n	80035c2 <sinf+0x2a>
 80035ec:	eddd 0a01 	vldr	s1, [sp, #4]
 80035f0:	ed9d 0a00 	vldr	s0, [sp]
 80035f4:	f000 f86c 	bl	80036d0 <__kernel_cosf>
 80035f8:	e7e3      	b.n	80035c2 <sinf+0x2a>
 80035fa:	eddd 0a01 	vldr	s1, [sp, #4]
 80035fe:	ed9d 0a00 	vldr	s0, [sp]
 8003602:	2001      	movs	r0, #1
 8003604:	f000 f8bc 	bl	8003780 <__kernel_sinf>
 8003608:	eeb1 0a40 	vneg.f32	s0, s0
 800360c:	e7d9      	b.n	80035c2 <sinf+0x2a>
 800360e:	eddd 0a01 	vldr	s1, [sp, #4]
 8003612:	ed9d 0a00 	vldr	s0, [sp]
 8003616:	f000 f85b 	bl	80036d0 <__kernel_cosf>
 800361a:	e7f5      	b.n	8003608 <sinf+0x70>
 800361c:	3f490fd8 	.word	0x3f490fd8
 8003620:	00000000 	.word	0x00000000

08003624 <fmaxf>:
 8003624:	b508      	push	{r3, lr}
 8003626:	ed2d 8b02 	vpush	{d8}
 800362a:	eeb0 8a40 	vmov.f32	s16, s0
 800362e:	eef0 8a60 	vmov.f32	s17, s1
 8003632:	f000 f831 	bl	8003698 <__fpclassifyf>
 8003636:	b930      	cbnz	r0, 8003646 <fmaxf+0x22>
 8003638:	eeb0 8a68 	vmov.f32	s16, s17
 800363c:	eeb0 0a48 	vmov.f32	s0, s16
 8003640:	ecbd 8b02 	vpop	{d8}
 8003644:	bd08      	pop	{r3, pc}
 8003646:	eeb0 0a68 	vmov.f32	s0, s17
 800364a:	f000 f825 	bl	8003698 <__fpclassifyf>
 800364e:	2800      	cmp	r0, #0
 8003650:	d0f4      	beq.n	800363c <fmaxf+0x18>
 8003652:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8003656:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800365a:	dded      	ble.n	8003638 <fmaxf+0x14>
 800365c:	e7ee      	b.n	800363c <fmaxf+0x18>

0800365e <fminf>:
 800365e:	b508      	push	{r3, lr}
 8003660:	ed2d 8b02 	vpush	{d8}
 8003664:	eeb0 8a40 	vmov.f32	s16, s0
 8003668:	eef0 8a60 	vmov.f32	s17, s1
 800366c:	f000 f814 	bl	8003698 <__fpclassifyf>
 8003670:	b930      	cbnz	r0, 8003680 <fminf+0x22>
 8003672:	eeb0 8a68 	vmov.f32	s16, s17
 8003676:	eeb0 0a48 	vmov.f32	s0, s16
 800367a:	ecbd 8b02 	vpop	{d8}
 800367e:	bd08      	pop	{r3, pc}
 8003680:	eeb0 0a68 	vmov.f32	s0, s17
 8003684:	f000 f808 	bl	8003698 <__fpclassifyf>
 8003688:	2800      	cmp	r0, #0
 800368a:	d0f4      	beq.n	8003676 <fminf+0x18>
 800368c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8003690:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003694:	d5ed      	bpl.n	8003672 <fminf+0x14>
 8003696:	e7ee      	b.n	8003676 <fminf+0x18>

08003698 <__fpclassifyf>:
 8003698:	ee10 3a10 	vmov	r3, s0
 800369c:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 80036a0:	d00d      	beq.n	80036be <__fpclassifyf+0x26>
 80036a2:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 80036a6:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 80036aa:	d30a      	bcc.n	80036c2 <__fpclassifyf+0x2a>
 80036ac:	4b07      	ldr	r3, [pc, #28]	@ (80036cc <__fpclassifyf+0x34>)
 80036ae:	1e42      	subs	r2, r0, #1
 80036b0:	429a      	cmp	r2, r3
 80036b2:	d908      	bls.n	80036c6 <__fpclassifyf+0x2e>
 80036b4:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 80036b8:	4258      	negs	r0, r3
 80036ba:	4158      	adcs	r0, r3
 80036bc:	4770      	bx	lr
 80036be:	2002      	movs	r0, #2
 80036c0:	4770      	bx	lr
 80036c2:	2004      	movs	r0, #4
 80036c4:	4770      	bx	lr
 80036c6:	2003      	movs	r0, #3
 80036c8:	4770      	bx	lr
 80036ca:	bf00      	nop
 80036cc:	007ffffe 	.word	0x007ffffe

080036d0 <__kernel_cosf>:
 80036d0:	ee10 3a10 	vmov	r3, s0
 80036d4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80036d8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80036dc:	eef0 6a40 	vmov.f32	s13, s0
 80036e0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80036e4:	d204      	bcs.n	80036f0 <__kernel_cosf+0x20>
 80036e6:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 80036ea:	ee17 2a90 	vmov	r2, s15
 80036ee:	b342      	cbz	r2, 8003742 <__kernel_cosf+0x72>
 80036f0:	ee26 7aa6 	vmul.f32	s14, s13, s13
 80036f4:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8003760 <__kernel_cosf+0x90>
 80036f8:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8003764 <__kernel_cosf+0x94>
 80036fc:	4a1a      	ldr	r2, [pc, #104]	@ (8003768 <__kernel_cosf+0x98>)
 80036fe:	eea7 6a27 	vfma.f32	s12, s14, s15
 8003702:	4293      	cmp	r3, r2
 8003704:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800376c <__kernel_cosf+0x9c>
 8003708:	eee6 7a07 	vfma.f32	s15, s12, s14
 800370c:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8003770 <__kernel_cosf+0xa0>
 8003710:	eea7 6a87 	vfma.f32	s12, s15, s14
 8003714:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8003774 <__kernel_cosf+0xa4>
 8003718:	eee6 7a07 	vfma.f32	s15, s12, s14
 800371c:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8003778 <__kernel_cosf+0xa8>
 8003720:	eea7 6a87 	vfma.f32	s12, s15, s14
 8003724:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8003728:	ee26 6a07 	vmul.f32	s12, s12, s14
 800372c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8003730:	eee7 0a06 	vfma.f32	s1, s14, s12
 8003734:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003738:	d804      	bhi.n	8003744 <__kernel_cosf+0x74>
 800373a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800373e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8003742:	4770      	bx	lr
 8003744:	4a0d      	ldr	r2, [pc, #52]	@ (800377c <__kernel_cosf+0xac>)
 8003746:	4293      	cmp	r3, r2
 8003748:	bf9a      	itte	ls
 800374a:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800374e:	ee07 3a10 	vmovls	s14, r3
 8003752:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8003756:	ee30 0a47 	vsub.f32	s0, s0, s14
 800375a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800375e:	e7ec      	b.n	800373a <__kernel_cosf+0x6a>
 8003760:	ad47d74e 	.word	0xad47d74e
 8003764:	310f74f6 	.word	0x310f74f6
 8003768:	3e999999 	.word	0x3e999999
 800376c:	b493f27c 	.word	0xb493f27c
 8003770:	37d00d01 	.word	0x37d00d01
 8003774:	bab60b61 	.word	0xbab60b61
 8003778:	3d2aaaab 	.word	0x3d2aaaab
 800377c:	3f480000 	.word	0x3f480000

08003780 <__kernel_sinf>:
 8003780:	ee10 3a10 	vmov	r3, s0
 8003784:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003788:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800378c:	d204      	bcs.n	8003798 <__kernel_sinf+0x18>
 800378e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8003792:	ee17 3a90 	vmov	r3, s15
 8003796:	b35b      	cbz	r3, 80037f0 <__kernel_sinf+0x70>
 8003798:	ee20 7a00 	vmul.f32	s14, s0, s0
 800379c:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80037f4 <__kernel_sinf+0x74>
 80037a0:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 80037f8 <__kernel_sinf+0x78>
 80037a4:	eea7 6a27 	vfma.f32	s12, s14, s15
 80037a8:	eddf 7a14 	vldr	s15, [pc, #80]	@ 80037fc <__kernel_sinf+0x7c>
 80037ac:	eee6 7a07 	vfma.f32	s15, s12, s14
 80037b0:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8003800 <__kernel_sinf+0x80>
 80037b4:	eea7 6a87 	vfma.f32	s12, s15, s14
 80037b8:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8003804 <__kernel_sinf+0x84>
 80037bc:	ee60 6a07 	vmul.f32	s13, s0, s14
 80037c0:	eee6 7a07 	vfma.f32	s15, s12, s14
 80037c4:	b930      	cbnz	r0, 80037d4 <__kernel_sinf+0x54>
 80037c6:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8003808 <__kernel_sinf+0x88>
 80037ca:	eea7 6a27 	vfma.f32	s12, s14, s15
 80037ce:	eea6 0a26 	vfma.f32	s0, s12, s13
 80037d2:	4770      	bx	lr
 80037d4:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80037d8:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 80037dc:	eee0 7a86 	vfma.f32	s15, s1, s12
 80037e0:	eed7 0a87 	vfnms.f32	s1, s15, s14
 80037e4:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800380c <__kernel_sinf+0x8c>
 80037e8:	eee6 0aa7 	vfma.f32	s1, s13, s15
 80037ec:	ee30 0a60 	vsub.f32	s0, s0, s1
 80037f0:	4770      	bx	lr
 80037f2:	bf00      	nop
 80037f4:	2f2ec9d3 	.word	0x2f2ec9d3
 80037f8:	b2d72f34 	.word	0xb2d72f34
 80037fc:	3638ef1b 	.word	0x3638ef1b
 8003800:	b9500d01 	.word	0xb9500d01
 8003804:	3c088889 	.word	0x3c088889
 8003808:	be2aaaab 	.word	0xbe2aaaab
 800380c:	3e2aaaab 	.word	0x3e2aaaab

08003810 <__ieee754_rem_pio2f>:
 8003810:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003812:	ee10 6a10 	vmov	r6, s0
 8003816:	4b88      	ldr	r3, [pc, #544]	@ (8003a38 <__ieee754_rem_pio2f+0x228>)
 8003818:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800381c:	429d      	cmp	r5, r3
 800381e:	b087      	sub	sp, #28
 8003820:	4604      	mov	r4, r0
 8003822:	d805      	bhi.n	8003830 <__ieee754_rem_pio2f+0x20>
 8003824:	2300      	movs	r3, #0
 8003826:	ed80 0a00 	vstr	s0, [r0]
 800382a:	6043      	str	r3, [r0, #4]
 800382c:	2000      	movs	r0, #0
 800382e:	e022      	b.n	8003876 <__ieee754_rem_pio2f+0x66>
 8003830:	4b82      	ldr	r3, [pc, #520]	@ (8003a3c <__ieee754_rem_pio2f+0x22c>)
 8003832:	429d      	cmp	r5, r3
 8003834:	d83a      	bhi.n	80038ac <__ieee754_rem_pio2f+0x9c>
 8003836:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800383a:	2e00      	cmp	r6, #0
 800383c:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8003a40 <__ieee754_rem_pio2f+0x230>
 8003840:	4a80      	ldr	r2, [pc, #512]	@ (8003a44 <__ieee754_rem_pio2f+0x234>)
 8003842:	f023 030f 	bic.w	r3, r3, #15
 8003846:	dd18      	ble.n	800387a <__ieee754_rem_pio2f+0x6a>
 8003848:	4293      	cmp	r3, r2
 800384a:	ee70 7a47 	vsub.f32	s15, s0, s14
 800384e:	bf09      	itett	eq
 8003850:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8003a48 <__ieee754_rem_pio2f+0x238>
 8003854:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8003a4c <__ieee754_rem_pio2f+0x23c>
 8003858:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8003a50 <__ieee754_rem_pio2f+0x240>
 800385c:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8003860:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8003864:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003868:	ed80 7a00 	vstr	s14, [r0]
 800386c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8003870:	edc0 7a01 	vstr	s15, [r0, #4]
 8003874:	2001      	movs	r0, #1
 8003876:	b007      	add	sp, #28
 8003878:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800387a:	4293      	cmp	r3, r2
 800387c:	ee70 7a07 	vadd.f32	s15, s0, s14
 8003880:	bf09      	itett	eq
 8003882:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8003a48 <__ieee754_rem_pio2f+0x238>
 8003886:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8003a4c <__ieee754_rem_pio2f+0x23c>
 800388a:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8003a50 <__ieee754_rem_pio2f+0x240>
 800388e:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8003892:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8003896:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800389a:	ed80 7a00 	vstr	s14, [r0]
 800389e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80038a2:	edc0 7a01 	vstr	s15, [r0, #4]
 80038a6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80038aa:	e7e4      	b.n	8003876 <__ieee754_rem_pio2f+0x66>
 80038ac:	4b69      	ldr	r3, [pc, #420]	@ (8003a54 <__ieee754_rem_pio2f+0x244>)
 80038ae:	429d      	cmp	r5, r3
 80038b0:	d873      	bhi.n	800399a <__ieee754_rem_pio2f+0x18a>
 80038b2:	f000 f8dd 	bl	8003a70 <fabsf>
 80038b6:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8003a58 <__ieee754_rem_pio2f+0x248>
 80038ba:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80038be:	eee0 7a07 	vfma.f32	s15, s0, s14
 80038c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80038c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80038ca:	ee17 0a90 	vmov	r0, s15
 80038ce:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8003a40 <__ieee754_rem_pio2f+0x230>
 80038d2:	eea7 0a67 	vfms.f32	s0, s14, s15
 80038d6:	281f      	cmp	r0, #31
 80038d8:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8003a4c <__ieee754_rem_pio2f+0x23c>
 80038dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038e0:	eeb1 6a47 	vneg.f32	s12, s14
 80038e4:	ee70 6a67 	vsub.f32	s13, s0, s15
 80038e8:	ee16 1a90 	vmov	r1, s13
 80038ec:	dc09      	bgt.n	8003902 <__ieee754_rem_pio2f+0xf2>
 80038ee:	4a5b      	ldr	r2, [pc, #364]	@ (8003a5c <__ieee754_rem_pio2f+0x24c>)
 80038f0:	1e47      	subs	r7, r0, #1
 80038f2:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80038f6:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 80038fa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80038fe:	4293      	cmp	r3, r2
 8003900:	d107      	bne.n	8003912 <__ieee754_rem_pio2f+0x102>
 8003902:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8003906:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800390a:	2a08      	cmp	r2, #8
 800390c:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8003910:	dc14      	bgt.n	800393c <__ieee754_rem_pio2f+0x12c>
 8003912:	6021      	str	r1, [r4, #0]
 8003914:	ed94 7a00 	vldr	s14, [r4]
 8003918:	ee30 0a47 	vsub.f32	s0, s0, s14
 800391c:	2e00      	cmp	r6, #0
 800391e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8003922:	ed84 0a01 	vstr	s0, [r4, #4]
 8003926:	daa6      	bge.n	8003876 <__ieee754_rem_pio2f+0x66>
 8003928:	eeb1 7a47 	vneg.f32	s14, s14
 800392c:	eeb1 0a40 	vneg.f32	s0, s0
 8003930:	ed84 7a00 	vstr	s14, [r4]
 8003934:	ed84 0a01 	vstr	s0, [r4, #4]
 8003938:	4240      	negs	r0, r0
 800393a:	e79c      	b.n	8003876 <__ieee754_rem_pio2f+0x66>
 800393c:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8003a48 <__ieee754_rem_pio2f+0x238>
 8003940:	eef0 6a40 	vmov.f32	s13, s0
 8003944:	eee6 6a25 	vfma.f32	s13, s12, s11
 8003948:	ee70 7a66 	vsub.f32	s15, s0, s13
 800394c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8003950:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003a50 <__ieee754_rem_pio2f+0x240>
 8003954:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8003958:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800395c:	ee15 2a90 	vmov	r2, s11
 8003960:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8003964:	1a5b      	subs	r3, r3, r1
 8003966:	2b19      	cmp	r3, #25
 8003968:	dc04      	bgt.n	8003974 <__ieee754_rem_pio2f+0x164>
 800396a:	edc4 5a00 	vstr	s11, [r4]
 800396e:	eeb0 0a66 	vmov.f32	s0, s13
 8003972:	e7cf      	b.n	8003914 <__ieee754_rem_pio2f+0x104>
 8003974:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8003a60 <__ieee754_rem_pio2f+0x250>
 8003978:	eeb0 0a66 	vmov.f32	s0, s13
 800397c:	eea6 0a25 	vfma.f32	s0, s12, s11
 8003980:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8003984:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8003a64 <__ieee754_rem_pio2f+0x254>
 8003988:	eee6 7a25 	vfma.f32	s15, s12, s11
 800398c:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8003990:	ee30 7a67 	vsub.f32	s14, s0, s15
 8003994:	ed84 7a00 	vstr	s14, [r4]
 8003998:	e7bc      	b.n	8003914 <__ieee754_rem_pio2f+0x104>
 800399a:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800399e:	d306      	bcc.n	80039ae <__ieee754_rem_pio2f+0x19e>
 80039a0:	ee70 7a40 	vsub.f32	s15, s0, s0
 80039a4:	edc0 7a01 	vstr	s15, [r0, #4]
 80039a8:	edc0 7a00 	vstr	s15, [r0]
 80039ac:	e73e      	b.n	800382c <__ieee754_rem_pio2f+0x1c>
 80039ae:	15ea      	asrs	r2, r5, #23
 80039b0:	3a86      	subs	r2, #134	@ 0x86
 80039b2:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 80039b6:	ee07 3a90 	vmov	s15, r3
 80039ba:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80039be:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8003a68 <__ieee754_rem_pio2f+0x258>
 80039c2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80039c6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80039ca:	ed8d 7a03 	vstr	s14, [sp, #12]
 80039ce:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80039d2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80039d6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80039da:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80039de:	ed8d 7a04 	vstr	s14, [sp, #16]
 80039e2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80039e6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80039ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039ee:	edcd 7a05 	vstr	s15, [sp, #20]
 80039f2:	d11e      	bne.n	8003a32 <__ieee754_rem_pio2f+0x222>
 80039f4:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80039f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039fc:	bf0c      	ite	eq
 80039fe:	2301      	moveq	r3, #1
 8003a00:	2302      	movne	r3, #2
 8003a02:	491a      	ldr	r1, [pc, #104]	@ (8003a6c <__ieee754_rem_pio2f+0x25c>)
 8003a04:	9101      	str	r1, [sp, #4]
 8003a06:	2102      	movs	r1, #2
 8003a08:	9100      	str	r1, [sp, #0]
 8003a0a:	a803      	add	r0, sp, #12
 8003a0c:	4621      	mov	r1, r4
 8003a0e:	f000 f837 	bl	8003a80 <__kernel_rem_pio2f>
 8003a12:	2e00      	cmp	r6, #0
 8003a14:	f6bf af2f 	bge.w	8003876 <__ieee754_rem_pio2f+0x66>
 8003a18:	edd4 7a00 	vldr	s15, [r4]
 8003a1c:	eef1 7a67 	vneg.f32	s15, s15
 8003a20:	edc4 7a00 	vstr	s15, [r4]
 8003a24:	edd4 7a01 	vldr	s15, [r4, #4]
 8003a28:	eef1 7a67 	vneg.f32	s15, s15
 8003a2c:	edc4 7a01 	vstr	s15, [r4, #4]
 8003a30:	e782      	b.n	8003938 <__ieee754_rem_pio2f+0x128>
 8003a32:	2303      	movs	r3, #3
 8003a34:	e7e5      	b.n	8003a02 <__ieee754_rem_pio2f+0x1f2>
 8003a36:	bf00      	nop
 8003a38:	3f490fd8 	.word	0x3f490fd8
 8003a3c:	4016cbe3 	.word	0x4016cbe3
 8003a40:	3fc90f80 	.word	0x3fc90f80
 8003a44:	3fc90fd0 	.word	0x3fc90fd0
 8003a48:	37354400 	.word	0x37354400
 8003a4c:	37354443 	.word	0x37354443
 8003a50:	2e85a308 	.word	0x2e85a308
 8003a54:	43490f80 	.word	0x43490f80
 8003a58:	3f22f984 	.word	0x3f22f984
 8003a5c:	08004124 	.word	0x08004124
 8003a60:	2e85a300 	.word	0x2e85a300
 8003a64:	248d3132 	.word	0x248d3132
 8003a68:	43800000 	.word	0x43800000
 8003a6c:	080041a4 	.word	0x080041a4

08003a70 <fabsf>:
 8003a70:	ee10 3a10 	vmov	r3, s0
 8003a74:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003a78:	ee00 3a10 	vmov	s0, r3
 8003a7c:	4770      	bx	lr
	...

08003a80 <__kernel_rem_pio2f>:
 8003a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a84:	ed2d 8b04 	vpush	{d8-d9}
 8003a88:	b0d9      	sub	sp, #356	@ 0x164
 8003a8a:	4690      	mov	r8, r2
 8003a8c:	9001      	str	r0, [sp, #4]
 8003a8e:	4ab6      	ldr	r2, [pc, #728]	@ (8003d68 <__kernel_rem_pio2f+0x2e8>)
 8003a90:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8003a92:	f118 0f04 	cmn.w	r8, #4
 8003a96:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8003a9a:	460f      	mov	r7, r1
 8003a9c:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8003aa0:	db26      	blt.n	8003af0 <__kernel_rem_pio2f+0x70>
 8003aa2:	f1b8 0203 	subs.w	r2, r8, #3
 8003aa6:	bf48      	it	mi
 8003aa8:	f108 0204 	addmi.w	r2, r8, #4
 8003aac:	10d2      	asrs	r2, r2, #3
 8003aae:	1c55      	adds	r5, r2, #1
 8003ab0:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8003ab2:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8003d78 <__kernel_rem_pio2f+0x2f8>
 8003ab6:	00e8      	lsls	r0, r5, #3
 8003ab8:	eba2 060b 	sub.w	r6, r2, fp
 8003abc:	9002      	str	r0, [sp, #8]
 8003abe:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8003ac2:	eb0a 0c0b 	add.w	ip, sl, fp
 8003ac6:	ac1c      	add	r4, sp, #112	@ 0x70
 8003ac8:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8003acc:	2000      	movs	r0, #0
 8003ace:	4560      	cmp	r0, ip
 8003ad0:	dd10      	ble.n	8003af4 <__kernel_rem_pio2f+0x74>
 8003ad2:	a91c      	add	r1, sp, #112	@ 0x70
 8003ad4:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8003ad8:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8003adc:	2600      	movs	r6, #0
 8003ade:	4556      	cmp	r6, sl
 8003ae0:	dc24      	bgt.n	8003b2c <__kernel_rem_pio2f+0xac>
 8003ae2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8003ae6:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8003d78 <__kernel_rem_pio2f+0x2f8>
 8003aea:	4684      	mov	ip, r0
 8003aec:	2400      	movs	r4, #0
 8003aee:	e016      	b.n	8003b1e <__kernel_rem_pio2f+0x9e>
 8003af0:	2200      	movs	r2, #0
 8003af2:	e7dc      	b.n	8003aae <__kernel_rem_pio2f+0x2e>
 8003af4:	42c6      	cmn	r6, r0
 8003af6:	bf5d      	ittte	pl
 8003af8:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8003afc:	ee07 1a90 	vmovpl	s15, r1
 8003b00:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8003b04:	eef0 7a47 	vmovmi.f32	s15, s14
 8003b08:	ece4 7a01 	vstmia	r4!, {s15}
 8003b0c:	3001      	adds	r0, #1
 8003b0e:	e7de      	b.n	8003ace <__kernel_rem_pio2f+0x4e>
 8003b10:	ecfe 6a01 	vldmia	lr!, {s13}
 8003b14:	ed3c 7a01 	vldmdb	ip!, {s14}
 8003b18:	eee6 7a87 	vfma.f32	s15, s13, s14
 8003b1c:	3401      	adds	r4, #1
 8003b1e:	455c      	cmp	r4, fp
 8003b20:	ddf6      	ble.n	8003b10 <__kernel_rem_pio2f+0x90>
 8003b22:	ece9 7a01 	vstmia	r9!, {s15}
 8003b26:	3601      	adds	r6, #1
 8003b28:	3004      	adds	r0, #4
 8003b2a:	e7d8      	b.n	8003ade <__kernel_rem_pio2f+0x5e>
 8003b2c:	a908      	add	r1, sp, #32
 8003b2e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8003b32:	9104      	str	r1, [sp, #16]
 8003b34:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8003b36:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8003d74 <__kernel_rem_pio2f+0x2f4>
 8003b3a:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8003d70 <__kernel_rem_pio2f+0x2f0>
 8003b3e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8003b42:	9203      	str	r2, [sp, #12]
 8003b44:	4654      	mov	r4, sl
 8003b46:	00a2      	lsls	r2, r4, #2
 8003b48:	9205      	str	r2, [sp, #20]
 8003b4a:	aa58      	add	r2, sp, #352	@ 0x160
 8003b4c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8003b50:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8003b54:	a944      	add	r1, sp, #272	@ 0x110
 8003b56:	aa08      	add	r2, sp, #32
 8003b58:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8003b5c:	4694      	mov	ip, r2
 8003b5e:	4626      	mov	r6, r4
 8003b60:	2e00      	cmp	r6, #0
 8003b62:	dc4c      	bgt.n	8003bfe <__kernel_rem_pio2f+0x17e>
 8003b64:	4628      	mov	r0, r5
 8003b66:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003b6a:	f000 f9f1 	bl	8003f50 <scalbnf>
 8003b6e:	eeb0 8a40 	vmov.f32	s16, s0
 8003b72:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8003b76:	ee28 0a00 	vmul.f32	s0, s16, s0
 8003b7a:	f000 fa4f 	bl	800401c <floorf>
 8003b7e:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8003b82:	eea0 8a67 	vfms.f32	s16, s0, s15
 8003b86:	2d00      	cmp	r5, #0
 8003b88:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003b8c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8003b90:	ee17 9a90 	vmov	r9, s15
 8003b94:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b98:	ee38 8a67 	vsub.f32	s16, s16, s15
 8003b9c:	dd41      	ble.n	8003c22 <__kernel_rem_pio2f+0x1a2>
 8003b9e:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 8003ba2:	a908      	add	r1, sp, #32
 8003ba4:	f1c5 0e08 	rsb	lr, r5, #8
 8003ba8:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8003bac:	fa46 f00e 	asr.w	r0, r6, lr
 8003bb0:	4481      	add	r9, r0
 8003bb2:	fa00 f00e 	lsl.w	r0, r0, lr
 8003bb6:	1a36      	subs	r6, r6, r0
 8003bb8:	f1c5 0007 	rsb	r0, r5, #7
 8003bbc:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8003bc0:	4106      	asrs	r6, r0
 8003bc2:	2e00      	cmp	r6, #0
 8003bc4:	dd3c      	ble.n	8003c40 <__kernel_rem_pio2f+0x1c0>
 8003bc6:	f04f 0e00 	mov.w	lr, #0
 8003bca:	f109 0901 	add.w	r9, r9, #1
 8003bce:	4670      	mov	r0, lr
 8003bd0:	4574      	cmp	r4, lr
 8003bd2:	dc68      	bgt.n	8003ca6 <__kernel_rem_pio2f+0x226>
 8003bd4:	2d00      	cmp	r5, #0
 8003bd6:	dd03      	ble.n	8003be0 <__kernel_rem_pio2f+0x160>
 8003bd8:	2d01      	cmp	r5, #1
 8003bda:	d074      	beq.n	8003cc6 <__kernel_rem_pio2f+0x246>
 8003bdc:	2d02      	cmp	r5, #2
 8003bde:	d07d      	beq.n	8003cdc <__kernel_rem_pio2f+0x25c>
 8003be0:	2e02      	cmp	r6, #2
 8003be2:	d12d      	bne.n	8003c40 <__kernel_rem_pio2f+0x1c0>
 8003be4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8003be8:	ee30 8a48 	vsub.f32	s16, s0, s16
 8003bec:	b340      	cbz	r0, 8003c40 <__kernel_rem_pio2f+0x1c0>
 8003bee:	4628      	mov	r0, r5
 8003bf0:	9306      	str	r3, [sp, #24]
 8003bf2:	f000 f9ad 	bl	8003f50 <scalbnf>
 8003bf6:	9b06      	ldr	r3, [sp, #24]
 8003bf8:	ee38 8a40 	vsub.f32	s16, s16, s0
 8003bfc:	e020      	b.n	8003c40 <__kernel_rem_pio2f+0x1c0>
 8003bfe:	ee60 7a28 	vmul.f32	s15, s0, s17
 8003c02:	3e01      	subs	r6, #1
 8003c04:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003c08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003c0c:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8003c10:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8003c14:	ecac 0a01 	vstmia	ip!, {s0}
 8003c18:	ed30 0a01 	vldmdb	r0!, {s0}
 8003c1c:	ee37 0a80 	vadd.f32	s0, s15, s0
 8003c20:	e79e      	b.n	8003b60 <__kernel_rem_pio2f+0xe0>
 8003c22:	d105      	bne.n	8003c30 <__kernel_rem_pio2f+0x1b0>
 8003c24:	1e60      	subs	r0, r4, #1
 8003c26:	a908      	add	r1, sp, #32
 8003c28:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8003c2c:	11f6      	asrs	r6, r6, #7
 8003c2e:	e7c8      	b.n	8003bc2 <__kernel_rem_pio2f+0x142>
 8003c30:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8003c34:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8003c38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c3c:	da31      	bge.n	8003ca2 <__kernel_rem_pio2f+0x222>
 8003c3e:	2600      	movs	r6, #0
 8003c40:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8003c44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c48:	f040 8098 	bne.w	8003d7c <__kernel_rem_pio2f+0x2fc>
 8003c4c:	1e60      	subs	r0, r4, #1
 8003c4e:	2200      	movs	r2, #0
 8003c50:	4550      	cmp	r0, sl
 8003c52:	da4b      	bge.n	8003cec <__kernel_rem_pio2f+0x26c>
 8003c54:	2a00      	cmp	r2, #0
 8003c56:	d065      	beq.n	8003d24 <__kernel_rem_pio2f+0x2a4>
 8003c58:	3c01      	subs	r4, #1
 8003c5a:	ab08      	add	r3, sp, #32
 8003c5c:	3d08      	subs	r5, #8
 8003c5e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d0f8      	beq.n	8003c58 <__kernel_rem_pio2f+0x1d8>
 8003c66:	4628      	mov	r0, r5
 8003c68:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8003c6c:	f000 f970 	bl	8003f50 <scalbnf>
 8003c70:	1c63      	adds	r3, r4, #1
 8003c72:	aa44      	add	r2, sp, #272	@ 0x110
 8003c74:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8003d74 <__kernel_rem_pio2f+0x2f4>
 8003c78:	0099      	lsls	r1, r3, #2
 8003c7a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8003c7e:	4623      	mov	r3, r4
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	f280 80a9 	bge.w	8003dd8 <__kernel_rem_pio2f+0x358>
 8003c86:	4623      	mov	r3, r4
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	f2c0 80c7 	blt.w	8003e1c <__kernel_rem_pio2f+0x39c>
 8003c8e:	aa44      	add	r2, sp, #272	@ 0x110
 8003c90:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8003c94:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8003d6c <__kernel_rem_pio2f+0x2ec>
 8003c98:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8003d78 <__kernel_rem_pio2f+0x2f8>
 8003c9c:	2000      	movs	r0, #0
 8003c9e:	1ae2      	subs	r2, r4, r3
 8003ca0:	e0b1      	b.n	8003e06 <__kernel_rem_pio2f+0x386>
 8003ca2:	2602      	movs	r6, #2
 8003ca4:	e78f      	b.n	8003bc6 <__kernel_rem_pio2f+0x146>
 8003ca6:	f852 1b04 	ldr.w	r1, [r2], #4
 8003caa:	b948      	cbnz	r0, 8003cc0 <__kernel_rem_pio2f+0x240>
 8003cac:	b121      	cbz	r1, 8003cb8 <__kernel_rem_pio2f+0x238>
 8003cae:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8003cb2:	f842 1c04 	str.w	r1, [r2, #-4]
 8003cb6:	2101      	movs	r1, #1
 8003cb8:	f10e 0e01 	add.w	lr, lr, #1
 8003cbc:	4608      	mov	r0, r1
 8003cbe:	e787      	b.n	8003bd0 <__kernel_rem_pio2f+0x150>
 8003cc0:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8003cc4:	e7f5      	b.n	8003cb2 <__kernel_rem_pio2f+0x232>
 8003cc6:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 8003cca:	aa08      	add	r2, sp, #32
 8003ccc:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8003cd0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003cd4:	a908      	add	r1, sp, #32
 8003cd6:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8003cda:	e781      	b.n	8003be0 <__kernel_rem_pio2f+0x160>
 8003cdc:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 8003ce0:	aa08      	add	r2, sp, #32
 8003ce2:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8003ce6:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8003cea:	e7f3      	b.n	8003cd4 <__kernel_rem_pio2f+0x254>
 8003cec:	a908      	add	r1, sp, #32
 8003cee:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8003cf2:	3801      	subs	r0, #1
 8003cf4:	430a      	orrs	r2, r1
 8003cf6:	e7ab      	b.n	8003c50 <__kernel_rem_pio2f+0x1d0>
 8003cf8:	3201      	adds	r2, #1
 8003cfa:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8003cfe:	2e00      	cmp	r6, #0
 8003d00:	d0fa      	beq.n	8003cf8 <__kernel_rem_pio2f+0x278>
 8003d02:	9905      	ldr	r1, [sp, #20]
 8003d04:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8003d08:	eb0d 0001 	add.w	r0, sp, r1
 8003d0c:	18e6      	adds	r6, r4, r3
 8003d0e:	a91c      	add	r1, sp, #112	@ 0x70
 8003d10:	f104 0c01 	add.w	ip, r4, #1
 8003d14:	384c      	subs	r0, #76	@ 0x4c
 8003d16:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8003d1a:	4422      	add	r2, r4
 8003d1c:	4562      	cmp	r2, ip
 8003d1e:	da04      	bge.n	8003d2a <__kernel_rem_pio2f+0x2aa>
 8003d20:	4614      	mov	r4, r2
 8003d22:	e710      	b.n	8003b46 <__kernel_rem_pio2f+0xc6>
 8003d24:	9804      	ldr	r0, [sp, #16]
 8003d26:	2201      	movs	r2, #1
 8003d28:	e7e7      	b.n	8003cfa <__kernel_rem_pio2f+0x27a>
 8003d2a:	9903      	ldr	r1, [sp, #12]
 8003d2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8003d30:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8003d34:	9105      	str	r1, [sp, #20]
 8003d36:	ee07 1a90 	vmov	s15, r1
 8003d3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d3e:	2400      	movs	r4, #0
 8003d40:	ece6 7a01 	vstmia	r6!, {s15}
 8003d44:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8003d78 <__kernel_rem_pio2f+0x2f8>
 8003d48:	46b1      	mov	r9, r6
 8003d4a:	455c      	cmp	r4, fp
 8003d4c:	dd04      	ble.n	8003d58 <__kernel_rem_pio2f+0x2d8>
 8003d4e:	ece0 7a01 	vstmia	r0!, {s15}
 8003d52:	f10c 0c01 	add.w	ip, ip, #1
 8003d56:	e7e1      	b.n	8003d1c <__kernel_rem_pio2f+0x29c>
 8003d58:	ecfe 6a01 	vldmia	lr!, {s13}
 8003d5c:	ed39 7a01 	vldmdb	r9!, {s14}
 8003d60:	3401      	adds	r4, #1
 8003d62:	eee6 7a87 	vfma.f32	s15, s13, s14
 8003d66:	e7f0      	b.n	8003d4a <__kernel_rem_pio2f+0x2ca>
 8003d68:	080044e8 	.word	0x080044e8
 8003d6c:	080044bc 	.word	0x080044bc
 8003d70:	43800000 	.word	0x43800000
 8003d74:	3b800000 	.word	0x3b800000
 8003d78:	00000000 	.word	0x00000000
 8003d7c:	9b02      	ldr	r3, [sp, #8]
 8003d7e:	eeb0 0a48 	vmov.f32	s0, s16
 8003d82:	eba3 0008 	sub.w	r0, r3, r8
 8003d86:	f000 f8e3 	bl	8003f50 <scalbnf>
 8003d8a:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8003d70 <__kernel_rem_pio2f+0x2f0>
 8003d8e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8003d92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d96:	db19      	blt.n	8003dcc <__kernel_rem_pio2f+0x34c>
 8003d98:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8003d74 <__kernel_rem_pio2f+0x2f4>
 8003d9c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8003da0:	aa08      	add	r2, sp, #32
 8003da2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003da6:	3508      	adds	r5, #8
 8003da8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003dac:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8003db0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003db4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8003db8:	ee10 3a10 	vmov	r3, s0
 8003dbc:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8003dc0:	ee17 3a90 	vmov	r3, s15
 8003dc4:	3401      	adds	r4, #1
 8003dc6:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8003dca:	e74c      	b.n	8003c66 <__kernel_rem_pio2f+0x1e6>
 8003dcc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8003dd0:	aa08      	add	r2, sp, #32
 8003dd2:	ee10 3a10 	vmov	r3, s0
 8003dd6:	e7f6      	b.n	8003dc6 <__kernel_rem_pio2f+0x346>
 8003dd8:	a808      	add	r0, sp, #32
 8003dda:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8003dde:	9001      	str	r0, [sp, #4]
 8003de0:	ee07 0a90 	vmov	s15, r0
 8003de4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003de8:	3b01      	subs	r3, #1
 8003dea:	ee67 7a80 	vmul.f32	s15, s15, s0
 8003dee:	ee20 0a07 	vmul.f32	s0, s0, s14
 8003df2:	ed62 7a01 	vstmdb	r2!, {s15}
 8003df6:	e743      	b.n	8003c80 <__kernel_rem_pio2f+0x200>
 8003df8:	ecfc 6a01 	vldmia	ip!, {s13}
 8003dfc:	ecb5 7a01 	vldmia	r5!, {s14}
 8003e00:	eee6 7a87 	vfma.f32	s15, s13, s14
 8003e04:	3001      	adds	r0, #1
 8003e06:	4550      	cmp	r0, sl
 8003e08:	dc01      	bgt.n	8003e0e <__kernel_rem_pio2f+0x38e>
 8003e0a:	4290      	cmp	r0, r2
 8003e0c:	ddf4      	ble.n	8003df8 <__kernel_rem_pio2f+0x378>
 8003e0e:	a858      	add	r0, sp, #352	@ 0x160
 8003e10:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8003e14:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8003e18:	3b01      	subs	r3, #1
 8003e1a:	e735      	b.n	8003c88 <__kernel_rem_pio2f+0x208>
 8003e1c:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8003e1e:	2b02      	cmp	r3, #2
 8003e20:	dc09      	bgt.n	8003e36 <__kernel_rem_pio2f+0x3b6>
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	dc27      	bgt.n	8003e76 <__kernel_rem_pio2f+0x3f6>
 8003e26:	d040      	beq.n	8003eaa <__kernel_rem_pio2f+0x42a>
 8003e28:	f009 0007 	and.w	r0, r9, #7
 8003e2c:	b059      	add	sp, #356	@ 0x164
 8003e2e:	ecbd 8b04 	vpop	{d8-d9}
 8003e32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e36:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8003e38:	2b03      	cmp	r3, #3
 8003e3a:	d1f5      	bne.n	8003e28 <__kernel_rem_pio2f+0x3a8>
 8003e3c:	aa30      	add	r2, sp, #192	@ 0xc0
 8003e3e:	1f0b      	subs	r3, r1, #4
 8003e40:	4413      	add	r3, r2
 8003e42:	461a      	mov	r2, r3
 8003e44:	4620      	mov	r0, r4
 8003e46:	2800      	cmp	r0, #0
 8003e48:	dc50      	bgt.n	8003eec <__kernel_rem_pio2f+0x46c>
 8003e4a:	4622      	mov	r2, r4
 8003e4c:	2a01      	cmp	r2, #1
 8003e4e:	dc5d      	bgt.n	8003f0c <__kernel_rem_pio2f+0x48c>
 8003e50:	ab30      	add	r3, sp, #192	@ 0xc0
 8003e52:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8003d78 <__kernel_rem_pio2f+0x2f8>
 8003e56:	440b      	add	r3, r1
 8003e58:	2c01      	cmp	r4, #1
 8003e5a:	dc67      	bgt.n	8003f2c <__kernel_rem_pio2f+0x4ac>
 8003e5c:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8003e60:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8003e64:	2e00      	cmp	r6, #0
 8003e66:	d167      	bne.n	8003f38 <__kernel_rem_pio2f+0x4b8>
 8003e68:	edc7 6a00 	vstr	s13, [r7]
 8003e6c:	ed87 7a01 	vstr	s14, [r7, #4]
 8003e70:	edc7 7a02 	vstr	s15, [r7, #8]
 8003e74:	e7d8      	b.n	8003e28 <__kernel_rem_pio2f+0x3a8>
 8003e76:	ab30      	add	r3, sp, #192	@ 0xc0
 8003e78:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8003d78 <__kernel_rem_pio2f+0x2f8>
 8003e7c:	440b      	add	r3, r1
 8003e7e:	4622      	mov	r2, r4
 8003e80:	2a00      	cmp	r2, #0
 8003e82:	da24      	bge.n	8003ece <__kernel_rem_pio2f+0x44e>
 8003e84:	b34e      	cbz	r6, 8003eda <__kernel_rem_pio2f+0x45a>
 8003e86:	eef1 7a47 	vneg.f32	s15, s14
 8003e8a:	edc7 7a00 	vstr	s15, [r7]
 8003e8e:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8003e92:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003e96:	aa31      	add	r2, sp, #196	@ 0xc4
 8003e98:	2301      	movs	r3, #1
 8003e9a:	429c      	cmp	r4, r3
 8003e9c:	da20      	bge.n	8003ee0 <__kernel_rem_pio2f+0x460>
 8003e9e:	b10e      	cbz	r6, 8003ea4 <__kernel_rem_pio2f+0x424>
 8003ea0:	eef1 7a67 	vneg.f32	s15, s15
 8003ea4:	edc7 7a01 	vstr	s15, [r7, #4]
 8003ea8:	e7be      	b.n	8003e28 <__kernel_rem_pio2f+0x3a8>
 8003eaa:	ab30      	add	r3, sp, #192	@ 0xc0
 8003eac:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8003d78 <__kernel_rem_pio2f+0x2f8>
 8003eb0:	440b      	add	r3, r1
 8003eb2:	2c00      	cmp	r4, #0
 8003eb4:	da05      	bge.n	8003ec2 <__kernel_rem_pio2f+0x442>
 8003eb6:	b10e      	cbz	r6, 8003ebc <__kernel_rem_pio2f+0x43c>
 8003eb8:	eef1 7a67 	vneg.f32	s15, s15
 8003ebc:	edc7 7a00 	vstr	s15, [r7]
 8003ec0:	e7b2      	b.n	8003e28 <__kernel_rem_pio2f+0x3a8>
 8003ec2:	ed33 7a01 	vldmdb	r3!, {s14}
 8003ec6:	3c01      	subs	r4, #1
 8003ec8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003ecc:	e7f1      	b.n	8003eb2 <__kernel_rem_pio2f+0x432>
 8003ece:	ed73 7a01 	vldmdb	r3!, {s15}
 8003ed2:	3a01      	subs	r2, #1
 8003ed4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003ed8:	e7d2      	b.n	8003e80 <__kernel_rem_pio2f+0x400>
 8003eda:	eef0 7a47 	vmov.f32	s15, s14
 8003ede:	e7d4      	b.n	8003e8a <__kernel_rem_pio2f+0x40a>
 8003ee0:	ecb2 7a01 	vldmia	r2!, {s14}
 8003ee4:	3301      	adds	r3, #1
 8003ee6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003eea:	e7d6      	b.n	8003e9a <__kernel_rem_pio2f+0x41a>
 8003eec:	ed72 7a01 	vldmdb	r2!, {s15}
 8003ef0:	edd2 6a01 	vldr	s13, [r2, #4]
 8003ef4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8003ef8:	3801      	subs	r0, #1
 8003efa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003efe:	ed82 7a00 	vstr	s14, [r2]
 8003f02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f06:	edc2 7a01 	vstr	s15, [r2, #4]
 8003f0a:	e79c      	b.n	8003e46 <__kernel_rem_pio2f+0x3c6>
 8003f0c:	ed73 7a01 	vldmdb	r3!, {s15}
 8003f10:	edd3 6a01 	vldr	s13, [r3, #4]
 8003f14:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8003f18:	3a01      	subs	r2, #1
 8003f1a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003f1e:	ed83 7a00 	vstr	s14, [r3]
 8003f22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f26:	edc3 7a01 	vstr	s15, [r3, #4]
 8003f2a:	e78f      	b.n	8003e4c <__kernel_rem_pio2f+0x3cc>
 8003f2c:	ed33 7a01 	vldmdb	r3!, {s14}
 8003f30:	3c01      	subs	r4, #1
 8003f32:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003f36:	e78f      	b.n	8003e58 <__kernel_rem_pio2f+0x3d8>
 8003f38:	eef1 6a66 	vneg.f32	s13, s13
 8003f3c:	eeb1 7a47 	vneg.f32	s14, s14
 8003f40:	edc7 6a00 	vstr	s13, [r7]
 8003f44:	ed87 7a01 	vstr	s14, [r7, #4]
 8003f48:	eef1 7a67 	vneg.f32	s15, s15
 8003f4c:	e790      	b.n	8003e70 <__kernel_rem_pio2f+0x3f0>
 8003f4e:	bf00      	nop

08003f50 <scalbnf>:
 8003f50:	ee10 3a10 	vmov	r3, s0
 8003f54:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8003f58:	d02b      	beq.n	8003fb2 <scalbnf+0x62>
 8003f5a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8003f5e:	d302      	bcc.n	8003f66 <scalbnf+0x16>
 8003f60:	ee30 0a00 	vadd.f32	s0, s0, s0
 8003f64:	4770      	bx	lr
 8003f66:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8003f6a:	d123      	bne.n	8003fb4 <scalbnf+0x64>
 8003f6c:	4b24      	ldr	r3, [pc, #144]	@ (8004000 <scalbnf+0xb0>)
 8003f6e:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8004004 <scalbnf+0xb4>
 8003f72:	4298      	cmp	r0, r3
 8003f74:	ee20 0a27 	vmul.f32	s0, s0, s15
 8003f78:	db17      	blt.n	8003faa <scalbnf+0x5a>
 8003f7a:	ee10 3a10 	vmov	r3, s0
 8003f7e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8003f82:	3a19      	subs	r2, #25
 8003f84:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8003f88:	4288      	cmp	r0, r1
 8003f8a:	dd15      	ble.n	8003fb8 <scalbnf+0x68>
 8003f8c:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8004008 <scalbnf+0xb8>
 8003f90:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800400c <scalbnf+0xbc>
 8003f94:	ee10 3a10 	vmov	r3, s0
 8003f98:	eeb0 7a67 	vmov.f32	s14, s15
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	bfb8      	it	lt
 8003fa0:	eef0 7a66 	vmovlt.f32	s15, s13
 8003fa4:	ee27 0a87 	vmul.f32	s0, s15, s14
 8003fa8:	4770      	bx	lr
 8003faa:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8004010 <scalbnf+0xc0>
 8003fae:	ee27 0a80 	vmul.f32	s0, s15, s0
 8003fb2:	4770      	bx	lr
 8003fb4:	0dd2      	lsrs	r2, r2, #23
 8003fb6:	e7e5      	b.n	8003f84 <scalbnf+0x34>
 8003fb8:	4410      	add	r0, r2
 8003fba:	28fe      	cmp	r0, #254	@ 0xfe
 8003fbc:	dce6      	bgt.n	8003f8c <scalbnf+0x3c>
 8003fbe:	2800      	cmp	r0, #0
 8003fc0:	dd06      	ble.n	8003fd0 <scalbnf+0x80>
 8003fc2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8003fc6:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8003fca:	ee00 3a10 	vmov	s0, r3
 8003fce:	4770      	bx	lr
 8003fd0:	f110 0f16 	cmn.w	r0, #22
 8003fd4:	da09      	bge.n	8003fea <scalbnf+0x9a>
 8003fd6:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8004010 <scalbnf+0xc0>
 8003fda:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8004014 <scalbnf+0xc4>
 8003fde:	ee10 3a10 	vmov	r3, s0
 8003fe2:	eeb0 7a67 	vmov.f32	s14, s15
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	e7d9      	b.n	8003f9e <scalbnf+0x4e>
 8003fea:	3019      	adds	r0, #25
 8003fec:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8003ff0:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8003ff4:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8004018 <scalbnf+0xc8>
 8003ff8:	ee07 3a90 	vmov	s15, r3
 8003ffc:	e7d7      	b.n	8003fae <scalbnf+0x5e>
 8003ffe:	bf00      	nop
 8004000:	ffff3cb0 	.word	0xffff3cb0
 8004004:	4c000000 	.word	0x4c000000
 8004008:	7149f2ca 	.word	0x7149f2ca
 800400c:	f149f2ca 	.word	0xf149f2ca
 8004010:	0da24260 	.word	0x0da24260
 8004014:	8da24260 	.word	0x8da24260
 8004018:	33000000 	.word	0x33000000

0800401c <floorf>:
 800401c:	ee10 3a10 	vmov	r3, s0
 8004020:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8004024:	3a7f      	subs	r2, #127	@ 0x7f
 8004026:	2a16      	cmp	r2, #22
 8004028:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800402c:	dc2b      	bgt.n	8004086 <floorf+0x6a>
 800402e:	2a00      	cmp	r2, #0
 8004030:	da12      	bge.n	8004058 <floorf+0x3c>
 8004032:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8004098 <floorf+0x7c>
 8004036:	ee30 0a27 	vadd.f32	s0, s0, s15
 800403a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800403e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004042:	dd06      	ble.n	8004052 <floorf+0x36>
 8004044:	2b00      	cmp	r3, #0
 8004046:	da24      	bge.n	8004092 <floorf+0x76>
 8004048:	2900      	cmp	r1, #0
 800404a:	4b14      	ldr	r3, [pc, #80]	@ (800409c <floorf+0x80>)
 800404c:	bf08      	it	eq
 800404e:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8004052:	ee00 3a10 	vmov	s0, r3
 8004056:	4770      	bx	lr
 8004058:	4911      	ldr	r1, [pc, #68]	@ (80040a0 <floorf+0x84>)
 800405a:	4111      	asrs	r1, r2
 800405c:	420b      	tst	r3, r1
 800405e:	d0fa      	beq.n	8004056 <floorf+0x3a>
 8004060:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8004098 <floorf+0x7c>
 8004064:	ee30 0a27 	vadd.f32	s0, s0, s15
 8004068:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800406c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004070:	ddef      	ble.n	8004052 <floorf+0x36>
 8004072:	2b00      	cmp	r3, #0
 8004074:	bfbe      	ittt	lt
 8004076:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800407a:	fa40 f202 	asrlt.w	r2, r0, r2
 800407e:	189b      	addlt	r3, r3, r2
 8004080:	ea23 0301 	bic.w	r3, r3, r1
 8004084:	e7e5      	b.n	8004052 <floorf+0x36>
 8004086:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800408a:	d3e4      	bcc.n	8004056 <floorf+0x3a>
 800408c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8004090:	4770      	bx	lr
 8004092:	2300      	movs	r3, #0
 8004094:	e7dd      	b.n	8004052 <floorf+0x36>
 8004096:	bf00      	nop
 8004098:	7149f2ca 	.word	0x7149f2ca
 800409c:	bf800000 	.word	0xbf800000
 80040a0:	007fffff 	.word	0x007fffff

080040a4 <memset>:
 80040a4:	4402      	add	r2, r0
 80040a6:	4603      	mov	r3, r0
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d100      	bne.n	80040ae <memset+0xa>
 80040ac:	4770      	bx	lr
 80040ae:	f803 1b01 	strb.w	r1, [r3], #1
 80040b2:	e7f9      	b.n	80040a8 <memset+0x4>

080040b4 <__libc_init_array>:
 80040b4:	b570      	push	{r4, r5, r6, lr}
 80040b6:	4d0d      	ldr	r5, [pc, #52]	@ (80040ec <__libc_init_array+0x38>)
 80040b8:	4c0d      	ldr	r4, [pc, #52]	@ (80040f0 <__libc_init_array+0x3c>)
 80040ba:	1b64      	subs	r4, r4, r5
 80040bc:	10a4      	asrs	r4, r4, #2
 80040be:	2600      	movs	r6, #0
 80040c0:	42a6      	cmp	r6, r4
 80040c2:	d109      	bne.n	80040d8 <__libc_init_array+0x24>
 80040c4:	4d0b      	ldr	r5, [pc, #44]	@ (80040f4 <__libc_init_array+0x40>)
 80040c6:	4c0c      	ldr	r4, [pc, #48]	@ (80040f8 <__libc_init_array+0x44>)
 80040c8:	f000 f818 	bl	80040fc <_init>
 80040cc:	1b64      	subs	r4, r4, r5
 80040ce:	10a4      	asrs	r4, r4, #2
 80040d0:	2600      	movs	r6, #0
 80040d2:	42a6      	cmp	r6, r4
 80040d4:	d105      	bne.n	80040e2 <__libc_init_array+0x2e>
 80040d6:	bd70      	pop	{r4, r5, r6, pc}
 80040d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80040dc:	4798      	blx	r3
 80040de:	3601      	adds	r6, #1
 80040e0:	e7ee      	b.n	80040c0 <__libc_init_array+0xc>
 80040e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80040e6:	4798      	blx	r3
 80040e8:	3601      	adds	r6, #1
 80040ea:	e7f2      	b.n	80040d2 <__libc_init_array+0x1e>
 80040ec:	080044f4 	.word	0x080044f4
 80040f0:	080044f4 	.word	0x080044f4
 80040f4:	080044f4 	.word	0x080044f4
 80040f8:	080044f8 	.word	0x080044f8

080040fc <_init>:
 80040fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040fe:	bf00      	nop
 8004100:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004102:	bc08      	pop	{r3}
 8004104:	469e      	mov	lr, r3
 8004106:	4770      	bx	lr

08004108 <_fini>:
 8004108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800410a:	bf00      	nop
 800410c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800410e:	bc08      	pop	{r3}
 8004110:	469e      	mov	lr, r3
 8004112:	4770      	bx	lr
