// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_fst_c.h"
#include "Vtop__Syms.h"


VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBit(c+1,"clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+2,"rst_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+3,"s_tlp_axis_tdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+4,"s_tlp_axis_tkeep",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+5,"s_tlp_axis_tvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+6,"s_tlp_axis_tlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+7,"s_tlp_axis_tuser",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+8,"s_tlp_axis_tready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+9,"m_tlp_axis_tdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+10,"m_tlp_axis_tkeep",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+11,"m_tlp_axis_tvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+12,"m_tlp_axis_tlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+13,"m_tlp_axis_tuser",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+14,"m_tlp_axis_tready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+15,"s_phy_axis_tdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+16,"s_phy_axis_tkeep",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+17,"s_phy_axis_tvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+18,"s_phy_axis_tlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+19,"s_phy_axis_tuser",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+20,"s_phy_axis_tready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+21,"m_phy_axis_tdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+22,"m_phy_axis_tkeep",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+23,"m_phy_axis_tvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+24,"m_phy_axis_tlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+25,"m_phy_axis_tuser",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+26,"m_phy_axis_tready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+27,"phy_link_up_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+28,"fc_initialized_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+29,"bus_num_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+30,"ext_tag_enable_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+31,"rcb_128b_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+32,"max_read_request_size_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+33,"max_payload_size_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+34,"msix_enable_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+35,"msix_mask_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+36,"status_error_cor_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+37,"status_error_uncor_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+38,"rx_cpl_stall_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->pushNamePrefix("pcie_datalink_layer ");
    tracep->declBus(c+1604,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1605,"STRB_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1605,"KEEP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1606,"USER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1607,"S_COUNT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1606,"RX_FIFO_SIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1606,"RETRY_TLP_SIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1608,"MAX_PAYLOAD_SIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+39,"clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+40,"rst_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+41,"s_tlp_axis_tdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+42,"s_tlp_axis_tkeep",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+43,"s_tlp_axis_tvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+44,"s_tlp_axis_tlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+45,"s_tlp_axis_tuser",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+46,"s_tlp_axis_tready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+47,"m_tlp_axis_tdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+48,"m_tlp_axis_tkeep",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+49,"m_tlp_axis_tvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+50,"m_tlp_axis_tlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+51,"m_tlp_axis_tuser",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+52,"m_tlp_axis_tready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+53,"s_phy_axis_tdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+54,"s_phy_axis_tkeep",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+55,"s_phy_axis_tvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+56,"s_phy_axis_tlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+57,"s_phy_axis_tuser",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+58,"s_phy_axis_tready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+59,"m_phy_axis_tdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+60,"m_phy_axis_tkeep",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+61,"m_phy_axis_tvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+62,"m_phy_axis_tlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+63,"m_phy_axis_tuser",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+64,"m_phy_axis_tready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+65,"phy_link_up_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+66,"fc_initialized_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+67,"bus_num_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+68,"ext_tag_enable_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+69,"rcb_128b_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+70,"max_read_request_size_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+71,"max_payload_size_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+72,"msix_enable_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+73,"msix_mask_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+74,"status_error_cor_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+75,"status_error_uncor_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+76,"rx_cpl_stall_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1609,"ID_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1610,"ID_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1609,"DEST_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1610,"DEST_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1611,"USER_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1611,"LAST_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1609,"ARB_TYPE_ROUND_ROBIN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1611,"ARB_LSB_HIGH_PRIORITY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1607,"M_COUNT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1611,"KEEP_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+77,"phy_fc_axis_tdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+78,"phy_fc_axis_tkeep",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+79,"phy_fc_axis_tvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+80,"phy_fc_axis_tlast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+81,"phy_fc_axis_tuser",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+82,"phy_fc_axis_tready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+83,"phy_rx_axis_tdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+84,"phy_rx_axis_tkeep",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+85,"phy_rx_axis_tvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+86,"phy_rx_axis_tlast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+87,"phy_rx_axis_tuser",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+88,"phy_rx_axis_tready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+89,"phy_tlp_axis_tdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+90,"phy_tlp_axis_tkeep",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+91,"phy_tlp_axis_tvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+92,"phy_tlp_axis_tlast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+93,"phy_tlp_axis_tuser",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+94,"phy_tlp_axis_tready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+95,"seq_num",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBit(c+96,"seq_num_vld",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+97,"seq_num_acknack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+98,"tx_fc_ph",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+99,"tx_fc_pd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+100,"tx_fc_nph",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+101,"tx_fc_npd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+102,"tx_fc_cplh",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+103,"tx_fc_cpld",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBit(c+104,"update_fc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+105,"init_ack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+106,"ack_nack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+107,"ack_nack_vld",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+108,"ack_seq_num",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+109,"init_flow_control",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+110,"soft_reset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+111,"fc1_values_stored",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+112,"fc2_values_stored",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+113,"fc2_values_sent",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    {
        const char* __VenumItemNames[]
        = {"DL_DOWN", "DL_UP", "DL_ACTIVE"};
        const char* __VenumItemValues[]
        = {"0", "1", "10"};
        tracep->declDTypeEnum(1, "pcie_datalink_pkg::pcie_dl_status_e", 3, 2, __VenumItemNames, __VenumItemValues);
    }
    tracep->declBus(c+114,"link_status",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->pushNamePrefix("arbiter_mux_inst ");
    tracep->declBus(c+1612,"S_COUNT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1613,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1614,"KEEP_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1615,"KEEP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1616,"ID_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1617,"S_ID_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1618,"M_ID_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1616,"DEST_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1617,"DEST_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1614,"USER_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1612,"USER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1614,"LAST_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1616,"UPDATE_TID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1616,"ARB_TYPE_ROUND_ROBIN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1614,"ARB_LSB_HIGH_PRIORITY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+115,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+116,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+117,"s_axis_tdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 95,0);
    tracep->declBus(c+120,"s_axis_tkeep",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+121,"s_axis_tvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+122,"s_axis_tready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+123,"s_axis_tlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+124,"s_axis_tid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 23,0);
    tracep->declBus(c+125,"s_axis_tdest",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 23,0);
    tracep->declBus(c+126,"s_axis_tuser",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declBus(c+127,"m_axis_tdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+128,"m_axis_tkeep",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+129,"m_axis_tvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+130,"m_axis_tready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+131,"m_axis_tlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+132,"m_axis_tid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
    tracep->declBus(c+133,"m_axis_tdest",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+134,"m_axis_tuser",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+1619,"CL_S_COUNT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1617,"S_ID_WIDTH_INT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+135,"request",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+136,"acknowledge",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+137,"grant",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+138,"grant_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+139,"grant_encoded",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declArray(c+140,"s_axis_tdata_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 95,0);
    tracep->declBus(c+143,"s_axis_tkeep_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+144,"s_axis_tvalid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+145,"s_axis_tlast_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+146,"s_axis_tid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,0);
    tracep->declBus(c+147,"s_axis_tdest_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,0);
    tracep->declBus(c+148,"s_axis_tuser_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+149,"m_axis_tdata_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+150,"m_axis_tkeep_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+151,"m_axis_tvalid_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+152,"m_axis_tready_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+153,"m_axis_tlast_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+154,"m_axis_tid_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
    tracep->declBus(c+155,"m_axis_tdest_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+156,"m_axis_tuser_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+157,"m_axis_tready_int_early",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+158,"current_s_tdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+159,"current_s_tkeep",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+160,"current_s_tvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+161,"current_s_tready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+162,"current_s_tlast",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+163,"current_s_tid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+164,"current_s_tdest",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+165,"current_s_tuser",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+166,"i",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
    tracep->declBus(c+167,"m_axis_tdata_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+168,"m_axis_tkeep_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+169,"m_axis_tvalid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+170,"m_axis_tvalid_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+171,"m_axis_tlast_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+172,"m_axis_tid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
    tracep->declBus(c+173,"m_axis_tdest_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+174,"m_axis_tuser_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+175,"temp_m_axis_tdata_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+176,"temp_m_axis_tkeep_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+177,"temp_m_axis_tvalid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+178,"temp_m_axis_tvalid_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+179,"temp_m_axis_tlast_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+180,"temp_m_axis_tid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
    tracep->declBus(c+181,"temp_m_axis_tdest_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+182,"temp_m_axis_tuser_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+183,"store_axis_int_to_output",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+184,"store_axis_int_to_temp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+185,"store_axis_temp_to_output",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("arb_inst ");
    tracep->declBus(c+1612,"PORTS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1616,"ARB_TYPE_ROUND_ROBIN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1614,"ARB_BLOCK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1614,"ARB_BLOCK_ACK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1614,"ARB_LSB_HIGH_PRIORITY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+186,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+187,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+188,"request",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+189,"acknowledge",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+190,"grant",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+191,"grant_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+192,"grant_encoded",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+193,"grant_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+194,"grant_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+195,"grant_valid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+196,"grant_valid_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+197,"grant_encoded_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBus(c+198,"grant_encoded_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+199,"request_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+200,"request_index",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+201,"request_mask",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+202,"mask_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+203,"mask_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+204,"masked_request_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+205,"masked_request_index",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+206,"masked_request_mask",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->pushNamePrefix("priority_encoder_inst ");
    tracep->declBus(c+1612,"WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1614,"LSB_HIGH_PRIORITY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+207,"input_unencoded",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+208,"output_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+209,"output_encoded",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+210,"output_unencoded",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+1619,"LEVELS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1615,"W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+211,"input_padded",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+212+i*1,"stage_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 1,0);
    }
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+214+i*1,"stage_enc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 1,0);
    }
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("priority_encoder_masked ");
    tracep->declBus(c+1612,"WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1614,"LSB_HIGH_PRIORITY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+216,"input_unencoded",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+217,"output_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+218,"output_encoded",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+219,"output_unencoded",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+1619,"LEVELS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1615,"W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+220,"input_padded",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+221+i*1,"stage_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 1,0);
    }
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+223+i*1,"stage_enc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 1,0);
    }
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("dllp_receive_inst ");
    tracep->declBus(c+1604,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1605,"STRB_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1605,"KEEP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1606,"USER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1608,"MAX_PAYLOAD_SIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1606,"RX_FIFO_SIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+225,"clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+226,"rst_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+227,"link_status_i",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+228,"phy_link_up_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+229,"s_axis_tdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+230,"s_axis_tkeep",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+231,"s_axis_tvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+232,"s_axis_tlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+233,"s_axis_tuser",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+234,"s_axis_tready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+235,"m_axis_dllp2tlp_tdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+236,"m_axis_dllp2tlp_tkeep",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+237,"m_axis_dllp2tlp_tvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+238,"m_axis_dllp2tlp_tlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+239,"m_axis_dllp2tlp_tuser",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+240,"m_axis_dllp2tlp_tready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+241,"m_axis_dllp2phy_tdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+242,"m_axis_dllp2phy_tkeep",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+243,"m_axis_dllp2phy_tvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+244,"m_axis_dllp2phy_tlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+245,"m_axis_dllp2phy_tuser",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+246,"m_axis_dllp2phy_tready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+247,"seq_num_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+248,"seq_num_vld_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+249,"seq_num_acknack_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+250,"fc1_values_stored_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+251,"fc2_values_stored_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+252,"tx_fc_ph_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+253,"tx_fc_pd_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+254,"tx_fc_nph_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+255,"tx_fc_npd_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+256,"tx_fc_cplh_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+257,"tx_fc_cpld_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+258,"update_fc_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1611,"UserIsTlp",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1609,"UserIsDllp",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+259,"dllp_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+260,"tlp_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+261,"start_flow_control",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+262,"start_flow_control_ack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+263,"next_transmit_seq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBit(c+264,"tlp_nullified",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+265,"ph_credits_consumed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+266,"pd_credits_consumed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+267,"nph_credits_consumed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+268,"npd_credits_consumed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+269,"tlp_axis_tdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+270,"tlp_axis_tkeep",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+271,"tlp_axis_tvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+272,"tlp_axis_tlast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+273,"tlp_axis_tuser",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+274,"tlp_axis_tready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+275,"dllp_axis_tdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+276,"dllp_axis_tkeep",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+277,"dllp_axis_tvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+278,"dllp_axis_tlast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+279,"dllp_axis_tuser",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+280,"dllp_axis_tready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("axis_user_demux_inst ");
    tracep->declBus(c+1604,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1605,"STRB_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1605,"KEEP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1606,"USER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1608,"MAX_PAYLOAD_SIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1606,"RX_FIFO_SIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+281,"clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+282,"rst_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+283,"link_status_i",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+284,"s_axis_tdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+285,"s_axis_tkeep",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+286,"s_axis_tvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+287,"s_axis_tlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+288,"s_axis_tuser",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+289,"s_axis_tready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+290,"m_tlp_axis_tdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+291,"m_tlp_axis_tkeep",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+292,"m_tlp_axis_tvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+293,"m_tlp_axis_tlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+294,"m_tlp_axis_tuser",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+295,"m_tlp_axis_tready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+296,"m_dllp_axis_tdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+297,"m_dllp_axis_tkeep",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+298,"m_dllp_axis_tvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+299,"m_dllp_axis_tlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+300,"m_dllp_axis_tuser",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+301,"m_dllp_axis_tready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1611,"UserIsTlp",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1609,"UserIsDllp",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    {
        const char* __VenumItemNames[]
        = {"ST_IDLE", "ST_STREAM", "ST_DLLP", "ST_TLP"};
        const char* __VenumItemValues[]
        = {"0", "1", "10", "11"};
        tracep->declDTypeEnum(2, "axis_user_demux.demux_st_e", 4, 3, __VenumItemNames, __VenumItemValues);
    }
    tracep->declBus(c+302,"curr_state",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+303,"next_state",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+304,"dllp_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+305,"tlp_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("dllp_axis_register_inst ");
    tracep->declBus(c+1613,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"KEEP_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1615,"KEEP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"LAST_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1621,"ID_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1614,"ID_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1621,"DEST_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1614,"DEST_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"USER_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1612,"USER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1619,"REG_TYPE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+306,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+307,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+308,"s_axis_tdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+309,"s_axis_tkeep",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+310,"s_axis_tvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+311,"s_axis_tready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+312,"s_axis_tlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+313,"s_axis_tid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+314,"s_axis_tdest",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+315,"s_axis_tuser",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+316,"m_axis_tdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+317,"m_axis_tkeep",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+318,"m_axis_tvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+319,"m_axis_tready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+320,"m_axis_tlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+321,"m_axis_tid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+322,"m_axis_tdest",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+323,"m_axis_tuser",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->declBit(c+324,"s_axis_tready_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+325,"m_axis_tdata_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+326,"m_axis_tkeep_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+327,"m_axis_tvalid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+328,"m_axis_tvalid_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+329,"m_axis_tlast_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+330,"m_axis_tid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+331,"m_axis_tdest_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+332,"m_axis_tuser_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+333,"temp_m_axis_tdata_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+334,"temp_m_axis_tkeep_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+335,"temp_m_axis_tvalid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+336,"temp_m_axis_tvalid_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+337,"temp_m_axis_tlast_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+338,"temp_m_axis_tid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+339,"temp_m_axis_tdest_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+340,"temp_m_axis_tuser_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+341,"store_axis_input_to_output",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+342,"store_axis_input_to_temp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+343,"store_axis_temp_to_output",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+344,"s_axis_tready_early",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("tlp_axis_register_inst ");
    tracep->declBus(c+1613,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"KEEP_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1615,"KEEP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"LAST_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1621,"ID_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1614,"ID_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1621,"DEST_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1614,"DEST_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"USER_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1612,"USER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1619,"REG_TYPE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+345,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+346,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+347,"s_axis_tdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+348,"s_axis_tkeep",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+349,"s_axis_tvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+350,"s_axis_tready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+351,"s_axis_tlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+352,"s_axis_tid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+353,"s_axis_tdest",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+354,"s_axis_tuser",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+355,"m_axis_tdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+356,"m_axis_tkeep",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+357,"m_axis_tvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+358,"m_axis_tready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+359,"m_axis_tlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+360,"m_axis_tid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+361,"m_axis_tdest",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+362,"m_axis_tuser",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->declBit(c+363,"s_axis_tready_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+364,"m_axis_tdata_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+365,"m_axis_tkeep_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+366,"m_axis_tvalid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+367,"m_axis_tvalid_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+368,"m_axis_tlast_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+369,"m_axis_tid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+370,"m_axis_tdest_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+371,"m_axis_tuser_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+372,"temp_m_axis_tdata_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+373,"temp_m_axis_tkeep_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+374,"temp_m_axis_tvalid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+375,"temp_m_axis_tvalid_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+376,"temp_m_axis_tlast_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+377,"temp_m_axis_tid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+378,"temp_m_axis_tdest_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+379,"temp_m_axis_tuser_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+380,"store_axis_input_to_output",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+381,"store_axis_input_to_temp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+382,"store_axis_temp_to_output",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+383,"s_axis_tready_early",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("dllp2tlp_inst ");
    tracep->declBus(c+1604,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1605,"STRB_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1605,"KEEP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1606,"USER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1608,"MAX_PAYLOAD_SIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1606,"RX_FIFO_SIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+384,"clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+385,"rst_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+386,"link_status_i",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+387,"s_axis_tdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+388,"s_axis_tkeep",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+389,"s_axis_tvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+390,"s_axis_tlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+391,"s_axis_tuser",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+392,"s_axis_tready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+393,"start_flow_control_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+394,"start_flow_control_ack_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+395,"next_transmit_seq_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+396,"tlp_nullified_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+397,"ph_credits_consumed_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+398,"pd_credits_consumed_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+399,"nph_credits_consumed_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+400,"npd_credits_consumed_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+401,"m_tlp_axis_tdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+402,"m_tlp_axis_tkeep",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+403,"m_tlp_axis_tvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+404,"m_tlp_axis_tlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+405,"m_tlp_axis_tuser",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+406,"m_tlp_axis_tready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1622,"PdMinCredits",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1623,"FcWaitPeriod",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1609,"TlpAxis",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1611,"UserIsTlp",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1605,"MaxTlpHdrSizeDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1624,"MaxTlpTotalSizeDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1625,"MinRxBufferSize",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1604,"RamDataWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1610,"RamAddrWidth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    {
        const char* __VenumItemNames[]
        = {"ST_IDLE", "ST_CHECK_TLP_TYPE", "ST_TLP_STREAM", 
                                "ST_TLP_LAST", "ST_CHECK_CRC", 
                                "ST_SEND_ACK", "ST_SEND_ACK_CRC", 
                                "ST_BUILD_FC_DLLP", 
                                "ST_SEND_FC_DLLP", 
                                "ST_SEND_FC_DLLP_CRC"};
        const char* __VenumItemValues[]
        = {"0", "1", "10", "11", "100", "101", "110", 
                                "111", "1000", "1001"};
        tracep->declDTypeEnum(3, "dllp2tlp.dll_rx_st_e", 10, 5, __VenumItemNames, __VenumItemValues);
    }
    tracep->declBus(c+407,"curr_state",3, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBus(c+408,"next_state",3, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declQuad(c+409,"dll_packet",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 47,0);
    tracep->declBit(c+411,"fc_start_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+412,"fc_start_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+413,"tlp_nullified_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+414,"tlp_nullified_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+415,"next_transmit_seq_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+416,"next_transmit_seq_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+417,"next_expected_seq_num_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+418,"next_expected_seq_num_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+419,"ackd_transmit_seq_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+420,"ackd_transmit_seq_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+421,"crc_from_tlp_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+422,"crc_from_tlp_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+423,"crc_calculated_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+424,"crc_calculated_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+425,"crc_output",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+426,"crc_reversed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+427,"dllp_crc_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+428,"dllp_crc_reversed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+429,"dllp_lcrc_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+430,"dllp_lcrc_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+431,"word_count_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+432,"word_count_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+433,"crc_byte_select",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBus(c+434,"tlp_dw0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBit(c+435,"tlp_is_cplh_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+436,"tlp_is_cplh_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+437,"tlp_is_nph_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+438,"tlp_is_nph_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+439,"tlp_is_ph_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+440,"tlp_is_ph_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+441,"tlp_is_npd_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+442,"tlp_is_npd_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+443,"tlp_is_pd_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+444,"tlp_is_pd_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+445,"tlp_is_cpld_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+446,"tlp_is_cpld_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+447,"skid_axis_tdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+448,"skid_axis_tkeep",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+449,"skid_axis_tvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+450,"skid_axis_tlast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+451,"skid_axis_tuser",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+452,"skid_axis_tready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+453,"pipeline_axis_tdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+454,"pipeline_axis_tkeep",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+455,"pipeline_axis_tvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+456,"pipeline_axis_tlast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+457,"pipeline_axis_tuser",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+458,"pipeline_axis_tready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+459,"pipeline_stg2_axis_tdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+460,"pipeline_stg2_axis_tkeep",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+461,"pipeline_stg2_axis_tvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+462,"pipeline_stg2_axis_tlast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+463,"pipeline_stg2_axis_tuser",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+464,"pipeline_stg2_axis_tready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+465,"phy_axis_tdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+466,"phy_axis_tkeep",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+467,"phy_axis_tvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+468,"phy_axis_tlast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+469,"phy_axis_tuser",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+470,"phy_axis_tready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+471,"tlp_axis_tdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+472,"tlp_axis_tkeep",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+473,"tlp_axis_tvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+474,"tlp_axis_tlast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+475,"tlp_axis_tuser",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+476,"tlp_axis_tready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+477,"tlp_header_offset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+478,"ph_credits_consumed_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+479,"ph_credits_consumed_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+480,"pd_credits_consumed_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+481,"pd_credits_consumed_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+482,"nph_credits_consumed_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+483,"nph_credits_consumed_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+484,"npd_credits_consumed_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+485,"npd_credits_consumed_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+486,"cplh_credits_consumed_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+487,"cplh_credits_consumed_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+488,"cpld_credits_consumed_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+489,"cpld_credits_consumed_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->pushNamePrefix("axis_register_inst ");
    tracep->declBus(c+1613,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"KEEP_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1615,"KEEP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"LAST_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1621,"ID_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1614,"ID_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1621,"DEST_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1614,"DEST_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"USER_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1612,"USER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1619,"REG_TYPE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+490,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+491,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+492,"s_axis_tdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+493,"s_axis_tkeep",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+494,"s_axis_tvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+495,"s_axis_tready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+496,"s_axis_tlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+497,"s_axis_tid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+498,"s_axis_tdest",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+499,"s_axis_tuser",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+500,"m_axis_tdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+501,"m_axis_tkeep",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+502,"m_axis_tvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+503,"m_axis_tready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+504,"m_axis_tlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+505,"m_axis_tid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+506,"m_axis_tdest",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+507,"m_axis_tuser",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->declBit(c+508,"s_axis_tready_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+509,"m_axis_tdata_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+510,"m_axis_tkeep_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+511,"m_axis_tvalid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+512,"m_axis_tvalid_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+513,"m_axis_tlast_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+514,"m_axis_tid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+515,"m_axis_tdest_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+516,"m_axis_tuser_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+517,"temp_m_axis_tdata_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+518,"temp_m_axis_tkeep_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+519,"temp_m_axis_tvalid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+520,"temp_m_axis_tvalid_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+521,"temp_m_axis_tlast_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+522,"temp_m_axis_tid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+523,"temp_m_axis_tdest_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+524,"temp_m_axis_tuser_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+525,"store_axis_input_to_output",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+526,"store_axis_input_to_temp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+527,"store_axis_temp_to_output",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+528,"s_axis_tready_early",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("axis_register_pipeline_inst ");
    tracep->declBus(c+1613,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"KEEP_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1615,"KEEP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"LAST_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1621,"ID_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1614,"ID_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1621,"DEST_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1614,"DEST_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"USER_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1612,"USER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1619,"REG_TYPE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+529,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+530,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+531,"s_axis_tdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+532,"s_axis_tkeep",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+533,"s_axis_tvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+534,"s_axis_tready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+535,"s_axis_tlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+536,"s_axis_tid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+537,"s_axis_tdest",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+538,"s_axis_tuser",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+539,"m_axis_tdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+540,"m_axis_tkeep",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+541,"m_axis_tvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+542,"m_axis_tready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+543,"m_axis_tlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+544,"m_axis_tid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+545,"m_axis_tdest",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+546,"m_axis_tuser",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->declBit(c+547,"s_axis_tready_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+548,"m_axis_tdata_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+549,"m_axis_tkeep_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+550,"m_axis_tvalid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+551,"m_axis_tvalid_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+552,"m_axis_tlast_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+553,"m_axis_tid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+554,"m_axis_tdest_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+555,"m_axis_tuser_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+556,"temp_m_axis_tdata_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+557,"temp_m_axis_tkeep_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+558,"temp_m_axis_tvalid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+559,"temp_m_axis_tvalid_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+560,"temp_m_axis_tlast_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+561,"temp_m_axis_tid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+562,"temp_m_axis_tdest_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+563,"temp_m_axis_tuser_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+564,"store_axis_input_to_output",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+565,"store_axis_input_to_temp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+566,"store_axis_temp_to_output",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+567,"s_axis_tready_early",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("axis_register_pipeline_stage_2_inst ");
    tracep->declBus(c+1613,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"KEEP_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1615,"KEEP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"LAST_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1621,"ID_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1614,"ID_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1621,"DEST_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1614,"DEST_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"USER_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1612,"USER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1619,"REG_TYPE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+568,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+569,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+570,"s_axis_tdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+571,"s_axis_tkeep",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+572,"s_axis_tvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+573,"s_axis_tready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+574,"s_axis_tlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+575,"s_axis_tid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+576,"s_axis_tdest",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+577,"s_axis_tuser",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+578,"m_axis_tdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+579,"m_axis_tkeep",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+580,"m_axis_tvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+581,"m_axis_tready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+582,"m_axis_tlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+583,"m_axis_tid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+584,"m_axis_tdest",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+585,"m_axis_tuser",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->declBit(c+586,"s_axis_tready_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+587,"m_axis_tdata_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+588,"m_axis_tkeep_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+589,"m_axis_tvalid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+590,"m_axis_tvalid_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+591,"m_axis_tlast_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+592,"m_axis_tid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+593,"m_axis_tdest_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+594,"m_axis_tuser_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+595,"temp_m_axis_tdata_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+596,"temp_m_axis_tkeep_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+597,"temp_m_axis_tvalid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+598,"temp_m_axis_tvalid_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+599,"temp_m_axis_tlast_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+600,"temp_m_axis_tid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+601,"temp_m_axis_tdest_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+602,"temp_m_axis_tuser_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+603,"store_axis_input_to_output",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+604,"store_axis_input_to_temp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+605,"store_axis_temp_to_output",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+606,"s_axis_tready_early",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("byteswap ");
    tracep->pushNamePrefix("unnamedblk1 ");
    tracep->declBus(c+607,"i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("dllp2tlp_fifo_inst ");
    tracep->declBus(c+1626,"DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1613,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"KEEP_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1615,"KEEP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1614,"LAST_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1616,"ID_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1617,"ID_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1616,"DEST_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1617,"DEST_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"USER_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1612,"USER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1614,"RAM_PIPELINE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1616,"OUTPUT_FIFO_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1614,"FRAME_FIFO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"USER_BAD_FRAME_VALUE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1620,"USER_BAD_FRAME_MASK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1614,"DROP_OVERSIZE_FRAME",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1614,"DROP_BAD_FRAME",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1616,"DROP_WHEN_FULL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1616,"MARK_WHEN_FULL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1616,"PAUSE_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1614,"FRAME_PAUSE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+608,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+609,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+610,"s_axis_tdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+611,"s_axis_tkeep",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+612,"s_axis_tvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+613,"s_axis_tready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+614,"s_axis_tlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+615,"s_axis_tid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+616,"s_axis_tdest",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+617,"s_axis_tuser",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+618,"m_axis_tdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+619,"m_axis_tkeep",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+620,"m_axis_tvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+621,"m_axis_tready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+622,"m_axis_tlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+623,"m_axis_tid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+624,"m_axis_tdest",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+625,"m_axis_tuser",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+626,"pause_req",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+627,"pause_ack",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+628,"status_depth",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 10,0);
    tracep->declBus(c+629,"status_depth_commit",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 10,0);
    tracep->declBit(c+630,"status_overflow",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+631,"status_bad_frame",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+632,"status_good_frame",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1617,"ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1612,"OUTPUT_FIFO_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1613,"KEEP_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1627,"LAST_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1628,"ID_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1628,"DEST_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1628,"USER_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1629,"WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+633,"wr_ptr_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+634,"wr_ptr_commit_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+635,"rd_ptr_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBit(c+636,"mem_read_data_valid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declQuad(c+637+i*2,"m_axis_pipe_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 39,0);
    }
    tracep->declBus(c+641,"m_axis_tvalid_pipe_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+642,"full",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+643,"empty",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+644,"full_wr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+645,"s_frame_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+646,"drop_frame_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+647,"mark_frame_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+648,"send_frame_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+649,"depth_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+650,"depth_commit_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBit(c+651,"overflow_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+652,"bad_frame_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+653,"good_frame_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+654,"s_axis",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 39,0);
    tracep->declQuad(c+656,"m_axis",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 39,0);
    tracep->declBit(c+658,"m_axis_tready_pipe",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+659,"m_axis_tvalid_pipe",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+660,"m_axis_tdata_pipe",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+661,"m_axis_tkeep_pipe",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+662,"m_axis_tlast_pipe",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+663,"m_axis_tid_pipe",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+664,"m_axis_tdest_pipe",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+665,"m_axis_tuser_pipe",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+666,"m_axis_tready_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+667,"m_axis_tvalid_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+668,"m_axis_tdata_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+669,"m_axis_tkeep_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+670,"m_axis_tlast_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+671,"m_axis_tid_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+672,"m_axis_tdest_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+673,"m_axis_tuser_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+674,"pipe_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+675,"j",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("tlp_crc16_inst ");
    tracep->declBus(c+676,"crcIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+677,"data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+678,"crcOut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+679,"select",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+680,"crc_out8",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+681,"crc_out16",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+682,"crc_out24",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+683,"crc_out32",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->pushNamePrefix("pcie_crc8_inst0 ");
    tracep->declBus(c+684,"crcIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+685,"data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+686,"crcOut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("pcie_crc8_inst1 ");
    tracep->declBus(c+687,"crcIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+688,"data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+689,"crcOut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("pcie_crc8_inst2 ");
    tracep->declBus(c+690,"crcIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+691,"data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+692,"crcOut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("pcie_crc8_inst3 ");
    tracep->declBus(c+693,"crcIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+694,"data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+695,"crcOut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("dllp_fc_update_inst ");
    tracep->declBus(c+1630,"CLK_RATE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1604,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1605,"STRB_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1605,"KEEP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1606,"USER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1608,"MAX_PAYLOAD_SIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+696,"clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+697,"rst_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+698,"link_status_i",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+699,"start_flow_control_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+700,"start_flow_control_ack_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+701,"next_transmit_seq_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+702,"tlp_nullified_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+703,"ph_credits_consumed_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+704,"pd_credits_consumed_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+705,"nph_credits_consumed_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+706,"npd_credits_consumed_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+707,"m_axis_tdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+708,"m_axis_tkeep",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+709,"m_axis_tvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+710,"m_axis_tlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+711,"m_axis_tuser",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+712,"m_axis_tready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1622,"PdMinCredits",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1631,"ClockPeriodNs",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1632,"TwoMsTimeOut",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1632,"FcWaitPeriod",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+713,"fc_axis_tdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+714,"fc_axis_tkeep",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+715,"fc_axis_tvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+716,"fc_axis_tlast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+717,"fc_axis_tuser",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+718,"fc_axis_tready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    {
        const char* __VenumItemNames[]
        = {"ST_IDLE", "ST_SEND_ACK", "ST_SEND_ACK_CRC", 
                                "ST_UPDATE_P", "ST_UPDATE_CRC", 
                                "ST_UPDATE_NP", "ST_UPDATE_NP_CRC", 
                                "ST_UPDATE_CPL", "ST_UPDATE_CPL_CRC", 
                                "ST_WAIT_LOW"};
        const char* __VenumItemValues[]
        = {"0", "1", "10", "11", "100", "101", "110", 
                                "111", "1000", "1001"};
        tracep->declDTypeEnum(4, "dllp_fc_update.fc_update_state_e", 10, 5, __VenumItemNames, __VenumItemValues);
    }
    tracep->declBus(c+719,"curr_state",4, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBus(c+720,"next_state",4, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declQuad(c+721,"dll_packet_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 47,0);
    tracep->declQuad(c+723,"dll_packet_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 47,0);
    tracep->declBus(c+725,"dllp_lcrc_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+726,"dllp_lcrc_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+727,"timer_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+728,"timer_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+729,"crc_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+730,"crc_reversed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBit(c+731,"start_ack_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+732,"start_ack_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("axis_register_pipeline_inst ");
    tracep->declBus(c+1613,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"KEEP_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1615,"KEEP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"LAST_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1621,"ID_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1614,"ID_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1621,"DEST_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1614,"DEST_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"USER_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1612,"USER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1619,"REG_TYPE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+733,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+734,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+735,"s_axis_tdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+736,"s_axis_tkeep",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+737,"s_axis_tvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+738,"s_axis_tready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+739,"s_axis_tlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+740,"s_axis_tid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+741,"s_axis_tdest",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+742,"s_axis_tuser",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+743,"m_axis_tdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+744,"m_axis_tkeep",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+745,"m_axis_tvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+746,"m_axis_tready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+747,"m_axis_tlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+748,"m_axis_tid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+749,"m_axis_tdest",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+750,"m_axis_tuser",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->declBit(c+751,"s_axis_tready_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+752,"m_axis_tdata_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+753,"m_axis_tkeep_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+754,"m_axis_tvalid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+755,"m_axis_tvalid_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+756,"m_axis_tlast_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+757,"m_axis_tid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+758,"m_axis_tdest_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+759,"m_axis_tuser_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+760,"temp_m_axis_tdata_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+761,"temp_m_axis_tkeep_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+762,"temp_m_axis_tvalid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+763,"temp_m_axis_tvalid_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+764,"temp_m_axis_tlast_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+765,"temp_m_axis_tid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+766,"temp_m_axis_tdest_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+767,"temp_m_axis_tuser_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+768,"store_axis_input_to_output",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+769,"store_axis_input_to_temp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+770,"store_axis_temp_to_output",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+771,"s_axis_tready_early",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("byteswap ");
    tracep->pushNamePrefix("unnamedblk1 ");
    tracep->declBus(c+772,"i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("dllp_crc_inst ");
    tracep->declBus(c+773,"crcIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+774,"data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+775,"crcOut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+776,"crc0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+777,"crc1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+778,"crc2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+779,"crc3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+780,"crc4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("crc_inst_0 ");
    tracep->declBus(c+781,"crcIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+782,"data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+783,"crcOut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("crc_inst_1 ");
    tracep->declBus(c+784,"crcIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+785,"data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+786,"crcOut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("crc_inst_2 ");
    tracep->declBus(c+787,"crcIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+788,"data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+789,"crcOut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("crc_inst_3 ");
    tracep->declBus(c+790,"crcIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+791,"data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+792,"crcOut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("unnamedblk1 ");
    tracep->declBus(c+793,"i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("dllp_handler_inst ");
    tracep->declBus(c+1604,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1605,"STRB_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1605,"KEEP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1606,"USER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+794,"clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+795,"rst_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+796,"phy_link_up_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+797,"s_axis_tdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+798,"s_axis_tkeep",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+799,"s_axis_tvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+800,"s_axis_tlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+801,"s_axis_tuser",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+802,"s_axis_tready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+803,"seq_num_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+804,"seq_num_vld_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+805,"seq_num_acknack_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+806,"fc1_values_stored_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+807,"fc2_values_stored_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+808,"tx_fc_ph_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+809,"tx_fc_pd_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+810,"tx_fc_nph_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+811,"tx_fc_npd_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+812,"tx_fc_cplh_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+813,"tx_fc_cpld_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+814,"update_fc_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1609,"UserIsDllp",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    {
        const char* __VenumItemNames[]
        = {"ST_IDLE", "ST_CHECK_CRC", "ST_PROCESS_DLLP", 
                                "ST_DLL_RX_DATA", "ST_TLP_EOP"};
        const char* __VenumItemValues[]
        = {"0", "1", "10", "11", "100"};
        tracep->declDTypeEnum(5, "dllp_handler.dll_rx_st_e", 5, 3, __VenumItemNames, __VenumItemValues);
    }
    tracep->declBus(c+815,"curr_state",5, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+816,"next_state",5, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declQuad(c+817,"dll_packet_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 47,0);
    tracep->declQuad(c+819,"dll_packet_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 47,0);
    tracep->declBus(c+821,"crc_in_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+822,"crc_in_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+823,"crc_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBit(c+824,"tlp_nullified_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+825,"tlp_nullified_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+826,"tx_tlp_ready_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+827,"tx_tlp_ready_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+828,"next_transmit_seq_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+829,"next_transmit_seq_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+830,"ackd_transmit_seq_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+831,"ackd_transmit_seq_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+832,"skid_s_axis_tdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+833,"skid_s_axis_tkeep",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+834,"skid_s_axis_tvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+835,"skid_s_axis_tlast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+836,"skid_s_axis_tuser",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+837,"skid_s_axis_tready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+838,"tx_fc_ph_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+839,"tx_fc_ph_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+840,"tx_fc_pd_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+841,"tx_fc_pd_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+842,"tx_fc_nph_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+843,"tx_fc_nph_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+844,"tx_fc_npd_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+845,"tx_fc_npd_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+846,"tx_fc_cplh_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+847,"tx_fc_cplh_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+848,"tx_fc_cpld_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+849,"tx_fc_cpld_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBit(c+850,"update_fc_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+851,"update_fc_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+852,"fc1_np_stored_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+853,"fc1_np_stored_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+854,"fc1_p_stored_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+855,"fc1_p_stored_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+856,"fc1_c_stored_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+857,"fc1_c_stored_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+858,"fc2_np_stored_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+859,"fc2_np_stored_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+860,"fc2_p_stored_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+861,"fc2_p_stored_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+862,"fc2_c_stored_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+863,"fc2_c_stored_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+864,"crc_reversed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("axis_register_inst ");
    tracep->declBus(c+1613,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"KEEP_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1615,"KEEP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"LAST_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1621,"ID_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1614,"ID_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1621,"DEST_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1614,"DEST_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"USER_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1612,"USER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1619,"REG_TYPE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+865,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+866,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+867,"s_axis_tdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+868,"s_axis_tkeep",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+869,"s_axis_tvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+870,"s_axis_tready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+871,"s_axis_tlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+872,"s_axis_tid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+873,"s_axis_tdest",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+874,"s_axis_tuser",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+875,"m_axis_tdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+876,"m_axis_tkeep",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+877,"m_axis_tvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+878,"m_axis_tready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+879,"m_axis_tlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+880,"m_axis_tid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+881,"m_axis_tdest",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+882,"m_axis_tuser",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->declBit(c+883,"s_axis_tready_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+884,"m_axis_tdata_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+885,"m_axis_tkeep_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+886,"m_axis_tvalid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+887,"m_axis_tvalid_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+888,"m_axis_tlast_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+889,"m_axis_tid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+890,"m_axis_tdest_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+891,"m_axis_tuser_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+892,"temp_m_axis_tdata_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+893,"temp_m_axis_tkeep_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+894,"temp_m_axis_tvalid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+895,"temp_m_axis_tvalid_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+896,"temp_m_axis_tlast_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+897,"temp_m_axis_tid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+898,"temp_m_axis_tdest_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+899,"temp_m_axis_tuser_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+900,"store_axis_input_to_output",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+901,"store_axis_input_to_temp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+902,"store_axis_temp_to_output",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+903,"s_axis_tready_early",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("byteswap ");
    tracep->pushNamePrefix("unnamedblk1 ");
    tracep->declBus(c+904,"i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("pcie_datalink_crc_inst ");
    tracep->declBus(c+905,"crcIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+906,"data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+907,"crcOut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+908,"crc0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+909,"crc1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+910,"crc2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+911,"crc3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+912,"crc4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("crc_inst_0 ");
    tracep->declBus(c+913,"crcIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+914,"data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+915,"crcOut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("crc_inst_1 ");
    tracep->declBus(c+916,"crcIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+917,"data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+918,"crcOut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("crc_inst_2 ");
    tracep->declBus(c+919,"crcIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+920,"data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+921,"crcOut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("crc_inst_3 ");
    tracep->declBus(c+922,"crcIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+923,"data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+924,"crcOut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("unnamedblk1 ");
    tracep->declBus(c+925,"i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("dllp_transmit_inst ");
    tracep->declBus(c+1604,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1605,"STRB_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1605,"KEEP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1606,"USER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1607,"S_COUNT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1608,"MAX_PAYLOAD_SIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1606,"RETRY_TLP_SIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+926,"clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+927,"rst_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+928,"s_axis_tdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+929,"s_axis_tkeep",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+930,"s_axis_tvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+931,"s_axis_tlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+932,"s_axis_tuser",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+933,"s_axis_tready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+934,"m_axis_tdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+935,"m_axis_tkeep",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+936,"m_axis_tvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+937,"m_axis_tlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+938,"m_axis_tuser",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+939,"m_axis_tready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+940,"ack_nack_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+941,"ack_nack_vld_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+942,"ack_seq_num_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+943,"tx_fc_ph_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+944,"tx_fc_pd_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+945,"tx_fc_nph_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+946,"tx_fc_npd_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+947,"tx_fc_cplh_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+948,"tx_fc_cpld_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+949,"update_fc_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1605,"MaxTlpHdrSizeDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1604,"RAM_DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1633,"MaxTlpTotalSizeDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1634,"MinRxBufferSize",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1631,"RAM_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1611,"KEEP_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1609,"ID_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1610,"ID_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1609,"DEST_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1610,"DEST_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1611,"USER_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1611,"LAST_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1609,"ARB_TYPE_ROUND_ROBIN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1611,"ARB_LSB_HIGH_PRIORITY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+950,"m_axis_retry_tdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+951,"m_axis_retry_tkeep",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+952,"m_axis_retry_tvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+953,"m_axis_retry_tlast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+954,"m_axis_retry_tuser",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+955,"m_axis_retry_tready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+956,"m_axis_tlp2dllp_tdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+957,"m_axis_tlp2dllp_tkeep",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+958,"m_axis_tlp2dllp_tvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+959,"m_axis_tlp2dllp_tlast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+960,"m_axis_tlp2dllp_tuser",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+961,"m_axis_tlp2dllp_tready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+962,"ackd_transmit_seq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBit(c+963,"dllp_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+964,"retry_available",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+965,"retry_index",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBit(c+966,"retry_err",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+967,"retry_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+968,"retry_ack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+969,"retry_complete",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->pushNamePrefix("arbiter_mux_inst ");
    tracep->declBus(c+1619,"S_COUNT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1613,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1614,"KEEP_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1615,"KEEP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1616,"ID_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1617,"S_ID_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1635,"M_ID_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1616,"DEST_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1617,"DEST_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1614,"USER_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1612,"USER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1614,"LAST_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1616,"UPDATE_TID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1616,"ARB_TYPE_ROUND_ROBIN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1614,"ARB_LSB_HIGH_PRIORITY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+970,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+971,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+972,"s_axis_tdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+974,"s_axis_tkeep",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+975,"s_axis_tvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+976,"s_axis_tready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+977,"s_axis_tlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+978,"s_axis_tid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+979,"s_axis_tdest",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+980,"s_axis_tuser",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
    tracep->declBus(c+981,"m_axis_tdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+982,"m_axis_tkeep",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+983,"m_axis_tvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+984,"m_axis_tready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+985,"m_axis_tlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+986,"m_axis_tid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
    tracep->declBus(c+987,"m_axis_tdest",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+988,"m_axis_tuser",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+1614,"CL_S_COUNT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1617,"S_ID_WIDTH_INT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+989,"request",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+990,"acknowledge",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+991,"grant",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+992,"grant_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+993,"grant_encoded",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declQuad(c+994,"s_axis_tdata_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declBus(c+996,"s_axis_tkeep_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+997,"s_axis_tvalid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBus(c+998,"s_axis_tlast_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBus(c+999,"s_axis_tid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+1000,"s_axis_tdest_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+1001,"s_axis_tuser_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
    tracep->declBus(c+1002,"m_axis_tdata_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+1003,"m_axis_tkeep_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+1004,"m_axis_tvalid_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1005,"m_axis_tready_int_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1006,"m_axis_tlast_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+1007,"m_axis_tid_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+1008,"m_axis_tdest_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+1009,"m_axis_tuser_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+1010,"m_axis_tready_int_early",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1011,"current_s_tdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+1012,"current_s_tkeep",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+1013,"current_s_tvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1014,"current_s_tready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1015,"current_s_tlast",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1016,"current_s_tid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+1017,"current_s_tdest",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+1018,"current_s_tuser",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+1019,"i",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
    tracep->declBus(c+1020,"m_axis_tdata_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+1021,"m_axis_tkeep_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+1022,"m_axis_tvalid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1023,"m_axis_tvalid_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1024,"m_axis_tlast_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+1025,"m_axis_tid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+1026,"m_axis_tdest_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+1027,"m_axis_tuser_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+1028,"temp_m_axis_tdata_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+1029,"temp_m_axis_tkeep_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+1030,"temp_m_axis_tvalid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1031,"temp_m_axis_tvalid_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1032,"temp_m_axis_tlast_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+1033,"temp_m_axis_tid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
    tracep->declBus(c+1034,"temp_m_axis_tdest_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+1035,"temp_m_axis_tuser_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+1036,"store_axis_int_to_output",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1037,"store_axis_int_to_temp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1038,"store_axis_temp_to_output",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->pushNamePrefix("arb_inst ");
    tracep->declBus(c+1619,"PORTS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1616,"ARB_TYPE_ROUND_ROBIN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1614,"ARB_BLOCK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1614,"ARB_BLOCK_ACK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1614,"ARB_LSB_HIGH_PRIORITY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+1039,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1040,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1041,"request",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+1042,"acknowledge",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+1043,"grant",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+1044,"grant_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1045,"grant_encoded",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+1046,"grant_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBus(c+1047,"grant_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+1048,"grant_valid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1049,"grant_valid_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+1050,"grant_encoded_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+1051,"grant_encoded_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBit(c+1052,"request_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1053,"request_index",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+1054,"request_mask",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+1055,"mask_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBus(c+1056,"mask_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+1057,"masked_request_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1058,"masked_request_index",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+1059,"masked_request_mask",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->pushNamePrefix("priority_encoder_inst ");
    tracep->declBus(c+1619,"WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1614,"LSB_HIGH_PRIORITY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1060,"input_unencoded",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+1061,"output_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1062,"output_encoded",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+1063,"output_unencoded",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+1614,"LEVELS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1619,"W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1064,"input_padded",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+1065+i*1,"stage_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 0,0);
    }
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+1066+i*1,"stage_enc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 0,0);
    }
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("priority_encoder_masked ");
    tracep->declBus(c+1619,"WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1614,"LSB_HIGH_PRIORITY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1067,"input_unencoded",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+1068,"output_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1069,"output_encoded",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+1070,"output_unencoded",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+1614,"LEVELS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1619,"W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1071,"input_padded",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+1072+i*1,"stage_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 0,0);
    }
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+1073+i*1,"stage_enc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 0,0);
    }
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("retry_management_inst ");
    tracep->declBus(c+1604,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1605,"STRB_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1605,"KEEP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1606,"USER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1611,"S_COUNT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1608,"MAX_PAYLOAD_SIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1604,"RAM_DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1606,"RETRY_TLP_SIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1631,"RAM_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+1074,"clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1075,"rst_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1076,"tx_seq_num_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+1077,"tx_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1078,"retry_available_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1079,"retry_index_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBit(c+1080,"retry_err_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1081,"retry_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+1082,"retry_ack_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+1083,"retry_complete_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+1084,"ack_nack_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1085,"ack_nack_vld_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1086,"ack_seq_num_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+1605,"MaxTlpHdrSizeDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1636,"RetryTimer",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1608,"MaxBytesPerTLP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1633,"MaxTlpTotalSizeDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1087,"error_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+1088,"error_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+1089,"next_retry_index_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+1090,"next_retry_index_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+1091,"retry_valid_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+1092,"retry_valid_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+1093,"free_retry_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1094,"free_retry_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+1095,"retrys_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+1096,"retrys_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+1097,"retry_index_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+1098,"store_seq_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+1099,"store_seq_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+1100,"seq_num_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declQuad(c+1101,"ack_seq_mem_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+1103,"ack_seq_mem_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->pushNamePrefix("gen_retry_counters ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_retry_counters[0] ");
    {
        const char* __VenumItemNames[]
        = {"ST_RETRY_IDLE", "ST_CNT_RETRY", "ST_REPLAY", 
                                "ST_WAIT_REPLAY", "ST_RETRY_ERR"};
        const char* __VenumItemValues[]
        = {"0", "1", "10", "11", "100"};
        tracep->declDTypeEnum(6, "retry_management.retry_st_e", 5, 3, __VenumItemNames, __VenumItemValues);
    }
    tracep->declBus(c+1105,"curr_state",6, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+1106,"next_state",6, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+1107,"replay_cnt_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBus(c+1108,"replay_cnt_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBus(c+1109,"retry_timer_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+1110,"retry_timer_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_retry_counters[1] ");
    tracep->declBus(c+1111,"curr_state",6, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+1112,"next_state",6, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+1113,"replay_cnt_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBus(c+1114,"replay_cnt_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBus(c+1115,"retry_timer_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+1116,"retry_timer_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_retry_counters[2] ");
    tracep->declBus(c+1117,"curr_state",6, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+1118,"next_state",6, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+1119,"replay_cnt_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBus(c+1120,"replay_cnt_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBus(c+1121,"retry_timer_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+1122,"retry_timer_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("retry_tracking_combo ");
    tracep->pushNamePrefix("unnamedblk1 ");
    tracep->declBus(c+1123,"i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("unnamedblk2 ");
    tracep->declBus(c+1124,"i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("unnamedblk3 ");
    tracep->declBus(c+1125,"i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
    tracep->pushNamePrefix("unnamedblk4 ");
    tracep->declBus(c+1126,"j",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("retry_transmit_inst ");
    tracep->declBus(c+1604,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1605,"STRB_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1605,"KEEP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1606,"USER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1607,"S_COUNT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1608,"MAX_PAYLOAD_SIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1604,"RAM_DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1606,"RETRY_TLP_SIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1631,"RAM_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+1127,"clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1128,"rst_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1129,"retry_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+1130,"retry_ack_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+1131,"retry_complete_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+1132,"retry_available_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1133,"retry_index_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+1134,"s_axis_tdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+1135,"s_axis_tkeep",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+1136,"s_axis_tvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1137,"s_axis_tlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1138,"s_axis_tuser",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+1139,"s_axis_tready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1140,"m_axis_tdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+1141,"m_axis_tkeep",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+1142,"m_axis_tvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1143,"m_axis_tlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1144,"m_axis_tuser",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+1145,"m_axis_tready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    {
        const char* __VenumItemNames[]
        = {"ST_TLP_RX_IDLE", "ST_TLP_GET_COUNT", "ST_TLP_GET_ADDR", 
                                "ST_TLP_RX_SOP", "ST_TLP_RX_STREAM", 
                                "ST_TLP_RX_EOP"};
        const char* __VenumItemValues[]
        = {"0", "1", "10", "11", "100", "101"};
        tracep->declDTypeEnum(7, "retry_transmit.tlp_rx_st_e", 6, 3, __VenumItemNames, __VenumItemValues);
    }
    tracep->declBus(c+1146,"tlp_curr_state",7, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+1147,"tlp_next_state",7, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+1148,"retry_ack_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+1149,"retry_ack_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+1150,"retry_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+1151,"mutex_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    for (int i = 0; i < 3; ++i) {
        tracep->declBus(c+1152+i*1,"retry_axis_tdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 31,0);
    }
    for (int i = 0; i < 3; ++i) {
        tracep->declBus(c+1155+i*1,"retry_axis_tkeep",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 3,0);
    }
    for (int i = 0; i < 3; ++i) {
        tracep->declBit(c+1158+i*1,"retry_axis_tvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 3; ++i) {
        tracep->declBit(c+1161+i*1,"retry_axis_tlast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    for (int i = 0; i < 3; ++i) {
        tracep->declBus(c+1164+i*1,"retry_axis_tuser",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 2,0);
    }
    for (int i = 0; i < 3; ++i) {
        tracep->declBit(c+1167+i*1,"retry_axis_tready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));
    }
    tracep->declBus(c+1170,"retry_index_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+1171,"retry_index_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->pushNamePrefix("gen_retry_axis_fifo ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gen_retry_axis_fifo[0] ");
    tracep->pushNamePrefix("axis_retry_fifo_inst ");
    tracep->declBus(c+1604,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1605,"STRB_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1605,"KEEP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1606,"USER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1608,"MAX_PAYLOAD_SIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+1172,"clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1173,"rst_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1174,"s_axis_tdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+1175,"s_axis_tkeep",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+1176,"s_axis_tvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1177,"s_axis_tlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1178,"s_axis_tuser",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+1179,"s_axis_tready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1180,"m_axis_tdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+1181,"m_axis_tkeep",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+1182,"m_axis_tvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1183,"m_axis_tlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1184,"m_axis_tuser",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+1185,"m_axis_tready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1605,"MaxHdrSize",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1637,"MaxPktSize",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1186,"wr_ptr_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+1187,"wr_ptr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+1188,"rd_ptr_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+1189,"rd_ptr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBit(c+1190,"frame_available_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1191,"frame_available_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("gen_retry_axis_fifo[1] ");
    tracep->pushNamePrefix("axis_retry_fifo_inst ");
    tracep->declBus(c+1604,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1605,"STRB_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1605,"KEEP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1606,"USER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1608,"MAX_PAYLOAD_SIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+1192,"clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1193,"rst_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1194,"s_axis_tdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+1195,"s_axis_tkeep",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+1196,"s_axis_tvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1197,"s_axis_tlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1198,"s_axis_tuser",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+1199,"s_axis_tready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1200,"m_axis_tdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+1201,"m_axis_tkeep",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+1202,"m_axis_tvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1203,"m_axis_tlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1204,"m_axis_tuser",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+1205,"m_axis_tready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1605,"MaxHdrSize",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1637,"MaxPktSize",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1206,"wr_ptr_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+1207,"wr_ptr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+1208,"rd_ptr_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+1209,"rd_ptr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBit(c+1210,"frame_available_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1211,"frame_available_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("gen_retry_axis_fifo[2] ");
    tracep->pushNamePrefix("axis_retry_fifo_inst ");
    tracep->declBus(c+1604,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1605,"STRB_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1605,"KEEP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1606,"USER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1608,"MAX_PAYLOAD_SIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+1212,"clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1213,"rst_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1214,"s_axis_tdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+1215,"s_axis_tkeep",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+1216,"s_axis_tvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1217,"s_axis_tlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1218,"s_axis_tuser",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+1219,"s_axis_tready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1220,"m_axis_tdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+1221,"m_axis_tkeep",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+1222,"m_axis_tvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1223,"m_axis_tlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1224,"m_axis_tuser",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+1225,"m_axis_tready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1605,"MaxHdrSize",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1637,"MaxPktSize",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1226,"wr_ptr_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+1227,"wr_ptr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+1228,"rd_ptr_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+1229,"rd_ptr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBit(c+1230,"frame_available_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1231,"frame_available_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("transmit_tlp_combo ");
    tracep->pushNamePrefix("unnamedblk1 ");
    tracep->declBus(c+1232,"i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
    tracep->pushNamePrefix("unnamedblk2 ");
    tracep->declBus(c+1233,"j",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("tlp2dllp_inst ");
    tracep->declBus(c+1606,"USER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1607,"S_COUNT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1604,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1608,"MAX_PAYLOAD_SIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1605,"MaxNumWordsPerHdr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1605,"KEEP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1604,"RAM_DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1608,"MaxBytesPerTLP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1631,"RAM_ADDR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1638,"MaxNumWordsPerTLP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+1234,"clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1235,"rst_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1236,"s_axis_tdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+1237,"s_axis_tkeep",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+1238,"s_axis_tvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1239,"s_axis_tlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1240,"s_axis_tuser",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+1241,"s_axis_tready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1242,"m_axis_tdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+1243,"m_axis_tkeep",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+1244,"m_axis_tvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1245,"m_axis_tlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1246,"m_axis_tuser",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+1247,"m_axis_tready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1248,"seq_num_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBit(c+1249,"dllp_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1250,"retry_available_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1251,"retry_index_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+1252,"tx_fc_ph_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+1253,"tx_fc_pd_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+1254,"tx_fc_nph_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+1255,"tx_fc_npd_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+1256,"tx_fc_cplh_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+1257,"tx_fc_cpld_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBit(c+1258,"update_fc_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1622,"FcPldSize",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1610,"FcHeaderFieldSize",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1639,"FCDataFieldSize",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1605,"FcHeaderFieldSizeDiv2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1640,"FCDataFieldSizeDiv2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    {
        const char* __VenumItemNames[]
        = {"ST_IDLE", "ST_CHECK_CREDITS_NPH", "ST_CHECK_CREDITS_NPH_NPD", 
                                "ST_CHECK_CREDITS_PH", 
                                "ST_CHECK_CREDITS_PH_PD", 
                                "ST_CHECK_CREDITS_CPLH", 
                                "ST_CHECK_CREDITS_CPLH_CPLD", 
                                "ST_TLP_STREAM", "ST_TLP_CRC", 
                                "ST_TLP_CRC_ALIGN", 
                                "ST_TLP_CRC_TLAST_ALIGN", 
                                "ST_TLP_LAST", "ST_CHECK_CREDITS"};
        const char* __VenumItemValues[]
        = {"0", "1", "10", "11", "100", "101", "110", 
                                "111", "1000", "1001", 
                                "1010", "1011", "1100"};
        tracep->declDTypeEnum(8, "tlp2dllp.dll_tx_st_e", 13, 4, __VenumItemNames, __VenumItemValues);
    }
    tracep->declBus(c+1259,"curr_state",8, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+1260,"next_state",8, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+1261,"next_transmit_seq_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+1262,"next_transmit_seq_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+1263,"skid_axis_tdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+1264,"skid_axis_tkeep",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+1265,"skid_axis_tvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1266,"skid_axis_tlast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+1267,"skid_axis_tuser",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+1268,"skid_axis_tready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+1269,"pipeline_axis_tdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+1270,"pipeline_axis_tkeep",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+1271,"pipeline_axis_tvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1272,"pipeline_axis_tlast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+1273,"pipeline_axis_tuser",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+1274,"pipeline_axis_tready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+1275,"tlp_axis_tdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+1276,"tlp_axis_tkeep",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+1277,"tlp_axis_tvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1278,"tlp_axis_tlast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+1279,"tlp_axis_tuser",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+1280,"tlp_axis_tready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+1281,"crc_in_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+1282,"dllp_lcrc_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+1283,"crc_in_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+1284,"dllp_lcrc_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+1285,"crc_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+1286,"crc_out16",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+1287,"crc_select",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBus(c+1288,"crc_reversed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+1289,"dllp_crc_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+1290,"dllp_crc_reversed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBit(c+1291,"tlp_nullified_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1292,"tlp_nullified_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+1293,"tlp_dw0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+1294,"ph_credits_consumed_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+1295,"ph_credits_consumed_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+1296,"pd_credits_consumed_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+1297,"pd_credits_consumed_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+1298,"npd_credits_consumed_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+1299,"npd_credits_consumed_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+1300,"nph_credits_consumed_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+1301,"nph_credits_consumed_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+1302,"cpld_credits_consumed_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+1303,"cpld_credits_consumed_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+1304,"cplh_credits_consumed_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+1305,"cplh_credits_consumed_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+1306,"ph_credit_limit_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+1307,"ph_credit_limit_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+1308,"pd_credit_limit_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+1309,"pd_credit_limit_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+1310,"cpld_credit_limit_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+1311,"cpld_credit_limit_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+1312,"nph_credit_limit_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+1313,"nph_credit_limit_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+1314,"npd_credit_limit_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+1315,"npd_credit_limit_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+1316,"cplh_credit_limit_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+1317,"cplh_credit_limit_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->pushNamePrefix("axis_input_flow_inst ");
    tracep->declBus(c+1613,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"KEEP_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1615,"KEEP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"LAST_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1621,"ID_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1614,"ID_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1621,"DEST_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1614,"DEST_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"USER_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1612,"USER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1619,"REG_TYPE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+1318,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1319,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1320,"s_axis_tdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+1321,"s_axis_tkeep",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+1322,"s_axis_tvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1323,"s_axis_tready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1324,"s_axis_tlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1325,"s_axis_tid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+1326,"s_axis_tdest",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+1327,"s_axis_tuser",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+1328,"m_axis_tdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+1329,"m_axis_tkeep",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+1330,"m_axis_tvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1331,"m_axis_tready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1332,"m_axis_tlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1333,"m_axis_tid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+1334,"m_axis_tdest",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+1335,"m_axis_tuser",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->declBit(c+1336,"s_axis_tready_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+1337,"m_axis_tdata_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+1338,"m_axis_tkeep_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+1339,"m_axis_tvalid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1340,"m_axis_tvalid_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1341,"m_axis_tlast_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+1342,"m_axis_tid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+1343,"m_axis_tdest_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+1344,"m_axis_tuser_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+1345,"temp_m_axis_tdata_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+1346,"temp_m_axis_tkeep_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+1347,"temp_m_axis_tvalid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1348,"temp_m_axis_tvalid_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1349,"temp_m_axis_tlast_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+1350,"temp_m_axis_tid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+1351,"temp_m_axis_tdest_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+1352,"temp_m_axis_tuser_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+1353,"store_axis_input_to_output",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1354,"store_axis_input_to_temp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1355,"store_axis_temp_to_output",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1356,"s_axis_tready_early",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("axis_input_skid_inst ");
    tracep->declBus(c+1613,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"KEEP_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1615,"KEEP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"LAST_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1621,"ID_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1614,"ID_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1621,"DEST_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1614,"DEST_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"USER_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1612,"USER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1619,"REG_TYPE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+1357,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1358,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1359,"s_axis_tdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+1360,"s_axis_tkeep",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+1361,"s_axis_tvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1362,"s_axis_tready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1363,"s_axis_tlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1364,"s_axis_tid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+1365,"s_axis_tdest",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+1366,"s_axis_tuser",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+1367,"m_axis_tdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+1368,"m_axis_tkeep",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+1369,"m_axis_tvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1370,"m_axis_tready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1371,"m_axis_tlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1372,"m_axis_tid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+1373,"m_axis_tdest",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+1374,"m_axis_tuser",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->declBit(c+1375,"s_axis_tready_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+1376,"m_axis_tdata_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+1377,"m_axis_tkeep_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+1378,"m_axis_tvalid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1379,"m_axis_tvalid_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1380,"m_axis_tlast_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+1381,"m_axis_tid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+1382,"m_axis_tdest_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+1383,"m_axis_tuser_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+1384,"temp_m_axis_tdata_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+1385,"temp_m_axis_tkeep_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+1386,"temp_m_axis_tvalid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1387,"temp_m_axis_tvalid_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1388,"temp_m_axis_tlast_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+1389,"temp_m_axis_tid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+1390,"temp_m_axis_tdest_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+1391,"temp_m_axis_tuser_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+1392,"store_axis_input_to_output",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1393,"store_axis_input_to_temp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1394,"store_axis_temp_to_output",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1395,"s_axis_tready_early",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("axis_output_register_inst ");
    tracep->declBus(c+1613,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"KEEP_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1615,"KEEP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"LAST_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1621,"ID_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1614,"ID_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1621,"DEST_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1614,"DEST_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"USER_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1612,"USER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1619,"REG_TYPE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+1396,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1397,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1398,"s_axis_tdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+1399,"s_axis_tkeep",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+1400,"s_axis_tvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1401,"s_axis_tready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1402,"s_axis_tlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1403,"s_axis_tid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+1404,"s_axis_tdest",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+1405,"s_axis_tuser",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+1406,"m_axis_tdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+1407,"m_axis_tkeep",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+1408,"m_axis_tvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1409,"m_axis_tready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1410,"m_axis_tlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1411,"m_axis_tid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+1412,"m_axis_tdest",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+1413,"m_axis_tuser",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->declBit(c+1414,"s_axis_tready_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+1415,"m_axis_tdata_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+1416,"m_axis_tkeep_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+1417,"m_axis_tvalid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1418,"m_axis_tvalid_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1419,"m_axis_tlast_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+1420,"m_axis_tid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+1421,"m_axis_tdest_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+1422,"m_axis_tuser_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+1423,"temp_m_axis_tdata_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+1424,"temp_m_axis_tkeep_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+1425,"temp_m_axis_tvalid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1426,"temp_m_axis_tvalid_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1427,"temp_m_axis_tlast_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+1428,"temp_m_axis_tid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+1429,"temp_m_axis_tdest_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+1430,"temp_m_axis_tuser_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+1431,"store_axis_input_to_output",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1432,"store_axis_input_to_temp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1433,"store_axis_temp_to_output",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1434,"s_axis_tready_early",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("byteswap ");
    tracep->pushNamePrefix("unnamedblk1 ");
    tracep->declBus(c+1435,"i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("main_seq ");
    tracep->pushNamePrefix("unnamedblk2 ");
    tracep->declBit(c+1436,"has_nph_credit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("unnamedblk3 ");
    tracep->declBit(c+1437,"has_nph_credit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1438,"has_npd_credit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+1439,"data_credits_required",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("unnamedblk4 ");
    tracep->declBit(c+1440,"has_ph_credit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("unnamedblk5 ");
    tracep->declBit(c+1441,"has_ph_credit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1442,"has_pd_credit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+1443,"data_length",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+1444,"data_credits_required",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("unnamedblk6 ");
    tracep->declBit(c+1445,"has_cplh_credit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("unnamedblk7 ");
    tracep->declBit(c+1446,"has_cplh_credit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1447,"has_cpld_credit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+1448,"data_length",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+1449,"data_credits_required",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("tlp_crc16_inst ");
    tracep->declBus(c+1450,"crcIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+1451,"data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+1452,"crcOut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+1453,"select",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+1454,"crc_out8",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+1455,"crc_out16",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+1456,"crc_out24",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+1457,"crc_out32",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->pushNamePrefix("pcie_crc8_inst0 ");
    tracep->declBus(c+1458,"crcIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+1459,"data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+1460,"crcOut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("pcie_crc8_inst1 ");
    tracep->declBus(c+1461,"crcIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+1462,"data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+1463,"crcOut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("pcie_crc8_inst2 ");
    tracep->declBus(c+1464,"crcIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+1465,"data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+1466,"crcOut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("pcie_crc8_inst3 ");
    tracep->declBus(c+1467,"crcIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+1468,"data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+1469,"crcOut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("pcie_datalink_init_inst ");
    tracep->declBit(c+1470,"clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1471,"rst_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1472,"phy_link_up_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1473,"init_flow_control_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1474,"soft_reset_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1475,"link_status_o",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+1476,"fc1_values_stored_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1477,"fc2_values_stored_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1478,"init_ack_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    {
        const char* __VenumItemNames[]
        = {"ST_DL_INACTIVE", "ST_DL_INIT", "ST_DL_INIT_FC1", 
                                "ST_DL_INIT_FC2", "ST_DL_ACTIVE"};
        const char* __VenumItemValues[]
        = {"0", "1", "10", "11", "100"};
        tracep->declDTypeEnum(9, "pcie_datalink_init.pcie_dl_state_e", 5, 3, __VenumItemNames, __VenumItemValues);
    }
    tracep->declBus(c+1479,"next_state",9, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+1480,"curr_state",9, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+1481,"link_state",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
    tracep->declBus(c+1482,"link_status_c",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBus(c+1483,"link_status_r",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+1484,"init_flow_control_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1485,"init_flow_control_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1486,"soft_reset_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1487,"soft_reset_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("pcie_flow_ctrl_init_inst ");
    tracep->declBus(c+1604,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1605,"STRB_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1605,"KEEP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1606,"USER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1608,"MAX_PAYLOAD_SIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+1488,"clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1489,"rst_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1490,"start_flow_control_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1491,"fc1_values_stored_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1492,"fc2_values_stored_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1493,"m_axis_tdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+1494,"m_axis_tkeep",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+1495,"m_axis_tvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1496,"m_axis_tlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1497,"m_axis_tuser",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+1498,"m_axis_tready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1499,"fc2_values_sent_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1500,"init_ack_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1622,"PdMinCredits",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1623,"FcWaitPeriod",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1501,"fc_axis_tdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+1502,"fc_axis_tkeep",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+1503,"fc_axis_tvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1504,"fc_axis_tlast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+1505,"fc_axis_tuser",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+1506,"fc_axis_tready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    {
        const char* __VenumItemNames[]
        = {"ST_IDLE", "ST_FC1_P", "ST_FC1_CRC", "ST_FC1_NP", 
                                "ST_FC1_NP_CRC", "ST_FC1_CPL", 
                                "ST_FC1_CPL_CRC", "CHECK_FC1", 
                                "ST_FC2", "ST_FC2_CRC", 
                                "ST_FC2_P", "ST_FC2_P_CRC", 
                                "ST_FC2_NP", "ST_FC2_NP_CRC", 
                                "ST_FC2_CPL", "ST_FC2_CPL_CRC", 
                                "CHECK_FC2", "ST_FC_COMPLETE"};
        const char* __VenumItemValues[]
        = {"0", "1", "10", "11", "100", "101", "110", 
                                "111", "1000", "1001", 
                                "1010", "1011", "1100", 
                                "1101", "1110", "1111", 
                                "10000", "10001"};
        tracep->declDTypeEnum(10, "pcie_flow_ctrl_init.flow_control_state_e", 18, 5, __VenumItemNames, __VenumItemValues);
    }
    tracep->declBus(c+1507,"curr_state",10, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBus(c+1508,"next_state",10, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declQuad(c+1509,"dll_packet_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 47,0);
    tracep->declQuad(c+1511,"dll_packet_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 47,0);
    tracep->declBus(c+1513,"dllp_lcrc_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+1514,"dllp_lcrc_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+1515,"seq_count_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+1516,"seq_count_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+1517,"crc_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+1518,"crc_reversed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("axis_register_pipeline_inst ");
    tracep->declBus(c+1613,"DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"KEEP_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1615,"KEEP_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"LAST_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1621,"ID_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1614,"ID_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1621,"DEST_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1614,"DEST_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1620,"USER_ENABLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
    tracep->declBus(c+1612,"USER_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1619,"REG_TYPE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+1519,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1520,"rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1521,"s_axis_tdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+1522,"s_axis_tkeep",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+1523,"s_axis_tvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1524,"s_axis_tready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1525,"s_axis_tlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1526,"s_axis_tid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+1527,"s_axis_tdest",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+1528,"s_axis_tuser",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBus(c+1529,"m_axis_tdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+1530,"m_axis_tkeep",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+1531,"m_axis_tvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1532,"m_axis_tready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+1533,"m_axis_tlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+1534,"m_axis_tid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+1535,"m_axis_tdest",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
    tracep->declBus(c+1536,"m_axis_tuser",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->pushNamePrefix("genblk1 ");
    tracep->declBit(c+1537,"s_axis_tready_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+1538,"m_axis_tdata_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+1539,"m_axis_tkeep_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+1540,"m_axis_tvalid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1541,"m_axis_tvalid_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1542,"m_axis_tlast_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+1543,"m_axis_tid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+1544,"m_axis_tdest_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+1545,"m_axis_tuser_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBus(c+1546,"temp_m_axis_tdata_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+1547,"temp_m_axis_tkeep_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+1548,"temp_m_axis_tvalid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1549,"temp_m_axis_tvalid_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1550,"temp_m_axis_tlast_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+1551,"temp_m_axis_tid_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+1552,"temp_m_axis_tdest_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
    tracep->declBus(c+1553,"temp_m_axis_tuser_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+1554,"store_axis_input_to_output",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1555,"store_axis_input_to_temp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1556,"store_axis_temp_to_output",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+1557,"s_axis_tready_early",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("byteswap ");
    tracep->pushNamePrefix("unnamedblk1 ");
    tracep->declBus(c+1558,"i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("dllp_crc_inst ");
    tracep->declBus(c+1559,"crcIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+1560,"data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+1561,"crcOut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+1562,"crc0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+1563,"crc1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+1564,"crc2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+1565,"crc3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->declBus(c+1566,"crc4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
    tracep->pushNamePrefix("crc_inst_0 ");
    tracep->declBus(c+1567,"crcIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+1568,"data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+1569,"crcOut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("crc_inst_1 ");
    tracep->declBus(c+1570,"crcIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+1571,"data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+1572,"crcOut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("crc_inst_2 ");
    tracep->declBus(c+1573,"crcIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+1574,"data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+1575,"crcOut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("crc_inst_3 ");
    tracep->declBus(c+1576,"crcIn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->declBus(c+1577,"data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+1578,"crcOut",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("unnamedblk1 ");
    tracep->declBus(c+1579,"i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
    tracep->popNamePrefix(4);
}

VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__pcie_phy_pkg__0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__pcie_phy_pkg__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+1607,"SkidBuffer",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+1580+i*1,"gen3_seed_values",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 23,0);
    }
    tracep->declArray(c+1588,"GEN3_SDS",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declArray(c+1592,"gen_tsos__Vstatic__temp_os",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declArray(c+1596,"gen_eq_tsos__Vstatic__temp_os",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
    tracep->declArray(c+1600,"gen_idle__Vstatic__temp_os",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
}

VL_ATTR_COLD void Vtop___024root__trace_init_sub__TOP__pcie_datalink_pkg__0(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_sub__TOP__pcie_datalink_pkg__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+1641,"HdrFc",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+1641,"DataFc",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+1642,"FcPHdr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+1642,"FcNpHdr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+1642,"FcCplHdr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
    tracep->declBus(c+1643,"FcPData",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1644,"FcNpData",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1607,"DllpHdrByteSize",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1645,"ReplayTimer",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1607,"ReplayNum",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1646,"LtssmDetect",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1647,"FcClpData",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1607,"SkidBuffer",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+1611,"HdrMinCredits",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
}

VL_ATTR_COLD void Vtop___024root__trace_init_top(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_init_top\n"); );
    // Body
    Vtop___024root__trace_init_sub__TOP__0(vlSelf, tracep);
    tracep->pushNamePrefix("pcie_datalink_pkg ");
    Vtop___024root__trace_init_sub__TOP__pcie_datalink_pkg__0(vlSelf, tracep);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("pcie_phy_pkg ");
    Vtop___024root__trace_init_sub__TOP__pcie_phy_pkg__0(vlSelf, tracep);
    tracep->popNamePrefix(1);
}

VL_ATTR_COLD void Vtop___024root__trace_full_top_0(void* voidSelf, VerilatedFst::Buffer* bufp);
void Vtop___024root__trace_chg_top_0(void* voidSelf, VerilatedFst::Buffer* bufp);
void Vtop___024root__trace_cleanup(void* voidSelf, VerilatedFst* /*unused*/);

VL_ATTR_COLD void Vtop___024root__trace_register(Vtop___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_register\n"); );
    // Body
    tracep->addFullCb(&Vtop___024root__trace_full_top_0, vlSelf);
    tracep->addChgCb(&Vtop___024root__trace_chg_top_0, vlSelf);
    tracep->addCleanupCb(&Vtop___024root__trace_cleanup, vlSelf);
}

VL_ATTR_COLD void Vtop___024root__trace_full_sub_0(Vtop___024root* vlSelf, VerilatedFst::Buffer* bufp);

VL_ATTR_COLD void Vtop___024root__trace_full_top_0(void* voidSelf, VerilatedFst::Buffer* bufp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_full_top_0\n"); );
    // Init
    Vtop___024root* const __restrict vlSelf VL_ATTR_UNUSED = static_cast<Vtop___024root*>(voidSelf);
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    // Body
    Vtop___024root__trace_full_sub_0((&vlSymsp->TOP), bufp);
}

VL_ATTR_COLD void Vtop___024root__trace_full_sub_0(Vtop___024root* vlSelf, VerilatedFst::Buffer* bufp) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_full_sub_0\n"); );
    // Init
    uint32_t* const oldp VL_ATTR_UNUSED = bufp->oldp(vlSymsp->__Vm_baseCode);
    // Body
    bufp->fullBit(oldp+1,(vlSelf->clk_i));
    bufp->fullBit(oldp+2,(vlSelf->rst_i));
    bufp->fullIData(oldp+3,(vlSelf->s_tlp_axis_tdata),32);
    bufp->fullCData(oldp+4,(vlSelf->s_tlp_axis_tkeep),4);
    bufp->fullBit(oldp+5,(vlSelf->s_tlp_axis_tvalid));
    bufp->fullBit(oldp+6,(vlSelf->s_tlp_axis_tlast));
    bufp->fullCData(oldp+7,(vlSelf->s_tlp_axis_tuser),3);
    bufp->fullBit(oldp+8,(vlSelf->s_tlp_axis_tready));
    bufp->fullIData(oldp+9,(vlSelf->m_tlp_axis_tdata),32);
    bufp->fullCData(oldp+10,(vlSelf->m_tlp_axis_tkeep),4);
    bufp->fullBit(oldp+11,(vlSelf->m_tlp_axis_tvalid));
    bufp->fullBit(oldp+12,(vlSelf->m_tlp_axis_tlast));
    bufp->fullCData(oldp+13,(vlSelf->m_tlp_axis_tuser),3);
    bufp->fullBit(oldp+14,(vlSelf->m_tlp_axis_tready));
    bufp->fullIData(oldp+15,(vlSelf->s_phy_axis_tdata),32);
    bufp->fullCData(oldp+16,(vlSelf->s_phy_axis_tkeep),4);
    bufp->fullBit(oldp+17,(vlSelf->s_phy_axis_tvalid));
    bufp->fullBit(oldp+18,(vlSelf->s_phy_axis_tlast));
    bufp->fullCData(oldp+19,(vlSelf->s_phy_axis_tuser),3);
    bufp->fullBit(oldp+20,(vlSelf->s_phy_axis_tready));
    bufp->fullIData(oldp+21,(vlSelf->m_phy_axis_tdata),32);
    bufp->fullCData(oldp+22,(vlSelf->m_phy_axis_tkeep),4);
    bufp->fullBit(oldp+23,(vlSelf->m_phy_axis_tvalid));
    bufp->fullBit(oldp+24,(vlSelf->m_phy_axis_tlast));
    bufp->fullCData(oldp+25,(vlSelf->m_phy_axis_tuser),3);
    bufp->fullBit(oldp+26,(vlSelf->m_phy_axis_tready));
    bufp->fullBit(oldp+27,(vlSelf->phy_link_up_i));
    bufp->fullBit(oldp+28,(vlSelf->fc_initialized_o));
    bufp->fullCData(oldp+29,(vlSelf->bus_num_o),8);
    bufp->fullBit(oldp+30,(vlSelf->ext_tag_enable_o));
    bufp->fullBit(oldp+31,(vlSelf->rcb_128b_o));
    bufp->fullCData(oldp+32,(vlSelf->max_read_request_size_o),3);
    bufp->fullCData(oldp+33,(vlSelf->max_payload_size_o),3);
    bufp->fullBit(oldp+34,(vlSelf->msix_enable_o));
    bufp->fullBit(oldp+35,(vlSelf->msix_mask_o));
    bufp->fullBit(oldp+36,(vlSelf->status_error_cor_i));
    bufp->fullBit(oldp+37,(vlSelf->status_error_uncor_i));
    bufp->fullBit(oldp+38,(vlSelf->rx_cpl_stall_i));
    bufp->fullBit(oldp+39,(vlSelf->pcie_datalink_layer__DOT__clk_i));
    bufp->fullBit(oldp+40,(vlSelf->pcie_datalink_layer__DOT__rst_i));
    bufp->fullIData(oldp+41,(vlSelf->pcie_datalink_layer__DOT__s_tlp_axis_tdata),32);
    bufp->fullCData(oldp+42,(vlSelf->pcie_datalink_layer__DOT__s_tlp_axis_tkeep),4);
    bufp->fullBit(oldp+43,(vlSelf->pcie_datalink_layer__DOT__s_tlp_axis_tvalid));
    bufp->fullBit(oldp+44,(vlSelf->pcie_datalink_layer__DOT__s_tlp_axis_tlast));
    bufp->fullCData(oldp+45,(vlSelf->pcie_datalink_layer__DOT__s_tlp_axis_tuser),3);
    bufp->fullBit(oldp+46,(vlSelf->pcie_datalink_layer__DOT__s_tlp_axis_tready));
    bufp->fullIData(oldp+47,(vlSelf->pcie_datalink_layer__DOT__m_tlp_axis_tdata),32);
    bufp->fullCData(oldp+48,(vlSelf->pcie_datalink_layer__DOT__m_tlp_axis_tkeep),4);
    bufp->fullBit(oldp+49,(vlSelf->pcie_datalink_layer__DOT__m_tlp_axis_tvalid));
    bufp->fullBit(oldp+50,(vlSelf->pcie_datalink_layer__DOT__m_tlp_axis_tlast));
    bufp->fullCData(oldp+51,(vlSelf->pcie_datalink_layer__DOT__m_tlp_axis_tuser),3);
    bufp->fullBit(oldp+52,(vlSelf->pcie_datalink_layer__DOT__m_tlp_axis_tready));
    bufp->fullIData(oldp+53,(vlSelf->pcie_datalink_layer__DOT__s_phy_axis_tdata),32);
    bufp->fullCData(oldp+54,(vlSelf->pcie_datalink_layer__DOT__s_phy_axis_tkeep),4);
    bufp->fullBit(oldp+55,(vlSelf->pcie_datalink_layer__DOT__s_phy_axis_tvalid));
    bufp->fullBit(oldp+56,(vlSelf->pcie_datalink_layer__DOT__s_phy_axis_tlast));
    bufp->fullCData(oldp+57,(vlSelf->pcie_datalink_layer__DOT__s_phy_axis_tuser),3);
    bufp->fullBit(oldp+58,(vlSelf->pcie_datalink_layer__DOT__s_phy_axis_tready));
    bufp->fullIData(oldp+59,(vlSelf->pcie_datalink_layer__DOT__m_phy_axis_tdata),32);
    bufp->fullCData(oldp+60,(vlSelf->pcie_datalink_layer__DOT__m_phy_axis_tkeep),4);
    bufp->fullBit(oldp+61,(vlSelf->pcie_datalink_layer__DOT__m_phy_axis_tvalid));
    bufp->fullBit(oldp+62,(vlSelf->pcie_datalink_layer__DOT__m_phy_axis_tlast));
    bufp->fullCData(oldp+63,(vlSelf->pcie_datalink_layer__DOT__m_phy_axis_tuser),3);
    bufp->fullBit(oldp+64,(vlSelf->pcie_datalink_layer__DOT__m_phy_axis_tready));
    bufp->fullBit(oldp+65,(vlSelf->pcie_datalink_layer__DOT__phy_link_up_i));
    bufp->fullBit(oldp+66,(vlSelf->pcie_datalink_layer__DOT__fc_initialized_o));
    bufp->fullCData(oldp+67,(vlSelf->pcie_datalink_layer__DOT__bus_num_o),8);
    bufp->fullBit(oldp+68,(vlSelf->pcie_datalink_layer__DOT__ext_tag_enable_o));
    bufp->fullBit(oldp+69,(vlSelf->pcie_datalink_layer__DOT__rcb_128b_o));
    bufp->fullCData(oldp+70,(vlSelf->pcie_datalink_layer__DOT__max_read_request_size_o),3);
    bufp->fullCData(oldp+71,(vlSelf->pcie_datalink_layer__DOT__max_payload_size_o),3);
    bufp->fullBit(oldp+72,(vlSelf->pcie_datalink_layer__DOT__msix_enable_o));
    bufp->fullBit(oldp+73,(vlSelf->pcie_datalink_layer__DOT__msix_mask_o));
    bufp->fullBit(oldp+74,(vlSelf->pcie_datalink_layer__DOT__status_error_cor_i));
    bufp->fullBit(oldp+75,(vlSelf->pcie_datalink_layer__DOT__status_error_uncor_i));
    bufp->fullBit(oldp+76,(vlSelf->pcie_datalink_layer__DOT__rx_cpl_stall_i));
    bufp->fullIData(oldp+77,(vlSelf->pcie_datalink_layer__DOT__phy_fc_axis_tdata),32);
    bufp->fullCData(oldp+78,(vlSelf->pcie_datalink_layer__DOT__phy_fc_axis_tkeep),4);
    bufp->fullBit(oldp+79,(vlSelf->pcie_datalink_layer__DOT__phy_fc_axis_tvalid));
    bufp->fullBit(oldp+80,(vlSelf->pcie_datalink_layer__DOT__phy_fc_axis_tlast));
    bufp->fullCData(oldp+81,(vlSelf->pcie_datalink_layer__DOT__phy_fc_axis_tuser),3);
    bufp->fullBit(oldp+82,(vlSelf->pcie_datalink_layer__DOT__phy_fc_axis_tready));
    bufp->fullIData(oldp+83,(vlSelf->pcie_datalink_layer__DOT__phy_rx_axis_tdata),32);
    bufp->fullCData(oldp+84,(vlSelf->pcie_datalink_layer__DOT__phy_rx_axis_tkeep),4);
    bufp->fullBit(oldp+85,(vlSelf->pcie_datalink_layer__DOT__phy_rx_axis_tvalid));
    bufp->fullBit(oldp+86,(vlSelf->pcie_datalink_layer__DOT__phy_rx_axis_tlast));
    bufp->fullCData(oldp+87,(vlSelf->pcie_datalink_layer__DOT__phy_rx_axis_tuser),3);
    bufp->fullBit(oldp+88,(vlSelf->pcie_datalink_layer__DOT__phy_rx_axis_tready));
    bufp->fullIData(oldp+89,(vlSelf->pcie_datalink_layer__DOT__phy_tlp_axis_tdata),32);
    bufp->fullCData(oldp+90,(vlSelf->pcie_datalink_layer__DOT__phy_tlp_axis_tkeep),4);
    bufp->fullBit(oldp+91,(vlSelf->pcie_datalink_layer__DOT__phy_tlp_axis_tvalid));
    bufp->fullBit(oldp+92,(vlSelf->pcie_datalink_layer__DOT__phy_tlp_axis_tlast));
    bufp->fullCData(oldp+93,(vlSelf->pcie_datalink_layer__DOT__phy_tlp_axis_tuser),3);
    bufp->fullBit(oldp+94,(vlSelf->pcie_datalink_layer__DOT__phy_tlp_axis_tready));
    bufp->fullSData(oldp+95,(vlSelf->pcie_datalink_layer__DOT__seq_num),12);
    bufp->fullBit(oldp+96,(vlSelf->pcie_datalink_layer__DOT__seq_num_vld));
    bufp->fullBit(oldp+97,(vlSelf->pcie_datalink_layer__DOT__seq_num_acknack));
    bufp->fullCData(oldp+98,(vlSelf->pcie_datalink_layer__DOT__tx_fc_ph),8);
    bufp->fullSData(oldp+99,(vlSelf->pcie_datalink_layer__DOT__tx_fc_pd),12);
    bufp->fullCData(oldp+100,(vlSelf->pcie_datalink_layer__DOT__tx_fc_nph),8);
    bufp->fullSData(oldp+101,(vlSelf->pcie_datalink_layer__DOT__tx_fc_npd),12);
    bufp->fullCData(oldp+102,(vlSelf->pcie_datalink_layer__DOT__tx_fc_cplh),8);
    bufp->fullSData(oldp+103,(vlSelf->pcie_datalink_layer__DOT__tx_fc_cpld),12);
    bufp->fullBit(oldp+104,(vlSelf->pcie_datalink_layer__DOT__update_fc));
    bufp->fullBit(oldp+105,(vlSelf->pcie_datalink_layer__DOT__init_ack));
    bufp->fullBit(oldp+106,(vlSelf->pcie_datalink_layer__DOT__ack_nack));
    bufp->fullBit(oldp+107,(vlSelf->pcie_datalink_layer__DOT__ack_nack_vld));
    bufp->fullBit(oldp+108,(vlSelf->pcie_datalink_layer__DOT__ack_seq_num));
    bufp->fullBit(oldp+109,(vlSelf->pcie_datalink_layer__DOT__init_flow_control));
    bufp->fullBit(oldp+110,(vlSelf->pcie_datalink_layer__DOT__soft_reset));
    bufp->fullBit(oldp+111,(vlSelf->pcie_datalink_layer__DOT__fc1_values_stored));
    bufp->fullBit(oldp+112,(vlSelf->pcie_datalink_layer__DOT__fc2_values_stored));
    bufp->fullBit(oldp+113,(vlSelf->pcie_datalink_layer__DOT__fc2_values_sent));
    bufp->fullCData(oldp+114,(vlSelf->pcie_datalink_layer__DOT__link_status),2);
    bufp->fullBit(oldp+115,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__clk));
    bufp->fullBit(oldp+116,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__rst));
    bufp->fullWData(oldp+117,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdata),96);
    bufp->fullSData(oldp+120,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tkeep),12);
    bufp->fullCData(oldp+121,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tvalid),3);
    bufp->fullCData(oldp+122,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tready),3);
    bufp->fullCData(oldp+123,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tlast),3);
    bufp->fullIData(oldp+124,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tid),24);
    bufp->fullIData(oldp+125,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdest),24);
    bufp->fullSData(oldp+126,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tuser),9);
    bufp->fullIData(oldp+127,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdata),32);
    bufp->fullCData(oldp+128,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tkeep),4);
    bufp->fullBit(oldp+129,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tvalid));
    bufp->fullBit(oldp+130,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tready));
    bufp->fullBit(oldp+131,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tlast));
    bufp->fullSData(oldp+132,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tid),10);
    bufp->fullCData(oldp+133,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdest),8);
    bufp->fullCData(oldp+134,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tuser),3);
    bufp->fullCData(oldp+135,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__request),3);
    bufp->fullCData(oldp+136,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__acknowledge),3);
    bufp->fullCData(oldp+137,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__grant),3);
    bufp->fullBit(oldp+138,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__grant_valid));
    bufp->fullCData(oldp+139,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__grant_encoded),2);
    bufp->fullWData(oldp+140,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdata_reg),96);
    bufp->fullSData(oldp+143,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tkeep_reg),12);
    bufp->fullCData(oldp+144,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tvalid_reg),3);
    bufp->fullCData(oldp+145,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tlast_reg),3);
    bufp->fullIData(oldp+146,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tid_reg),24);
    bufp->fullIData(oldp+147,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdest_reg),24);
    bufp->fullSData(oldp+148,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tuser_reg),9);
    bufp->fullIData(oldp+149,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdata_int),32);
    bufp->fullCData(oldp+150,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tkeep_int),4);
    bufp->fullBit(oldp+151,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_int));
    bufp->fullBit(oldp+152,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_reg));
    bufp->fullBit(oldp+153,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tlast_int));
    bufp->fullSData(oldp+154,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tid_int),10);
    bufp->fullCData(oldp+155,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdest_int),8);
    bufp->fullCData(oldp+156,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tuser_int),3);
    bufp->fullBit(oldp+157,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_early));
    bufp->fullIData(oldp+158,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tdata),32);
    bufp->fullCData(oldp+159,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tkeep),4);
    bufp->fullBit(oldp+160,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tvalid));
    bufp->fullBit(oldp+161,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tready));
    bufp->fullBit(oldp+162,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tlast));
    bufp->fullCData(oldp+163,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tid),8);
    bufp->fullCData(oldp+164,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tdest),8);
    bufp->fullCData(oldp+165,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tuser),3);
    bufp->fullIData(oldp+166,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__i),32);
    bufp->fullIData(oldp+167,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdata_reg),32);
    bufp->fullCData(oldp+168,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tkeep_reg),4);
    bufp->fullBit(oldp+169,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_reg));
    bufp->fullBit(oldp+170,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_next));
    bufp->fullBit(oldp+171,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tlast_reg));
    bufp->fullSData(oldp+172,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tid_reg),10);
    bufp->fullCData(oldp+173,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdest_reg),8);
    bufp->fullCData(oldp+174,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tuser_reg),3);
    bufp->fullIData(oldp+175,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tdata_reg),32);
    bufp->fullCData(oldp+176,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tkeep_reg),4);
    bufp->fullBit(oldp+177,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tvalid_reg));
    bufp->fullBit(oldp+178,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tvalid_next));
    bufp->fullBit(oldp+179,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tlast_reg));
    bufp->fullSData(oldp+180,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tid_reg),10);
    bufp->fullCData(oldp+181,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tdest_reg),8);
    bufp->fullCData(oldp+182,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tuser_reg),3);
    bufp->fullBit(oldp+183,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__store_axis_int_to_output));
    bufp->fullBit(oldp+184,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__store_axis_int_to_temp));
    bufp->fullBit(oldp+185,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__store_axis_temp_to_output));
    bufp->fullBit(oldp+186,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__clk));
    bufp->fullBit(oldp+187,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__rst));
    bufp->fullCData(oldp+188,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request),3);
    bufp->fullCData(oldp+189,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__acknowledge),3);
    bufp->fullCData(oldp+190,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant),3);
    bufp->fullBit(oldp+191,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid));
    bufp->fullCData(oldp+192,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded),2);
    bufp->fullCData(oldp+193,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_reg),3);
    bufp->fullCData(oldp+194,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_next),3);
    bufp->fullBit(oldp+195,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_reg));
    bufp->fullBit(oldp+196,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_next));
    bufp->fullCData(oldp+197,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg),2);
    bufp->fullCData(oldp+198,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_next),2);
    bufp->fullBit(oldp+199,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_valid));
    bufp->fullCData(oldp+200,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_index),2);
    bufp->fullCData(oldp+201,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_mask),3);
    bufp->fullCData(oldp+202,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__mask_reg),3);
    bufp->fullCData(oldp+203,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__mask_next),3);
    bufp->fullBit(oldp+204,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_valid));
    bufp->fullCData(oldp+205,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_index),2);
    bufp->fullCData(oldp+206,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_mask),3);
    bufp->fullCData(oldp+207,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__input_unencoded),3);
    bufp->fullBit(oldp+208,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_valid));
    bufp->fullCData(oldp+209,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_encoded),2);
    bufp->fullCData(oldp+210,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_unencoded),3);
    bufp->fullCData(oldp+211,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__input_padded),4);
    bufp->fullCData(oldp+212,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid[0]),2);
    bufp->fullCData(oldp+213,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid[1]),2);
    bufp->fullCData(oldp+214,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc[0]),2);
    bufp->fullCData(oldp+215,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc[1]),2);
    bufp->fullCData(oldp+216,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__input_unencoded),3);
    bufp->fullBit(oldp+217,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_valid));
    bufp->fullCData(oldp+218,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_encoded),2);
    bufp->fullCData(oldp+219,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_unencoded),3);
    bufp->fullCData(oldp+220,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__input_padded),4);
    bufp->fullCData(oldp+221,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_valid[0]),2);
    bufp->fullCData(oldp+222,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_valid[1]),2);
    bufp->fullCData(oldp+223,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc[0]),2);
    bufp->fullCData(oldp+224,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc[1]),2);
    bufp->fullBit(oldp+225,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__clk_i));
    bufp->fullBit(oldp+226,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__rst_i));
    bufp->fullCData(oldp+227,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__link_status_i),2);
    bufp->fullBit(oldp+228,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__phy_link_up_i));
    bufp->fullIData(oldp+229,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__s_axis_tdata),32);
    bufp->fullCData(oldp+230,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__s_axis_tkeep),4);
    bufp->fullBit(oldp+231,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__s_axis_tvalid));
    bufp->fullBit(oldp+232,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__s_axis_tlast));
    bufp->fullCData(oldp+233,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__s_axis_tuser),3);
    bufp->fullBit(oldp+234,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__s_axis_tready));
    bufp->fullIData(oldp+235,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2tlp_tdata),32);
    bufp->fullCData(oldp+236,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2tlp_tkeep),4);
    bufp->fullBit(oldp+237,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2tlp_tvalid));
    bufp->fullBit(oldp+238,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2tlp_tlast));
    bufp->fullCData(oldp+239,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2tlp_tuser),3);
    bufp->fullBit(oldp+240,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2tlp_tready));
    bufp->fullIData(oldp+241,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tdata),32);
    bufp->fullCData(oldp+242,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tkeep),4);
    bufp->fullBit(oldp+243,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tvalid));
    bufp->fullBit(oldp+244,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tlast));
    bufp->fullCData(oldp+245,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tuser),3);
    bufp->fullBit(oldp+246,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tready));
    bufp->fullSData(oldp+247,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__seq_num_o),12);
    bufp->fullBit(oldp+248,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__seq_num_vld_o));
    bufp->fullBit(oldp+249,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__seq_num_acknack_o));
    bufp->fullBit(oldp+250,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__fc1_values_stored_o));
    bufp->fullBit(oldp+251,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__fc2_values_stored_o));
    bufp->fullCData(oldp+252,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_ph_o),8);
    bufp->fullSData(oldp+253,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_pd_o),12);
    bufp->fullCData(oldp+254,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_nph_o),8);
    bufp->fullSData(oldp+255,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_npd_o),12);
    bufp->fullCData(oldp+256,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_cplh_o),8);
    bufp->fullSData(oldp+257,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_cpld_o),12);
    bufp->fullBit(oldp+258,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__update_fc_o));
    bufp->fullBit(oldp+259,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_ready));
    bufp->fullBit(oldp+260,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_ready));
    bufp->fullBit(oldp+261,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__start_flow_control));
    bufp->fullBit(oldp+262,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__start_flow_control_ack));
    bufp->fullSData(oldp+263,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__next_transmit_seq),16);
    bufp->fullBit(oldp+264,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_nullified));
    bufp->fullCData(oldp+265,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__ph_credits_consumed),8);
    bufp->fullSData(oldp+266,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__pd_credits_consumed),12);
    bufp->fullCData(oldp+267,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__nph_credits_consumed),8);
    bufp->fullSData(oldp+268,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__npd_credits_consumed),12);
    bufp->fullIData(oldp+269,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tdata),32);
    bufp->fullCData(oldp+270,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tkeep),4);
    bufp->fullBit(oldp+271,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tvalid));
    bufp->fullBit(oldp+272,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tlast));
    bufp->fullCData(oldp+273,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tuser),3);
    bufp->fullBit(oldp+274,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tready));
    bufp->fullIData(oldp+275,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tdata),32);
    bufp->fullCData(oldp+276,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tkeep),4);
    bufp->fullBit(oldp+277,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tvalid));
    bufp->fullBit(oldp+278,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tlast));
    bufp->fullCData(oldp+279,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tuser),3);
    bufp->fullBit(oldp+280,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tready));
    bufp->fullBit(oldp+281,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__clk_i));
    bufp->fullBit(oldp+282,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__rst_i));
    bufp->fullCData(oldp+283,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__link_status_i),2);
    bufp->fullIData(oldp+284,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tdata),32);
    bufp->fullCData(oldp+285,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tkeep),4);
    bufp->fullBit(oldp+286,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tvalid));
    bufp->fullBit(oldp+287,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tlast));
    bufp->fullCData(oldp+288,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tuser),3);
    bufp->fullBit(oldp+289,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tready));
    bufp->fullIData(oldp+290,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tdata),32);
    bufp->fullCData(oldp+291,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tkeep),4);
    bufp->fullBit(oldp+292,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tvalid));
    bufp->fullBit(oldp+293,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tlast));
    bufp->fullCData(oldp+294,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tuser),3);
    bufp->fullBit(oldp+295,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tready));
    bufp->fullIData(oldp+296,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tdata),32);
    bufp->fullCData(oldp+297,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tkeep),4);
    bufp->fullBit(oldp+298,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tvalid));
    bufp->fullBit(oldp+299,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tlast));
    bufp->fullCData(oldp+300,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tuser),3);
    bufp->fullBit(oldp+301,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tready));
    bufp->fullCData(oldp+302,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__curr_state),3);
    bufp->fullCData(oldp+303,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__next_state),3);
    bufp->fullBit(oldp+304,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_valid));
    bufp->fullBit(oldp+305,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_valid));
    bufp->fullBit(oldp+306,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__clk));
    bufp->fullBit(oldp+307,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__rst));
    bufp->fullIData(oldp+308,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tdata),32);
    bufp->fullCData(oldp+309,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tkeep),4);
    bufp->fullBit(oldp+310,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tvalid));
    bufp->fullBit(oldp+311,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tready));
    bufp->fullBit(oldp+312,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tlast));
    bufp->fullBit(oldp+313,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tid));
    bufp->fullBit(oldp+314,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tdest));
    bufp->fullCData(oldp+315,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tuser),3);
    bufp->fullIData(oldp+316,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tdata),32);
    bufp->fullCData(oldp+317,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tkeep),4);
    bufp->fullBit(oldp+318,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tvalid));
    bufp->fullBit(oldp+319,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tready));
    bufp->fullBit(oldp+320,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tlast));
    bufp->fullBit(oldp+321,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tid));
    bufp->fullBit(oldp+322,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tdest));
    bufp->fullCData(oldp+323,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tuser),3);
    bufp->fullBit(oldp+324,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg));
    bufp->fullIData(oldp+325,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg),32);
    bufp->fullCData(oldp+326,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg),4);
    bufp->fullBit(oldp+327,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg));
    bufp->fullBit(oldp+328,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next));
    bufp->fullBit(oldp+329,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg));
    bufp->fullBit(oldp+330,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg));
    bufp->fullBit(oldp+331,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg));
    bufp->fullCData(oldp+332,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg),3);
    bufp->fullIData(oldp+333,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg),32);
    bufp->fullCData(oldp+334,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg),4);
    bufp->fullBit(oldp+335,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg));
    bufp->fullBit(oldp+336,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next));
    bufp->fullBit(oldp+337,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg));
    bufp->fullBit(oldp+338,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg));
    bufp->fullBit(oldp+339,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg));
    bufp->fullCData(oldp+340,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg),3);
    bufp->fullBit(oldp+341,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output));
    bufp->fullBit(oldp+342,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp));
    bufp->fullBit(oldp+343,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output));
    bufp->fullBit(oldp+344,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early));
    bufp->fullBit(oldp+345,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__clk));
    bufp->fullBit(oldp+346,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__rst));
    bufp->fullIData(oldp+347,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tdata),32);
    bufp->fullCData(oldp+348,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tkeep),4);
    bufp->fullBit(oldp+349,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tvalid));
    bufp->fullBit(oldp+350,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tready));
    bufp->fullBit(oldp+351,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tlast));
    bufp->fullBit(oldp+352,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tid));
    bufp->fullBit(oldp+353,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tdest));
    bufp->fullCData(oldp+354,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tuser),3);
    bufp->fullIData(oldp+355,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata),32);
    bufp->fullCData(oldp+356,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep),4);
    bufp->fullBit(oldp+357,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tvalid));
    bufp->fullBit(oldp+358,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tready));
    bufp->fullBit(oldp+359,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tlast));
    bufp->fullBit(oldp+360,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tid));
    bufp->fullBit(oldp+361,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdest));
    bufp->fullCData(oldp+362,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tuser),3);
    bufp->fullBit(oldp+363,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg));
    bufp->fullIData(oldp+364,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg),32);
    bufp->fullCData(oldp+365,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg),4);
    bufp->fullBit(oldp+366,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg));
    bufp->fullBit(oldp+367,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next));
    bufp->fullBit(oldp+368,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg));
    bufp->fullBit(oldp+369,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg));
    bufp->fullBit(oldp+370,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg));
    bufp->fullCData(oldp+371,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg),3);
    bufp->fullIData(oldp+372,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg),32);
    bufp->fullCData(oldp+373,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg),4);
    bufp->fullBit(oldp+374,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg));
    bufp->fullBit(oldp+375,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next));
    bufp->fullBit(oldp+376,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg));
    bufp->fullBit(oldp+377,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg));
    bufp->fullBit(oldp+378,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg));
    bufp->fullCData(oldp+379,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg),3);
    bufp->fullBit(oldp+380,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output));
    bufp->fullBit(oldp+381,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp));
    bufp->fullBit(oldp+382,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output));
    bufp->fullBit(oldp+383,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early));
    bufp->fullBit(oldp+384,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__clk_i));
    bufp->fullBit(oldp+385,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__rst_i));
    bufp->fullCData(oldp+386,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__link_status_i),2);
    bufp->fullIData(oldp+387,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tdata),32);
    bufp->fullCData(oldp+388,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tkeep),4);
    bufp->fullBit(oldp+389,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tvalid));
    bufp->fullBit(oldp+390,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tlast));
    bufp->fullCData(oldp+391,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tuser),3);
    bufp->fullBit(oldp+392,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tready));
    bufp->fullBit(oldp+393,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__start_flow_control_o));
    bufp->fullBit(oldp+394,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__start_flow_control_ack_i));
    bufp->fullSData(oldp+395,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_transmit_seq_o),16);
    bufp->fullBit(oldp+396,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_nullified_o));
    bufp->fullCData(oldp+397,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_o),8);
    bufp->fullSData(oldp+398,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_o),12);
    bufp->fullCData(oldp+399,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_o),8);
    bufp->fullSData(oldp+400,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_o),12);
    bufp->fullIData(oldp+401,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tdata),32);
    bufp->fullCData(oldp+402,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tkeep),4);
    bufp->fullBit(oldp+403,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tvalid));
    bufp->fullBit(oldp+404,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tlast));
    bufp->fullCData(oldp+405,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tuser),3);
    bufp->fullBit(oldp+406,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tready));
    bufp->fullCData(oldp+407,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__curr_state),5);
    bufp->fullCData(oldp+408,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_state),5);
    bufp->fullQData(oldp+409,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dll_packet),48);
    bufp->fullBit(oldp+411,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__fc_start_c));
    bufp->fullBit(oldp+412,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__fc_start_r));
    bufp->fullBit(oldp+413,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_nullified_c));
    bufp->fullBit(oldp+414,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_nullified_r));
    bufp->fullSData(oldp+415,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_transmit_seq_c),16);
    bufp->fullSData(oldp+416,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_transmit_seq_r),16);
    bufp->fullSData(oldp+417,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_expected_seq_num_c),16);
    bufp->fullSData(oldp+418,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_expected_seq_num_r),16);
    bufp->fullSData(oldp+419,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ackd_transmit_seq_c),12);
    bufp->fullSData(oldp+420,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ackd_transmit_seq_r),16);
    bufp->fullIData(oldp+421,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_from_tlp_c),32);
    bufp->fullIData(oldp+422,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_from_tlp_r),32);
    bufp->fullIData(oldp+423,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_c),32);
    bufp->fullIData(oldp+424,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r),32);
    bufp->fullIData(oldp+425,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_output),32);
    bufp->fullIData(oldp+426,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed),32);
    bufp->fullSData(oldp+427,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_out),16);
    bufp->fullSData(oldp+428,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed),16);
    bufp->fullIData(oldp+429,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_lcrc_c),32);
    bufp->fullIData(oldp+430,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r),32);
    bufp->fullIData(oldp+431,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__word_count_c),32);
    bufp->fullIData(oldp+432,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__word_count_r),32);
    bufp->fullCData(oldp+433,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_byte_select),2);
    bufp->fullIData(oldp+434,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_dw0),32);
    bufp->fullBit(oldp+435,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cplh_c));
    bufp->fullBit(oldp+436,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cplh_r));
    bufp->fullBit(oldp+437,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_nph_c));
    bufp->fullBit(oldp+438,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_nph_r));
    bufp->fullBit(oldp+439,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_ph_c));
    bufp->fullBit(oldp+440,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_ph_r));
    bufp->fullBit(oldp+441,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_npd_c));
    bufp->fullBit(oldp+442,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_npd_r));
    bufp->fullBit(oldp+443,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_pd_c));
    bufp->fullBit(oldp+444,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_pd_r));
    bufp->fullBit(oldp+445,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cpld_c));
    bufp->fullBit(oldp+446,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cpld_r));
    bufp->fullIData(oldp+447,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tdata),32);
    bufp->fullCData(oldp+448,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tkeep),4);
    bufp->fullBit(oldp+449,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tvalid));
    bufp->fullBit(oldp+450,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tlast));
    bufp->fullCData(oldp+451,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tuser),3);
    bufp->fullBit(oldp+452,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tready));
    bufp->fullIData(oldp+453,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_axis_tdata),32);
    bufp->fullCData(oldp+454,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_axis_tkeep),4);
    bufp->fullBit(oldp+455,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_axis_tvalid));
    bufp->fullBit(oldp+456,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_axis_tlast));
    bufp->fullCData(oldp+457,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_axis_tuser),3);
    bufp->fullBit(oldp+458,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_axis_tready));
    bufp->fullIData(oldp+459,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tdata),32);
    bufp->fullCData(oldp+460,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tkeep),4);
    bufp->fullBit(oldp+461,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tvalid));
    bufp->fullBit(oldp+462,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tlast));
    bufp->fullCData(oldp+463,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tuser),3);
    bufp->fullBit(oldp+464,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tready));
    bufp->fullIData(oldp+465,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__phy_axis_tdata),32);
    bufp->fullCData(oldp+466,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__phy_axis_tkeep),4);
    bufp->fullBit(oldp+467,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__phy_axis_tvalid));
    bufp->fullBit(oldp+468,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__phy_axis_tlast));
    bufp->fullCData(oldp+469,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__phy_axis_tuser),3);
    bufp->fullBit(oldp+470,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__phy_axis_tready));
    bufp->fullIData(oldp+471,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tdata),32);
    bufp->fullCData(oldp+472,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tkeep),4);
    bufp->fullBit(oldp+473,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tvalid));
    bufp->fullBit(oldp+474,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tlast));
    bufp->fullCData(oldp+475,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser),3);
    bufp->fullBit(oldp+476,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tready));
    bufp->fullSData(oldp+477,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_header_offset),16);
    bufp->fullCData(oldp+478,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_c),8);
    bufp->fullCData(oldp+479,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_r),8);
    bufp->fullSData(oldp+480,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_c),12);
    bufp->fullSData(oldp+481,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_r),12);
    bufp->fullCData(oldp+482,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_c),8);
    bufp->fullCData(oldp+483,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_r),8);
    bufp->fullSData(oldp+484,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_c),12);
    bufp->fullSData(oldp+485,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_r),12);
    bufp->fullCData(oldp+486,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cplh_credits_consumed_c),8);
    bufp->fullCData(oldp+487,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cplh_credits_consumed_r),8);
    bufp->fullSData(oldp+488,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cpld_credits_consumed_c),12);
    bufp->fullSData(oldp+489,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cpld_credits_consumed_r),12);
    bufp->fullBit(oldp+490,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__clk));
    bufp->fullBit(oldp+491,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__rst));
    bufp->fullIData(oldp+492,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tdata),32);
    bufp->fullCData(oldp+493,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tkeep),4);
    bufp->fullBit(oldp+494,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tvalid));
    bufp->fullBit(oldp+495,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tready));
    bufp->fullBit(oldp+496,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tlast));
    bufp->fullBit(oldp+497,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tid));
    bufp->fullBit(oldp+498,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tdest));
    bufp->fullCData(oldp+499,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tuser),3);
    bufp->fullIData(oldp+500,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tdata),32);
    bufp->fullCData(oldp+501,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tkeep),4);
    bufp->fullBit(oldp+502,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tvalid));
    bufp->fullBit(oldp+503,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tready));
    bufp->fullBit(oldp+504,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tlast));
    bufp->fullBit(oldp+505,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tid));
    bufp->fullBit(oldp+506,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tdest));
    bufp->fullCData(oldp+507,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tuser),3);
    bufp->fullBit(oldp+508,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg));
    bufp->fullIData(oldp+509,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg),32);
    bufp->fullCData(oldp+510,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg),4);
    bufp->fullBit(oldp+511,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg));
    bufp->fullBit(oldp+512,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next));
    bufp->fullBit(oldp+513,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg));
    bufp->fullBit(oldp+514,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg));
    bufp->fullBit(oldp+515,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg));
    bufp->fullCData(oldp+516,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg),3);
    bufp->fullIData(oldp+517,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg),32);
    bufp->fullCData(oldp+518,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg),4);
    bufp->fullBit(oldp+519,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg));
    bufp->fullBit(oldp+520,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next));
    bufp->fullBit(oldp+521,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg));
    bufp->fullBit(oldp+522,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg));
    bufp->fullBit(oldp+523,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg));
    bufp->fullCData(oldp+524,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg),3);
    bufp->fullBit(oldp+525,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output));
    bufp->fullBit(oldp+526,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp));
    bufp->fullBit(oldp+527,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output));
    bufp->fullBit(oldp+528,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early));
    bufp->fullBit(oldp+529,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__clk));
    bufp->fullBit(oldp+530,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__rst));
    bufp->fullIData(oldp+531,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdata),32);
    bufp->fullCData(oldp+532,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tkeep),4);
    bufp->fullBit(oldp+533,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tvalid));
    bufp->fullBit(oldp+534,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready));
    bufp->fullBit(oldp+535,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tlast));
    bufp->fullBit(oldp+536,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tid));
    bufp->fullBit(oldp+537,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdest));
    bufp->fullCData(oldp+538,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tuser),3);
    bufp->fullIData(oldp+539,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata),32);
    bufp->fullCData(oldp+540,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep),4);
    bufp->fullBit(oldp+541,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid));
    bufp->fullBit(oldp+542,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tready));
    bufp->fullBit(oldp+543,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast));
    bufp->fullBit(oldp+544,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tid));
    bufp->fullBit(oldp+545,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdest));
    bufp->fullCData(oldp+546,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser),3);
    bufp->fullBit(oldp+547,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg));
    bufp->fullIData(oldp+548,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg),32);
    bufp->fullCData(oldp+549,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tkeep_reg),4);
    bufp->fullBit(oldp+550,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg));
    bufp->fullBit(oldp+551,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_next));
    bufp->fullBit(oldp+552,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tlast_reg));
    bufp->fullBit(oldp+553,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tid_reg));
    bufp->fullBit(oldp+554,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdest_reg));
    bufp->fullCData(oldp+555,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tuser_reg),3);
    bufp->fullIData(oldp+556,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg),32);
    bufp->fullCData(oldp+557,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg),4);
    bufp->fullBit(oldp+558,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg));
    bufp->fullBit(oldp+559,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next));
    bufp->fullBit(oldp+560,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg));
    bufp->fullBit(oldp+561,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg));
    bufp->fullBit(oldp+562,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg));
    bufp->fullCData(oldp+563,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg),3);
    bufp->fullBit(oldp+564,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_output));
    bufp->fullBit(oldp+565,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_temp));
    bufp->fullBit(oldp+566,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_temp_to_output));
    bufp->fullBit(oldp+567,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_early));
    bufp->fullBit(oldp+568,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__clk));
    bufp->fullBit(oldp+569,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__rst));
    bufp->fullIData(oldp+570,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tdata),32);
    bufp->fullCData(oldp+571,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tkeep),4);
    bufp->fullBit(oldp+572,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tvalid));
    bufp->fullBit(oldp+573,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tready));
    bufp->fullBit(oldp+574,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tlast));
    bufp->fullBit(oldp+575,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tid));
    bufp->fullBit(oldp+576,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tdest));
    bufp->fullCData(oldp+577,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tuser),3);
    bufp->fullIData(oldp+578,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tdata),32);
    bufp->fullCData(oldp+579,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tkeep),4);
    bufp->fullBit(oldp+580,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tvalid));
    bufp->fullBit(oldp+581,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tready));
    bufp->fullBit(oldp+582,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tlast));
    bufp->fullBit(oldp+583,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tid));
    bufp->fullBit(oldp+584,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tdest));
    bufp->fullCData(oldp+585,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tuser),3);
    bufp->fullBit(oldp+586,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__s_axis_tready_reg));
    bufp->fullIData(oldp+587,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tdata_reg),32);
    bufp->fullCData(oldp+588,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tkeep_reg),4);
    bufp->fullBit(oldp+589,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tvalid_reg));
    bufp->fullBit(oldp+590,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tvalid_next));
    bufp->fullBit(oldp+591,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tlast_reg));
    bufp->fullBit(oldp+592,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tid_reg));
    bufp->fullBit(oldp+593,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tdest_reg));
    bufp->fullCData(oldp+594,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tuser_reg),3);
    bufp->fullIData(oldp+595,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg),32);
    bufp->fullCData(oldp+596,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg),4);
    bufp->fullBit(oldp+597,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg));
    bufp->fullBit(oldp+598,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next));
    bufp->fullBit(oldp+599,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg));
    bufp->fullBit(oldp+600,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg));
    bufp->fullBit(oldp+601,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg));
    bufp->fullCData(oldp+602,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg),3);
    bufp->fullBit(oldp+603,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__store_axis_input_to_output));
    bufp->fullBit(oldp+604,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__store_axis_input_to_temp));
    bufp->fullBit(oldp+605,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__store_axis_temp_to_output));
    bufp->fullBit(oldp+606,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__s_axis_tready_early));
    bufp->fullIData(oldp+607,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__byteswap__DOT__unnamedblk1__DOT__i),32);
    bufp->fullBit(oldp+608,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__clk));
    bufp->fullBit(oldp+609,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rst));
    bufp->fullIData(oldp+610,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tdata),32);
    bufp->fullCData(oldp+611,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tkeep),4);
    bufp->fullBit(oldp+612,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tvalid));
    bufp->fullBit(oldp+613,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tready));
    bufp->fullBit(oldp+614,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tlast));
    bufp->fullCData(oldp+615,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tid),8);
    bufp->fullCData(oldp+616,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tdest),8);
    bufp->fullCData(oldp+617,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tuser),3);
    bufp->fullIData(oldp+618,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdata),32);
    bufp->fullCData(oldp+619,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tkeep),4);
    bufp->fullBit(oldp+620,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid));
    bufp->fullBit(oldp+621,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tready));
    bufp->fullBit(oldp+622,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tlast));
    bufp->fullCData(oldp+623,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tid),8);
    bufp->fullCData(oldp+624,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdest),8);
    bufp->fullCData(oldp+625,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tuser),3);
    bufp->fullBit(oldp+626,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__pause_req));
    bufp->fullBit(oldp+627,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__pause_ack));
    bufp->fullSData(oldp+628,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_depth),11);
    bufp->fullSData(oldp+629,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_depth_commit),11);
    bufp->fullBit(oldp+630,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_overflow));
    bufp->fullBit(oldp+631,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_bad_frame));
    bufp->fullBit(oldp+632,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_good_frame));
    bufp->fullSData(oldp+633,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg),9);
    bufp->fullSData(oldp+634,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_commit_reg),9);
    bufp->fullSData(oldp+635,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg),9);
    bufp->fullBit(oldp+636,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem_read_data_valid_reg));
    bufp->fullQData(oldp+637,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg[0]),40);
    bufp->fullQData(oldp+639,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg[1]),40);
    bufp->fullCData(oldp+641,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg),2);
    bufp->fullBit(oldp+642,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__full));
    bufp->fullBit(oldp+643,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__empty));
    bufp->fullBit(oldp+644,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__full_wr));
    bufp->fullBit(oldp+645,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_frame_reg));
    bufp->fullBit(oldp+646,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__drop_frame_reg));
    bufp->fullBit(oldp+647,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mark_frame_reg));
    bufp->fullBit(oldp+648,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__send_frame_reg));
    bufp->fullSData(oldp+649,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__depth_reg),9);
    bufp->fullSData(oldp+650,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__depth_commit_reg),9);
    bufp->fullBit(oldp+651,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__overflow_reg));
    bufp->fullBit(oldp+652,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__bad_frame_reg));
    bufp->fullBit(oldp+653,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__good_frame_reg));
    bufp->fullQData(oldp+654,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis),40);
    bufp->fullQData(oldp+656,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis),40);
    bufp->fullBit(oldp+658,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tready_pipe));
    bufp->fullBit(oldp+659,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe));
    bufp->fullIData(oldp+660,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdata_pipe),32);
    bufp->fullCData(oldp+661,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tkeep_pipe),4);
    bufp->fullBit(oldp+662,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tlast_pipe));
    bufp->fullCData(oldp+663,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tid_pipe),8);
    bufp->fullCData(oldp+664,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdest_pipe),8);
    bufp->fullCData(oldp+665,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tuser_pipe),3);
    bufp->fullBit(oldp+666,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tready_out));
    bufp->fullBit(oldp+667,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_out));
    bufp->fullIData(oldp+668,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdata_out),32);
    bufp->fullCData(oldp+669,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tkeep_out),4);
    bufp->fullBit(oldp+670,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tlast_out));
    bufp->fullCData(oldp+671,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tid_out),8);
    bufp->fullCData(oldp+672,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdest_out),8);
    bufp->fullCData(oldp+673,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tuser_out),3);
    bufp->fullBit(oldp+674,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__pipe_ready));
    bufp->fullIData(oldp+675,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__j),32);
    bufp->fullIData(oldp+676,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crcIn),32);
    bufp->fullIData(oldp+677,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__data),32);
    bufp->fullIData(oldp+678,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crcOut),32);
    bufp->fullCData(oldp+679,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__select),2);
    bufp->fullIData(oldp+680,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crc_out8),32);
    bufp->fullIData(oldp+681,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crc_out16),32);
    bufp->fullIData(oldp+682,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crc_out24),32);
    bufp->fullIData(oldp+683,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crc_out32),32);
    bufp->fullIData(oldp+684,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcIn),32);
    bufp->fullCData(oldp+685,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__data),8);
    bufp->fullIData(oldp+686,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcOut),32);
    bufp->fullIData(oldp+687,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcIn),32);
    bufp->fullCData(oldp+688,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__data),8);
    bufp->fullIData(oldp+689,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcOut),32);
    bufp->fullIData(oldp+690,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcIn),32);
    bufp->fullCData(oldp+691,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__data),8);
    bufp->fullIData(oldp+692,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcOut),32);
    bufp->fullIData(oldp+693,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__crcIn),32);
    bufp->fullCData(oldp+694,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__data),8);
    bufp->fullIData(oldp+695,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__crcOut),32);
    bufp->fullBit(oldp+696,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__clk_i));
    bufp->fullBit(oldp+697,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__rst_i));
    bufp->fullCData(oldp+698,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__link_status_i),2);
    bufp->fullBit(oldp+699,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__start_flow_control_i));
    bufp->fullBit(oldp+700,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__start_flow_control_ack_o));
    bufp->fullSData(oldp+701,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__next_transmit_seq_i),16);
    bufp->fullBit(oldp+702,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__tlp_nullified_i));
    bufp->fullCData(oldp+703,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__ph_credits_consumed_i),8);
    bufp->fullSData(oldp+704,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__pd_credits_consumed_i),12);
    bufp->fullCData(oldp+705,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__nph_credits_consumed_i),8);
    bufp->fullSData(oldp+706,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__npd_credits_consumed_i),12);
    bufp->fullIData(oldp+707,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tdata),32);
    bufp->fullCData(oldp+708,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tkeep),4);
    bufp->fullBit(oldp+709,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tvalid));
    bufp->fullBit(oldp+710,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tlast));
    bufp->fullCData(oldp+711,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tuser),3);
    bufp->fullBit(oldp+712,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tready));
    bufp->fullIData(oldp+713,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata),32);
    bufp->fullCData(oldp+714,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep),4);
    bufp->fullBit(oldp+715,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid));
    bufp->fullBit(oldp+716,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tlast));
    bufp->fullCData(oldp+717,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tuser),3);
    bufp->fullBit(oldp+718,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tready));
    bufp->fullCData(oldp+719,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__curr_state),5);
    bufp->fullCData(oldp+720,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__next_state),5);
    bufp->fullQData(oldp+721,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dll_packet_c),48);
    bufp->fullQData(oldp+723,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dll_packet_r),48);
    bufp->fullSData(oldp+725,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_c),16);
    bufp->fullSData(oldp+726,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r),16);
    bufp->fullSData(oldp+727,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__timer_c),16);
    bufp->fullSData(oldp+728,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__timer_r),16);
    bufp->fullSData(oldp+729,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_out),16);
    bufp->fullSData(oldp+730,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed),16);
    bufp->fullBit(oldp+731,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__start_ack_c));
    bufp->fullBit(oldp+732,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__start_ack_r));
    bufp->fullBit(oldp+733,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__clk));
    bufp->fullBit(oldp+734,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__rst));
    bufp->fullIData(oldp+735,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdata),32);
    bufp->fullCData(oldp+736,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tkeep),4);
    bufp->fullBit(oldp+737,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tvalid));
    bufp->fullBit(oldp+738,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready));
    bufp->fullBit(oldp+739,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tlast));
    bufp->fullBit(oldp+740,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tid));
    bufp->fullBit(oldp+741,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdest));
    bufp->fullCData(oldp+742,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tuser),3);
    bufp->fullIData(oldp+743,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata),32);
    bufp->fullCData(oldp+744,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep),4);
    bufp->fullBit(oldp+745,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid));
    bufp->fullBit(oldp+746,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tready));
    bufp->fullBit(oldp+747,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast));
    bufp->fullBit(oldp+748,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tid));
    bufp->fullBit(oldp+749,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdest));
    bufp->fullCData(oldp+750,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser),3);
    bufp->fullBit(oldp+751,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg));
    bufp->fullIData(oldp+752,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg),32);
    bufp->fullCData(oldp+753,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tkeep_reg),4);
    bufp->fullBit(oldp+754,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg));
    bufp->fullBit(oldp+755,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_next));
    bufp->fullBit(oldp+756,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tlast_reg));
    bufp->fullBit(oldp+757,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tid_reg));
    bufp->fullBit(oldp+758,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdest_reg));
    bufp->fullCData(oldp+759,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tuser_reg),3);
    bufp->fullIData(oldp+760,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg),32);
    bufp->fullCData(oldp+761,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg),4);
    bufp->fullBit(oldp+762,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg));
    bufp->fullBit(oldp+763,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next));
    bufp->fullBit(oldp+764,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg));
    bufp->fullBit(oldp+765,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg));
    bufp->fullBit(oldp+766,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg));
    bufp->fullCData(oldp+767,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg),3);
    bufp->fullBit(oldp+768,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_output));
    bufp->fullBit(oldp+769,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_temp));
    bufp->fullBit(oldp+770,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_temp_to_output));
    bufp->fullBit(oldp+771,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_early));
    bufp->fullIData(oldp+772,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__byteswap__DOT__unnamedblk1__DOT__i),32);
    bufp->fullSData(oldp+773,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crcIn),16);
    bufp->fullIData(oldp+774,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__data),32);
    bufp->fullSData(oldp+775,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crcOut),16);
    bufp->fullSData(oldp+776,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc0),16);
    bufp->fullSData(oldp+777,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc1),16);
    bufp->fullSData(oldp+778,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc2),16);
    bufp->fullSData(oldp+779,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3),16);
    bufp->fullSData(oldp+780,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4),16);
    bufp->fullSData(oldp+781,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__crcIn),16);
    bufp->fullCData(oldp+782,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__data),8);
    bufp->fullSData(oldp+783,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__crcOut),16);
    bufp->fullSData(oldp+784,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__crcIn),16);
    bufp->fullCData(oldp+785,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__data),8);
    bufp->fullSData(oldp+786,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__crcOut),16);
    bufp->fullSData(oldp+787,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__crcIn),16);
    bufp->fullCData(oldp+788,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__data),8);
    bufp->fullSData(oldp+789,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__crcOut),16);
    bufp->fullSData(oldp+790,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__crcIn),16);
    bufp->fullCData(oldp+791,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__data),8);
    bufp->fullSData(oldp+792,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__crcOut),16);
    bufp->fullIData(oldp+793,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__unnamedblk1__DOT__i),32);
    bufp->fullBit(oldp+794,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__clk_i));
    bufp->fullBit(oldp+795,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__rst_i));
    bufp->fullBit(oldp+796,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__phy_link_up_i));
    bufp->fullIData(oldp+797,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tdata),32);
    bufp->fullCData(oldp+798,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tkeep),4);
    bufp->fullBit(oldp+799,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tvalid));
    bufp->fullBit(oldp+800,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tlast));
    bufp->fullCData(oldp+801,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tuser),3);
    bufp->fullBit(oldp+802,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tready));
    bufp->fullSData(oldp+803,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__seq_num_o),12);
    bufp->fullBit(oldp+804,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__seq_num_vld_o));
    bufp->fullBit(oldp+805,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__seq_num_acknack_o));
    bufp->fullBit(oldp+806,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_values_stored_o));
    bufp->fullBit(oldp+807,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_values_stored_o));
    bufp->fullCData(oldp+808,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_ph_o),8);
    bufp->fullSData(oldp+809,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_pd_o),12);
    bufp->fullCData(oldp+810,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_nph_o),8);
    bufp->fullSData(oldp+811,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_npd_o),12);
    bufp->fullCData(oldp+812,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cplh_o),8);
    bufp->fullSData(oldp+813,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cpld_o),12);
    bufp->fullBit(oldp+814,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__update_fc_o));
    bufp->fullCData(oldp+815,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__curr_state),3);
    bufp->fullCData(oldp+816,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__next_state),3);
    bufp->fullQData(oldp+817,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_c),48);
    bufp->fullQData(oldp+819,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r),48);
    bufp->fullSData(oldp+821,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_in_c),16);
    bufp->fullSData(oldp+822,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_in_r),16);
    bufp->fullSData(oldp+823,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_out),16);
    bufp->fullBit(oldp+824,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tlp_nullified_c));
    bufp->fullBit(oldp+825,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tlp_nullified_r));
    bufp->fullBit(oldp+826,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_tlp_ready_c));
    bufp->fullBit(oldp+827,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_tlp_ready_r));
    bufp->fullSData(oldp+828,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__next_transmit_seq_c),16);
    bufp->fullSData(oldp+829,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__next_transmit_seq_r),16);
    bufp->fullSData(oldp+830,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__ackd_transmit_seq_c),12);
    bufp->fullSData(oldp+831,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__ackd_transmit_seq_r),12);
    bufp->fullIData(oldp+832,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tdata),32);
    bufp->fullCData(oldp+833,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tkeep),4);
    bufp->fullBit(oldp+834,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tvalid));
    bufp->fullBit(oldp+835,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tlast));
    bufp->fullCData(oldp+836,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tuser),3);
    bufp->fullBit(oldp+837,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tready));
    bufp->fullCData(oldp+838,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_ph_c),8);
    bufp->fullCData(oldp+839,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_ph_r),8);
    bufp->fullSData(oldp+840,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_pd_c),12);
    bufp->fullSData(oldp+841,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_pd_r),12);
    bufp->fullCData(oldp+842,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_nph_c),8);
    bufp->fullCData(oldp+843,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_nph_r),8);
    bufp->fullSData(oldp+844,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_npd_c),12);
    bufp->fullSData(oldp+845,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_npd_r),12);
    bufp->fullCData(oldp+846,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cplh_c),8);
    bufp->fullCData(oldp+847,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cplh_r),8);
    bufp->fullSData(oldp+848,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cpld_c),12);
    bufp->fullSData(oldp+849,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cpld_r),12);
    bufp->fullBit(oldp+850,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__update_fc_c));
    bufp->fullBit(oldp+851,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__update_fc_r));
    bufp->fullBit(oldp+852,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_np_stored_c));
    bufp->fullBit(oldp+853,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_np_stored_r));
    bufp->fullBit(oldp+854,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_p_stored_c));
    bufp->fullBit(oldp+855,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_p_stored_r));
    bufp->fullBit(oldp+856,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_c_stored_c));
    bufp->fullBit(oldp+857,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_c_stored_r));
    bufp->fullBit(oldp+858,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_np_stored_c));
    bufp->fullBit(oldp+859,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_np_stored_r));
    bufp->fullBit(oldp+860,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_p_stored_c));
    bufp->fullBit(oldp+861,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_p_stored_r));
    bufp->fullBit(oldp+862,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_c_stored_c));
    bufp->fullBit(oldp+863,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_c_stored_r));
    bufp->fullSData(oldp+864,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed),16);
    bufp->fullBit(oldp+865,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__clk));
    bufp->fullBit(oldp+866,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__rst));
    bufp->fullIData(oldp+867,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tdata),32);
    bufp->fullCData(oldp+868,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tkeep),4);
    bufp->fullBit(oldp+869,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tvalid));
    bufp->fullBit(oldp+870,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tready));
    bufp->fullBit(oldp+871,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tlast));
    bufp->fullBit(oldp+872,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tid));
    bufp->fullBit(oldp+873,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tdest));
    bufp->fullCData(oldp+874,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tuser),3);
    bufp->fullIData(oldp+875,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tdata),32);
    bufp->fullCData(oldp+876,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tkeep),4);
    bufp->fullBit(oldp+877,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tvalid));
    bufp->fullBit(oldp+878,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tready));
    bufp->fullBit(oldp+879,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tlast));
    bufp->fullBit(oldp+880,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tid));
    bufp->fullBit(oldp+881,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tdest));
    bufp->fullCData(oldp+882,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tuser),3);
    bufp->fullBit(oldp+883,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg));
    bufp->fullIData(oldp+884,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg),32);
    bufp->fullCData(oldp+885,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg),4);
    bufp->fullBit(oldp+886,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg));
    bufp->fullBit(oldp+887,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next));
    bufp->fullBit(oldp+888,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg));
    bufp->fullBit(oldp+889,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg));
    bufp->fullBit(oldp+890,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg));
    bufp->fullCData(oldp+891,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg),3);
    bufp->fullIData(oldp+892,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg),32);
    bufp->fullCData(oldp+893,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg),4);
    bufp->fullBit(oldp+894,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg));
    bufp->fullBit(oldp+895,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next));
    bufp->fullBit(oldp+896,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg));
    bufp->fullBit(oldp+897,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg));
    bufp->fullBit(oldp+898,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg));
    bufp->fullCData(oldp+899,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg),3);
    bufp->fullBit(oldp+900,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output));
    bufp->fullBit(oldp+901,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp));
    bufp->fullBit(oldp+902,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output));
    bufp->fullBit(oldp+903,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early));
    bufp->fullIData(oldp+904,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__byteswap__DOT__unnamedblk1__DOT__i),32);
    bufp->fullSData(oldp+905,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crcIn),16);
    bufp->fullIData(oldp+906,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__data),32);
    bufp->fullSData(oldp+907,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crcOut),16);
    bufp->fullSData(oldp+908,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc0),16);
    bufp->fullSData(oldp+909,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc1),16);
    bufp->fullSData(oldp+910,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc2),16);
    bufp->fullSData(oldp+911,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3),16);
    bufp->fullSData(oldp+912,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4),16);
    bufp->fullSData(oldp+913,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT__crcIn),16);
    bufp->fullCData(oldp+914,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT__data),8);
    bufp->fullSData(oldp+915,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT__crcOut),16);
    bufp->fullSData(oldp+916,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT__crcIn),16);
    bufp->fullCData(oldp+917,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT__data),8);
    bufp->fullSData(oldp+918,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT__crcOut),16);
    bufp->fullSData(oldp+919,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT__crcIn),16);
    bufp->fullCData(oldp+920,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT__data),8);
    bufp->fullSData(oldp+921,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT__crcOut),16);
    bufp->fullSData(oldp+922,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT__crcIn),16);
    bufp->fullCData(oldp+923,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT__data),8);
    bufp->fullSData(oldp+924,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT__crcOut),16);
    bufp->fullIData(oldp+925,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__unnamedblk1__DOT__i),32);
    bufp->fullBit(oldp+926,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__clk_i));
    bufp->fullBit(oldp+927,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__rst_i));
    bufp->fullIData(oldp+928,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__s_axis_tdata),32);
    bufp->fullCData(oldp+929,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__s_axis_tkeep),4);
    bufp->fullCData(oldp+930,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__s_axis_tvalid),2);
    bufp->fullCData(oldp+931,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__s_axis_tlast),2);
    bufp->fullCData(oldp+932,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__s_axis_tuser),3);
    bufp->fullCData(oldp+933,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__s_axis_tready),2);
    bufp->fullIData(oldp+934,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tdata),32);
    bufp->fullCData(oldp+935,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tkeep),4);
    bufp->fullBit(oldp+936,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tvalid));
    bufp->fullBit(oldp+937,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlast));
    bufp->fullCData(oldp+938,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tuser),3);
    bufp->fullBit(oldp+939,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tready));
    bufp->fullBit(oldp+940,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ack_nack_i));
    bufp->fullBit(oldp+941,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ack_nack_vld_i));
    bufp->fullSData(oldp+942,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ack_seq_num_i),12);
    bufp->fullCData(oldp+943,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_ph_i),8);
    bufp->fullSData(oldp+944,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_pd_i),12);
    bufp->fullCData(oldp+945,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_nph_i),8);
    bufp->fullSData(oldp+946,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_npd_i),12);
    bufp->fullCData(oldp+947,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_cplh_i),8);
    bufp->fullSData(oldp+948,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_cpld_i),12);
    bufp->fullBit(oldp+949,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__update_fc_i));
    bufp->fullIData(oldp+950,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tdata),32);
    bufp->fullCData(oldp+951,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tkeep),4);
    bufp->fullBit(oldp+952,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tvalid));
    bufp->fullBit(oldp+953,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tlast));
    bufp->fullCData(oldp+954,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tuser),3);
    bufp->fullBit(oldp+955,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tready));
    bufp->fullIData(oldp+956,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tdata),32);
    bufp->fullCData(oldp+957,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tkeep),4);
    bufp->fullBit(oldp+958,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tvalid));
    bufp->fullBit(oldp+959,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tlast));
    bufp->fullCData(oldp+960,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tuser),3);
    bufp->fullBit(oldp+961,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tready));
    bufp->fullSData(oldp+962,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ackd_transmit_seq),12);
    bufp->fullBit(oldp+963,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__dllp_valid));
    bufp->fullBit(oldp+964,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_available));
    bufp->fullCData(oldp+965,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_index),8);
    bufp->fullBit(oldp+966,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_err));
    bufp->fullCData(oldp+967,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_valid),3);
    bufp->fullCData(oldp+968,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_ack),3);
    bufp->fullCData(oldp+969,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_complete),3);
    bufp->fullBit(oldp+970,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__clk));
    bufp->fullBit(oldp+971,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__rst));
    bufp->fullQData(oldp+972,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tdata),64);
    bufp->fullCData(oldp+974,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tkeep),8);
    bufp->fullCData(oldp+975,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tvalid),2);
    bufp->fullCData(oldp+976,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tready),2);
    bufp->fullCData(oldp+977,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tlast),2);
    bufp->fullSData(oldp+978,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tid),16);
    bufp->fullSData(oldp+979,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tdest),16);
    bufp->fullCData(oldp+980,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tuser),6);
    bufp->fullIData(oldp+981,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdata),32);
    bufp->fullCData(oldp+982,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tkeep),4);
    bufp->fullBit(oldp+983,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tvalid));
    bufp->fullBit(oldp+984,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tready));
    bufp->fullBit(oldp+985,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tlast));
    bufp->fullSData(oldp+986,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tid),9);
    bufp->fullCData(oldp+987,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdest),8);
    bufp->fullCData(oldp+988,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tuser),3);
    bufp->fullCData(oldp+989,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__request),2);
    bufp->fullCData(oldp+990,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__acknowledge),2);
    bufp->fullCData(oldp+991,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__grant),2);
    bufp->fullBit(oldp+992,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__grant_valid));
    bufp->fullBit(oldp+993,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__grant_encoded));
    bufp->fullQData(oldp+994,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tdata_reg),64);
    bufp->fullCData(oldp+996,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tkeep_reg),8);
    bufp->fullCData(oldp+997,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tvalid_reg),2);
    bufp->fullCData(oldp+998,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tlast_reg),2);
    bufp->fullSData(oldp+999,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tid_reg),16);
    bufp->fullSData(oldp+1000,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tdest_reg),16);
    bufp->fullCData(oldp+1001,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tuser_reg),6);
    bufp->fullIData(oldp+1002,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdata_int),32);
    bufp->fullCData(oldp+1003,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tkeep_int),4);
    bufp->fullBit(oldp+1004,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_int));
    bufp->fullBit(oldp+1005,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_reg));
    bufp->fullBit(oldp+1006,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tlast_int));
    bufp->fullSData(oldp+1007,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tid_int),9);
    bufp->fullCData(oldp+1008,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdest_int),8);
    bufp->fullCData(oldp+1009,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tuser_int),3);
    bufp->fullBit(oldp+1010,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_early));
    bufp->fullIData(oldp+1011,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tdata),32);
    bufp->fullCData(oldp+1012,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tkeep),4);
    bufp->fullBit(oldp+1013,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tvalid));
    bufp->fullBit(oldp+1014,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tready));
    bufp->fullBit(oldp+1015,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tlast));
    bufp->fullCData(oldp+1016,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tid),8);
    bufp->fullCData(oldp+1017,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tdest),8);
    bufp->fullCData(oldp+1018,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tuser),3);
    bufp->fullIData(oldp+1019,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__i),32);
    bufp->fullIData(oldp+1020,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdata_reg),32);
    bufp->fullCData(oldp+1021,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tkeep_reg),4);
    bufp->fullBit(oldp+1022,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_reg));
    bufp->fullBit(oldp+1023,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_next));
    bufp->fullBit(oldp+1024,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tlast_reg));
    bufp->fullSData(oldp+1025,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tid_reg),9);
    bufp->fullCData(oldp+1026,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdest_reg),8);
    bufp->fullCData(oldp+1027,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tuser_reg),3);
    bufp->fullIData(oldp+1028,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tdata_reg),32);
    bufp->fullCData(oldp+1029,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tkeep_reg),4);
    bufp->fullBit(oldp+1030,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tvalid_reg));
    bufp->fullBit(oldp+1031,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tvalid_next));
    bufp->fullBit(oldp+1032,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tlast_reg));
    bufp->fullSData(oldp+1033,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tid_reg),9);
    bufp->fullCData(oldp+1034,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tdest_reg),8);
    bufp->fullCData(oldp+1035,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tuser_reg),3);
    bufp->fullBit(oldp+1036,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__store_axis_int_to_output));
    bufp->fullBit(oldp+1037,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__store_axis_int_to_temp));
    bufp->fullBit(oldp+1038,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__store_axis_temp_to_output));
    bufp->fullBit(oldp+1039,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__clk));
    bufp->fullBit(oldp+1040,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__rst));
    bufp->fullCData(oldp+1041,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request),2);
    bufp->fullCData(oldp+1042,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__acknowledge),2);
    bufp->fullCData(oldp+1043,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant),2);
    bufp->fullBit(oldp+1044,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid));
    bufp->fullBit(oldp+1045,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded));
    bufp->fullCData(oldp+1046,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_reg),2);
    bufp->fullCData(oldp+1047,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_next),2);
    bufp->fullBit(oldp+1048,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_reg));
    bufp->fullBit(oldp+1049,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_next));
    bufp->fullBit(oldp+1050,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg));
    bufp->fullBit(oldp+1051,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_next));
    bufp->fullBit(oldp+1052,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_valid));
    bufp->fullBit(oldp+1053,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_index));
    bufp->fullCData(oldp+1054,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_mask),2);
    bufp->fullCData(oldp+1055,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__mask_reg),2);
    bufp->fullCData(oldp+1056,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__mask_next),2);
    bufp->fullBit(oldp+1057,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_valid));
    bufp->fullBit(oldp+1058,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_index));
    bufp->fullCData(oldp+1059,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_mask),2);
    bufp->fullCData(oldp+1060,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__input_unencoded),2);
    bufp->fullBit(oldp+1061,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_valid));
    bufp->fullBit(oldp+1062,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_encoded));
    bufp->fullCData(oldp+1063,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_unencoded),2);
    bufp->fullCData(oldp+1064,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__input_padded),2);
    bufp->fullBit(oldp+1065,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid[0]));
    bufp->fullBit(oldp+1066,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc[0]));
    bufp->fullCData(oldp+1067,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__input_unencoded),2);
    bufp->fullBit(oldp+1068,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_valid));
    bufp->fullBit(oldp+1069,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_encoded));
    bufp->fullCData(oldp+1070,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_unencoded),2);
    bufp->fullCData(oldp+1071,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__input_padded),2);
    bufp->fullBit(oldp+1072,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_valid[0]));
    bufp->fullBit(oldp+1073,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc[0]));
    bufp->fullBit(oldp+1074,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__clk_i));
    bufp->fullBit(oldp+1075,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__rst_i));
    bufp->fullSData(oldp+1076,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__tx_seq_num_i),12);
    bufp->fullBit(oldp+1077,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__tx_valid_i));
    bufp->fullBit(oldp+1078,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_available_o));
    bufp->fullCData(oldp+1079,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_index_o),8);
    bufp->fullBit(oldp+1080,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_err_o));
    bufp->fullCData(oldp+1081,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_o),3);
    bufp->fullCData(oldp+1082,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_ack_i),3);
    bufp->fullCData(oldp+1083,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_complete_i),3);
    bufp->fullBit(oldp+1084,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_nack_i));
    bufp->fullBit(oldp+1085,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_nack_vld_i));
    bufp->fullSData(oldp+1086,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_seq_num_i),12);
    bufp->fullCData(oldp+1087,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__error_c),3);
    bufp->fullCData(oldp+1088,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__error_r),3);
    bufp->fullCData(oldp+1089,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__next_retry_index_c),8);
    bufp->fullCData(oldp+1090,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__next_retry_index_r),8);
    bufp->fullCData(oldp+1091,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_c),3);
    bufp->fullCData(oldp+1092,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_r),3);
    bufp->fullBit(oldp+1093,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__free_retry_c));
    bufp->fullBit(oldp+1094,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__free_retry_r));
    bufp->fullCData(oldp+1095,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_c),3);
    bufp->fullCData(oldp+1096,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r),3);
    bufp->fullCData(oldp+1097,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_index_flag),3);
    bufp->fullSData(oldp+1098,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__store_seq_c),12);
    bufp->fullSData(oldp+1099,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__store_seq_r),12);
    bufp->fullSData(oldp+1100,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__seq_num_out),12);
    bufp->fullQData(oldp+1101,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_seq_mem_c),36);
    bufp->fullQData(oldp+1103,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_seq_mem_r),36);
    bufp->fullCData(oldp+1105,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__curr_state),3);
    bufp->fullCData(oldp+1106,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__next_state),3);
    bufp->fullCData(oldp+1107,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__replay_cnt_c),2);
    bufp->fullCData(oldp+1108,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__replay_cnt_r),2);
    bufp->fullIData(oldp+1109,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__retry_timer_c),32);
    bufp->fullIData(oldp+1110,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__retry_timer_r),32);
    bufp->fullCData(oldp+1111,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__curr_state),3);
    bufp->fullCData(oldp+1112,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__next_state),3);
    bufp->fullCData(oldp+1113,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__replay_cnt_c),2);
    bufp->fullCData(oldp+1114,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__replay_cnt_r),2);
    bufp->fullIData(oldp+1115,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__retry_timer_c),32);
    bufp->fullIData(oldp+1116,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__retry_timer_r),32);
    bufp->fullCData(oldp+1117,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__curr_state),3);
    bufp->fullCData(oldp+1118,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__next_state),3);
    bufp->fullCData(oldp+1119,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__replay_cnt_c),2);
    bufp->fullCData(oldp+1120,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__replay_cnt_r),2);
    bufp->fullIData(oldp+1121,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__retry_timer_c),32);
    bufp->fullIData(oldp+1122,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__retry_timer_r),32);
    bufp->fullIData(oldp+1123,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_tracking_combo__DOT__unnamedblk1__DOT__i),32);
    bufp->fullIData(oldp+1124,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_tracking_combo__DOT__unnamedblk2__DOT__i),32);
    bufp->fullIData(oldp+1125,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_tracking_combo__DOT__unnamedblk3__DOT__i),32);
    bufp->fullIData(oldp+1126,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_tracking_combo__DOT__unnamedblk3__DOT__unnamedblk4__DOT__j),32);
    bufp->fullBit(oldp+1127,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__clk_i));
    bufp->fullBit(oldp+1128,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__rst_i));
    bufp->fullCData(oldp+1129,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_valid_i),3);
    bufp->fullCData(oldp+1130,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_o),3);
    bufp->fullCData(oldp+1131,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_complete_o),3);
    bufp->fullBit(oldp+1132,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_available_i));
    bufp->fullCData(oldp+1133,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_i),8);
    bufp->fullIData(oldp+1134,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tdata),32);
    bufp->fullCData(oldp+1135,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tkeep),4);
    bufp->fullBit(oldp+1136,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tvalid));
    bufp->fullBit(oldp+1137,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tlast));
    bufp->fullCData(oldp+1138,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tuser),3);
    bufp->fullBit(oldp+1139,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tready));
    bufp->fullIData(oldp+1140,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tdata),32);
    bufp->fullCData(oldp+1141,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tkeep),4);
    bufp->fullBit(oldp+1142,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tvalid));
    bufp->fullBit(oldp+1143,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tlast));
    bufp->fullCData(oldp+1144,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tuser),3);
    bufp->fullBit(oldp+1145,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tready));
    bufp->fullCData(oldp+1146,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__tlp_curr_state),3);
    bufp->fullCData(oldp+1147,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__tlp_next_state),3);
    bufp->fullCData(oldp+1148,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_c),3);
    bufp->fullCData(oldp+1149,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_r),3);
    bufp->fullCData(oldp+1150,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ready),3);
    bufp->fullCData(oldp+1151,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__mutex_flag),3);
    bufp->fullIData(oldp+1152,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tdata[0]),32);
    bufp->fullIData(oldp+1153,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tdata[1]),32);
    bufp->fullIData(oldp+1154,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tdata[2]),32);
    bufp->fullCData(oldp+1155,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tkeep[0]),4);
    bufp->fullCData(oldp+1156,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tkeep[1]),4);
    bufp->fullCData(oldp+1157,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tkeep[2]),4);
    bufp->fullBit(oldp+1158,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tvalid[0]));
    bufp->fullBit(oldp+1159,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tvalid[1]));
    bufp->fullBit(oldp+1160,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tvalid[2]));
    bufp->fullBit(oldp+1161,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tlast[0]));
    bufp->fullBit(oldp+1162,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tlast[1]));
    bufp->fullBit(oldp+1163,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tlast[2]));
    bufp->fullCData(oldp+1164,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tuser[0]),3);
    bufp->fullCData(oldp+1165,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tuser[1]),3);
    bufp->fullCData(oldp+1166,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tuser[2]),3);
    bufp->fullBit(oldp+1167,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tready[0]));
    bufp->fullBit(oldp+1168,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tready[1]));
    bufp->fullBit(oldp+1169,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tready[2]));
    bufp->fullCData(oldp+1170,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_c),8);
    bufp->fullCData(oldp+1171,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_r),8);
    bufp->fullBit(oldp+1172,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__clk_i));
    bufp->fullBit(oldp+1173,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__rst_i));
    bufp->fullIData(oldp+1174,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tdata),32);
    bufp->fullCData(oldp+1175,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tkeep),4);
    bufp->fullBit(oldp+1176,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tvalid));
    bufp->fullBit(oldp+1177,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tlast));
    bufp->fullCData(oldp+1178,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tuser),3);
    bufp->fullBit(oldp+1179,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tready));
    bufp->fullIData(oldp+1180,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tdata),32);
    bufp->fullCData(oldp+1181,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tkeep),4);
    bufp->fullBit(oldp+1182,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tvalid));
    bufp->fullBit(oldp+1183,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tlast));
    bufp->fullCData(oldp+1184,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tuser),3);
    bufp->fullBit(oldp+1185,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tready));
    bufp->fullSData(oldp+1186,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_c),16);
    bufp->fullSData(oldp+1187,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_r),16);
    bufp->fullSData(oldp+1188,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_c),16);
    bufp->fullSData(oldp+1189,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r),16);
    bufp->fullBit(oldp+1190,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_c));
    bufp->fullBit(oldp+1191,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_r));
    bufp->fullBit(oldp+1192,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__clk_i));
    bufp->fullBit(oldp+1193,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__rst_i));
    bufp->fullIData(oldp+1194,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tdata),32);
    bufp->fullCData(oldp+1195,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tkeep),4);
    bufp->fullBit(oldp+1196,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tvalid));
    bufp->fullBit(oldp+1197,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tlast));
    bufp->fullCData(oldp+1198,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tuser),3);
    bufp->fullBit(oldp+1199,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tready));
    bufp->fullIData(oldp+1200,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tdata),32);
    bufp->fullCData(oldp+1201,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tkeep),4);
    bufp->fullBit(oldp+1202,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tvalid));
    bufp->fullBit(oldp+1203,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tlast));
    bufp->fullCData(oldp+1204,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tuser),3);
    bufp->fullBit(oldp+1205,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tready));
    bufp->fullSData(oldp+1206,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_c),16);
    bufp->fullSData(oldp+1207,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_r),16);
    bufp->fullSData(oldp+1208,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_c),16);
    bufp->fullSData(oldp+1209,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r),16);
    bufp->fullBit(oldp+1210,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_c));
    bufp->fullBit(oldp+1211,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_r));
    bufp->fullBit(oldp+1212,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__clk_i));
    bufp->fullBit(oldp+1213,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__rst_i));
    bufp->fullIData(oldp+1214,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tdata),32);
    bufp->fullCData(oldp+1215,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tkeep),4);
    bufp->fullBit(oldp+1216,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tvalid));
    bufp->fullBit(oldp+1217,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tlast));
    bufp->fullCData(oldp+1218,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tuser),3);
    bufp->fullBit(oldp+1219,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tready));
    bufp->fullIData(oldp+1220,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tdata),32);
    bufp->fullCData(oldp+1221,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tkeep),4);
    bufp->fullBit(oldp+1222,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tvalid));
    bufp->fullBit(oldp+1223,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tlast));
    bufp->fullCData(oldp+1224,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tuser),3);
    bufp->fullBit(oldp+1225,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tready));
    bufp->fullSData(oldp+1226,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_c),16);
    bufp->fullSData(oldp+1227,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_r),16);
    bufp->fullSData(oldp+1228,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_c),16);
    bufp->fullSData(oldp+1229,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r),16);
    bufp->fullBit(oldp+1230,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_c));
    bufp->fullBit(oldp+1231,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_r));
    bufp->fullIData(oldp+1232,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__transmit_tlp_combo__DOT__unnamedblk1__DOT__i),32);
    bufp->fullIData(oldp+1233,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__transmit_tlp_combo__DOT__unnamedblk1__DOT__unnamedblk2__DOT__j),32);
    bufp->fullBit(oldp+1234,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__clk_i));
    bufp->fullBit(oldp+1235,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__rst_i));
    bufp->fullIData(oldp+1236,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__s_axis_tdata),32);
    bufp->fullCData(oldp+1237,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__s_axis_tkeep),4);
    bufp->fullBit(oldp+1238,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__s_axis_tvalid));
    bufp->fullBit(oldp+1239,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__s_axis_tlast));
    bufp->fullCData(oldp+1240,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__s_axis_tuser),3);
    bufp->fullBit(oldp+1241,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__s_axis_tready));
    bufp->fullIData(oldp+1242,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tdata),32);
    bufp->fullCData(oldp+1243,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tkeep),4);
    bufp->fullBit(oldp+1244,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tvalid));
    bufp->fullBit(oldp+1245,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tlast));
    bufp->fullCData(oldp+1246,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tuser),3);
    bufp->fullBit(oldp+1247,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tready));
    bufp->fullSData(oldp+1248,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__seq_num_o),16);
    bufp->fullBit(oldp+1249,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__dllp_valid_o));
    bufp->fullBit(oldp+1250,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__retry_available_i));
    bufp->fullCData(oldp+1251,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__retry_index_i),8);
    bufp->fullCData(oldp+1252,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_ph_i),8);
    bufp->fullSData(oldp+1253,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_pd_i),12);
    bufp->fullCData(oldp+1254,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_nph_i),8);
    bufp->fullSData(oldp+1255,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_npd_i),12);
    bufp->fullCData(oldp+1256,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_cplh_i),8);
    bufp->fullSData(oldp+1257,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_cpld_i),12);
    bufp->fullBit(oldp+1258,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__update_fc_i));
    bufp->fullCData(oldp+1259,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__curr_state),4);
    bufp->fullCData(oldp+1260,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_state),4);
    bufp->fullSData(oldp+1261,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_transmit_seq_c),12);
    bufp->fullSData(oldp+1262,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_transmit_seq_r),12);
    bufp->fullIData(oldp+1263,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tdata),32);
    bufp->fullCData(oldp+1264,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tkeep),4);
    bufp->fullBit(oldp+1265,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tvalid));
    bufp->fullBit(oldp+1266,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tlast));
    bufp->fullCData(oldp+1267,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tuser),3);
    bufp->fullBit(oldp+1268,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tready));
    bufp->fullIData(oldp+1269,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pipeline_axis_tdata),32);
    bufp->fullCData(oldp+1270,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pipeline_axis_tkeep),4);
    bufp->fullBit(oldp+1271,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pipeline_axis_tvalid));
    bufp->fullBit(oldp+1272,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pipeline_axis_tlast));
    bufp->fullCData(oldp+1273,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pipeline_axis_tuser),3);
    bufp->fullBit(oldp+1274,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pipeline_axis_tready));
    bufp->fullIData(oldp+1275,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata),32);
    bufp->fullCData(oldp+1276,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tkeep),4);
    bufp->fullBit(oldp+1277,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tvalid));
    bufp->fullBit(oldp+1278,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tlast));
    bufp->fullCData(oldp+1279,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tuser),3);
    bufp->fullBit(oldp+1280,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tready));
    bufp->fullIData(oldp+1281,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_c),32);
    bufp->fullIData(oldp+1282,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__dllp_lcrc_c),32);
    bufp->fullIData(oldp+1283,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r),32);
    bufp->fullIData(oldp+1284,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__dllp_lcrc_r),32);
    bufp->fullIData(oldp+1285,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_out),32);
    bufp->fullIData(oldp+1286,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_out16),32);
    bufp->fullCData(oldp+1287,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_select),2);
    bufp->fullIData(oldp+1288,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed),32);
    bufp->fullSData(oldp+1289,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__dllp_crc_out),16);
    bufp->fullSData(oldp+1290,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__dllp_crc_reversed),16);
    bufp->fullBit(oldp+1291,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_nullified_c));
    bufp->fullBit(oldp+1292,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_nullified_r));
    bufp->fullIData(oldp+1293,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_dw0),32);
    bufp->fullCData(oldp+1294,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credits_consumed_c),8);
    bufp->fullCData(oldp+1295,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credits_consumed_r),8);
    bufp->fullSData(oldp+1296,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credits_consumed_c),12);
    bufp->fullSData(oldp+1297,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credits_consumed_r),12);
    bufp->fullSData(oldp+1298,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credits_consumed_c),12);
    bufp->fullSData(oldp+1299,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credits_consumed_r),12);
    bufp->fullCData(oldp+1300,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credits_consumed_c),8);
    bufp->fullCData(oldp+1301,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credits_consumed_r),8);
    bufp->fullSData(oldp+1302,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credits_consumed_c),12);
    bufp->fullSData(oldp+1303,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credits_consumed_r),12);
    bufp->fullCData(oldp+1304,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credits_consumed_c),8);
    bufp->fullCData(oldp+1305,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credits_consumed_r),8);
    bufp->fullCData(oldp+1306,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credit_limit_c),8);
    bufp->fullCData(oldp+1307,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credit_limit_r),8);
    bufp->fullSData(oldp+1308,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credit_limit_c),12);
    bufp->fullSData(oldp+1309,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credit_limit_r),12);
    bufp->fullSData(oldp+1310,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credit_limit_c),12);
    bufp->fullSData(oldp+1311,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credit_limit_r),12);
    bufp->fullCData(oldp+1312,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credit_limit_c),8);
    bufp->fullCData(oldp+1313,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credit_limit_r),8);
    bufp->fullSData(oldp+1314,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credit_limit_c),12);
    bufp->fullSData(oldp+1315,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credit_limit_r),12);
    bufp->fullSData(oldp+1316,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credit_limit_c),12);
    bufp->fullSData(oldp+1317,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credit_limit_r),12);
    bufp->fullBit(oldp+1318,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__clk));
    bufp->fullBit(oldp+1319,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__rst));
    bufp->fullIData(oldp+1320,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tdata),32);
    bufp->fullCData(oldp+1321,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tkeep),4);
    bufp->fullBit(oldp+1322,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tvalid));
    bufp->fullBit(oldp+1323,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tready));
    bufp->fullBit(oldp+1324,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tlast));
    bufp->fullBit(oldp+1325,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tid));
    bufp->fullBit(oldp+1326,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tdest));
    bufp->fullCData(oldp+1327,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tuser),3);
    bufp->fullIData(oldp+1328,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tdata),32);
    bufp->fullCData(oldp+1329,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep),4);
    bufp->fullBit(oldp+1330,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tvalid));
    bufp->fullBit(oldp+1331,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tready));
    bufp->fullBit(oldp+1332,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tlast));
    bufp->fullBit(oldp+1333,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tid));
    bufp->fullBit(oldp+1334,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tdest));
    bufp->fullCData(oldp+1335,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tuser),3);
    bufp->fullBit(oldp+1336,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__s_axis_tready_reg));
    bufp->fullIData(oldp+1337,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tdata_reg),32);
    bufp->fullCData(oldp+1338,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tkeep_reg),4);
    bufp->fullBit(oldp+1339,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tvalid_reg));
    bufp->fullBit(oldp+1340,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tvalid_next));
    bufp->fullBit(oldp+1341,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tlast_reg));
    bufp->fullBit(oldp+1342,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tid_reg));
    bufp->fullBit(oldp+1343,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tdest_reg));
    bufp->fullCData(oldp+1344,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tuser_reg),3);
    bufp->fullIData(oldp+1345,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg),32);
    bufp->fullCData(oldp+1346,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg),4);
    bufp->fullBit(oldp+1347,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg));
    bufp->fullBit(oldp+1348,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next));
    bufp->fullBit(oldp+1349,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg));
    bufp->fullBit(oldp+1350,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg));
    bufp->fullBit(oldp+1351,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg));
    bufp->fullCData(oldp+1352,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg),3);
    bufp->fullBit(oldp+1353,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__store_axis_input_to_output));
    bufp->fullBit(oldp+1354,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__store_axis_input_to_temp));
    bufp->fullBit(oldp+1355,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__store_axis_temp_to_output));
    bufp->fullBit(oldp+1356,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__s_axis_tready_early));
    bufp->fullBit(oldp+1357,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__clk));
    bufp->fullBit(oldp+1358,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__rst));
    bufp->fullIData(oldp+1359,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tdata),32);
    bufp->fullCData(oldp+1360,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tkeep),4);
    bufp->fullBit(oldp+1361,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tvalid));
    bufp->fullBit(oldp+1362,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tready));
    bufp->fullBit(oldp+1363,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tlast));
    bufp->fullBit(oldp+1364,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tid));
    bufp->fullBit(oldp+1365,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tdest));
    bufp->fullCData(oldp+1366,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tuser),3);
    bufp->fullIData(oldp+1367,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tdata),32);
    bufp->fullCData(oldp+1368,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tkeep),4);
    bufp->fullBit(oldp+1369,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tvalid));
    bufp->fullBit(oldp+1370,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tready));
    bufp->fullBit(oldp+1371,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tlast));
    bufp->fullBit(oldp+1372,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tid));
    bufp->fullBit(oldp+1373,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tdest));
    bufp->fullCData(oldp+1374,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tuser),3);
    bufp->fullBit(oldp+1375,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__s_axis_tready_reg));
    bufp->fullIData(oldp+1376,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tdata_reg),32);
    bufp->fullCData(oldp+1377,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tkeep_reg),4);
    bufp->fullBit(oldp+1378,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tvalid_reg));
    bufp->fullBit(oldp+1379,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tvalid_next));
    bufp->fullBit(oldp+1380,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tlast_reg));
    bufp->fullBit(oldp+1381,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tid_reg));
    bufp->fullBit(oldp+1382,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tdest_reg));
    bufp->fullCData(oldp+1383,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tuser_reg),3);
    bufp->fullIData(oldp+1384,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg),32);
    bufp->fullCData(oldp+1385,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg),4);
    bufp->fullBit(oldp+1386,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg));
    bufp->fullBit(oldp+1387,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next));
    bufp->fullBit(oldp+1388,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg));
    bufp->fullBit(oldp+1389,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg));
    bufp->fullBit(oldp+1390,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg));
    bufp->fullCData(oldp+1391,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg),3);
    bufp->fullBit(oldp+1392,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__store_axis_input_to_output));
    bufp->fullBit(oldp+1393,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__store_axis_input_to_temp));
    bufp->fullBit(oldp+1394,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__store_axis_temp_to_output));
    bufp->fullBit(oldp+1395,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__s_axis_tready_early));
    bufp->fullBit(oldp+1396,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__clk));
    bufp->fullBit(oldp+1397,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__rst));
    bufp->fullIData(oldp+1398,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tdata),32);
    bufp->fullCData(oldp+1399,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tkeep),4);
    bufp->fullBit(oldp+1400,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tvalid));
    bufp->fullBit(oldp+1401,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tready));
    bufp->fullBit(oldp+1402,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tlast));
    bufp->fullBit(oldp+1403,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tid));
    bufp->fullBit(oldp+1404,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tdest));
    bufp->fullCData(oldp+1405,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tuser),3);
    bufp->fullIData(oldp+1406,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tdata),32);
    bufp->fullCData(oldp+1407,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tkeep),4);
    bufp->fullBit(oldp+1408,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tvalid));
    bufp->fullBit(oldp+1409,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tready));
    bufp->fullBit(oldp+1410,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tlast));
    bufp->fullBit(oldp+1411,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tid));
    bufp->fullBit(oldp+1412,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tdest));
    bufp->fullCData(oldp+1413,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tuser),3);
    bufp->fullBit(oldp+1414,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__s_axis_tready_reg));
    bufp->fullIData(oldp+1415,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg),32);
    bufp->fullCData(oldp+1416,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg),4);
    bufp->fullBit(oldp+1417,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg));
    bufp->fullBit(oldp+1418,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next));
    bufp->fullBit(oldp+1419,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg));
    bufp->fullBit(oldp+1420,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tid_reg));
    bufp->fullBit(oldp+1421,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg));
    bufp->fullCData(oldp+1422,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg),3);
    bufp->fullIData(oldp+1423,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg),32);
    bufp->fullCData(oldp+1424,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg),4);
    bufp->fullBit(oldp+1425,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg));
    bufp->fullBit(oldp+1426,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next));
    bufp->fullBit(oldp+1427,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg));
    bufp->fullBit(oldp+1428,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg));
    bufp->fullBit(oldp+1429,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg));
    bufp->fullCData(oldp+1430,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg),3);
    bufp->fullBit(oldp+1431,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__store_axis_input_to_output));
    bufp->fullBit(oldp+1432,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp));
    bufp->fullBit(oldp+1433,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output));
    bufp->fullBit(oldp+1434,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__s_axis_tready_early));
    bufp->fullIData(oldp+1435,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__byteswap__DOT__unnamedblk1__DOT__i),32);
    bufp->fullBit(oldp+1436,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk2__DOT__has_nph_credit));
    bufp->fullBit(oldp+1437,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk3__DOT__has_nph_credit));
    bufp->fullBit(oldp+1438,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk3__DOT__has_npd_credit));
    bufp->fullSData(oldp+1439,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk3__DOT__data_credits_required),16);
    bufp->fullBit(oldp+1440,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk4__DOT__has_ph_credit));
    bufp->fullBit(oldp+1441,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk5__DOT__has_ph_credit));
    bufp->fullBit(oldp+1442,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk5__DOT__has_pd_credit));
    bufp->fullSData(oldp+1443,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk5__DOT__data_length),16);
    bufp->fullSData(oldp+1444,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk5__DOT__data_credits_required),16);
    bufp->fullBit(oldp+1445,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk6__DOT__has_cplh_credit));
    bufp->fullBit(oldp+1446,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk7__DOT__has_cplh_credit));
    bufp->fullBit(oldp+1447,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk7__DOT__has_cpld_credit));
    bufp->fullSData(oldp+1448,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk7__DOT__data_length),16);
    bufp->fullSData(oldp+1449,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk7__DOT__data_credits_required),16);
    bufp->fullIData(oldp+1450,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crcIn),32);
    bufp->fullIData(oldp+1451,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__data),32);
    bufp->fullIData(oldp+1452,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crcOut),32);
    bufp->fullCData(oldp+1453,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__select),2);
    bufp->fullIData(oldp+1454,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crc_out8),32);
    bufp->fullIData(oldp+1455,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crc_out16),32);
    bufp->fullIData(oldp+1456,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crc_out24),32);
    bufp->fullIData(oldp+1457,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crc_out32),32);
    bufp->fullIData(oldp+1458,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcIn),32);
    bufp->fullCData(oldp+1459,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__data),8);
    bufp->fullIData(oldp+1460,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcOut),32);
    bufp->fullIData(oldp+1461,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcIn),32);
    bufp->fullCData(oldp+1462,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__data),8);
    bufp->fullIData(oldp+1463,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcOut),32);
    bufp->fullIData(oldp+1464,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcIn),32);
    bufp->fullCData(oldp+1465,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__data),8);
    bufp->fullIData(oldp+1466,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcOut),32);
    bufp->fullIData(oldp+1467,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__crcIn),32);
    bufp->fullCData(oldp+1468,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__data),8);
    bufp->fullIData(oldp+1469,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__crcOut),32);
    bufp->fullBit(oldp+1470,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__clk_i));
    bufp->fullBit(oldp+1471,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__rst_i));
    bufp->fullBit(oldp+1472,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__phy_link_up_i));
    bufp->fullBit(oldp+1473,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__init_flow_control_o));
    bufp->fullBit(oldp+1474,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__soft_reset_o));
    bufp->fullCData(oldp+1475,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__link_status_o),2);
    bufp->fullBit(oldp+1476,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__fc1_values_stored_i));
    bufp->fullBit(oldp+1477,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__fc2_values_stored_i));
    bufp->fullBit(oldp+1478,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__init_ack_i));
    bufp->fullCData(oldp+1479,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__next_state),3);
    bufp->fullCData(oldp+1480,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__curr_state),3);
    bufp->fullCData(oldp+1481,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__link_state),7);
    bufp->fullCData(oldp+1482,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__link_status_c),2);
    bufp->fullCData(oldp+1483,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__link_status_r),2);
    bufp->fullBit(oldp+1484,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__init_flow_control_c));
    bufp->fullBit(oldp+1485,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__init_flow_control_r));
    bufp->fullBit(oldp+1486,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__soft_reset_r));
    bufp->fullBit(oldp+1487,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__soft_reset_c));
    bufp->fullBit(oldp+1488,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__clk_i));
    bufp->fullBit(oldp+1489,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__rst_i));
    bufp->fullBit(oldp+1490,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__start_flow_control_i));
    bufp->fullBit(oldp+1491,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc1_values_stored_i));
    bufp->fullBit(oldp+1492,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc2_values_stored_i));
    bufp->fullIData(oldp+1493,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tdata),32);
    bufp->fullCData(oldp+1494,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tkeep),4);
    bufp->fullBit(oldp+1495,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tvalid));
    bufp->fullBit(oldp+1496,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tlast));
    bufp->fullCData(oldp+1497,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tuser),3);
    bufp->fullBit(oldp+1498,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tready));
    bufp->fullBit(oldp+1499,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc2_values_sent_o));
    bufp->fullBit(oldp+1500,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__init_ack_o));
    bufp->fullIData(oldp+1501,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tdata),32);
    bufp->fullCData(oldp+1502,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tkeep),4);
    bufp->fullBit(oldp+1503,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tvalid));
    bufp->fullBit(oldp+1504,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tlast));
    bufp->fullCData(oldp+1505,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tuser),3);
    bufp->fullBit(oldp+1506,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tready));
    bufp->fullCData(oldp+1507,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__curr_state),5);
    bufp->fullCData(oldp+1508,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__next_state),5);
    bufp->fullQData(oldp+1509,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dll_packet_c),48);
    bufp->fullQData(oldp+1511,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dll_packet_r),48);
    bufp->fullSData(oldp+1513,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_lcrc_c),16);
    bufp->fullSData(oldp+1514,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_lcrc_r),16);
    bufp->fullSData(oldp+1515,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__seq_count_c),16);
    bufp->fullSData(oldp+1516,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__seq_count_r),16);
    bufp->fullSData(oldp+1517,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_out),16);
    bufp->fullSData(oldp+1518,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed),16);
    bufp->fullBit(oldp+1519,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__clk));
    bufp->fullBit(oldp+1520,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__rst));
    bufp->fullIData(oldp+1521,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdata),32);
    bufp->fullCData(oldp+1522,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tkeep),4);
    bufp->fullBit(oldp+1523,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tvalid));
    bufp->fullBit(oldp+1524,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready));
    bufp->fullBit(oldp+1525,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tlast));
    bufp->fullBit(oldp+1526,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tid));
    bufp->fullBit(oldp+1527,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdest));
    bufp->fullCData(oldp+1528,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tuser),3);
    bufp->fullIData(oldp+1529,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata),32);
    bufp->fullCData(oldp+1530,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep),4);
    bufp->fullBit(oldp+1531,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid));
    bufp->fullBit(oldp+1532,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tready));
    bufp->fullBit(oldp+1533,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast));
    bufp->fullBit(oldp+1534,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tid));
    bufp->fullBit(oldp+1535,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdest));
    bufp->fullCData(oldp+1536,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser),3);
    bufp->fullBit(oldp+1537,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg));
    bufp->fullIData(oldp+1538,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg),32);
    bufp->fullCData(oldp+1539,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tkeep_reg),4);
    bufp->fullBit(oldp+1540,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg));
    bufp->fullBit(oldp+1541,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_next));
    bufp->fullBit(oldp+1542,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tlast_reg));
    bufp->fullBit(oldp+1543,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tid_reg));
    bufp->fullBit(oldp+1544,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdest_reg));
    bufp->fullCData(oldp+1545,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tuser_reg),3);
    bufp->fullIData(oldp+1546,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg),32);
    bufp->fullCData(oldp+1547,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg),4);
    bufp->fullBit(oldp+1548,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg));
    bufp->fullBit(oldp+1549,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next));
    bufp->fullBit(oldp+1550,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg));
    bufp->fullBit(oldp+1551,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg));
    bufp->fullBit(oldp+1552,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg));
    bufp->fullCData(oldp+1553,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg),3);
    bufp->fullBit(oldp+1554,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_output));
    bufp->fullBit(oldp+1555,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_temp));
    bufp->fullBit(oldp+1556,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_temp_to_output));
    bufp->fullBit(oldp+1557,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_early));
    bufp->fullIData(oldp+1558,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__byteswap__DOT__unnamedblk1__DOT__i),32);
    bufp->fullSData(oldp+1559,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crcIn),16);
    bufp->fullIData(oldp+1560,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__data),32);
    bufp->fullSData(oldp+1561,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crcOut),16);
    bufp->fullSData(oldp+1562,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc0),16);
    bufp->fullSData(oldp+1563,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc1),16);
    bufp->fullSData(oldp+1564,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc2),16);
    bufp->fullSData(oldp+1565,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc3),16);
    bufp->fullSData(oldp+1566,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc4),16);
    bufp->fullSData(oldp+1567,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__crcIn),16);
    bufp->fullCData(oldp+1568,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__data),8);
    bufp->fullSData(oldp+1569,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__crcOut),16);
    bufp->fullSData(oldp+1570,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__crcIn),16);
    bufp->fullCData(oldp+1571,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__data),8);
    bufp->fullSData(oldp+1572,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__crcOut),16);
    bufp->fullSData(oldp+1573,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__crcIn),16);
    bufp->fullCData(oldp+1574,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__data),8);
    bufp->fullSData(oldp+1575,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__crcOut),16);
    bufp->fullSData(oldp+1576,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__crcIn),16);
    bufp->fullCData(oldp+1577,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__data),8);
    bufp->fullSData(oldp+1578,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__crcOut),16);
    bufp->fullIData(oldp+1579,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__unnamedblk1__DOT__i),32);
    bufp->fullIData(oldp+1580,(vlSymsp->TOP__pcie_phy_pkg.gen3_seed_values[0]),24);
    bufp->fullIData(oldp+1581,(vlSymsp->TOP__pcie_phy_pkg.gen3_seed_values[1]),24);
    bufp->fullIData(oldp+1582,(vlSymsp->TOP__pcie_phy_pkg.gen3_seed_values[2]),24);
    bufp->fullIData(oldp+1583,(vlSymsp->TOP__pcie_phy_pkg.gen3_seed_values[3]),24);
    bufp->fullIData(oldp+1584,(vlSymsp->TOP__pcie_phy_pkg.gen3_seed_values[4]),24);
    bufp->fullIData(oldp+1585,(vlSymsp->TOP__pcie_phy_pkg.gen3_seed_values[5]),24);
    bufp->fullIData(oldp+1586,(vlSymsp->TOP__pcie_phy_pkg.gen3_seed_values[6]),24);
    bufp->fullIData(oldp+1587,(vlSymsp->TOP__pcie_phy_pkg.gen3_seed_values[7]),24);
    bufp->fullWData(oldp+1588,(vlSymsp->TOP__pcie_phy_pkg.GEN3_SDS),128);
    bufp->fullWData(oldp+1592,(vlSymsp->TOP__pcie_phy_pkg.gen_tsos__Vstatic__temp_os),128);
    bufp->fullWData(oldp+1596,(vlSymsp->TOP__pcie_phy_pkg.gen_eq_tsos__Vstatic__temp_os),128);
    bufp->fullWData(oldp+1600,(vlSymsp->TOP__pcie_phy_pkg.gen_idle__Vstatic__temp_os),128);
    bufp->fullIData(oldp+1604,(0x20U),32);
    bufp->fullIData(oldp+1605,(4U),32);
    bufp->fullIData(oldp+1606,(3U),32);
    bufp->fullIData(oldp+1607,(2U),32);
    bufp->fullIData(oldp+1608,(0x100U),32);
    bufp->fullIData(oldp+1609,(0U),32);
    bufp->fullIData(oldp+1610,(8U),32);
    bufp->fullIData(oldp+1611,(1U),32);
    bufp->fullIData(oldp+1612,(3U),32);
    bufp->fullIData(oldp+1613,(0x20U),32);
    bufp->fullIData(oldp+1614,(1U),32);
    bufp->fullIData(oldp+1615,(4U),32);
    bufp->fullIData(oldp+1616,(0U),32);
    bufp->fullIData(oldp+1617,(8U),32);
    bufp->fullIData(oldp+1618,(0xaU),32);
    bufp->fullIData(oldp+1619,(2U),32);
    bufp->fullBit(oldp+1620,(1U));
    bufp->fullBit(oldp+1621,(0U));
    bufp->fullIData(oldp+1622,(0x10U),32);
    bufp->fullIData(oldp+1623,(0xa0U),32);
    bufp->fullIData(oldp+1624,(0x45U),32);
    bufp->fullIData(oldp+1625,(0xcfU),32);
    bufp->fullIData(oldp+1626,(0x300U),32);
    bufp->fullIData(oldp+1627,(0x24U),32);
    bufp->fullIData(oldp+1628,(0x25U),32);
    bufp->fullIData(oldp+1629,(0x28U),32);
    bufp->fullIData(oldp+1630,(0x64U),32);
    bufp->fullIData(oldp+1631,(0xaU),32);
    bufp->fullIData(oldp+1632,(0x7d0U),32);
    bufp->fullIData(oldp+1633,(0x105U),32);
    bufp->fullIData(oldp+1634,(0x30fU),32);
    bufp->fullIData(oldp+1635,(9U),32);
    bufp->fullIData(oldp+1636,(0xaa0U),32);
    bufp->fullIData(oldp+1637,(0x44U),32);
    bufp->fullIData(oldp+1638,(0x46U),32);
    bufp->fullIData(oldp+1639,(0xcU),32);
    bufp->fullIData(oldp+1640,(6U),32);
    bufp->fullCData(oldp+1641,(0xd0U),8);
    bufp->fullCData(oldp+1642,(8U),8);
    bufp->fullIData(oldp+1643,(0x200U),32);
    bufp->fullIData(oldp+1644,(0x80U),32);
    bufp->fullIData(oldp+1645,(0x3e7U),32);
    bufp->fullIData(oldp+1646,(0x5dcU),32);
    bufp->fullIData(oldp+1647,(0x40U),32);
}
