// Seed: 2064180509
program module_0 ();
  assign module_2.type_21 = 0;
  assign module_1.type_2  = 0;
endmodule
module module_1 (
    output logic id_0,
    input  uwire id_1,
    output wor   id_2
);
  final id_0 <= -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0,
    input wand id_1,
    input wand id_2,
    input wand id_3,
    input wire id_4,
    output wor id_5,
    input supply0 id_6,
    output tri1 id_7,
    output tri1 id_8,
    input wor id_9,
    input supply0 id_10,
    input supply0 id_11,
    input supply0 id_12,
    input wor id_13
);
  wire id_15;
  assign id_7 = id_9 + -1;
  assign id_7 = id_10;
  assign id_8 = -1;
  wire id_16;
  assign id_8 = -1;
  module_0 modCall_1 ();
endmodule
