\hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable}{}\doxysection{RCCEx Peripheral Clock Sleep Enable Disable}
\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable}\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}


Enables or disables the AHB/\+APB peripheral clock during Low Power (Sleep) mode.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga13e370f94b39c72876a321cdc5b31915}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378f6e2ad9fef59f28db829d2074e796}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+FLITFLPEN}}))
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6f8081c628233d5adef1f81c19eb4d62}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AXI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b844a2264697793856c637cd6931f37}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+AXILPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga94b6e96c9d5058f9bf0e0c1aaf19ab37}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cd1fbd9113809a6a3c904617647219c}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga485ced56558657be69e01a48e5d62f6d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7a4c822fa3073035a04487c4cca320}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM2\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaa68382ab65f37deee2b43712fd819ace}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga777dc76d2a216f8b51b360e8054342e4}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+BKPSRAMLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga50a59244cf0d43211057b36b2138fadc}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga128288d28764549562747b707cd2428e}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DTCMLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga16c048816a705de87bb5fd3ce4003a82}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e2d376f6c7db4266a5b039a3aa6c207}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gabb43476c09deccb66a55a2fbdc2176cd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga934a7c19bd6f6b34941058c5c3552b91}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gac62a3a9510d500e6ed32dc925f7ef028}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9567cabb8058c53bae64ed4b77c05dd}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSULPILPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaff8820b47bd3764e7cded76b9368460b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1076b0644c026ab480efdb6aa8c74fb}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga0e718efc965ab07752cd865c3f33551a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55f6ff35a37c4b9106c9e8aa18ab4545}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gac62505cc695d985fcf18ca1fd2f1a421}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac86ad592684edae0ba2cafd22a4f04d1}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga5f04963ee5709230888d50574008372f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89002894839d323b05c4b3f674b54470}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIODLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga18d20464a11db42973a0cc6df21b0e22}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2980a6e02550369d05e121ff6f16505c}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOELPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gac520a0043affccd819818a11b19523a2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7a50c0506b1014d89224933c6c42e6f}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOFLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gab1d4773e76bae0871b8dace747971fc4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1dc004ecb0a2950100a062cda47586f}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOGLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga3e9419b44e83ed1e6951801c390a69ad}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197be77b89e9eae127a536bd2601ded9}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga303d0d577afc9d9c30883f9559e3ad1b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d927cfb1d110133bd64989b216a375}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOILPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga3d776af7d892a32ea3c68edf7891e4f5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378f6e2ad9fef59f28db829d2074e796}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+FLITFLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga1f10eb651d6a25c8b9182aca04b86eeb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AXI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b844a2264697793856c637cd6931f37}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+AXILPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga725f14ee455c726c2a99be4714180dac}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cd1fbd9113809a6a3c904617647219c}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6313cca024215b6681c273ea588e2ecf}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7a4c822fa3073035a04487c4cca320}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM2\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga4138d3bc751d640d5841655554acb574}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga777dc76d2a216f8b51b360e8054342e4}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+BKPSRAMLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga019f911e3c1d4cd92ad8059a816ddcfb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga128288d28764549562747b707cd2428e}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DTCMLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6af5c50e1a578bcc17c9514c5ab976c9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e2d376f6c7db4266a5b039a3aa6c207}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga340ec5b29760feb901ae6b7ed86c243e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga934a7c19bd6f6b34941058c5c3552b91}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gacf24f1f20b4159bafb67e7d7d3dc0fe0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9567cabb8058c53bae64ed4b77c05dd}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSULPILPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gad6753edbd9047eeac39ae4f234642942}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1076b0644c026ab480efdb6aa8c74fb}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga0a20ad851a2ef9e1ccdbf280dcd1dc44}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55f6ff35a37c4b9106c9e8aa18ab4545}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga293f9870ba631d23f8011bad12420f83}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac86ad592684edae0ba2cafd22a4f04d1}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga8520028c77aa2ecdd497c313665fa381}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89002894839d323b05c4b3f674b54470}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIODLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga2204e5cccaf75bc541f901fd2beb7381}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2980a6e02550369d05e121ff6f16505c}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOELPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga035d018d1c3984de9cc06dcb661fff60}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7a50c0506b1014d89224933c6c42e6f}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOFLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga296c8414e577cab553cc903752315a88}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1dc004ecb0a2950100a062cda47586f}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOGLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga3150a9552cca2ec7e0f00d799fc52adb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197be77b89e9eae127a536bd2601ded9}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga5cbe09217a8512d6a29763cb3e387607}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d927cfb1d110133bd64989b216a375}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOILPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga03ec704e7309312630b3a572fb6f8856}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab54623c517f1450a7fde279c2cae864}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN}}))
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gae85e4ea41a2b365ee27c459ddcb9a3a1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab54623c517f1450a7fde279c2cae864}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga043ce43b32ec91f2b032f746509079cd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0fd858d073b14216ae0d716ba4f1dd3}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+OTGFSLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga4d8498985e2b924e443065da8a2890b2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0fd858d073b14216ae0d716ba4f1dd3}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+OTGFSLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga387cf373f0b77ef8d434a3a6f93bbd11}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1ad4387b2e45aa706f817544721a6e2}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FMCLPEN}}))
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB3 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6b5acf19e24d90165eb5bd6bee84f5be}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1ad4387b2e45aa706f817544721a6e2}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FMCLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaaa7ac6f21ab0318d7fa79968ddfbff78}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+QSPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76aaaa1c617dd27ca243aa76d447d9d1}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+QSPILPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga89f565eece1302ef852333fb1ccf063d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+QSPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76aaaa1c617dd27ca243aa76d447d9d1}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+QSPILPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga975142c90b4e1baf21b361524518235d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f561f8bfc556b52335ec2a32ba81c44}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM2\+LPEN}}))
\begin{DoxyCompactList}\small\item\em Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga2e165dd342f4ab6ea9b2edab08723cf8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9391d99885a0a6fbaf3447117ac0f7aa}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM3\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga7911836a0e66ab2e4719b298f74b783b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f04aff278b72fbf6acbe0ad947b06ae}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM4\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gae99e46f9e40655dc9b5c07b03fdc4a4e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5741a6c45b9de1d0c927beb87f399dd9}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga906c45719dcf2113473f2c3281926368}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga439a5998fd60c3375411c7db2129ac89}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM6\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga2a1c22a18251e0dac7f77ba8398af543}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7867dc2695855fa9084a13d06a4299f}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM7\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gad8b3e0a9f9cb30a02d3c3e5070a9ee29}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b47fde44967a5a600a042398a9cf3c6}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM12\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gae00ec905f6763aaaa93e6ed69afbd48c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9897d5f0033623a05997ca222d3a132b}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM13\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaabdcae7edf493254fee3064775ab5023}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd1af8912fedadb9edead5b31167a310}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM14\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gae4782a5ec14457be65b7329655014ef7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe553b52172fc5c5423f5d5e11a145f0}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+LPTIM1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga8a281ca72aff1c9fa87755c3854cc316}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41dcbf845448cbb1b75c0ad7e83b77cb}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gae6fb9249362d38de5191ea0bf8bb1922}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8acbff235a15b58d1be0f065cdb5472}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI3\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga12132da4a7f5c62f32cd9d91b1c99495}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6055c39af369463e14d6ff2017043671}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga2a18798b0e216c3ccc3caa76e741a689}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae11baa29f4e6d122dabdd54c6b4be052}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART3\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gac2ea0bded521d6ef463f543719ac6bc2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88fe1e9cf93caa4e02de35e92e55834d}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART4\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga81daeac46390e57328957a5b2d020b1b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de908135d9c9e74c598f7bf1e88fb34}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART5\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga894dbeada170b01faef303d35de84917}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33286469d0a9b9fedbc2b60aa6cd7da7}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gac0167c77fa1c00add900bb1cf788e68c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6a53d37df11a56412ae06f73626f637}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga989121c3284e586d4fb14549d15dc0db}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5abf01e4149d71e8427eefcd2e429fe9}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C3\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga60947e98578d8436243e286349cbbd4c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb93b42a94b988f4a03bed9ea78b4519}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+CAN1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gad50feef6d1bdd1d254d96ce2786a502b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf36a11e89644548702385d548f3f9ec4}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+DACLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga619f901afe8c514f0782a0ab22465519}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga880ef558dbbf424fb90c409b04c48226}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART7\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga649a26c04fcad09ba3597c8829f8e9eb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97752f7c9da5bfb81da7f1724b5e3192}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART8\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga65aef0935a6eb3e1ee17e9d19ec6ee8e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f561f8bfc556b52335ec2a32ba81c44}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM2\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaf380a14a537b7a6e1c0e20fea72d65aa}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9391d99885a0a6fbaf3447117ac0f7aa}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM3\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6d1fd6d4f7375b4abf93bd2ec4948d1d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f04aff278b72fbf6acbe0ad947b06ae}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM4\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaac91e3596950c8d33760debce6b0e416}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5741a6c45b9de1d0c927beb87f399dd9}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga3dd5073cae99e103545801e21f6e25fb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga439a5998fd60c3375411c7db2129ac89}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM6\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga65016901a197f433425aca0a206b0c77}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7867dc2695855fa9084a13d06a4299f}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM7\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga505a2a0607d8b7993e365d169aa9b53a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b47fde44967a5a600a042398a9cf3c6}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM12\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga329e7011f85631cd41cfaa2dc7467934}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9897d5f0033623a05997ca222d3a132b}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM13\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga7f7d650bc39949c0612a553fecd46fa7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd1af8912fedadb9edead5b31167a310}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM14\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga5f05fa1cd35c33e8c10ee13eca75e304}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe553b52172fc5c5423f5d5e11a145f0}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+LPTIM1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga4fff9b3416d2940cac20962e6d5655ec}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41dcbf845448cbb1b75c0ad7e83b77cb}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaf53bea66d100b5039d4db0140a9948bf}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8acbff235a15b58d1be0f065cdb5472}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI3\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga3ad038000c76cee2e7ca00d56ba64c17}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6055c39af369463e14d6ff2017043671}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaa395d9d235caf02cac62e5dfb1d0c957}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae11baa29f4e6d122dabdd54c6b4be052}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART3\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gad07183bab161bd0524036c2dcce2ab9c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88fe1e9cf93caa4e02de35e92e55834d}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART4\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6425e05b7e3d30a060b075575740a9bb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de908135d9c9e74c598f7bf1e88fb34}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART5\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gac7dc1c5239cd70bee94eefa3d91cdd7a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33286469d0a9b9fedbc2b60aa6cd7da7}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga46fe2d4331320cfe49b751b5488fc0cd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6a53d37df11a56412ae06f73626f637}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6bd3af59e8a11e3321a41bc29ba51f18}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5abf01e4149d71e8427eefcd2e429fe9}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C3\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaa4222e958047e126f69e2ee362196a16}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb93b42a94b988f4a03bed9ea78b4519}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+CAN1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gab24893ba4a827492272e611d2756d928}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf36a11e89644548702385d548f3f9ec4}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+DACLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaee0e23b484918cc87d4f7f902b737dae}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga880ef558dbbf424fb90c409b04c48226}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART7\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga10a9bf8a3752536b50ebda7a812b63f6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97752f7c9da5bfb81da7f1724b5e3192}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART8\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6ce02f1b2689c664010bebc2363d1db4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82580245686c32761e8354fb174ba5dd}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN}}))
\begin{DoxyCompactList}\small\item\em Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga0b7b3e090b53ddcf951239d450c5d23e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1a808f511ff563f05f32ad3ae6d7c1}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga454514918be60a95069da332eb212712}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b429bc8d52abd1ba3818a82542bb98}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga47fc15bdbf943a0b7164d888f1811184}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b82eb1986da9ed32e6701d01fffe55d}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga37931819af9a7b1a05385e0ae6c984b6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga126a8791f77cecc599e32d2c882a4dab}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gafbb316ea37b8d92f7260c2bba7e47e3a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7d578d9d9a12e3f0b4246e196040c13}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC2\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga0063ad56c493dee710421f620332db05}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12c8300ba9b1ce9b14fc8e0f3ec4c127}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC3\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga864140e8659290a56eea3230bbb2ecc2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a2135f7b49965052891f8b9741512d}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SDMMC1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga41997855b2cc7563c8ed0c9873d32daf}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c6729058e54f4b8f8ae01d5b3586aaa}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaf66efe83b28ede4592f8bc8c4e10b8d3}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3abbbc5e7b28b72c8a9f0a0358d0b13}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga8fb59f888889fc998d1f7e64e370c9d1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b882f3dc2b939a53ed3f4caa537de1}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gac1215603b81a7d52b7225ec8f628e51d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7999e2ebeb1300d0cf6a59ad92c41b6}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM10\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga2d808a429ceb72c79908770e79ff3cfa}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43fcaa4f4d6fb2b590a6ffee31f8c94}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaf0183ac6107344a8dcc43e1ab795644b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga328b8ccda77ab9f0ce965888646df17c}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI5\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaeb86a4570fd6d66626d25d45b7e9d86e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35b57d8d3404e6e7e2beed66a201e8fd}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SAI1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga367f58b538b321e6b931b0157e116873}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37909b8909e53eed6f336545e2b06a7}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SAI2\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga990bf7664ac6c430c239eab292ec7ed5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82580245686c32761e8354fb174ba5dd}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga95ea11d39c41c23f619668ce078d4d8d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1a808f511ff563f05f32ad3ae6d7c1}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga75ec6abe2e15eaa24893a8cc83f4cb50}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b429bc8d52abd1ba3818a82542bb98}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga7df7a1b0a2e5d8b9318cf68de7665b3b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b82eb1986da9ed32e6701d01fffe55d}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga9534ddc24145ef6335d76b35632b7fe2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga126a8791f77cecc599e32d2c882a4dab}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga2ab85836860965c7c7292e9e5f930faf}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7d578d9d9a12e3f0b4246e196040c13}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC2\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga05450a8b04c1d2cdd122af78eeaad99a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12c8300ba9b1ce9b14fc8e0f3ec4c127}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC3\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gabe72608d1927f58cffdec6c56c51f002}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a2135f7b49965052891f8b9741512d}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SDMMC1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga2abe90eeb15890f45e28e8926bf70838}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c6729058e54f4b8f8ae01d5b3586aaa}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6953cffe3f6f2c92414df6c3ff07bb95}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3abbbc5e7b28b72c8a9f0a0358d0b13}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga531cefe824de1fa7461b34030d30d75f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b882f3dc2b939a53ed3f4caa537de1}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga884747bf8ec12a16a37c512c6979fb4d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7999e2ebeb1300d0cf6a59ad92c41b6}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM10\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaf9c48fd8cd99db0e44d5427afe10c383}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43fcaa4f4d6fb2b590a6ffee31f8c94}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga282b97b01275b2926059e1a9469c3aef}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga328b8ccda77ab9f0ce965888646df17c}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI5\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga443ab84b0451a65d63416c0b8750a238}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35b57d8d3404e6e7e2beed66a201e8fd}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SAI1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga5e39d751b1846122c50ff1058f93737c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37909b8909e53eed6f336545e2b06a7}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SAI2\+LPEN}}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Enables or disables the AHB/\+APB peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga9534ddc24145ef6335d76b35632b7fe2}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga9534ddc24145ef6335d76b35632b7fe2}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_ADC1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_ADC1\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_ADC1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_ADC1\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC1\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_ADC1\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga126a8791f77cecc599e32d2c882a4dab}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02183}{2183}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga37931819af9a7b1a05385e0ae6c984b6}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga37931819af9a7b1a05385e0ae6c984b6}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_ADC1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_ADC1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_ADC1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_ADC1\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC1\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_ADC1\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga126a8791f77cecc599e32d2c882a4dab}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02163}{2163}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga2ab85836860965c7c7292e9e5f930faf}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga2ab85836860965c7c7292e9e5f930faf}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7d578d9d9a12e3f0b4246e196040c13}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC2\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02184}{2184}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gafbb316ea37b8d92f7260c2bba7e47e3a}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gafbb316ea37b8d92f7260c2bba7e47e3a}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7d578d9d9a12e3f0b4246e196040c13}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC2\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02164}{2164}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga05450a8b04c1d2cdd122af78eeaad99a}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga05450a8b04c1d2cdd122af78eeaad99a}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12c8300ba9b1ce9b14fc8e0f3ec4c127}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC3\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02185}{2185}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga0063ad56c493dee710421f620332db05}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga0063ad56c493dee710421f620332db05}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12c8300ba9b1ce9b14fc8e0f3ec4c127}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC3\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02165}{2165}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga1f10eb651d6a25c8b9182aca04b86eeb}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga1f10eb651d6a25c8b9182aca04b86eeb}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_AXI\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_AXI\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_AXI\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_AXI\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_AXI\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_AXI\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AXI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b844a2264697793856c637cd6931f37}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+AXILPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01984}{1984}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6f8081c628233d5adef1f81c19eb4d62}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6f8081c628233d5adef1f81c19eb4d62}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_AXI\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_AXI\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_AXI\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_AXI\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_AXI\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_AXI\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AXI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b844a2264697793856c637cd6931f37}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+AXILPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01965}{1965}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga4138d3bc751d640d5841655554acb574}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga4138d3bc751d640d5841655554acb574}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga777dc76d2a216f8b51b360e8054342e4}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+BKPSRAMLPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01987}{1987}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaa68382ab65f37deee2b43712fd819ace}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaa68382ab65f37deee2b43712fd819ace}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga777dc76d2a216f8b51b360e8054342e4}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+BKPSRAMLPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01968}{1968}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaa4222e958047e126f69e2ee362196a16}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaa4222e958047e126f69e2ee362196a16}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb93b42a94b988f4a03bed9ea78b4519}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+CAN1\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02126}{2126}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga60947e98578d8436243e286349cbbd4c}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga60947e98578d8436243e286349cbbd4c}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb93b42a94b988f4a03bed9ea78b4519}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+CAN1\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02099}{2099}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gab24893ba4a827492272e611d2756d928}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gab24893ba4a827492272e611d2756d928}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf36a11e89644548702385d548f3f9ec4}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+DACLPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02127}{2127}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gad50feef6d1bdd1d254d96ce2786a502b}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gad50feef6d1bdd1d254d96ce2786a502b}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf36a11e89644548702385d548f3f9ec4}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+DACLPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02100}{2100}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6af5c50e1a578bcc17c9514c5ab976c9}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6af5c50e1a578bcc17c9514c5ab976c9}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e2d376f6c7db4266a5b039a3aa6c207}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01989}{1989}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga16c048816a705de87bb5fd3ce4003a82}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga16c048816a705de87bb5fd3ce4003a82}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e2d376f6c7db4266a5b039a3aa6c207}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01970}{1970}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga019f911e3c1d4cd92ad8059a816ddcfb}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga019f911e3c1d4cd92ad8059a816ddcfb}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_DTCM\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_DTCM\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_DTCM\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_DTCM\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DTCM\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_DTCM\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga128288d28764549562747b707cd2428e}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DTCMLPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01988}{1988}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga50a59244cf0d43211057b36b2138fadc}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga50a59244cf0d43211057b36b2138fadc}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_DTCM\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_DTCM\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_DTCM\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_DTCM\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DTCM\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_DTCM\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga128288d28764549562747b707cd2428e}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DTCMLPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01969}{1969}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga3d776af7d892a32ea3c68edf7891e4f5}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga3d776af7d892a32ea3c68edf7891e4f5}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378f6e2ad9fef59f28db829d2074e796}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+FLITFLPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01983}{1983}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga13e370f94b39c72876a321cdc5b31915}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga13e370f94b39c72876a321cdc5b31915}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378f6e2ad9fef59f28db829d2074e796}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+FLITFLPEN}}))}



Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode. 



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01964}{1964}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6b5acf19e24d90165eb5bd6bee84f5be}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6b5acf19e24d90165eb5bd6bee84f5be}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1ad4387b2e45aa706f817544721a6e2}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FMCLPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02066}{2066}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga387cf373f0b77ef8d434a3a6f93bbd11}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga387cf373f0b77ef8d434a3a6f93bbd11}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1ad4387b2e45aa706f817544721a6e2}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FMCLPEN}}))}



Enable or disable the AHB3 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02065}{2065}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gad6753edbd9047eeac39ae4f234642942}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gad6753edbd9047eeac39ae4f234642942}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1076b0644c026ab480efdb6aa8c74fb}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01992}{1992}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaff8820b47bd3764e7cded76b9368460b}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaff8820b47bd3764e7cded76b9368460b}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1076b0644c026ab480efdb6aa8c74fb}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01973}{1973}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga0a20ad851a2ef9e1ccdbf280dcd1dc44}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga0a20ad851a2ef9e1ccdbf280dcd1dc44}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55f6ff35a37c4b9106c9e8aa18ab4545}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01993}{1993}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga0e718efc965ab07752cd865c3f33551a}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga0e718efc965ab07752cd865c3f33551a}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55f6ff35a37c4b9106c9e8aa18ab4545}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01974}{1974}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga293f9870ba631d23f8011bad12420f83}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga293f9870ba631d23f8011bad12420f83}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac86ad592684edae0ba2cafd22a4f04d1}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01994}{1994}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gac62505cc695d985fcf18ca1fd2f1a421}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gac62505cc695d985fcf18ca1fd2f1a421}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac86ad592684edae0ba2cafd22a4f04d1}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01975}{1975}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga8520028c77aa2ecdd497c313665fa381}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga8520028c77aa2ecdd497c313665fa381}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89002894839d323b05c4b3f674b54470}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIODLPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01995}{1995}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga5f04963ee5709230888d50574008372f}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga5f04963ee5709230888d50574008372f}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89002894839d323b05c4b3f674b54470}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIODLPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01976}{1976}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga2204e5cccaf75bc541f901fd2beb7381}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga2204e5cccaf75bc541f901fd2beb7381}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2980a6e02550369d05e121ff6f16505c}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOELPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01996}{1996}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga18d20464a11db42973a0cc6df21b0e22}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga18d20464a11db42973a0cc6df21b0e22}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2980a6e02550369d05e121ff6f16505c}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOELPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01977}{1977}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga035d018d1c3984de9cc06dcb661fff60}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga035d018d1c3984de9cc06dcb661fff60}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7a50c0506b1014d89224933c6c42e6f}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOFLPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01997}{1997}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gac520a0043affccd819818a11b19523a2}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gac520a0043affccd819818a11b19523a2}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7a50c0506b1014d89224933c6c42e6f}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOFLPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01978}{1978}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga296c8414e577cab553cc903752315a88}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga296c8414e577cab553cc903752315a88}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1dc004ecb0a2950100a062cda47586f}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOGLPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01998}{1998}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gab1d4773e76bae0871b8dace747971fc4}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gab1d4773e76bae0871b8dace747971fc4}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1dc004ecb0a2950100a062cda47586f}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOGLPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01979}{1979}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga3150a9552cca2ec7e0f00d799fc52adb}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga3150a9552cca2ec7e0f00d799fc52adb}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOH\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOH\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOH\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOH\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOH\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_GPIOH\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197be77b89e9eae127a536bd2601ded9}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01999}{1999}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga3e9419b44e83ed1e6951801c390a69ad}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga3e9419b44e83ed1e6951801c390a69ad}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOH\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOH\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOH\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOH\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOH\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_GPIOH\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197be77b89e9eae127a536bd2601ded9}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01980}{1980}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga5cbe09217a8512d6a29763cb3e387607}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga5cbe09217a8512d6a29763cb3e387607}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d927cfb1d110133bd64989b216a375}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOILPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02000}{2000}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga303d0d577afc9d9c30883f9559e3ad1b}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga303d0d577afc9d9c30883f9559e3ad1b}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d927cfb1d110133bd64989b216a375}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOILPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01981}{1981}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gac7dc1c5239cd70bee94eefa3d91cdd7a}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gac7dc1c5239cd70bee94eefa3d91cdd7a}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33286469d0a9b9fedbc2b60aa6cd7da7}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02123}{2123}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga894dbeada170b01faef303d35de84917}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga894dbeada170b01faef303d35de84917}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33286469d0a9b9fedbc2b60aa6cd7da7}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02096}{2096}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga46fe2d4331320cfe49b751b5488fc0cd}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga46fe2d4331320cfe49b751b5488fc0cd}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6a53d37df11a56412ae06f73626f637}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02124}{2124}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gac0167c77fa1c00add900bb1cf788e68c}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gac0167c77fa1c00add900bb1cf788e68c}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6a53d37df11a56412ae06f73626f637}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02097}{2097}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6bd3af59e8a11e3321a41bc29ba51f18}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6bd3af59e8a11e3321a41bc29ba51f18}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5abf01e4149d71e8427eefcd2e429fe9}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C3\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02125}{2125}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga989121c3284e586d4fb14549d15dc0db}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga989121c3284e586d4fb14549d15dc0db}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5abf01e4149d71e8427eefcd2e429fe9}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C3\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02098}{2098}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga5f05fa1cd35c33e8c10ee13eca75e304}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga5f05fa1cd35c33e8c10ee13eca75e304}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe553b52172fc5c5423f5d5e11a145f0}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+LPTIM1\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02113}{2113}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gae4782a5ec14457be65b7329655014ef7}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gae4782a5ec14457be65b7329655014ef7}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe553b52172fc5c5423f5d5e11a145f0}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+LPTIM1\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02086}{2086}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga89f565eece1302ef852333fb1ccf063d}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga89f565eece1302ef852333fb1ccf063d}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+QSPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76aaaa1c617dd27ca243aa76d447d9d1}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+QSPILPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02069}{2069}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaaa7ac6f21ab0318d7fa79968ddfbff78}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaaa7ac6f21ab0318d7fa79968ddfbff78}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+QSPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76aaaa1c617dd27ca243aa76d447d9d1}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+QSPILPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02068}{2068}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gae85e4ea41a2b365ee27c459ddcb9a3a1}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gae85e4ea41a2b365ee27c459ddcb9a3a1}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab54623c517f1450a7fde279c2cae864}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02041}{2041}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga03ec704e7309312630b3a572fb6f8856}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga03ec704e7309312630b3a572fb6f8856}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab54623c517f1450a7fde279c2cae864}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN}}))}



Enable or disable the AHB2 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02040}{2040}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga443ab84b0451a65d63416c0b8750a238}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga443ab84b0451a65d63416c0b8750a238}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35b57d8d3404e6e7e2beed66a201e8fd}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SAI1\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02193}{2193}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaeb86a4570fd6d66626d25d45b7e9d86e}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaeb86a4570fd6d66626d25d45b7e9d86e}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35b57d8d3404e6e7e2beed66a201e8fd}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SAI1\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02173}{2173}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga5e39d751b1846122c50ff1058f93737c}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga5e39d751b1846122c50ff1058f93737c}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_SAI2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_SAI2\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_SAI2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_SAI2\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SAI2\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_SAI2\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37909b8909e53eed6f336545e2b06a7}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SAI2\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02194}{2194}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga367f58b538b321e6b931b0157e116873}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga367f58b538b321e6b931b0157e116873}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_SAI2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SAI2\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_SAI2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SAI2\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SAI2\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_SAI2\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37909b8909e53eed6f336545e2b06a7}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SAI2\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02174}{2174}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gabe72608d1927f58cffdec6c56c51f002}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gabe72608d1927f58cffdec6c56c51f002}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_SDMMC1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_SDMMC1\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_SDMMC1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_SDMMC1\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SDMMC1\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_SDMMC1\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a2135f7b49965052891f8b9741512d}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SDMMC1\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02186}{2186}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga864140e8659290a56eea3230bbb2ecc2}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga864140e8659290a56eea3230bbb2ecc2}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_SDMMC1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SDMMC1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_SDMMC1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SDMMC1\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SDMMC1\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_SDMMC1\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a2135f7b49965052891f8b9741512d}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SDMMC1\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02166}{2166}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga2abe90eeb15890f45e28e8926bf70838}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga2abe90eeb15890f45e28e8926bf70838}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c6729058e54f4b8f8ae01d5b3586aaa}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02187}{2187}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga41997855b2cc7563c8ed0c9873d32daf}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga41997855b2cc7563c8ed0c9873d32daf}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c6729058e54f4b8f8ae01d5b3586aaa}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02167}{2167}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga4fff9b3416d2940cac20962e6d5655ec}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga4fff9b3416d2940cac20962e6d5655ec}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41dcbf845448cbb1b75c0ad7e83b77cb}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02117}{2117}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga8a281ca72aff1c9fa87755c3854cc316}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga8a281ca72aff1c9fa87755c3854cc316}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41dcbf845448cbb1b75c0ad7e83b77cb}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02090}{2090}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaf53bea66d100b5039d4db0140a9948bf}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaf53bea66d100b5039d4db0140a9948bf}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8acbff235a15b58d1be0f065cdb5472}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI3\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02118}{2118}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gae6fb9249362d38de5191ea0bf8bb1922}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gae6fb9249362d38de5191ea0bf8bb1922}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8acbff235a15b58d1be0f065cdb5472}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI3\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02091}{2091}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6953cffe3f6f2c92414df6c3ff07bb95}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6953cffe3f6f2c92414df6c3ff07bb95}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3abbbc5e7b28b72c8a9f0a0358d0b13}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02188}{2188}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaf66efe83b28ede4592f8bc8c4e10b8d3}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaf66efe83b28ede4592f8bc8c4e10b8d3}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3abbbc5e7b28b72c8a9f0a0358d0b13}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02168}{2168}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga282b97b01275b2926059e1a9469c3aef}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga282b97b01275b2926059e1a9469c3aef}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga328b8ccda77ab9f0ce965888646df17c}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI5\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02192}{2192}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaf0183ac6107344a8dcc43e1ab795644b}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaf0183ac6107344a8dcc43e1ab795644b}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga328b8ccda77ab9f0ce965888646df17c}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI5\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02172}{2172}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga725f14ee455c726c2a99be4714180dac}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga725f14ee455c726c2a99be4714180dac}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cd1fbd9113809a6a3c904617647219c}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM1\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01985}{1985}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga94b6e96c9d5058f9bf0e0c1aaf19ab37}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga94b6e96c9d5058f9bf0e0c1aaf19ab37}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cd1fbd9113809a6a3c904617647219c}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM1\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01966}{1966}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6313cca024215b6681c273ea588e2ecf}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6313cca024215b6681c273ea588e2ecf}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7a4c822fa3073035a04487c4cca320}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM2\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01986}{1986}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga485ced56558657be69e01a48e5d62f6d}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga485ced56558657be69e01a48e5d62f6d}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7a4c822fa3073035a04487c4cca320}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM2\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01967}{1967}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga884747bf8ec12a16a37c512c6979fb4d}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga884747bf8ec12a16a37c512c6979fb4d}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7999e2ebeb1300d0cf6a59ad92c41b6}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM10\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02190}{2190}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gac1215603b81a7d52b7225ec8f628e51d}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gac1215603b81a7d52b7225ec8f628e51d}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7999e2ebeb1300d0cf6a59ad92c41b6}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM10\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02170}{2170}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaf9c48fd8cd99db0e44d5427afe10c383}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaf9c48fd8cd99db0e44d5427afe10c383}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_TIM11\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM11\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM11\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM11\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM11\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_TIM11\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43fcaa4f4d6fb2b590a6ffee31f8c94}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02191}{2191}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga2d808a429ceb72c79908770e79ff3cfa}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga2d808a429ceb72c79908770e79ff3cfa}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_TIM11\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM11\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM11\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM11\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM11\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_TIM11\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43fcaa4f4d6fb2b590a6ffee31f8c94}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02171}{2171}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga505a2a0607d8b7993e365d169aa9b53a}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga505a2a0607d8b7993e365d169aa9b53a}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b47fde44967a5a600a042398a9cf3c6}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM12\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02110}{2110}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gad8b3e0a9f9cb30a02d3c3e5070a9ee29}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gad8b3e0a9f9cb30a02d3c3e5070a9ee29}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b47fde44967a5a600a042398a9cf3c6}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM12\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02083}{2083}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga329e7011f85631cd41cfaa2dc7467934}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga329e7011f85631cd41cfaa2dc7467934}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9897d5f0033623a05997ca222d3a132b}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM13\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02111}{2111}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gae00ec905f6763aaaa93e6ed69afbd48c}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gae00ec905f6763aaaa93e6ed69afbd48c}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9897d5f0033623a05997ca222d3a132b}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM13\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02084}{2084}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga7f7d650bc39949c0612a553fecd46fa7}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga7f7d650bc39949c0612a553fecd46fa7}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd1af8912fedadb9edead5b31167a310}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM14\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02112}{2112}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaabdcae7edf493254fee3064775ab5023}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaabdcae7edf493254fee3064775ab5023}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd1af8912fedadb9edead5b31167a310}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM14\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02085}{2085}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga990bf7664ac6c430c239eab292ec7ed5}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga990bf7664ac6c430c239eab292ec7ed5}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82580245686c32761e8354fb174ba5dd}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02179}{2179}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6ce02f1b2689c664010bebc2363d1db4}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6ce02f1b2689c664010bebc2363d1db4}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82580245686c32761e8354fb174ba5dd}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN}}))}



Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02159}{2159}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga65aef0935a6eb3e1ee17e9d19ec6ee8e}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga65aef0935a6eb3e1ee17e9d19ec6ee8e}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f561f8bfc556b52335ec2a32ba81c44}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM2\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02104}{2104}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga975142c90b4e1baf21b361524518235d}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga975142c90b4e1baf21b361524518235d}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f561f8bfc556b52335ec2a32ba81c44}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM2\+LPEN}}))}



Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02077}{2077}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaf380a14a537b7a6e1c0e20fea72d65aa}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaf380a14a537b7a6e1c0e20fea72d65aa}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9391d99885a0a6fbaf3447117ac0f7aa}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM3\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02105}{2105}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga2e165dd342f4ab6ea9b2edab08723cf8}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga2e165dd342f4ab6ea9b2edab08723cf8}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9391d99885a0a6fbaf3447117ac0f7aa}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM3\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02078}{2078}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6d1fd6d4f7375b4abf93bd2ec4948d1d}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6d1fd6d4f7375b4abf93bd2ec4948d1d}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f04aff278b72fbf6acbe0ad947b06ae}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM4\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02106}{2106}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga7911836a0e66ab2e4719b298f74b783b}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga7911836a0e66ab2e4719b298f74b783b}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f04aff278b72fbf6acbe0ad947b06ae}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM4\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02079}{2079}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaac91e3596950c8d33760debce6b0e416}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaac91e3596950c8d33760debce6b0e416}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5741a6c45b9de1d0c927beb87f399dd9}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02107}{2107}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gae99e46f9e40655dc9b5c07b03fdc4a4e}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gae99e46f9e40655dc9b5c07b03fdc4a4e}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5741a6c45b9de1d0c927beb87f399dd9}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02080}{2080}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga3dd5073cae99e103545801e21f6e25fb}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga3dd5073cae99e103545801e21f6e25fb}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga439a5998fd60c3375411c7db2129ac89}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM6\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02108}{2108}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga906c45719dcf2113473f2c3281926368}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga906c45719dcf2113473f2c3281926368}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga439a5998fd60c3375411c7db2129ac89}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM6\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02081}{2081}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga65016901a197f433425aca0a206b0c77}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga65016901a197f433425aca0a206b0c77}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7867dc2695855fa9084a13d06a4299f}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM7\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02109}{2109}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga2a1c22a18251e0dac7f77ba8398af543}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga2a1c22a18251e0dac7f77ba8398af543}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7867dc2695855fa9084a13d06a4299f}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM7\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02082}{2082}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga95ea11d39c41c23f619668ce078d4d8d}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga95ea11d39c41c23f619668ce078d4d8d}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1a808f511ff563f05f32ad3ae6d7c1}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02180}{2180}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga0b7b3e090b53ddcf951239d450c5d23e}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga0b7b3e090b53ddcf951239d450c5d23e}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1a808f511ff563f05f32ad3ae6d7c1}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02160}{2160}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga531cefe824de1fa7461b34030d30d75f}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga531cefe824de1fa7461b34030d30d75f}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_TIM9\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM9\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM9\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM9\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM9\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_TIM9\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b882f3dc2b939a53ed3f4caa537de1}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02189}{2189}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga8fb59f888889fc998d1f7e64e370c9d1}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga8fb59f888889fc998d1f7e64e370c9d1}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_TIM9\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM9\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM9\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM9\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM9\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_TIM9\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b882f3dc2b939a53ed3f4caa537de1}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02169}{2169}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gad07183bab161bd0524036c2dcce2ab9c}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gad07183bab161bd0524036c2dcce2ab9c}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88fe1e9cf93caa4e02de35e92e55834d}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART4\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02121}{2121}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gac2ea0bded521d6ef463f543719ac6bc2}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gac2ea0bded521d6ef463f543719ac6bc2}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88fe1e9cf93caa4e02de35e92e55834d}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART4\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02094}{2094}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6425e05b7e3d30a060b075575740a9bb}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6425e05b7e3d30a060b075575740a9bb}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de908135d9c9e74c598f7bf1e88fb34}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART5\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02122}{2122}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga81daeac46390e57328957a5b2d020b1b}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga81daeac46390e57328957a5b2d020b1b}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de908135d9c9e74c598f7bf1e88fb34}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART5\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02095}{2095}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaee0e23b484918cc87d4f7f902b737dae}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaee0e23b484918cc87d4f7f902b737dae}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_UART7\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_UART7\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_UART7\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_UART7\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART7\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_UART7\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga880ef558dbbf424fb90c409b04c48226}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART7\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02128}{2128}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga619f901afe8c514f0782a0ab22465519}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga619f901afe8c514f0782a0ab22465519}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_UART7\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_UART7\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_UART7\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_UART7\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART7\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_UART7\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga880ef558dbbf424fb90c409b04c48226}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART7\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02101}{2101}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga10a9bf8a3752536b50ebda7a812b63f6}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga10a9bf8a3752536b50ebda7a812b63f6}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_UART8\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_UART8\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_UART8\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_UART8\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART8\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_UART8\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97752f7c9da5bfb81da7f1724b5e3192}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART8\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02129}{2129}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga649a26c04fcad09ba3597c8829f8e9eb}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga649a26c04fcad09ba3597c8829f8e9eb}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_UART8\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_UART8\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_UART8\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_UART8\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART8\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_UART8\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97752f7c9da5bfb81da7f1724b5e3192}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART8\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02102}{2102}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga75ec6abe2e15eaa24893a8cc83f4cb50}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga75ec6abe2e15eaa24893a8cc83f4cb50}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b429bc8d52abd1ba3818a82542bb98}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02181}{2181}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga454514918be60a95069da332eb212712}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga454514918be60a95069da332eb212712}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b429bc8d52abd1ba3818a82542bb98}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02161}{2161}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga3ad038000c76cee2e7ca00d56ba64c17}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga3ad038000c76cee2e7ca00d56ba64c17}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6055c39af369463e14d6ff2017043671}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02119}{2119}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga12132da4a7f5c62f32cd9d91b1c99495}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga12132da4a7f5c62f32cd9d91b1c99495}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6055c39af369463e14d6ff2017043671}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02092}{2092}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaa395d9d235caf02cac62e5dfb1d0c957}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaa395d9d235caf02cac62e5dfb1d0c957}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae11baa29f4e6d122dabdd54c6b4be052}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART3\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02120}{2120}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga2a18798b0e216c3ccc3caa76e741a689}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga2a18798b0e216c3ccc3caa76e741a689}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae11baa29f4e6d122dabdd54c6b4be052}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART3\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02093}{2093}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga7df7a1b0a2e5d8b9318cf68de7665b3b}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga7df7a1b0a2e5d8b9318cf68de7665b3b}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b82eb1986da9ed32e6701d01fffe55d}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02182}{2182}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga47fc15bdbf943a0b7164d888f1811184}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga47fc15bdbf943a0b7164d888f1811184}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b82eb1986da9ed32e6701d01fffe55d}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02162}{2162}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga4d8498985e2b924e443065da8a2890b2}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga4d8498985e2b924e443065da8a2890b2}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0fd858d073b14216ae0d716ba4f1dd3}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+OTGFSLPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02044}{2044}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga043ce43b32ec91f2b032f746509079cd}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga043ce43b32ec91f2b032f746509079cd}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0fd858d073b14216ae0d716ba4f1dd3}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+OTGFSLPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02043}{2043}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga340ec5b29760feb901ae6b7ed86c243e}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga340ec5b29760feb901ae6b7ed86c243e}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga934a7c19bd6f6b34941058c5c3552b91}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSLPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01990}{1990}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gabb43476c09deccb66a55a2fbdc2176cd}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gabb43476c09deccb66a55a2fbdc2176cd}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga934a7c19bd6f6b34941058c5c3552b91}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSLPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01971}{1971}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gacf24f1f20b4159bafb67e7d7d3dc0fe0}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gacf24f1f20b4159bafb67e7d7d3dc0fe0}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_DISABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9567cabb8058c53bae64ed4b77c05dd}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSULPILPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01991}{1991}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gac62a3a9510d500e6ed32dc925f7ef028}\label{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gac62a3a9510d500e6ed32dc925f7ef028}} 
\index{RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_ENABLE}!RCCEx Peripheral Clock Sleep Enable Disable@{RCCEx Peripheral Clock Sleep Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9567cabb8058c53bae64ed4b77c05dd}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSULPILPEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l01972}{1972}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

