{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694038548708 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694038548708 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep  6 16:15:48 2023 " "Processing started: Wed Sep  6 16:15:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694038548708 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694038548708 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off corri -c corri " "Command: quartus_map --read_settings_files=on --write_settings_files=off corri -c corri" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694038548709 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694038548824 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694038548824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corri.vhd 2 1 " "Found 2 design units, including 1 entities, in source file corri.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 corri-Behavioral " "Found design unit 1: corri-Behavioral" {  } { { "corri.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_2/corri/corri.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694038554205 ""} { "Info" "ISGN_ENTITY_NAME" "1 corri " "Found entity 1: corri" {  } { { "corri.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_2/corri/corri.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694038554205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694038554205 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "corri " "Elaborating entity \"corri\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694038554230 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "display5 0 corri.vhd(10) " "Net \"display5\" at corri.vhd(10) has no driver or initial value, using a default initial value '0'" {  } { { "corri.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_2/corri/corri.vhd" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1694038554231 "|corri"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display5\[0\] GND " "Pin \"display5\[0\]\" is stuck at GND" {  } { { "corri.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_2/corri/corri.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694038554428 "|corri|display5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display5\[1\] GND " "Pin \"display5\[1\]\" is stuck at GND" {  } { { "corri.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_2/corri/corri.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694038554428 "|corri|display5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display5\[2\] GND " "Pin \"display5\[2\]\" is stuck at GND" {  } { { "corri.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_2/corri/corri.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694038554428 "|corri|display5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display5\[3\] GND " "Pin \"display5\[3\]\" is stuck at GND" {  } { { "corri.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_2/corri/corri.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694038554428 "|corri|display5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display5\[4\] GND " "Pin \"display5\[4\]\" is stuck at GND" {  } { { "corri.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_2/corri/corri.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694038554428 "|corri|display5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display5\[5\] GND " "Pin \"display5\[5\]\" is stuck at GND" {  } { { "corri.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_2/corri/corri.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694038554428 "|corri|display5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display5\[6\] GND " "Pin \"display5\[6\]\" is stuck at GND" {  } { { "corri.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_2/corri/corri.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694038554428 "|corri|display5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display6\[0\] GND " "Pin \"display6\[0\]\" is stuck at GND" {  } { { "corri.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_2/corri/corri.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694038554428 "|corri|display6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display6\[1\] GND " "Pin \"display6\[1\]\" is stuck at GND" {  } { { "corri.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_2/corri/corri.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694038554428 "|corri|display6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display6\[2\] GND " "Pin \"display6\[2\]\" is stuck at GND" {  } { { "corri.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_2/corri/corri.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694038554428 "|corri|display6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display6\[3\] GND " "Pin \"display6\[3\]\" is stuck at GND" {  } { { "corri.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_2/corri/corri.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694038554428 "|corri|display6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display6\[4\] GND " "Pin \"display6\[4\]\" is stuck at GND" {  } { { "corri.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_2/corri/corri.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694038554428 "|corri|display6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display6\[5\] GND " "Pin \"display6\[5\]\" is stuck at GND" {  } { { "corri.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_2/corri/corri.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694038554428 "|corri|display6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display6\[6\] GND " "Pin \"display6\[6\]\" is stuck at GND" {  } { { "corri.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_2/corri/corri.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694038554428 "|corri|display6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display7\[0\] GND " "Pin \"display7\[0\]\" is stuck at GND" {  } { { "corri.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_2/corri/corri.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694038554428 "|corri|display7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display7\[1\] GND " "Pin \"display7\[1\]\" is stuck at GND" {  } { { "corri.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_2/corri/corri.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694038554428 "|corri|display7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display7\[2\] GND " "Pin \"display7\[2\]\" is stuck at GND" {  } { { "corri.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_2/corri/corri.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694038554428 "|corri|display7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display7\[3\] GND " "Pin \"display7\[3\]\" is stuck at GND" {  } { { "corri.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_2/corri/corri.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694038554428 "|corri|display7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display7\[4\] GND " "Pin \"display7\[4\]\" is stuck at GND" {  } { { "corri.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_2/corri/corri.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694038554428 "|corri|display7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display7\[5\] GND " "Pin \"display7\[5\]\" is stuck at GND" {  } { { "corri.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_2/corri/corri.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694038554428 "|corri|display7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display7\[6\] GND " "Pin \"display7\[6\]\" is stuck at GND" {  } { { "corri.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_2/corri/corri.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694038554428 "|corri|display7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display8\[0\] GND " "Pin \"display8\[0\]\" is stuck at GND" {  } { { "corri.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_2/corri/corri.vhd" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694038554428 "|corri|display8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display8\[1\] GND " "Pin \"display8\[1\]\" is stuck at GND" {  } { { "corri.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_2/corri/corri.vhd" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694038554428 "|corri|display8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display8\[2\] GND " "Pin \"display8\[2\]\" is stuck at GND" {  } { { "corri.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_2/corri/corri.vhd" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694038554428 "|corri|display8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display8\[3\] GND " "Pin \"display8\[3\]\" is stuck at GND" {  } { { "corri.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_2/corri/corri.vhd" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694038554428 "|corri|display8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display8\[4\] GND " "Pin \"display8\[4\]\" is stuck at GND" {  } { { "corri.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_2/corri/corri.vhd" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694038554428 "|corri|display8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display8\[5\] GND " "Pin \"display8\[5\]\" is stuck at GND" {  } { { "corri.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_2/corri/corri.vhd" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694038554428 "|corri|display8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display8\[6\] GND " "Pin \"display8\[6\]\" is stuck at GND" {  } { { "corri.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_2/corri/corri.vhd" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694038554428 "|corri|display8[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1694038554428 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1694038554459 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1694038554647 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694038554647 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "134 " "Implemented 134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694038554677 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694038554677 ""} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Implemented 77 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694038554677 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694038554677 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "444 " "Peak virtual memory: 444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694038554680 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep  6 16:15:54 2023 " "Processing ended: Wed Sep  6 16:15:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694038554680 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694038554680 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694038554680 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694038554680 ""}
