Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Oct 21 09:29:49 2025
| Host         : ZA-WASADIE1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file adc_tech_wrapper_control_sets_placed.rpt
| Design       : adc_tech_wrapper
| Device       : xczu7ev
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   480 |
|    Minimum number of control sets                        |   480 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   589 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   480 |
| >= 0 to < 4        |   112 |
| >= 4 to < 6        |    69 |
| >= 6 to < 8        |    17 |
| >= 8 to < 10       |    52 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     1 |
| >= 16              |   218 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1396 |          383 |
| No           | No                    | Yes                    |             252 |           75 |
| No           | Yes                   | No                     |             979 |          301 |
| Yes          | No                    | No                     |            2341 |          469 |
| Yes          | No                    | Yes                    |             341 |           83 |
| Yes          | Yes                   | No                     |            1874 |          434 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                       Clock Signal                       |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                        |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/bram_tester/bram_test_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                  | adc_tech_i/dac_calibration/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                  |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                   | adc_tech_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                    |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                   | adc_tech_i/dac_calibration/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                1 |              1 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/bram_tester/bram_test_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                           | adc_tech_i/i2c_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                         | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                         | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg_n_0_[0]                                                                                                                    |                2 |              2 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/bram_tester/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_NARROW_CNT.narrow_addr_int[1]_i_1_n_0                                                                                                             | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                         | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                2 |              2 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/bram_tester/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/FSM_sequential_arb_sm_cs[1]_i_1_n_0                                                                                                          | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                         | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                2 |              2 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_mmu/inst/decerr_slave_inst/E[0]                                                                                                                                                                   | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                       |                2 |              2 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                    | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1_n_0                                                                                            |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg_n_0_[0]                                                                                                                    |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/bram_tester/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                 | adc_tech_i/bram_tester/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2]                                                   |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/i2c_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                | adc_tech_i/i2c_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/cmd_decode_rd_channel/state[1]_i_1_n_0                                                                                                                                                   | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                             |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/axi_bridge_u/write_axi_full_u/axi_wr_resp0                                                                                                                                                                 | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/bram_tester/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                                      | adc_tech_i/bram_tester/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_i_1_n_0                                                                                               |                1 |              2 |         2.00 |
| ~adc_tech_i/i2c_master_0/U0/ctrl_clk_BUFGCE              | adc_tech_i/i2c_master_0/U0/sda_r6_out                                                                                                                                                                                                                    | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              2 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_calibration/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                         | adc_tech_i/dac_calibration/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                  |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_calibration/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                            | adc_tech_i/dac_calibration/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rst_xsdbfifo_reg10                                                                                                                                |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_calibration/dac_bram/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_NARROW_CNT.narrow_addr_int[1]_i_1_n_0                                                                                                                | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_calibration/dac_cal/U0/FSM_sequential_dac_state[1]_i_1_n_0                                                                                                                                                                                | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_calibration/dac_bram/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/FSM_sequential_arb_sm_cs[1]_i_1_n_0                                                                                                             | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/cmd_decode_wr_channel/state[1]_i_2_n_0                                                                                                                                                   | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                             |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_calibration/dac_bram/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                    | adc_tech_i/dac_calibration/dac_bram/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0                                                                                |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/cmd_decode_wr_channel/E[0]                                                                                                                                                               | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                             |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/bram_tester/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_addr_int[1]_i_1_n_0                                                                                           | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/bram_tester/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                 | adc_tech_i/bram_tester/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0                                                                             |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_calibration/dac_bram/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                            | adc_tech_i/dac_calibration/dac_bram/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]                                                   |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/FSM_onehot_gen_write.w_state_reg[2][0]                                                                                                                    | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                       |                2 |              2 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/axi_bridge_u/read_axi_full_u/s_rx_fifo_wr_en                                                                                                                                                               | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_calibration/dac_bram/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                                         | adc_tech_i/dac_calibration/dac_bram/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_i_1_n_0                                                                                                  |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_mmu/inst/decerr_slave_inst/E[0]                                                                                                                                                                   | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                       |                2 |              2 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_calibration/dac_bram/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_addr_int[1]_i_1_n_0                                                                                              | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                2 |              2 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_mmu/inst/register_slice_inst/aw.aw_pipe/FSM_onehot_gen_write.w_state_reg[2][0]                                                                                                                    | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                       |                2 |              2 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                         | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                           | adc_tech_i/i2c_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                  | adc_tech_i/i2c_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                1 |              2 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                         | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/bram_tester/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                                                               | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                2 |              3 |         1.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/bram_tester/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_1_n_0                                                                            | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                             | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                         |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_mmu/inst/decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_2_n_0                                                                                                                       | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                       |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_done_state[2]_i_1_n_0                                                                                                                                                                 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                             |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/wr_done_state[2]_i_1_n_0                                                                                                                                                                 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                             |                2 |              3 |         1.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_mmu/inst/decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_2_n_0                                                                                                                       | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                       |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_calibration/dac_bram/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                                                                  | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                2 |              3 |         1.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/bram_tester/bram_writer_0/U0/FSM_onehot_state[2]_i_1_n_0                                                                                                                                                                                      | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_calibration/dac_bram/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                    | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_calibration/dac_bram/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_1_n_0                                                                               | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_calibration/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                          | adc_tech_i/bram_tester/bram_test_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                    |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_calibration/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                          | adc_tech_i/dac_calibration/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en                                                                                                                                             | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/count[2]_i_1_n_0                                                                                                                    |                1 |              3 |         3.00 |
| ~adc_tech_i/i2c_master_0/U0/ctrl_clk_BUFGCE              | adc_tech_i/i2c_master_0/U0/delay_counter[2]_i_1_n_0                                                                                                                                                                                                      | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/bram_tester/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                 | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg_0[0]                                                                                                              |                2 |              3 |         1.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1][0]                                                                                                             |                2 |              3 |         1.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_rden                                                                                                                                            | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/count0                                                                                                                              |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/bram_tester/bram_test_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                  | adc_tech_i/bram_tester/bram_test_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                    |                2 |              3 |         1.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/axi_bridge_u/read_axi_full_u/state_inferred__0/i__n_0                                                                                                                                                      | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                1 |              3 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                    |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_calibration/dac_bram/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[1]                                                                                                                       | adc_tech_i/dac_calibration/dac_bram/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]                                                   |                2 |              4 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                  |                3 |              4 |         1.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_calibration/dac_bram/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                2 |              4 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                  |                4 |              4 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                               |                4 |              4 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                2 |              4 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                       |                4 |              4 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                               |                2 |              4 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                  |                2 |              4 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                  |                3 |              4 |         1.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                               |                3 |              4 |         1.33 |
| ~adc_tech_i/i2c_master_0/U0/ctrl_clk_BUFGCE              | adc_tech_i/i2c_master_0/U0/FSM_sequential_i2c_state[3]_i_1_n_0                                                                                                                                                                                           | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                2 |              4 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                  |                3 |              4 |         1.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                               |                3 |              4 |         1.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                             | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/clear                                                                                                                          |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/bram_tester/bram_test_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                    |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/bram_tester/bram_test_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                    | adc_tech_i/bram_tester/bram_test_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                      |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                    | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                         |                2 |              4 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/i2c_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                         |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                           |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/bram_tester/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                             | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                2 |              4 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[6]_i_1_n_0                                                                                                                           |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_calibration/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                     | adc_tech_i/dac_calibration/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                       |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_calibration/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                   | adc_tech_i/dac_calibration/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                2 |              4 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/dac_calibration/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                  |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_calibration/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                | adc_tech_i/dac_calibration/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                  |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                          | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                             |                4 |              4 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_calibration/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                  | adc_tech_i/dac_calibration/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                    |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/i2c_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                         | adc_tech_i/i2c_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                           |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_calibration/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                           | adc_tech_i/bram_tester/bram_test_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                    |                3 |              4 |         1.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/dac_calibration/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                     |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/i2c_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                       | adc_tech_i/i2c_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                2 |              4 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/axi_bridge_u/read_axi_full_u/E[0]                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                             |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
| ~adc_tech_i/i2c_master_0/U0/ctrl_clk_BUFGCE              | adc_tech_i/i2c_master_0/U0/i2c_shift_counter[3]_i_1_n_0                                                                                                                                                                                                  | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                2 |              4 |         2.00 |
|  adc_tech_i/i2c_master_0/U0/scl_active_reg_0_BUFGCE      | adc_tech_i/i2c_master_0/U0/i2c_shift_read_counter[3]_i_1_n_0                                                                                                                                                                                             | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/axi_bridge_u/write_axi_full_u/axi_wr_done_reg_1[0]                                                                                                                                                         | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/axi_bridge_u/write_axi_full_u/state[3]_i_1_n_0                                                                                                                                                             | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                3 |              4 |         1.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                               |                3 |              4 |         1.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                               |                3 |              4 |         1.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                  |                2 |              4 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                    | adc_tech_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                      |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                         | adc_tech_i/i2c_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                3 |              4 |         1.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                   |                2 |              4 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                           | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                             |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                  | adc_tech_i/bram_tester/bram_test_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                    |                3 |              4 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count[3]_i_1__0_n_0                                                                                                             |                1 |              4 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                               | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              5 |         5.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                               | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                2 |              5 |         2.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                             | adc_tech_i/dac_calibration/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                  |                2 |              5 |         2.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                      | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                2 |              5 |         2.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                               | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                2 |              5 |         2.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                      | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              5 |         5.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                     |                2 |              5 |         2.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                               | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              5 |         5.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                      | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              5 |         5.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                      | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              5 |         5.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                      | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                2 |              5 |         2.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                      | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              5 |         5.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_counter_1                                                                                                                                                                         | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                             |                2 |              5 |         2.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_counter_3                                                                                                                                                                         | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                             |                1 |              5 |         5.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                               | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              5 |         5.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                               | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                1 |              5 |         5.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                3 |              6 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_mmu/inst/register_slice_inst/ar.ar_pipe/s_axi_arvalid_0[0]                                                                                                                                        | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                       |                1 |              6 |         6.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                4 |              6 |         1.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                       | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                         |                1 |              6 |         6.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/s_ready_i_reg_0[0]                                                                                                                                        | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                       |                2 |              6 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                          | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                             |                3 |              6 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                                                                                               | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                       |                2 |              6 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                    | adc_tech_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                    |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                                                                                               | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                       |                2 |              6 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                5 |              6 |         1.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_mmu/inst/register_slice_inst/ar.ar_pipe/s_axi_arvalid_0[0]                                                                                                                                        | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                       |                2 |              6 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                5 |              6 |         1.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_mmu/inst/register_slice_inst/aw.aw_pipe/s_axi_bready_0[0]                                                                                                                                         | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                       |                1 |              6 |         6.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                    | adc_tech_i/dac_calibration/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                2 |              7 |         3.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/bram_tester/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                 | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                2 |              8 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_calibration/dac_bram/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                    | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                2 |              8 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                            | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                       |                2 |              8 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                            | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                       |                2 |              8 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                           | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                         |                3 |              8 |         2.67 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                1 |              8 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                            | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                       |                2 |              8 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                   | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                       |                2 |              8 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                     |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                            | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                       |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                            | adc_tech_i/dac_calibration/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                  |                2 |              8 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                   | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                       |                2 |              8 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                            | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                       |                2 |              8 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                            | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                       |                2 |              8 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                    |                                                                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                    |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                          |                                                                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                      |                                                                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                          |                                                                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                      |                                                                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                      |                                                                                                                                                                                                                                         |                6 |              9 |         1.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                    |                                                                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                      |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                    |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                      |                                                                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                      |                                                                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                      |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                    |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                          |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                      |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                          |                                                                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                          |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                      |                                                                                                                                                                                                                                         |                6 |              9 |         1.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                      |                                                                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                          |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/axi_bridge_u/write_axi_full_u/last_count_1                                                                                                                                                                 | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                3 |              9 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/axi_bridge_u/write_axi_full_u/burst_count_0                                                                                                                                                                | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                2 |              9 |         4.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                      |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                    |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                      |                                                                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_calibration/dac_bram/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                       | adc_tech_i/dac_calibration/dac_bram/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2][0]                                                   |                4 |             10 |         2.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/bram_tester/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/p_0_in_0[0]                                                                                                             | adc_tech_i/bram_tester/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2]                                                   |                4 |             10 |         2.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                       |                9 |             10 |         1.11 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                1 |             10 |        10.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |         3.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                             |                8 |             12 |         1.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/ram_wr_en_0                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/ram_wr_en_1                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |        12.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |        12.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/bram_tester/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                 | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                5 |             13 |         2.60 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/bram_tester/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                 | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                7 |             15 |         2.14 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                                                                              | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                       |                8 |             16 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_calibration/dac_bram/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                            | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |         3.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[15]_i_1_n_0                                                                                                                               | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                       |                9 |             16 |         1.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]_0                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb2read_cmdfifo/                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             17 |         2.83 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             18 |         3.60 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_calibration/dac_bram/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                    | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                6 |             18 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |         9.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |         4.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                         |               10 |             18 |         1.80 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                    | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                6 |             19 |         3.17 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_calibration/dac_cal/U0/delay_counter[19]_i_1_n_0                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                4 |             20 |         5.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                        |                                                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                          |                                                                                                                                                                                                                                         |                8 |             21 |         2.62 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                          |                                                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                        |                                                                                                                                                                                                                                         |                6 |             21 |         3.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                          |                                                                                                                                                                                                                                         |                7 |             21 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                          |                                                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                      |                                                                                                                                                                                                                                         |                6 |             21 |         3.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                      |                                                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                          |                                                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                      |                                                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                          |                                                                                                                                                                                                                                         |                7 |             21 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                        |                                                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                        |                                                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                          |                                                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                          |                                                                                                                                                                                                                                         |                8 |             21 |         2.62 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                        |                                                                                                                                                                                                                                         |                7 |             21 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                          |                                                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                      |                                                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                      |                                                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                          |                                                                                                                                                                                                                                         |                7 |             21 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                      |                                                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                      |                                                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                          |                                                                                                                                                                                                                                         |                7 |             21 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                          |                                                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                        |                                                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                      |                                                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                      |                                                                                                                                                                                                                                         |                7 |             21 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                      |                                                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                      |                                                                                                                                                                                                                                         |                6 |             21 |         3.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                      |                                                                                                                                                                                                                                         |                7 |             21 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                          |                                                                                                                                                                                                                                         |                8 |             22 |         2.75 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                          |                                                                                                                                                                                                                                         |                8 |             22 |         2.75 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                          |                                                                                                                                                                                                                                         |                9 |             22 |         2.44 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                          |                                                                                                                                                                                                                                         |                8 |             22 |         2.75 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                          |                                                                                                                                                                                                                                         |                9 |             22 |         2.44 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                          |                                                                                                                                                                                                                                         |                8 |             22 |         2.75 |
|  adc_tech_i/i2c_master_0/U0/scl_active_reg_0_BUFGCE      | adc_tech_i/i2c_master_0/U0/axi_gpio_out[23]_i_1_n_0                                                                                                                                                                                                      | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |               12 |             24 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                         |                                                                                                                                                                                                                                         |                5 |             24 |         4.80 |
|  adc_tech_i/i2c_master_0/U0/scl_active_reg_0_BUFGCE      |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |               12 |             24 |         2.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                            | adc_tech_i/bram_tester/bram_test_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                    |                8 |             24 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_calibration/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                          | adc_tech_i/dac_calibration/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                  |                8 |             26 |         3.25 |
| ~adc_tech_i/i2c_master_0/U0/ctrl_clk_BUFGCE              | adc_tech_i/i2c_master_0/U0/read_flag18_out                                                                                                                                                                                                               | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                6 |             26 |         4.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             26 |         3.71 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                             | adc_tech_i/bram_tester/bram_test_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                    |                7 |             27 |         3.86 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_calibration/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                           | adc_tech_i/dac_calibration/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                  |                8 |             28 |         3.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/i2c_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |               10 |             28 |         2.80 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |        14.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                   | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                7 |             30 |         4.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                4 |             31 |         7.75 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_calibration/dac_cal/U0/counter[31]_i_1_n_0                                                                                                                                                                                                | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |               17 |             32 |         1.88 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/bram_tester/bram_test_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                             | adc_tech_i/dac_calibration/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                6 |             32 |         5.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/bram_tester/bram_test_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                            | adc_tech_i/dac_calibration/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                8 |             32 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                   |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_calibration/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                              | adc_tech_i/dac_calibration/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                7 |             32 |         4.57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                5 |             32 |         6.40 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                   |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/bram_tester/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                          | adc_tech_i/bram_tester/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                    |                8 |             32 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/i2c_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                 | adc_tech_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                    |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                   |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                   |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_rden                                                                                                                                            | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                     |                9 |             32 |         3.56 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_calibration/dac_bram/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                           | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |               24 |             32 |         1.33 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[31]_i_1_n_0                                                                                                                                | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                     |                7 |             32 |         4.57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                8 |             32 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/dac_calibration/dac_cal_control/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                               |               10 |             32 |         3.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                   |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/i2c_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                  | adc_tech_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                    |                8 |             32 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_calibration/dac_cal/U0/FSM_sequential_dac_state_reg_n_0_[0]                                                                                                                                                                               | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                5 |             32 |         6.40 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/dac_calibration/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                |               11 |             32 |         2.91 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/bram_tester/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                        | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                7 |             32 |         4.57 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                              |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/my_i2c/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_calibration/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                             | adc_tech_i/dac_calibration/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |               10 |             32 |         3.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                   |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/i2c_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                                    |                9 |             32 |         3.56 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                              |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en                                                                                                                                             | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                     |                7 |             32 |         4.57 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout[31]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/bram_tester/bram_test_control/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                 |                8 |             32 |         4.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/axi_gpio_leds/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_calibration/dac_bram/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                             | adc_tech_i/dac_calibration/dac_bram/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                       |               12 |             32 |         2.67 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                           |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                           |                                                                                                                                                                                                                                         |               15 |             33 |         2.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                 |                                                                                                                                                                                                                                         |               15 |             33 |         2.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                           |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                           |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                           |                                                                                                                                                                                                                                         |               14 |             33 |         2.36 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                           |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                 |                                                                                                                                                                                                                                         |               14 |             33 |         2.36 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/my_i2c/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |               11 |             34 |         3.09 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                5 |             34 |         6.80 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rready[1][0]                                                                                                                               |                                                                                                                                                                                                                                         |               14 |             35 |         2.50 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/axi_bridge_u/read_axi_full_u/ram_wr_en                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             36 |         7.20 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               13 |             39 |         3.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/bram_tester/bram_test_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                    |               17 |             39 |         2.29 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_4                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_2                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_1                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_7                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_1                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_2                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_3                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_9                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]_4                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_15                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_4                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_6                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]_7                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_6                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_2                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_8                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_13                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_5                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_9                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]_2                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_11                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]_1                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_10                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_4                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_10                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_11                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_4                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]_5                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_5                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_10                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]_3                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_11                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_5                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_6                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_8                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_2                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_3                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_4                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_5                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_1                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_7                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_12                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_1                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_6                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_10                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_1                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_9                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_3                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_8                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_5                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_7                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_8                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_9                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_8                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_6                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_3                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_2                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_3                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_12                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_14                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_7                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_16                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]_6                                                                                   |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_7                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/dac_calibration/dac_cal_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                  |               15 |             41 |         2.73 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                             |               17 |             42 |         2.47 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                     |               13 |             45 |         3.46 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/bram_tester/bram_writer_0/U0/addr_cnt[10]_i_1_n_0                                                                                                                                                                                             | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |                8 |             45 |         5.62 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/cmd_decode_rd_channel/axi_rd                                                                                                                                                             | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |               10 |             46 |         4.60 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/cmd_decode_wr_channel/axi_wr                                                                                                                                                             | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |               17 |             46 |         2.71 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0[0]                                                                  | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                             |               11 |             46 |         4.18 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0[0]                                                                  | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                             |               10 |             46 |         4.60 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_mmu/inst/register_slice_inst/aw.aw_pipe/m_valid_i_reg_inv_0                                                                                                                                       |                                                                                                                                                                                                                                         |               20 |             47 |         2.35 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_inv_0                                                                                                                                       |                                                                                                                                                                                                                                         |               14 |             47 |         3.36 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_cmd_fifo_reg[0]                                                                            | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                             |               11 |             50 |         4.55 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_cmd_fifo_reg[0]                                                                            | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                             |               11 |             50 |         4.55 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                    |               18 |             51 |         2.83 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/dac_calibration/dac_cal/U0/bram_data[31]_i_1_n_0                                                                                                                                                                                              | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |               18 |             56 |         3.11 |
| ~adc_tech_i/i2c_master_0/U0/ctrl_clk_BUFGCE              |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |               13 |             58 |         4.46 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/ram_wr_en                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             60 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               28 |             63 |         2.25 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                     |               10 |             64 |         6.40 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             64 |         7.11 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                             | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                     |               13 |             64 |         4.92 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout[63]_i_1__0_n_0                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             64 |         5.82 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/xsdb_rst                                                                                                                                                                |               12 |             68 |         5.67 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                           | adc_tech_i/Processing_Subsystem/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                         |               32 |             69 |         2.16 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/m_valid_i_reg_inv_0                                                                                                                                       |                                                                                                                                                                                                                                         |               26 |             70 |         2.69 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/axi_interconnect_0/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_inv_0                                                                                                                                       |                                                                                                                                                                                                                                         |               31 |             70 |         2.26 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/dac_calibration/dac_cal_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |               28 |             77 |         2.75 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | adc_tech_i/Processing_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                               |               50 |             93 |         1.86 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 | adc_tech_i/Processing_Subsystem/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0                                                                 |                                                                                                                                                                                                                                         |               28 |            177 |         6.32 |
|  adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              356 |           1336 |         3.75 |
+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


