# Serial-Receiver-FSM
Designed a framed 4-bit serial receiver using a finite state machine (FSM) in Verilog with error detection, data shift register, and done flag generation.
