name: simple_values
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/simple/values.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `/home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/simple/values.v' to AST representation.
Warning: Literal has a width of 16 bit, but value requires 21 bit. (/home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/simple/values.v:33)
Warning: Literal has a width of 16 bit, but value requires 19 bit. (/home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/simple/values.v:34)
Warning: Literal has a width of 16 bit, but value requires 22 bit. (/home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/simple/values.v:35)
Generating RTLIL representation for module `\test_signed'.
Generating RTLIL representation for module `\test_const'.
Successfully finished Verilog frontend.
