// Seed: 35779578
`default_nettype id_1
`define pp_2 0
`define pp_3 0
`define pp_4 0
module module_0 (
    output id_0,
    input  id_1
);
  assign id_0 = "";
  logic id_2;
endmodule
`timescale 1ps / 1ps `timescale 1ps / 1ps
