git clone --depth 1 --no-tags https://github.com/tonyalfred/Synchronous-FIFO-Design-and-Verification-using-Verilog-and-UVM.git f:/verilog_sva_gh_scraper/data/full_repos/674692326
git clone --depth 1 --no-tags https://github.com/arRISCado/arRISCado.git f:/verilog_sva_gh_scraper/data/full_repos/674770152
git clone --depth 1 --no-tags https://github.com/weiliang822/MIPS-multicycle-54-instruction-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/676018761
git clone --depth 1 --no-tags https://github.com/ronaldofreitas41/Trabalho_OAC_II.git f:/verilog_sva_gh_scraper/data/full_repos/671666626
git clone --depth 1 --no-tags https://github.com/Mowent85/BUCT2023-ProductionPractice.git f:/verilog_sva_gh_scraper/data/full_repos/672219499
git clone --depth 1 --no-tags https://github.com/zulisses/processador-uniciclo.git f:/verilog_sva_gh_scraper/data/full_repos/674974633
git clone --depth 1 --no-tags https://github.com/3820bilal/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/674896904
git clone --depth 1 --no-tags https://github.com/vaishnavi-parihar/100-days-of-rtl.git f:/verilog_sva_gh_scraper/data/full_repos/672292087
git clone --depth 1 --no-tags https://github.com/chiwei0828/2023_ICCAD_contest_problemA.git f:/verilog_sva_gh_scraper/data/full_repos/671820866
git clone --depth 1 --no-tags https://github.com/mcleod-ideafix/mmu_z80.git f:/verilog_sva_gh_scraper/data/full_repos/672669454
git clone --depth 1 --no-tags https://github.com/Damilola-Yinusa/Synchronous-Logic-Implementation-using-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/671709564
git clone --depth 1 --no-tags https://github.com/MayurKumar-git/Pulse-Width-Modulation.git f:/verilog_sva_gh_scraper/data/full_repos/676652725
git clone --depth 1 --no-tags https://github.com/Rodyker/MEH16.git f:/verilog_sva_gh_scraper/data/full_repos/675445698
git clone --depth 1 --no-tags https://github.com/SonYujeong0327/8-Bits-CISC-MCU.git f:/verilog_sva_gh_scraper/data/full_repos/674774305
git clone --depth 1 --no-tags https://github.com/calebeden/CS429H-Verilog-notes.git f:/verilog_sva_gh_scraper/data/full_repos/673612604
git clone --depth 1 --no-tags https://github.com/samsam779/5G_MIMO_Demodulation.git f:/verilog_sva_gh_scraper/data/full_repos/673391243
git clone --depth 1 --no-tags https://github.com/YoussefAyman11/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/673930558
git clone --depth 1 --no-tags https://github.com/mhamdy2712/UART-Communication-Link.git f:/verilog_sva_gh_scraper/data/full_repos/676698326
git clone --depth 1 --no-tags https://github.com/mhamdy2712/RSA-Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/676702965
git clone --depth 1 --no-tags https://github.com/darshan-kr/Day-016-8bit-async_d_flip_flop.git f:/verilog_sva_gh_scraper/data/full_repos/675016426
git clone --depth 1 --no-tags https://github.com/Aziz-Ru/Digital-System-Design-verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/677684837
git clone --depth 1 --no-tags https://github.com/laksh-ms/PhysicalDesign_using_OpenLane_Sky130.git f:/verilog_sva_gh_scraper/data/full_repos/676960002
git clone --depth 1 --no-tags https://github.com/PJDissanayake/Debouncing_push_buttons.git f:/verilog_sva_gh_scraper/data/full_repos/677807582
git clone --depth 1 --no-tags https://github.com/kylekim00/DE1_Verilog_Demo.git f:/verilog_sva_gh_scraper/data/full_repos/677193984
git clone --depth 1 --no-tags https://github.com/arhamhashmi01/verilog_practice.git f:/verilog_sva_gh_scraper/data/full_repos/677096510
git clone --depth 1 --no-tags https://github.com/purveshthummar/RAM_and_ROM.git f:/verilog_sva_gh_scraper/data/full_repos/676382331
git clone --depth 1 --no-tags https://github.com/Shahiraosama/CRC.git f:/verilog_sva_gh_scraper/data/full_repos/675251082
git clone --depth 1 --no-tags https://github.com/Utkarsh-S-1110/behavioral_lvl_design_chess_clock.git f:/verilog_sva_gh_scraper/data/full_repos/672645742
git clone --depth 1 --no-tags https://github.com/pesadaum/cademics-digital-ic-design.git f:/verilog_sva_gh_scraper/data/full_repos/676267368
git clone --depth 1 --no-tags https://github.com/Ibrahim131313/ALU_16bits.git f:/verilog_sva_gh_scraper/data/full_repos/676155191
git clone --depth 1 --no-tags https://github.com/Ragineeiitb/4-bit-signed-number-multiplication-using-Booth-Multiplier-Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/676575610
git clone --depth 1 --no-tags https://github.com/Ragineeiitb/8-bit-Wallace-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/676572843
git clone --depth 1 --no-tags https://github.com/Yunshui-Bai/RISC-V-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/677746250
git clone --depth 1 --no-tags https://github.com/linux1299/oscpu.git f:/verilog_sva_gh_scraper/data/full_repos/674857929
git clone --depth 1 --no-tags https://github.com/saiprasanna12345/Digital_PID_controller.git f:/verilog_sva_gh_scraper/data/full_repos/672566540
git clone --depth 1 --no-tags https://github.com/Nbddyy/FPGA-ChineseMedicine.git f:/verilog_sva_gh_scraper/data/full_repos/676553714
git clone --depth 1 --no-tags https://github.com/YoussefAyman11/UART.git f:/verilog_sva_gh_scraper/data/full_repos/672923757
git clone --depth 1 --no-tags https://github.com/mohamedyakoub/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/675114193
git clone --depth 1 --no-tags https://github.com/wabc943143699/Rotary-Encoder-MK991-Driver.git f:/verilog_sva_gh_scraper/data/full_repos/675629329
git clone --depth 1 --no-tags https://github.com/MohabAmged/Mips_MultiCycle.git f:/verilog_sva_gh_scraper/data/full_repos/673032952
git clone --depth 1 --no-tags https://github.com/eong0/neuromorphic_system.git f:/verilog_sva_gh_scraper/data/full_repos/676861642
git clone --depth 1 --no-tags https://github.com/atfox272/RF_Transceiver.git f:/verilog_sva_gh_scraper/data/full_repos/671870390
git clone --depth 1 --no-tags https://github.com/AnkithaTalagapu/Router_1X3_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/674959324
git clone --depth 1 --no-tags https://github.com/amrkhalid-star902/FPGA_based_AES_Core.git f:/verilog_sva_gh_scraper/data/full_repos/676984975
git clone --depth 1 --no-tags https://github.com/Chengwu0203/ICDC_LASER.git f:/verilog_sva_gh_scraper/data/full_repos/675323583
git clone --depth 1 --no-tags https://github.com/YoussefAyman11/sequence_detector.git f:/verilog_sva_gh_scraper/data/full_repos/672512732
git clone --depth 1 --no-tags https://github.com/yuuuuuuan/trafficlight.git f:/verilog_sva_gh_scraper/data/full_repos/672556997
git clone --depth 1 --no-tags https://github.com/Hoai-Baoo/CNC_pulse_gen.git f:/verilog_sva_gh_scraper/data/full_repos/674201794
git clone --depth 1 --no-tags https://github.com/MikukuOvO/PipelineCPU.git f:/verilog_sva_gh_scraper/data/full_repos/677053974
git clone --depth 1 --no-tags https://github.com/NMeghaShree/Verilog-Modeling-of-MIPS-32-bit-processor.git f:/verilog_sva_gh_scraper/data/full_repos/674760677
git clone --depth 1 --no-tags https://github.com/jemo07/MyFPGA_FORTH.git f:/verilog_sva_gh_scraper/data/full_repos/672660624
git clone --depth 1 --no-tags https://github.com/weizema/vcu_verify.git f:/verilog_sva_gh_scraper/data/full_repos/672137932
git clone --depth 1 --no-tags https://github.com/mhamdy2712/Washing-Machine-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/677726839
git clone --depth 1 --no-tags https://github.com/PebPeb/BEAN-2.git f:/verilog_sva_gh_scraper/data/full_repos/677533880
git clone --depth 1 --no-tags https://github.com/greatxrider/fpga-vhdl-verilog-programming-lab-projects.git f:/verilog_sva_gh_scraper/data/full_repos/675547695
git clone --depth 1 --no-tags https://github.com/walker99999/CMSDK-CM0.git f:/verilog_sva_gh_scraper/data/full_repos/673289874
git clone --depth 1 --no-tags https://github.com/yuuuuuuan/FPGA_VGA.git f:/verilog_sva_gh_scraper/data/full_repos/673803301
git clone --depth 1 --no-tags https://github.com/carson-m/PipelineCPU.git f:/verilog_sva_gh_scraper/data/full_repos/677475415
git clone --depth 1 --no-tags https://github.com/abrarzuhaer/VERILOG_VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/673525427
git clone --depth 1 --no-tags https://github.com/GentlemanAMS/SHA256-Accelerator-Hardware.git f:/verilog_sva_gh_scraper/data/full_repos/676542902
git clone --depth 1 --no-tags https://github.com/Naresh1682/100daysofRTL.git f:/verilog_sva_gh_scraper/data/full_repos/672608426
git clone --depth 1 --no-tags https://github.com/h-kaushik/scalable-cordic.git f:/verilog_sva_gh_scraper/data/full_repos/676193510
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-26.git f:/verilog_sva_gh_scraper/data/full_repos/676149469
git clone --depth 1 --no-tags https://github.com/siddhant23tomar/Dual-Clock-Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/675785804
git clone --depth 1 --no-tags https://github.com/Juansuarezc/Basys3-Keyboard.git f:/verilog_sva_gh_scraper/data/full_repos/672773917
git clone --depth 1 --no-tags https://github.com/AfifehGhaemnia/DMuX_VSDVersion.git f:/verilog_sva_gh_scraper/data/full_repos/672355529
git clone --depth 1 --no-tags https://github.com/RonKrakovsky/FIR_Filter_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/671451428
git clone --depth 1 --no-tags https://github.com/failaip12/digsys-Projekat.git f:/verilog_sva_gh_scraper/data/full_repos/671616517
git clone --depth 1 --no-tags https://github.com/Rishabhjain33/UART-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/672021103
git clone --depth 1 --no-tags https://github.com/HarineeRathod/Testbench.git f:/verilog_sva_gh_scraper/data/full_repos/672498968
git clone --depth 1 --no-tags https://github.com/00853029/IC_Contest_91.git f:/verilog_sva_gh_scraper/data/full_repos/672186925
git clone --depth 1 --no-tags https://github.com/Subham8166/VLSI_PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/672344261
git clone --depth 1 --no-tags https://github.com/Revati29/4-bit-Binary-Calculator-using-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/672216219
git clone --depth 1 --no-tags https://github.com/Waynelwb/single_cycle_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/672471744
git clone --depth 1 --no-tags https://github.com/ccapen/Verilog-UART.git f:/verilog_sva_gh_scraper/data/full_repos/672659964
git clone --depth 1 --no-tags https://github.com/MostafaEssamAbdelhameed/CRC.git f:/verilog_sva_gh_scraper/data/full_repos/673484463
git clone --depth 1 --no-tags https://github.com/msaideroglu/caravel_efpga.git f:/verilog_sva_gh_scraper/data/full_repos/673555229
git clone --depth 1 --no-tags https://github.com/gunavant-s/D_Flip_Flop_-Day-009.git f:/verilog_sva_gh_scraper/data/full_repos/671736871
git clone --depth 1 --no-tags https://github.com/Eduard0Castro/Verilog-Project.git f:/verilog_sva_gh_scraper/data/full_repos/671733383
git clone --depth 1 --no-tags https://github.com/guiinow/processador-mips.git f:/verilog_sva_gh_scraper/data/full_repos/671714744
git clone --depth 1 --no-tags https://github.com/kaustubhdex/soda_dispenser_machine.git f:/verilog_sva_gh_scraper/data/full_repos/673870276
git clone --depth 1 --no-tags https://github.com/BHa2R00/pdm_modulation.git f:/verilog_sva_gh_scraper/data/full_repos/677301481
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-layer-08.03-2DEND.git f:/verilog_sva_gh_scraper/data/full_repos/674052975
git clone --depth 1 --no-tags https://github.com/morenes/aes.git f:/verilog_sva_gh_scraper/data/full_repos/675110732
git clone --depth 1 --no-tags https://github.com/grachale/microarchitecture_RISC-V_ISA.git f:/verilog_sva_gh_scraper/data/full_repos/675372632
git clone --depth 1 --no-tags https://github.com/Akshor/mwscas.git f:/verilog_sva_gh_scraper/data/full_repos/675377401
git clone --depth 1 --no-tags https://github.com/amoee-5272/Image_Processing_Engine.git f:/verilog_sva_gh_scraper/data/full_repos/675667237
git clone --depth 1 --no-tags https://github.com/cebherrera/Cache.git f:/verilog_sva_gh_scraper/data/full_repos/676223753
git clone --depth 1 --no-tags https://github.com/CroosJJSE/basic-switch-and-Led.git f:/verilog_sva_gh_scraper/data/full_repos/676010167
git clone --depth 1 --no-tags https://github.com/CroosJJSE/basic-blinking-LED.git f:/verilog_sva_gh_scraper/data/full_repos/676011349
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-layer1-08-04-end.git f:/verilog_sva_gh_scraper/data/full_repos/674499975
git clone --depth 1 --no-tags https://github.com/ram2k1/8BIT-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/674913873
git clone --depth 1 --no-tags https://github.com/kaze-mio/riscv-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/675302736
git clone --depth 1 --no-tags https://github.com/ibrahim0moakkit/pair_detection.git f:/verilog_sva_gh_scraper/data/full_repos/675125797
git clone --depth 1 --no-tags https://github.com/dsheffie/des_cracker.git f:/verilog_sva_gh_scraper/data/full_repos/676145393
git clone --depth 1 --no-tags https://github.com/kaustubhdex/laser_based_distance_measure.git f:/verilog_sva_gh_scraper/data/full_repos/675745790
git clone --depth 1 --no-tags https://github.com/JavidChaji/FUM-Computer-Architecture-Single-Cycle-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/674562457
git clone --depth 1 --no-tags https://github.com/yiocean/NYCU-2023-Spring_Digital-Circuit-Design.git f:/verilog_sva_gh_scraper/data/full_repos/676146617
git clone --depth 1 --no-tags https://github.com/andyhandsome666/EECS101001.git f:/verilog_sva_gh_scraper/data/full_repos/675472051
git clone --depth 1 --no-tags https://github.com/djkabutar/cl2verilog.git f:/verilog_sva_gh_scraper/data/full_repos/675239324
