INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.gen/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xadc_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/DigitToSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitToSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XADCdemo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/bin2dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/counter3bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/decoder3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/mux4_4bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_4bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/segClkDevider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segClkDevider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sim_1/new/XADCdemo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XADCdemo_tb
