## list of settings for present release
set rel "2.00a"
set reference_date_time "21 days ago"
set vcrel "2.60a"
set layout_tag "D839 Final release"
set p4_release_root "products/ddr54/project/d839-ddr54v2-tsmc7ff18"
## before covercell updates for opennings in clamp/decap side
#set releaseBranch "rel1.00_cktpcs_1.00a_rel_"
## after  covercell updates for opennings in clamp/decap side and adding _MIM and 15M and aging fixes
#set releaseBranch "rel1.00_cktpcs_2.10a_rel_"
## aftre dbyte/master covercell update for openning over tx/rx and internal feedback updates
#set releaseBranch "rel1.00_cktpcs_2.20a_rel_"
## after utility_blocks update to fix abutment issues with tcoil
#set releaseBranch "rel1.00_cktpcs_2.30a_rel_"
# after utility_blocks update to fix ANT issues in vshdecaps
#set releaseBranch "rel1.00_cktpcs_2.40a_rel_"
# after utility_blocks update to fix ANT issues in vdddq decaps
#set releaseBranch "rel1.00_cktpcs_2.50a_rel_"
# after perc cd/lup.2.1 fixes
set releaseBranch "rel1.00_cktpcs_2.60a_rel_"
set process "tsmc7ff-18"
set metal_stack "15M_2X_hv_1Ya_h_5Y_vhvhv_2Yy2Yx2R 13M_1X_h_1Xa_v_1Ya_h_5Y_vhvhv_2Yy2Z"
set metal_stack_ip "8M_2X_hv_1Ya_h_4Y_vhvh 8M_1X_h_1Xa_v_1Ya_h_4Y_vhvh"
set metal_stack_cover "13M_1X_h_1Xa_v_1Ya_h_5Y_vhvhv_2Yy2Z 13M_1X_h_1Xa_v_1Ya_h_5Y_vhvhv_2Yy2R 13M_1X_h_1Xa_v_1Ya_h_5Y_vhvhv_2Yy2R_MIM 13M_1X_h_1Xa_v_1Ya_h_5Y_vhvhv_2Yy2Z_MIM 15M_1X_h_1Xa_v_1Ya_h_5Y_vhvhv_2Yy2Yx2R 15M_1X_h_1Xa_v_1Ya_h_5Y_vhvhv_2Yy2Yx2R_MIM 15M_2X_hv_1Ya_h_5Y_vhvhv_2Yy2Yx2R_MIM"
## legal pin layers
set layers "M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 M10 M11 M12 M13 OVERLAP"
## legal supply pin layers
set supply_pins "M8"
set supply_pins_override(dwc_ddrphy_lcdl) "M6"
set supply_pins_override(dwc_ddrphy_bdl) "M4"
set supply_pins_override(dwc_ddrphy_techrevision) "M4"
set supply_pins_override(dwc_ddrphycover_acx4_top_ew) "M8 M12 M13 MTOP MTOP-1"
set supply_pins_override(dwc_ddrphycover_dbyte_top_ew) "M8 M12 M13 MTOP MTOP-1"
set supply_pins_override(dwc_ddrphycover_master_top) "M8 M12 M13 MTOP MTOP-1"
set supply_pins_override(dwc_ddrphycover_acx4_top_ew_hdmim) "M8 M12 M13 MTOP MTOP-1"
set supply_pins_override(dwc_ddrphycover_dbyte_top_ew_hdmim) "M8 M12 M13 MTOP MTOP-1"
set supply_pins_override(dwc_ddrphycover_master_top_hdmim) "M8 M12 M13 MTOP MTOP-1"
set supply_pins_override(dwc_ddrphy_utility_blocks) "M8 M12 M13 MTOP MTOP-1"
## list of cells to seed CTL directories
set releaseCtlMacro {dwc_ddrphy_txrxdq_ew dwc_ddrphy_txrxdqs_ew dwc_ddrphy_lcdl}
## list of timing releases (other than non-lvf)
set timing_libs {lvf}
## reference GDS files for DI
set reference_gds(dwc_ddrphy_txrxac_ew) {dwc_ddrphy_txrxac_ew_IntLoadFill.gds.gz dwc_ddrphy_txrxac_ew_InternalLoad.gds.gz dwc_ddrphy_txrxac_ew_LUPblock.gds.gz}
#set reference_gds(dwc_ddrphy_txrxac_ew) {dwc_ddrphy_txrxac_ew_LUPblock.gds.gz}
set reference_gds(dwc_ddrphy_txrxdqs_ew) {dwc_ddrphydbyte_lcdlroutes_ew.gds.gz}
set reference_gds(dwc_ddrphy_memreset_ew) {dwc_ddrphy_memreset_ew_analogTestVflag.gds.gz}
## release GDS/CDL, default 'calibre'
##   allows using 'icv' GDS/CDL files for release, **only** applies to TSMC N7 where Calibre is waived
##   allows using 'HIPRE' GDS/CDL files from GenHiprePkg
set release_gds_cdl "HIPRE"
## release GDS of shim macros, default 'drcint'
#set release_gds_shim "drcint"
## version for LEF comparison
set lef_diff_rel "1.00a_pre3"
## cells to prune from CDL
set cdl_prune_cells "cvcp* cvpp* vflag* *MOMcap_Cp *MOMcap_Cc *MOMcap_pu1 *MOMcap_pux"
## macros that are PHYV only and can have autogen Verilog/LIB files
set releasePhyvMacro {dwc_ddrphy_decapvddq_ew dwc_ddrphy_decapvddq_ns dwc_ddrphy_vddqclamp_ew dwc_ddrphy_vddqclamp_dqs_ew dwc_ddrphy_vddqclamp_dq_ew dwc_ddrphy_vaaclamp dwc_ddrphy_vddclamp dwc_ddrphy_decapvaa dwc_ddrphy_decapvaa_tile dwc_ddrphy_decapvdd_tile}
## macros that are only shims, only LEF/GDS
set releaseShimMacro {dwc_ddrphy_gradient dwc_ddrphy_gradient_wide dwc_ddrphy_pllshim dwc_ddrphy_vddqclamp_shim}
## macros to ignore for CKT release to DI
set releaseIgnoreMacro {dwc_ddrphy_rxac_ew dwc_ddrphy_rxdq_ew dwc_ddrphy_rxdqs_ew dwc_ddrphy_txfe_ew dwc_ddrphy_txfedqs_ew dwc_ddrphy_txbe_ew dwc_ddrphy_bdl dwc_ddrphy_dqsenreplica_ew}
set repeater_name {dwc_ddrphy_clktree_repeater}
#set releaseRepeaterMacro {dwc_ddrphy_clktree_repeater}
## name of UTILITY library macro for CKT release to customer, defaults to dwc_ddrphy_utility_cells
set utility_name {dwc_ddrphy_utility_cells dwc_ddrphy_utility_blocks}
## contents of UTILITY library macro for CKT release to customer
#utility_cells
#set releaseUtilityMacro {dwc_ddrphy_decapvddq_ew dwc_ddrphy_decapvddq_ns dwc_ddrphy_decapvddq_ld_ew dwc_ddrphy_decapvddq_ld_ns dwc_ddrphy_vddqclamp_ew}
#utility_blocks
#set releaseUtilityMacro {dwc_ddrphy_decapvddq_dbyte_ew dwc_ddrphy_decapvddq_acx4_ew dwc_ddrphy_decapvddq_master dwc_ddrphy_decapvsh_dbyte_ew dwc_ddrphy_decapvsh_acx4_ew dwc_ddrphy_decapvsh_master dwc_ddrphy_decapvddq_ld_dbyte_ew dwc_ddrphy_decapvddq_ld_acx4_ew dwc_ddrphy_decapvddq_ld_master dwc_ddrphy_tcoil_dbyte_ew dwc_ddrphy_tcoil_master}
set releaseMacro{dwc_ddrphy_utility_cells} {dwc_ddrphy_decapvddq_ew dwc_ddrphy_decapvddq_ns dwc_ddrphy_decapvddq_ld_ew dwc_ddrphy_decapvddq_ld_ns dwc_ddrphy_vddqclamp_ew} 
set releaseMacro{dwc_ddrphy_utility_blocks} {dwc_ddrphy_decapvddq_dbyte_ew dwc_ddrphy_decapvddq_acx4_ew dwc_ddrphy_decapvddq_master dwc_ddrphy_decapvsh_dbyte_ew dwc_ddrphy_decapvsh_acx4_ew dwc_ddrphy_decapvsh_master dwc_ddrphy_decapvddq_ld_dbyte_ew dwc_ddrphy_decapvddq_ld_acx4_ew dwc_ddrphy_decapvddq_ld_master dwc_ddrphy_tcoil_dbyte_ew dwc_ddrphy_tcoil_master}
# releasing floorplans
set releaseDefMacro {dwc_ddrphy_testbenches/dwc_ddrphyacx4_analog_inst_ew dwc_ddrphy_testbenches/dwc_ddrphydbyte_analog_inst_ew dwc_ddrphy_testbenches/dwc_ddrphymaster_analog_inst_ew}
## layers to tag in UTILITY library macro for CKT release to customer
##   Note -tsmc read from 'process' variable, so not necessary for TSMC processes unless needing extra layers
#set utility_tag_layers "63:63 60:63"
## email list for CKT release to DI
set releaseMailDist "golnar,nhany,shamed,dabrase,samy,sg-ddr-ckt-release@synopsys.com,ddr_di@synopsys.com"
## email list for CKT release of HSPICE, IBIS, and UTILITY release
set releasePmMailDist "golnar,nhany,shamed,dabrase,samy,sg-ddr-ckt-release@synopsys.com"
set calibre_verifs "false"


