{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605204956223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605204956223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 12 21:15:56 2020 " "Processing started: Thu Nov 12 21:15:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605204956223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605204956223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MGenerator -c Mgenerator " "Command: quartus_map --read_settings_files=on --write_settings_files=off MGenerator -c Mgenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605204956223 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605204956679 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605204956679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mgenerator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mgenerator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MGenerator " "Found entity 1: MGenerator" {  } { { "MGenerator.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/MGenerator/MGenerator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605204967023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605204967023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_mgenerator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multi_mgenerator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Multi_MGenerator " "Found entity 1: Multi_MGenerator" {  } { { "Multi_MGenerator.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/MGenerator/Multi_MGenerator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605204967025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605204967025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internal_mgenerator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file internal_mgenerator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Internal_MGenerator " "Found entity 1: Internal_MGenerator" {  } { { "Internal_MGenerator.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/MGenerator/Internal_MGenerator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605204967027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605204967027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debruijn_mgenerator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debruijn_mgenerator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DeBruijn_MGenerator " "Found entity 1: DeBruijn_MGenerator" {  } { { "DeBruijn_MGenerator.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/MGenerator/DeBruijn_MGenerator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605204967028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605204967028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Reg " "Found entity 1: Shift_Reg" {  } { { "Shift_Reg.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/MGenerator/Shift_Reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605204967030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605204967030 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MGenerator " "Elaborating entity \"MGenerator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605204967065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Reg Shift_Reg:inst7 " "Elaborating entity \"Shift_Reg\" for hierarchy \"Shift_Reg:inst7\"" {  } { { "MGenerator.bdf" "inst7" { Schematic "C:/intelFPGA_lite/20.1/MGenerator/MGenerator.bdf" { { 136 1168 1376 264 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605204967085 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst11 inst11~_emulated inst11~1 " "Register \"inst11\" is converted into an equivalent circuit using register \"inst11~_emulated\" and latch \"inst11~1\"" {  } { { "MGenerator.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/MGenerator/MGenerator.bdf" { { 160 664 728 280 "inst11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1605204967498 "|MGenerator|inst11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst10 inst10~_emulated inst10~1 " "Register \"inst10\" is converted into an equivalent circuit using register \"inst10~_emulated\" and latch \"inst10~1\"" {  } { { "MGenerator.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/MGenerator/MGenerator.bdf" { { 160 776 840 280 "inst10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1605204967498 "|MGenerator|inst10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst2 inst2~_emulated inst2~1 " "Register \"inst2\" is converted into an equivalent circuit using register \"inst2~_emulated\" and latch \"inst2~1\"" {  } { { "MGenerator.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/MGenerator/MGenerator.bdf" { { 160 1000 1064 280 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1605204967498 "|MGenerator|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst1 inst1~_emulated inst1~1 " "Register \"inst1\" is converted into an equivalent circuit using register \"inst1~_emulated\" and latch \"inst1~1\"" {  } { { "MGenerator.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/MGenerator/MGenerator.bdf" { { 160 888 952 280 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1605204967498 "|MGenerator|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst12 inst12~_emulated inst12~1 " "Register \"inst12\" is converted into an equivalent circuit using register \"inst12~_emulated\" and latch \"inst12~1\"" {  } { { "MGenerator.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/MGenerator/MGenerator.bdf" { { 160 552 616 280 "inst12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1605204967498 "|MGenerator|inst12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Shift_Reg:inst7\|inst2 Shift_Reg:inst7\|inst2~_emulated inst2~1 " "Register \"Shift_Reg:inst7\|inst2\" is converted into an equivalent circuit using register \"Shift_Reg:inst7\|inst2~_emulated\" and latch \"inst2~1\"" {  } { { "Shift_Reg.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/MGenerator/Shift_Reg.bdf" { { 312 1224 1288 432 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1605204967498 "|MGenerator|Shift_Reg:inst7|inst2"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1605204967498 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605204967593 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605204968099 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605204968099 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605204968187 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605204968187 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605204968187 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605204968187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605204968240 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 12 21:16:08 2020 " "Processing ended: Thu Nov 12 21:16:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605204968240 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605204968240 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605204968240 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605204968240 ""}
