{
    "design_name": "bsg_nor3", 
    "filelist": [
        "basejump_stl/bsg_misc/bsg_nor3.v"
    ], 
    "run_config": [
        {
            "constraints": [
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "vclk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "virtual", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a synthesized 3-input nor gate with size small at a clock period (in num of FO4) = 30", 
            "design_size": "small", 
            "name": "bsg_nor3_small_vclk_30_FO4", 
            "parameters": [
                "width_p=16"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "vclk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "virtual", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a synthesized 3-input nor gate with size small at a clock period (in num of FO4) = 40", 
            "design_size": "small", 
            "name": "bsg_nor3_small_vclk_40_FO4", 
            "parameters": [
                "width_p=16"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "vclk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "virtual", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a synthesized 3-input nor gate with size small at a clock period (in num of FO4) = 50", 
            "design_size": "small", 
            "name": "bsg_nor3_small_vclk_50_FO4", 
            "parameters": [
                "width_p=16"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "vclk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "virtual", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a synthesized 3-input nor gate with size small at a clock period (in num of FO4) = 60", 
            "design_size": "small", 
            "name": "bsg_nor3_small_vclk_60_FO4", 
            "parameters": [
                "width_p=16"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "vclk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "virtual", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a synthesized 3-input nor gate with size small at a clock period (in num of FO4) = 70", 
            "design_size": "small", 
            "name": "bsg_nor3_small_vclk_70_FO4", 
            "parameters": [
                "width_p=16"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "vclk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "virtual", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a synthesized 3-input nor gate with size small at a clock period (in num of FO4) = 80", 
            "design_size": "small", 
            "name": "bsg_nor3_small_vclk_80_FO4", 
            "parameters": [
                "width_p=16"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "vclk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "virtual", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a synthesized 3-input nor gate with size small at a clock period (in num of FO4) = 90", 
            "design_size": "small", 
            "name": "bsg_nor3_small_vclk_90_FO4", 
            "parameters": [
                "width_p=16"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "vclk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "virtual", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a synthesized 3-input nor gate with size small at a clock period (in num of FO4) = 100", 
            "design_size": "small", 
            "name": "bsg_nor3_small_vclk_100_FO4", 
            "parameters": [
                "width_p=16"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "vclk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "virtual", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a synthesized 3-input nor gate with size large at a clock period (in num of FO4) = 30", 
            "design_size": "large", 
            "name": "bsg_nor3_large_vclk_30_FO4", 
            "parameters": [
                "width_p=64"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "vclk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "virtual", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a synthesized 3-input nor gate with size large at a clock period (in num of FO4) = 40", 
            "design_size": "large", 
            "name": "bsg_nor3_large_vclk_40_FO4", 
            "parameters": [
                "width_p=64"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "vclk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "virtual", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a synthesized 3-input nor gate with size large at a clock period (in num of FO4) = 50", 
            "design_size": "large", 
            "name": "bsg_nor3_large_vclk_50_FO4", 
            "parameters": [
                "width_p=64"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "vclk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "virtual", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a synthesized 3-input nor gate with size large at a clock period (in num of FO4) = 60", 
            "design_size": "large", 
            "name": "bsg_nor3_large_vclk_60_FO4", 
            "parameters": [
                "width_p=64"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "vclk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "virtual", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a synthesized 3-input nor gate with size large at a clock period (in num of FO4) = 70", 
            "design_size": "large", 
            "name": "bsg_nor3_large_vclk_70_FO4", 
            "parameters": [
                "width_p=64"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "vclk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "virtual", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a synthesized 3-input nor gate with size large at a clock period (in num of FO4) = 80", 
            "design_size": "large", 
            "name": "bsg_nor3_large_vclk_80_FO4", 
            "parameters": [
                "width_p=64"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "vclk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "virtual", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a synthesized 3-input nor gate with size large at a clock period (in num of FO4) = 90", 
            "design_size": "large", 
            "name": "bsg_nor3_large_vclk_90_FO4", 
            "parameters": [
                "width_p=64"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "vclk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "virtual", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a synthesized 3-input nor gate with size large at a clock period (in num of FO4) = 100", 
            "design_size": "large", 
            "name": "bsg_nor3_large_vclk_100_FO4", 
            "parameters": [
                "width_p=64"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "vclk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "virtual", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a synthesized 3-input nor gate with size very_large at a clock period (in num of FO4) = 30", 
            "design_size": "very_large", 
            "name": "bsg_nor3_very_large_vclk_30_FO4", 
            "parameters": [
                "width_p=128"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "vclk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "virtual", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a synthesized 3-input nor gate with size very_large at a clock period (in num of FO4) = 40", 
            "design_size": "very_large", 
            "name": "bsg_nor3_very_large_vclk_40_FO4", 
            "parameters": [
                "width_p=128"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "vclk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "virtual", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a synthesized 3-input nor gate with size very_large at a clock period (in num of FO4) = 50", 
            "design_size": "very_large", 
            "name": "bsg_nor3_very_large_vclk_50_FO4", 
            "parameters": [
                "width_p=128"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "vclk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "virtual", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a synthesized 3-input nor gate with size very_large at a clock period (in num of FO4) = 60", 
            "design_size": "very_large", 
            "name": "bsg_nor3_very_large_vclk_60_FO4", 
            "parameters": [
                "width_p=128"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "vclk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "virtual", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a synthesized 3-input nor gate with size very_large at a clock period (in num of FO4) = 70", 
            "design_size": "very_large", 
            "name": "bsg_nor3_very_large_vclk_70_FO4", 
            "parameters": [
                "width_p=128"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "vclk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "virtual", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a synthesized 3-input nor gate with size very_large at a clock period (in num of FO4) = 80", 
            "design_size": "very_large", 
            "name": "bsg_nor3_very_large_vclk_80_FO4", 
            "parameters": [
                "width_p=128"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "vclk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "virtual", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a synthesized 3-input nor gate with size very_large at a clock period (in num of FO4) = 90", 
            "design_size": "very_large", 
            "name": "bsg_nor3_very_large_vclk_90_FO4", 
            "parameters": [
                "width_p=128"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "vclk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "virtual", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a synthesized 3-input nor gate with size very_large at a clock period (in num of FO4) = 100", 
            "design_size": "very_large", 
            "name": "bsg_nor3_very_large_vclk_100_FO4", 
            "parameters": [
                "width_p=128"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "vclk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "virtual", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a synthesized 3-input nor gate with size medium at a clock period (in num of FO4) = 30", 
            "design_size": "medium", 
            "name": "bsg_nor3_medium_vclk_30_FO4", 
            "parameters": [
                "width_p=32"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "vclk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "virtual", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a synthesized 3-input nor gate with size medium at a clock period (in num of FO4) = 40", 
            "design_size": "medium", 
            "name": "bsg_nor3_medium_vclk_40_FO4", 
            "parameters": [
                "width_p=32"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "vclk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "virtual", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a synthesized 3-input nor gate with size medium at a clock period (in num of FO4) = 50", 
            "design_size": "medium", 
            "name": "bsg_nor3_medium_vclk_50_FO4", 
            "parameters": [
                "width_p=32"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "vclk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "virtual", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a synthesized 3-input nor gate with size medium at a clock period (in num of FO4) = 60", 
            "design_size": "medium", 
            "name": "bsg_nor3_medium_vclk_60_FO4", 
            "parameters": [
                "width_p=32"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "vclk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "virtual", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a synthesized 3-input nor gate with size medium at a clock period (in num of FO4) = 70", 
            "design_size": "medium", 
            "name": "bsg_nor3_medium_vclk_70_FO4", 
            "parameters": [
                "width_p=32"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "vclk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "virtual", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a synthesized 3-input nor gate with size medium at a clock period (in num of FO4) = 80", 
            "design_size": "medium", 
            "name": "bsg_nor3_medium_vclk_80_FO4", 
            "parameters": [
                "width_p=32"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "vclk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "virtual", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a synthesized 3-input nor gate with size medium at a clock period (in num of FO4) = 90", 
            "design_size": "medium", 
            "name": "bsg_nor3_medium_vclk_90_FO4", 
            "parameters": [
                "width_p=32"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "vclk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "vclk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "virtual", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a synthesized 3-input nor gate with size medium at a clock period (in num of FO4) = 100", 
            "design_size": "medium", 
            "name": "bsg_nor3_medium_vclk_100_FO4", 
            "parameters": [
                "width_p=32"
            ]
        }
    ]
}