

================================================================
== Vivado HLS Report for 'dft3'
================================================================
* Date:           Fri Nov  9 20:05:32 2018

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  513|  513|  513|  513|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- loop_in3  |  512|  512|         2|          -|          -|   256|    no    |
        +------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.77ns
ST_1: StgValue_4 (5)  [1/1] 1.77ns  loc: dft.cpp:67
meminst1.preheader:0  br label %0


 <State 2>: 3.25ns
ST_2: w (7)  [1/1] 0.00ns
:0  %w = phi i9 [ %w_1, %1 ], [ 0, %meminst1.preheader ]

ST_2: w_cast (8)  [1/1] 0.00ns  loc: dft.cpp:67
:1  %w_cast = zext i9 %w to i32

ST_2: exitcond (9)  [1/1] 1.66ns  loc: dft.cpp:67
:2  %exitcond = icmp eq i9 %w, -256

ST_2: empty (10)  [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

ST_2: w_1 (11)  [1/1] 1.94ns  loc: dft.cpp:67
:4  %w_1 = add i9 %w, 1

ST_2: StgValue_10 (12)  [1/1] 0.00ns  loc: dft.cpp:67
:5  br i1 %exitcond, label %2, label %1

ST_2: real_sample_addr (15)  [1/1] 0.00ns  loc: dft.cpp:72
:1  %real_sample_addr = getelementptr [256 x float]* %real_sample, i32 0, i32 %w_cast

ST_2: real_sample_load (16)  [2/2] 3.25ns  loc: dft.cpp:72
:2  %real_sample_load = load float* %real_sample_addr, align 4

ST_2: imag_sample_addr (19)  [1/1] 0.00ns  loc: dft.cpp:73
:5  %imag_sample_addr = getelementptr [256 x float]* %imag_sample, i32 0, i32 %w_cast

ST_2: imag_sample_load (20)  [2/2] 3.25ns  loc: dft.cpp:73
:6  %imag_sample_load = load float* %imag_sample_addr, align 4

ST_2: StgValue_15 (25)  [1/1] 0.00ns  loc: dft.cpp:75
:0  ret void


 <State 3>: 6.51ns
ST_3: StgValue_16 (14)  [1/1] 0.00ns  loc: dft.cpp:68
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str6) nounwind

ST_3: real_sample_load (16)  [1/2] 3.25ns  loc: dft.cpp:72
:2  %real_sample_load = load float* %real_sample_addr, align 4

ST_3: dft_real_addr (17)  [1/1] 0.00ns  loc: dft.cpp:72
:3  %dft_real_addr = getelementptr [256 x float]* %dft_real, i32 0, i32 %w_cast

ST_3: StgValue_19 (18)  [1/1] 3.25ns  loc: dft.cpp:72
:4  store float %real_sample_load, float* %dft_real_addr, align 4

ST_3: imag_sample_load (20)  [1/2] 3.25ns  loc: dft.cpp:73
:6  %imag_sample_load = load float* %imag_sample_addr, align 4

ST_3: dft_imag_addr (21)  [1/1] 0.00ns  loc: dft.cpp:73
:7  %dft_imag_addr = getelementptr [256 x float]* %dft_imag, i32 0, i32 %w_cast

ST_3: StgValue_22 (22)  [1/1] 3.25ns  loc: dft.cpp:73
:8  store float %imag_sample_load, float* %dft_imag_addr, align 4

ST_3: StgValue_23 (23)  [1/1] 0.00ns  loc: dft.cpp:67
:9  br label %0



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('w') with incoming values : ('w', dft.cpp:67) [7]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', dft.cpp:67) [7]  (0 ns)
	'getelementptr' operation ('real_sample_addr', dft.cpp:72) [15]  (0 ns)
	'load' operation ('real_sample_load', dft.cpp:72) on array 'real_sample' [16]  (3.25 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('real_sample_load', dft.cpp:72) on array 'real_sample' [16]  (3.25 ns)
	'store' operation (dft.cpp:72) of variable 'real_sample_load', dft.cpp:72 on array 'dft_real' [18]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
