// Seed: 159918564
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  localparam id_9 = -1'd0;
  initial begin : LABEL_0
    $signed(68);
    ;
  end
  assign id_8 = -1;
  wire id_10;
  generate
    wire id_11;
  endgenerate
endmodule
module module_1 #(
    parameter id_1 = 32'd44,
    parameter id_2 = 32'd90
) (
    output tri0 id_0,
    inout  tri0 _id_1,
    input  tri0 _id_2
);
  logic [{  id_2  {  id_1  }  } : id_2] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
