<stg><name>calculate_statistics_Pipeline_find_minmax</name>


<trans_list>

<trans id="96" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %max_val_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="max_val_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %min_val_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="min_val_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %min_val_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %min_val_3

]]></Node>
<StgValue><ssdm name="min_val_3_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:5 %store_ln116 = store i31 1, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %store_ln246 = store i32 %min_val_3_read, i32 %min_val_2

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %store_ln240 = store i32 %min_val_3_read, i32 %max_val_2

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.inc41

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc41:0 %i_3 = load i31 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="31">
<![CDATA[
for.inc41:1 %zext_ln116 = zext i31 %i_3

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc41:2 %icmp_ln116 = icmp_slt  i32 %zext_ln116, i32 %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln116"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc41:3 %br_ln116 = br i1 %icmp_ln116, void %for.inc55.preheader.exitStub, void %for.inc41.split

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc41.split:5 %lshr_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %i_3, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="8">
<![CDATA[
for.inc41.split:6 %zext_ln116_1 = zext i8 %lshr_ln3

]]></Node>
<StgValue><ssdm name="zext_ln116_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc41.split:7 %data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln116_1

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc41.split:8 %data_1_addr = getelementptr i32 %data_1, i64 0, i64 %zext_ln116_1

]]></Node>
<StgValue><ssdm name="data_1_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc41.split:9 %data_2_addr = getelementptr i32 %data_2, i64 0, i64 %zext_ln116_1

]]></Node>
<StgValue><ssdm name="data_2_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc41.split:10 %data_3_addr = getelementptr i32 %data_3, i64 0, i64 %zext_ln116_1

]]></Node>
<StgValue><ssdm name="data_3_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="8">
<![CDATA[
for.inc41.split:11 %data_load = load i8 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="8">
<![CDATA[
for.inc41.split:12 %data_1_load = load i8 %data_1_addr

]]></Node>
<StgValue><ssdm name="data_1_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="8">
<![CDATA[
for.inc41.split:13 %data_2_load = load i8 %data_2_addr

]]></Node>
<StgValue><ssdm name="data_2_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="8">
<![CDATA[
for.inc41.split:14 %data_3_load = load i8 %data_3_addr

]]></Node>
<StgValue><ssdm name="data_3_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="31">
<![CDATA[
for.inc41.split:2 %trunc_ln116 = trunc i31 %i_3

]]></Node>
<StgValue><ssdm name="trunc_ln116"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="8">
<![CDATA[
for.inc41.split:11 %data_load = load i8 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="8">
<![CDATA[
for.inc41.split:12 %data_1_load = load i8 %data_1_addr

]]></Node>
<StgValue><ssdm name="data_1_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="8">
<![CDATA[
for.inc41.split:13 %data_2_load = load i8 %data_2_addr

]]></Node>
<StgValue><ssdm name="data_2_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="8">
<![CDATA[
for.inc41.split:14 %data_3_load = load i8 %data_3_addr

]]></Node>
<StgValue><ssdm name="data_3_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc41.split:15 %y_assign = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %data_load, i2 1, i32 %data_1_load, i2 2, i32 %data_2_load, i2 3, i32 %data_3_load, i32 <undef>, i2 %trunc_ln116

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc41.split:42 %add_ln116 = add i31 %i_3, i31 1

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc41.split:43 %store_ln116 = store i31 %add_ln116, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc41.split:1 %min_val_2_load_1 = load i32 %min_val_2

]]></Node>
<StgValue><ssdm name="min_val_2_load_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc41.split:28 %tmp_6 = fcmp_olt  i32 %min_val_2_load_1, i32 %y_assign

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc41.split:0 %max_val_2_load_1 = load i32 %max_val_2

]]></Node>
<StgValue><ssdm name="max_val_2_load_1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
for.inc41.split:16 %bitcast_ln247 = bitcast i32 %min_val_2_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln247"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc41.split:17 %tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln247, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="23" op_0_bw="32">
<![CDATA[
for.inc41.split:18 %trunc_ln247 = trunc i32 %bitcast_ln247

]]></Node>
<StgValue><ssdm name="trunc_ln247"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
for.inc41.split:19 %bitcast_ln247_1 = bitcast i32 %y_assign

]]></Node>
<StgValue><ssdm name="bitcast_ln247_1"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc41.split:20 %tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln247_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="23" op_0_bw="32">
<![CDATA[
for.inc41.split:21 %trunc_ln247_1 = trunc i32 %bitcast_ln247_1

]]></Node>
<StgValue><ssdm name="trunc_ln247_1"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc41.split:22 %icmp_ln247 = icmp_ne  i8 %tmp_3, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln247"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc41.split:23 %icmp_ln247_1 = icmp_eq  i23 %trunc_ln247, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln247_1"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc41.split:24 %or_ln247 = or i1 %icmp_ln247_1, i1 %icmp_ln247

]]></Node>
<StgValue><ssdm name="or_ln247"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc41.split:25 %icmp_ln247_2 = icmp_ne  i8 %tmp_5, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln247_2"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc41.split:26 %icmp_ln247_3 = icmp_eq  i23 %trunc_ln247_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln247_3"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc41.split:27 %or_ln247_1 = or i1 %icmp_ln247_3, i1 %icmp_ln247_2

]]></Node>
<StgValue><ssdm name="or_ln247_1"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc41.split:28 %tmp_6 = fcmp_olt  i32 %min_val_2_load_1, i32 %y_assign

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc41.split:29 %and_ln247 = and i1 %tmp_6, i1 %or_ln247_1

]]></Node>
<StgValue><ssdm name="and_ln247"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc41.split:30 %and_ln247_1 = and i1 %and_ln247, i1 %or_ln247

]]></Node>
<StgValue><ssdm name="and_ln247_1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc41.split:31 %min_val = select i1 %and_ln247_1, i32 %min_val_2_load_1, i32 %y_assign

]]></Node>
<StgValue><ssdm name="min_val"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc41.split:38 %tmp_9 = fcmp_ogt  i32 %max_val_2_load_1, i32 %y_assign

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc55.preheader.exitStub:0 %max_val_2_load = load i32 %max_val_2

]]></Node>
<StgValue><ssdm name="max_val_2_load"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc55.preheader.exitStub:1 %min_val_2_load = load i32 %min_val_2

]]></Node>
<StgValue><ssdm name="min_val_2_load"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc55.preheader.exitStub:2 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %min_val_2_out, i32 %min_val_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc55.preheader.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %max_val_2_out, i32 %max_val_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0">
<![CDATA[
for.inc55.preheader.exitStub:4 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
for.inc41.split:32 %bitcast_ln241 = bitcast i32 %max_val_2_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln241"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc41.split:33 %tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln241, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="23" op_0_bw="32">
<![CDATA[
for.inc41.split:34 %trunc_ln241 = trunc i32 %bitcast_ln241

]]></Node>
<StgValue><ssdm name="trunc_ln241"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc41.split:35 %icmp_ln241 = icmp_ne  i8 %tmp_7, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln241"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc41.split:36 %icmp_ln241_1 = icmp_eq  i23 %trunc_ln241, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln241_1"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc41.split:37 %or_ln241 = or i1 %icmp_ln241_1, i1 %icmp_ln241

]]></Node>
<StgValue><ssdm name="or_ln241"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc41.split:38 %tmp_9 = fcmp_ogt  i32 %max_val_2_load_1, i32 %y_assign

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc41.split:39 %and_ln241 = and i1 %tmp_9, i1 %or_ln247_1

]]></Node>
<StgValue><ssdm name="and_ln241"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc41.split:40 %and_ln241_1 = and i1 %and_ln241, i1 %or_ln241

]]></Node>
<StgValue><ssdm name="and_ln241_1"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc41.split:41 %max_val = select i1 %and_ln241_1, i32 %max_val_2_load_1, i32 %y_assign

]]></Node>
<StgValue><ssdm name="max_val"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc41.split:44 %store_ln246 = store i32 %min_val, i32 %min_val_2

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc41.split:3 %specpipeline_ln117 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln117"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc41.split:4 %specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln116"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc41.split:45 %store_ln240 = store i32 %max_val, i32 %max_val_2

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
for.inc41.split:46 %br_ln116 = br void %for.inc41

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="97" name="min_val_3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="min_val_3"/></StgValue>
</port>
<port id="98" name="n" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="n"/></StgValue>
</port>
<port id="99" name="data" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="100" name="data_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="101" name="data_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="102" name="data_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="103" name="min_val_2_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="min_val_2_out"/></StgValue>
</port>
<port id="104" name="max_val_2_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="max_val_2_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="106" from="StgValue_105" to="max_val_2" fromId="105" toId="9">
</dataflow>
<dataflow id="107" from="StgValue_105" to="min_val_2" fromId="105" toId="10">
</dataflow>
<dataflow id="108" from="StgValue_105" to="i" fromId="105" toId="11">
</dataflow>
<dataflow id="110" from="_ssdm_op_Read.ap_auto.i32" to="n_read" fromId="109" toId="12">
</dataflow>
<dataflow id="111" from="n" to="n_read" fromId="98" toId="12">
</dataflow>
<dataflow id="113" from="_ssdm_op_Read.ap_auto.float" to="min_val_3_read" fromId="112" toId="13">
</dataflow>
<dataflow id="114" from="min_val_3" to="min_val_3_read" fromId="97" toId="13">
</dataflow>
<dataflow id="116" from="StgValue_115" to="store_ln116" fromId="115" toId="14">
</dataflow>
<dataflow id="117" from="i" to="store_ln116" fromId="11" toId="14">
</dataflow>
<dataflow id="118" from="min_val_3_read" to="store_ln246" fromId="13" toId="15">
</dataflow>
<dataflow id="119" from="min_val_2" to="store_ln246" fromId="10" toId="15">
</dataflow>
<dataflow id="120" from="min_val_3_read" to="store_ln240" fromId="13" toId="16">
</dataflow>
<dataflow id="121" from="max_val_2" to="store_ln240" fromId="9" toId="16">
</dataflow>
<dataflow id="122" from="i" to="i_3" fromId="11" toId="18">
</dataflow>
<dataflow id="123" from="i_3" to="zext_ln116" fromId="18" toId="19">
</dataflow>
<dataflow id="124" from="zext_ln116" to="icmp_ln116" fromId="19" toId="20">
</dataflow>
<dataflow id="125" from="n_read" to="icmp_ln116" fromId="12" toId="20">
</dataflow>
<dataflow id="126" from="icmp_ln116" to="br_ln116" fromId="20" toId="21">
</dataflow>
<dataflow id="128" from="_ssdm_op_PartSelect.i8.i31.i32.i32" to="lshr_ln3" fromId="127" toId="22">
</dataflow>
<dataflow id="129" from="i_3" to="lshr_ln3" fromId="18" toId="22">
</dataflow>
<dataflow id="131" from="StgValue_130" to="lshr_ln3" fromId="130" toId="22">
</dataflow>
<dataflow id="133" from="StgValue_132" to="lshr_ln3" fromId="132" toId="22">
</dataflow>
<dataflow id="134" from="lshr_ln3" to="zext_ln116_1" fromId="22" toId="23">
</dataflow>
<dataflow id="135" from="data" to="data_addr" fromId="99" toId="24">
</dataflow>
<dataflow id="137" from="StgValue_136" to="data_addr" fromId="136" toId="24">
</dataflow>
<dataflow id="138" from="zext_ln116_1" to="data_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="139" from="data_1" to="data_1_addr" fromId="100" toId="25">
</dataflow>
<dataflow id="140" from="StgValue_136" to="data_1_addr" fromId="136" toId="25">
</dataflow>
<dataflow id="141" from="zext_ln116_1" to="data_1_addr" fromId="23" toId="25">
</dataflow>
<dataflow id="142" from="data_2" to="data_2_addr" fromId="101" toId="26">
</dataflow>
<dataflow id="143" from="StgValue_136" to="data_2_addr" fromId="136" toId="26">
</dataflow>
<dataflow id="144" from="zext_ln116_1" to="data_2_addr" fromId="23" toId="26">
</dataflow>
<dataflow id="145" from="data_3" to="data_3_addr" fromId="102" toId="27">
</dataflow>
<dataflow id="146" from="StgValue_136" to="data_3_addr" fromId="136" toId="27">
</dataflow>
<dataflow id="147" from="zext_ln116_1" to="data_3_addr" fromId="23" toId="27">
</dataflow>
<dataflow id="148" from="data_addr" to="data_load" fromId="24" toId="28">
</dataflow>
<dataflow id="149" from="data_1_addr" to="data_1_load" fromId="25" toId="29">
</dataflow>
<dataflow id="150" from="data_2_addr" to="data_2_load" fromId="26" toId="30">
</dataflow>
<dataflow id="151" from="data_3_addr" to="data_3_load" fromId="27" toId="31">
</dataflow>
<dataflow id="152" from="i_3" to="trunc_ln116" fromId="18" toId="32">
</dataflow>
<dataflow id="153" from="data_addr" to="data_load" fromId="24" toId="33">
</dataflow>
<dataflow id="154" from="data_1_addr" to="data_1_load" fromId="25" toId="34">
</dataflow>
<dataflow id="155" from="data_2_addr" to="data_2_load" fromId="26" toId="35">
</dataflow>
<dataflow id="156" from="data_3_addr" to="data_3_load" fromId="27" toId="36">
</dataflow>
<dataflow id="158" from="_ssdm_op_SparseMux.ap_auto.4float.float.i2" to="y_assign" fromId="157" toId="37">
</dataflow>
<dataflow id="160" from="StgValue_159" to="y_assign" fromId="159" toId="37">
</dataflow>
<dataflow id="161" from="data_load" to="y_assign" fromId="33" toId="37">
</dataflow>
<dataflow id="163" from="StgValue_162" to="y_assign" fromId="162" toId="37">
</dataflow>
<dataflow id="164" from="data_1_load" to="y_assign" fromId="34" toId="37">
</dataflow>
<dataflow id="166" from="StgValue_165" to="y_assign" fromId="165" toId="37">
</dataflow>
<dataflow id="167" from="data_2_load" to="y_assign" fromId="35" toId="37">
</dataflow>
<dataflow id="169" from="StgValue_168" to="y_assign" fromId="168" toId="37">
</dataflow>
<dataflow id="170" from="data_3_load" to="y_assign" fromId="36" toId="37">
</dataflow>
<dataflow id="172" from="StgValue_171" to="y_assign" fromId="171" toId="37">
</dataflow>
<dataflow id="173" from="trunc_ln116" to="y_assign" fromId="32" toId="37">
</dataflow>
<dataflow id="174" from="i_3" to="add_ln116" fromId="18" toId="38">
</dataflow>
<dataflow id="175" from="StgValue_115" to="add_ln116" fromId="115" toId="38">
</dataflow>
<dataflow id="176" from="add_ln116" to="store_ln116" fromId="38" toId="39">
</dataflow>
<dataflow id="177" from="i" to="store_ln116" fromId="11" toId="39">
</dataflow>
<dataflow id="178" from="min_val_2" to="min_val_2_load_1" fromId="10" toId="40">
</dataflow>
<dataflow id="179" from="min_val_2_load_1" to="tmp_6" fromId="40" toId="41">
</dataflow>
<dataflow id="180" from="y_assign" to="tmp_6" fromId="37" toId="41">
</dataflow>
<dataflow id="181" from="max_val_2" to="max_val_2_load_1" fromId="9" toId="42">
</dataflow>
<dataflow id="182" from="min_val_2_load_1" to="bitcast_ln247" fromId="40" toId="43">
</dataflow>
<dataflow id="184" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_3" fromId="183" toId="44">
</dataflow>
<dataflow id="185" from="bitcast_ln247" to="tmp_3" fromId="43" toId="44">
</dataflow>
<dataflow id="187" from="StgValue_186" to="tmp_3" fromId="186" toId="44">
</dataflow>
<dataflow id="189" from="StgValue_188" to="tmp_3" fromId="188" toId="44">
</dataflow>
<dataflow id="190" from="bitcast_ln247" to="trunc_ln247" fromId="43" toId="45">
</dataflow>
<dataflow id="191" from="y_assign" to="bitcast_ln247_1" fromId="37" toId="46">
</dataflow>
<dataflow id="192" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_5" fromId="183" toId="47">
</dataflow>
<dataflow id="193" from="bitcast_ln247_1" to="tmp_5" fromId="46" toId="47">
</dataflow>
<dataflow id="194" from="StgValue_186" to="tmp_5" fromId="186" toId="47">
</dataflow>
<dataflow id="195" from="StgValue_188" to="tmp_5" fromId="188" toId="47">
</dataflow>
<dataflow id="196" from="bitcast_ln247_1" to="trunc_ln247_1" fromId="46" toId="48">
</dataflow>
<dataflow id="197" from="tmp_3" to="icmp_ln247" fromId="44" toId="49">
</dataflow>
<dataflow id="199" from="StgValue_198" to="icmp_ln247" fromId="198" toId="49">
</dataflow>
<dataflow id="200" from="trunc_ln247" to="icmp_ln247_1" fromId="45" toId="50">
</dataflow>
<dataflow id="202" from="StgValue_201" to="icmp_ln247_1" fromId="201" toId="50">
</dataflow>
<dataflow id="203" from="icmp_ln247_1" to="or_ln247" fromId="50" toId="51">
</dataflow>
<dataflow id="204" from="icmp_ln247" to="or_ln247" fromId="49" toId="51">
</dataflow>
<dataflow id="205" from="tmp_5" to="icmp_ln247_2" fromId="47" toId="52">
</dataflow>
<dataflow id="206" from="StgValue_198" to="icmp_ln247_2" fromId="198" toId="52">
</dataflow>
<dataflow id="207" from="trunc_ln247_1" to="icmp_ln247_3" fromId="48" toId="53">
</dataflow>
<dataflow id="208" from="StgValue_201" to="icmp_ln247_3" fromId="201" toId="53">
</dataflow>
<dataflow id="209" from="icmp_ln247_3" to="or_ln247_1" fromId="53" toId="54">
</dataflow>
<dataflow id="210" from="icmp_ln247_2" to="or_ln247_1" fromId="52" toId="54">
</dataflow>
<dataflow id="211" from="min_val_2_load_1" to="tmp_6" fromId="40" toId="55">
</dataflow>
<dataflow id="212" from="y_assign" to="tmp_6" fromId="37" toId="55">
</dataflow>
<dataflow id="213" from="tmp_6" to="and_ln247" fromId="55" toId="56">
</dataflow>
<dataflow id="214" from="or_ln247_1" to="and_ln247" fromId="54" toId="56">
</dataflow>
<dataflow id="215" from="and_ln247" to="and_ln247_1" fromId="56" toId="57">
</dataflow>
<dataflow id="216" from="or_ln247" to="and_ln247_1" fromId="51" toId="57">
</dataflow>
<dataflow id="217" from="and_ln247_1" to="min_val" fromId="57" toId="58">
</dataflow>
<dataflow id="218" from="min_val_2_load_1" to="min_val" fromId="40" toId="58">
</dataflow>
<dataflow id="219" from="y_assign" to="min_val" fromId="37" toId="58">
</dataflow>
<dataflow id="220" from="max_val_2_load_1" to="tmp_9" fromId="42" toId="59">
</dataflow>
<dataflow id="221" from="y_assign" to="tmp_9" fromId="37" toId="59">
</dataflow>
<dataflow id="222" from="max_val_2_load_1" to="bitcast_ln241" fromId="42" toId="60">
</dataflow>
<dataflow id="223" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_7" fromId="183" toId="61">
</dataflow>
<dataflow id="224" from="bitcast_ln241" to="tmp_7" fromId="60" toId="61">
</dataflow>
<dataflow id="225" from="StgValue_186" to="tmp_7" fromId="186" toId="61">
</dataflow>
<dataflow id="226" from="StgValue_188" to="tmp_7" fromId="188" toId="61">
</dataflow>
<dataflow id="227" from="bitcast_ln241" to="trunc_ln241" fromId="60" toId="62">
</dataflow>
<dataflow id="228" from="tmp_7" to="icmp_ln241" fromId="61" toId="63">
</dataflow>
<dataflow id="229" from="StgValue_198" to="icmp_ln241" fromId="198" toId="63">
</dataflow>
<dataflow id="230" from="trunc_ln241" to="icmp_ln241_1" fromId="62" toId="64">
</dataflow>
<dataflow id="231" from="StgValue_201" to="icmp_ln241_1" fromId="201" toId="64">
</dataflow>
<dataflow id="232" from="icmp_ln241_1" to="or_ln241" fromId="64" toId="65">
</dataflow>
<dataflow id="233" from="icmp_ln241" to="or_ln241" fromId="63" toId="65">
</dataflow>
<dataflow id="234" from="max_val_2_load_1" to="tmp_9" fromId="42" toId="66">
</dataflow>
<dataflow id="235" from="y_assign" to="tmp_9" fromId="37" toId="66">
</dataflow>
<dataflow id="236" from="tmp_9" to="and_ln241" fromId="66" toId="67">
</dataflow>
<dataflow id="237" from="or_ln247_1" to="and_ln241" fromId="54" toId="67">
</dataflow>
<dataflow id="238" from="and_ln241" to="and_ln241_1" fromId="67" toId="68">
</dataflow>
<dataflow id="239" from="or_ln241" to="and_ln241_1" fromId="65" toId="68">
</dataflow>
<dataflow id="240" from="and_ln241_1" to="max_val" fromId="68" toId="69">
</dataflow>
<dataflow id="241" from="max_val_2_load_1" to="max_val" fromId="42" toId="69">
</dataflow>
<dataflow id="242" from="y_assign" to="max_val" fromId="37" toId="69">
</dataflow>
<dataflow id="243" from="min_val" to="store_ln246" fromId="58" toId="70">
</dataflow>
<dataflow id="244" from="min_val_2" to="store_ln246" fromId="10" toId="70">
</dataflow>
<dataflow id="246" from="_ssdm_op_SpecPipeline" to="specpipeline_ln117" fromId="245" toId="71">
</dataflow>
<dataflow id="248" from="StgValue_247" to="specpipeline_ln117" fromId="247" toId="71">
</dataflow>
<dataflow id="250" from="StgValue_249" to="specpipeline_ln117" fromId="249" toId="71">
</dataflow>
<dataflow id="251" from="StgValue_249" to="specpipeline_ln117" fromId="249" toId="71">
</dataflow>
<dataflow id="252" from="StgValue_249" to="specpipeline_ln117" fromId="249" toId="71">
</dataflow>
<dataflow id="254" from="empty" to="specpipeline_ln117" fromId="253" toId="71">
</dataflow>
<dataflow id="256" from="_ssdm_op_SpecLoopName" to="specloopname_ln116" fromId="255" toId="72">
</dataflow>
<dataflow id="258" from="empty_10" to="specloopname_ln116" fromId="257" toId="72">
</dataflow>
<dataflow id="259" from="max_val" to="store_ln240" fromId="69" toId="73">
</dataflow>
<dataflow id="260" from="max_val_2" to="store_ln240" fromId="9" toId="73">
</dataflow>
<dataflow id="261" from="max_val_2" to="max_val_2_load" fromId="9" toId="75">
</dataflow>
<dataflow id="262" from="min_val_2" to="min_val_2_load" fromId="10" toId="76">
</dataflow>
<dataflow id="264" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="263" toId="77">
</dataflow>
<dataflow id="265" from="min_val_2_out" to="write_ln0" fromId="103" toId="77">
</dataflow>
<dataflow id="266" from="min_val_2_load" to="write_ln0" fromId="76" toId="77">
</dataflow>
<dataflow id="267" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="263" toId="78">
</dataflow>
<dataflow id="268" from="max_val_2_out" to="write_ln0" fromId="104" toId="78">
</dataflow>
<dataflow id="269" from="max_val_2_load" to="write_ln0" fromId="75" toId="78">
</dataflow>
<dataflow id="270" from="icmp_ln116" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="271" from="icmp_ln116" to="StgValue_3" fromId="20" toId="3">
</dataflow>
<dataflow id="272" from="icmp_ln116" to="StgValue_5" fromId="20" toId="5">
</dataflow>
</dataflows>


</stg>
