|Mod_Teste
CLOCK_27 => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN8
KEY[0] => KEY[0].IN1
KEY[1] => erroUART.ACLR
KEY[1] => LEDG[2].DATAIN
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => w_DataIn[0].IN1
SW[1] => w_DataIn[1].IN1
SW[2] => w_DataIn[2].IN1
SW[3] => w_DataIn[3].IN1
SW[4] => w_DataIn[4].IN1
SW[5] => w_DataIn[5].IN1
SW[6] => w_DataIn[6].IN1
SW[7] => w_DataIn[7].IN1
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => opFreq[0].IN1
SW[15] => opFreq[1].IN1
SW[16] => SW[16].IN1
SW[17] => ~NO_FANOUT~
HEX0[6] <= w_DataOut[6].DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= w_DataOut[5].DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= w_DataOut[4].DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= w_DataOut[3].DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= w_DataOut[2].DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= w_DataOut[1].DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= w_DataOut[0].DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] <= monitor:comb_75.port1
HEX1[5] <= monitor:comb_75.port1
HEX1[4] <= monitor:comb_75.port1
HEX1[3] <= monitor:comb_75.port1
HEX1[2] <= monitor:comb_75.port1
HEX1[1] <= monitor:comb_75.port1
HEX1[0] <= monitor:comb_75.port1
HEX2[6] <= monitor:comb_76.port1
HEX2[5] <= monitor:comb_76.port1
HEX2[4] <= monitor:comb_76.port1
HEX2[3] <= monitor:comb_76.port1
HEX2[2] <= monitor:comb_76.port1
HEX2[1] <= monitor:comb_76.port1
HEX2[0] <= monitor:comb_76.port1
HEX3[6] <= <GND>
HEX3[5] <= <GND>
HEX3[4] <= <GND>
HEX3[3] <= <GND>
HEX3[2] <= <GND>
HEX3[1] <= <GND>
HEX3[0] <= <GND>
HEX4[6] <= <GND>
HEX4[5] <= <GND>
HEX4[4] <= <GND>
HEX4[3] <= <GND>
HEX4[2] <= <GND>
HEX4[1] <= <GND>
HEX4[0] <= <GND>
HEX5[6] <= <GND>
HEX5[5] <= <GND>
HEX5[4] <= <GND>
HEX5[3] <= <GND>
HEX5[2] <= <GND>
HEX5[1] <= <GND>
HEX5[0] <= <GND>
HEX6[6] <= <GND>
HEX6[5] <= <GND>
HEX6[4] <= <GND>
HEX6[3] <= <GND>
HEX6[2] <= <GND>
HEX6[1] <= <GND>
HEX6[0] <= <GND>
HEX7[6] <= <GND>
HEX7[5] <= <GND>
HEX7[4] <= <GND>
HEX7[3] <= <GND>
HEX7[2] <= <GND>
HEX7[1] <= <GND>
HEX7[0] <= <GND>
LEDG[0] <= ULA:comb_98.port4
LEDG[1] <= erroUART.DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= KEY[1].DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= Parallel_OUT:comb_42.port5
LEDG[4] <= <GND>
LEDG[5] <= <GND>
LEDG[6] <= SerialIn.DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= redCLK.DB_MAX_OUTPUT_PORT_TYPE
LEDG[8] <= <GND>
LEDR[0] <= w_DataOut[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= ControlUnit:comb_40.port3
LEDR[2] <= w_MemWrite.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= ControlUnit:comb_40.port5
LEDR[4] <= w_ULAControl[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= w_ULAControl[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= w_ULAControl[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= ControlUnit:comb_40.port7
LEDR[8] <= ControlUnit:comb_40.port8
LEDR[9] <= w_RegWrite.DB_MAX_OUTPUT_PORT_TYPE
LEDR[10] <= <GND>
LEDR[11] <= <GND>
LEDR[12] <= <GND>
LEDR[13] <= <GND>
LEDR[14] <= <GND>
LEDR[15] <= <GND>
LEDR[16] <= <GND>
LEDR[17] <= <GND>
UART_TXD <= saidaUART:comb_354.port4
UART_RXD => SerialIn.IN1
LCD_DATA[0] <> LCD_TEST:MyLCD.LCD_DATA
LCD_DATA[1] <> LCD_TEST:MyLCD.LCD_DATA
LCD_DATA[2] <> LCD_TEST:MyLCD.LCD_DATA
LCD_DATA[3] <> LCD_TEST:MyLCD.LCD_DATA
LCD_DATA[4] <> LCD_TEST:MyLCD.LCD_DATA
LCD_DATA[5] <> LCD_TEST:MyLCD.LCD_DATA
LCD_DATA[6] <> LCD_TEST:MyLCD.LCD_DATA
LCD_DATA[7] <> LCD_TEST:MyLCD.LCD_DATA
LCD_ON <= <VCC>
LCD_BLON <= <VCC>
LCD_RW <= LCD_TEST:MyLCD.LCD_RW
LCD_EN <= LCD_TEST:MyLCD.LCD_EN
LCD_RS <= LCD_TEST:MyLCD.LCD_RS
GPIO_0[0] <> GPIO_0[0]
GPIO_0[1] <> GPIO_0[1]
GPIO_0[2] <> GPIO_0[2]
GPIO_0[3] <> GPIO_0[3]
GPIO_0[4] <> GPIO_0[4]
GPIO_0[5] <> GPIO_0[5]
GPIO_0[6] <> GPIO_0[6]
GPIO_0[7] <> GPIO_0[7]
GPIO_0[8] <> GPIO_0[8]
GPIO_0[9] <> GPIO_0[9]
GPIO_0[10] <> GPIO_0[10]
GPIO_0[11] <> GPIO_0[11]
GPIO_0[12] <> GPIO_0[12]
GPIO_0[13] <> GPIO_0[13]
GPIO_0[14] <> GPIO_0[14]
GPIO_0[15] <> GPIO_0[15]
GPIO_0[16] <> GPIO_0[16]
GPIO_0[17] <> GPIO_0[17]
GPIO_0[18] <> GPIO_0[18]
GPIO_0[19] <> GPIO_0[19]
GPIO_0[20] <> GPIO_0[20]
GPIO_0[21] <> GPIO_0[21]
GPIO_0[22] <> GPIO_0[22]
GPIO_0[23] <> GPIO_0[23]
GPIO_0[24] <> GPIO_0[24]
GPIO_0[25] <> GPIO_0[25]
GPIO_0[26] <> GPIO_0[26]
GPIO_0[27] <> GPIO_0[27]
GPIO_0[28] <> GPIO_0[28]
GPIO_0[29] <> GPIO_0[29]
GPIO_0[30] <> GPIO_0[30]
GPIO_0[31] <> GPIO_0[31]
GPIO_0[32] <> GPIO_0[32]
GPIO_0[33] <> GPIO_0[33]
GPIO_0[34] <> GPIO_0[34]
GPIO_0[35] <> GPIO_0[35]
GPIO_1[0] <> GPIO_1[0]
GPIO_1[1] <> GPIO_1[1]
GPIO_1[2] <> GPIO_1[2]
GPIO_1[3] <> GPIO_1[3]
GPIO_1[4] <> GPIO_1[4]
GPIO_1[5] <> GPIO_1[5]
GPIO_1[6] <> GPIO_1[6]
GPIO_1[7] <> GPIO_1[7]
GPIO_1[8] <> GPIO_1[8]
GPIO_1[9] <> GPIO_1[9]
GPIO_1[10] <> GPIO_1[10]
GPIO_1[11] <> GPIO_1[11]
GPIO_1[12] <> GPIO_1[12]
GPIO_1[13] <> GPIO_1[13]
GPIO_1[14] <> GPIO_1[14]
GPIO_1[15] <> GPIO_1[15]
GPIO_1[16] <> GPIO_1[16]
GPIO_1[17] <> GPIO_1[17]
GPIO_1[18] <> GPIO_1[18]
GPIO_1[19] <> GPIO_1[19]
GPIO_1[20] <> GPIO_1[20]
GPIO_1[21] <> GPIO_1[21]
GPIO_1[22] <> GPIO_1[22]
GPIO_1[23] <> GPIO_1[23]
GPIO_1[24] <> GPIO_1[24]
GPIO_1[25] <> GPIO_1[25]
GPIO_1[26] <> GPIO_1[26]
GPIO_1[27] <> GPIO_1[27]
GPIO_1[28] <> GPIO_1[28]
GPIO_1[29] <> GPIO_1[29]
GPIO_1[30] <> GPIO_1[30]
GPIO_1[31] <> GPIO_1[31]
GPIO_1[32] <> GPIO_1[32]
GPIO_1[33] <> GPIO_1[33]
GPIO_1[34] <> GPIO_1[34]
GPIO_1[35] <> GPIO_1[35]


|Mod_Teste|RegPC:comb_21
PCin[0] => PC[0]~reg0.DATAIN
PCin[1] => PC[1]~reg0.DATAIN
PCin[2] => PC[2]~reg0.DATAIN
PCin[3] => PC[3]~reg0.DATAIN
PCin[4] => PC[4]~reg0.DATAIN
PCin[5] => PC[5]~reg0.DATAIN
PCin[6] => PC[6]~reg0.DATAIN
PCin[7] => PC[7]~reg0.DATAIN
clk => PC[0]~reg0.CLK
clk => PC[1]~reg0.CLK
clk => PC[2]~reg0.CLK
clk => PC[3]~reg0.CLK
clk => PC[4]~reg0.CLK
clk => PC[5]~reg0.CLK
clk => PC[6]~reg0.CLK
clk => PC[7]~reg0.CLK
PC[0] <= PC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[1] <= PC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[2] <= PC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[3] <= PC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[4] <= PC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[5] <= PC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[6] <= PC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[7] <= PC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mod_Teste|RamDataMem2:comb_22
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|Mod_Teste|RamDataMem2:comb_22|altsyncram:altsyncram_component
wren_a => altsyncram_m1b1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_m1b1:auto_generated.data_a[0]
data_a[1] => altsyncram_m1b1:auto_generated.data_a[1]
data_a[2] => altsyncram_m1b1:auto_generated.data_a[2]
data_a[3] => altsyncram_m1b1:auto_generated.data_a[3]
data_a[4] => altsyncram_m1b1:auto_generated.data_a[4]
data_a[5] => altsyncram_m1b1:auto_generated.data_a[5]
data_a[6] => altsyncram_m1b1:auto_generated.data_a[6]
data_a[7] => altsyncram_m1b1:auto_generated.data_a[7]
data_a[8] => altsyncram_m1b1:auto_generated.data_a[8]
data_a[9] => altsyncram_m1b1:auto_generated.data_a[9]
data_a[10] => altsyncram_m1b1:auto_generated.data_a[10]
data_a[11] => altsyncram_m1b1:auto_generated.data_a[11]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m1b1:auto_generated.address_a[0]
address_a[1] => altsyncram_m1b1:auto_generated.address_a[1]
address_a[2] => altsyncram_m1b1:auto_generated.address_a[2]
address_a[3] => altsyncram_m1b1:auto_generated.address_a[3]
address_a[4] => altsyncram_m1b1:auto_generated.address_a[4]
address_a[5] => altsyncram_m1b1:auto_generated.address_a[5]
address_a[6] => altsyncram_m1b1:auto_generated.address_a[6]
address_a[7] => altsyncram_m1b1:auto_generated.address_a[7]
address_a[8] => altsyncram_m1b1:auto_generated.address_a[8]
address_a[9] => altsyncram_m1b1:auto_generated.address_a[9]
address_a[10] => altsyncram_m1b1:auto_generated.address_a[10]
address_a[11] => altsyncram_m1b1:auto_generated.address_a[11]
address_a[12] => altsyncram_m1b1:auto_generated.address_a[12]
address_a[13] => altsyncram_m1b1:auto_generated.address_a[13]
address_a[14] => altsyncram_m1b1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m1b1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m1b1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m1b1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m1b1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m1b1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m1b1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m1b1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m1b1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m1b1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m1b1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m1b1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m1b1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m1b1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Mod_Teste|RamDataMem2:comb_22|altsyncram:altsyncram_component|altsyncram_m1b1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_9oa:decode3.data[0]
address_a[12] => decode_9oa:deep_decode.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_9oa:decode3.data[1]
address_a[13] => decode_9oa:deep_decode.data[1]
address_a[14] => address_reg_a[2].DATAIN
address_a[14] => decode_9oa:decode3.data[2]
address_a[14] => decode_9oa:deep_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a36.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[0] => ram_block1a60.PORTADATAIN
data_a[0] => ram_block1a72.PORTADATAIN
data_a[0] => ram_block1a84.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a37.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[1] => ram_block1a61.PORTADATAIN
data_a[1] => ram_block1a73.PORTADATAIN
data_a[1] => ram_block1a85.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a38.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[2] => ram_block1a62.PORTADATAIN
data_a[2] => ram_block1a74.PORTADATAIN
data_a[2] => ram_block1a86.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a15.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[3] => ram_block1a39.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[3] => ram_block1a63.PORTADATAIN
data_a[3] => ram_block1a75.PORTADATAIN
data_a[3] => ram_block1a87.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a16.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[4] => ram_block1a40.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[4] => ram_block1a64.PORTADATAIN
data_a[4] => ram_block1a76.PORTADATAIN
data_a[4] => ram_block1a88.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a17.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[5] => ram_block1a41.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[5] => ram_block1a65.PORTADATAIN
data_a[5] => ram_block1a77.PORTADATAIN
data_a[5] => ram_block1a89.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a18.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[6] => ram_block1a42.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[6] => ram_block1a66.PORTADATAIN
data_a[6] => ram_block1a78.PORTADATAIN
data_a[6] => ram_block1a90.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a19.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
data_a[7] => ram_block1a43.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[7] => ram_block1a67.PORTADATAIN
data_a[7] => ram_block1a79.PORTADATAIN
data_a[7] => ram_block1a91.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a20.PORTADATAIN
data_a[8] => ram_block1a32.PORTADATAIN
data_a[8] => ram_block1a44.PORTADATAIN
data_a[8] => ram_block1a56.PORTADATAIN
data_a[8] => ram_block1a68.PORTADATAIN
data_a[8] => ram_block1a80.PORTADATAIN
data_a[8] => ram_block1a92.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a21.PORTADATAIN
data_a[9] => ram_block1a33.PORTADATAIN
data_a[9] => ram_block1a45.PORTADATAIN
data_a[9] => ram_block1a57.PORTADATAIN
data_a[9] => ram_block1a69.PORTADATAIN
data_a[9] => ram_block1a81.PORTADATAIN
data_a[9] => ram_block1a93.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a22.PORTADATAIN
data_a[10] => ram_block1a34.PORTADATAIN
data_a[10] => ram_block1a46.PORTADATAIN
data_a[10] => ram_block1a58.PORTADATAIN
data_a[10] => ram_block1a70.PORTADATAIN
data_a[10] => ram_block1a82.PORTADATAIN
data_a[10] => ram_block1a94.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a23.PORTADATAIN
data_a[11] => ram_block1a35.PORTADATAIN
data_a[11] => ram_block1a47.PORTADATAIN
data_a[11] => ram_block1a59.PORTADATAIN
data_a[11] => ram_block1a71.PORTADATAIN
data_a[11] => ram_block1a83.PORTADATAIN
data_a[11] => ram_block1a95.PORTADATAIN
q_a[0] <= mux_4kb:mux2.result[0]
q_a[1] <= mux_4kb:mux2.result[1]
q_a[2] <= mux_4kb:mux2.result[2]
q_a[3] <= mux_4kb:mux2.result[3]
q_a[4] <= mux_4kb:mux2.result[4]
q_a[5] <= mux_4kb:mux2.result[5]
q_a[6] <= mux_4kb:mux2.result[6]
q_a[7] <= mux_4kb:mux2.result[7]
q_a[8] <= mux_4kb:mux2.result[8]
q_a[9] <= mux_4kb:mux2.result[9]
q_a[10] <= mux_4kb:mux2.result[10]
q_a[11] <= mux_4kb:mux2.result[11]
wren_a => decode_9oa:decode3.enable


|Mod_Teste|RamDataMem2:comb_22|altsyncram:altsyncram_component|altsyncram_m1b1:auto_generated|decode_9oa:decode3
data[0] => w_anode821w[1].IN0
data[0] => w_anode838w[1].IN1
data[0] => w_anode848w[1].IN0
data[0] => w_anode858w[1].IN1
data[0] => w_anode868w[1].IN0
data[0] => w_anode878w[1].IN1
data[0] => w_anode888w[1].IN0
data[0] => w_anode898w[1].IN1
data[1] => w_anode821w[2].IN0
data[1] => w_anode838w[2].IN0
data[1] => w_anode848w[2].IN1
data[1] => w_anode858w[2].IN1
data[1] => w_anode868w[2].IN0
data[1] => w_anode878w[2].IN0
data[1] => w_anode888w[2].IN1
data[1] => w_anode898w[2].IN1
data[2] => w_anode821w[3].IN0
data[2] => w_anode838w[3].IN0
data[2] => w_anode848w[3].IN0
data[2] => w_anode858w[3].IN0
data[2] => w_anode868w[3].IN1
data[2] => w_anode878w[3].IN1
data[2] => w_anode888w[3].IN1
data[2] => w_anode898w[3].IN1
enable => w_anode821w[1].IN0
enable => w_anode838w[1].IN0
enable => w_anode848w[1].IN0
enable => w_anode858w[1].IN0
enable => w_anode868w[1].IN0
enable => w_anode878w[1].IN0
enable => w_anode888w[1].IN0
enable => w_anode898w[1].IN0
eq[0] <= w_anode821w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode838w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode848w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode858w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode868w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode878w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode888w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode898w[3].DB_MAX_OUTPUT_PORT_TYPE


|Mod_Teste|RamDataMem2:comb_22|altsyncram:altsyncram_component|altsyncram_m1b1:auto_generated|decode_9oa:deep_decode
data[0] => w_anode821w[1].IN0
data[0] => w_anode838w[1].IN1
data[0] => w_anode848w[1].IN0
data[0] => w_anode858w[1].IN1
data[0] => w_anode868w[1].IN0
data[0] => w_anode878w[1].IN1
data[0] => w_anode888w[1].IN0
data[0] => w_anode898w[1].IN1
data[1] => w_anode821w[2].IN0
data[1] => w_anode838w[2].IN0
data[1] => w_anode848w[2].IN1
data[1] => w_anode858w[2].IN1
data[1] => w_anode868w[2].IN0
data[1] => w_anode878w[2].IN0
data[1] => w_anode888w[2].IN1
data[1] => w_anode898w[2].IN1
data[2] => w_anode821w[3].IN0
data[2] => w_anode838w[3].IN0
data[2] => w_anode848w[3].IN0
data[2] => w_anode858w[3].IN0
data[2] => w_anode868w[3].IN1
data[2] => w_anode878w[3].IN1
data[2] => w_anode888w[3].IN1
data[2] => w_anode898w[3].IN1
enable => w_anode821w[1].IN0
enable => w_anode838w[1].IN0
enable => w_anode848w[1].IN0
enable => w_anode858w[1].IN0
enable => w_anode868w[1].IN0
enable => w_anode878w[1].IN0
enable => w_anode888w[1].IN0
enable => w_anode898w[1].IN0
eq[0] <= w_anode821w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode838w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode848w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode858w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode868w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode878w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode888w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode898w[3].DB_MAX_OUTPUT_PORT_TYPE


|Mod_Teste|RamDataMem2:comb_22|altsyncram:altsyncram_component|altsyncram_m1b1:auto_generated|mux_4kb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[72] => _.IN1
data[72] => _.IN1
data[73] => _.IN1
data[73] => _.IN1
data[74] => _.IN1
data[74] => _.IN1
data[75] => _.IN1
data[75] => _.IN1
data[76] => _.IN1
data[76] => _.IN1
data[77] => _.IN1
data[77] => _.IN1
data[78] => _.IN1
data[78] => _.IN1
data[79] => _.IN1
data[79] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[84] => _.IN0
data[85] => _.IN0
data[86] => _.IN0
data[87] => _.IN0
data[88] => _.IN0
data[89] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[11].IN0
sel[2] => _.IN0
sel[2] => result_node[10].IN0
sel[2] => _.IN0
sel[2] => result_node[9].IN0
sel[2] => _.IN0
sel[2] => result_node[8].IN0
sel[2] => _.IN0
sel[2] => result_node[7].IN0
sel[2] => _.IN0
sel[2] => result_node[6].IN0
sel[2] => _.IN0
sel[2] => result_node[5].IN0
sel[2] => _.IN0
sel[2] => result_node[4].IN0
sel[2] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|Mod_Teste|RomInstMem:comb_23
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|Mod_Teste|RomInstMem:comb_23|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mq81:auto_generated.address_a[0]
address_a[1] => altsyncram_mq81:auto_generated.address_a[1]
address_a[2] => altsyncram_mq81:auto_generated.address_a[2]
address_a[3] => altsyncram_mq81:auto_generated.address_a[3]
address_a[4] => altsyncram_mq81:auto_generated.address_a[4]
address_a[5] => altsyncram_mq81:auto_generated.address_a[5]
address_a[6] => altsyncram_mq81:auto_generated.address_a[6]
address_a[7] => altsyncram_mq81:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mq81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mq81:auto_generated.q_a[0]
q_a[1] <= altsyncram_mq81:auto_generated.q_a[1]
q_a[2] <= altsyncram_mq81:auto_generated.q_a[2]
q_a[3] <= altsyncram_mq81:auto_generated.q_a[3]
q_a[4] <= altsyncram_mq81:auto_generated.q_a[4]
q_a[5] <= altsyncram_mq81:auto_generated.q_a[5]
q_a[6] <= altsyncram_mq81:auto_generated.q_a[6]
q_a[7] <= altsyncram_mq81:auto_generated.q_a[7]
q_a[8] <= altsyncram_mq81:auto_generated.q_a[8]
q_a[9] <= altsyncram_mq81:auto_generated.q_a[9]
q_a[10] <= altsyncram_mq81:auto_generated.q_a[10]
q_a[11] <= altsyncram_mq81:auto_generated.q_a[11]
q_a[12] <= altsyncram_mq81:auto_generated.q_a[12]
q_a[13] <= altsyncram_mq81:auto_generated.q_a[13]
q_a[14] <= altsyncram_mq81:auto_generated.q_a[14]
q_a[15] <= altsyncram_mq81:auto_generated.q_a[15]
q_a[16] <= altsyncram_mq81:auto_generated.q_a[16]
q_a[17] <= altsyncram_mq81:auto_generated.q_a[17]
q_a[18] <= altsyncram_mq81:auto_generated.q_a[18]
q_a[19] <= altsyncram_mq81:auto_generated.q_a[19]
q_a[20] <= altsyncram_mq81:auto_generated.q_a[20]
q_a[21] <= altsyncram_mq81:auto_generated.q_a[21]
q_a[22] <= altsyncram_mq81:auto_generated.q_a[22]
q_a[23] <= altsyncram_mq81:auto_generated.q_a[23]
q_a[24] <= altsyncram_mq81:auto_generated.q_a[24]
q_a[25] <= altsyncram_mq81:auto_generated.q_a[25]
q_a[26] <= altsyncram_mq81:auto_generated.q_a[26]
q_a[27] <= altsyncram_mq81:auto_generated.q_a[27]
q_a[28] <= altsyncram_mq81:auto_generated.q_a[28]
q_a[29] <= altsyncram_mq81:auto_generated.q_a[29]
q_a[30] <= altsyncram_mq81:auto_generated.q_a[30]
q_a[31] <= altsyncram_mq81:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Mod_Teste|RomInstMem:comb_23|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|Mod_Teste|ControlUnit:comb_40
OP[0] => Decoder1.IN5
OP[1] => Decoder1.IN4
OP[2] => Decoder1.IN3
OP[3] => Decoder1.IN2
OP[4] => Decoder1.IN1
OP[5] => Decoder1.IN0
Funct[0] => Decoder0.IN5
Funct[1] => Decoder0.IN4
Funct[2] => Decoder0.IN3
Funct[3] => Decoder0.IN2
Funct[4] => Decoder0.IN1
Funct[5] => Decoder0.IN0
Jump <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
Branch <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
ULAControl[0] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
ULAControl[1] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
ULAControl[2] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
ULASrc <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
RegDst <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE


|Mod_Teste|RegisterFile:comb_41
wd3[0] => memoria.DATAB
wd3[0] => memoria.DATAB
wd3[0] => memoria.DATAB
wd3[0] => memoria.DATAB
wd3[0] => memoria.DATAB
wd3[0] => memoria.DATAB
wd3[0] => memoria.DATAB
wd3[0] => memoria.DATAB
wd3[0] => memoria.DATAB
wd3[0] => memoria.DATAB
wd3[0] => memoria.DATAB
wd3[0] => memoria.DATAB
wd3[0] => memoria.DATAB
wd3[0] => memoria.DATAB
wd3[0] => memoria.DATAB
wd3[1] => memoria.DATAB
wd3[1] => memoria.DATAB
wd3[1] => memoria.DATAB
wd3[1] => memoria.DATAB
wd3[1] => memoria.DATAB
wd3[1] => memoria.DATAB
wd3[1] => memoria.DATAB
wd3[1] => memoria.DATAB
wd3[1] => memoria.DATAB
wd3[1] => memoria.DATAB
wd3[1] => memoria.DATAB
wd3[1] => memoria.DATAB
wd3[1] => memoria.DATAB
wd3[1] => memoria.DATAB
wd3[1] => memoria.DATAB
wd3[2] => memoria.DATAB
wd3[2] => memoria.DATAB
wd3[2] => memoria.DATAB
wd3[2] => memoria.DATAB
wd3[2] => memoria.DATAB
wd3[2] => memoria.DATAB
wd3[2] => memoria.DATAB
wd3[2] => memoria.DATAB
wd3[2] => memoria.DATAB
wd3[2] => memoria.DATAB
wd3[2] => memoria.DATAB
wd3[2] => memoria.DATAB
wd3[2] => memoria.DATAB
wd3[2] => memoria.DATAB
wd3[2] => memoria.DATAB
wd3[3] => memoria.DATAB
wd3[3] => memoria.DATAB
wd3[3] => memoria.DATAB
wd3[3] => memoria.DATAB
wd3[3] => memoria.DATAB
wd3[3] => memoria.DATAB
wd3[3] => memoria.DATAB
wd3[3] => memoria.DATAB
wd3[3] => memoria.DATAB
wd3[3] => memoria.DATAB
wd3[3] => memoria.DATAB
wd3[3] => memoria.DATAB
wd3[3] => memoria.DATAB
wd3[3] => memoria.DATAB
wd3[3] => memoria.DATAB
wd3[4] => memoria.DATAB
wd3[4] => memoria.DATAB
wd3[4] => memoria.DATAB
wd3[4] => memoria.DATAB
wd3[4] => memoria.DATAB
wd3[4] => memoria.DATAB
wd3[4] => memoria.DATAB
wd3[4] => memoria.DATAB
wd3[4] => memoria.DATAB
wd3[4] => memoria.DATAB
wd3[4] => memoria.DATAB
wd3[4] => memoria.DATAB
wd3[4] => memoria.DATAB
wd3[4] => memoria.DATAB
wd3[4] => memoria.DATAB
wd3[5] => memoria.DATAB
wd3[5] => memoria.DATAB
wd3[5] => memoria.DATAB
wd3[5] => memoria.DATAB
wd3[5] => memoria.DATAB
wd3[5] => memoria.DATAB
wd3[5] => memoria.DATAB
wd3[5] => memoria.DATAB
wd3[5] => memoria.DATAB
wd3[5] => memoria.DATAB
wd3[5] => memoria.DATAB
wd3[5] => memoria.DATAB
wd3[5] => memoria.DATAB
wd3[5] => memoria.DATAB
wd3[5] => memoria.DATAB
wd3[6] => memoria.DATAB
wd3[6] => memoria.DATAB
wd3[6] => memoria.DATAB
wd3[6] => memoria.DATAB
wd3[6] => memoria.DATAB
wd3[6] => memoria.DATAB
wd3[6] => memoria.DATAB
wd3[6] => memoria.DATAB
wd3[6] => memoria.DATAB
wd3[6] => memoria.DATAB
wd3[6] => memoria.DATAB
wd3[6] => memoria.DATAB
wd3[6] => memoria.DATAB
wd3[6] => memoria.DATAB
wd3[6] => memoria.DATAB
wd3[7] => memoria.DATAB
wd3[7] => memoria.DATAB
wd3[7] => memoria.DATAB
wd3[7] => memoria.DATAB
wd3[7] => memoria.DATAB
wd3[7] => memoria.DATAB
wd3[7] => memoria.DATAB
wd3[7] => memoria.DATAB
wd3[7] => memoria.DATAB
wd3[7] => memoria.DATAB
wd3[7] => memoria.DATAB
wd3[7] => memoria.DATAB
wd3[7] => memoria.DATAB
wd3[7] => memoria.DATAB
wd3[7] => memoria.DATAB
wd3[8] => memoria.DATAB
wd3[8] => memoria.DATAB
wd3[8] => memoria.DATAB
wd3[8] => memoria.DATAB
wd3[8] => memoria.DATAB
wd3[8] => memoria.DATAB
wd3[8] => memoria.DATAB
wd3[8] => memoria.DATAB
wd3[8] => memoria.DATAB
wd3[8] => memoria.DATAB
wd3[8] => memoria.DATAB
wd3[8] => memoria.DATAB
wd3[8] => memoria.DATAB
wd3[8] => memoria.DATAB
wd3[8] => memoria.DATAB
wd3[9] => memoria.DATAB
wd3[9] => memoria.DATAB
wd3[9] => memoria.DATAB
wd3[9] => memoria.DATAB
wd3[9] => memoria.DATAB
wd3[9] => memoria.DATAB
wd3[9] => memoria.DATAB
wd3[9] => memoria.DATAB
wd3[9] => memoria.DATAB
wd3[9] => memoria.DATAB
wd3[9] => memoria.DATAB
wd3[9] => memoria.DATAB
wd3[9] => memoria.DATAB
wd3[9] => memoria.DATAB
wd3[9] => memoria.DATAB
wd3[10] => memoria.DATAB
wd3[10] => memoria.DATAB
wd3[10] => memoria.DATAB
wd3[10] => memoria.DATAB
wd3[10] => memoria.DATAB
wd3[10] => memoria.DATAB
wd3[10] => memoria.DATAB
wd3[10] => memoria.DATAB
wd3[10] => memoria.DATAB
wd3[10] => memoria.DATAB
wd3[10] => memoria.DATAB
wd3[10] => memoria.DATAB
wd3[10] => memoria.DATAB
wd3[10] => memoria.DATAB
wd3[10] => memoria.DATAB
wd3[11] => memoria.DATAB
wd3[11] => memoria.DATAB
wd3[11] => memoria.DATAB
wd3[11] => memoria.DATAB
wd3[11] => memoria.DATAB
wd3[11] => memoria.DATAB
wd3[11] => memoria.DATAB
wd3[11] => memoria.DATAB
wd3[11] => memoria.DATAB
wd3[11] => memoria.DATAB
wd3[11] => memoria.DATAB
wd3[11] => memoria.DATAB
wd3[11] => memoria.DATAB
wd3[11] => memoria.DATAB
wd3[11] => memoria.DATAB
wd3[12] => memoria.DATAB
wd3[12] => memoria.DATAB
wd3[12] => memoria.DATAB
wd3[12] => memoria.DATAB
wd3[12] => memoria.DATAB
wd3[12] => memoria.DATAB
wd3[12] => memoria.DATAB
wd3[12] => memoria.DATAB
wd3[12] => memoria.DATAB
wd3[12] => memoria.DATAB
wd3[12] => memoria.DATAB
wd3[12] => memoria.DATAB
wd3[12] => memoria.DATAB
wd3[12] => memoria.DATAB
wd3[12] => memoria.DATAB
wd3[13] => memoria.DATAB
wd3[13] => memoria.DATAB
wd3[13] => memoria.DATAB
wd3[13] => memoria.DATAB
wd3[13] => memoria.DATAB
wd3[13] => memoria.DATAB
wd3[13] => memoria.DATAB
wd3[13] => memoria.DATAB
wd3[13] => memoria.DATAB
wd3[13] => memoria.DATAB
wd3[13] => memoria.DATAB
wd3[13] => memoria.DATAB
wd3[13] => memoria.DATAB
wd3[13] => memoria.DATAB
wd3[13] => memoria.DATAB
wd3[14] => memoria.DATAB
wd3[14] => memoria.DATAB
wd3[14] => memoria.DATAB
wd3[14] => memoria.DATAB
wd3[14] => memoria.DATAB
wd3[14] => memoria.DATAB
wd3[14] => memoria.DATAB
wd3[14] => memoria.DATAB
wd3[14] => memoria.DATAB
wd3[14] => memoria.DATAB
wd3[14] => memoria.DATAB
wd3[14] => memoria.DATAB
wd3[14] => memoria.DATAB
wd3[14] => memoria.DATAB
wd3[14] => memoria.DATAB
wd3[15] => memoria.DATAB
wd3[15] => memoria.DATAB
wd3[15] => memoria.DATAB
wd3[15] => memoria.DATAB
wd3[15] => memoria.DATAB
wd3[15] => memoria.DATAB
wd3[15] => memoria.DATAB
wd3[15] => memoria.DATAB
wd3[15] => memoria.DATAB
wd3[15] => memoria.DATAB
wd3[15] => memoria.DATAB
wd3[15] => memoria.DATAB
wd3[15] => memoria.DATAB
wd3[15] => memoria.DATAB
wd3[15] => memoria.DATAB
wa3[0] => Decoder0.IN3
wa3[0] => Equal0.IN3
wa3[1] => Decoder0.IN2
wa3[1] => Equal0.IN2
wa3[2] => Decoder0.IN1
wa3[2] => Equal0.IN1
wa3[3] => Decoder0.IN0
wa3[3] => Equal0.IN0
ra1[0] => Mux0.IN4
ra1[0] => Mux1.IN4
ra1[0] => Mux2.IN4
ra1[0] => Mux3.IN4
ra1[0] => Mux4.IN4
ra1[0] => Mux5.IN4
ra1[0] => Mux6.IN4
ra1[0] => Mux7.IN4
ra1[0] => Mux8.IN4
ra1[0] => Mux9.IN4
ra1[0] => Mux10.IN4
ra1[0] => Mux11.IN4
ra1[0] => Mux12.IN4
ra1[0] => Mux13.IN4
ra1[0] => Mux14.IN4
ra1[0] => Mux15.IN4
ra1[1] => Mux0.IN3
ra1[1] => Mux1.IN3
ra1[1] => Mux2.IN3
ra1[1] => Mux3.IN3
ra1[1] => Mux4.IN3
ra1[1] => Mux5.IN3
ra1[1] => Mux6.IN3
ra1[1] => Mux7.IN3
ra1[1] => Mux8.IN3
ra1[1] => Mux9.IN3
ra1[1] => Mux10.IN3
ra1[1] => Mux11.IN3
ra1[1] => Mux12.IN3
ra1[1] => Mux13.IN3
ra1[1] => Mux14.IN3
ra1[1] => Mux15.IN3
ra1[2] => Mux0.IN2
ra1[2] => Mux1.IN2
ra1[2] => Mux2.IN2
ra1[2] => Mux3.IN2
ra1[2] => Mux4.IN2
ra1[2] => Mux5.IN2
ra1[2] => Mux6.IN2
ra1[2] => Mux7.IN2
ra1[2] => Mux8.IN2
ra1[2] => Mux9.IN2
ra1[2] => Mux10.IN2
ra1[2] => Mux11.IN2
ra1[2] => Mux12.IN2
ra1[2] => Mux13.IN2
ra1[2] => Mux14.IN2
ra1[2] => Mux15.IN2
ra1[3] => Mux0.IN1
ra1[3] => Mux1.IN1
ra1[3] => Mux2.IN1
ra1[3] => Mux3.IN1
ra1[3] => Mux4.IN1
ra1[3] => Mux5.IN1
ra1[3] => Mux6.IN1
ra1[3] => Mux7.IN1
ra1[3] => Mux8.IN1
ra1[3] => Mux9.IN1
ra1[3] => Mux10.IN1
ra1[3] => Mux11.IN1
ra1[3] => Mux12.IN1
ra1[3] => Mux13.IN1
ra1[3] => Mux14.IN1
ra1[3] => Mux15.IN1
ra2[0] => Mux16.IN4
ra2[0] => Mux17.IN4
ra2[0] => Mux18.IN4
ra2[0] => Mux19.IN4
ra2[0] => Mux20.IN4
ra2[0] => Mux21.IN4
ra2[0] => Mux22.IN4
ra2[0] => Mux23.IN4
ra2[0] => Mux24.IN4
ra2[0] => Mux25.IN4
ra2[0] => Mux26.IN4
ra2[0] => Mux27.IN4
ra2[0] => Mux28.IN4
ra2[0] => Mux29.IN4
ra2[0] => Mux30.IN4
ra2[0] => Mux31.IN4
ra2[1] => Mux16.IN3
ra2[1] => Mux17.IN3
ra2[1] => Mux18.IN3
ra2[1] => Mux19.IN3
ra2[1] => Mux20.IN3
ra2[1] => Mux21.IN3
ra2[1] => Mux22.IN3
ra2[1] => Mux23.IN3
ra2[1] => Mux24.IN3
ra2[1] => Mux25.IN3
ra2[1] => Mux26.IN3
ra2[1] => Mux27.IN3
ra2[1] => Mux28.IN3
ra2[1] => Mux29.IN3
ra2[1] => Mux30.IN3
ra2[1] => Mux31.IN3
ra2[2] => Mux16.IN2
ra2[2] => Mux17.IN2
ra2[2] => Mux18.IN2
ra2[2] => Mux19.IN2
ra2[2] => Mux20.IN2
ra2[2] => Mux21.IN2
ra2[2] => Mux22.IN2
ra2[2] => Mux23.IN2
ra2[2] => Mux24.IN2
ra2[2] => Mux25.IN2
ra2[2] => Mux26.IN2
ra2[2] => Mux27.IN2
ra2[2] => Mux28.IN2
ra2[2] => Mux29.IN2
ra2[2] => Mux30.IN2
ra2[2] => Mux31.IN2
ra2[3] => Mux16.IN1
ra2[3] => Mux17.IN1
ra2[3] => Mux18.IN1
ra2[3] => Mux19.IN1
ra2[3] => Mux20.IN1
ra2[3] => Mux21.IN1
ra2[3] => Mux22.IN1
ra2[3] => Mux23.IN1
ra2[3] => Mux24.IN1
ra2[3] => Mux25.IN1
ra2[3] => Mux26.IN1
ra2[3] => Mux27.IN1
ra2[3] => Mux28.IN1
ra2[3] => Mux29.IN1
ra2[3] => Mux30.IN1
ra2[3] => Mux31.IN1
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
we3 => memoria.OUTPUTSELECT
clk => memoria[1][0].CLK
clk => memoria[1][1].CLK
clk => memoria[1][2].CLK
clk => memoria[1][3].CLK
clk => memoria[1][4].CLK
clk => memoria[1][5].CLK
clk => memoria[1][6].CLK
clk => memoria[1][7].CLK
clk => memoria[1][8].CLK
clk => memoria[1][9].CLK
clk => memoria[1][10].CLK
clk => memoria[1][11].CLK
clk => memoria[1][12].CLK
clk => memoria[1][13].CLK
clk => memoria[1][14].CLK
clk => memoria[1][15].CLK
clk => memoria[2][0].CLK
clk => memoria[2][1].CLK
clk => memoria[2][2].CLK
clk => memoria[2][3].CLK
clk => memoria[2][4].CLK
clk => memoria[2][5].CLK
clk => memoria[2][6].CLK
clk => memoria[2][7].CLK
clk => memoria[2][8].CLK
clk => memoria[2][9].CLK
clk => memoria[2][10].CLK
clk => memoria[2][11].CLK
clk => memoria[2][12].CLK
clk => memoria[2][13].CLK
clk => memoria[2][14].CLK
clk => memoria[2][15].CLK
clk => memoria[3][0].CLK
clk => memoria[3][1].CLK
clk => memoria[3][2].CLK
clk => memoria[3][3].CLK
clk => memoria[3][4].CLK
clk => memoria[3][5].CLK
clk => memoria[3][6].CLK
clk => memoria[3][7].CLK
clk => memoria[3][8].CLK
clk => memoria[3][9].CLK
clk => memoria[3][10].CLK
clk => memoria[3][11].CLK
clk => memoria[3][12].CLK
clk => memoria[3][13].CLK
clk => memoria[3][14].CLK
clk => memoria[3][15].CLK
clk => memoria[4][0].CLK
clk => memoria[4][1].CLK
clk => memoria[4][2].CLK
clk => memoria[4][3].CLK
clk => memoria[4][4].CLK
clk => memoria[4][5].CLK
clk => memoria[4][6].CLK
clk => memoria[4][7].CLK
clk => memoria[4][8].CLK
clk => memoria[4][9].CLK
clk => memoria[4][10].CLK
clk => memoria[4][11].CLK
clk => memoria[4][12].CLK
clk => memoria[4][13].CLK
clk => memoria[4][14].CLK
clk => memoria[4][15].CLK
clk => memoria[5][0].CLK
clk => memoria[5][1].CLK
clk => memoria[5][2].CLK
clk => memoria[5][3].CLK
clk => memoria[5][4].CLK
clk => memoria[5][5].CLK
clk => memoria[5][6].CLK
clk => memoria[5][7].CLK
clk => memoria[5][8].CLK
clk => memoria[5][9].CLK
clk => memoria[5][10].CLK
clk => memoria[5][11].CLK
clk => memoria[5][12].CLK
clk => memoria[5][13].CLK
clk => memoria[5][14].CLK
clk => memoria[5][15].CLK
clk => memoria[6][0].CLK
clk => memoria[6][1].CLK
clk => memoria[6][2].CLK
clk => memoria[6][3].CLK
clk => memoria[6][4].CLK
clk => memoria[6][5].CLK
clk => memoria[6][6].CLK
clk => memoria[6][7].CLK
clk => memoria[6][8].CLK
clk => memoria[6][9].CLK
clk => memoria[6][10].CLK
clk => memoria[6][11].CLK
clk => memoria[6][12].CLK
clk => memoria[6][13].CLK
clk => memoria[6][14].CLK
clk => memoria[6][15].CLK
clk => memoria[7][0].CLK
clk => memoria[7][1].CLK
clk => memoria[7][2].CLK
clk => memoria[7][3].CLK
clk => memoria[7][4].CLK
clk => memoria[7][5].CLK
clk => memoria[7][6].CLK
clk => memoria[7][7].CLK
clk => memoria[7][8].CLK
clk => memoria[7][9].CLK
clk => memoria[7][10].CLK
clk => memoria[7][11].CLK
clk => memoria[7][12].CLK
clk => memoria[7][13].CLK
clk => memoria[7][14].CLK
clk => memoria[7][15].CLK
clk => memoria[8][0].CLK
clk => memoria[8][1].CLK
clk => memoria[8][2].CLK
clk => memoria[8][3].CLK
clk => memoria[8][4].CLK
clk => memoria[8][5].CLK
clk => memoria[8][6].CLK
clk => memoria[8][7].CLK
clk => memoria[8][8].CLK
clk => memoria[8][9].CLK
clk => memoria[8][10].CLK
clk => memoria[8][11].CLK
clk => memoria[8][12].CLK
clk => memoria[8][13].CLK
clk => memoria[8][14].CLK
clk => memoria[8][15].CLK
clk => memoria[9][0].CLK
clk => memoria[9][1].CLK
clk => memoria[9][2].CLK
clk => memoria[9][3].CLK
clk => memoria[9][4].CLK
clk => memoria[9][5].CLK
clk => memoria[9][6].CLK
clk => memoria[9][7].CLK
clk => memoria[9][8].CLK
clk => memoria[9][9].CLK
clk => memoria[9][10].CLK
clk => memoria[9][11].CLK
clk => memoria[9][12].CLK
clk => memoria[9][13].CLK
clk => memoria[9][14].CLK
clk => memoria[9][15].CLK
clk => memoria[10][0].CLK
clk => memoria[10][1].CLK
clk => memoria[10][2].CLK
clk => memoria[10][3].CLK
clk => memoria[10][4].CLK
clk => memoria[10][5].CLK
clk => memoria[10][6].CLK
clk => memoria[10][7].CLK
clk => memoria[10][8].CLK
clk => memoria[10][9].CLK
clk => memoria[10][10].CLK
clk => memoria[10][11].CLK
clk => memoria[10][12].CLK
clk => memoria[10][13].CLK
clk => memoria[10][14].CLK
clk => memoria[10][15].CLK
clk => memoria[11][0].CLK
clk => memoria[11][1].CLK
clk => memoria[11][2].CLK
clk => memoria[11][3].CLK
clk => memoria[11][4].CLK
clk => memoria[11][5].CLK
clk => memoria[11][6].CLK
clk => memoria[11][7].CLK
clk => memoria[11][8].CLK
clk => memoria[11][9].CLK
clk => memoria[11][10].CLK
clk => memoria[11][11].CLK
clk => memoria[11][12].CLK
clk => memoria[11][13].CLK
clk => memoria[11][14].CLK
clk => memoria[11][15].CLK
clk => memoria[12][0].CLK
clk => memoria[12][1].CLK
clk => memoria[12][2].CLK
clk => memoria[12][3].CLK
clk => memoria[12][4].CLK
clk => memoria[12][5].CLK
clk => memoria[12][6].CLK
clk => memoria[12][7].CLK
clk => memoria[12][8].CLK
clk => memoria[12][9].CLK
clk => memoria[12][10].CLK
clk => memoria[12][11].CLK
clk => memoria[12][12].CLK
clk => memoria[12][13].CLK
clk => memoria[12][14].CLK
clk => memoria[12][15].CLK
clk => memoria[13][0].CLK
clk => memoria[13][1].CLK
clk => memoria[13][2].CLK
clk => memoria[13][3].CLK
clk => memoria[13][4].CLK
clk => memoria[13][5].CLK
clk => memoria[13][6].CLK
clk => memoria[13][7].CLK
clk => memoria[13][8].CLK
clk => memoria[13][9].CLK
clk => memoria[13][10].CLK
clk => memoria[13][11].CLK
clk => memoria[13][12].CLK
clk => memoria[13][13].CLK
clk => memoria[13][14].CLK
clk => memoria[13][15].CLK
clk => memoria[14][0].CLK
clk => memoria[14][1].CLK
clk => memoria[14][2].CLK
clk => memoria[14][3].CLK
clk => memoria[14][4].CLK
clk => memoria[14][5].CLK
clk => memoria[14][6].CLK
clk => memoria[14][7].CLK
clk => memoria[14][8].CLK
clk => memoria[14][9].CLK
clk => memoria[14][10].CLK
clk => memoria[14][11].CLK
clk => memoria[14][12].CLK
clk => memoria[14][13].CLK
clk => memoria[14][14].CLK
clk => memoria[14][15].CLK
clk => memoria[15][0].CLK
clk => memoria[15][1].CLK
clk => memoria[15][2].CLK
clk => memoria[15][3].CLK
clk => memoria[15][4].CLK
clk => memoria[15][5].CLK
clk => memoria[15][6].CLK
clk => memoria[15][7].CLK
clk => memoria[15][8].CLK
clk => memoria[15][9].CLK
clk => memoria[15][10].CLK
clk => memoria[15][11].CLK
clk => memoria[15][12].CLK
clk => memoria[15][13].CLK
clk => memoria[15][14].CLK
clk => memoria[15][15].CLK
rd1[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
rd1[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
rd1[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
rd1[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
rd1[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
rd1[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rd1[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rd1[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rd1[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rd1[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rd1[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rd1[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rd1[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rd1[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rd1[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rd1[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rd2[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
rd2[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
rd2[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
rd2[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
rd2[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
rd2[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
rd2[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
rd2[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
rd2[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
rd2[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
rd2[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
rd2[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
rd2[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
rd2[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
rd2[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
rd2[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
mem0[0] <= memoria[1][8].DB_MAX_OUTPUT_PORT_TYPE
mem0[1] <= memoria[1][9].DB_MAX_OUTPUT_PORT_TYPE
mem0[2] <= memoria[1][10].DB_MAX_OUTPUT_PORT_TYPE
mem0[3] <= memoria[1][11].DB_MAX_OUTPUT_PORT_TYPE
mem0[4] <= memoria[1][12].DB_MAX_OUTPUT_PORT_TYPE
mem0[5] <= memoria[1][13].DB_MAX_OUTPUT_PORT_TYPE
mem0[6] <= memoria[1][14].DB_MAX_OUTPUT_PORT_TYPE
mem0[7] <= memoria[1][15].DB_MAX_OUTPUT_PORT_TYPE
mem1[0] <= memoria[1][0].DB_MAX_OUTPUT_PORT_TYPE
mem1[1] <= memoria[1][1].DB_MAX_OUTPUT_PORT_TYPE
mem1[2] <= memoria[1][2].DB_MAX_OUTPUT_PORT_TYPE
mem1[3] <= memoria[1][3].DB_MAX_OUTPUT_PORT_TYPE
mem1[4] <= memoria[1][4].DB_MAX_OUTPUT_PORT_TYPE
mem1[5] <= memoria[1][5].DB_MAX_OUTPUT_PORT_TYPE
mem1[6] <= memoria[1][6].DB_MAX_OUTPUT_PORT_TYPE
mem1[7] <= memoria[1][7].DB_MAX_OUTPUT_PORT_TYPE
mem2[0] <= memoria[2][8].DB_MAX_OUTPUT_PORT_TYPE
mem2[1] <= memoria[2][9].DB_MAX_OUTPUT_PORT_TYPE
mem2[2] <= memoria[2][10].DB_MAX_OUTPUT_PORT_TYPE
mem2[3] <= memoria[2][11].DB_MAX_OUTPUT_PORT_TYPE
mem2[4] <= memoria[2][12].DB_MAX_OUTPUT_PORT_TYPE
mem2[5] <= memoria[2][13].DB_MAX_OUTPUT_PORT_TYPE
mem2[6] <= memoria[2][14].DB_MAX_OUTPUT_PORT_TYPE
mem2[7] <= memoria[2][15].DB_MAX_OUTPUT_PORT_TYPE
mem3[0] <= memoria[2][0].DB_MAX_OUTPUT_PORT_TYPE
mem3[1] <= memoria[2][1].DB_MAX_OUTPUT_PORT_TYPE
mem3[2] <= memoria[2][2].DB_MAX_OUTPUT_PORT_TYPE
mem3[3] <= memoria[2][3].DB_MAX_OUTPUT_PORT_TYPE
mem3[4] <= memoria[2][4].DB_MAX_OUTPUT_PORT_TYPE
mem3[5] <= memoria[2][5].DB_MAX_OUTPUT_PORT_TYPE
mem3[6] <= memoria[2][6].DB_MAX_OUTPUT_PORT_TYPE
mem3[7] <= memoria[2][7].DB_MAX_OUTPUT_PORT_TYPE
mem4[0] <= memoria[3][8].DB_MAX_OUTPUT_PORT_TYPE
mem4[1] <= memoria[3][9].DB_MAX_OUTPUT_PORT_TYPE
mem4[2] <= memoria[3][10].DB_MAX_OUTPUT_PORT_TYPE
mem4[3] <= memoria[3][11].DB_MAX_OUTPUT_PORT_TYPE
mem4[4] <= memoria[3][12].DB_MAX_OUTPUT_PORT_TYPE
mem4[5] <= memoria[3][13].DB_MAX_OUTPUT_PORT_TYPE
mem4[6] <= memoria[3][14].DB_MAX_OUTPUT_PORT_TYPE
mem4[7] <= memoria[3][15].DB_MAX_OUTPUT_PORT_TYPE
mem5[0] <= memoria[3][0].DB_MAX_OUTPUT_PORT_TYPE
mem5[1] <= memoria[3][1].DB_MAX_OUTPUT_PORT_TYPE
mem5[2] <= memoria[3][2].DB_MAX_OUTPUT_PORT_TYPE
mem5[3] <= memoria[3][3].DB_MAX_OUTPUT_PORT_TYPE
mem5[4] <= memoria[3][4].DB_MAX_OUTPUT_PORT_TYPE
mem5[5] <= memoria[3][5].DB_MAX_OUTPUT_PORT_TYPE
mem5[6] <= memoria[3][6].DB_MAX_OUTPUT_PORT_TYPE
mem5[7] <= memoria[3][7].DB_MAX_OUTPUT_PORT_TYPE
mem6[0] <= memoria[14][8].DB_MAX_OUTPUT_PORT_TYPE
mem6[1] <= memoria[14][9].DB_MAX_OUTPUT_PORT_TYPE
mem6[2] <= memoria[14][10].DB_MAX_OUTPUT_PORT_TYPE
mem6[3] <= memoria[14][11].DB_MAX_OUTPUT_PORT_TYPE
mem6[4] <= memoria[14][12].DB_MAX_OUTPUT_PORT_TYPE
mem6[5] <= memoria[14][13].DB_MAX_OUTPUT_PORT_TYPE
mem6[6] <= memoria[14][14].DB_MAX_OUTPUT_PORT_TYPE
mem6[7] <= memoria[14][15].DB_MAX_OUTPUT_PORT_TYPE
mem7[0] <= memoria[14][0].DB_MAX_OUTPUT_PORT_TYPE
mem7[1] <= memoria[14][1].DB_MAX_OUTPUT_PORT_TYPE
mem7[2] <= memoria[14][2].DB_MAX_OUTPUT_PORT_TYPE
mem7[3] <= memoria[14][3].DB_MAX_OUTPUT_PORT_TYPE
mem7[4] <= memoria[14][4].DB_MAX_OUTPUT_PORT_TYPE
mem7[5] <= memoria[14][5].DB_MAX_OUTPUT_PORT_TYPE
mem7[6] <= memoria[14][6].DB_MAX_OUTPUT_PORT_TYPE
mem7[7] <= memoria[14][7].DB_MAX_OUTPUT_PORT_TYPE


|Mod_Teste|Parallel_OUT:comb_42
clk => ~NO_FANOUT~
RegData[0] => DataOut2[0]~reg0.DATAIN
RegData[0] => DataOut[0]~reg0.DATAIN
RegData[1] => DataOut2[1]~reg0.DATAIN
RegData[1] => DataOut[1]~reg0.DATAIN
RegData[2] => DataOut2[2]~reg0.DATAIN
RegData[2] => DataOut[2]~reg0.DATAIN
RegData[3] => DataOut2[3]~reg0.DATAIN
RegData[3] => DataOut[3]~reg0.DATAIN
RegData[4] => DataOut2[4]~reg0.DATAIN
RegData[4] => DataOut[4]~reg0.DATAIN
RegData[5] => DataOut2[5]~reg0.DATAIN
RegData[5] => DataOut[5]~reg0.DATAIN
RegData[6] => DataOut2[6]~reg0.DATAIN
RegData[6] => DataOut[6]~reg0.DATAIN
RegData[7] => DataOut2[7]~reg0.DATAIN
RegData[7] => DataOut[7]~reg0.DATAIN
RegData[8] => DataOut2[8]~reg0.DATAIN
RegData[8] => DataOut[8]~reg0.DATAIN
RegData[9] => DataOut2[9]~reg0.DATAIN
RegData[9] => DataOut[9]~reg0.DATAIN
RegData[10] => DataOut2[10]~reg0.DATAIN
RegData[10] => DataOut[10]~reg0.DATAIN
RegData[11] => DataOut2[11]~reg0.DATAIN
RegData[11] => DataOut[11]~reg0.DATAIN
RegData[12] => DataOut2[12]~reg0.DATAIN
RegData[12] => DataOut[12]~reg0.DATAIN
RegData[13] => DataOut2[13]~reg0.DATAIN
RegData[13] => DataOut[13]~reg0.DATAIN
RegData[14] => DataOut2[14]~reg0.DATAIN
RegData[14] => DataOut[14]~reg0.DATAIN
Address[0] => ~NO_FANOUT~
Address[1] => ~NO_FANOUT~
Address[2] => ~NO_FANOUT~
Address[3] => ~NO_FANOUT~
Address[4] => ~NO_FANOUT~
Address[5] => ~NO_FANOUT~
Address[6] => ~NO_FANOUT~
Address[7] => ~NO_FANOUT~
Address[8] => ~NO_FANOUT~
Address[9] => ~NO_FANOUT~
Address[10] => ~NO_FANOUT~
Address[11] => ~NO_FANOUT~
Address[12] => ~NO_FANOUT~
Address[13] => ~NO_FANOUT~
Address[14] => ~NO_FANOUT~
we => wren.DATAIN
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut2[0] <= DataOut2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut2[1] <= DataOut2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut2[2] <= DataOut2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut2[3] <= DataOut2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut2[4] <= DataOut2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut2[5] <= DataOut2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut2[6] <= DataOut2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut2[7] <= DataOut2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut2[8] <= DataOut2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut2[9] <= DataOut2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut2[10] <= DataOut2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut2[11] <= DataOut2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut2[12] <= DataOut2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut2[13] <= DataOut2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut2[14] <= DataOut2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wren <= we.DB_MAX_OUTPUT_PORT_TYPE


|Mod_Teste|Parallel_IN:comb_43
MemData[0] => RegData.DATAA
MemData[1] => RegData.DATAA
MemData[2] => RegData.DATAA
MemData[3] => RegData.DATAA
MemData[4] => RegData.DATAA
MemData[5] => RegData.DATAA
MemData[6] => RegData.DATAA
MemData[7] => RegData.DATAA
MemData[8] => RegData.DATAA
MemData[9] => RegData.DATAA
MemData[10] => RegData.DATAA
MemData[11] => RegData.DATAA
MemData[12] => RegData.DATAA
MemData[13] => RegData.DATAA
MemData[14] => RegData.DATAA
Address[0] => Equal0.IN14
Address[0] => Equal1.IN14
Address[1] => Equal0.IN13
Address[1] => Equal1.IN13
Address[2] => Equal0.IN12
Address[2] => Equal1.IN12
Address[3] => Equal0.IN11
Address[3] => Equal1.IN11
Address[4] => Equal0.IN10
Address[4] => Equal1.IN10
Address[5] => Equal0.IN9
Address[5] => Equal1.IN9
Address[6] => Equal0.IN8
Address[6] => Equal1.IN8
Address[7] => Equal0.IN7
Address[7] => Equal1.IN7
Address[8] => Equal0.IN6
Address[8] => Equal1.IN6
Address[9] => Equal0.IN5
Address[9] => Equal1.IN5
Address[10] => Equal0.IN4
Address[10] => Equal1.IN4
Address[11] => Equal0.IN3
Address[11] => Equal1.IN3
Address[12] => Equal0.IN2
Address[12] => Equal1.IN2
Address[13] => Equal0.IN1
Address[13] => Equal1.IN1
Address[14] => Equal0.IN0
Address[14] => Equal1.IN0
DataIn[0] => RegData.DATAB
DataIn[1] => RegData.DATAB
DataIn[2] => RegData.DATAB
DataIn[3] => RegData.DATAB
DataIn[4] => RegData.DATAB
DataIn[5] => RegData.DATAB
DataIn[6] => RegData.DATAB
DataIn[7] => RegData.DATAB
DataIn[8] => RegData.DATAB
DataIn[9] => RegData.DATAB
DataIn[10] => RegData.DATAB
DataIn[11] => RegData.DATAB
DataIn[12] => RegData.DATAB
DataIn[13] => RegData.DATAB
DataIn[14] => RegData.DATAB
DataIn2[0] => RegData.DATAB
DataIn2[1] => RegData.DATAB
DataIn2[2] => RegData.DATAB
DataIn2[3] => RegData.DATAB
DataIn2[4] => RegData.DATAB
DataIn2[5] => RegData.DATAB
DataIn2[6] => RegData.DATAB
DataIn2[7] => RegData.DATAB
DataIn2[8] => RegData.DATAB
DataIn2[9] => RegData.DATAB
DataIn2[10] => RegData.DATAB
DataIn2[11] => RegData.DATAB
DataIn2[12] => RegData.DATAB
DataIn2[13] => RegData.DATAB
DataIn2[14] => RegData.DATAB
RegData[0] <= RegData.DB_MAX_OUTPUT_PORT_TYPE
RegData[1] <= RegData.DB_MAX_OUTPUT_PORT_TYPE
RegData[2] <= RegData.DB_MAX_OUTPUT_PORT_TYPE
RegData[3] <= RegData.DB_MAX_OUTPUT_PORT_TYPE
RegData[4] <= RegData.DB_MAX_OUTPUT_PORT_TYPE
RegData[5] <= RegData.DB_MAX_OUTPUT_PORT_TYPE
RegData[6] <= RegData.DB_MAX_OUTPUT_PORT_TYPE
RegData[7] <= RegData.DB_MAX_OUTPUT_PORT_TYPE
RegData[8] <= RegData.DB_MAX_OUTPUT_PORT_TYPE
RegData[9] <= RegData.DB_MAX_OUTPUT_PORT_TYPE
RegData[10] <= RegData.DB_MAX_OUTPUT_PORT_TYPE
RegData[11] <= RegData.DB_MAX_OUTPUT_PORT_TYPE
RegData[12] <= RegData.DB_MAX_OUTPUT_PORT_TYPE
RegData[13] <= RegData.DB_MAX_OUTPUT_PORT_TYPE
RegData[14] <= RegData.DB_MAX_OUTPUT_PORT_TYPE


|Mod_Teste|monitor:comb_75
num[0] => Decoder0.IN3
num[1] => Decoder0.IN2
num[2] => Decoder0.IN1
num[3] => Decoder0.IN0
img[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
img[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
img[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
img[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
img[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
img[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
img[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Mod_Teste|monitor:comb_76
num[0] => Decoder0.IN3
num[1] => Decoder0.IN2
num[2] => Decoder0.IN1
num[3] => Decoder0.IN0
img[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
img[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
img[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
img[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
img[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
img[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
img[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Mod_Teste|ULA:comb_98
SrcA[0] => andR.IN0
SrcA[0] => orR.IN0
SrcA[0] => Add0.IN16
SrcA[0] => Add1.IN32
SrcA[0] => LessThan0.IN16
SrcA[1] => andR.IN0
SrcA[1] => orR.IN0
SrcA[1] => Add0.IN15
SrcA[1] => Add1.IN31
SrcA[1] => LessThan0.IN15
SrcA[2] => andR.IN0
SrcA[2] => orR.IN0
SrcA[2] => Add0.IN14
SrcA[2] => Add1.IN30
SrcA[2] => LessThan0.IN14
SrcA[3] => andR.IN0
SrcA[3] => orR.IN0
SrcA[3] => Add0.IN13
SrcA[3] => Add1.IN29
SrcA[3] => LessThan0.IN13
SrcA[4] => andR.IN0
SrcA[4] => orR.IN0
SrcA[4] => Add0.IN12
SrcA[4] => Add1.IN28
SrcA[4] => LessThan0.IN12
SrcA[5] => andR.IN0
SrcA[5] => orR.IN0
SrcA[5] => Add0.IN11
SrcA[5] => Add1.IN27
SrcA[5] => LessThan0.IN11
SrcA[6] => andR.IN0
SrcA[6] => orR.IN0
SrcA[6] => Add0.IN10
SrcA[6] => Add1.IN26
SrcA[6] => LessThan0.IN10
SrcA[7] => andR.IN0
SrcA[7] => orR.IN0
SrcA[7] => Add0.IN9
SrcA[7] => Add1.IN25
SrcA[7] => LessThan0.IN9
SrcA[8] => andR.IN0
SrcA[8] => orR.IN0
SrcA[8] => Add0.IN8
SrcA[8] => Add1.IN24
SrcA[8] => LessThan0.IN8
SrcA[9] => andR.IN0
SrcA[9] => orR.IN0
SrcA[9] => Add0.IN7
SrcA[9] => Add1.IN23
SrcA[9] => LessThan0.IN7
SrcA[10] => andR.IN0
SrcA[10] => orR.IN0
SrcA[10] => Add0.IN6
SrcA[10] => Add1.IN22
SrcA[10] => LessThan0.IN6
SrcA[11] => andR.IN0
SrcA[11] => orR.IN0
SrcA[11] => Add0.IN5
SrcA[11] => Add1.IN21
SrcA[11] => LessThan0.IN5
SrcA[12] => andR.IN0
SrcA[12] => orR.IN0
SrcA[12] => Add0.IN4
SrcA[12] => Add1.IN20
SrcA[12] => LessThan0.IN4
SrcA[13] => andR.IN0
SrcA[13] => orR.IN0
SrcA[13] => Add0.IN3
SrcA[13] => Add1.IN19
SrcA[13] => LessThan0.IN3
SrcA[14] => andR.IN0
SrcA[14] => orR.IN0
SrcA[14] => Add0.IN2
SrcA[14] => Add1.IN18
SrcA[14] => LessThan0.IN2
SrcA[15] => andR.IN0
SrcA[15] => orR.IN0
SrcA[15] => Add0.IN1
SrcA[15] => Add1.IN17
SrcA[15] => LessThan0.IN1
SrcB[0] => andR.IN1
SrcB[0] => orR.IN1
SrcB[0] => Add0.IN32
SrcB[0] => LessThan0.IN32
SrcB[0] => Add1.IN16
SrcB[1] => andR.IN1
SrcB[1] => orR.IN1
SrcB[1] => Add0.IN31
SrcB[1] => LessThan0.IN31
SrcB[1] => Add1.IN15
SrcB[2] => andR.IN1
SrcB[2] => orR.IN1
SrcB[2] => Add0.IN30
SrcB[2] => LessThan0.IN30
SrcB[2] => Add1.IN14
SrcB[3] => andR.IN1
SrcB[3] => orR.IN1
SrcB[3] => Add0.IN29
SrcB[3] => LessThan0.IN29
SrcB[3] => Add1.IN13
SrcB[4] => andR.IN1
SrcB[4] => orR.IN1
SrcB[4] => Add0.IN28
SrcB[4] => LessThan0.IN28
SrcB[4] => Add1.IN12
SrcB[5] => andR.IN1
SrcB[5] => orR.IN1
SrcB[5] => Add0.IN27
SrcB[5] => LessThan0.IN27
SrcB[5] => Add1.IN11
SrcB[6] => andR.IN1
SrcB[6] => orR.IN1
SrcB[6] => Add0.IN26
SrcB[6] => LessThan0.IN26
SrcB[6] => Add1.IN10
SrcB[7] => andR.IN1
SrcB[7] => orR.IN1
SrcB[7] => Add0.IN25
SrcB[7] => LessThan0.IN25
SrcB[7] => Add1.IN9
SrcB[8] => andR.IN1
SrcB[8] => orR.IN1
SrcB[8] => Add0.IN24
SrcB[8] => LessThan0.IN24
SrcB[8] => Add1.IN8
SrcB[9] => andR.IN1
SrcB[9] => orR.IN1
SrcB[9] => Add0.IN23
SrcB[9] => LessThan0.IN23
SrcB[9] => Add1.IN7
SrcB[10] => andR.IN1
SrcB[10] => orR.IN1
SrcB[10] => Add0.IN22
SrcB[10] => LessThan0.IN22
SrcB[10] => Add1.IN6
SrcB[11] => andR.IN1
SrcB[11] => orR.IN1
SrcB[11] => Add0.IN21
SrcB[11] => LessThan0.IN21
SrcB[11] => Add1.IN5
SrcB[12] => andR.IN1
SrcB[12] => orR.IN1
SrcB[12] => Add0.IN20
SrcB[12] => LessThan0.IN20
SrcB[12] => Add1.IN4
SrcB[13] => andR.IN1
SrcB[13] => orR.IN1
SrcB[13] => Add0.IN19
SrcB[13] => LessThan0.IN19
SrcB[13] => Add1.IN3
SrcB[14] => andR.IN1
SrcB[14] => orR.IN1
SrcB[14] => Add0.IN18
SrcB[14] => LessThan0.IN18
SrcB[14] => Add1.IN2
SrcB[15] => andR.IN1
SrcB[15] => orR.IN1
SrcB[15] => Add0.IN17
SrcB[15] => LessThan0.IN17
SrcB[15] => Add1.IN1
ULActrl[0] => ULActrl[0].IN1
ULActrl[1] => ULActrl[1].IN1
ULActrl[2] => ULActrl[2].IN1
ULArslt[0] <= mux16bit1p8:saida8bit.port9
ULArslt[1] <= mux16bit1p8:saida8bit.port9
ULArslt[2] <= mux16bit1p8:saida8bit.port9
ULArslt[3] <= mux16bit1p8:saida8bit.port9
ULArslt[4] <= mux16bit1p8:saida8bit.port9
ULArslt[5] <= mux16bit1p8:saida8bit.port9
ULArslt[6] <= mux16bit1p8:saida8bit.port9
ULArslt[7] <= mux16bit1p8:saida8bit.port9
ULArslt[8] <= mux16bit1p8:saida8bit.port9
ULArslt[9] <= mux16bit1p8:saida8bit.port9
ULArslt[10] <= mux16bit1p8:saida8bit.port9
ULArslt[11] <= mux16bit1p8:saida8bit.port9
ULArslt[12] <= mux16bit1p8:saida8bit.port9
ULArslt[13] <= mux16bit1p8:saida8bit.port9
ULArslt[14] <= mux16bit1p8:saida8bit.port9
ULArslt[15] <= mux16bit1p8:saida8bit.port9
Z <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE


|Mod_Teste|ULA:comb_98|mux16bit1p8:saida8bit
entrada1[0] => saida.DATAA
entrada1[1] => saida.DATAA
entrada1[2] => saida.DATAA
entrada1[3] => saida.DATAA
entrada1[4] => saida.DATAA
entrada1[5] => saida.DATAA
entrada1[6] => saida.DATAA
entrada1[7] => saida.DATAA
entrada1[8] => saida.DATAA
entrada1[9] => saida.DATAA
entrada1[10] => saida.DATAA
entrada1[11] => saida.DATAA
entrada1[12] => saida.DATAA
entrada1[13] => saida.DATAA
entrada1[14] => saida.DATAA
entrada1[15] => saida.DATAA
entrada2[0] => saida.DATAB
entrada2[1] => saida.DATAB
entrada2[2] => saida.DATAB
entrada2[3] => saida.DATAB
entrada2[4] => saida.DATAB
entrada2[5] => saida.DATAB
entrada2[6] => saida.DATAB
entrada2[7] => saida.DATAB
entrada2[8] => saida.DATAB
entrada2[9] => saida.DATAB
entrada2[10] => saida.DATAB
entrada2[11] => saida.DATAB
entrada2[12] => saida.DATAB
entrada2[13] => saida.DATAB
entrada2[14] => saida.DATAB
entrada2[15] => saida.DATAB
entrada3[0] => saida.DATAA
entrada3[1] => saida.DATAA
entrada3[2] => saida.DATAA
entrada3[3] => saida.DATAA
entrada3[4] => saida.DATAA
entrada3[5] => saida.DATAA
entrada3[6] => saida.DATAA
entrada3[7] => saida.DATAA
entrada3[8] => saida.DATAA
entrada3[9] => saida.DATAA
entrada3[10] => saida.DATAA
entrada3[11] => saida.DATAA
entrada3[12] => saida.DATAA
entrada3[13] => saida.DATAA
entrada3[14] => saida.DATAA
entrada3[15] => saida.DATAA
entrada4[0] => saida.DATAB
entrada4[1] => saida.DATAB
entrada4[2] => saida.DATAB
entrada4[3] => saida.DATAB
entrada4[4] => saida.DATAB
entrada4[5] => saida.DATAB
entrada4[6] => saida.DATAB
entrada4[7] => saida.DATAB
entrada4[8] => saida.DATAB
entrada4[9] => saida.DATAB
entrada4[10] => saida.DATAB
entrada4[11] => saida.DATAB
entrada4[12] => saida.DATAB
entrada4[13] => saida.DATAB
entrada4[14] => saida.DATAB
entrada4[15] => saida.DATAB
entrada5[0] => saida.DATAA
entrada5[1] => saida.DATAA
entrada5[2] => saida.DATAA
entrada5[3] => saida.DATAA
entrada5[4] => saida.DATAA
entrada5[5] => saida.DATAA
entrada5[6] => saida.DATAA
entrada5[7] => saida.DATAA
entrada5[8] => saida.DATAA
entrada5[9] => saida.DATAA
entrada5[10] => saida.DATAA
entrada5[11] => saida.DATAA
entrada5[12] => saida.DATAA
entrada5[13] => saida.DATAA
entrada5[14] => saida.DATAA
entrada5[15] => saida.DATAA
entrada6[0] => saida.DATAB
entrada6[1] => saida.DATAB
entrada6[2] => saida.DATAB
entrada6[3] => saida.DATAB
entrada6[4] => saida.DATAB
entrada6[5] => saida.DATAB
entrada6[6] => saida.DATAB
entrada6[7] => saida.DATAB
entrada6[8] => saida.DATAB
entrada6[9] => saida.DATAB
entrada6[10] => saida.DATAB
entrada6[11] => saida.DATAB
entrada6[12] => saida.DATAB
entrada6[13] => saida.DATAB
entrada6[14] => saida.DATAB
entrada6[15] => saida.DATAB
entrada7[0] => saida.DATAA
entrada7[1] => saida.DATAA
entrada7[2] => saida.DATAA
entrada7[3] => saida.DATAA
entrada7[4] => saida.DATAA
entrada7[5] => saida.DATAA
entrada7[6] => saida.DATAA
entrada7[7] => saida.DATAA
entrada7[8] => saida.DATAA
entrada7[9] => saida.DATAA
entrada7[10] => saida.DATAA
entrada7[11] => saida.DATAA
entrada7[12] => saida.DATAA
entrada7[13] => saida.DATAA
entrada7[14] => saida.DATAA
entrada7[15] => saida.DATAA
entrada8[0] => saida.DATAB
entrada8[1] => saida.DATAB
entrada8[2] => saida.DATAB
entrada8[3] => saida.DATAB
entrada8[4] => saida.DATAB
entrada8[5] => saida.DATAB
entrada8[6] => saida.DATAB
entrada8[7] => saida.DATAB
entrada8[8] => saida.DATAB
entrada8[9] => saida.DATAB
entrada8[10] => saida.DATAB
entrada8[11] => saida.DATAB
entrada8[12] => saida.DATAB
entrada8[13] => saida.DATAB
entrada8[14] => saida.DATAB
entrada8[15] => saida.DATAB
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[0] => saida.OUTPUTSELECT
ctrl[1] => saida.OUTPUTSELECT
ctrl[1] => saida.OUTPUTSELECT
ctrl[1] => saida.OUTPUTSELECT
ctrl[1] => saida.OUTPUTSELECT
ctrl[1] => saida.OUTPUTSELECT
ctrl[1] => saida.OUTPUTSELECT
ctrl[1] => saida.OUTPUTSELECT
ctrl[1] => saida.OUTPUTSELECT
ctrl[1] => saida.OUTPUTSELECT
ctrl[1] => saida.OUTPUTSELECT
ctrl[1] => saida.OUTPUTSELECT
ctrl[1] => saida.OUTPUTSELECT
ctrl[1] => saida.OUTPUTSELECT
ctrl[1] => saida.OUTPUTSELECT
ctrl[1] => saida.OUTPUTSELECT
ctrl[1] => saida.OUTPUTSELECT
ctrl[1] => saida.OUTPUTSELECT
ctrl[1] => saida.OUTPUTSELECT
ctrl[1] => saida.OUTPUTSELECT
ctrl[1] => saida.OUTPUTSELECT
ctrl[1] => saida.OUTPUTSELECT
ctrl[1] => saida.OUTPUTSELECT
ctrl[1] => saida.OUTPUTSELECT
ctrl[1] => saida.OUTPUTSELECT
ctrl[1] => saida.OUTPUTSELECT
ctrl[1] => saida.OUTPUTSELECT
ctrl[1] => saida.OUTPUTSELECT
ctrl[1] => saida.OUTPUTSELECT
ctrl[1] => saida.OUTPUTSELECT
ctrl[1] => saida.OUTPUTSELECT
ctrl[1] => saida.OUTPUTSELECT
ctrl[1] => saida.OUTPUTSELECT
ctrl[2] => saida.OUTPUTSELECT
ctrl[2] => saida.OUTPUTSELECT
ctrl[2] => saida.OUTPUTSELECT
ctrl[2] => saida.OUTPUTSELECT
ctrl[2] => saida.OUTPUTSELECT
ctrl[2] => saida.OUTPUTSELECT
ctrl[2] => saida.OUTPUTSELECT
ctrl[2] => saida.OUTPUTSELECT
ctrl[2] => saida.OUTPUTSELECT
ctrl[2] => saida.OUTPUTSELECT
ctrl[2] => saida.OUTPUTSELECT
ctrl[2] => saida.OUTPUTSELECT
ctrl[2] => saida.OUTPUTSELECT
ctrl[2] => saida.OUTPUTSELECT
ctrl[2] => saida.OUTPUTSELECT
ctrl[2] => saida.OUTPUTSELECT
saida[0] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida.DB_MAX_OUTPUT_PORT_TYPE


|Mod_Teste|redutorCLK:comb_348
opFreq[0] => divisor[6].DATAB
opFreq[0] => divisor[4].DATAB
opFreq[0] => divisor[9].DATAA
opFreq[0] => divisor[5].DATAA
opFreq[0] => divisor[2].DATAA
opFreq[0] => divisor[16].DATAA
opFreq[0] => divisor[15].DATAA
opFreq[0] => divisor[14].DATAA
opFreq[0] => divisor[13].DATAA
opFreq[0] => divisor[9].DATAB
opFreq[0] => divisor[6].DATAA
opFreq[0] => divisor[1].DATAB
opFreq[1] => divisor[16].OUTPUTSELECT
opFreq[1] => divisor[15].OUTPUTSELECT
opFreq[1] => divisor[14].OUTPUTSELECT
opFreq[1] => divisor[13].OUTPUTSELECT
opFreq[1] => divisor[9].OUTPUTSELECT
opFreq[1] => divisor[6].OUTPUTSELECT
opFreq[1] => divisor[5].OUTPUTSELECT
opFreq[1] => divisor[4].OUTPUTSELECT
opFreq[1] => divisor[2].OUTPUTSELECT
opFreq[1] => divisor[1].OUTPUTSELECT
opFreq[1] => Equal0.IN25
opFreq[1] => Equal0.IN27
opFreq[1] => Equal0.IN33
reset => always0.IN1
reset => outAux.ACLR
reset => clkOut~reg0.ACLR
clkIn => contagem[0].CLK
clkIn => contagem[1].CLK
clkIn => contagem[2].CLK
clkIn => contagem[3].CLK
clkIn => contagem[4].CLK
clkIn => contagem[5].CLK
clkIn => contagem[6].CLK
clkIn => contagem[7].CLK
clkIn => contagem[8].CLK
clkIn => contagem[9].CLK
clkIn => contagem[10].CLK
clkIn => contagem[11].CLK
clkIn => contagem[12].CLK
clkIn => contagem[13].CLK
clkIn => contagem[14].CLK
clkIn => contagem[15].CLK
clkIn => contagem[16].CLK
clkOut <= clkOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mod_Teste|entradaUART:comb_353
reset => erro$latch.ACLR
reset => estado.00_544.PRESET
reset => estado.INICIO_530.ACLR
reset => estado.LEITURA_516.ACLR
reset => resetCLKaux.ACLR
reset => PosAtual[0].ACLR
reset => PosAtual[1].ACLR
reset => flag$latch.ACLR
reset => PosAtual[2].ACLR
reset => PosAtual[3].ACLR
reset => estado.FIM_502.ACLR
reset => ParalelOut[7].IN1
reset => ParalelOut[6].IN1
reset => ParalelOut[5].IN1
reset => ParalelOut[4].IN1
reset => ParalelOut[3].IN1
reset => ParalelOut[2].IN1
reset => ParalelOut[1].IN1
reset => ParalelOut[0].IN1
SerialIn => ParalelOut[0]$latch.DATAIN
SerialIn => ParalelOut[1]$latch.DATAIN
SerialIn => ParalelOut[2]$latch.DATAIN
SerialIn => ParalelOut[3]$latch.DATAIN
SerialIn => ParalelOut[4]$latch.DATAIN
SerialIn => ParalelOut[5]$latch.DATAIN
SerialIn => ParalelOut[6]$latch.DATAIN
SerialIn => ParalelOut[7]$latch.DATAIN
SerialIn => estado.00.DATAB
SerialIn => estado.INICIO.DATAB
SerialIn => resetCLKaux.DATAB
SerialIn => erro.DATAB
SerialIn => flag.DATAB
SerialIn => estado.LEITURA.DATAB
SerialIn => PosAtual[0].DATAB
clock => ~NO_FANOUT~
clk => ParalelOut[0].IN1
clk => ParalelOut[1].IN1
clk => ParalelOut[2].IN1
clk => ParalelOut[3].IN1
clk => ParalelOut[4].IN1
clk => ParalelOut[5].IN1
clk => ParalelOut[6].IN1
clk => ParalelOut[7].IN1
clk => flag.IN1
clk => PosAtual[0].IN1
clk => estado.INICIO.IN1
clk => resetCLKaux.IN1
clk => erro$latch.LATCH_ENABLE
ParalelOut[0] <= ParalelOut[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ParalelOut[1] <= ParalelOut[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ParalelOut[2] <= ParalelOut[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ParalelOut[3] <= ParalelOut[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
ParalelOut[4] <= ParalelOut[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
ParalelOut[5] <= ParalelOut[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
ParalelOut[6] <= ParalelOut[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
ParalelOut[7] <= ParalelOut[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
resetCLK <= resetCLKaux.DB_MAX_OUTPUT_PORT_TYPE
erro <= erro$latch.DB_MAX_OUTPUT_PORT_TYPE
flag <= flag$latch.DB_MAX_OUTPUT_PORT_TYPE


|Mod_Teste|saidaUART:comb_354
reset => PosAtual[0].ACLR
reset => PosAtual[1].ACLR
reset => PosAtual[2].ACLR
reset => PosAtual[3].ACLR
reset => estado~6.DATAIN
reset => SerialOut~reg0.ENA
reset => entrada[7].ENA
reset => entrada[6].ENA
reset => entrada[5].ENA
reset => entrada[4].ENA
reset => entrada[3].ENA
reset => entrada[2].ENA
reset => entrada[1].ENA
reset => entrada[0].ENA
ParalelIn[0] => entrada.DATAB
ParalelIn[1] => entrada.DATAB
ParalelIn[2] => entrada.DATAB
ParalelIn[3] => entrada.DATAB
ParalelIn[4] => entrada.DATAB
ParalelIn[5] => entrada.DATAB
ParalelIn[6] => entrada.DATAB
ParalelIn[7] => entrada.DATAB
H => always0.IN0
clock => SerialOut~reg0.CLK
clock => entrada[0].CLK
clock => entrada[1].CLK
clock => entrada[2].CLK
clock => entrada[3].CLK
clock => entrada[4].CLK
clock => entrada[5].CLK
clock => entrada[6].CLK
clock => entrada[7].CLK
clock => PosAtual[0].CLK
clock => PosAtual[1].CLK
clock => PosAtual[2].CLK
clock => PosAtual[3].CLK
clock => estado~4.DATAIN
SerialOut <= SerialOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
Idle <= Idle.DB_MAX_OUTPUT_PORT_TYPE


|Mod_Teste|LCD_TEST:MyLCD
iCLK => iCLK.IN1
iRST_N => iRST_N.IN1
d0x0[0] => LessThan3.IN8
d0x0[0] => Add3.IN8
d0x0[1] => LessThan3.IN7
d0x0[1] => Add3.IN7
d0x0[2] => LessThan3.IN6
d0x0[2] => Add3.IN6
d0x0[3] => LessThan3.IN5
d0x0[3] => Add3.IN5
d0x0[4] => LessThan2.IN8
d0x0[4] => Add2.IN8
d0x0[5] => LessThan2.IN7
d0x0[5] => Add2.IN7
d0x0[6] => LessThan2.IN6
d0x0[6] => Add2.IN6
d0x0[7] => LessThan2.IN5
d0x0[7] => Add2.IN5
d0x1[0] => LessThan5.IN8
d0x1[0] => Add5.IN8
d0x1[1] => LessThan5.IN7
d0x1[1] => Add5.IN7
d0x1[2] => LessThan5.IN6
d0x1[2] => Add5.IN6
d0x1[3] => LessThan5.IN5
d0x1[3] => Add5.IN5
d0x1[4] => LessThan4.IN8
d0x1[4] => Add4.IN8
d0x1[5] => LessThan4.IN7
d0x1[5] => Add4.IN7
d0x1[6] => LessThan4.IN6
d0x1[6] => Add4.IN6
d0x1[7] => LessThan4.IN5
d0x1[7] => Add4.IN5
d0x2[0] => LessThan7.IN8
d0x2[0] => Add7.IN8
d0x2[1] => LessThan7.IN7
d0x2[1] => Add7.IN7
d0x2[2] => LessThan7.IN6
d0x2[2] => Add7.IN6
d0x2[3] => LessThan7.IN5
d0x2[3] => Add7.IN5
d0x2[4] => LessThan6.IN8
d0x2[4] => Add6.IN8
d0x2[5] => LessThan6.IN7
d0x2[5] => Add6.IN7
d0x2[6] => LessThan6.IN6
d0x2[6] => Add6.IN6
d0x2[7] => LessThan6.IN5
d0x2[7] => Add6.IN5
d0x3[0] => LessThan9.IN8
d0x3[0] => Add9.IN8
d0x3[1] => LessThan9.IN7
d0x3[1] => Add9.IN7
d0x3[2] => LessThan9.IN6
d0x3[2] => Add9.IN6
d0x3[3] => LessThan9.IN5
d0x3[3] => Add9.IN5
d0x3[4] => LessThan8.IN8
d0x3[4] => Add8.IN8
d0x3[5] => LessThan8.IN7
d0x3[5] => Add8.IN7
d0x3[6] => LessThan8.IN6
d0x3[6] => Add8.IN6
d0x3[7] => LessThan8.IN5
d0x3[7] => Add8.IN5
d0x4[0] => LessThan11.IN8
d0x4[0] => Add11.IN8
d0x4[1] => LessThan11.IN7
d0x4[1] => Add11.IN7
d0x4[2] => LessThan11.IN6
d0x4[2] => Add11.IN6
d0x4[3] => LessThan11.IN5
d0x4[3] => Add11.IN5
d0x4[4] => LessThan10.IN8
d0x4[4] => Add10.IN8
d0x4[5] => LessThan10.IN7
d0x4[5] => Add10.IN7
d0x4[6] => LessThan10.IN6
d0x4[6] => Add10.IN6
d0x4[7] => LessThan10.IN5
d0x4[7] => Add10.IN5
d0x5[0] => LessThan12.IN8
d0x5[0] => Add12.IN8
d0x5[1] => LessThan12.IN7
d0x5[1] => Add12.IN7
d0x5[2] => LessThan12.IN6
d0x5[2] => Add12.IN6
d0x5[3] => LessThan12.IN5
d0x5[3] => Add12.IN5
d0x5[4] => ~NO_FANOUT~
d0x5[5] => ~NO_FANOUT~
d0x5[6] => ~NO_FANOUT~
d0x5[7] => ~NO_FANOUT~
d1x0[0] => LessThan14.IN8
d1x0[0] => Add14.IN8
d1x0[1] => LessThan14.IN7
d1x0[1] => Add14.IN7
d1x0[2] => LessThan14.IN6
d1x0[2] => Add14.IN6
d1x0[3] => LessThan14.IN5
d1x0[3] => Add14.IN5
d1x0[4] => LessThan13.IN8
d1x0[4] => Add13.IN8
d1x0[5] => LessThan13.IN7
d1x0[5] => Add13.IN7
d1x0[6] => LessThan13.IN6
d1x0[6] => Add13.IN6
d1x0[7] => LessThan13.IN5
d1x0[7] => Add13.IN5
d1x1[0] => LessThan16.IN8
d1x1[0] => Add16.IN8
d1x1[1] => LessThan16.IN7
d1x1[1] => Add16.IN7
d1x1[2] => LessThan16.IN6
d1x1[2] => Add16.IN6
d1x1[3] => LessThan16.IN5
d1x1[3] => Add16.IN5
d1x1[4] => LessThan15.IN8
d1x1[4] => Add15.IN8
d1x1[5] => LessThan15.IN7
d1x1[5] => Add15.IN7
d1x1[6] => LessThan15.IN6
d1x1[6] => Add15.IN6
d1x1[7] => LessThan15.IN5
d1x1[7] => Add15.IN5
d1x2[0] => LessThan18.IN8
d1x2[0] => Add18.IN8
d1x2[1] => LessThan18.IN7
d1x2[1] => Add18.IN7
d1x2[2] => LessThan18.IN6
d1x2[2] => Add18.IN6
d1x2[3] => LessThan18.IN5
d1x2[3] => Add18.IN5
d1x2[4] => LessThan17.IN8
d1x2[4] => Add17.IN8
d1x2[5] => LessThan17.IN7
d1x2[5] => Add17.IN7
d1x2[6] => LessThan17.IN6
d1x2[6] => Add17.IN6
d1x2[7] => LessThan17.IN5
d1x2[7] => Add17.IN5
d1x3[0] => LessThan20.IN8
d1x3[0] => Add20.IN8
d1x3[1] => LessThan20.IN7
d1x3[1] => Add20.IN7
d1x3[2] => LessThan20.IN6
d1x3[2] => Add20.IN6
d1x3[3] => LessThan20.IN5
d1x3[3] => Add20.IN5
d1x3[4] => LessThan19.IN8
d1x3[4] => Add19.IN8
d1x3[5] => LessThan19.IN7
d1x3[5] => Add19.IN7
d1x3[6] => LessThan19.IN6
d1x3[6] => Add19.IN6
d1x3[7] => LessThan19.IN5
d1x3[7] => Add19.IN5
d1x4[0] => LessThan22.IN8
d1x4[0] => Add22.IN8
d1x4[1] => LessThan22.IN7
d1x4[1] => Add22.IN7
d1x4[2] => LessThan22.IN6
d1x4[2] => Add22.IN6
d1x4[3] => LessThan22.IN5
d1x4[3] => Add22.IN5
d1x4[4] => LessThan21.IN8
d1x4[4] => Add21.IN8
d1x4[5] => LessThan21.IN7
d1x4[5] => Add21.IN7
d1x4[6] => LessThan21.IN6
d1x4[6] => Add21.IN6
d1x4[7] => LessThan21.IN5
d1x4[7] => Add21.IN5
d1x5[0] => LessThan23.IN8
d1x5[0] => Add23.IN8
d1x5[1] => LessThan23.IN7
d1x5[1] => Add23.IN7
d1x5[2] => LessThan23.IN6
d1x5[2] => Add23.IN6
d1x5[3] => LessThan23.IN5
d1x5[3] => Add23.IN5
d1x5[4] => ~NO_FANOUT~
d1x5[5] => ~NO_FANOUT~
d1x5[6] => ~NO_FANOUT~
d1x5[7] => ~NO_FANOUT~
LCD_DATA[0] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[1] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[2] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[3] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[4] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[5] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[6] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[7] <= LCD_Controller:u0.LCD_DATA
LCD_RW <= LCD_Controller:u0.LCD_RW
LCD_EN <= LCD_Controller:u0.LCD_EN
LCD_RS <= LCD_Controller:u0.LCD_RS


|Mod_Teste|LCD_TEST:MyLCD|LCD_Controller:u0
iDATA[0] => LCD_DATA[0].DATAIN
iDATA[1] => LCD_DATA[1].DATAIN
iDATA[2] => LCD_DATA[2].DATAIN
iDATA[3] => LCD_DATA[3].DATAIN
iDATA[4] => LCD_DATA[4].DATAIN
iDATA[5] => LCD_DATA[5].DATAIN
iDATA[6] => LCD_DATA[6].DATAIN
iDATA[7] => LCD_DATA[7].DATAIN
iRS => LCD_RS.DATAIN
iStart => preStart.DATAIN
iStart => Equal0.IN0
oDone <= oDone~reg0.DB_MAX_OUTPUT_PORT_TYPE
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => mStart.CLK
iCLK => preStart.CLK
iCLK => LCD_EN~reg0.CLK
iCLK => oDone~reg0.CLK
iCLK => ST~5.DATAIN
iRST_N => Cont[0].ACLR
iRST_N => Cont[1].ACLR
iRST_N => Cont[2].ACLR
iRST_N => Cont[3].ACLR
iRST_N => Cont[4].ACLR
iRST_N => mStart.ACLR
iRST_N => preStart.ACLR
iRST_N => LCD_EN~reg0.ACLR
iRST_N => oDone~reg0.ACLR
iRST_N => ST~7.DATAIN
LCD_DATA[0] <= iDATA[0].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[1] <= iDATA[1].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[2] <= iDATA[2].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[3] <= iDATA[3].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[4] <= iDATA[4].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[5] <= iDATA[5].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[6] <= iDATA[6].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[7] <= iDATA[7].DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= <GND>
LCD_EN <= LCD_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RS <= iRS.DB_MAX_OUTPUT_PORT_TYPE


