DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
libraryRefs [
"ieee"
]
)
version "27.1"
appVersion "2019.2 (Build 5)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 191,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 119,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
m 1
decl (Decl
n "clock"
t "std_ulogic"
o 5
suid 179,0
)
)
uid 1761,0
)
*15 (LogPort
port (LogicalPort
decl (Decl
n "endTransfer"
t "std_logic"
o 6
suid 180,0
)
)
uid 1763,0
)
*16 (LogPort
port (LogicalPort
m 1
decl (Decl
n "masterData"
t "std_ulogic_vector"
b "(spiDataBitNb-1 DOWNTO 0)"
o 7
suid 181,0
)
)
uid 1765,0
)
*17 (LogPort
port (LogicalPort
decl (Decl
n "masterFull"
t "std_ulogic"
o 8
suid 182,0
)
)
uid 1767,0
)
*18 (LogPort
port (LogicalPort
m 1
decl (Decl
n "masterWr"
t "std_ulogic"
o 9
suid 183,0
)
)
uid 1769,0
)
*19 (LogPort
port (LogicalPort
decl (Decl
n "MISO"
t "std_logic"
o 1
suid 184,0
)
)
uid 1771,0
)
*20 (LogPort
port (LogicalPort
decl (Decl
n "MOSI"
t "std_ulogic"
o 3
suid 185,0
)
)
uid 1773,0
)
*21 (LogPort
port (LogicalPort
m 1
decl (Decl
n "reset"
t "std_ulogic"
o 10
suid 186,0
)
)
uid 1775,0
)
*22 (LogPort
port (LogicalPort
decl (Decl
n "sClk"
t "std_ulogic"
o 11
suid 187,0
)
)
uid 1777,0
)
*23 (LogPort
port (LogicalPort
decl (Decl
n "slaveData"
t "std_ulogic_vector"
b "(spiDataBitNb-1 DOWNTO 0)"
o 12
suid 188,0
)
)
uid 1779,0
)
*24 (LogPort
port (LogicalPort
decl (Decl
n "slaveEmpty"
t "std_ulogic"
o 13
suid 189,0
)
)
uid 1781,0
)
*25 (LogPort
port (LogicalPort
m 1
decl (Decl
n "slaveRd"
t "std_ulogic"
o 14
suid 190,0
)
)
uid 1783,0
)
*26 (LogPort
port (LogicalPort
decl (Decl
n "SS_n"
t "std_ulogic"
o 4
suid 191,0
)
)
uid 1785,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 132,0
optionalChildren [
*27 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *28 (MRCItem
litem &1
pos 14
dimension 20
)
uid 134,0
optionalChildren [
*29 (MRCItem
litem &2
pos 0
dimension 20
uid 135,0
)
*30 (MRCItem
litem &3
pos 1
dimension 23
uid 136,0
)
*31 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 137,0
)
*32 (MRCItem
litem &14
pos 0
dimension 20
uid 1762,0
)
*33 (MRCItem
litem &15
pos 1
dimension 20
uid 1764,0
)
*34 (MRCItem
litem &16
pos 2
dimension 20
uid 1766,0
)
*35 (MRCItem
litem &17
pos 3
dimension 20
uid 1768,0
)
*36 (MRCItem
litem &18
pos 4
dimension 20
uid 1770,0
)
*37 (MRCItem
litem &19
pos 5
dimension 20
uid 1772,0
)
*38 (MRCItem
litem &20
pos 6
dimension 20
uid 1774,0
)
*39 (MRCItem
litem &21
pos 7
dimension 20
uid 1776,0
)
*40 (MRCItem
litem &22
pos 8
dimension 20
uid 1778,0
)
*41 (MRCItem
litem &23
pos 9
dimension 20
uid 1780,0
)
*42 (MRCItem
litem &24
pos 10
dimension 20
uid 1782,0
)
*43 (MRCItem
litem &25
pos 11
dimension 20
uid 1784,0
)
*44 (MRCItem
litem &26
pos 12
dimension 20
uid 1786,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 138,0
optionalChildren [
*45 (MRCItem
litem &5
pos 0
dimension 20
uid 139,0
)
*46 (MRCItem
litem &7
pos 1
dimension 50
uid 140,0
)
*47 (MRCItem
litem &8
pos 2
dimension 100
uid 141,0
)
*48 (MRCItem
litem &9
pos 3
dimension 50
uid 142,0
)
*49 (MRCItem
litem &10
pos 4
dimension 100
uid 143,0
)
*50 (MRCItem
litem &11
pos 5
dimension 100
uid 144,0
)
*51 (MRCItem
litem &12
pos 6
dimension 50
uid 145,0
)
*52 (MRCItem
litem &13
pos 7
dimension 80
uid 146,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 133,0
vaOverrides [
]
)
]
)
uid 118,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *53 (LEmptyRow
)
uid 148,0
optionalChildren [
*54 (RefLabelRowHdr
)
*55 (TitleRowHdr
)
*56 (FilterRowHdr
)
*57 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*58 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*59 (GroupColHdr
tm "GroupColHdrMgr"
)
*60 (NameColHdr
tm "GenericNameColHdrMgr"
)
*61 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*62 (InitColHdr
tm "GenericValueColHdrMgr"
)
*63 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*64 (EolColHdr
tm "GenericEolColHdrMgr"
)
*65 (LogGeneric
generic (GiElement
name "spiDataBitNb"
type "positive"
value "8"
)
uid 318,0
)
*66 (LogGeneric
generic (GiElement
name "cPol"
type "std_ulogic"
value "'0'"
)
uid 608,0
)
*67 (LogGeneric
generic (GiElement
name "cPha"
type "std_ulogic"
value "'0'"
)
uid 610,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 160,0
optionalChildren [
*68 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *69 (MRCItem
litem &53
pos 3
dimension 20
)
uid 162,0
optionalChildren [
*70 (MRCItem
litem &54
pos 0
dimension 20
uid 163,0
)
*71 (MRCItem
litem &55
pos 1
dimension 23
uid 164,0
)
*72 (MRCItem
litem &56
pos 2
hidden 1
dimension 20
uid 165,0
)
*73 (MRCItem
litem &65
pos 0
dimension 20
uid 319,0
)
*74 (MRCItem
litem &66
pos 1
dimension 20
uid 609,0
)
*75 (MRCItem
litem &67
pos 2
dimension 20
uid 611,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 166,0
optionalChildren [
*76 (MRCItem
litem &57
pos 0
dimension 20
uid 167,0
)
*77 (MRCItem
litem &59
pos 1
dimension 50
uid 168,0
)
*78 (MRCItem
litem &60
pos 2
dimension 100
uid 169,0
)
*79 (MRCItem
litem &61
pos 3
dimension 100
uid 170,0
)
*80 (MRCItem
litem &62
pos 4
dimension 50
uid 171,0
)
*81 (MRCItem
litem &63
pos 5
dimension 50
uid 172,0
)
*82 (MRCItem
litem &64
pos 6
dimension 80
uid 173,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 161,0
vaOverrides [
]
)
]
)
uid 147,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\SPI_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\SPI_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\SPI_test\\hds\\spi@fifo_tester\\interface.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\SPI_test\\hds\\spi@fifo_tester\\interface.user"
)
(vvPair
variable "SourceDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\SPI_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "interface"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\SPI_test\\hds\\spi@fifo_tester"
)
(vvPair
variable "d_logical"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\SPI_test\\hds\\spiFifo_tester"
)
(vvPair
variable "date"
value "11.11.2019"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "11"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "spiFifo_tester"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "interface"
)
(vvPair
variable "f_logical"
value "interface"
)
(vvPair
variable "f_noext"
value "interface"
)
(vvPair
variable "graphical_source_author"
value "silvan.zahno"
)
(vvPair
variable "graphical_source_date"
value "11.11.2019"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE6996"
)
(vvPair
variable "graphical_source_time"
value "07:39:46"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE6996"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "SPI_test"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/ElN/Libraries/SPI_test/work"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "spiFifo_tester"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\SPI_test\\hds\\spi@fifo_tester\\interface"
)
(vvPair
variable "p_logical"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\SPI_test\\hds\\spiFifo_tester\\interface"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_ActelPath"
value "D:\\Projects\\Trypano\\ControlBoard\\IglooTester\\Board\\actel\\boardTester"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ISE_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "<TBD>"
)
(vvPair
variable "this_file"
value "interface"
)
(vvPair
variable "this_file_logical"
value "interface"
)
(vvPair
variable "time"
value "07:39:46"
)
(vvPair
variable "unit"
value "spiFifo_tester"
)
(vvPair
variable "user"
value "silvan.zahno"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "interface"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 117,0
optionalChildren [
*83 (SymbolBody
uid 8,0
optionalChildren [
*84 (CptPort
uid 1696,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1697,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36625,5250,37375,6000"
)
tg (CPTG
uid 1698,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1699,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "36300,7000,37700,10800"
st "clock"
ju 2
blo "37500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1700,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,8400,62500,9200"
st "clock       : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "clock"
t "std_ulogic"
o 5
suid 179,0
)
)
)
*85 (CptPort
uid 1701,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1702,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34625,5250,35375,6000"
)
tg (CPTG
uid 1703,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1704,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "34300,7000,35700,16200"
st "endTransfer"
ju 2
blo "35500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1705,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4400,62000,5200"
st "endTransfer : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "endTransfer"
t "std_logic"
o 6
suid 180,0
)
)
)
*86 (CptPort
uid 1706,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1707,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22625,5250,23375,6000"
)
tg (CPTG
uid 1708,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1709,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "22300,7000,23700,16000"
st "masterData"
ju 2
blo "23500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1710,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,9200,79000,10000"
st "masterData  : OUT    std_ulogic_vector (spiDataBitNb-1 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "masterData"
t "std_ulogic_vector"
b "(spiDataBitNb-1 DOWNTO 0)"
o 7
suid 181,0
)
)
)
*87 (CptPort
uid 1711,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1712,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24625,5250,25375,6000"
)
tg (CPTG
uid 1713,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1714,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "24300,7000,25700,15100"
st "masterFull"
ju 2
blo "25500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1715,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,5200,62500,6000"
st "masterFull  : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "masterFull"
t "std_ulogic"
o 8
suid 182,0
)
)
)
*88 (CptPort
uid 1716,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1717,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26625,5250,27375,6000"
)
tg (CPTG
uid 1718,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1719,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "26300,7000,27700,14000"
st "masterWr"
ju 2
blo "27500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1720,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,10000,62500,10800"
st "masterWr    : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "masterWr"
t "std_ulogic"
o 9
suid 183,0
)
)
)
*89 (CptPort
uid 1721,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1722,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62625,5250,63375,6000"
)
tg (CPTG
uid 1723,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1724,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "62300,7000,63700,11100"
st "MISO"
ju 2
blo "63500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1725,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2000,62000,2800"
st "MISO        : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "MISO"
t "std_logic"
o 1
suid 184,0
)
)
)
*90 (CptPort
uid 1726,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1727,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64625,5250,65375,6000"
)
tg (CPTG
uid 1728,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1729,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "64300,7000,65700,11100"
st "MOSI"
ju 2
blo "65500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1730,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2800,62500,3600"
st "MOSI        : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "MOSI"
t "std_ulogic"
o 3
suid 185,0
)
)
)
*91 (CptPort
uid 1731,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1732,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38625,5250,39375,6000"
)
tg (CPTG
uid 1733,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1734,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "38300,7000,39700,11100"
st "reset"
ju 2
blo "39500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1735,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,10800,62500,11600"
st "reset       : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "reset"
t "std_ulogic"
o 10
suid 186,0
)
)
)
*92 (CptPort
uid 1736,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1737,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66625,5250,67375,6000"
)
tg (CPTG
uid 1738,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1739,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "66300,7000,67700,10400"
st "sClk"
ju 2
blo "67500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1740,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,6000,62500,6800"
st "sClk        : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "sClk"
t "std_ulogic"
o 11
suid 187,0
)
)
)
*93 (CptPort
uid 1741,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1742,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28625,5250,29375,6000"
)
tg (CPTG
uid 1743,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1744,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "28300,7000,29700,14100"
st "slaveData"
ju 2
blo "29500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1745,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,6800,79000,7600"
st "slaveData   : IN     std_ulogic_vector (spiDataBitNb-1 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "slaveData"
t "std_ulogic_vector"
b "(spiDataBitNb-1 DOWNTO 0)"
o 12
suid 188,0
)
)
)
*94 (CptPort
uid 1746,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1747,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30625,5250,31375,6000"
)
tg (CPTG
uid 1748,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1749,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "30300,7000,31700,15800"
st "slaveEmpty"
ju 2
blo "31500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1750,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,7600,62500,8400"
st "slaveEmpty  : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "slaveEmpty"
t "std_ulogic"
o 13
suid 189,0
)
)
)
*95 (CptPort
uid 1751,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1752,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32625,5250,33375,6000"
)
tg (CPTG
uid 1753,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1754,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "32300,7000,33700,12700"
st "slaveRd"
ju 2
blo "33500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1755,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,11600,61500,12400"
st "slaveRd     : OUT    std_ulogic 
"
)
thePort (LogicalPort
m 1
decl (Decl
n "slaveRd"
t "std_ulogic"
o 14
suid 190,0
)
)
)
*96 (CptPort
uid 1756,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1757,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60625,5250,61375,6000"
)
tg (CPTG
uid 1758,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1759,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "60300,7000,61700,11000"
st "SS_n"
ju 2
blo "61500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1760,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,3600,62500,4400"
st "SS_n        : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "SS_n"
t "std_ulogic"
o 4
suid 191,0
)
)
)
]
shape (Rectangle
uid 9,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,75000,14000"
)
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "Arial,8,1"
)
xt "42050,9000,45450,10000"
st "SPI_test"
blo "42050,9800"
)
second (Text
uid 12,0
va (VaSet
font "Arial,8,1"
)
xt "42050,10000,47950,11000"
st "spiFifo_tester"
blo "42050,10800"
)
)
gi *97 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "Courier New,8,0"
)
xt "21000,6000,37000,10000"
st "Generic Declarations

spiDataBitNb positive   8    
cPol         std_ulogic '0'  
cPha         std_ulogic '0'  "
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "spiDataBitNb"
type "positive"
value "8"
)
(GiElement
name "cPol"
type "std_ulogic"
value "'0'"
)
(GiElement
name "cPha"
type "std_ulogic"
value "'0'"
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
sF 0
)
portVis (PortSigDisplay
sTC 0
sF 0
)
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *98 (PackageList
uid 16,0
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
uid 17,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*100 (MLText
uid 18,0
va (VaSet
)
xt "0,1000,17500,4600"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
windowSize "94,65,1172,775"
viewArea "-500,-500,76810,50620"
cachedDiagramExtent "0,0,79000,14200"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName "SPI_test"
entityName "spiFifo_tb"
viewName "struct.bd"
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,33000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Arial,8,1"
)
xt "22200,15000,25800,16000"
st "<library>"
blo "22200,15800"
)
second (Text
va (VaSet
font "Arial,8,1"
)
xt "22200,16000,24800,17000"
st "<cell>"
blo "22200,16800"
)
)
gi *101 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "0,12000,11500,12800"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "In0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1750"
st "Buffer0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *102 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "42000,0,47400,1000"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "42000,1000,44700,2000"
st "Ports:"
blo "42000,1800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "Arial,8,1"
)
xt "42000,12400,44400,13400"
st "User:"
blo "42000,13200"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "42000,0,47800,1000"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,13400,44000,13400"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 1786,0
activeModelName "Symbol:GEN"
)
