

================================================================
== Vitis HLS Report for 'relu_combined'
================================================================
* Date:           Fri May  6 15:04:46 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        relu_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.451 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|        ?|  10.000 ns|         ?|    2|    ?|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_17_1  |        1|        ?|         1|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_28_2  |        1|        ?|         1|          1|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    172|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|      81|    106|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     43|    -|
|Register         |        -|    -|     159|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     240|    321|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------+------------+---------+----+----+-----+-----+
    |   Instance   |   Module   | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------+------------+---------+----+----+-----+-----+
    |CTRL_s_axi_U  |CTRL_s_axi  |        0|   0|  81|  106|    0|
    +--------------+------------+---------+----+----+-----+-----+
    |Total         |            |        0|   0|  81|  106|    0|
    +--------------+------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_187_p2     |         +|   0|  0|  38|          31|           1|
    |add_ln28_fu_176_p2     |         +|   0|  0|  38|          31|           1|
    |cmp171_fu_138_p2       |      icmp|   0|  0|  18|          32|           1|
    |grp_fu_132_p2          |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln17_fu_193_p2    |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln28_fu_182_p2    |      icmp|   0|  0|  17|          31|          31|
    |select_ln18_fu_164_p3  |    select|   0|  0|  15|           1|          15|
    |select_ln29_fu_152_p3  |    select|   0|  0|  16|           1|          16|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 172|         174|          97|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  25|          5|    1|          5|
    |i_1_reg_110  |   9|          2|   31|         62|
    |i_reg_121    |   9|          2|   31|         62|
    +-------------+----+-----------+-----+-----------+
    |Total        |  43|          9|   63|        129|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   4|   0|    4|          0|
    |i_1_reg_110             |  31|   0|   31|          0|
    |i_reg_121               |  31|   0|   31|          0|
    |select_ln29_reg_211     |  16|   0|   16|          0|
    |trunc_ln1494_1_reg_206  |  31|   0|   31|          0|
    |trunc_ln1494_reg_216    |  31|   0|   31|          0|
    |zext_ln17_reg_221       |  15|   0|   16|          1|
    +------------------------+----+----+-----+-----------+
    |Total                   | 159|   0|  160|          1|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------+-----+-----+------------+---------------+--------------+
|s_axi_CTRL_AWVALID  |   in|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_AWREADY  |  out|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_AWADDR   |   in|    5|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_WVALID   |   in|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_WREADY   |  out|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_WDATA    |   in|   32|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_WSTRB    |   in|    4|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_ARVALID  |   in|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_ARREADY  |  out|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_ARADDR   |   in|    5|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_RVALID   |  out|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_RREADY   |   in|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_RDATA    |  out|   32|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_RRESP    |  out|    2|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_BVALID   |  out|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_BREADY   |   in|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_BRESP    |  out|    2|       s_axi|           CTRL|        scalar|
|ap_clk              |   in|    1|  ap_ctrl_hs|  relu_combined|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|  relu_combined|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|  relu_combined|  return value|
|x                   |   in|   16|     ap_none|              x|       pointer|
|dx                  |  out|   16|      ap_vld|             dx|       pointer|
|dx_ap_vld           |  out|    1|      ap_vld|             dx|       pointer|
|y                   |  out|   16|      ap_vld|              y|       pointer|
|y_ap_vld            |  out|    1|      ap_vld|              y|       pointer|
|dy                  |   in|   16|     ap_none|             dy|       pointer|
+--------------------+-----+-----+------------+---------------+--------------+

