============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 18 2025  01:36:45 pm
  Module:                 riscv_core
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                        Type                Fanout Load Slew Delay Arrival   
                                   (Domain)                    (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------
(clock clk)              launch                                                      0 R 
(fp.sdc_line_33_160_1)   ext delay                                        +500     500 F 
debug_req_i              in port                             5  7.1    0    +0     500 F 
g139268/A1                                                                  +0     500   
g139268/ZN               NR2D4BWP16P90(timing)               3  4.5   20   +13     513 R 
g138961/A1                                                                  +0     513   
g138961/ZN               ND2SKND2BWP16P90(timing)            2  2.5   26   +20     533 F 
g138957/A1                                                                  +0     533   
g138957/ZN               ND2SKNBD2BWP16P90(timing)           1  1.7   33   +21     555 R 
g138954/B                                                                   +0     555   
g138954/ZN               IAOI21D2BWP16P90(timing)            1  3.1   39   +24     579 F 
g138943/A3                                                                  +0     579   
g138943/ZN               AOI31SKPD4BWP16P90LVT(timing)       2  3.7   23   +20     599 R 
g138939/A1                                                                  +0     599   
g138939/ZN               ND2SKND4BWP16P90(timing)           10 12.5   40   +34     633 F 
g138914/A1                                                                  +0     633   
g138914/ZN               NR2SKPBD6BWP16P90(timing)           3  4.5   20   +23     655 R 
g138913/I                                                                   +0     655   
g138913/ZN               INVD0BWP16P90(timing)               8  7.8  100   +72     728 F 
g204438/A1                                                                  +0     728   
g204438/ZN               OAI21D0BWP16P90(timing)             3  2.8   80   +84     812 R 
g204422/A1                                                                  +0     812   
g204422/ZN               INR2D0BWP16P90(timing)              2  2.0   57   +74     886 R 
g204408/C                                                                   +0     886   
g204408/ZN               OAI221D0BWP16P90(timing)            1  1.3   71   +69     955 F 
core_busy_q_reg/D        DFCNQD0BWP16P90(timing)                            +0     955   
core_busy_q_reg/CP       setup                                         0   +41     996 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                  2000 R 
-----------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1004ps 
Start-point  : debug_req_i
End-point    : core_busy_q_reg/D

