Reading OpenROAD database at '/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-12-03_23-09-36/30-openroad-resizertimingpostgrt/svm.odb'…
Reading library file at '/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-12-03_23-09-36/tmp/4219f06c2024443686b4e3a0c88503b2.lib'…
Reading design constraints file at '/home/jco1147/.local/lib/python3.9/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[WARNING STA-0376] cell 'sky130_fd_sc_hd__a2111oi_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__a21boi_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__and2_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__buf_16' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__clkdlybuf4s15_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__clkdlybuf4s18_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__fa_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_bleeder_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkbufkapwr_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkbufkapwr_16' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkbufkapwr_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkbufkapwr_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkbufkapwr_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkinvkapwr_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkinvkapwr_16' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkinvkapwr_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkinvkapwr_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkinvkapwr_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_inputiso0n_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_inputiso0p_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_inputiso1n_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_inputiso1p_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_inputisolatch_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrc_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrc_16' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrc_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrc_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrc_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrckapwr_16' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__mux4_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__o21ai_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__o311ai_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__or2_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__probe_p_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__probec_p_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xor3_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xor3_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xor3_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xnor3_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xnor3_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xnor3_4' not found.
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   svm
Die area:                 ( 0 0 ) ( 208275 218995 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     2924
Number of terminals:      74
Number of snets:          2
Number of nets:           2284

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 318.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 67560.
[INFO DRT-0033] mcon shape region query size = 31816.
[INFO DRT-0033] met1 shape region query size = 7701.
[INFO DRT-0033] via shape region query size = 730.
[INFO DRT-0033] met2 shape region query size = 446.
[INFO DRT-0033] via2 shape region query size = 584.
[INFO DRT-0033] met3 shape region query size = 502.
[INFO DRT-0033] via3 shape region query size = 584.
[INFO DRT-0033] met4 shape region query size = 162.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1218 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 312 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0084]   Complete 1252 groups.
#scanned instances     = 2924
#unique  instances     = 318
#stdCellGenAp          = 9422
#stdCellValidPlanarAp  = 96
#stdCellValidViaAp     = 7178
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 7758
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:41, elapsed time = 00:00:05, memory = 135.02 (MB), peak = 134.74 (MB)

Number of guides:     15357

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 30 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 31 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 5565.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 4034.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 2064.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 160.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 33.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 1.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 7662 vertical wires in 1 frboxes and 4195 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 643 vertical wires in 1 frboxes and 1282 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 185.78 (MB), peak = 185.78 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 185.78 (MB), peak = 185.78 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 239.38 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 267.48 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:02, memory = 251.06 (MB).
    Completing 40% with 249 violations.
    elapsed time = 00:00:02, memory = 290.08 (MB).
    Completing 50% with 249 violations.
    elapsed time = 00:00:04, memory = 314.80 (MB).
    Completing 60% with 249 violations.
    elapsed time = 00:00:06, memory = 287.03 (MB).
    Completing 70% with 492 violations.
    elapsed time = 00:00:07, memory = 333.87 (MB).
    Completing 80% with 492 violations.
    elapsed time = 00:00:10, memory = 340.06 (MB).
    Completing 90% with 780 violations.
    elapsed time = 00:00:13, memory = 374.86 (MB).
    Completing 100% with 1052 violations.
    elapsed time = 00:00:16, memory = 375.38 (MB).
[INFO DRT-0199]   Number of violations = 1346.
Viol/Layer         li1   mcon   met1   met2   met3   met4
Cut Spacing          0      1      0      0      0      0
Metal Spacing       10      0    240     45     12      0
Min Hole             0      0      8      0      0      0
Recheck              0      0    189     92      3     10
Short                0      0    699     36      1      0
[INFO DRT-0267] cpu time = 00:00:43, elapsed time = 00:00:16, memory = 700.79 (MB), peak = 700.79 (MB)
Total wire length = 52373 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 25755 um.
Total wire length on LAYER met2 = 23014 um.
Total wire length on LAYER met3 = 2069 um.
Total wire length on LAYER met4 = 1486 um.
Total wire length on LAYER met5 = 47 um.
Total number of vias = 15304.
Up-via summary (total 15304):.

------------------------
 FR_MASTERSLICE        0
            li1     7653
           met1     7372
           met2      217
           met3       60
           met4        2
------------------------
                   15304


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1346 violations.
    elapsed time = 00:00:00, memory = 718.57 (MB).
    Completing 20% with 1346 violations.
    elapsed time = 00:00:00, memory = 719.61 (MB).
    Completing 30% with 1346 violations.
    elapsed time = 00:00:01, memory = 723.47 (MB).
    Completing 40% with 1215 violations.
    elapsed time = 00:00:02, memory = 742.55 (MB).
    Completing 50% with 1215 violations.
    elapsed time = 00:00:03, memory = 749.00 (MB).
    Completing 60% with 1215 violations.
    elapsed time = 00:00:04, memory = 749.00 (MB).
    Completing 70% with 1067 violations.
    elapsed time = 00:00:05, memory = 765.24 (MB).
    Completing 80% with 1067 violations.
    elapsed time = 00:00:07, memory = 769.88 (MB).
    Completing 90% with 836 violations.
    elapsed time = 00:00:10, memory = 768.65 (MB).
    Completing 100% with 680 violations.
    elapsed time = 00:00:11, memory = 768.65 (MB).
[INFO DRT-0199]   Number of violations = 686.
Viol/Layer        met1   met2   met3
Metal Spacing      130     33     10
Min Hole             2      0      0
Recheck              6      0      0
Short              491     14      0
[INFO DRT-0267] cpu time = 00:00:35, elapsed time = 00:00:11, memory = 771.49 (MB), peak = 771.49 (MB)
Total wire length = 52065 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 25607 um.
Total wire length on LAYER met2 = 22802 um.
Total wire length on LAYER met3 = 2180 um.
Total wire length on LAYER met4 = 1475 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 15264.
Up-via summary (total 15264):.

------------------------
 FR_MASTERSLICE        0
            li1     7648
           met1     7317
           met2      245
           met3       54
           met4        0
------------------------
                   15264


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 686 violations.
    elapsed time = 00:00:00, memory = 771.49 (MB).
    Completing 20% with 686 violations.
    elapsed time = 00:00:00, memory = 771.49 (MB).
    Completing 30% with 679 violations.
    elapsed time = 00:00:02, memory = 774.32 (MB).
    Completing 40% with 679 violations.
    elapsed time = 00:00:02, memory = 774.32 (MB).
    Completing 50% with 679 violations.
    elapsed time = 00:00:02, memory = 774.32 (MB).
    Completing 60% with 679 violations.
    elapsed time = 00:00:06, memory = 778.90 (MB).
    Completing 70% with 665 violations.
    elapsed time = 00:00:08, memory = 786.89 (MB).
    Completing 80% with 665 violations.
    elapsed time = 00:00:11, memory = 787.66 (MB).
    Completing 90% with 676 violations.
    elapsed time = 00:00:13, memory = 806.96 (MB).
    Completing 100% with 760 violations.
    elapsed time = 00:00:16, memory = 791.52 (MB).
[INFO DRT-0199]   Number of violations = 760.
Viol/Layer        met1   met2
Metal Spacing      149     31
Min Hole             4      0
Short              547     29
[INFO DRT-0267] cpu time = 00:00:39, elapsed time = 00:00:16, memory = 791.52 (MB), peak = 822.47 (MB)
Total wire length = 51937 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 25710 um.
Total wire length on LAYER met2 = 22714 um.
Total wire length on LAYER met3 = 2057 um.
Total wire length on LAYER met4 = 1455 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 15297.
Up-via summary (total 15297):.

------------------------
 FR_MASTERSLICE        0
            li1     7647
           met1     7386
           met2      210
           met3       54
           met4        0
------------------------
                   15297


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 760 violations.
    elapsed time = 00:00:00, memory = 810.84 (MB).
    Completing 20% with 760 violations.
    elapsed time = 00:00:00, memory = 810.84 (MB).
    Completing 30% with 760 violations.
    elapsed time = 00:00:02, memory = 810.84 (MB).
    Completing 40% with 587 violations.
    elapsed time = 00:00:04, memory = 810.84 (MB).
    Completing 50% with 587 violations.
    elapsed time = 00:00:05, memory = 815.74 (MB).
    Completing 60% with 587 violations.
    elapsed time = 00:00:08, memory = 816.26 (MB).
    Completing 70% with 413 violations.
    elapsed time = 00:00:08, memory = 832.76 (MB).
    Completing 80% with 413 violations.
    elapsed time = 00:00:12, memory = 825.88 (MB).
    Completing 90% with 314 violations.
    elapsed time = 00:00:13, memory = 825.88 (MB).
    Completing 100% with 151 violations.
    elapsed time = 00:00:18, memory = 825.88 (MB).
[INFO DRT-0199]   Number of violations = 151.
Viol/Layer        met1   met2
Metal Spacing       78      5
Short               63      5
[INFO DRT-0267] cpu time = 00:00:38, elapsed time = 00:00:18, memory = 825.88 (MB), peak = 842.04 (MB)
Total wire length = 51873 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 24390 um.
Total wire length on LAYER met2 = 22675 um.
Total wire length on LAYER met3 = 3209 um.
Total wire length on LAYER met4 = 1598 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 15606.
Up-via summary (total 15606):.

------------------------
 FR_MASTERSLICE        0
            li1     7647
           met1     7493
           met2      399
           met3       67
           met4        0
------------------------
                   15606


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 151 violations.
    elapsed time = 00:00:00, memory = 825.88 (MB).
    Completing 20% with 151 violations.
    elapsed time = 00:00:00, memory = 825.88 (MB).
    Completing 30% with 151 violations.
    elapsed time = 00:00:00, memory = 825.88 (MB).
    Completing 40% with 118 violations.
    elapsed time = 00:00:02, memory = 825.88 (MB).
    Completing 50% with 118 violations.
    elapsed time = 00:00:02, memory = 825.88 (MB).
    Completing 60% with 118 violations.
    elapsed time = 00:00:03, memory = 825.88 (MB).
    Completing 70% with 108 violations.
    elapsed time = 00:00:03, memory = 859.66 (MB).
    Completing 80% with 108 violations.
    elapsed time = 00:00:03, memory = 842.87 (MB).
    Completing 90% with 60 violations.
    elapsed time = 00:00:03, memory = 826.36 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:08, memory = 826.36 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer        met1
Metal Spacing        6
Short                2
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:08, memory = 826.36 (MB), peak = 859.66 (MB)
Total wire length = 51847 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 24335 um.
Total wire length on LAYER met2 = 22696 um.
Total wire length on LAYER met3 = 3264 um.
Total wire length on LAYER met4 = 1550 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 15576.
Up-via summary (total 15576):.

------------------------
 FR_MASTERSLICE        0
            li1     7647
           met1     7469
           met2      397
           met3       63
           met4        0
------------------------
                   15576


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 826.36 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 826.36 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 826.36 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 826.36 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 826.36 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:02, memory = 827.39 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:02, memory = 827.39 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:02, memory = 827.39 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:02, memory = 827.39 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:02, memory = 827.39 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 827.39 (MB), peak = 859.66 (MB)
Total wire length = 51831 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 24324 um.
Total wire length on LAYER met2 = 22653 um.
Total wire length on LAYER met3 = 3303 um.
Total wire length on LAYER met4 = 1550 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 15587.
Up-via summary (total 15587):.

------------------------
 FR_MASTERSLICE        0
            li1     7647
           met1     7473
           met2      404
           met3       63
           met4        0
------------------------
                   15587


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 827.39 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 827.39 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 827.39 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 827.39 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 827.39 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 827.39 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 827.39 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 827.39 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 827.39 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 827.39 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 827.39 (MB), peak = 859.66 (MB)
Total wire length = 51831 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 24324 um.
Total wire length on LAYER met2 = 22652 um.
Total wire length on LAYER met3 = 3303 um.
Total wire length on LAYER met4 = 1550 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 15586.
Up-via summary (total 15586):.

------------------------
 FR_MASTERSLICE        0
            li1     7647
           met1     7472
           met2      404
           met3       63
           met4        0
------------------------
                   15586


[INFO DRT-0198] Complete detail routing.
Total wire length = 51831 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 24324 um.
Total wire length on LAYER met2 = 22652 um.
Total wire length on LAYER met3 = 3303 um.
Total wire length on LAYER met4 = 1550 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 15586.
Up-via summary (total 15586):.

------------------------
 FR_MASTERSLICE        0
            li1     7647
           met1     7472
           met2      404
           met3       63
           met4        0
------------------------
                   15586


[INFO DRT-0267] cpu time = 00:02:53, elapsed time = 00:01:14, memory = 827.39 (MB), peak = 859.66 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-12-03_23-09-36/32-openroad-detailedrouting/svm.odb'…
Writing netlist to '/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-12-03_23-09-36/32-openroad-detailedrouting/svm.nl.v'…
Writing powered netlist to '/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-12-03_23-09-36/32-openroad-detailedrouting/svm.pnl.v'…
Writing layout to '/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-12-03_23-09-36/32-openroad-detailedrouting/svm.def'…
Writing timing constraints to '/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-12-03_23-09-36/32-openroad-detailedrouting/svm.sdc'…
