#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Mar  6 20:36:44 2020
# Process ID: 14932
# Current directory: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Addressable_Strips
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9076 C:\Users\abuba\Documents\POV Fan Project\POV_Project\POV_Project\VHDL Files\Addressable_Strips\Addressable_Strips.xpr
# Log file: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Addressable_Strips/vivado.log
# Journal file: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Addressable_Strips\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Addressable_Strips/Addressable_Strips.xpr}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top SPI_Master_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
launch_simulation
update_compile_order -fileset sources_1
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source SPI_Master_TB.tcl
close_sim
update_compile_order -fileset sources_1
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source SPI_Master_TB.tcl
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source SPI_Master_TB.tcl
close_sim
launch_simulation
source SPI_Master_TB.tcl
restart
run 1 s
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source SPI_Master_TB.tcl
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source SPI_Master_TB.tcl
close_sim
launch_simulation
source SPI_Master_TB.tcl
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source SPI_Master_TB.tcl
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source SPI_Master_TB.tcl
current_wave_config {Untitled 9}
add_wave {{/SPI_Master_TB/UUT/o_SPI_Clk}} {{/SPI_Master_TB/UUT/o_SPI_MOSI}} {{/SPI_Master_TB/UUT/r_SPI_Clk}} {{/SPI_Master_TB/UUT/r_Slow_Clk}} {{/SPI_Master_TB/UUT/r_TX_Byte}} {{/SPI_Master_TB/UUT/r_TX_DV}} {{/SPI_Master_TB/UUT/r_SPI_Bits}} {{/SPI_Master_TB/UUT/g_SPI_CLK}} 
restart
run 1 s
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source SPI_Master_TB.tcl
current_wave_config {Untitled 10}
add_wave {{/SPI_Master_TB/UUT/r_SPI_Clk}} {{/SPI_Master_TB/UUT/r_Slow_Clk}} {{/SPI_Master_TB/UUT/r_TX_Byte}} {{/SPI_Master_TB/UUT/r_TX_DV}} {{/SPI_Master_TB/UUT/r_SPI_Bits}} {{/SPI_Master_TB/UUT/g_SPI_CLK}} 
restart
run 1 s
relaunch_sim
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source SPI_Master_TB.tcl
close_sim
launch_simulation
source SPI_Master_TB.tcl
current_wave_config {Untitled 12}
add_wave {{/SPI_Master_TB/UUT/r_SPI_Clk}} {{/SPI_Master_TB/UUT/r_Slow_Clk}} {{/SPI_Master_TB/UUT/r_TX_Byte}} {{/SPI_Master_TB/UUT/r_TX_DV}} {{/SPI_Master_TB/UUT/r_SPI_Bits}} {{/SPI_Master_TB/UUT/g_SPI_CLK}} 
restart
run 1 s
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source SPI_Master_TB.tcl
relaunch_sim
current_wave_config {Untitled 13}
add_wave {{/SPI_Master_TB/UUT/r_SPI_Clk}} {{/SPI_Master_TB/UUT/r_Slow_Clk}} {{/SPI_Master_TB/UUT/r_TX_Byte}} {{/SPI_Master_TB/UUT/r_TX_DV}} {{/SPI_Master_TB/UUT/r_SPI_Bits}} {{/SPI_Master_TB/UUT/g_SPI_CLK}} 
restart
run 1 s
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source SPI_Master_TB.tcl
current_wave_config {Untitled 14}
add_wave {{/SPI_Master_TB/UUT/r_SPI_Clk}} {{/SPI_Master_TB/UUT/r_Slow_Clk}} {{/SPI_Master_TB/UUT/r_TX_Byte}} {{/SPI_Master_TB/UUT/r_TX_DV}} {{/SPI_Master_TB/UUT/r_SPI_Bits}} {{/SPI_Master_TB/UUT/g_SPI_CLK}} 
restart
run 1 s
relaunch_sim
run 1 s
close_sim
launch_simulation
source SPI_Master_TB.tcl
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source SPI_Master_TB.tcl
current_wave_config {Untitled 16}
add_wave {{/SPI_Master_TB/UUT/r_SPI_Bits}} 
relaunch_sim
close_sim
launch_simulation
source SPI_Master_TB.tcl
current_wave_config {Untitled 17}
add_wave {{/SPI_Master_TB/UUT/r_SPI_Bits}} 
relaunch_sim
close_sim
launch_simulation
source SPI_Master_TB.tcl
close_sim
launch_simulation
source SPI_Master_TB.tcl
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source SPI_Master_TB.tcl
close_sim
launch_simulation
source SPI_Master_TB.tcl
current_wave_config {Untitled 21}
add_wave {{/SPI_Master_TB/UUT/r_SPI_Bits}} 
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source SPI_Master_TB.tcl
close [ open {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Addressable_Strips/Addressable_Strips.srcs/sources_1/new/LED_Strip_Control.vhd} w ]
add_files {{C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Addressable_Strips/Addressable_Strips.srcs/sources_1/new/LED_Strip_Control.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source SPI_Master_TB.tcl
restart
run 1 s
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Addressable_Strips/Addressable_Strips.srcs/sim_1/new/LED_Strip_TB.vhd} w ]
add_files -fileset sim_1 {{C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Addressable_Strips/Addressable_Strips.srcs/sim_1/new/LED_Strip_TB.vhd}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top LED_Strip_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source LED_Strip_TB.tcl
current_wave_config {Untitled 24}
add_wave {{/LED_Strip_TB/UUT/r_TX_DV}} {{/LED_Strip_TB/UUT/w_TX_Ready}} {{/LED_Strip_TB/UUT/r_STATE}} {{/LED_Strip_TB/UUT/r_TX_Count}} 
relaunch_sim
current_wave_config {Untitled 24}
add_wave {{/LED_Strip_TB/UUT/r_TX_Byte}} 
relaunch_sim
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source LED_Strip_TB.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source LED_Strip_TB.tcl
current_wave_config {Untitled 26}
add_wave {{/LED_Strip_TB/UUT/r_STATE}} 
current_wave_config {Untitled 26}
add_wave {{/LED_Strip_TB/UUT/w_TX_Ready}} 
relaunch_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source LED_Strip_TB.tcl
restart
run 1 s
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source LED_Strip_TB.tcl
restart
run 1 s
current_wave_config {Untitled 28}
add_wave {{/LED_Strip_TB/UUT/r_TX_Count}} 
restart
run 1 s
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source LED_Strip_TB.tcl
restart
run 1 s
current_wave_config {Untitled 29}
add_wave {{/LED_Strip_TB/UUT/r_TX_Count}} 
close_sim
launch_simulation
source LED_Strip_TB.tcl
run 1 s
current_wave_config {Untitled 30}
add_wave {{/LED_Strip_TB/UUT/r_STATE}} 
relaunch_sim
run 1 s
file mkdir C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Addressable_Strips/Addressable_Strips.srcs/constrs_1
file mkdir C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Addressable_Strips/Addressable_Strips.srcs/constrs_1
file mkdir C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Addressable_Strips/Addressable_Strips.srcs/constrs_1/new
file mkdir C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Addressable_Strips/Addressable_Strips.srcs/constrs_1/new
file mkdir C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Addressable_Strips/Addressable_Strips.srcs/constrs_1/new
file mkdir C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Addressable_Strips/Addressable_Strips.srcs/constrs_1/new
file mkdir C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Addressable_Strips/Addressable_Strips.srcs/constrs_1
file mkdir {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Addressable_Strips/Addressable_Strips.srcs/constrs_1/new}
close [ open {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Addressable_Strips/Addressable_Strips.srcs/constrs_1/new/constraints.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Addressable_Strips/Addressable_Strips.srcs/constrs_1/new/constraints.xdc}}
synth_design -rtl -name rtl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close [ open {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Addressable_Strips/Addressable_Strips.srcs/constrs_1/new/Top_Level.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Addressable_Strips/Addressable_Strips.srcs/constrs_1/new/Top_Level.xdc}}
export_ip_user_files -of_objects  [get_files {{C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Addressable_Strips/Addressable_Strips.srcs/constrs_1/new/Top_Level.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Addressable_Strips/Addressable_Strips.srcs/constrs_1/new/Top_Level.xdc}}
close [ open {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Addressable_Strips/Addressable_Strips.srcs/sources_1/new/Top_Level.vhd} w ]
add_files {{C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Addressable_Strips/Addressable_Strips.srcs/sources_1/new/Top_Level.vhd}}
update_compile_order -fileset sources_1
refresh_design
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Addressable_Strips/Addressable_Strips.srcs/constrs_1/new/constraints.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Addressable_Strips/Addressable_Strips.srcs/constrs_1/new/constraints.xdc}}
refresh_design
close [ open {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Addressable_Strips/Addressable_Strips.srcs/constrs_1/new/top_constraints.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Addressable_Strips/Addressable_Strips.srcs/constrs_1/new/top_constraints.xdc}}
refresh_design
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_sim
launch_simulation
source LED_Strip_TB.tcl
restart
run 1 s
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
