

================================================================
== Vitis HLS Report for 'huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3'
================================================================
* Date:           Tue Oct  8 21:19:27 2024

* Version:        2022.2 (Build 4023990 on Oct 11 2023)
* Project:        DecompressorProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.780 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      290|      290|  2.900 us|  2.900 us|  290|  290|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1130_3  |      288|      288|         1|          1|          1|   288|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.50>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1130]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%bit7 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1127]   --->   Operation 5 'alloca' 'bit7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%bit9 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1129]   --->   Operation 6 'alloca' 'bit9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%bit8 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1128]   --->   Operation 7 'alloca' 'bit8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl9Code, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl8Code, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl7Code, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl5Code_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.50ns)   --->   "%store_ln1128 = store i15 48, i15 %bit8" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1128]   --->   Operation 12 'store' 'store_ln1128' <Predicate = true> <Delay = 0.50>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln1129 = store i15 400, i15 %bit9" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1129]   --->   Operation 13 'store' 'store_ln1129' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln1127 = store i15 0, i15 %bit7" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1127]   --->   Operation 14 'store' 'store_ln1127' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln1130 = store i9 0, i9 %i" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1130]   --->   Operation 15 'store' 'store_ln1130' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body299"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_3 = load i9 %i" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1130]   --->   Operation 17 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.90ns)   --->   "%icmp_ln1130 = icmp_eq  i9 %i_3, i9 288" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1130]   --->   Operation 18 'icmp' 'icmp_ln1130' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.90ns)   --->   "%add_ln1130 = add i9 %i_3, i9 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1130]   --->   Operation 19 'add' 'add_ln1130' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln1130 = br i1 %icmp_ln1130, void %for.body299.split, void %for.end396.exitStub" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1130]   --->   Operation 20 'br' 'br_ln1130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%codeOffsets_addr_1 = getelementptr i16 %codeOffsets, i64 0, i64 4"   --->   Operation 21 'getelementptr' 'codeOffsets_addr_1' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%codeOffsets_1_addr_1 = getelementptr i16 %codeOffsets_1, i64 0, i64 4"   --->   Operation 22 'getelementptr' 'codeOffsets_1_addr_1' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%codeOffsets_addr_2 = getelementptr i16 %codeOffsets, i64 0, i64 6"   --->   Operation 23 'getelementptr' 'codeOffsets_addr_2' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%codeOffsets_1_addr_2 = getelementptr i16 %codeOffsets_1, i64 0, i64 6"   --->   Operation 24 'getelementptr' 'codeOffsets_1_addr_2' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%codeOffsets_addr_3 = getelementptr i16 %codeOffsets, i64 0, i64 7"   --->   Operation 25 'getelementptr' 'codeOffsets_addr_3' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%codeOffsets_1_addr_3 = getelementptr i16 %codeOffsets_1, i64 0, i64 7"   --->   Operation 26 'getelementptr' 'codeOffsets_1_addr_3' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%codeOffsets_addr_4 = getelementptr i16 %codeOffsets, i64 0, i64 8"   --->   Operation 27 'getelementptr' 'codeOffsets_addr_4' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%codeOffsets_1_addr_4 = getelementptr i16 %codeOffsets_1, i64 0, i64 8"   --->   Operation 28 'getelementptr' 'codeOffsets_1_addr_4' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1130 = zext i9 %i_3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1130]   --->   Operation 29 'zext' 'zext_ln1130' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln1131 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1131]   --->   Operation 30 'specpipeline' 'specpipeline_ln1131' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1127 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 288, i64 288, i64 288" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1127]   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln1127' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln1130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1130]   --->   Operation 32 'specloopname' 'specloopname_ln1130' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.90ns)   --->   "%switch_ln1133 = switch i9 %i_3, void %if.else343, i9 4, void %if.then301, i9 6, void %if.then312, i9 7, void %if.then323, i9 8, void %if.then334" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1133]   --->   Operation 33 'switch' 'switch_ln1133' <Predicate = (!icmp_ln1130)> <Delay = 0.90>
ST_2 : Operation 34 [1/1] (0.73ns)   --->   "%store_ln1143 = store i16 400, i4 %codeOffsets_addr_4" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1143]   --->   Operation 34 'store' 'store_ln1143' <Predicate = (!icmp_ln1130 & i_3 == 8)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_2 : Operation 35 [1/1] (0.73ns)   --->   "%store_ln1144 = store i16 65535, i4 %codeOffsets_1_addr_4" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1144]   --->   Operation 35 'store' 'store_ln1144' <Predicate = (!icmp_ln1130 & i_3 == 8)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln1145 = br void %if.end355" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1145]   --->   Operation 36 'br' 'br_ln1145' <Predicate = (!icmp_ln1130 & i_3 == 8)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.73ns)   --->   "%store_ln1140 = store i16 48, i4 %codeOffsets_addr_3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1140]   --->   Operation 37 'store' 'store_ln1140' <Predicate = (!icmp_ln1130 & i_3 == 7)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_2 : Operation 38 [1/1] (0.73ns)   --->   "%store_ln1141 = store i16 65535, i4 %codeOffsets_1_addr_3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1141]   --->   Operation 38 'store' 'store_ln1141' <Predicate = (!icmp_ln1130 & i_3 == 7)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln1142 = br void %if.end356" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1142]   --->   Operation 39 'br' 'br_ln1142' <Predicate = (!icmp_ln1130 & i_3 == 7)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.73ns)   --->   "%store_ln1137 = store i16 0, i4 %codeOffsets_addr_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1137]   --->   Operation 40 'store' 'store_ln1137' <Predicate = (!icmp_ln1130 & i_3 == 6)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_2 : Operation 41 [1/1] (0.73ns)   --->   "%store_ln1138 = store i16 65535, i4 %codeOffsets_1_addr_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1138]   --->   Operation 41 'store' 'store_ln1138' <Predicate = (!icmp_ln1130 & i_3 == 6)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln1139 = br void %if.end357" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1139]   --->   Operation 42 'br' 'br_ln1139' <Predicate = (!icmp_ln1130 & i_3 == 6)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.73ns)   --->   "%store_ln1134 = store i16 65535, i4 %codeOffsets_addr_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1134]   --->   Operation 43 'store' 'store_ln1134' <Predicate = (!icmp_ln1130 & i_3 == 4)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_2 : Operation 44 [1/1] (0.73ns)   --->   "%store_ln1135 = store i16 0, i4 %codeOffsets_1_addr_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1135]   --->   Operation 44 'store' 'store_ln1135' <Predicate = (!icmp_ln1130 & i_3 == 4)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln1136 = br void %if.end358" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1136]   --->   Operation 45 'br' 'br_ln1136' <Predicate = (!icmp_ln1130 & i_3 == 4)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.90ns)   --->   "%icmp_ln1145 = icmp_ult  i9 %i_3, i9 15" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1145]   --->   Operation 46 'icmp' 'icmp_ln1145' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln1145 = br i1 %icmp_ln1145, void %if.end354, void %if.then345" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1145]   --->   Operation 47 'br' 'br_ln1145' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%codeOffsets_addr = getelementptr i16 %codeOffsets, i64 0, i64 %zext_ln1130" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1146]   --->   Operation 48 'getelementptr' 'codeOffsets_addr' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & icmp_ln1145)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%codeOffsets_1_addr = getelementptr i16 %codeOffsets_1, i64 0, i64 %zext_ln1130" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1146]   --->   Operation 49 'getelementptr' 'codeOffsets_1_addr' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & icmp_ln1145)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.73ns)   --->   "%store_ln1146 = store i16 65535, i4 %codeOffsets_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1146]   --->   Operation 50 'store' 'store_ln1146' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & icmp_ln1145)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_2 : Operation 51 [1/1] (0.73ns)   --->   "%store_ln1147 = store i16 65535, i4 %codeOffsets_1_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1147]   --->   Operation 51 'store' 'store_ln1147' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & icmp_ln1145)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln1148 = br void %if.end354" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1148]   --->   Operation 52 'br' 'br_ln1148' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & icmp_ln1145)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end355"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end356"   --->   Operation 54 'br' 'br_ln0' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end357"   --->   Operation 55 'br' 'br_ln0' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end358"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!icmp_ln1130 & i_3 != 4)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %i_3, i32 5, i32 8" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1151]   --->   Operation 57 'partselect' 'tmp' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.80ns)   --->   "%icmp_ln1151 = icmp_eq  i4 %tmp, i4 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1151]   --->   Operation 58 'icmp' 'icmp_ln1151' <Predicate = (!icmp_ln1130)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln1151 = br i1 %icmp_ln1151, void %if.end364, void %if.then360" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1151]   --->   Operation 59 'br' 'br_ln1151' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%bl5Code_1_addr = getelementptr i9 %bl5Code_1, i64 0, i64 %zext_ln1130" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1152]   --->   Operation 60 'getelementptr' 'bl5Code_1_addr' <Predicate = (!icmp_ln1130 & icmp_ln1151)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.73ns)   --->   "%store_ln1152 = store i9 %i_3, i5 %bl5Code_1_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1152]   --->   Operation 61 'store' 'store_ln1152' <Predicate = (!icmp_ln1130 & icmp_ln1151)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 32> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln1153 = br void %if.end364" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1153]   --->   Operation 62 'br' 'br_ln1153' <Predicate = (!icmp_ln1130 & icmp_ln1151)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.90ns)   --->   "%icmp_ln1154 = icmp_ult  i9 %i_3, i9 144" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1154]   --->   Operation 63 'icmp' 'icmp_ln1154' <Predicate = (!icmp_ln1130)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln1154 = br i1 %icmp_ln1154, void %if.else371, void %if.then366" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1154]   --->   Operation 64 'br' 'br_ln1154' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i_3, i32 8" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1157]   --->   Operation 65 'bitselect' 'tmp_2' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln1157 = br i1 %tmp_2, void %if.then373, void %if.else379" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1157]   --->   Operation 66 'br' 'br_ln1157' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%bit9_load = load i15 %bit9" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1158]   --->   Operation 67 'load' 'bit9_load' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & !tmp_2)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln1158 = trunc i15 %bit9_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1158]   --->   Operation 68 'trunc' 'trunc_ln1158' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & !tmp_2)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1158 = zext i8 %trunc_ln1158" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1158]   --->   Operation 69 'zext' 'zext_ln1158' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & !tmp_2)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%bl9Code_addr = getelementptr i9 %bl9Code, i64 0, i64 %zext_ln1158" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1158]   --->   Operation 70 'getelementptr' 'bl9Code_addr' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & !tmp_2)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.73ns)   --->   "%store_ln1158 = store i9 %i_3, i8 %bl9Code_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1158]   --->   Operation 71 'store' 'store_ln1158' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & !tmp_2)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 72 [1/1] (1.08ns)   --->   "%bit9_1 = add i15 %bit9_load, i15 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1159]   --->   Operation 72 'add' 'bit9_1' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & !tmp_2)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.46ns)   --->   "%store_ln1129 = store i15 %bit9_1, i15 %bit9" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1129]   --->   Operation 73 'store' 'store_ln1129' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & !tmp_2)> <Delay = 0.46>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln1160 = br void %for.inc394" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1160]   --->   Operation 74 'br' 'br_ln1160' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & !tmp_2)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.90ns)   --->   "%icmp_ln1160 = icmp_ult  i9 %i_3, i9 280" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1160]   --->   Operation 75 'icmp' 'icmp_ln1160' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & tmp_2)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln1160 = br i1 %icmp_ln1160, void %if.else386, void %if.then381" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1160]   --->   Operation 76 'br' 'br_ln1160' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%bit8_load_1 = load i15 %bit8" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1165]   --->   Operation 77 'load' 'bit8_load_1' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & tmp_2 & !icmp_ln1160)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1164 = zext i15 %bit8_load_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1164]   --->   Operation 78 'zext' 'zext_ln1164' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & tmp_2 & !icmp_ln1160)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%bl8Code_addr_1 = getelementptr i9 %bl8Code, i64 0, i64 %zext_ln1164" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1164]   --->   Operation 79 'getelementptr' 'bl8Code_addr_1' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & tmp_2 & !icmp_ln1160)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.73ns)   --->   "%store_ln1164 = store i9 %i_3, i8 %bl8Code_addr_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1164]   --->   Operation 80 'store' 'store_ln1164' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & tmp_2 & !icmp_ln1160)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 81 [1/1] (1.08ns)   --->   "%bit8_2 = add i15 %bit8_load_1, i15 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1165]   --->   Operation 81 'add' 'bit8_2' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & tmp_2 & !icmp_ln1160)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.50ns)   --->   "%store_ln1128 = store i15 %bit8_2, i15 %bit8" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1128]   --->   Operation 82 'store' 'store_ln1128' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & tmp_2 & !icmp_ln1160)> <Delay = 0.50>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc394"   --->   Operation 83 'br' 'br_ln0' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & tmp_2 & !icmp_ln1160)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%bit7_load = load i15 %bit7" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1162]   --->   Operation 84 'load' 'bit7_load' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & tmp_2 & icmp_ln1160)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1161 = zext i15 %bit7_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1161]   --->   Operation 85 'zext' 'zext_ln1161' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & tmp_2 & icmp_ln1160)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%bl7Code_addr = getelementptr i9 %bl7Code, i64 0, i64 %zext_ln1161" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1161]   --->   Operation 86 'getelementptr' 'bl7Code_addr' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & tmp_2 & icmp_ln1160)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.73ns)   --->   "%store_ln1161 = store i9 %i_3, i7 %bl7Code_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1161]   --->   Operation 87 'store' 'store_ln1161' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & tmp_2 & icmp_ln1160)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 128> <RAM>
ST_2 : Operation 88 [1/1] (1.08ns)   --->   "%bit7_1 = add i15 %bit7_load, i15 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1162]   --->   Operation 88 'add' 'bit7_1' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & tmp_2 & icmp_ln1160)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.46ns)   --->   "%store_ln1127 = store i15 %bit7_1, i15 %bit7" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1127]   --->   Operation 89 'store' 'store_ln1127' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & tmp_2 & icmp_ln1160)> <Delay = 0.46>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln1163 = br void %for.inc394" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1163]   --->   Operation 90 'br' 'br_ln1163' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & tmp_2 & icmp_ln1160)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%bit8_load = load i15 %bit8" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1156]   --->   Operation 91 'load' 'bit8_load' <Predicate = (!icmp_ln1130 & icmp_ln1154) | (!icmp_ln1130 & icmp_ln1145) | (!icmp_ln1130 & i_3 == 8) | (!icmp_ln1130 & i_3 == 7) | (!icmp_ln1130 & i_3 == 6) | (!icmp_ln1130 & i_3 == 4)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln1155 = zext i15 %bit8_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1155]   --->   Operation 92 'zext' 'zext_ln1155' <Predicate = (!icmp_ln1130 & icmp_ln1154) | (!icmp_ln1130 & icmp_ln1145) | (!icmp_ln1130 & i_3 == 8) | (!icmp_ln1130 & i_3 == 7) | (!icmp_ln1130 & i_3 == 6) | (!icmp_ln1130 & i_3 == 4)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%bl8Code_addr = getelementptr i9 %bl8Code, i64 0, i64 %zext_ln1155" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1155]   --->   Operation 93 'getelementptr' 'bl8Code_addr' <Predicate = (!icmp_ln1130 & icmp_ln1154) | (!icmp_ln1130 & icmp_ln1145) | (!icmp_ln1130 & i_3 == 8) | (!icmp_ln1130 & i_3 == 7) | (!icmp_ln1130 & i_3 == 6) | (!icmp_ln1130 & i_3 == 4)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.73ns)   --->   "%store_ln1155 = store i9 %i_3, i8 %bl8Code_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1155]   --->   Operation 94 'store' 'store_ln1155' <Predicate = (!icmp_ln1130 & icmp_ln1154) | (!icmp_ln1130 & icmp_ln1145) | (!icmp_ln1130 & i_3 == 8) | (!icmp_ln1130 & i_3 == 7) | (!icmp_ln1130 & i_3 == 6) | (!icmp_ln1130 & i_3 == 4)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 95 [1/1] (1.08ns)   --->   "%bit8_1 = add i15 %bit8_load, i15 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1156]   --->   Operation 95 'add' 'bit8_1' <Predicate = (!icmp_ln1130 & icmp_ln1154) | (!icmp_ln1130 & icmp_ln1145) | (!icmp_ln1130 & i_3 == 8) | (!icmp_ln1130 & i_3 == 7) | (!icmp_ln1130 & i_3 == 6) | (!icmp_ln1130 & i_3 == 4)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.50ns)   --->   "%store_ln1128 = store i15 %bit8_1, i15 %bit8" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1128]   --->   Operation 96 'store' 'store_ln1128' <Predicate = (!icmp_ln1130 & icmp_ln1154) | (!icmp_ln1130 & icmp_ln1145) | (!icmp_ln1130 & i_3 == 8) | (!icmp_ln1130 & i_3 == 7) | (!icmp_ln1130 & i_3 == 6) | (!icmp_ln1130 & i_3 == 4)> <Delay = 0.50>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln1157 = br void %for.inc394" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1157]   --->   Operation 97 'br' 'br_ln1157' <Predicate = (!icmp_ln1130 & icmp_ln1154) | (!icmp_ln1130 & icmp_ln1145) | (!icmp_ln1130 & i_3 == 8) | (!icmp_ln1130 & i_3 == 7) | (!icmp_ln1130 & i_3 == 6) | (!icmp_ln1130 & i_3 == 4)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.46ns)   --->   "%store_ln1130 = store i9 %add_ln1130, i9 %i" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1130]   --->   Operation 98 'store' 'store_ln1130' <Predicate = (!icmp_ln1130)> <Delay = 0.46>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln1130 = br void %for.body299" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1130]   --->   Operation 99 'br' 'br_ln1130' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 100 'ret' 'ret_ln0' <Predicate = (icmp_ln1130)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.502ns
The critical path consists of the following:
	'alloca' operation 15 bit ('bit8', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1128) [10]  (0.000 ns)
	'store' operation 0 bit ('store_ln1128', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1128) of constant 48 on local variable 'bit8', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1128 [15]  (0.502 ns)

 <State 2>: 1.780ns
The critical path consists of the following:
	'load' operation 9 bit ('i', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1130) on local variable 'i', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1130 [21]  (0.000 ns)
	'store' operation 0 bit ('store_ln1140', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1140) of constant 48 on array 'codeOffsets' [44]  (0.730 ns)
	blocking operation 1.05025 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
