Generated by Fabric Compiler ( version 2021.4-SP1.2 <build 96435> ) at Tue Oct 25 09:46:42 2022

In normal mode(fast, normal, performance).

Placement started.
Clock region global placement takes 0.34 sec.
Placement done.
Total placement takes 3.06 sec.

Routing started.
Building routing graph takes 0.50 sec.
Processing design graph takes 0.13 sec.
Total nets for routing : 929.
Global routing takes 0.78 sec.
Detailed routing takes 0.39 sec.
Hold Violation Fix in router takes 0.22 sec.
Finish routing takes 0.11 sec.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 2.30 sec.

IO Port Info:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT          | DIRECTION     | LOC     | BANK       | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| addra[0]      | output        | G2      | BANKL1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| addra[1]      | output        | G17     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| addra[2]      | output        | J14     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| addra[3]      | output        | L6      | BANKL1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| addra[4]      | output        | K6      | BANKL1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| dina[0]       | output        | H3      | BANKL1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| dina[1]       | output        | H1      | BANKL1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| dina[2]       | output        | G1      | BANKL1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| dina[3]       | output        | L17     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| dina[4]       | output        | L18     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| dina[5]       | output        | J16     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| dina[6]       | output        | J15     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| dina[7]       | output        | J3      | BANKL1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| douta[0]      | output        | J18     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| douta[1]      | output        | K14     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| douta[2]      | output        | H16     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| douta[3]      | output        | J17     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| douta[4]      | output        | H18     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| douta[5]      | output        | K15     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| douta[6]      | output        | H17     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| douta[7]      | output        | G18     | BANKR1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ena           | output        | G6      | BANKL1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| sys_clk       | input         | B5      | BANKL0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| sys_rst_n     | input         | G5      | BANKL1     | 1.5       | LVCMOS15       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| wea           | output        | H2      | BANKL1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 2        | 6             | 34                  
| Use of CLMA              | 161      | 3274          | 5                   
|   FF                     | 409      | 19644         | 3                   
|   LUT                    | 417      | 13096         | 4                   
|   LUT-FF pairs           | 248      | 13096         | 2                   
| Use of CLMS              | 56       | 1110          | 6                   
|   FF                     | 154      | 6660          | 3                   
|   LUT                    | 147      | 4440          | 4                   
|   LUT-FF pairs           | 104      | 4440          | 3                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 1.5      | 48            | 4                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 25       | 240           | 11                  
|   IOBD                   | 13       | 120           | 11                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 11       | 114           | 10                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 25       | 240           | 11                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 1        | 4             | 25                  
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 3        | 20            | 15                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Global Clock Info:
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
| GClkInst                 | SiteOfGClkInst     | GClk_Fanout_Net     | Fanout     | DriverInst                               | SiteOfDriverInst     
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_3/gopclkbufg     | USCM_74_106        | ntclkbufg_0         | 11         | u_CORES/u_GTP_SCANCHAIN_PG/scanchain     | SCANCHAIN_48_328     
| clkbufg_4/gopclkbufg     | USCM_74_105        | ntclkbufg_1         | 163        | u_CORES/u_GTP_SCANCHAIN_PG/scanchain     | SCANCHAIN_48_328     
| clkbufg_5/gopclkbufg     | USCM_74_104        | ntclkbufg_2         | 381        | sys_clk_ibuf/opit_1                      | IOL_7_298            
+-----------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name               | LUT     | FF      | Distributed RAM     | APM     | DRM     | ADC     | CRYSTAL     | DLL     | DQSL     | FLSIF     | FUSECODE     | HMEMC     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ip_1port_ram                   | 552     | 563     | 0                   | 0       | 1.5     | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 25     | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 1             | 0         | 0        | 3        
| + u_ram_1port                  | 0       | 0       | 0                   | 0       | 0.5     | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_spram_ram_1port     | 0       | 0       | 0                   | 0       | 0.5     | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ram_rw                     | 19      | 19      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_CORES                      | 533     | 544     | 0                   | 0       | 1       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 1             | 0         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                               
+-------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/ch/Desktop/2021.4-SP1.2/ip_1port_ram/prj/device_map/ip_1port_ram_map.adf       
|            | C:/Users/ch/Desktop/2021.4-SP1.2/ip_1port_ram/prj/device_map/ip_1port_ram.pcf           
| Output     | C:/Users/ch/Desktop/2021.4-SP1.2/ip_1port_ram/prj/place_route/ip_1port_ram_pnr.adf      
|            | C:/Users/ch/Desktop/2021.4-SP1.2/ip_1port_ram/prj/place_route/ip_1port_ram.prr          
|            | C:/Users/ch/Desktop/2021.4-SP1.2/ip_1port_ram/prj/place_route/ip_1port_ram_prr.prt      
|            | C:/Users/ch/Desktop/2021.4-SP1.2/ip_1port_ram/prj/place_route/clock_utilization.txt     
|            | C:/Users/ch/Desktop/2021.4-SP1.2/ip_1port_ram/prj/place_route/ip_1port_ram_plc.adf      
+-------------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 485,343,232 bytes
Total CPU  time to pnr completion : 9.406 sec
Process Total CPU  time to pnr completion : 9.406 sec
Total real time to pnr completion : 10.000 sec
