// TFT_LCD_Driver Second Version
module TFT_LCD_Driver(

	
	input clk,
	input rst_n,
	
	input [8:0] data_i,
	output reg done_o,
	
	output reg lcd_cs_o,  // chip select
	input  lcd_sda_i,  // command or data flag same as RS pin from schematic
	
	output reg lcd_scl_o, // clock
	output reg lcd_sda_o  // data
	
);


reg state_done;


reg [3:0] bit_id;
reg [3:0] flow_ctrl;


reg [3:0] cnt;


always @(posedge clk or negedge rst_n) begin
	if(!rst_n)
		cnt <= 4'd0;
	else if (cnt == 4'd7)
		cnt <= 4'd0;
	else
		cnt <= cnt + 4'd1;
end


`define SCL_LOW_MID	(cnt == 4'd2)
`define SCL_POS_EDG	(cnt == 4'd4)
`define SCL_HIG_MID	(cnt == 4'd6)
`define SCL_NEG_EDG	(cnt == 4'd0)


// clock divider
always @(posedge clk or negedge rst_n) begin
	if(!rst_n)
		lcd_scl_o <= 1'b0;
	else if (`SCL_POS_EDG)
		lcd_scl_o <= 1'b1;
	else if (`SCL_NEG_EDG)
		lcd_scl_o <= 1'b0;
end







endmodule
