* C:\users\manu\Desktop\Classes\S2020\circuits-lab\Final\ltspice\finalCmos.asc
XMend N045 5 N057 nmos3
XU1 N001 vdd
XU2 ~I gnd
XU3 I gnd
V§I N057 I 0
V§~I N067 ~I 0
V§Iin N001 N002 0
V§I1 N005 N006 0
V§~I1 N015 N016 0
XX1 5 N002 P001 N005 N015 P002 unitcmos
XX2 5 P003 P004 N006 N016 P005 unitcmos
XU4 P002 vdd
vg 5 P006 5
Vdd P007 P008 5
XU7 P007 vdd
XU8 P006 gnd
XU9 P008 gnd
V§I1R P001 P003 0
V§I2 N006 N007 0
V§~I2 N016 N017 0
XX3 5 P009 P010 N007 N017 P011 unitcmos
XU5 P011 vdd
V§I2R P004 P009 0
V§I3 N007 N008 0
V§~I3 N017 N018 0
V§I3R P010 N003 0
V§I4 N008 N009 0
V1 N018 N019 0
XX4 5 P012 P013 N009 N019 P014 unitcmos
XU6 P015 vdd
V§I5 P016 P012 0
V§I6 N009 N010 0
V2 N019 N020 0
XX5 5 P017 P018 N010 N020 P019 unitcmos
XU11 P019 vdd
V§I7 P013 P017 0
V§I8 N010 N011 0
V3 N020 N021 0
V§I9 P018 P020 0
XX6 5 N003 P016 N008 N018 P015 unitcmos
V§I10 N011 N012 0
V4 N021 N022 0
XX7 5 P021 P022 N012 N022 P023 unitcmos
XU13 P023 vdd
V§I11 P024 P021 0
V§I12 N012 N013 0
V5 N022 N023 0
V§I13 P022 N004 0
V§I14 N013 N014 0
V6 N023 N024 0
XX8 5 P025 P026 N014 N024 P027 unitcmos
XU15 P028 vdd
V§I15 P029 P025 0
V§I16 N014 3 0
V7 N024 4 0
V§I17 P026 2 0
XX10 5 N004 P029 N013 N023 P028 unitcmos
XX11 5 P020 P024 N011 N021 P030 unitcmos
XU10 P005 vdd
XU12 P014 vdd
XU14 P030 vdd
XU27 P027 vdd
V§I38 3 N027 0
V18 4 N036 0
XX21 5 P031 P032 N027 N036 P033 unitcmos
XU16 P034 vdd
V§I39 P035 P031 0
V§I40 N027 N028 0
V19 N036 N037 0
XX22 5 P036 P037 N028 N037 P038 unitcmos
XU28 P038 vdd
V§I41 P032 P036 0
V§I42 N028 N029 0
V20 N037 N038 0
V§I43 P037 N025 0
V§I44 N029 N030 0
V21 N038 N039 0
XX23 5 P039 P040 N030 N039 P041 unitcmos
XU29 P042 vdd
V§I45 P043 P039 0
V§I46 N030 N031 0
V22 N039 N040 0
XX24 5 P044 P045 N031 N040 P046 unitcmos
XU30 P046 vdd
V§I47 P040 P044 0
V§I48 N031 N032 0
V23 N040 N041 0
V§I49 P045 P047 0
XX25 5 N025 P043 N029 N038 P042 unitcmos
V§I50 N032 N033 0
V24 N041 N042 0
XX26 5 P048 P049 N033 N042 P050 unitcmos
XU31 P050 vdd
V§I51 P051 P048 0
V§I52 N033 N034 0
V25 N042 N043 0
V§I53 P049 N026 0
V§I54 N034 N035 0
V26 N043 N044 0
XX27 5 P052 P053 N035 N044 P054 unitcmos
XU32 P055 vdd
V§I55 P056 P052 0
V§I56 N035 7 0
V27 N044 8 0
V§I57 P053 6 0
XX28 5 N026 P056 N034 N043 P055 unitcmos
XX29 5 P047 P051 N032 N041 P057 unitcmos
XU33 P033 vdd
XU34 P041 vdd
XU35 P057 vdd
XX30 5 2 P035 3 4 P034 unitcmos
XU37 P054 vdd
V§I58 7 N048 0
V28 8 N058 0
XX31 5 P058 P059 N048 N058 P060 unitcmos
XU36 P061 vdd
V§I59 P062 P058 0
V§I60 N048 N049 0
V29 N058 N059 0
XX32 5 P063 P064 N049 N059 P065 unitcmos
XU38 P065 vdd
V§I61 P059 P063 0
V§I62 N049 N050 0
V30 N059 N060 0
V§I63 P064 N046 0
V§I64 N050 N051 0
V31 N060 N061 0
XX33 5 P066 P067 N051 N061 P068 unitcmos
XU39 P069 vdd
V§I65 P070 P066 0
V§I66 N051 N052 0
V32 N061 N062 0
XX34 5 P071 P072 N052 N062 P073 unitcmos
XU40 P073 vdd
V§I67 P067 P071 0
V§I68 N052 N053 0
V33 N062 N063 0
V§I69 P072 P074 0
XX35 5 N046 P070 N050 N060 P069 unitcmos
V§I70 N053 N054 0
V34 N063 N064 0
XX36 5 P075 P076 N054 N064 P077 unitcmos
XU41 P077 vdd
V§I71 P078 P075 0
V§I72 N054 N055 0
V35 N064 N065 0
V§I73 P076 N047 0
V§I74 N055 N056 0
V36 N065 N066 0
XX37 5 P079 P080 N056 N066 P081 unitcmos
XU42 P082 vdd
V§I75 P083 P079 0
V§I76 N056 N057 0
V37 N066 N067 0
V§I77 P080 N045 0
XX38 5 N047 P083 N055 N065 P082 unitcmos
XX39 5 P074 P078 N053 N063 P084 unitcmos
XU43 P060 vdd
XU44 P068 vdd
XU45 P084 vdd
XX40 5 6 P062 7 8 P061 unitcmos
XU47 P081 gnd

* block symbol definitions
.subckt unitcmos Vgate RailIn RailOut Iout ~Iout Signal
XU1 RailIn Vgate RailOut nmos3
XU2 RailIn Vgate N001 nmos3
XU3 N001 Vus N003 nmos3
XU4 N001 Vls N004 nmos3
XU5 Vgate N002 Vus nmos3
XU6 Vgate Vinv Vls nmos3
XX1 Signal Vinv P001 P002 inverter
XX2 Vinv N002 P003 P004 inverter
V§I1 N003 Iout 0
V§~I1 N004 ~Iout 0
XU7 P003 vdd
XU9 P001 vdd
XU8 P002 gnd
XU10 P004 gnd
.include engr2420.sub
.ends unitcmos

.subckt inverter In Out Vp Vn
XU1 Out In Vp pmos3 M=3.5
XU2 Out In Vn nmos3
.include engr2420.sub
.ends inverter

.tran 10n
.include engr2420.sub
.backanno
.end
