PLL_Name	D8M_QSYS:u0|D8M_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|D8M_QSYS_mem_if_lpddr2_emif_pll0:pll0|pll1_phy~PLL_OUTPUT_COUNTER
PLLJITTER	NA
PLLSPEmax	NA
PLLSPEmin	NA

PLL_Name	D8M_QSYS:u0|D8M_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|D8M_QSYS_mem_if_lpddr2_emif_pll0:pll0|pll1~FRACTIONAL_PLL
PLLJITTER	41
PLLSPEmax	50
PLLSPEmin	-50

PLL_Name	D8M_QSYS:u0|D8M_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|D8M_QSYS_mem_if_lpddr2_emif_pll0:pll0|pll1~PLL_OUTPUT_COUNTER
PLLJITTER	NA
PLLSPEmax	NA
PLLSPEmin	NA

PLL_Name	D8M_QSYS:u0|D8M_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|D8M_QSYS_mem_if_lpddr2_emif_pll0:pll0|pll2_phy~PLL_OUTPUT_COUNTER
PLLJITTER	NA
PLLSPEmax	NA
PLLSPEmin	NA

PLL_Name	D8M_QSYS:u0|D8M_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|D8M_QSYS_mem_if_lpddr2_emif_pll0:pll0|pll3~PLL_OUTPUT_COUNTER
PLLJITTER	NA
PLLSPEmax	NA
PLLSPEmin	NA

PLL_Name	D8M_QSYS:u0|D8M_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|D8M_QSYS_mem_if_lpddr2_emif_pll0:pll0|pll6~PLL_OUTPUT_COUNTER
PLLJITTER	NA
PLLSPEmax	NA
PLLSPEmin	NA

PLL_Name	D8M_QSYS:u0|D8M_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif|D8M_QSYS_mem_if_lpddr2_emif_pll0:pll0|pll7~PLL_OUTPUT_COUNTER
PLLJITTER	NA
PLLSPEmax	NA
PLLSPEmin	NA

PLL_Name	pll0:pll0_sys|pll0_0002:pll0_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
PLLJITTER	27
PLLSPEmax	50
PLLSPEmin	-50

PLL_Name	pll0:pll0_sys|pll0_0002:pll0_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER
PLLJITTER	NA
PLLSPEmax	NA
PLLSPEmin	NA

PLL_Name	pll1:pll1_sys|pll1_0002:pll1_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
PLLJITTER	57
PLLSPEmax	50
PLLSPEmin	-50

PLL_Name	pll1:pll1_sys|pll1_0002:pll1_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER
PLLJITTER	NA
PLLSPEmax	NA
PLLSPEmin	NA

