CAPI=2:
name: hasunosora:arith:multi_in_uadder_pipe:0.1a0
description: Pipelined multiple input unsigned adder

filesets:
  rtl:
    depend:
      - ">=hasunosora:infra:include:0.1a0"
      - ">=hasunosora:infra:typedefs_pkg:0.1a0"
    files:
      - rtl/arithmetic/hs_arith_multi_in_uadder_pipe.sv
    file_type: systemVerilogSource

targets:
  default:
    filesets:
      - rtl

