verilog xil_defaultlib  \
"../../../../pipeline_cpu.srcs/sources_1/ip/Instrution_Memory/sim/Instrution_Memory.v" \

verilog xil_defaultlib "glbl.v"

nosort
