;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <89, 17
	SLT 100, -200
	SLT #-110, 5
	SUB 100, -200
	ADD 210, 30
	SUB @0, @2
	CMP @0, @2
	SUB 100, 600
	SUB 100, 600
	MOV #9, <270
	SLT 210, 60
	JMP 210, #60
	CMP #300, 90
	SLT 210, 60
	JMN 0, <501
	JMN @12, #201
	SUB #0, -39
	CMP #72, @261
	CMP @0, @2
	SLT -30, 9
	SUB 0, -0
	SUB 0, -0
	ADD 210, 60
	SPL 12, #10
	MOV @-127, 100
	MOV @-127, 100
	DAT <100, #-50
	DAT <0, #-50
	SUB -207, <-126
	SLT -30, 9
	SUB #72, @261
	ADD 210, 60
	CMP @0, @2
	SLT -30, 9
	SUB -970, 9
	CMP @0, @2
	CMP @0, @2
	CMP @0, @2
	SUB #72, @261
	JMN 0, <-501
	SLT 210, 60
	DAT <300, #-90
	DAT <300, #-90
	SPL 0, <402
	SPL 0, <402
	SPL 0, <501
