/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  reg [10:0] _01_;
  wire [11:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_19z;
  wire [9:0] celloutsig_0_1z;
  wire [11:0] celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_11z;
  wire [10:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire [15:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = celloutsig_0_2z ? in_data[29] : celloutsig_0_0z[1];
  assign celloutsig_0_2z = ~(in_data[23] & in_data[46]);
  assign celloutsig_1_4z = ~(celloutsig_1_2z & in_data[164]);
  assign celloutsig_0_12z = ~(celloutsig_0_0z[9] | celloutsig_0_10z);
  assign celloutsig_1_18z = ~celloutsig_1_5z;
  assign celloutsig_0_19z = celloutsig_0_15z ^ celloutsig_0_11z;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 7'h00;
    else _00_ <= celloutsig_0_0z[7:1];
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _01_ <= 11'h000;
    else _01_ <= { celloutsig_0_13z[6:4], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_1_13z = { celloutsig_1_1z[15:6], celloutsig_1_3z } & { celloutsig_1_8z[4:3], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_1_7z = { celloutsig_1_1z[9], celloutsig_1_5z, celloutsig_1_2z } || { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_5z = celloutsig_0_0z[4:0] % { 1'h1, in_data[57:54] };
  assign celloutsig_1_8z = { celloutsig_1_0z[1], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_0z } % { 1'h1, celloutsig_1_1z[10:6] };
  assign celloutsig_0_1z = celloutsig_0_0z[11:2] * celloutsig_0_0z[9:0];
  assign celloutsig_1_1z = - in_data[167:152];
  assign celloutsig_0_7z = celloutsig_0_0z[11:1] !== { celloutsig_0_5z[2], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_15z = { celloutsig_0_5z[0], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_12z } !== { celloutsig_0_0z[6:0], celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_0z = in_data[72:61] | in_data[51:40];
  assign celloutsig_0_4z = celloutsig_0_0z[5:2] | { celloutsig_0_1z[4:2], celloutsig_0_2z };
  assign celloutsig_0_3z = in_data[38] & celloutsig_0_2z;
  assign celloutsig_1_5z = ~^ { celloutsig_1_1z[3:2], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_6z = ~^ { celloutsig_1_1z[6:5], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_11z = ^ { celloutsig_0_1z[9:6], celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_1_3z = ^ celloutsig_1_1z[15:7];
  assign celloutsig_0_20z = { _01_[9], _00_, celloutsig_0_4z } >> { _00_, celloutsig_0_5z };
  assign celloutsig_1_11z = celloutsig_1_1z[4:2] >> { celloutsig_1_8z[1:0], celloutsig_1_4z };
  assign celloutsig_1_19z = { in_data[156], celloutsig_1_13z } ~^ { in_data[176:168], celloutsig_1_11z };
  assign celloutsig_0_13z = { celloutsig_0_0z, celloutsig_0_12z } ~^ { in_data[63:54], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[106:104] ~^ in_data[130:128];
  assign celloutsig_1_2z = ~((in_data[129] & in_data[175]) | (in_data[186] & in_data[176]));
  assign { out_data[128], out_data[107:96], out_data[32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
