$date
	Sun Oct 23 04:38:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#391092
b1011 !
1"
#391094
b1011 &
b1011 %
1$
#391095
0"
#391098
b100010 &
b100010 %
#391102
b10001 &
b10001 %
#391106
b110100 &
b110100 %
#391110
b11010 &
b11010 %
#391114
b1101 &
b1101 %
#391118
b101000 &
b101000 %
#391122
b10100 &
b10100 %
#391126
b1010 &
b1010 %
#391130
b101 &
b101 %
#391134
b10000 &
b10000 %
#391138
b1000 &
b1000 %
#391142
b100 &
b100 %
#391146
b10 &
b10 %
#391150
b1 &
1#
b1 %
#391154
b0 &
b0 %
0#
0$
#1359024
b10001 !
1"
#1359026
b10001 &
b10001 %
1$
#1359027
0"
#1359030
b110100 &
b110100 %
#1359034
b11010 &
b11010 %
#1359038
b1101 &
b1101 %
#1359042
b101000 &
b101000 %
#1359046
b10100 &
b10100 %
#1359050
b1010 &
b1010 %
#1359054
b101 &
b101 %
#1359058
b10000 &
b10000 %
#1359062
b1000 &
b1000 %
#1359066
b100 &
b100 %
#1359070
b10 &
b10 %
#1359074
b1 &
b1 %
1#
#1359078
b0 &
0#
b0 %
0$
#2371134
b11000 &
b11000 %
1$
b11000 !
1"
#2371135
0"
#2371138
b1100 &
b1100 %
#2371142
b110 &
b110 %
#2371146
b11 &
b11 %
#2371150
b1010 &
b1010 %
#2371154
b101 &
b101 %
#2371158
b10000 &
b10000 %
#2371162
b1000 &
b1000 %
#2371166
b100 &
b100 %
#2371170
b10 &
b10 %
#2371174
b1 &
1#
b1 %
#2371178
b0 &
b0 %
0#
0$
#4500012
