Detected [rhel7.3i] setup

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version N-2017.09 for linux64 - Aug 17, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Loading Design Compiler Setup
design_vision> 4.1
design_vision> ls
.		    WORK	 filenames.log		       scripts
..		    alib	 first_synthesized_design.ddc  view_command.log
.synopsys_dc.setup  command.log  netlists
DDC		    default.svf  reports
design_vision> do scripts/serializer_synth.tcl
Error: unknown command 'do' (CMD-005)
design_vision> source scripts/serializer_synth.tcl
Running PRESTO HDLC
Compiling source file /home/msc18h28/ma/RTL/Serializer.v
Compiling source file /home/msc18h28/ma/RTL/Clock_divider.v
Compiling source file /home/msc18h28/ma/RTL/Toplevel_serializer.v
Warning:  /home/msc18h28/ma/RTL/Toplevel_serializer.v:9: the undeclared symbol 'clkB' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.db'
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_tt_nominal_max_1p00v_25c_mns.db'
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_uvt_tt_nominal_max_1p00v_25c_mns.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/dw_foundation.sldb'
> elaborate TopLevel
Warning: Detected use of obsolete/unsupported feature.  The following
	will not be available in a future release of the application:
	elaborate -update. Use plain elaborate instead (CMD-100)
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/gtech.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/standard.sldb'
  Loading link library 'sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns'
  Loading link library 'sc9_soi12s0_base_svt_tt_nominal_max_1p00v_25c_mns'
  Loading link library 'sc9_soi12s0_base_uvt_tt_nominal_max_1p00v_25c_mns'
  Loading link library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'TopLevel'.
Information: Building the design 'Clock_divider'. (HDL-193)

Inferred memory devices in process
	in routine Clock_divider line 12 in file
		'/home/msc18h28/ma/RTL/Clock_divider.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      clkB_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Serializer'. (HDL-193)

Inferred memory devices in process
	in routine Serializer line 26 in file
		'/home/msc18h28/ma/RTL/Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| area_clkA_reg1_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| area_clkA_reg2_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Serializer line 36 in file
		'/home/msc18h28/ma/RTL/Serializer.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| area_clkB_reg_out_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully.

---------------------------------------------------------
|              Working on ~TopLevel~                  |
|               Max. Delay is ~10~               |
---------------------------------------------------------

Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | N-2017.09-DWBB_201709.0 |     *     |
| Licensed DW Building Blocks        | N-2017.09-DWBB_201709.0 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'TopLevel'

Loaded alib file './alib/alib-52/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.db.alib' (placeholder)
Loaded alib file './alib/alib-52/sc9_soi12s0_base_svt_tt_nominal_max_1p00v_25c_mns.db.alib' (placeholder)
Loaded alib file './alib/alib-52/sc9_soi12s0_base_uvt_tt_nominal_max_1p00v_25c_mns.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy Clock_divider before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Serializer before Pass 1 (OPT-776)
Information: Ungrouping 2 of 3 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'TopLevel'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TH' in the library 'sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TH' in the library 'sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIELO_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_tt_nominal_max_1p00v_25c_mns' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_tt_nominal_max_1p00v_25c_mns' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIELO_X1M_A9TU' in the library 'sc9_soi12s0_base_uvt_tt_nominal_max_1p00v_25c_mns' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TU' in the library 'sc9_soi12s0_base_uvt_tt_nominal_max_1p00v_25c_mns' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:41      20.3      0.00       0.0       0.0                              0.2034
    0:00:41      20.3      0.00       0.0       0.0                              0.2034
    0:00:41      20.3      0.00       0.0       0.0                              0.2034
    0:00:41      20.3      0.00       0.0       0.0                              0.2034

  Beginning WLM Backend Optimization
  --------------------------------------

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:00:47      20.3      0.00       0.0       0.0                              0.2006
    0:00:47      20.3      0.00       0.0       0.0                              0.2006
    0:00:47      20.3      0.00       0.0       0.0                              0.2006
    0:00:47      20.3      0.00       0.0       0.0                              0.2006
    0:00:50      20.3      0.00       0.0       0.0                              0.2006
    0:00:50      20.3      0.00       0.0       0.0                              0.2006
    0:00:50      20.3      0.00       0.0       0.0                              0.2006
    0:00:50      20.3      0.00       0.0       0.0                              0.2006
    0:00:54      20.3      0.00       0.0       0.0                              0.2006
    0:00:54      20.3      0.00       0.0       0.0                              0.1957
    0:00:54      20.3      0.00       0.0       0.0                              0.1957
    0:00:54      20.3      0.00       0.0       0.0                              0.1957
    0:00:54      20.3      0.00       0.0       0.0                              0.1957
    0:00:54      20.3      0.00       0.0       0.0                              0.1957
    0:00:54      20.3      0.00       0.0       0.0                              0.1957
    0:00:54      20.3      0.00       0.0       0.0                              0.1957
    0:00:54      20.3      0.00       0.0       0.0                              0.1957
    0:00:54      20.3      0.00       0.0       0.0                              0.1957
    0:00:54      20.3      0.00       0.0       0.0                              0.1957
    0:00:54      20.3      0.00       0.0       0.0                              0.1957

  Beginning Delay Optimization
  ----------------------------
    0:00:54      20.3      0.00       0.0       0.0                              0.1957
    0:00:54      20.3      0.00       0.0       0.0                              0.1957
    0:00:54      20.3      0.00       0.0       0.0                              0.1957
    0:00:54      20.3      0.00       0.0       0.0                              0.1957
    0:00:54      20.3      0.00       0.0       0.0                              0.1957
    0:00:54      20.3      0.00       0.0       0.0                              0.1957
    0:00:54      20.3      0.00       0.0       0.0                              0.1957
    0:00:54      20.3      0.00       0.0       0.0                              0.1957


  Beginning Design Rule Fixing  (min_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:55      20.3      0.00       0.0       0.0                              0.1957
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:55      20.3      0.00       0.0       0.0                              0.1957
    0:00:55      20.3      0.00       0.0       0.0                              0.1957


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:55      20.3      0.00       0.0       0.0                              0.1957
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:55      20.3      0.00       0.0       0.0                              0.1929
    0:00:55      20.3      0.00       0.0       0.0                              0.1929
    0:00:55      20.3      0.00       0.0       0.0                              0.1929
    0:00:56      20.3      0.00       0.0       0.0                              0.1929
    0:00:56      20.3      0.00       0.0       0.0                              0.1929
    0:00:56      20.3      0.00       0.0       0.0                              0.1929
    0:00:56      20.3      0.00       0.0       0.0                              0.1929
    0:00:56      20.3      0.00       0.0       0.0                              0.1929
    0:00:56      20.3      0.00       0.0       0.0                              0.1929
    0:00:56      20.3      0.00       0.0       0.0                              0.1929
    0:00:56      20.3      0.00       0.0       0.0                              0.1929
    0:00:56      20.3      0.00       0.0       0.0                              0.1929
    0:00:56      20.3      0.00       0.0       0.0                              0.1929
    0:00:56      20.3      0.00       0.0       0.0                              0.1929
    0:00:56      20.3      0.00       0.0       0.0                              0.1929
    0:00:56      20.3      0.00       0.0       0.0                              0.1929
    0:00:56      20.3      0.00       0.0       0.0                              0.1929
    0:00:56      20.3      0.00       0.0       0.0                              0.1929
    0:00:56      20.3      0.00       0.0       0.0                              0.1929
    0:00:56      20.3      0.00       0.0       0.0                              0.1929
    0:00:56      20.3      0.00       0.0       0.0                              0.1929
    0:00:56      20.3      0.00       0.0       0.0                              0.1929

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:56      20.3      0.00       0.0       0.0                              0.1929
    0:00:57      20.3      0.00       0.0       0.0                              0.1929
    0:00:57      20.3      0.00       0.0       0.0                              0.1929
    0:00:57      20.3      0.00       0.0       0.0                              0.1929
    0:00:57      20.3      0.00       0.0       0.0                              0.1929

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:00:59      20.3      0.00       0.0       0.0                              0.1929
    0:00:59      20.3      0.00       0.0       0.0                              0.1929
    0:00:59      20.3      0.00       0.0       0.0                              0.1929
    0:00:59      20.3      0.00       0.0       0.0                              0.1929
    0:01:02      20.3      0.00       0.0       0.0                              0.1929
    0:01:02      20.3      0.00       0.0       0.0                              0.1929
    0:01:02      20.3      0.00       0.0       0.0                              0.1929
    0:01:02      20.3      0.00       0.0       0.0                              0.1929
    0:01:06      20.3      0.00       0.0       0.0                              0.1929
    0:01:06      20.3      0.00       0.0       0.0                              0.1929
    0:01:06      20.3      0.00       0.0       0.0                              0.1929
    0:01:06      20.3      0.00       0.0       0.0                              0.1929
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.db'
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_tt_nominal_max_1p00v_25c_mns.db'
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_uvt_tt_nominal_max_1p00v_25c_mns.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Current design is 'TopLevel'.
design_vision> Loading db file '/usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/sdb/sc9_soi12s0_base_hvt.sdb'
Loading db file '/usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_svt/r0p0/sdb/sc9_soi12s0_base_svt.sdb'
Loading db file '/usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_uvt/r0p0/sdb/sc9_soi12s0_base_uvt.sdb'
Loading db file '/usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/io_gppr_t18_mv10_mv18_avt_pl/r0p0/sdb/io_gppr_soi12s0_t18_mv10_mv18_avt_pl.sdb'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/generic.sdb'
design_vision> 