INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab1/lab1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab1_4_1/lab1_4_1.srcs/sources_1/new/lab1_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_4_1
INFO: [VRFC 10-2458] undeclared symbol v, assumed default net type wire [C:/Users/lucas/Documents/fpga/lab1_4_1/lab1_4_1.srcs/sources_1/new/lab1_4_1.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab1_4_1/lab1_4_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
