<profile>

<section name = "Vitis HLS Report for 'D_drain_IO_L1_out_wrapper_6_1_x1'" level="0">
<item name = "Date">Sun Sep 18 14:05:13 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">top</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">57, 38241, 0.190 us, 0.127 ms, 57, 38241, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- D_drain_IO_L1_out_wrapper_6_1_x1_loop_1">56, 38240, 14 ~ 9560, -, -, 4, no</column>
<column name=" + D_drain_IO_L1_out_wrapper_6_1_x1_loop_2">12, 9558, 2 ~ 1593, -, -, 6, no</column>
<column name="  ++ D_drain_IO_L1_out_wrapper_6_1_x1_loop_3">1296, 1296, 162, -, -, 8, no</column>
<column name="   +++ D_drain_IO_L1_out_wrapper_6_1_x1_loop_4">160, 160, 10, -, -, 16, no</column>
<column name="    ++++ D_drain_IO_L1_out_wrapper_6_1_x1_loop_5">4, 4, 1, -, -, 4, no</column>
<column name="  ++ D_drain_IO_L1_out_wrapper_6_1_x1_loop_6">294, 294, 98, -, -, 3, no</column>
<column name="   +++ D_drain_IO_L1_out_wrapper_6_1_x1_loop_7">96, 96, 6, -, -, 16, no</column>
<column name="    ++++ D_drain_IO_L1_out_wrapper_6_1_x1_loop_8">4, 4, 2, -, -, 2, no</column>
<column name="   +++ D_drain_IO_L1_out_wrapper_6_1_x1_loop_9">96, 96, 6, -, -, 16, no</column>
<column name="    ++++ D_drain_IO_L1_out_wrapper_6_1_x1_loop_10">4, 4, 2, -, -, 2, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 236, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 160, 162, -</column>
<column name="Multiplexer">-, -, -, 304, -</column>
<column name="Register">-, -, 319, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="data_split_V_U">D_drain_IO_L1_out_wrapper_0_2_x1_data_split_V, 0, 32, 33, 0, 4, 32, 1, 128</column>
<column name="local_D_V_U">D_drain_IO_L1_out_wrapper_0_2_x1_local_D_V, 0, 128, 129, 0, 32, 128, 1, 4096</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln24557_fu_550_p2">+, 0, 0, 12, 5, 5</column>
<column name="add_ln691_761_fu_380_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_762_fu_348_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln691_763_fu_409_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_764_fu_433_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln691_765_fu_522_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln691_766_fu_504_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_767_fu_540_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln691_768_fu_492_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_769_fu_528_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln691_fu_336_p2">+, 0, 0, 10, 3, 1</column>
<column name="icmp_ln870_fu_486_p2">icmp, 0, 0, 8, 3, 1</column>
<column name="icmp_ln878_fu_444_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln890_653_fu_354_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="icmp_ln890_654_fu_374_p2">icmp, 0, 0, 10, 6, 6</column>
<column name="icmp_ln890_655_fu_386_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln890_656_fu_480_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln890_657_fu_427_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_658_fu_516_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_659_fu_498_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_660_fu_560_p2">icmp, 0, 0, 8, 2, 3</column>
<column name="icmp_ln890_661_fu_534_p2">icmp, 0, 0, 8, 2, 3</column>
<column name="icmp_ln890_fu_342_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state14">or, 0, 0, 2, 1, 1</column>
<column name="ret_fu_368_p2">or, 0, 0, 6, 6, 3</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">81, 17, 1, 17</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="c0_V_reg_216">9, 2, 3, 6</column>
<column name="c1_V_reg_227">9, 2, 3, 6</column>
<column name="c4_V_reg_280">9, 2, 3, 6</column>
<column name="c5_V_9_reg_292">9, 2, 5, 10</column>
<column name="c5_V_reg_303">9, 2, 5, 10</column>
<column name="c6_V_69_reg_314">9, 2, 2, 4</column>
<column name="c6_V_reg_325">9, 2, 2, 4</column>
<column name="c7_V_reg_238">9, 2, 4, 8</column>
<column name="c8_V_reg_249">9, 2, 5, 10</column>
<column name="data_split_V_address0">26, 5, 2, 10</column>
<column name="data_split_V_address1">14, 3, 2, 6</column>
<column name="data_split_V_d0">14, 3, 32, 96</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_blk_n">9, 2, 1, 2</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_din">14, 3, 128, 384</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_6_2_x1199_blk_n">9, 2, 1, 2</column>
<column name="fifo_D_drain_PE_1_6_x1166_blk_n">9, 2, 1, 2</column>
<column name="local_D_V_address0">20, 4, 5, 20</column>
<column name="n_V_reg_260">9, 2, 3, 6</column>
<column name="p_Val2_s_reg_271">9, 2, 128, 256</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln691_761_reg_606">4, 0, 4, 0</column>
<column name="add_ln691_762_reg_594">3, 0, 3, 0</column>
<column name="add_ln691_763_reg_624">5, 0, 5, 0</column>
<column name="add_ln691_766_reg_685">5, 0, 5, 0</column>
<column name="add_ln691_767_reg_711">2, 0, 2, 0</column>
<column name="add_ln691_768_reg_677">5, 0, 5, 0</column>
<column name="add_ln691_769_reg_703">2, 0, 2, 0</column>
<column name="add_ln691_reg_586">3, 0, 3, 0</column>
<column name="ap_CS_fsm">16, 0, 16, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="c0_V_reg_216">3, 0, 3, 0</column>
<column name="c1_V_reg_227">3, 0, 3, 0</column>
<column name="c4_V_reg_280">3, 0, 3, 0</column>
<column name="c5_V_9_reg_292">5, 0, 5, 0</column>
<column name="c5_V_reg_303">5, 0, 5, 0</column>
<column name="c6_V_69_reg_314">2, 0, 2, 0</column>
<column name="c6_V_reg_325">2, 0, 2, 0</column>
<column name="c7_V_reg_238">4, 0, 4, 0</column>
<column name="c8_V_reg_249">5, 0, 5, 0</column>
<column name="data_split_V_addr_40_reg_619">2, 0, 2, 0</column>
<column name="icmp_ln870_reg_673">1, 0, 1, 0</column>
<column name="icmp_ln890_654_reg_602">1, 0, 1, 0</column>
<column name="local_D_V_addr_reg_629">5, 0, 5, 0</column>
<column name="n_V_reg_260">3, 0, 3, 0</column>
<column name="p_Val2_s_reg_271">128, 0, 128, 0</column>
<column name="shl_ln890_reg_690">4, 0, 5, 1</column>
<column name="tmp_261_reg_637">32, 0, 32, 0</column>
<column name="tmp_reg_614">1, 0, 1, 0</column>
<column name="v2_V_1643_reg_665">32, 0, 32, 0</column>
<column name="v2_V_reg_660">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, D_drain_IO_L1_out_wrapper_6_1_x1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, D_drain_IO_L1_out_wrapper_6_1_x1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, D_drain_IO_L1_out_wrapper_6_1_x1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, D_drain_IO_L1_out_wrapper_6_1_x1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, D_drain_IO_L1_out_wrapper_6_1_x1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, D_drain_IO_L1_out_wrapper_6_1_x1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, D_drain_IO_L1_out_wrapper_6_1_x1, return value</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_6_2_x1199_dout">in, 128, ap_fifo, fifo_D_drain_D_drain_IO_L1_out_6_2_x1199, pointer</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_6_2_x1199_empty_n">in, 1, ap_fifo, fifo_D_drain_D_drain_IO_L1_out_6_2_x1199, pointer</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_6_2_x1199_read">out, 1, ap_fifo, fifo_D_drain_D_drain_IO_L1_out_6_2_x1199, pointer</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_din">out, 128, ap_fifo, fifo_D_drain_D_drain_IO_L1_out_6_1_x1198, pointer</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_full_n">in, 1, ap_fifo, fifo_D_drain_D_drain_IO_L1_out_6_1_x1198, pointer</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_write">out, 1, ap_fifo, fifo_D_drain_D_drain_IO_L1_out_6_1_x1198, pointer</column>
<column name="fifo_D_drain_PE_1_6_x1166_dout">in, 32, ap_fifo, fifo_D_drain_PE_1_6_x1166, pointer</column>
<column name="fifo_D_drain_PE_1_6_x1166_empty_n">in, 1, ap_fifo, fifo_D_drain_PE_1_6_x1166, pointer</column>
<column name="fifo_D_drain_PE_1_6_x1166_read">out, 1, ap_fifo, fifo_D_drain_PE_1_6_x1166, pointer</column>
</table>
</item>
</section>
</profile>
