{
  "module_name": "dma2_qm_regs.h",
  "hash_id": "a92dc9de71a1c9eff9a3f1cacc32753c568c42d9e48df708d46d76147f6eab14",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/dma2_qm_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DMA2_QM_REGS_H_\n#define ASIC_REG_DMA2_QM_REGS_H_\n\n \n\n#define mmDMA2_QM_GLBL_CFG0                                          0x548000\n\n#define mmDMA2_QM_GLBL_CFG1                                          0x548004\n\n#define mmDMA2_QM_GLBL_PROT                                          0x548008\n\n#define mmDMA2_QM_GLBL_ERR_CFG                                       0x54800C\n\n#define mmDMA2_QM_GLBL_SECURE_PROPS_0                                0x548010\n\n#define mmDMA2_QM_GLBL_SECURE_PROPS_1                                0x548014\n\n#define mmDMA2_QM_GLBL_SECURE_PROPS_2                                0x548018\n\n#define mmDMA2_QM_GLBL_SECURE_PROPS_3                                0x54801C\n\n#define mmDMA2_QM_GLBL_SECURE_PROPS_4                                0x548020\n\n#define mmDMA2_QM_GLBL_NON_SECURE_PROPS_0                            0x548024\n\n#define mmDMA2_QM_GLBL_NON_SECURE_PROPS_1                            0x548028\n\n#define mmDMA2_QM_GLBL_NON_SECURE_PROPS_2                            0x54802C\n\n#define mmDMA2_QM_GLBL_NON_SECURE_PROPS_3                            0x548030\n\n#define mmDMA2_QM_GLBL_NON_SECURE_PROPS_4                            0x548034\n\n#define mmDMA2_QM_GLBL_STS0                                          0x548038\n\n#define mmDMA2_QM_GLBL_STS1_0                                        0x548040\n\n#define mmDMA2_QM_GLBL_STS1_1                                        0x548044\n\n#define mmDMA2_QM_GLBL_STS1_2                                        0x548048\n\n#define mmDMA2_QM_GLBL_STS1_3                                        0x54804C\n\n#define mmDMA2_QM_GLBL_STS1_4                                        0x548050\n\n#define mmDMA2_QM_GLBL_MSG_EN_0                                      0x548054\n\n#define mmDMA2_QM_GLBL_MSG_EN_1                                      0x548058\n\n#define mmDMA2_QM_GLBL_MSG_EN_2                                      0x54805C\n\n#define mmDMA2_QM_GLBL_MSG_EN_3                                      0x548060\n\n#define mmDMA2_QM_GLBL_MSG_EN_4                                      0x548068\n\n#define mmDMA2_QM_PQ_BASE_LO_0                                       0x548070\n\n#define mmDMA2_QM_PQ_BASE_LO_1                                       0x548074\n\n#define mmDMA2_QM_PQ_BASE_LO_2                                       0x548078\n\n#define mmDMA2_QM_PQ_BASE_LO_3                                       0x54807C\n\n#define mmDMA2_QM_PQ_BASE_HI_0                                       0x548080\n\n#define mmDMA2_QM_PQ_BASE_HI_1                                       0x548084\n\n#define mmDMA2_QM_PQ_BASE_HI_2                                       0x548088\n\n#define mmDMA2_QM_PQ_BASE_HI_3                                       0x54808C\n\n#define mmDMA2_QM_PQ_SIZE_0                                          0x548090\n\n#define mmDMA2_QM_PQ_SIZE_1                                          0x548094\n\n#define mmDMA2_QM_PQ_SIZE_2                                          0x548098\n\n#define mmDMA2_QM_PQ_SIZE_3                                          0x54809C\n\n#define mmDMA2_QM_PQ_PI_0                                            0x5480A0\n\n#define mmDMA2_QM_PQ_PI_1                                            0x5480A4\n\n#define mmDMA2_QM_PQ_PI_2                                            0x5480A8\n\n#define mmDMA2_QM_PQ_PI_3                                            0x5480AC\n\n#define mmDMA2_QM_PQ_CI_0                                            0x5480B0\n\n#define mmDMA2_QM_PQ_CI_1                                            0x5480B4\n\n#define mmDMA2_QM_PQ_CI_2                                            0x5480B8\n\n#define mmDMA2_QM_PQ_CI_3                                            0x5480BC\n\n#define mmDMA2_QM_PQ_CFG0_0                                          0x5480C0\n\n#define mmDMA2_QM_PQ_CFG0_1                                          0x5480C4\n\n#define mmDMA2_QM_PQ_CFG0_2                                          0x5480C8\n\n#define mmDMA2_QM_PQ_CFG0_3                                          0x5480CC\n\n#define mmDMA2_QM_PQ_CFG1_0                                          0x5480D0\n\n#define mmDMA2_QM_PQ_CFG1_1                                          0x5480D4\n\n#define mmDMA2_QM_PQ_CFG1_2                                          0x5480D8\n\n#define mmDMA2_QM_PQ_CFG1_3                                          0x5480DC\n\n#define mmDMA2_QM_PQ_ARUSER_31_11_0                                  0x5480E0\n\n#define mmDMA2_QM_PQ_ARUSER_31_11_1                                  0x5480E4\n\n#define mmDMA2_QM_PQ_ARUSER_31_11_2                                  0x5480E8\n\n#define mmDMA2_QM_PQ_ARUSER_31_11_3                                  0x5480EC\n\n#define mmDMA2_QM_PQ_STS0_0                                          0x5480F0\n\n#define mmDMA2_QM_PQ_STS0_1                                          0x5480F4\n\n#define mmDMA2_QM_PQ_STS0_2                                          0x5480F8\n\n#define mmDMA2_QM_PQ_STS0_3                                          0x5480FC\n\n#define mmDMA2_QM_PQ_STS1_0                                          0x548100\n\n#define mmDMA2_QM_PQ_STS1_1                                          0x548104\n\n#define mmDMA2_QM_PQ_STS1_2                                          0x548108\n\n#define mmDMA2_QM_PQ_STS1_3                                          0x54810C\n\n#define mmDMA2_QM_CQ_CFG0_0                                          0x548110\n\n#define mmDMA2_QM_CQ_CFG0_1                                          0x548114\n\n#define mmDMA2_QM_CQ_CFG0_2                                          0x548118\n\n#define mmDMA2_QM_CQ_CFG0_3                                          0x54811C\n\n#define mmDMA2_QM_CQ_CFG0_4                                          0x548120\n\n#define mmDMA2_QM_CQ_CFG1_0                                          0x548124\n\n#define mmDMA2_QM_CQ_CFG1_1                                          0x548128\n\n#define mmDMA2_QM_CQ_CFG1_2                                          0x54812C\n\n#define mmDMA2_QM_CQ_CFG1_3                                          0x548130\n\n#define mmDMA2_QM_CQ_CFG1_4                                          0x548134\n\n#define mmDMA2_QM_CQ_ARUSER_31_11_0                                  0x548138\n\n#define mmDMA2_QM_CQ_ARUSER_31_11_1                                  0x54813C\n\n#define mmDMA2_QM_CQ_ARUSER_31_11_2                                  0x548140\n\n#define mmDMA2_QM_CQ_ARUSER_31_11_3                                  0x548144\n\n#define mmDMA2_QM_CQ_ARUSER_31_11_4                                  0x548148\n\n#define mmDMA2_QM_CQ_STS0_0                                          0x54814C\n\n#define mmDMA2_QM_CQ_STS0_1                                          0x548150\n\n#define mmDMA2_QM_CQ_STS0_2                                          0x548154\n\n#define mmDMA2_QM_CQ_STS0_3                                          0x548158\n\n#define mmDMA2_QM_CQ_STS0_4                                          0x54815C\n\n#define mmDMA2_QM_CQ_STS1_0                                          0x548160\n\n#define mmDMA2_QM_CQ_STS1_1                                          0x548164\n\n#define mmDMA2_QM_CQ_STS1_2                                          0x548168\n\n#define mmDMA2_QM_CQ_STS1_3                                          0x54816C\n\n#define mmDMA2_QM_CQ_STS1_4                                          0x548170\n\n#define mmDMA2_QM_CQ_PTR_LO_0                                        0x548174\n\n#define mmDMA2_QM_CQ_PTR_HI_0                                        0x548178\n\n#define mmDMA2_QM_CQ_TSIZE_0                                         0x54817C\n\n#define mmDMA2_QM_CQ_CTL_0                                           0x548180\n\n#define mmDMA2_QM_CQ_PTR_LO_1                                        0x548184\n\n#define mmDMA2_QM_CQ_PTR_HI_1                                        0x548188\n\n#define mmDMA2_QM_CQ_TSIZE_1                                         0x54818C\n\n#define mmDMA2_QM_CQ_CTL_1                                           0x548190\n\n#define mmDMA2_QM_CQ_PTR_LO_2                                        0x548194\n\n#define mmDMA2_QM_CQ_PTR_HI_2                                        0x548198\n\n#define mmDMA2_QM_CQ_TSIZE_2                                         0x54819C\n\n#define mmDMA2_QM_CQ_CTL_2                                           0x5481A0\n\n#define mmDMA2_QM_CQ_PTR_LO_3                                        0x5481A4\n\n#define mmDMA2_QM_CQ_PTR_HI_3                                        0x5481A8\n\n#define mmDMA2_QM_CQ_TSIZE_3                                         0x5481AC\n\n#define mmDMA2_QM_CQ_CTL_3                                           0x5481B0\n\n#define mmDMA2_QM_CQ_PTR_LO_4                                        0x5481B4\n\n#define mmDMA2_QM_CQ_PTR_HI_4                                        0x5481B8\n\n#define mmDMA2_QM_CQ_TSIZE_4                                         0x5481BC\n\n#define mmDMA2_QM_CQ_CTL_4                                           0x5481C0\n\n#define mmDMA2_QM_CQ_PTR_LO_STS_0                                    0x5481C4\n\n#define mmDMA2_QM_CQ_PTR_LO_STS_1                                    0x5481C8\n\n#define mmDMA2_QM_CQ_PTR_LO_STS_2                                    0x5481CC\n\n#define mmDMA2_QM_CQ_PTR_LO_STS_3                                    0x5481D0\n\n#define mmDMA2_QM_CQ_PTR_LO_STS_4                                    0x5481D4\n\n#define mmDMA2_QM_CQ_PTR_HI_STS_0                                    0x5481D8\n\n#define mmDMA2_QM_CQ_PTR_HI_STS_1                                    0x5481DC\n\n#define mmDMA2_QM_CQ_PTR_HI_STS_2                                    0x5481E0\n\n#define mmDMA2_QM_CQ_PTR_HI_STS_3                                    0x5481E4\n\n#define mmDMA2_QM_CQ_PTR_HI_STS_4                                    0x5481E8\n\n#define mmDMA2_QM_CQ_TSIZE_STS_0                                     0x5481EC\n\n#define mmDMA2_QM_CQ_TSIZE_STS_1                                     0x5481F0\n\n#define mmDMA2_QM_CQ_TSIZE_STS_2                                     0x5481F4\n\n#define mmDMA2_QM_CQ_TSIZE_STS_3                                     0x5481F8\n\n#define mmDMA2_QM_CQ_TSIZE_STS_4                                     0x5481FC\n\n#define mmDMA2_QM_CQ_CTL_STS_0                                       0x548200\n\n#define mmDMA2_QM_CQ_CTL_STS_1                                       0x548204\n\n#define mmDMA2_QM_CQ_CTL_STS_2                                       0x548208\n\n#define mmDMA2_QM_CQ_CTL_STS_3                                       0x54820C\n\n#define mmDMA2_QM_CQ_CTL_STS_4                                       0x548210\n\n#define mmDMA2_QM_CQ_IFIFO_CNT_0                                     0x548214\n\n#define mmDMA2_QM_CQ_IFIFO_CNT_1                                     0x548218\n\n#define mmDMA2_QM_CQ_IFIFO_CNT_2                                     0x54821C\n\n#define mmDMA2_QM_CQ_IFIFO_CNT_3                                     0x548220\n\n#define mmDMA2_QM_CQ_IFIFO_CNT_4                                     0x548224\n\n#define mmDMA2_QM_CP_MSG_BASE0_ADDR_LO_0                             0x548228\n\n#define mmDMA2_QM_CP_MSG_BASE0_ADDR_LO_1                             0x54822C\n\n#define mmDMA2_QM_CP_MSG_BASE0_ADDR_LO_2                             0x548230\n\n#define mmDMA2_QM_CP_MSG_BASE0_ADDR_LO_3                             0x548234\n\n#define mmDMA2_QM_CP_MSG_BASE0_ADDR_LO_4                             0x548238\n\n#define mmDMA2_QM_CP_MSG_BASE0_ADDR_HI_0                             0x54823C\n\n#define mmDMA2_QM_CP_MSG_BASE0_ADDR_HI_1                             0x548240\n\n#define mmDMA2_QM_CP_MSG_BASE0_ADDR_HI_2                             0x548244\n\n#define mmDMA2_QM_CP_MSG_BASE0_ADDR_HI_3                             0x548248\n\n#define mmDMA2_QM_CP_MSG_BASE0_ADDR_HI_4                             0x54824C\n\n#define mmDMA2_QM_CP_MSG_BASE1_ADDR_LO_0                             0x548250\n\n#define mmDMA2_QM_CP_MSG_BASE1_ADDR_LO_1                             0x548254\n\n#define mmDMA2_QM_CP_MSG_BASE1_ADDR_LO_2                             0x548258\n\n#define mmDMA2_QM_CP_MSG_BASE1_ADDR_LO_3                             0x54825C\n\n#define mmDMA2_QM_CP_MSG_BASE1_ADDR_LO_4                             0x548260\n\n#define mmDMA2_QM_CP_MSG_BASE1_ADDR_HI_0                             0x548264\n\n#define mmDMA2_QM_CP_MSG_BASE1_ADDR_HI_1                             0x548268\n\n#define mmDMA2_QM_CP_MSG_BASE1_ADDR_HI_2                             0x54826C\n\n#define mmDMA2_QM_CP_MSG_BASE1_ADDR_HI_3                             0x548270\n\n#define mmDMA2_QM_CP_MSG_BASE1_ADDR_HI_4                             0x548274\n\n#define mmDMA2_QM_CP_MSG_BASE2_ADDR_LO_0                             0x548278\n\n#define mmDMA2_QM_CP_MSG_BASE2_ADDR_LO_1                             0x54827C\n\n#define mmDMA2_QM_CP_MSG_BASE2_ADDR_LO_2                             0x548280\n\n#define mmDMA2_QM_CP_MSG_BASE2_ADDR_LO_3                             0x548284\n\n#define mmDMA2_QM_CP_MSG_BASE2_ADDR_LO_4                             0x548288\n\n#define mmDMA2_QM_CP_MSG_BASE2_ADDR_HI_0                             0x54828C\n\n#define mmDMA2_QM_CP_MSG_BASE2_ADDR_HI_1                             0x548290\n\n#define mmDMA2_QM_CP_MSG_BASE2_ADDR_HI_2                             0x548294\n\n#define mmDMA2_QM_CP_MSG_BASE2_ADDR_HI_3                             0x548298\n\n#define mmDMA2_QM_CP_MSG_BASE2_ADDR_HI_4                             0x54829C\n\n#define mmDMA2_QM_CP_MSG_BASE3_ADDR_LO_0                             0x5482A0\n\n#define mmDMA2_QM_CP_MSG_BASE3_ADDR_LO_1                             0x5482A4\n\n#define mmDMA2_QM_CP_MSG_BASE3_ADDR_LO_2                             0x5482A8\n\n#define mmDMA2_QM_CP_MSG_BASE3_ADDR_LO_3                             0x5482AC\n\n#define mmDMA2_QM_CP_MSG_BASE3_ADDR_LO_4                             0x5482B0\n\n#define mmDMA2_QM_CP_MSG_BASE3_ADDR_HI_0                             0x5482B4\n\n#define mmDMA2_QM_CP_MSG_BASE3_ADDR_HI_1                             0x5482B8\n\n#define mmDMA2_QM_CP_MSG_BASE3_ADDR_HI_2                             0x5482BC\n\n#define mmDMA2_QM_CP_MSG_BASE3_ADDR_HI_3                             0x5482C0\n\n#define mmDMA2_QM_CP_MSG_BASE3_ADDR_HI_4                             0x5482C4\n\n#define mmDMA2_QM_CP_LDMA_TSIZE_OFFSET_0                             0x5482C8\n\n#define mmDMA2_QM_CP_LDMA_TSIZE_OFFSET_1                             0x5482CC\n\n#define mmDMA2_QM_CP_LDMA_TSIZE_OFFSET_2                             0x5482D0\n\n#define mmDMA2_QM_CP_LDMA_TSIZE_OFFSET_3                             0x5482D4\n\n#define mmDMA2_QM_CP_LDMA_TSIZE_OFFSET_4                             0x5482D8\n\n#define mmDMA2_QM_CP_LDMA_SRC_BASE_LO_OFFSET_0                       0x5482E0\n\n#define mmDMA2_QM_CP_LDMA_SRC_BASE_LO_OFFSET_1                       0x5482E4\n\n#define mmDMA2_QM_CP_LDMA_SRC_BASE_LO_OFFSET_2                       0x5482E8\n\n#define mmDMA2_QM_CP_LDMA_SRC_BASE_LO_OFFSET_3                       0x5482EC\n\n#define mmDMA2_QM_CP_LDMA_SRC_BASE_LO_OFFSET_4                       0x5482F0\n\n#define mmDMA2_QM_CP_LDMA_DST_BASE_LO_OFFSET_0                       0x5482F4\n\n#define mmDMA2_QM_CP_LDMA_DST_BASE_LO_OFFSET_1                       0x5482F8\n\n#define mmDMA2_QM_CP_LDMA_DST_BASE_LO_OFFSET_2                       0x5482FC\n\n#define mmDMA2_QM_CP_LDMA_DST_BASE_LO_OFFSET_3                       0x548300\n\n#define mmDMA2_QM_CP_LDMA_DST_BASE_LO_OFFSET_4                       0x548304\n\n#define mmDMA2_QM_CP_FENCE0_RDATA_0                                  0x548308\n\n#define mmDMA2_QM_CP_FENCE0_RDATA_1                                  0x54830C\n\n#define mmDMA2_QM_CP_FENCE0_RDATA_2                                  0x548310\n\n#define mmDMA2_QM_CP_FENCE0_RDATA_3                                  0x548314\n\n#define mmDMA2_QM_CP_FENCE0_RDATA_4                                  0x548318\n\n#define mmDMA2_QM_CP_FENCE1_RDATA_0                                  0x54831C\n\n#define mmDMA2_QM_CP_FENCE1_RDATA_1                                  0x548320\n\n#define mmDMA2_QM_CP_FENCE1_RDATA_2                                  0x548324\n\n#define mmDMA2_QM_CP_FENCE1_RDATA_3                                  0x548328\n\n#define mmDMA2_QM_CP_FENCE1_RDATA_4                                  0x54832C\n\n#define mmDMA2_QM_CP_FENCE2_RDATA_0                                  0x548330\n\n#define mmDMA2_QM_CP_FENCE2_RDATA_1                                  0x548334\n\n#define mmDMA2_QM_CP_FENCE2_RDATA_2                                  0x548338\n\n#define mmDMA2_QM_CP_FENCE2_RDATA_3                                  0x54833C\n\n#define mmDMA2_QM_CP_FENCE2_RDATA_4                                  0x548340\n\n#define mmDMA2_QM_CP_FENCE3_RDATA_0                                  0x548344\n\n#define mmDMA2_QM_CP_FENCE3_RDATA_1                                  0x548348\n\n#define mmDMA2_QM_CP_FENCE3_RDATA_2                                  0x54834C\n\n#define mmDMA2_QM_CP_FENCE3_RDATA_3                                  0x548350\n\n#define mmDMA2_QM_CP_FENCE3_RDATA_4                                  0x548354\n\n#define mmDMA2_QM_CP_FENCE0_CNT_0                                    0x548358\n\n#define mmDMA2_QM_CP_FENCE0_CNT_1                                    0x54835C\n\n#define mmDMA2_QM_CP_FENCE0_CNT_2                                    0x548360\n\n#define mmDMA2_QM_CP_FENCE0_CNT_3                                    0x548364\n\n#define mmDMA2_QM_CP_FENCE0_CNT_4                                    0x548368\n\n#define mmDMA2_QM_CP_FENCE1_CNT_0                                    0x54836C\n\n#define mmDMA2_QM_CP_FENCE1_CNT_1                                    0x548370\n\n#define mmDMA2_QM_CP_FENCE1_CNT_2                                    0x548374\n\n#define mmDMA2_QM_CP_FENCE1_CNT_3                                    0x548378\n\n#define mmDMA2_QM_CP_FENCE1_CNT_4                                    0x54837C\n\n#define mmDMA2_QM_CP_FENCE2_CNT_0                                    0x548380\n\n#define mmDMA2_QM_CP_FENCE2_CNT_1                                    0x548384\n\n#define mmDMA2_QM_CP_FENCE2_CNT_2                                    0x548388\n\n#define mmDMA2_QM_CP_FENCE2_CNT_3                                    0x54838C\n\n#define mmDMA2_QM_CP_FENCE2_CNT_4                                    0x548390\n\n#define mmDMA2_QM_CP_FENCE3_CNT_0                                    0x548394\n\n#define mmDMA2_QM_CP_FENCE3_CNT_1                                    0x548398\n\n#define mmDMA2_QM_CP_FENCE3_CNT_2                                    0x54839C\n\n#define mmDMA2_QM_CP_FENCE3_CNT_3                                    0x5483A0\n\n#define mmDMA2_QM_CP_FENCE3_CNT_4                                    0x5483A4\n\n#define mmDMA2_QM_CP_STS_0                                           0x5483A8\n\n#define mmDMA2_QM_CP_STS_1                                           0x5483AC\n\n#define mmDMA2_QM_CP_STS_2                                           0x5483B0\n\n#define mmDMA2_QM_CP_STS_3                                           0x5483B4\n\n#define mmDMA2_QM_CP_STS_4                                           0x5483B8\n\n#define mmDMA2_QM_CP_CURRENT_INST_LO_0                               0x5483BC\n\n#define mmDMA2_QM_CP_CURRENT_INST_LO_1                               0x5483C0\n\n#define mmDMA2_QM_CP_CURRENT_INST_LO_2                               0x5483C4\n\n#define mmDMA2_QM_CP_CURRENT_INST_LO_3                               0x5483C8\n\n#define mmDMA2_QM_CP_CURRENT_INST_LO_4                               0x5483CC\n\n#define mmDMA2_QM_CP_CURRENT_INST_HI_0                               0x5483D0\n\n#define mmDMA2_QM_CP_CURRENT_INST_HI_1                               0x5483D4\n\n#define mmDMA2_QM_CP_CURRENT_INST_HI_2                               0x5483D8\n\n#define mmDMA2_QM_CP_CURRENT_INST_HI_3                               0x5483DC\n\n#define mmDMA2_QM_CP_CURRENT_INST_HI_4                               0x5483E0\n\n#define mmDMA2_QM_CP_BARRIER_CFG_0                                   0x5483F4\n\n#define mmDMA2_QM_CP_BARRIER_CFG_1                                   0x5483F8\n\n#define mmDMA2_QM_CP_BARRIER_CFG_2                                   0x5483FC\n\n#define mmDMA2_QM_CP_BARRIER_CFG_3                                   0x548400\n\n#define mmDMA2_QM_CP_BARRIER_CFG_4                                   0x548404\n\n#define mmDMA2_QM_CP_DBG_0_0                                         0x548408\n\n#define mmDMA2_QM_CP_DBG_0_1                                         0x54840C\n\n#define mmDMA2_QM_CP_DBG_0_2                                         0x548410\n\n#define mmDMA2_QM_CP_DBG_0_3                                         0x548414\n\n#define mmDMA2_QM_CP_DBG_0_4                                         0x548418\n\n#define mmDMA2_QM_CP_ARUSER_31_11_0                                  0x54841C\n\n#define mmDMA2_QM_CP_ARUSER_31_11_1                                  0x548420\n\n#define mmDMA2_QM_CP_ARUSER_31_11_2                                  0x548424\n\n#define mmDMA2_QM_CP_ARUSER_31_11_3                                  0x548428\n\n#define mmDMA2_QM_CP_ARUSER_31_11_4                                  0x54842C\n\n#define mmDMA2_QM_CP_AWUSER_31_11_0                                  0x548430\n\n#define mmDMA2_QM_CP_AWUSER_31_11_1                                  0x548434\n\n#define mmDMA2_QM_CP_AWUSER_31_11_2                                  0x548438\n\n#define mmDMA2_QM_CP_AWUSER_31_11_3                                  0x54843C\n\n#define mmDMA2_QM_CP_AWUSER_31_11_4                                  0x548440\n\n#define mmDMA2_QM_ARB_CFG_0                                          0x548A00\n\n#define mmDMA2_QM_ARB_CHOISE_Q_PUSH                                  0x548A04\n\n#define mmDMA2_QM_ARB_WRR_WEIGHT_0                                   0x548A08\n\n#define mmDMA2_QM_ARB_WRR_WEIGHT_1                                   0x548A0C\n\n#define mmDMA2_QM_ARB_WRR_WEIGHT_2                                   0x548A10\n\n#define mmDMA2_QM_ARB_WRR_WEIGHT_3                                   0x548A14\n\n#define mmDMA2_QM_ARB_CFG_1                                          0x548A18\n\n#define mmDMA2_QM_ARB_MST_AVAIL_CRED_0                               0x548A20\n\n#define mmDMA2_QM_ARB_MST_AVAIL_CRED_1                               0x548A24\n\n#define mmDMA2_QM_ARB_MST_AVAIL_CRED_2                               0x548A28\n\n#define mmDMA2_QM_ARB_MST_AVAIL_CRED_3                               0x548A2C\n\n#define mmDMA2_QM_ARB_MST_AVAIL_CRED_4                               0x548A30\n\n#define mmDMA2_QM_ARB_MST_AVAIL_CRED_5                               0x548A34\n\n#define mmDMA2_QM_ARB_MST_AVAIL_CRED_6                               0x548A38\n\n#define mmDMA2_QM_ARB_MST_AVAIL_CRED_7                               0x548A3C\n\n#define mmDMA2_QM_ARB_MST_AVAIL_CRED_8                               0x548A40\n\n#define mmDMA2_QM_ARB_MST_AVAIL_CRED_9                               0x548A44\n\n#define mmDMA2_QM_ARB_MST_AVAIL_CRED_10                              0x548A48\n\n#define mmDMA2_QM_ARB_MST_AVAIL_CRED_11                              0x548A4C\n\n#define mmDMA2_QM_ARB_MST_AVAIL_CRED_12                              0x548A50\n\n#define mmDMA2_QM_ARB_MST_AVAIL_CRED_13                              0x548A54\n\n#define mmDMA2_QM_ARB_MST_AVAIL_CRED_14                              0x548A58\n\n#define mmDMA2_QM_ARB_MST_AVAIL_CRED_15                              0x548A5C\n\n#define mmDMA2_QM_ARB_MST_AVAIL_CRED_16                              0x548A60\n\n#define mmDMA2_QM_ARB_MST_AVAIL_CRED_17                              0x548A64\n\n#define mmDMA2_QM_ARB_MST_AVAIL_CRED_18                              0x548A68\n\n#define mmDMA2_QM_ARB_MST_AVAIL_CRED_19                              0x548A6C\n\n#define mmDMA2_QM_ARB_MST_AVAIL_CRED_20                              0x548A70\n\n#define mmDMA2_QM_ARB_MST_AVAIL_CRED_21                              0x548A74\n\n#define mmDMA2_QM_ARB_MST_AVAIL_CRED_22                              0x548A78\n\n#define mmDMA2_QM_ARB_MST_AVAIL_CRED_23                              0x548A7C\n\n#define mmDMA2_QM_ARB_MST_AVAIL_CRED_24                              0x548A80\n\n#define mmDMA2_QM_ARB_MST_AVAIL_CRED_25                              0x548A84\n\n#define mmDMA2_QM_ARB_MST_AVAIL_CRED_26                              0x548A88\n\n#define mmDMA2_QM_ARB_MST_AVAIL_CRED_27                              0x548A8C\n\n#define mmDMA2_QM_ARB_MST_AVAIL_CRED_28                              0x548A90\n\n#define mmDMA2_QM_ARB_MST_AVAIL_CRED_29                              0x548A94\n\n#define mmDMA2_QM_ARB_MST_AVAIL_CRED_30                              0x548A98\n\n#define mmDMA2_QM_ARB_MST_AVAIL_CRED_31                              0x548A9C\n\n#define mmDMA2_QM_ARB_MST_CRED_INC                                   0x548AA0\n\n#define mmDMA2_QM_ARB_MST_CHOISE_PUSH_OFST_0                         0x548AA4\n\n#define mmDMA2_QM_ARB_MST_CHOISE_PUSH_OFST_1                         0x548AA8\n\n#define mmDMA2_QM_ARB_MST_CHOISE_PUSH_OFST_2                         0x548AAC\n\n#define mmDMA2_QM_ARB_MST_CHOISE_PUSH_OFST_3                         0x548AB0\n\n#define mmDMA2_QM_ARB_MST_CHOISE_PUSH_OFST_4                         0x548AB4\n\n#define mmDMA2_QM_ARB_MST_CHOISE_PUSH_OFST_5                         0x548AB8\n\n#define mmDMA2_QM_ARB_MST_CHOISE_PUSH_OFST_6                         0x548ABC\n\n#define mmDMA2_QM_ARB_MST_CHOISE_PUSH_OFST_7                         0x548AC0\n\n#define mmDMA2_QM_ARB_MST_CHOISE_PUSH_OFST_8                         0x548AC4\n\n#define mmDMA2_QM_ARB_MST_CHOISE_PUSH_OFST_9                         0x548AC8\n\n#define mmDMA2_QM_ARB_MST_CHOISE_PUSH_OFST_10                        0x548ACC\n\n#define mmDMA2_QM_ARB_MST_CHOISE_PUSH_OFST_11                        0x548AD0\n\n#define mmDMA2_QM_ARB_MST_CHOISE_PUSH_OFST_12                        0x548AD4\n\n#define mmDMA2_QM_ARB_MST_CHOISE_PUSH_OFST_13                        0x548AD8\n\n#define mmDMA2_QM_ARB_MST_CHOISE_PUSH_OFST_14                        0x548ADC\n\n#define mmDMA2_QM_ARB_MST_CHOISE_PUSH_OFST_15                        0x548AE0\n\n#define mmDMA2_QM_ARB_MST_CHOISE_PUSH_OFST_16                        0x548AE4\n\n#define mmDMA2_QM_ARB_MST_CHOISE_PUSH_OFST_17                        0x548AE8\n\n#define mmDMA2_QM_ARB_MST_CHOISE_PUSH_OFST_18                        0x548AEC\n\n#define mmDMA2_QM_ARB_MST_CHOISE_PUSH_OFST_19                        0x548AF0\n\n#define mmDMA2_QM_ARB_MST_CHOISE_PUSH_OFST_20                        0x548AF4\n\n#define mmDMA2_QM_ARB_MST_CHOISE_PUSH_OFST_21                        0x548AF8\n\n#define mmDMA2_QM_ARB_MST_CHOISE_PUSH_OFST_22                        0x548AFC\n\n#define mmDMA2_QM_ARB_MST_CHOISE_PUSH_OFST_23                        0x548B00\n\n#define mmDMA2_QM_ARB_MST_CHOISE_PUSH_OFST_24                        0x548B04\n\n#define mmDMA2_QM_ARB_MST_CHOISE_PUSH_OFST_25                        0x548B08\n\n#define mmDMA2_QM_ARB_MST_CHOISE_PUSH_OFST_26                        0x548B0C\n\n#define mmDMA2_QM_ARB_MST_CHOISE_PUSH_OFST_27                        0x548B10\n\n#define mmDMA2_QM_ARB_MST_CHOISE_PUSH_OFST_28                        0x548B14\n\n#define mmDMA2_QM_ARB_MST_CHOISE_PUSH_OFST_29                        0x548B18\n\n#define mmDMA2_QM_ARB_MST_CHOISE_PUSH_OFST_30                        0x548B1C\n\n#define mmDMA2_QM_ARB_MST_CHOISE_PUSH_OFST_31                        0x548B20\n\n#define mmDMA2_QM_ARB_SLV_MASTER_INC_CRED_OFST                       0x548B28\n\n#define mmDMA2_QM_ARB_MST_SLAVE_EN                                   0x548B2C\n\n#define mmDMA2_QM_ARB_MST_QUIET_PER                                  0x548B34\n\n#define mmDMA2_QM_ARB_SLV_CHOISE_WDT                                 0x548B38\n\n#define mmDMA2_QM_ARB_SLV_ID                                         0x548B3C\n\n#define mmDMA2_QM_ARB_MSG_MAX_INFLIGHT                               0x548B44\n\n#define mmDMA2_QM_ARB_MSG_AWUSER_31_11                               0x548B48\n\n#define mmDMA2_QM_ARB_MSG_AWUSER_SEC_PROP                            0x548B4C\n\n#define mmDMA2_QM_ARB_MSG_AWUSER_NON_SEC_PROP                        0x548B50\n\n#define mmDMA2_QM_ARB_BASE_LO                                        0x548B54\n\n#define mmDMA2_QM_ARB_BASE_HI                                        0x548B58\n\n#define mmDMA2_QM_ARB_STATE_STS                                      0x548B80\n\n#define mmDMA2_QM_ARB_CHOISE_FULLNESS_STS                            0x548B84\n\n#define mmDMA2_QM_ARB_MSG_STS                                        0x548B88\n\n#define mmDMA2_QM_ARB_SLV_CHOISE_Q_HEAD                              0x548B8C\n\n#define mmDMA2_QM_ARB_ERR_CAUSE                                      0x548B9C\n\n#define mmDMA2_QM_ARB_ERR_MSG_EN                                     0x548BA0\n\n#define mmDMA2_QM_ARB_ERR_STS_DRP                                    0x548BA8\n\n#define mmDMA2_QM_ARB_MST_CRED_STS_0                                 0x548BB0\n\n#define mmDMA2_QM_ARB_MST_CRED_STS_1                                 0x548BB4\n\n#define mmDMA2_QM_ARB_MST_CRED_STS_2                                 0x548BB8\n\n#define mmDMA2_QM_ARB_MST_CRED_STS_3                                 0x548BBC\n\n#define mmDMA2_QM_ARB_MST_CRED_STS_4                                 0x548BC0\n\n#define mmDMA2_QM_ARB_MST_CRED_STS_5                                 0x548BC4\n\n#define mmDMA2_QM_ARB_MST_CRED_STS_6                                 0x548BC8\n\n#define mmDMA2_QM_ARB_MST_CRED_STS_7                                 0x548BCC\n\n#define mmDMA2_QM_ARB_MST_CRED_STS_8                                 0x548BD0\n\n#define mmDMA2_QM_ARB_MST_CRED_STS_9                                 0x548BD4\n\n#define mmDMA2_QM_ARB_MST_CRED_STS_10                                0x548BD8\n\n#define mmDMA2_QM_ARB_MST_CRED_STS_11                                0x548BDC\n\n#define mmDMA2_QM_ARB_MST_CRED_STS_12                                0x548BE0\n\n#define mmDMA2_QM_ARB_MST_CRED_STS_13                                0x548BE4\n\n#define mmDMA2_QM_ARB_MST_CRED_STS_14                                0x548BE8\n\n#define mmDMA2_QM_ARB_MST_CRED_STS_15                                0x548BEC\n\n#define mmDMA2_QM_ARB_MST_CRED_STS_16                                0x548BF0\n\n#define mmDMA2_QM_ARB_MST_CRED_STS_17                                0x548BF4\n\n#define mmDMA2_QM_ARB_MST_CRED_STS_18                                0x548BF8\n\n#define mmDMA2_QM_ARB_MST_CRED_STS_19                                0x548BFC\n\n#define mmDMA2_QM_ARB_MST_CRED_STS_20                                0x548C00\n\n#define mmDMA2_QM_ARB_MST_CRED_STS_21                                0x548C04\n\n#define mmDMA2_QM_ARB_MST_CRED_STS_22                                0x548C08\n\n#define mmDMA2_QM_ARB_MST_CRED_STS_23                                0x548C0C\n\n#define mmDMA2_QM_ARB_MST_CRED_STS_24                                0x548C10\n\n#define mmDMA2_QM_ARB_MST_CRED_STS_25                                0x548C14\n\n#define mmDMA2_QM_ARB_MST_CRED_STS_26                                0x548C18\n\n#define mmDMA2_QM_ARB_MST_CRED_STS_27                                0x548C1C\n\n#define mmDMA2_QM_ARB_MST_CRED_STS_28                                0x548C20\n\n#define mmDMA2_QM_ARB_MST_CRED_STS_29                                0x548C24\n\n#define mmDMA2_QM_ARB_MST_CRED_STS_30                                0x548C28\n\n#define mmDMA2_QM_ARB_MST_CRED_STS_31                                0x548C2C\n\n#define mmDMA2_QM_CGM_CFG                                            0x548C70\n\n#define mmDMA2_QM_CGM_STS                                            0x548C74\n\n#define mmDMA2_QM_CGM_CFG1                                           0x548C78\n\n#define mmDMA2_QM_LOCAL_RANGE_BASE                                   0x548C80\n\n#define mmDMA2_QM_LOCAL_RANGE_SIZE                                   0x548C84\n\n#define mmDMA2_QM_CSMR_STRICT_PRIO_CFG                               0x548C90\n\n#define mmDMA2_QM_HBW_RD_RATE_LIM_CFG_1                              0x548C94\n\n#define mmDMA2_QM_LBW_WR_RATE_LIM_CFG_0                              0x548C98\n\n#define mmDMA2_QM_LBW_WR_RATE_LIM_CFG_1                              0x548C9C\n\n#define mmDMA2_QM_HBW_RD_RATE_LIM_CFG_0                              0x548CA0\n\n#define mmDMA2_QM_GLBL_AXCACHE                                       0x548CA4\n\n#define mmDMA2_QM_IND_GW_APB_CFG                                     0x548CB0\n\n#define mmDMA2_QM_IND_GW_APB_WDATA                                   0x548CB4\n\n#define mmDMA2_QM_IND_GW_APB_RDATA                                   0x548CB8\n\n#define mmDMA2_QM_IND_GW_APB_STATUS                                  0x548CBC\n\n#define mmDMA2_QM_GLBL_ERR_ADDR_LO                                   0x548CD0\n\n#define mmDMA2_QM_GLBL_ERR_ADDR_HI                                   0x548CD4\n\n#define mmDMA2_QM_GLBL_ERR_WDATA                                     0x548CD8\n\n#define mmDMA2_QM_GLBL_MEM_INIT_BUSY                                 0x548D00\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}