=== Testing VPSLLVQ (Variable Shift Left Logical Quadword) ===

--- 128-bit Tests ---
Test 1: VPSLLVQ xmm, xmm, xmm
Source: ef cd ab 89 67 45 23 01 10 32 54 76 98 ba dc fe 
Shift Counts: 00 00 00 00 00 00 00 00 01 00 00 00 00 00 00 00 
Result: ef cd ab 89 67 45 23 01 20 64 a8 ec 30 75 b9 fd 
Comparison: PASS

--- 256-bit Tests ---

Test 2: VPSLLVQ ymm, ymm, ymm
Source: ef cd ab 89 67 45 23 01 10 32 54 76 98 ba dc fe 55 55 55 55 55 55 55 55 aa aa aa aa aa aa aa aa 
Shift Counts: 00 00 00 00 00 00 00 00 01 00 00 00 00 00 00 00 3f 00 00 00 00 00 00 00 40 00 00 00 00 00 00 00 
Result: ef cd ab 89 67 45 23 01 20 64 a8 ec 30 75 b9 fd 00 00 00 00 00 00 00 80 00 00 00 00 00 00 00 00 
Comparison: PASS

Test 3: VPSLLVQ xmm, xmm, [mem]
Result (mem): ef cd ab 89 67 45 23 01 20 64 a8 ec 30 75 b9 fd 
Comparison: PASS

--- Boundary Tests ---

Test 4: Shift count 0 (no change)
Result: ef cd ab 89 67 45 23 01 10 32 54 76 98 ba dc fe 
Comparison: PASS

Test 5: Shift count 63 (max value)
Result: 00 00 00 00 00 00 00 80 00 00 00 00 00 00 00 00 
Comparison: PASS

Test 6: Shift count 64 (should be 0)
Result: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
Comparison: PASS
