#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Feb 16 11:18:55 2024
# Process ID: 15196
# Current directory: C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6076 C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.xpr
# Log file: C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/vivado.log
# Journal file: C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2\vivado.jou
# Running On: MrKaushal22, OS: Windows, CPU Frequency: 3302 MHz, CPU Physical cores: 4, Host memory: 16913 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1546.051 ; gain = 278.574
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Testbench_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/ENCODEC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ENCODEC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/APB_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module APB_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/APB_Slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module APB_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_FIFO_0_0/sim/design_1_FIFO_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_FIFO_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_ENCODEC_0_0/sim/design_1_ENCODEC_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ENCODEC_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_APB_Master_0_0/sim/design_1_APB_Master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_APB_Master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_APB_Slave_0_0/sim/design_1_APB_Slave_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_APB_Slave_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.APB_Master
Compiling module xil_defaultlib.design_1_APB_Master_0_0
Compiling module xil_defaultlib.APB_Slave
Compiling module xil_defaultlib.design_1_APB_Slave_0_0
Compiling module xil_defaultlib.ENCODEC
Compiling module xil_defaultlib.design_1_ENCODEC_0_0
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.design_1_FIFO_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Testbench_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1546.051 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Testbench_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/ENCODEC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ENCODEC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/APB_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module APB_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/APB_Slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module APB_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_FIFO_0_0/sim/design_1_FIFO_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_FIFO_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_ENCODEC_0_0/sim/design_1_ENCODEC_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ENCODEC_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_APB_Master_0_0/sim/design_1_APB_Master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_APB_Master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_APB_Slave_0_0/sim/design_1_APB_Slave_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_APB_Slave_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.APB_Master
Compiling module xil_defaultlib.design_1_APB_Master_0_0
Compiling module xil_defaultlib.APB_Slave
Compiling module xil_defaultlib.design_1_APB_Slave_0_0
Compiling module xil_defaultlib.ENCODEC
Compiling module xil_defaultlib.design_1_ENCODEC_0_0
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.design_1_FIFO_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
save_wave_config {C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Testbench_behav.wcfg}
open_bd_design {C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:module_ref:FIFO:1.0 - FIFO_0
Adding component instance block -- xilinx.com:module_ref:ENCODEC:1.0 - ENCODEC_0
Adding component instance block -- xilinx.com:module_ref:APB_Master:1.0 - APB_Master_0
Adding component instance block -- xilinx.com:module_ref:APB_Slave:1.0 - APB_Slave_0
Successfully read diagram <design_1> from block design file <C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/bd/design_1/design_1.bd>
update_module_reference design_1_APB_Master_0_0
Upgrading 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_APB_Master_0_0 to use current project options
Wrote  : <C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.srcs\sources_1\bd\design_1\design_1.bd> 
open_bd_design {C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/bd/design_1/design_1.bd}
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : c:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block APB_Master_0 .
Exporting to file c:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.gen/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files -ipstatic_source_dir C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.cache/compile_simlib/modelsim} {questa=C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.cache/compile_simlib/questa} {riviera=C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.cache/compile_simlib/riviera} {activehdl=C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Testbench_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/ENCODEC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ENCODEC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/APB_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module APB_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/APB_Slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module APB_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_FIFO_0_0/sim/design_1_FIFO_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_FIFO_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_ENCODEC_0_0/sim/design_1_ENCODEC_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ENCODEC_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_APB_Master_0_0/sim/design_1_APB_Master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_APB_Master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_APB_Slave_0_0/sim/design_1_APB_Slave_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_APB_Slave_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.APB_Master
Compiling module xil_defaultlib.design_1_APB_Master_0_0
Compiling module xil_defaultlib.APB_Slave
Compiling module xil_defaultlib.design_1_APB_Slave_0_0
Compiling module xil_defaultlib.ENCODEC
Compiling module xil_defaultlib.design_1_ENCODEC_0_0
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.design_1_FIFO_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Testbench_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Testbench_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/ENCODEC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ENCODEC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/APB_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module APB_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/APB_Slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module APB_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_FIFO_0_0/sim/design_1_FIFO_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_FIFO_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_ENCODEC_0_0/sim/design_1_ENCODEC_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ENCODEC_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_APB_Master_0_0/sim/design_1_APB_Master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_APB_Master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_APB_Slave_0_0/sim/design_1_APB_Slave_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_APB_Slave_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.APB_Master
Compiling module xil_defaultlib.design_1_APB_Master_0_0
Compiling module xil_defaultlib.APB_Slave
Compiling module xil_defaultlib.design_1_APB_Slave_0_0
Compiling module xil_defaultlib.ENCODEC
Compiling module xil_defaultlib.design_1_ENCODEC_0_0
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.design_1_FIFO_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Testbench_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Testbench_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/ENCODEC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ENCODEC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/APB_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module APB_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/APB_Slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module APB_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_FIFO_0_0/sim/design_1_FIFO_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_FIFO_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_ENCODEC_0_0/sim/design_1_ENCODEC_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ENCODEC_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_APB_Master_0_0/sim/design_1_APB_Master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_APB_Master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_APB_Slave_0_0/sim/design_1_APB_Slave_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_APB_Slave_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.APB_Master
Compiling module xil_defaultlib.design_1_APB_Master_0_0
Compiling module xil_defaultlib.APB_Slave
Compiling module xil_defaultlib.design_1_APB_Slave_0_0
Compiling module xil_defaultlib.ENCODEC
Compiling module xil_defaultlib.design_1_ENCODEC_0_0
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.design_1_FIFO_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Testbench_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Testbench_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/ENCODEC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ENCODEC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/APB_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module APB_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/APB_Slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module APB_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_FIFO_0_0/sim/design_1_FIFO_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_FIFO_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_ENCODEC_0_0/sim/design_1_ENCODEC_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ENCODEC_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_APB_Master_0_0/sim/design_1_APB_Master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_APB_Master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_APB_Slave_0_0/sim/design_1_APB_Slave_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_APB_Slave_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.APB_Master
Compiling module xil_defaultlib.design_1_APB_Master_0_0
Compiling module xil_defaultlib.APB_Slave
Compiling module xil_defaultlib.design_1_APB_Slave_0_0
Compiling module xil_defaultlib.ENCODEC
Compiling module xil_defaultlib.design_1_ENCODEC_0_0
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.design_1_FIFO_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Testbench_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/ENCODEC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ENCODEC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/APB_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module APB_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/APB_Slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module APB_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_FIFO_0_0/sim/design_1_FIFO_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_FIFO_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_ENCODEC_0_0/sim/design_1_ENCODEC_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ENCODEC_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_APB_Master_0_0/sim/design_1_APB_Master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_APB_Master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_APB_Slave_0_0/sim/design_1_APB_Slave_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_APB_Slave_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.APB_Master
Compiling module xil_defaultlib.design_1_APB_Master_0_0
Compiling module xil_defaultlib.APB_Slave
Compiling module xil_defaultlib.design_1_APB_Slave_0_0
Compiling module xil_defaultlib.ENCODEC
Compiling module xil_defaultlib.design_1_ENCODEC_0_0
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.design_1_FIFO_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.srcs\sources_1\new\ENCODEC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.srcs\sources_1\new\APB_Master.v:]
ERROR: [Common 17-180] Spawn failed: No error
save_wave_config {C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Testbench_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.srcs\sources_1\new\ENCODEC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.srcs\sources_1\new\APB_Master.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Testbench_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/ENCODEC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ENCODEC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/APB_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module APB_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/APB_Slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module APB_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_FIFO_0_0/sim/design_1_FIFO_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_FIFO_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_ENCODEC_0_0/sim/design_1_ENCODEC_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ENCODEC_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_APB_Master_0_0/sim/design_1_APB_Master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_APB_Master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_APB_Slave_0_0/sim/design_1_APB_Slave_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_APB_Slave_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.APB_Master
Compiling module xil_defaultlib.design_1_APB_Master_0_0
Compiling module xil_defaultlib.APB_Slave
Compiling module xil_defaultlib.design_1_APB_Slave_0_0
Compiling module xil_defaultlib.ENCODEC
Compiling module xil_defaultlib.design_1_ENCODEC_0_0
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.design_1_FIFO_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Testbench_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.srcs\sources_1\new\ENCODEC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.srcs\sources_1\new\APB_Master.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Testbench_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/ENCODEC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ENCODEC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/APB_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module APB_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/APB_Slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module APB_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_FIFO_0_0/sim/design_1_FIFO_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_FIFO_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_ENCODEC_0_0/sim/design_1_ENCODEC_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ENCODEC_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_APB_Master_0_0/sim/design_1_APB_Master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_APB_Master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_APB_Slave_0_0/sim/design_1_APB_Slave_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_APB_Slave_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.APB_Master
Compiling module xil_defaultlib.design_1_APB_Master_0_0
Compiling module xil_defaultlib.APB_Slave
Compiling module xil_defaultlib.design_1_APB_Slave_0_0
Compiling module xil_defaultlib.ENCODEC
Compiling module xil_defaultlib.design_1_ENCODEC_0_0
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.design_1_FIFO_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Testbench_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.srcs\sim_1\new\Testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.srcs\sources_1\new\ENCODEC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.srcs\sources_1\new\APB_Master.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.srcs\sim_1\new\Testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.srcs\sources_1\new\ENCODEC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.srcs\sources_1\new\APB_Master.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.srcs\sim_1\new\Testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.srcs\sources_1\new\ENCODEC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.srcs\sources_1\new\APB_Master.v:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.srcs\sim_1\new\Testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.srcs\sources_1\new\ENCODEC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.srcs\sources_1\new\APB_Master.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Testbench_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/ENCODEC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ENCODEC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/APB_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module APB_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/APB_Slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module APB_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_FIFO_0_0/sim/design_1_FIFO_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_FIFO_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_ENCODEC_0_0/sim/design_1_ENCODEC_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ENCODEC_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_APB_Master_0_0/sim/design_1_APB_Master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_APB_Master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_APB_Slave_0_0/sim/design_1_APB_Slave_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_APB_Slave_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.APB_Master
Compiling module xil_defaultlib.design_1_APB_Master_0_0
Compiling module xil_defaultlib.APB_Slave
Compiling module xil_defaultlib.design_1_APB_Slave_0_0
Compiling module xil_defaultlib.ENCODEC
Compiling module xil_defaultlib.design_1_ENCODEC_0_0
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.design_1_FIFO_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Testbench_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000 ns
run 1000 ns
run 1000 ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.srcs\sim_1\new\Testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.srcs\sources_1\new\ENCODEC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.srcs\sources_1\new\APB_Master.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.srcs\sim_1\new\Testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.srcs\sources_1\new\ENCODEC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.srcs\sources_1\new\APB_Master.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Testbench_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/ENCODEC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ENCODEC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/APB_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module APB_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/APB_Slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module APB_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_FIFO_0_0/sim/design_1_FIFO_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_FIFO_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_ENCODEC_0_0/sim/design_1_ENCODEC_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ENCODEC_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_APB_Master_0_0/sim/design_1_APB_Master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_APB_Master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_APB_Slave_0_0/sim/design_1_APB_Slave_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_APB_Slave_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.APB_Master
Compiling module xil_defaultlib.design_1_APB_Master_0_0
Compiling module xil_defaultlib.APB_Slave
Compiling module xil_defaultlib.design_1_APB_Slave_0_0
Compiling module xil_defaultlib.ENCODEC
Compiling module xil_defaultlib.design_1_ENCODEC_0_0
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.design_1_FIFO_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Testbench_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000 ns
run 1000 ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.srcs\sim_1\new\Testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.srcs\sources_1\new\ENCODEC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.srcs\sources_1\new\APB_Master.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Testbench_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/ENCODEC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ENCODEC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/APB_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module APB_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/APB_Slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module APB_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_FIFO_0_0/sim/design_1_FIFO_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_FIFO_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_ENCODEC_0_0/sim/design_1_ENCODEC_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ENCODEC_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_APB_Master_0_0/sim/design_1_APB_Master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_APB_Master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_APB_Slave_0_0/sim/design_1_APB_Slave_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_APB_Slave_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.APB_Master
Compiling module xil_defaultlib.design_1_APB_Master_0_0
Compiling module xil_defaultlib.APB_Slave
Compiling module xil_defaultlib.design_1_APB_Slave_0_0
Compiling module xil_defaultlib.ENCODEC
Compiling module xil_defaultlib.design_1_ENCODEC_0_0
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.design_1_FIFO_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Testbench_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000 ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.srcs\sim_1\new\Testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.srcs\sources_1\new\ENCODEC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.srcs\sources_1\new\APB_Master.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.srcs\sim_1\new\Testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.srcs\sources_1\new\ENCODEC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\kaush\Desktop\Vicharak\Testing\Decoder_APB_Test_2\Decoder_APB_Test_2.srcs\sources_1\new\APB_Master.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Testbench_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/ENCODEC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ENCODEC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/APB_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module APB_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/APB_Slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module APB_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_FIFO_0_0/sim/design_1_FIFO_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_FIFO_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_ENCODEC_0_0/sim/design_1_ENCODEC_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ENCODEC_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_APB_Master_0_0/sim/design_1_APB_Master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_APB_Master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_APB_Slave_0_0/sim/design_1_APB_Slave_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_APB_Slave_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.APB_Master
Compiling module xil_defaultlib.design_1_APB_Master_0_0
Compiling module xil_defaultlib.APB_Slave
Compiling module xil_defaultlib.design_1_APB_Slave_0_0
Compiling module xil_defaultlib.ENCODEC
Compiling module xil_defaultlib.design_1_ENCODEC_0_0
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.design_1_FIFO_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Testbench_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 16 11:58:11 2024...
