
*** Running vivado
    with args -log lab5_gcd.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab5_gcd.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source lab5_gcd.tcl -notrace
Command: synth_design -top lab5_gcd -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27941 
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1055.562 ; gain = 125.086 ; free physical = 982 ; free virtual = 11224
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab5_gcd' [/home/ad/lab5_r.vhd:1534]
WARNING: [Synth 8-614] signal 'a_i' is read in the process but is not in the sensitivity list [/home/ad/lab5_r.vhd:1630]
WARNING: [Synth 8-614] signal 'b_i' is read in the process but is not in the sensitivity list [/home/ad/lab5_r.vhd:1630]
WARNING: [Synth 8-614] signal 'op_valid1' is read in the process but is not in the sensitivity list [/home/ad/lab5_r.vhd:1630]
WARNING: [Synth 8-614] signal 'load1' is read in the process but is not in the sensitivity list [/home/ad/lab5_r.vhd:1630]
WARNING: [Synth 8-614] signal 'clck' is read in the process but is not in the sensitivity list [/home/ad/lab5_r.vhd:1630]
WARNING: [Synth 8-614] signal 'clock' is read in the process but is not in the sensitivity list [/home/ad/lab5_r.vhd:1630]
INFO: [Synth 8-3491] module 'my_mux16_MUSER_lab5_gcd' declared at '/home/ad/lab5_r.vhd:1425' bound to instance 'XLXI_3' of component 'my_mux16_MUSER_lab5_gcd' [/home/ad/lab5_r.vhd:1719]
INFO: [Synth 8-638] synthesizing module 'my_mux16_MUSER_lab5_gcd' [/home/ad/lab5_r.vhd:1431]
INFO: [Synth 8-3491] module 'M4_1E_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:48' bound to instance 'XLXI_1' of component 'M4_1E_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1457]
INFO: [Synth 8-638] synthesizing module 'M4_1E_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:60]
INFO: [Synth 8-226] default block is never used [/home/ad/lab5_r.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'M4_1E_HXILINX_lab5_gcd' (1#1) [/home/ad/lab5_r.vhd:60]
INFO: [Synth 8-3491] module 'M4_1E_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:48' bound to instance 'XLXI_2' of component 'M4_1E_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1466]
INFO: [Synth 8-3491] module 'M4_1E_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:48' bound to instance 'XLXI_3' of component 'M4_1E_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1475]
INFO: [Synth 8-3491] module 'M4_1E_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:48' bound to instance 'XLXI_4' of component 'M4_1E_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1484]
INFO: [Synth 8-256] done synthesizing module 'my_mux16_MUSER_lab5_gcd' (2#1) [/home/ad/lab5_r.vhd:1431]
INFO: [Synth 8-3491] module 'myanode_MUSER_lab5_gcd' declared at '/home/ad/lab5_r.vhd:1340' bound to instance 'XLXI_4' of component 'myanode_MUSER_lab5_gcd' [/home/ad/lab5_r.vhd:1723]
INFO: [Synth 8-638] synthesizing module 'myanode_MUSER_lab5_gcd' [/home/ad/lab5_r.vhd:1345]
INFO: [Synth 8-3491] module 'AND2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_1' of component 'AND2' [/home/ad/lab5_r.vhd:1379]
INFO: [Synth 8-638] synthesizing module 'AND2' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (3#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_2' of component 'AND2B1' [/home/ad/lab5_r.vhd:1384]
INFO: [Synth 8-638] synthesizing module 'AND2B1' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25]
INFO: [Synth 8-256] done synthesizing module 'AND2B1' (4#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_3' of component 'AND2B1' [/home/ad/lab5_r.vhd:1389]
INFO: [Synth 8-3491] module 'AND2B2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:49' bound to instance 'XLXI_4' of component 'AND2B2' [/home/ad/lab5_r.vhd:1394]
INFO: [Synth 8-638] synthesizing module 'AND2B2' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:49]
INFO: [Synth 8-256] done synthesizing module 'AND2B2' (5#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:49]
INFO: [Synth 8-3491] module 'INV' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17255' bound to instance 'XLXI_7' of component 'INV' [/home/ad/lab5_r.vhd:1399]
INFO: [Synth 8-638] synthesizing module 'INV' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17255]
INFO: [Synth 8-256] done synthesizing module 'INV' (6#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17255]
INFO: [Synth 8-3491] module 'INV' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17255' bound to instance 'XLXI_8' of component 'INV' [/home/ad/lab5_r.vhd:1403]
INFO: [Synth 8-3491] module 'INV' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17255' bound to instance 'XLXI_10' of component 'INV' [/home/ad/lab5_r.vhd:1407]
INFO: [Synth 8-3491] module 'INV' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17255' bound to instance 'XLXI_11' of component 'INV' [/home/ad/lab5_r.vhd:1411]
INFO: [Synth 8-256] done synthesizing module 'myanode_MUSER_lab5_gcd' (7#1) [/home/ad/lab5_r.vhd:1345]
INFO: [Synth 8-3491] module 'mycounter2_MUSER_lab5_gcd' declared at '/home/ad/lab5_r.vhd:1292' bound to instance 'XLXI_5' of component 'mycounter2_MUSER_lab5_gcd' [/home/ad/lab5_r.vhd:1727]
INFO: [Synth 8-638] synthesizing module 'mycounter2_MUSER_lab5_gcd' [/home/ad/lab5_r.vhd:1297]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_1' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1318]
INFO: [Synth 8-638] synthesizing module 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:14]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FTC_HXILINX_lab5_gcd' (8#1) [/home/ad/lab5_r.vhd:14]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_2' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1324]
INFO: [Synth 8-256] done synthesizing module 'mycounter2_MUSER_lab5_gcd' (9#1) [/home/ad/lab5_r.vhd:1297]
INFO: [Synth 8-3491] module 'myclock_MUSER_lab5_gcd' declared at '/home/ad/lab5_r.vhd:824' bound to instance 'XLXI_10' of component 'myclock_MUSER_lab5_gcd' [/home/ad/lab5_r.vhd:1731]
INFO: [Synth 8-638] synthesizing module 'myclock_MUSER_lab5_gcd' [/home/ad/lab5_r.vhd:829]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_17' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:937]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_19' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:943]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_21' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:949]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_23' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:955]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_25' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:961]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_27' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:967]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_29' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:973]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_31' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:979]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_33' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:985]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_35' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:991]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_37' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:997]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_39' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1003]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_41' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1009]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_43' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1015]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_45' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1021]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_47' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1027]
INFO: [Synth 8-256] done synthesizing module 'myclock_MUSER_lab5_gcd' (10#1) [/home/ad/lab5_r.vhd:829]
INFO: [Synth 8-3491] module 'myclock2_MUSER_lab5_gcd' declared at '/home/ad/lab5_r.vhd:1040' bound to instance 'XLXI_90' of component 'myclock2_MUSER_lab5_gcd' [/home/ad/lab5_r.vhd:1734]
INFO: [Synth 8-638] synthesizing module 'myclock2_MUSER_lab5_gcd' [/home/ad/lab5_r.vhd:1045]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_17' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1120]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_19' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1126]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_21' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1132]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_23' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1138]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_25' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1144]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_27' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1150]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_29' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1156]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_31' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1162]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_33' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1168]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_35' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1174]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_37' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1180]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_39' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1186]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_41' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1192]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_43' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1198]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_45' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1204]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_47' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1210]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_49' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1216]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_51' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1222]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_53' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1228]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_55' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1234]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_57' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1240]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_59' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1246]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_61' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1252]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_63' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1258]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_65' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1264]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_67' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1270]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FTC_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:3' bound to instance 'XLXI_69' of component 'FTC_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:1276]
INFO: [Synth 8-256] done synthesizing module 'myclock2_MUSER_lab5_gcd' (11#1) [/home/ad/lab5_r.vhd:1045]
INFO: [Synth 8-3491] module 'AND2B1' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25' bound to instance 'XLXI_11' of component 'AND2B1' [/home/ad/lab5_r.vhd:1737]
INFO: [Synth 8-3491] module 'AND2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_12' of component 'AND2' [/home/ad/lab5_r.vhd:1742]
INFO: [Synth 8-3491] module 'OR2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25502' bound to instance 'XLXI_13' of component 'OR2' [/home/ad/lab5_r.vhd:1747]
INFO: [Synth 8-638] synthesizing module 'OR2' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25502]
INFO: [Synth 8-256] done synthesizing module 'OR2' (12#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25502]
INFO: [Synth 8-3491] module 'mycathode2_MUSER_lab5_gcd' declared at '/home/ad/lab5_r.vhd:744' bound to instance 'XLXI_14' of component 'mycathode2_MUSER_lab5_gcd' [/home/ad/lab5_r.vhd:1751]
INFO: [Synth 8-638] synthesizing module 'mycathode2_MUSER_lab5_gcd' [/home/ad/lab5_r.vhd:749]
INFO: [Synth 8-3491] module 'ca_MUSER_lab5_gcd' declared at '/home/ad/lab5_r.vhd:657' bound to instance 'XLXI_1' of component 'ca_MUSER_lab5_gcd' [/home/ad/lab5_r.vhd:786]
INFO: [Synth 8-638] synthesizing module 'ca_MUSER_lab5_gcd' [/home/ad/lab5_r.vhd:662]
INFO: [Synth 8-3491] module 'AND3' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:60' bound to instance 'XLXI_1' of component 'AND3' [/home/ad/lab5_r.vhd:699]
INFO: [Synth 8-638] synthesizing module 'AND3' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (13#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-3491] module 'AND3' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:60' bound to instance 'XLXI_2' of component 'AND3' [/home/ad/lab5_r.vhd:705]
INFO: [Synth 8-3491] module 'XOR2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45290' bound to instance 'XLXI_3' of component 'XOR2' [/home/ad/lab5_r.vhd:711]
INFO: [Synth 8-638] synthesizing module 'XOR2' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-256] done synthesizing module 'XOR2' (14#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-3491] module 'XOR2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45290' bound to instance 'XLXI_4' of component 'XOR2' [/home/ad/lab5_r.vhd:716]
INFO: [Synth 8-3491] module 'OR2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25502' bound to instance 'XLXI_5' of component 'OR2' [/home/ad/lab5_r.vhd:721]
INFO: [Synth 8-3491] module 'INV' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17255' bound to instance 'XLXI_6' of component 'INV' [/home/ad/lab5_r.vhd:726]
INFO: [Synth 8-3491] module 'INV' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17255' bound to instance 'XLXI_7' of component 'INV' [/home/ad/lab5_r.vhd:730]
INFO: [Synth 8-256] done synthesizing module 'ca_MUSER_lab5_gcd' (15#1) [/home/ad/lab5_r.vhd:662]
INFO: [Synth 8-3491] module 'cc_MUSER_lab5_gcd' declared at '/home/ad/lab5_r.vhd:555' bound to instance 'XLXI_3' of component 'cc_MUSER_lab5_gcd' [/home/ad/lab5_r.vhd:790]
INFO: [Synth 8-638] synthesizing module 'cc_MUSER_lab5_gcd' [/home/ad/lab5_r.vhd:560]
INFO: [Synth 8-3491] module 'OR4' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25596' bound to instance 'XLXI_10' of component 'OR4' [/home/ad/lab5_r.vhd:612]
INFO: [Synth 8-638] synthesizing module 'OR4' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25596]
INFO: [Synth 8-256] done synthesizing module 'OR4' (16#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25596]
INFO: [Synth 8-3491] module 'AND4B3' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:147' bound to instance 'XLXI_11' of component 'AND4B3' [/home/ad/lab5_r.vhd:619]
INFO: [Synth 8-638] synthesizing module 'AND4B3' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:147]
INFO: [Synth 8-256] done synthesizing module 'AND4B3' (17#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:147]
INFO: [Synth 8-3491] module 'AND4B2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:134' bound to instance 'XLXI_12' of component 'AND4B2' [/home/ad/lab5_r.vhd:626]
INFO: [Synth 8-638] synthesizing module 'AND4B2' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:134]
INFO: [Synth 8-256] done synthesizing module 'AND4B2' (18#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:134]
INFO: [Synth 8-3491] module 'AND4B1' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:121' bound to instance 'XLXI_13' of component 'AND4B1' [/home/ad/lab5_r.vhd:633]
INFO: [Synth 8-638] synthesizing module 'AND4B1' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:121]
INFO: [Synth 8-256] done synthesizing module 'AND4B1' (19#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:121]
INFO: [Synth 8-3491] module 'AND4' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:108' bound to instance 'XLXI_14' of component 'AND4' [/home/ad/lab5_r.vhd:640]
INFO: [Synth 8-638] synthesizing module 'AND4' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (20#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'cc_MUSER_lab5_gcd' (21#1) [/home/ad/lab5_r.vhd:560]
INFO: [Synth 8-3491] module 'cd_MUSER_lab5_gcd' declared at '/home/ad/lab5_r.vhd:458' bound to instance 'XLXI_4' of component 'cd_MUSER_lab5_gcd' [/home/ad/lab5_r.vhd:794]
INFO: [Synth 8-638] synthesizing module 'cd_MUSER_lab5_gcd' [/home/ad/lab5_r.vhd:462]
INFO: [Synth 8-3491] module 'OR5' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25661' bound to instance 'XLXI_10' of component 'OR5' [/home/ad/lab5_r.vhd:511]
INFO: [Synth 8-638] synthesizing module 'OR5' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25661]
INFO: [Synth 8-256] done synthesizing module 'OR5' (22#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25661]
INFO: [Synth 8-3491] module 'AND4B3' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:147' bound to instance 'XLXI_11' of component 'AND4B3' [/home/ad/lab5_r.vhd:518]
INFO: [Synth 8-3491] module 'AND4B3' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:147' bound to instance 'XLXI_12' of component 'AND4B3' [/home/ad/lab5_r.vhd:524]
INFO: [Synth 8-3491] module 'AND4B1' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:121' bound to instance 'XLXI_13' of component 'AND4B1' [/home/ad/lab5_r.vhd:530]
INFO: [Synth 8-3491] module 'AND4B2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:134' bound to instance 'XLXI_14' of component 'AND4B2' [/home/ad/lab5_r.vhd:536]
INFO: [Synth 8-3491] module 'AND4' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:108' bound to instance 'XLXI_15' of component 'AND4' [/home/ad/lab5_r.vhd:542]
INFO: [Synth 8-256] done synthesizing module 'cd_MUSER_lab5_gcd' (23#1) [/home/ad/lab5_r.vhd:462]
INFO: [Synth 8-3491] module 'ce_MUSER_lab5_gcd' declared at '/home/ad/lab5_r.vhd:360' bound to instance 'XLXI_5' of component 'ce_MUSER_lab5_gcd' [/home/ad/lab5_r.vhd:798]
INFO: [Synth 8-638] synthesizing module 'ce_MUSER_lab5_gcd' [/home/ad/lab5_r.vhd:364]
INFO: [Synth 8-3491] module 'OR6_HXILINX_lab5_gcd' declared at '/home/ad/lab5_r.vhd:31' bound to instance 'XLXI_10' of component 'OR6_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:408]
INFO: [Synth 8-638] synthesizing module 'OR6_HXILINX_lab5_gcd' [/home/ad/lab5_r.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'OR6_HXILINX_lab5_gcd' (24#1) [/home/ad/lab5_r.vhd:42]
INFO: [Synth 8-3491] module 'AND4B3' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:147' bound to instance 'XLXI_11' of component 'AND4B3' [/home/ad/lab5_r.vhd:416]
INFO: [Synth 8-3491] module 'AND4B2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:134' bound to instance 'XLXI_12' of component 'AND4B2' [/home/ad/lab5_r.vhd:422]
INFO: [Synth 8-3491] module 'AND4B3' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:147' bound to instance 'XLXI_13' of component 'AND4B3' [/home/ad/lab5_r.vhd:428]
INFO: [Synth 8-3491] module 'AND4B2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:134' bound to instance 'XLXI_14' of component 'AND4B2' [/home/ad/lab5_r.vhd:434]
INFO: [Synth 8-3491] module 'AND4B1' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:121' bound to instance 'XLXI_15' of component 'AND4B1' [/home/ad/lab5_r.vhd:440]
INFO: [Synth 8-3491] module 'AND4B2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:134' bound to instance 'XLXI_16' of component 'AND4B2' [/home/ad/lab5_r.vhd:446]
INFO: [Synth 8-256] done synthesizing module 'ce_MUSER_lab5_gcd' (25#1) [/home/ad/lab5_r.vhd:364]
INFO: [Synth 8-3491] module 'cf_MUSER_lab5_gcd' declared at '/home/ad/lab5_r.vhd:272' bound to instance 'XLXI_6' of component 'cf_MUSER_lab5_gcd' [/home/ad/lab5_r.vhd:802]
INFO: [Synth 8-638] synthesizing module 'cf_MUSER_lab5_gcd' [/home/ad/lab5_r.vhd:276]
INFO: [Synth 8-3491] module 'OR5' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25661' bound to instance 'XLXI_10' of component 'OR5' [/home/ad/lab5_r.vhd:317]
INFO: [Synth 8-3491] module 'AND4B3' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:147' bound to instance 'XLXI_11' of component 'AND4B3' [/home/ad/lab5_r.vhd:324]
INFO: [Synth 8-3491] module 'AND4B3' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:147' bound to instance 'XLXI_12' of component 'AND4B3' [/home/ad/lab5_r.vhd:330]
INFO: [Synth 8-3491] module 'AND4B2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:134' bound to instance 'XLXI_13' of component 'AND4B2' [/home/ad/lab5_r.vhd:336]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'cf_MUSER_lab5_gcd' (26#1) [/home/ad/lab5_r.vhd:276]
INFO: [Synth 8-638] synthesizing module 'cg_MUSER_lab5_gcd' [/home/ad/lab5_r.vhd:186]
INFO: [Synth 8-638] synthesizing module 'AND4B4' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:160]
INFO: [Synth 8-256] done synthesizing module 'AND4B4' (27#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:160]
INFO: [Synth 8-256] done synthesizing module 'cg_MUSER_lab5_gcd' (28#1) [/home/ad/lab5_r.vhd:186]
INFO: [Synth 8-638] synthesizing module 'mycb_MUSER_lab5_gcd' [/home/ad/lab5_r.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'mycb_MUSER_lab5_gcd' (29#1) [/home/ad/lab5_r.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'mycathode2_MUSER_lab5_gcd' (30#1) [/home/ad/lab5_r.vhd:749]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/home/ad/lab5_r.vhd:1670]
INFO: [Synth 8-256] done synthesizing module 'lab5_gcd' (31#1) [/home/ad/lab5_r.vhd:1534]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1097.031 ; gain = 166.555 ; free physical = 941 ; free virtual = 11181
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1097.031 ; gain = 166.555 ; free physical = 941 ; free virtual = 11181
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ad/test/Downloads/lab5/lab5_gcd.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'Bank' is not supported in the xdc constraint file. [/home/ad/test/Downloads/lab5/lab5_gcd.xdc:7]
Finished Parsing XDC File [/home/ad/test/Downloads/lab5/lab5_gcd.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ad/test/Downloads/lab5/lab5_gcd.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab5_gcd_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab5_gcd_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  AND2 => LUT2: 2 instances
  AND2B1 => LUT2: 3 instances
  AND2B2 => LUT2: 1 instances
  AND3 => LUT3: 2 instances
  AND4 => LUT4: 3 instances
  AND4B1 => LUT4: 8 instances
  AND4B2 => LUT4: 10 instances
  AND4B3 => LUT4: 8 instances
  AND4B4 => LUT4: 1 instances
  INV => LUT1: 6 instances
  OR2 => LUT2: 2 instances
  OR4 => LUT4: 2 instances
  OR5 => LUT5: 2 instances
  XOR2 => LUT2: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1390.422 ; gain = 0.000 ; free physical = 771 ; free virtual = 11017
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1390.422 ; gain = 459.945 ; free physical = 770 ; free virtual = 11016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1390.422 ; gain = 459.945 ; free physical = 770 ; free virtual = 11016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1390.422 ; gain = 459.945 ; free physical = 770 ; free virtual = 11016
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'load1_reg' [/home/ad/lab5_r.vhd:1646]
WARNING: [Synth 8-327] inferring latch for variable 'sub_reg' [/home/ad/lab5_r.vhd:1657]
WARNING: [Synth 8-327] inferring latch for variable 'sub1_reg' [/home/ad/lab5_r.vhd:1656]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1390.422 ; gain = 459.945 ; free physical = 762 ; free virtual = 11008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 45    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 21    
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab5_gcd 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 21    
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module M4_1E_HXILINX_lab5_gcd 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module FTC_HXILINX_lab5_gcd 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'mlk_reg[3]' (FD) to 'mlk_reg[4]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1390.422 ; gain = 459.945 ; free physical = 742 ; free virtual = 10988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1390.422 ; gain = 459.945 ; free physical = 709 ; free virtual = 10955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1390.422 ; gain = 459.945 ; free physical = 689 ; free virtual = 10935
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mlk_reg[4] )
WARNING: [Synth 8-3332] Sequential element (mlk_reg[4]) is unused and will be removed from module lab5_gcd.
WARNING: [Synth 8-3332] Sequential element (mlk1_reg[4]) is unused and will be removed from module lab5_gcd.
WARNING: [Synth 8-3332] Sequential element (mlk1_reg[5]) is unused and will be removed from module lab5_gcd.
WARNING: [Synth 8-3332] Sequential element (mlk1_reg[6]) is unused and will be removed from module lab5_gcd.
WARNING: [Synth 8-3332] Sequential element (mlk1_reg[7]) is unused and will be removed from module lab5_gcd.
WARNING: [Synth 8-3332] Sequential element (mlk1_reg[8]) is unused and will be removed from module lab5_gcd.
WARNING: [Synth 8-3332] Sequential element (mlk1_reg[9]) is unused and will be removed from module lab5_gcd.
WARNING: [Synth 8-3332] Sequential element (mlk1_reg[10]) is unused and will be removed from module lab5_gcd.
WARNING: [Synth 8-3332] Sequential element (mlk1_reg[11]) is unused and will be removed from module lab5_gcd.
WARNING: [Synth 8-3332] Sequential element (mlk1_reg[12]) is unused and will be removed from module lab5_gcd.
WARNING: [Synth 8-3332] Sequential element (mlk1_reg[13]) is unused and will be removed from module lab5_gcd.
WARNING: [Synth 8-3332] Sequential element (mlk1_reg[14]) is unused and will be removed from module lab5_gcd.
WARNING: [Synth 8-3332] Sequential element (mlk1_reg[15]) is unused and will be removed from module lab5_gcd.
WARNING: [Synth 8-3332] Sequential element (mlk1_reg[16]) is unused and will be removed from module lab5_gcd.
WARNING: [Synth 8-3332] Sequential element (mlk1_reg[17]) is unused and will be removed from module lab5_gcd.
WARNING: [Synth 8-3332] Sequential element (mlk1_reg[18]) is unused and will be removed from module lab5_gcd.
WARNING: [Synth 8-3332] Sequential element (mlk1_reg[19]) is unused and will be removed from module lab5_gcd.
WARNING: [Synth 8-3332] Sequential element (mlk1_reg[20]) is unused and will be removed from module lab5_gcd.
WARNING: [Synth 8-3332] Sequential element (mlk1_reg[21]) is unused and will be removed from module lab5_gcd.
WARNING: [Synth 8-3332] Sequential element (mlk1_reg[22]) is unused and will be removed from module lab5_gcd.
WARNING: [Synth 8-3332] Sequential element (mlk1_reg[23]) is unused and will be removed from module lab5_gcd.
WARNING: [Synth 8-3332] Sequential element (mlk1_reg[24]) is unused and will be removed from module lab5_gcd.
WARNING: [Synth 8-3332] Sequential element (mlk1_reg[25]) is unused and will be removed from module lab5_gcd.
WARNING: [Synth 8-3332] Sequential element (mlk1_reg[26]) is unused and will be removed from module lab5_gcd.
WARNING: [Synth 8-3332] Sequential element (mlk1_reg[27]) is unused and will be removed from module lab5_gcd.
WARNING: [Synth 8-3332] Sequential element (mlk1_reg[28]) is unused and will be removed from module lab5_gcd.
WARNING: [Synth 8-3332] Sequential element (mlk1_reg[29]) is unused and will be removed from module lab5_gcd.
WARNING: [Synth 8-3332] Sequential element (mlk1_reg[30]) is unused and will be removed from module lab5_gcd.
WARNING: [Synth 8-3332] Sequential element (mlk1_reg[31]) is unused and will be removed from module lab5_gcd.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1390.422 ; gain = 459.945 ; free physical = 680 ; free virtual = 10926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1390.422 ; gain = 459.945 ; free physical = 680 ; free virtual = 10926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1390.422 ; gain = 459.945 ; free physical = 680 ; free virtual = 10926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1390.422 ; gain = 459.945 ; free physical = 680 ; free virtual = 10926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1390.422 ; gain = 459.945 ; free physical = 680 ; free virtual = 10926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1390.422 ; gain = 459.945 ; free physical = 680 ; free virtual = 10926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1390.422 ; gain = 459.945 ; free physical = 680 ; free virtual = 10926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |AND2   |     2|
|2     |AND2B1 |     3|
|3     |AND2B2 |     1|
|4     |AND3   |     2|
|5     |AND4   |     3|
|6     |AND4B1 |     8|
|7     |AND4B2 |    10|
|8     |AND4B3 |     8|
|9     |AND4B4 |     1|
|10    |BUFG   |     2|
|11    |CARRY4 |     5|
|12    |INV    |     6|
|13    |LUT1   |    49|
|14    |LUT2   |     3|
|15    |LUT3   |    19|
|16    |LUT4   |    37|
|17    |LUT5   |     6|
|18    |LUT6   |   125|
|19    |OR2    |     2|
|20    |OR4    |     2|
|21    |OR5    |     2|
|22    |XOR2   |     2|
|23    |FDCE   |    16|
|24    |FDPE   |    16|
|25    |FDRE   |    52|
|26    |LD     |     1|
|27    |LDC    |    17|
|28    |IBUF   |    19|
|29    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+--------------+--------------------------+------+
|      |Instance      |Module                    |Cells |
+------+--------------+--------------------------+------+
|1     |top           |                          |   433|
|2     |  XLXI_10     |myclock_MUSER_lab5_gcd    |    32|
|3     |    XLXI_17   |FTC_HXILINX_lab5_gcd_29   |     2|
|4     |    XLXI_19   |FTC_HXILINX_lab5_gcd_30   |     2|
|5     |    XLXI_21   |FTC_HXILINX_lab5_gcd_31   |     2|
|6     |    XLXI_23   |FTC_HXILINX_lab5_gcd_32   |     2|
|7     |    XLXI_25   |FTC_HXILINX_lab5_gcd_33   |     2|
|8     |    XLXI_27   |FTC_HXILINX_lab5_gcd_34   |     2|
|9     |    XLXI_29   |FTC_HXILINX_lab5_gcd_35   |     2|
|10    |    XLXI_31   |FTC_HXILINX_lab5_gcd_36   |     2|
|11    |    XLXI_33   |FTC_HXILINX_lab5_gcd_37   |     2|
|12    |    XLXI_35   |FTC_HXILINX_lab5_gcd_38   |     2|
|13    |    XLXI_37   |FTC_HXILINX_lab5_gcd_39   |     2|
|14    |    XLXI_39   |FTC_HXILINX_lab5_gcd_40   |     2|
|15    |    XLXI_41   |FTC_HXILINX_lab5_gcd_41   |     2|
|16    |    XLXI_43   |FTC_HXILINX_lab5_gcd_42   |     2|
|17    |    XLXI_45   |FTC_HXILINX_lab5_gcd_43   |     2|
|18    |    XLXI_47   |FTC_HXILINX_lab5_gcd_44   |     2|
|19    |  XLXI_14     |mycathode2_MUSER_lab5_gcd |    59|
|20    |    XLXI_1    |ca_MUSER_lab5_gcd         |     7|
|21    |    XLXI_3    |cc_MUSER_lab5_gcd         |     5|
|22    |    XLXI_4    |cd_MUSER_lab5_gcd         |     6|
|23    |    XLXI_5    |ce_MUSER_lab5_gcd         |     7|
|24    |      XLXI_10 |OR6_HXILINX_lab5_gcd_28   |     1|
|25    |    XLXI_6    |cf_MUSER_lab5_gcd         |     6|
|26    |    XLXI_7    |cg_MUSER_lab5_gcd         |     5|
|27    |    XLXI_8    |mycb_MUSER_lab5_gcd       |    23|
|28    |      XLXI_8  |OR6_HXILINX_lab5_gcd      |     1|
|29    |  XLXI_4      |myanode_MUSER_lab5_gcd    |     8|
|30    |  XLXI_5      |mycounter2_MUSER_lab5_gcd |     8|
|31    |    XLXI_1    |FTC_HXILINX_lab5_gcd_26   |     7|
|32    |    XLXI_2    |FTC_HXILINX_lab5_gcd_27   |     1|
|33    |  XLXI_90     |myclock2_MUSER_lab5_gcd   |    55|
|34    |    XLXI_17   |FTC_HXILINX_lab5_gcd      |     2|
|35    |    XLXI_19   |FTC_HXILINX_lab5_gcd_0    |     2|
|36    |    XLXI_21   |FTC_HXILINX_lab5_gcd_1    |     2|
|37    |    XLXI_23   |FTC_HXILINX_lab5_gcd_2    |     2|
|38    |    XLXI_25   |FTC_HXILINX_lab5_gcd_3    |     2|
|39    |    XLXI_27   |FTC_HXILINX_lab5_gcd_4    |     2|
|40    |    XLXI_29   |FTC_HXILINX_lab5_gcd_5    |     2|
|41    |    XLXI_31   |FTC_HXILINX_lab5_gcd_6    |     2|
|42    |    XLXI_33   |FTC_HXILINX_lab5_gcd_7    |     2|
|43    |    XLXI_35   |FTC_HXILINX_lab5_gcd_8    |     2|
|44    |    XLXI_37   |FTC_HXILINX_lab5_gcd_9    |     2|
|45    |    XLXI_39   |FTC_HXILINX_lab5_gcd_10   |     2|
|46    |    XLXI_41   |FTC_HXILINX_lab5_gcd_11   |     2|
|47    |    XLXI_43   |FTC_HXILINX_lab5_gcd_12   |     2|
|48    |    XLXI_45   |FTC_HXILINX_lab5_gcd_13   |     2|
|49    |    XLXI_47   |FTC_HXILINX_lab5_gcd_14   |     2|
|50    |    XLXI_49   |FTC_HXILINX_lab5_gcd_15   |     2|
|51    |    XLXI_51   |FTC_HXILINX_lab5_gcd_16   |     2|
|52    |    XLXI_53   |FTC_HXILINX_lab5_gcd_17   |     2|
|53    |    XLXI_55   |FTC_HXILINX_lab5_gcd_18   |     2|
|54    |    XLXI_57   |FTC_HXILINX_lab5_gcd_19   |     2|
|55    |    XLXI_59   |FTC_HXILINX_lab5_gcd_20   |     2|
|56    |    XLXI_61   |FTC_HXILINX_lab5_gcd_21   |     2|
|57    |    XLXI_63   |FTC_HXILINX_lab5_gcd_22   |     2|
|58    |    XLXI_65   |FTC_HXILINX_lab5_gcd_23   |     2|
|59    |    XLXI_67   |FTC_HXILINX_lab5_gcd_24   |     2|
|60    |    XLXI_69   |FTC_HXILINX_lab5_gcd_25   |     3|
+------+--------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1390.422 ; gain = 459.945 ; free physical = 680 ; free virtual = 10926
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1390.422 ; gain = 86.465 ; free physical = 680 ; free virtual = 10926
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1390.430 ; gain = 459.953 ; free physical = 680 ; free virtual = 10926
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 94 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 70 instances were transformed.
  AND2 => LUT2: 2 instances
  AND2B1 => LUT2: 3 instances
  AND2B2 => LUT2: 1 instances
  AND3 => LUT3: 2 instances
  AND4 => LUT4: 3 instances
  AND4B1 => LUT4: 8 instances
  AND4B2 => LUT4: 10 instances
  AND4B3 => LUT4: 8 instances
  AND4B4 => LUT4: 1 instances
  INV => LUT1: 6 instances
  LD => LDCE: 1 instances
  LDC => LDCE: 17 instances
  OR2 => LUT2: 2 instances
  OR4 => LUT4: 2 instances
  OR5 => LUT5: 2 instances
  XOR2 => LUT2: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
181 Infos, 39 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1390.430 ; gain = 392.449 ; free physical = 682 ; free virtual = 10928
INFO: [Common 17-1381] The checkpoint '/media/ad/Area51/workspace/col215_prac_lab/vivado/lab5/lab5.runs/synth_1/lab5_gcd.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1414.434 ; gain = 0.000 ; free physical = 680 ; free virtual = 10927
INFO: [Common 17-206] Exiting Vivado at Fri Sep 15 15:28:20 2017...
