// Seed: 651496242
macromodule module_0 (
    output wire id_0,
    input uwire id_1,
    input tri0 id_2,
    input supply1 id_3,
    input supply0 id_4
);
  assign id_0 = id_1;
  tri id_6, id_7 = 1, id_8;
  wire id_9;
  if (id_1)
    always begin : LABEL_0
      if (-1) id_8 = id_4;
    end
  else wire id_10;
  assign id_6 = (1);
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    input uwire id_2,
    input uwire id_3,
    output supply0 id_4,
    input uwire id_5,
    input supply0 id_6,
    output supply0 id_7,
    output uwire id_8,
    input supply0 id_9,
    input wand id_10,
    input tri id_11,
    output wand id_12,
    output tri1 id_13
);
  assign id_7 = 1;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_9,
      id_5
  );
  assign modCall_1.id_4 = 0;
  wand id_15;
  wire id_16;
  assign id_15 = 1;
endmodule
