---
BASEADDRPORT: 1
COUNT: 1
DESCRIPTION: NU MPG core CSR Spec
INTR:
  FATAL:
    - DESCRIPTION: tx_desc Memory Double Bit ECC Error
      NAME: tx_desc
      WIDTH: 1
    - DESCRIPTION: tx_data Memory Double Bit ECC Error
      NAME: tx_data
      WIDTH: 1
    - DESCRIPTION: rx_desc Memory Double Bit ECC Error
      NAME: rx_desc
      WIDTH: 1
    - DESCRIPTION: rx_data Memory Double Bit ECC Error
      NAME: rx_data
      WIDTH: 1
  NON_FATAL:
    - DESCRIPTION: tx_desc Memory Single Bit ECC Error
      NAME: tx_desc
      WIDTH: 1
    - DESCRIPTION: tx_data Memory Single Bit ECC Error
      NAME: tx_data
      WIDTH: 1
    - DESCRIPTION: rx_desc Memory Single Bit ECC Error
      NAME: rx_desc
      WIDTH: 1
    - DESCRIPTION: rx_data Memory Single Bit ECC Error
      NAME: rx_data
      WIDTH: 1
  NON_FATAL_MISC:
    - DESCRIPTION: ' RX packets are present to be read by SW. Set if Desc Ring is not empty.'
      NAME: rx_active
      WIDTH: 1
INTR_PORT_EN: 1
NAME: NU_MPG_CORE_AN
PARENTNAME: NU_MPG_AN
REGLST:
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Timeout Configuration. Cycles are RSU clk based.
                            - 00 : 1024 cycles
                            - 01 : 256 cycles
                            - 10 : 4096 cycles
                            - 11 : infinite
        NAME: val
        WIDTH: 2
    NAME: nu_mpg_core_timeout_thresh_cfg
  - ATTR: 9
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: "Timed out Status. Cycles are RSU clk based. Becomes 1 when timed out. Write any value to clear it.\n                  "
        NAME: val
        WIDTH: 1
    NAME: nu_mpg_core_timedout_sta
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Clear Timeout Status. Data is ignored. A write
                     will clear the timeout status bit
        NAME: val
        WIDTH: 1
    NAME: nu_mpg_core_timeout_clr
    TEST_ATTR: 1
  - ATTR: 256
    FLDLST:
      - &1
        DESCRIPTION: tx_desc Memory Double Bit ECC Error
        NAME: tx_desc
        WIDTH: 1
      - &2
        DESCRIPTION: tx_data Memory Double Bit ECC Error
        NAME: tx_data
        WIDTH: 1
      - &3
        DESCRIPTION: rx_desc Memory Double Bit ECC Error
        NAME: rx_desc
        WIDTH: 1
      - &4
        DESCRIPTION: rx_data Memory Double Bit ECC Error
        NAME: rx_data
        WIDTH: 1
    NAME: nu_mpg_core_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *1
      - *2
      - *3
      - *4
    NAME: nu_mpg_core_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *1
      - *2
      - *3
      - *4
    NAME: nu_mpg_core_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *1
      - *2
      - *3
      - *4
    NAME: nu_mpg_core_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *1
      - *2
      - *3
      - *4
    NAME: nu_mpg_core_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &5
        DESCRIPTION: tx_desc Memory Single Bit ECC Error
        NAME: tx_desc
        WIDTH: 1
      - &6
        DESCRIPTION: tx_data Memory Single Bit ECC Error
        NAME: tx_data
        WIDTH: 1
      - &7
        DESCRIPTION: rx_desc Memory Single Bit ECC Error
        NAME: rx_desc
        WIDTH: 1
      - &8
        DESCRIPTION: rx_data Memory Single Bit ECC Error
        NAME: rx_data
        WIDTH: 1
    NAME: nu_mpg_core_non_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *5
      - *6
      - *7
      - *8
    NAME: nu_mpg_core_non_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *5
      - *6
      - *7
      - *8
    NAME: nu_mpg_core_non_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *5
      - *6
      - *7
      - *8
    NAME: nu_mpg_core_non_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *5
      - *6
      - *7
      - *8
    NAME: nu_mpg_core_non_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &9
        DESCRIPTION: ' RX packets are present to be read by SW. Set if Desc Ring is not empty.'
        NAME: rx_active
        WIDTH: 1
    NAME: nu_mpg_core_non_fatal_misc_intr_cause
  - ATTR: 512
    FLDLST:
      - *9
    NAME: nu_mpg_core_non_fatal_misc_intr_stat
  - ATTR: 1024
    FLDLST:
      - *9
    NAME: nu_mpg_core_non_fatal_misc_intr_mask
  - ATTR: 2048
    FLDLST:
      - *9
    NAME: nu_mpg_core_non_fatal_misc_intr_bset
  - ATTR: 4096
    FLDLST:
      - *9
    NAME: nu_mpg_core_non_fatal_misc_intr_bclr
  - ATTR: 9
    DESCRIPTION: Place Holder for now for NU MPG core Feature Register
    FLDLST:
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Module ID
        NAME: module_id
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Version number of the module
        NAME: version
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Features enabled in the module.
        NAME: features
        WIDTH: 16
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Reserved Field.
        NAME: Reserved
        WIDTH: 32
    NAME: nu_mpg_features
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: ' Spare PIO register. These bits can be read and written by software. They can serve as control bits for late ECOs in the design.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Spare PIO register.
        NAME: val
        WIDTH: 64
    NAME: nu_mpg_spare_pio
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: Scratchpad register.
        NAME: val
        WIDTH: 64
    NAME: nu_mpg_scratchpad
    WIDTH: 64
  - ATTR: 9
    DESCRIPTION: ' '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: HW updated desc address plus 1.
        NAME: val
        WIDTH: 11
    NAME: nu_mpg_rx_desc_upd_hw_waddr
  - ATTR: 5
    DESCRIPTION: ' '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: SW updated desc address.
        NAME: val
        WIDTH: 11
    NAME: nu_mpg_rx_desc_upd_sw_raddr
  - ATTR: 5
    DESCRIPTION: ' RX desc MEM Config. '
    FLDLST:
      - DEFAULT: 2044
        DESCRIPTION: XOFF to FPG is memory cnt >= this config
        NAME: bkpr_thr
        WIDTH: 12
      - DEFAULT: 2032
        DESCRIPTION: XOFF to FPG is memory cnt >= this config
        NAME: xoff_thr
        WIDTH: 12
      - DEFAULT: 1984
        DESCRIPTION: XOFF to FPG is memory cnt >= this config
        NAME: xon_thr
        WIDTH: 12
      - DEFAULT: 0
        DESCRIPTION: XOFF enable
        NAME: xoff_en
        WIDTH: 1
    NAME: nu_mpg_rx_desc_mem_cfg
  - ATTR: 9
    DESCRIPTION: ' RX desc Fifo Status. '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: desc Memory cnt value.
        NAME: cnt
        WIDTH: 12
    NAME: nu_mpg_rx_desc_fifo_sta
  - ATTR: 5
    DESCRIPTION: ' RX Data Fifo Config. '
    FLDLST:
      - DEFAULT: 1136
        DESCRIPTION: Back pressure to FPG if memory cnt is >= this config value
        NAME: bkpr_thr
        WIDTH: 11
      - DEFAULT: 896
        DESCRIPTION: XOFF to FPG is memory cnt >= this config
        NAME: xoff_thr
        WIDTH: 11
      - DEFAULT: 640
        DESCRIPTION: XOFF to FPG is memory cnt >= this config
        NAME: xon_thr
        WIDTH: 11
      - DEFAULT: 0
        DESCRIPTION: XOFF enable
        NAME: xoff_en
        WIDTH: 1
    NAME: nu_mpg_rx_data_fifo_cfg
  - ATTR: 9
    DESCRIPTION: ' RX Data Fifo Status. '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Data Memory cnt value.
        NAME: cnt
        WIDTH: 11
    NAME: nu_mpg_rx_data_fifo_sta
  - ATTR: 5
    DESCRIPTION: 'Tab buffer block config. '
    FLDLST:
      - DEFAULT: 32
        DESCRIPTION: Max outstanding dn transaction
        NAME: max_tags
        WIDTH: 6
    NAME: nu_mpg_rx_tgb_cfg
  - ATTR: 9
    DESCRIPTION: 'Tab buffer block status. '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' - '
        NAME: num_tags_used
        WIDTH: 6
    NAME: nu_mpg_rx_tgb_sta
  - ATTR: 5
    DESCRIPTION: ' '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Drop Error packets
        NAME: drop_err_pkt
        WIDTH: 1
      - DEFAULT: 31
        DESCRIPTION: GID for DN.
        NAME: dn_gid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: 'LID for DN. '
        NAME: dn_lid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: Update HBM RX Start and end addr.
        NAME: load_hbm_addr
        WIDTH: 1
    NAME: nu_mpg_rx_fsm_cfg
  - ATTR: 9
    DESCRIPTION: ' '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: HW updated desc address plus 1.
        NAME: val
        WIDTH: 11
    NAME: nu_mpg_tx_desc_upd_hw_raddr
  - ATTR: 5
    DESCRIPTION: ' '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: SW updated desc address plus 1.
        NAME: val
        WIDTH: 11
    NAME: nu_mpg_tx_desc_upd_sw_waddr
  - ATTR: 5
    DESCRIPTION: ' TX Data Fifo Config. '
    FLDLST:
      - DEFAULT: 1024
        DESCRIPTION: Back pressure to TX FSM if memory cnt is >= this config value
        NAME: bkpr_thr
        WIDTH: 11
    NAME: nu_mpg_tx_data_fifo_cfg
  - ATTR: 9
    DESCRIPTION: ' TX Data Fifo Status. '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Data Memory cnt value.
        NAME: cnt
        WIDTH: 11
    NAME: nu_mpg_tx_data_fifo_sta
  - ATTR: 5
    DESCRIPTION: 'Tab buffer block config. '
    FLDLST:
      - DEFAULT: 32
        DESCRIPTION: Max outstanding dn transaction
        NAME: max_tags
        WIDTH: 6
    NAME: nu_mpg_tx_tgb_cfg
  - ATTR: 9
    DESCRIPTION: 'Tab buffer block status. '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' - '
        NAME: num_tags_used
        WIDTH: 6
    NAME: nu_mpg_tx_tgb_sta
  - ATTR: 5
    DESCRIPTION: ' '
    FLDLST:
      - DEFAULT: 31
        DESCRIPTION: GID for DN.
        NAME: dn_gid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: 'LID for DN. '
        NAME: dn_lid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: Update HBM TX Start and end addr.
        NAME: load_hbm_addr
        WIDTH: 1
    NAME: nu_mpg_tx_fsm_cfg
  - ATTR: 5
    DESCRIPTION: ' '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: HBM Start address for RX Buffer.
        NAME: val
        WIDTH: 48
    NAME: nu_mpg_hbm_rx_buf_start_addr_cfg
  - ATTR: 5
    DESCRIPTION: ' '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: HBM End address for RX Buffer.
        NAME: val
        WIDTH: 48
    NAME: nu_mpg_hbm_rx_buf_end_addr_cfg
  - ATTR: 9
    DESCRIPTION: ' '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Curr addr used by HW
        NAME: val
        WIDTH: 48
    NAME: nu_mpg_hbm_rx_buf_curr_addr_sta
  - ATTR: 5
    DESCRIPTION: ' '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: HBM Start address for TX Buffer.
        NAME: val
        WIDTH: 48
    NAME: nu_mpg_hbm_tx_buf_start_addr_cfg
  - ATTR: 5
    DESCRIPTION: ' '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: HBM End address for TX Buffer.
        NAME: val
        WIDTH: 48
    NAME: nu_mpg_hbm_tx_buf_end_addr_cfg
  - ATTR: 9
    DESCRIPTION: ' '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Curr addr used by HW
        NAME: val
        WIDTH: 48
    NAME: nu_mpg_hbm_tx_buf_curr_addr_sta
  - ATTR: 5
    DESCRIPTION: MPG core FLA slave id
    FLDLST:
      - DEFAULT: 10
        DESCRIPTION: .
        NAME: val
        WIDTH: 8
    NAME: nu_mpg_fla_slave_id
  - ATTR: 5
    DESCRIPTION: Config register for memory error injection
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Inject error into tx_desc memory
        NAME: tx_desc
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into tx_data memory
        NAME: tx_data
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into rx_desc memory
        NAME: rx_desc
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into rx_data memory
        NAME: rx_data
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: 'Type of error to be injected applied to all memories.  0 - Uncorrectable error. 1 - Correctable error '
        NAME: err_type
        WIDTH: 1
    NAME: nu_mpg_sram_err_inj_cfg
  - ATTR: 9
    DESCRIPTION: 'SRAM bit vector that has correctable error. Set when first error is detected. Reset when corresponding interrupt status bit is cleared. '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: tx_desc Memory Single Bit ECC Error
        NAME: tx_desc
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: tx_data Memory Single Bit ECC Error
        NAME: tx_data
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: rx_desc Memory Single Bit ECC Error
        NAME: rx_desc
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: rx_data Memory Single Bit ECC Error
        NAME: rx_data
        WIDTH: 1
    NAME: nu_mpg_sram_log_cerr_vec
  - ATTR: 9
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Syndrome related to error detected while reading data from SRAM '
        NAME: val
        WIDTH: 16
    NAME: nu_mpg_sram_log_cerr_syndrome
  - ATTR: 9
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' address related to error detected while reading data from SRAM '
        NAME: val
        WIDTH: 16
    NAME: nu_mpg_sram_log_cerr_addr
  - ATTR: 9
    DESCRIPTION: 'SRAM bit vector that has uncorrectable error. Set when first error is detected. Reset when corresponding interrupt status bit is cleared. '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: tx_desc Memory Double Bit ECC Error
        NAME: tx_desc
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: tx_data Memory Double Bit ECC Error
        NAME: tx_data
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: rx_desc Memory Double Bit ECC Error
        NAME: rx_desc
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: rx_data Memory Double Bit ECC Error
        NAME: rx_data
        WIDTH: 1
    NAME: nu_mpg_sram_log_uerr_vec
  - ATTR: 9
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Syndrome related to error detected while reading data from SRAM '
        NAME: val
        WIDTH: 16
    NAME: nu_mpg_sram_log_uerr_syndrome
  - ATTR: 9
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' address related to error detected while reading data from SRAM '
        NAME: val
        WIDTH: 16
    NAME: nu_mpg_sram_log_uerr_addr
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: 'RX Data Memory '
    ENTRIES: 1152
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: .
        NAME: val
        WIDTH: 128
    NAME: nu_mpg_rx_data_mem
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: 'RX Desc Memory '
    ENTRIES: 2048
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: .
        NAME: val
        WIDTH: 16
    NAME: nu_mpg_rx_desc_mem
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: 'TX Data Memory '
    ENTRIES: 1152
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: .
        NAME: val
        WIDTH: 128
    NAME: nu_mpg_tx_data_mem
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: 'TX Desc Memory '
    ENTRIES: 2048
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: .
        NAME: val
        WIDTH: 16
    NAME: nu_mpg_tx_desc_mem
XASIZE: 0
