
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003823                       # Number of seconds simulated
sim_ticks                                  3822890451                       # Number of ticks simulated
final_tick                               533394234705                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 309922                       # Simulator instruction rate (inst/s)
host_op_rate                                   401352                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 299147                       # Simulator tick rate (ticks/s)
host_mem_usage                               16927352                       # Number of bytes of host memory used
host_seconds                                 12779.31                       # Real time elapsed on the host
sim_insts                                  3960582996                       # Number of instructions simulated
sim_ops                                    5129004504                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       404224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       279680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       422656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       247168                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1376128                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           22400                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       323712                       # Number of bytes written to this memory
system.physmem.bytes_written::total            323712                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3158                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2185                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3302                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1931                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 10751                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2529                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2529                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1506713                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    105737793                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1473231                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     73159303                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1439748                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data    110559276                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1439748                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     64654743                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               359970556                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1506713                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1473231                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1439748                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1439748                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5859441                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          84677289                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               84677289                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          84677289                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1506713                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    105737793                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1473231                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     73159303                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1439748                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data    110559276                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1439748                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     64654743                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              444647845                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 9167604                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3085432                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2533476                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206502                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1258203                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1195414                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299432                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8843                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3318928                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16790984                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3085432                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1494846                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3597652                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039095                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        966378                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1632558                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92213                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8712397                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.365096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.298023                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5114745     58.71%     58.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354839      4.07%     62.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          337591      3.87%     66.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316121      3.63%     70.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260960      3.00%     73.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188173      2.16%     75.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134217      1.54%     76.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          208744      2.40%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1797007     20.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8712397                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.336558                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.831556                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3474304                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       932397                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3437527                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        42588                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825578                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496745                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3876                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19964705                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10439                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825578                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3657299                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         538348                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       110211                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3290192                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       290766                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19364927                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          119                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        158659                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81583                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26848476                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90202266                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90202266                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795125                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10053306                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3603                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1874                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           709362                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1900645                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1013997                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23943                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       413957                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18051124                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3487                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14604410                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23655                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5718093                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17486980                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          233                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8712397                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.676279                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.835949                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3228586     37.06%     37.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1715745     19.69%     56.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1357097     15.58%     72.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       815719      9.36%     81.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       834427      9.58%     91.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       381300      4.38%     95.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       242884      2.79%     98.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67310      0.77%     99.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69329      0.80%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8712397                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63492     58.64%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20482     18.92%     77.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24304     22.45%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12011415     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200604      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1542963     10.57%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847834      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14604410                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.593045                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             108278                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007414                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38053147                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23772932                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14235375                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14712688                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45679                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       668283                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          403                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          237                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232026                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           67                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825578                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         448060                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14667                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18054612                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        85973                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1900645                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1013997                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1865                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9938                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1434                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          237                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121886                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116729                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238615                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14365519                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465778                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       238888                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2300412                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2019015                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834634                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.566987                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14245851                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14235375                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9203599                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24902310                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.552791                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369588                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5816208                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3254                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205637                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7886819                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.551854                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.101316                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3297038     41.80%     41.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049472     25.99%     67.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849470     10.77%     78.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431896      5.48%     84.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449114      5.69%     89.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226141      2.87%     92.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155862      1.98%     94.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89850      1.14%     95.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       337976      4.29%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7886819                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014331                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232360                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       337976                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25604086                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36936923                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4625                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 455207                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.916760                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.916760                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.090798                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.090798                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64935257                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19477219                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18727992                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3248                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 9167604                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3123366                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2721158                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       205090                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1575854                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1512607                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          220445                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6253                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3810952                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17331295                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3123366                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1733052                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3675626                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         951826                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        423178                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1873954                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        98447                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8655220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.310597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.289343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4979594     57.53%     57.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          656539      7.59%     65.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          325256      3.76%     68.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          241017      2.78%     71.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          199998      2.31%     73.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          173181      2.00%     75.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           59494      0.69%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          215366      2.49%     79.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1804775     20.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8655220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.340696                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.890493                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3946489                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       396892                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3551624                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17847                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        742364                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       345463                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3114                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19397898                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4711                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        742364                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4111654                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         193085                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        46495                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3402856                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       158762                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18788088                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         78705                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        66197                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24908492                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85573169                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85573169                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16390123                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8518293                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2354                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1248                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           403232                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2863287                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       654129                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8236                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       204889                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17683583                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2362                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15088137                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19808                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5066230                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13826218                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          114                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8655220                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.743241                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.858767                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3108021     35.91%     35.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1844317     21.31%     57.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       929676     10.74%     67.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1088217     12.57%     80.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       818126      9.45%     89.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       524257      6.06%     96.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       224133      2.59%     98.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66554      0.77%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51919      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8655220                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          64228     73.01%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13740     15.62%     88.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10000     11.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11852596     78.56%     78.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       120621      0.80%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1101      0.01%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2570485     17.04%     96.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       543334      3.60%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15088137                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.645810                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              87968                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005830                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38939267                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22752298                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14570311                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15176105                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24500                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       796063                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           88                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          128                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       170088                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        742364                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         123262                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8035                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17685945                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        69033                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2863287                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       654129                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1242                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4257                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           48                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          128                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       104043                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120630                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       224673                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14763124                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2459437                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       325010                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2988397                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2211876                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            528960                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.610358                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14597336                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14570311                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8778830                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21678184                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.589326                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404962                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10983051                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12495901                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5190132                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2248                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       203169                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7912856                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.579190                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.292942                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3699753     46.76%     46.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1686819     21.32%     68.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       915475     11.57%     79.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       334219      4.22%     83.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       287418      3.63%     87.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       127494      1.61%     89.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       311067      3.93%     93.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        82957      1.05%     94.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       467654      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7912856                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10983051                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12495901                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2551261                       # Number of memory references committed
system.switch_cpus1.commit.loads              2067220                       # Number of loads committed
system.switch_cpus1.commit.membars               1118                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1954176                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10913747                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       170211                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       467654                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25131131                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36115456                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4184                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 512384                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10983051                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12495901                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10983051                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.834705                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.834705                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.198029                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.198029                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68333561                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19139827                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19982531                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2244                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 9167604                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3076065                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2496718                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       209641                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1267671                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1208667                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          327192                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9043                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3221211                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16960074                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3076065                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1535859                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3581499                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1103849                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        766648                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1584519                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        95440                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8458743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.472735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.310115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4877244     57.66%     57.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          225512      2.67%     60.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          255104      3.02%     63.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          465875      5.51%     68.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          208418      2.46%     71.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          321112      3.80%     75.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          176106      2.08%     77.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          147959      1.75%     78.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1781413     21.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8458743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.335536                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.850001                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3400212                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       719428                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3416722                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        35047                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        887331                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       522258                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2780                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20187961                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4731                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        887331                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3585652                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         155034                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       307956                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3262112                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       260651                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19401733                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         4585                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        140061                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        75808                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1075                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27172096                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     90383854                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     90383854                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16702217                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10469799                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4077                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2452                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           669624                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1813414                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       925060                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        13339                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       350484                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18228396                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4090                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14666182                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29019                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6161308                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18474617                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          789                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8458743                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.733849                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.914374                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3080250     36.41%     36.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1740602     20.58%     56.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1224232     14.47%     71.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       831295      9.83%     81.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       681775      8.06%     89.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       375862      4.44%     93.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       368522      4.36%     98.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        83951      0.99%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        72254      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8458743                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         106149     76.97%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             2      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     76.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15181     11.01%     87.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16573     12.02%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12231532     83.40%     83.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       207538      1.42%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1616      0.01%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1462179      9.97%     94.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       763317      5.20%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14666182                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.599784                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             137905                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009403                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     37958026                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24393950                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14243703                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14804087                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        28875                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       711625                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          240                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          168                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       234590                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        887331                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          61069                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8734                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18232489                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        63304                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1813414                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       925060                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2444                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6331                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          168                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       123442                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       120810                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       244252                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14391237                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1363538                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       274940                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2099389                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2037895                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            735851                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.569793                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14254834                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14243703                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9326524                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26174439                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.553700                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356322                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9789671                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12023677                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6208865                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3301                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       212351                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7571411                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.588036                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.148142                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3109590     41.07%     41.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2006001     26.49%     67.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       821524     10.85%     78.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       410566      5.42%     83.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       422032      5.57%     89.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       166778      2.20%     91.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       182550      2.41%     94.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        93348      1.23%     95.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       359022      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7571411                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9789671                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12023677                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1792256                       # Number of memory references committed
system.switch_cpus2.commit.loads              1101786                       # Number of loads committed
system.switch_cpus2.commit.membars               1642                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1728635                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10832377                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       244646                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       359022                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25444762                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           37353286                       # The number of ROB writes
system.switch_cpus2.timesIdled                   5394                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 708861                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9789671                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12023677                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9789671                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.936457                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.936457                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.067855                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.067855                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        64693920                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19694220                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18676169                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3292                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 9167604                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3164159                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2575464                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       212077                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1306856                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1223294                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          334471                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9434                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3155793                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17476722                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3164159                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1557765                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3845070                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1140685                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        813954                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1545545                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        90334                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8739440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.473699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.295269                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4894370     56.00%     56.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          337765      3.86%     59.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          272328      3.12%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          660040      7.55%     70.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          174974      2.00%     72.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          239167      2.74%     75.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          164682      1.88%     77.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           96529      1.10%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1899585     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8739440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.345146                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.906357                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3293944                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       800132                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3697527                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23537                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        924298                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       538634                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          316                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20929706                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1625                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        924298                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3535385                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         111386                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       339928                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3474767                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       353671                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20189889                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          290                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        141009                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       115425                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     28233167                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     94263510                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     94263510                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17334063                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10899043                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4308                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2614                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           991761                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1895720                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       986965                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19697                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       325751                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19067059                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4319                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15128830                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        31135                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6556530                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     20191798                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          866                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8739440                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.731098                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.893963                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3158911     36.15%     36.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1839493     21.05%     57.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1190518     13.62%     70.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       888257     10.16%     80.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       773024      8.85%     89.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       401948      4.60%     94.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       344248      3.94%     98.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        68122      0.78%     99.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74919      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8739440                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          89505     69.56%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19610     15.24%     84.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19565     15.20%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12574386     83.12%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       211227      1.40%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1690      0.01%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1510802      9.99%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       830725      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15128830                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.650249                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             128682                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008506                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39156916                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25628098                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14742012                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15257512                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        58076                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       747456                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          361                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          195                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       250688                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           33                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        924298                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          61059                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8351                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19071382                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        42829                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1895720                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       986965                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2597                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6747                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          195                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       127930                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       121251                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       249181                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14890167                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1416246                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       238662                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2225603                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2098138                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            809357                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.624216                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14752138                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14742012                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9586293                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27233107                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.608055                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.352009                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10158052                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12485379                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6586152                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3453                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       215617                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7815142                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.597588                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.136673                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3130195     40.05%     40.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2120810     27.14%     67.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       855614     10.95%     78.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       493713      6.32%     84.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       392713      5.03%     89.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       164252      2.10%     91.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       193545      2.48%     94.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        95580      1.22%     95.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       368720      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7815142                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10158052                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12485379                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1884538                       # Number of memory references committed
system.switch_cpus3.commit.loads              1148261                       # Number of loads committed
system.switch_cpus3.commit.membars               1716                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1790917                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11253271                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       254576                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       368720                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26517784                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           39068030                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3633                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 428164                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10158052                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12485379                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10158052                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.902496                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.902496                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.108038                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.108038                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66992288                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20356102                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19306003                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3448                       # number of misc regfile writes
system.l20.replacements                          3203                       # number of replacements
system.l20.tagsinuse                      2047.134506                       # Cycle average of tags in use
system.l20.total_refs                          311714                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5251                       # Sample count of references to valid blocks.
system.l20.avg_refs                         59.362788                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            7.385829                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    20.697815                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1109.265012                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           909.785850                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.003606                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.010106                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.541633                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.444231                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999577                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         7224                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   7225                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1172                       # number of Writeback hits
system.l20.Writeback_hits::total                 1172                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         7272                       # number of demand (read+write) hits
system.l20.demand_hits::total                    7273                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         7272                       # number of overall hits
system.l20.overall_hits::total                   7273                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3158                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3203                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3158                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3203                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3158                       # number of overall misses
system.l20.overall_misses::total                 3203                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     13025738                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    519802844                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      532828582                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     13025738                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    519802844                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       532828582                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     13025738                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    519802844                       # number of overall miss cycles
system.l20.overall_miss_latency::total      532828582                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10382                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10428                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1172                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1172                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10430                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10476                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10430                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10476                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.304180                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.307154                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.302780                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.305746                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.302780                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.305746                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 289460.844444                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 164598.747308                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 166352.975960                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 289460.844444                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 164598.747308                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 166352.975960                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 289460.844444                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 164598.747308                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 166352.975960                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 594                       # number of writebacks
system.l20.writebacks::total                      594                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3158                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3203                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3158                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3203                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3158                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3203                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     12511051                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    483866890                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    496377941                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     12511051                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    483866890                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    496377941                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     12511051                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    483866890                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    496377941                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.304180                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.307154                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.302780                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.305746                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.302780                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.305746                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 278023.355556                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 153219.407853                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 154972.819544                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 278023.355556                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 153219.407853                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 154972.819544                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 278023.355556                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 153219.407853                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 154972.819544                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2229                       # number of replacements
system.l21.tagsinuse                      2047.535424                       # Cycle average of tags in use
system.l21.total_refs                           93626                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4277                       # Sample count of references to valid blocks.
system.l21.avg_refs                         21.890578                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           34.317159                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    28.441142                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1029.084120                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           955.693003                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.016756                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.013887                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.502482                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.466647                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999773                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3570                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3573                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             852                       # number of Writeback hits
system.l21.Writeback_hits::total                  852                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           24                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3594                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3597                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3594                       # number of overall hits
system.l21.overall_hits::total                   3597                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2185                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2229                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2185                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2229                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2185                       # number of overall misses
system.l21.overall_misses::total                 2229                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     12011683                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    302470988                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      314482671                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     12011683                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    302470988                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       314482671                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     12011683                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    302470988                       # number of overall miss cycles
system.l21.overall_miss_latency::total      314482671                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           47                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5755                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5802                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          852                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              852                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           24                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           47                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5779                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5826                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           47                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5779                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5826                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.936170                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.379670                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.384178                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.936170                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.378093                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.382595                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.936170                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.378093                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.382595                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 272992.795455                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 138430.658124                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 141086.886945                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 272992.795455                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 138430.658124                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 141086.886945                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 272992.795455                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 138430.658124                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 141086.886945                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 329                       # number of writebacks
system.l21.writebacks::total                      329                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2185                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2229                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2185                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2229                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2185                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2229                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     11498327                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    276504001                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    288002328                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     11498327                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    276504001                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    288002328                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     11498327                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    276504001                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    288002328                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.936170                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.379670                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.384178                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.936170                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.378093                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.382595                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.936170                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.378093                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.382595                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 261325.613636                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 126546.453547                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 129206.966353                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 261325.613636                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 126546.453547                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 129206.966353                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 261325.613636                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 126546.453547                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 129206.966353                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3345                       # number of replacements
system.l22.tagsinuse                      2046.602495                       # Cycle average of tags in use
system.l22.total_refs                          130278                       # Total number of references to valid blocks.
system.l22.sampled_refs                          5388                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.179287                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           11.121364                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    28.917916                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   912.151450                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1094.411765                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.005430                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.014120                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.445386                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.534381                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999318                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            4                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         4076                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   4080                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             953                       # number of Writeback hits
system.l22.Writeback_hits::total                  953                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           61                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   61                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            4                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         4137                       # number of demand (read+write) hits
system.l22.demand_hits::total                    4141                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            4                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         4137                       # number of overall hits
system.l22.overall_hits::total                   4141                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3302                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3345                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3302                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3345                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3302                       # number of overall misses
system.l22.overall_misses::total                 3345                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     13671308                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    568064001                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      581735309                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     13671308                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    568064001                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       581735309                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     13671308                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    568064001                       # number of overall miss cycles
system.l22.overall_miss_latency::total      581735309                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           47                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         7378                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               7425                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          953                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              953                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           61                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               61                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           47                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         7439                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                7486                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           47                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         7439                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               7486                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.914894                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.447547                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.450505                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.914894                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.443877                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.446834                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.914894                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.443877                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.446834                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 317937.395349                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 172036.341914                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 173911.901046                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 317937.395349                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 172036.341914                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 173911.901046                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 317937.395349                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 172036.341914                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 173911.901046                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 502                       # number of writebacks
system.l22.writebacks::total                      502                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3302                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3345                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3302                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3345                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3302                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3345                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     13182202                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    530461390                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    543643592                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     13182202                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    530461390                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    543643592                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     13182202                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    530461390                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    543643592                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.914894                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.447547                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.450505                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.914894                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.443877                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.446834                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.914894                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.443877                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.446834                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 306562.837209                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 160648.513022                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 162524.242750                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 306562.837209                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 160648.513022                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 162524.242750                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 306562.837209                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 160648.513022                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 162524.242750                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1978                       # number of replacements
system.l23.tagsinuse                      2046.409984                       # Cycle average of tags in use
system.l23.total_refs                          185236                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4026                       # Sample count of references to valid blocks.
system.l23.avg_refs                         46.009935                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           36.596665                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    28.094399                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   889.708000                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1092.010921                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.017869                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.013718                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.434428                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.533208                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999224                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         3687                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3688                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2088                       # number of Writeback hits
system.l23.Writeback_hits::total                 2088                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3739                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3740                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3739                       # number of overall hits
system.l23.overall_hits::total                   3740                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           43                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1929                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1972                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           43                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1931                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1974                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           43                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1931                       # number of overall misses
system.l23.overall_misses::total                 1974                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     11407720                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    286465497                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      297873217                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       303452                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       303452                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     11407720                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    286768949                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       298176669                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     11407720                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    286768949                       # number of overall miss cycles
system.l23.overall_miss_latency::total      298176669                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           44                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5616                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5660                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2088                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2088                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           54                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               54                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           44                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5670                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5714                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           44                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5670                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5714                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.977273                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.343483                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.348410                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.037037                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.037037                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.977273                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.340564                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.345467                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.977273                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.340564                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.345467                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 265295.813953                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 148504.664075                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 151051.327079                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       151726                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       151726                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 265295.813953                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 148508.000518                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 151052.010638                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 265295.813953                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 148508.000518                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 151052.010638                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1104                       # number of writebacks
system.l23.writebacks::total                     1104                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1929                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1972                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1931                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1974                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1931                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1974                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     10916843                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    264401923                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    275318766                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       280792                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       280792                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     10916843                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    264682715                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    275599558                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     10916843                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    264682715                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    275599558                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.343483                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.348410                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.037037                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.977273                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.340564                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.345467                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.977273                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.340564                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.345467                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 253880.069767                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 137066.834111                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 139613.978702                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       140396                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       140396                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 253880.069767                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 137070.282237                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 139614.771023                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 253880.069767                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 137070.282237                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 139614.771023                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               578.659494                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641178                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   587                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1706373.386712                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.881066                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   536.778428                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067117                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860222                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.927339                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1632484                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1632484                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1632484                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1632484                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1632484                       # number of overall hits
system.cpu0.icache.overall_hits::total        1632484                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           74                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           74                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           74                       # number of overall misses
system.cpu0.icache.overall_misses::total           74                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     19663057                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     19663057                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     19663057                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     19663057                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     19663057                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     19663057                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1632558                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1632558                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1632558                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1632558                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1632558                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1632558                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 265716.986486                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 265716.986486                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 265716.986486                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 265716.986486                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 265716.986486                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 265716.986486                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           28                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           28                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           28                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     13133908                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     13133908                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     13133908                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     13133908                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     13133908                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     13133908                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 285519.739130                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 285519.739130                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 285519.739130                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 285519.739130                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 285519.739130                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 285519.739130                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10430                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174374014                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10686                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16317.987460                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.375679                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.624321                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899905                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100095                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1129250                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1129250                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778481                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778481                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1753                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1753                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1624                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1624                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1907731                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1907731                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1907731                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1907731                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37253                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37253                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          164                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          164                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37417                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37417                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37417                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37417                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2423971622                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2423971622                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4834528                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4834528                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2428806150                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2428806150                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2428806150                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2428806150                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166503                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166503                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1945148                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1945148                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1945148                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1945148                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031936                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031936                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000211                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000211                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019236                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019236                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019236                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019236                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 65067.823316                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65067.823316                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29478.829268                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29478.829268                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 64911.835529                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 64911.835529                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 64911.835529                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 64911.835529                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1172                       # number of writebacks
system.cpu0.dcache.writebacks::total             1172                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26871                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26871                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          116                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26987                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26987                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26987                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26987                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10382                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10382                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10430                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10430                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10430                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10430                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    584207147                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    584207147                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       866655                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       866655                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    585073802                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    585073802                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    585073802                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    585073802                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008900                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008900                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005362                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005362                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005362                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005362                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56271.156521                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 56271.156521                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 18055.312500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 18055.312500                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 56095.283030                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 56095.283030                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 56095.283030                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 56095.283030                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     4                       # number of replacements
system.cpu1.icache.tagsinuse               558.046864                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913315204                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   565                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1616487.086726                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.705885                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   515.340980                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.068439                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.825867                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.894306                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1873895                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1873895                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1873895                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1873895                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1873895                       # number of overall hits
system.cpu1.icache.overall_hits::total        1873895                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           59                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           59                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           59                       # number of overall misses
system.cpu1.icache.overall_misses::total           59                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     14561727                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     14561727                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     14561727                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     14561727                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     14561727                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     14561727                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1873954                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1873954                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1873954                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1873954                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1873954                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1873954                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 246808.932203                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 246808.932203                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 246808.932203                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 246808.932203                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 246808.932203                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 246808.932203                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           47                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           47                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     12219423                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     12219423                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     12219423                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     12219423                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     12219423                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     12219423                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 259987.723404                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 259987.723404                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 259987.723404                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 259987.723404                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 259987.723404                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 259987.723404                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5779                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206930039                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6035                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34288.324606                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   204.559000                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    51.441000                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.799059                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.200941                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2237579                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2237579                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       481658                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        481658                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1214                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1214                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1122                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1122                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2719237                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2719237                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2719237                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2719237                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        19193                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        19193                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           72                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        19265                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         19265                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        19265                       # number of overall misses
system.cpu1.dcache.overall_misses::total        19265                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1806828957                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1806828957                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2280125                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2280125                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1809109082                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1809109082                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1809109082                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1809109082                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2256772                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2256772                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       481730                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       481730                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1214                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1214                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1122                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1122                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2738502                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2738502                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2738502                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2738502                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008505                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008505                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000149                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000149                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007035                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007035                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007035                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007035                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 94139.996718                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 94139.996718                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 31668.402778                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31668.402778                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 93906.518661                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93906.518661                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 93906.518661                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93906.518661                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          852                       # number of writebacks
system.cpu1.dcache.writebacks::total              852                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13438                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13438                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13486                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13486                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13486                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13486                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5755                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5755                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5779                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5779                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5779                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5779                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    332111456                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    332111456                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       501379                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       501379                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    332612835                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    332612835                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    332612835                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    332612835                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002110                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002110                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002110                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002110                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 57708.332928                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 57708.332928                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 20890.791667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 20890.791667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 57555.430870                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 57555.430870                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 57555.430870                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 57555.430870                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               513.677902                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006628704                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1939554.342967                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    41.677902                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          472                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.066792                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.756410                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.823202                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1584458                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1584458                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1584458                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1584458                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1584458                       # number of overall hits
system.cpu2.icache.overall_hits::total        1584458                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           61                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           61                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           61                       # number of overall misses
system.cpu2.icache.overall_misses::total           61                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     21767950                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     21767950                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     21767950                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     21767950                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     21767950                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     21767950                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1584519                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1584519                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1584519                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1584519                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1584519                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1584519                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 356851.639344                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 356851.639344                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 356851.639344                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 356851.639344                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 356851.639344                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 356851.639344                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           14                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           14                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           47                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           47                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           47                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     13944968                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     13944968                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     13944968                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     13944968                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     13944968                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     13944968                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 296701.446809                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 296701.446809                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 296701.446809                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 296701.446809                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 296701.446809                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 296701.446809                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7439                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165308634                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7695                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              21482.603509                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.894668                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.105332                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.886307                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.113693                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1062217                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1062217                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       686874                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        686874                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2379                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2379                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1646                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1646                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1749091                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1749091                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1749091                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1749091                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        15005                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        15005                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          230                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          230                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        15235                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         15235                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        15235                       # number of overall misses
system.cpu2.dcache.overall_misses::total        15235                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1367706411                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1367706411                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8818777                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8818777                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1376525188                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1376525188                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1376525188                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1376525188                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1077222                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1077222                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       687104                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       687104                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2379                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2379                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1646                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1646                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1764326                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1764326                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1764326                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1764326                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.013929                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.013929                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000335                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000335                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008635                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008635                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008635                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008635                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 91150.044052                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 91150.044052                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 38342.508696                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 38342.508696                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 90352.818379                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 90352.818379                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 90352.818379                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 90352.818379                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          953                       # number of writebacks
system.cpu2.dcache.writebacks::total              953                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         7627                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         7627                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          169                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          169                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7796                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7796                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7796                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7796                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7378                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7378                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           61                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           61                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7439                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7439                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7439                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7439                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    604809087                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    604809087                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1544026                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1544026                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    606353113                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    606353113                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    606353113                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    606353113                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006849                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006849                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000089                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004216                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004216                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004216                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004216                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 81974.666170                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 81974.666170                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 25311.901639                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 25311.901639                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 81510.029977                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 81510.029977                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 81510.029977                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 81510.029977                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               513.305296                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004762145                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1939695.260618                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.305296                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.062989                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.822605                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1545481                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1545481                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1545481                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1545481                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1545481                       # number of overall hits
system.cpu3.icache.overall_hits::total        1545481                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           64                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           64                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           64                       # number of overall misses
system.cpu3.icache.overall_misses::total           64                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     16442053                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     16442053                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     16442053                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     16442053                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     16442053                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     16442053                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1545545                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1545545                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1545545                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1545545                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1545545                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1545545                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 256907.078125                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 256907.078125                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 256907.078125                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 256907.078125                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 256907.078125                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 256907.078125                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           20                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           20                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           20                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     11491615                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     11491615                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     11491615                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     11491615                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     11491615                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     11491615                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 261173.068182                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 261173.068182                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 261173.068182                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 261173.068182                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 261173.068182                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 261173.068182                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5670                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158224543                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5926                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26700.057881                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.796899                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.203101                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.882019                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.117981                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1075154                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1075154                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       732091                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        732091                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1973                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1973                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1724                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1724                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1807245                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1807245                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1807245                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1807245                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14127                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14127                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          563                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          563                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14690                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14690                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14690                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14690                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1166423751                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1166423751                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     61717753                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     61717753                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1228141504                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1228141504                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1228141504                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1228141504                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1089281                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1089281                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       732654                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       732654                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1973                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1973                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1724                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1724                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1821935                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1821935                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1821935                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1821935                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012969                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012969                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000768                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000768                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008063                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008063                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008063                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008063                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 82566.981737                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 82566.981737                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 109623.007105                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 109623.007105                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 83603.914500                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 83603.914500                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 83603.914500                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 83603.914500                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       132722                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        66361                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2088                       # number of writebacks
system.cpu3.dcache.writebacks::total             2088                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8511                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8511                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          509                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          509                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9020                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9020                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9020                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9020                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5616                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5616                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           54                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           54                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5670                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5670                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5670                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5670                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    320332733                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    320332733                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1419512                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1419512                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    321752245                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    321752245                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    321752245                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    321752245                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005156                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005156                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003112                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003112                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003112                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003112                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 57039.304309                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 57039.304309                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 26287.259259                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 26287.259259                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 56746.427690                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 56746.427690                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 56746.427690                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 56746.427690                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
