Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date              : Thu Sep 05 20:51:00 2019
| Host              : Ahrfry running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file ./report/example_timing_routed.rpt
| Design            : example
| Device            : xcku060-ffva1156
| Speed File        : -1L  PRODUCTION 1.21 05-25-2016
| Temperature Grade : I
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 615 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 617 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.581        0.000                      0                 3078        0.035        0.000                      0                 3078        1.622        0.000                       0                  1975  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.300}        4.600           217.391         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.581        0.000                      0                 3078        0.035        0.000                      0                 3078        1.622        0.000                       0                  1975  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.622ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 example_Block_codeRepl951_proc_U0/merger_host_1_V_id_V_merger_host_1_V_id_V_fifo_U/internal_full_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            example_Block_codeRepl951_proc_U0/merger_host_1_V_data_V_merger_host_1_V_data_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_host_1_V_data_V_ram/SRL_SIG_reg[16][126]_srl17/CE
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.600ns  (ap_clk rise@4.600ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.616ns (18.155%)  route 2.777ns (81.845%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.426ns = ( 8.026 - 4.600 ) 
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.794ns (routing 2.355ns, distribution 1.439ns)
  Clock Net Delay (Destination): 3.426ns (routing 2.169ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
    X4Y2 (CLOCK_ROOT)    net (fo=1974, unset)         3.794     3.794    example_Block_codeRepl951_proc_U0/merger_host_1_V_id_V_merger_host_1_V_id_V_fifo_U/ap_clk
    SLICE_X105Y172       FDRE                                         r  example_Block_codeRepl951_proc_U0/merger_host_1_V_id_V_merger_host_1_V_id_V_fifo_U/internal_full_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y172       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     3.932 r  example_Block_codeRepl951_proc_U0/merger_host_1_V_id_V_merger_host_1_V_id_V_fifo_U/internal_full_n_reg/Q
                         net (fo=7, routed)           0.549     4.481    example_Block_codeRepl951_proc_U0/merger_host_1_V_data_V_merger_host_1_V_data_V_fifo_U/merger_host_1_V_id_V_full_n
    SLICE_X107Y169       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.089     4.570 r  example_Block_codeRepl951_proc_U0/merger_host_1_V_data_V_merger_host_1_V_data_V_fifo_U/prt_cx2sbu_TREADY_INST_0_i_6/O
                         net (fo=4, routed)           0.432     5.002    example_Block_codeRepl951_proc_U0/merger_network_1_V_id_V_merger_network_1_V_id_V_fifo_U/internal_full_n_reg_1
    SLICE_X110Y166       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.223     5.225 f  example_Block_codeRepl951_proc_U0/merger_network_1_V_id_V_merger_network_1_V_id_V_fifo_U/prt_cx2sbu_TREADY_INST_0_i_1/O
                         net (fo=32, routed)          0.391     5.616    example_Block_codeRepl951_proc_U0/merger_host_1_V_data_V_merger_host_1_V_data_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_host_1_V_data_V_ram/ap_CS_fsm_reg[1]
    SLICE_X108Y168       LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.166     5.782 r  example_Block_codeRepl951_proc_U0/merger_host_1_V_data_V_merger_host_1_V_data_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_host_1_V_data_V_ram/SRL_SIG_reg[16][0]_srl17_i_1/O
                         net (fo=259, routed)         1.405     7.187    example_Block_codeRepl951_proc_U0/merger_host_1_V_data_V_merger_host_1_V_data_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_host_1_V_data_V_ram/shiftReg_ce
    SLICE_X118Y131       SRLC32E                                      r  example_Block_codeRepl951_proc_U0/merger_host_1_V_data_V_merger_host_1_V_data_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_host_1_V_data_V_ram/SRL_SIG_reg[16][126]_srl17/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.600     4.600 r  
                                                      0.000     4.600 r  ap_clk (IN)
    X4Y2 (CLOCK_ROOT)    net (fo=1974, unset)         3.426     8.026    example_Block_codeRepl951_proc_U0/merger_host_1_V_data_V_merger_host_1_V_data_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_host_1_V_data_V_ram/ap_clk
    SLICE_X118Y131       SRLC32E                                      r  example_Block_codeRepl951_proc_U0/merger_host_1_V_data_V_merger_host_1_V_data_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_host_1_V_data_V_ram/SRL_SIG_reg[16][126]_srl17/CLK
                         clock pessimism              0.270     8.296    
                         clock uncertainty           -0.035     8.260    
    SLICE_X118Y131       SRLC32E (Setup_H6LUT_SLICEM_CLK_CE)
                                                     -0.492     7.768    example_Block_codeRepl951_proc_U0/merger_host_1_V_data_V_merger_host_1_V_data_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_host_1_V_data_V_ram/SRL_SIG_reg[16][126]_srl17
  -------------------------------------------------------------------
                         required time                          7.768    
                         arrival time                          -7.187    
  -------------------------------------------------------------------
                         slack                                  0.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 example_Block_codeRepl951_proc_U0/buff_data_V_reg_1677_reg[140]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            example_Block_codeRepl951_proc_U0/merger_network_0_V_data_V_merger_network_0_V_data_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_network_0_V_data_V_ram/SRL_SIG_reg[16][140]_srl17/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.100ns (42.735%)  route 0.134ns (57.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Net Delay (Source):      1.573ns (routing 1.065ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.818ns (routing 1.188ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
    X4Y2 (CLOCK_ROOT)    net (fo=1974, unset)         1.573     1.573    example_Block_codeRepl951_proc_U0/ap_clk
    SLICE_X115Y137       FDRE                                         r  example_Block_codeRepl951_proc_U0/buff_data_V_reg_1677_reg[140]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y137       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.621 r  example_Block_codeRepl951_proc_U0/buff_data_V_reg_1677_reg[140]/Q
                         net (fo=1, routed)           0.037     1.658    example_Block_codeRepl951_proc_U0/merger_network_1_V_id_V_merger_network_1_V_id_V_fifo_U/buff_data_V_reg_1677_reg[239][140]
    SLICE_X115Y137       LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.052     1.710 r  example_Block_codeRepl951_proc_U0/merger_network_1_V_id_V_merger_network_1_V_id_V_fifo_U/SRL_SIG_reg[16][140]_srl17_i_1__0/O
                         net (fo=1, routed)           0.097     1.807    example_Block_codeRepl951_proc_U0/merger_network_0_V_data_V_merger_network_0_V_data_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_network_0_V_data_V_ram/if_din[140]
    SLICE_X115Y135       SRLC32E                                      r  example_Block_codeRepl951_proc_U0/merger_network_0_V_data_V_merger_network_0_V_data_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_network_0_V_data_V_ram/SRL_SIG_reg[16][140]_srl17/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
    X4Y2 (CLOCK_ROOT)    net (fo=1974, unset)         1.818     1.818    example_Block_codeRepl951_proc_U0/merger_network_0_V_data_V_merger_network_0_V_data_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_network_0_V_data_V_ram/ap_clk
    SLICE_X115Y135       SRLC32E                                      r  example_Block_codeRepl951_proc_U0/merger_network_0_V_data_V_merger_network_0_V_data_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_network_0_V_data_V_ram/SRL_SIG_reg[16][140]_srl17/CLK
                         clock pessimism             -0.203     1.615    
    SLICE_X115Y135       SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.157     1.772    example_Block_codeRepl951_proc_U0/merger_network_0_V_data_V_merger_network_0_V_data_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_network_0_V_data_V_ram/SRL_SIG_reg[16][140]_srl17
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.300 }
Period(ns):         4.600
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     SRLC32E/CLK  n/a            1.356         4.600       3.244      SLICE_X115Y128  example_Block_codeRepl951_proc_U0/merger_host_0_V_data_V_merger_host_0_V_data_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_host_0_V_data_V_ram/SRL_SIG_reg[16][116]_srl17/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.678         2.300       1.622      SLICE_X110Y134  example_Block_codeRepl951_proc_U0/merger_network_0_V_data_V_merger_network_0_V_data_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_network_0_V_data_V_ram/SRL_SIG_reg[16][72]_srl17/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.678         2.300       1.622      SLICE_X115Y128  example_Block_codeRepl951_proc_U0/merger_host_0_V_data_V_merger_host_0_V_data_V_fifo_U/U_FIFO_example_Block_codeRepl951_proc_merger_host_0_V_data_V_ram/SRL_SIG_reg[16][116]_srl17/CLK



