{"vcs1":{"timestamp_begin":1678049349.209502186, "rt":0.39, "ut":0.16, "st":0.10}}
{"vcselab":{"timestamp_begin":1678049349.656458067, "rt":0.39, "ut":0.23, "st":0.09}}
{"link":{"timestamp_begin":1678049350.098093943, "rt":0.17, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678049348.913492676}
{"VCS_COMP_START_TIME": 1678049348.913492676}
{"VCS_COMP_END_TIME": 1678049350.324967385}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338168}}
{"stitch_vcselab": {"peak_mem": 238960}}
