$date
	Sun Oct 23 10:11:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#564714
b100 &
b100 %
1$
b100 !
1"
#564715
0"
#564718
b10 &
b10 %
#564722
b1 &
b1 %
1#
#564726
b0 &
0#
b0 %
0$
#1502293
b1100 !
1"
#1502294
b1100 &
b1100 %
1$
#1502295
0"
#1502298
b110 &
b110 %
#1502302
b11 &
b11 %
#1502306
b1010 &
b1010 %
#1502310
b101 &
b101 %
#1502314
b10000 &
b10000 %
#1502318
b1000 &
b1000 %
#1502322
b100 &
b100 %
#1502326
b10 &
b10 %
#1502330
b1 &
b1 %
1#
#1502334
b0 &
0#
b0 %
0$
#2536485
b10101 !
1"
#2536486
b10101 &
b10101 %
1$
#2536487
0"
#2536490
b1000000 &
b1000000 %
#2536494
b100000 &
b100000 %
#2536498
b10000 &
b10000 %
#2536502
b1000 &
b1000 %
#2536506
b100 &
b100 %
#2536510
b10 &
b10 %
#2536514
b1 &
b1 %
1#
#2536518
b0 &
0#
b0 %
0$
#4500012
