Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2180
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0008425895357504487
power__switching__total,0.00018543166515883058
power__leakage__total,6.264600642680307E-7
power__total,0.0010286476463079453
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2559326989444776
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25509628464964523
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.15389984167108997
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.184392728527481
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.153900
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25907562939377715
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2595058963391394
timing__hold__ws__corner:nom_slow_1p08V_125C,0.7115820356583662
timing__setup__ws__corner:nom_slow_1p08V_125C,11.998431032777226
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.711582
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2562906348577399
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2562233553405448
timing__hold__ws__corner:nom_typ_1p20V_25C,0.36324250191430213
timing__setup__ws__corner:nom_typ_1p20V_25C,13.378294406507505
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.363243
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2559326989444776
clock__skew__worst_setup,0.25509628464964523
timing__hold__ws,0.15389984167108997
timing__setup__ws,11.998431032777226
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.153900
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1292
design__instance__area__stdcell,23082.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.797568
design__instance__utilization__stdcell,0.797568
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,23
design__instance__area__class:inverter,130.637
design__instance__count__class:sequential_cell,176
design__instance__area__class:sequential_cell,8672.83
design__instance__count__class:multi_input_combinational_cell,753
design__instance__area__class:multi_input_combinational_cell,8311.77
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,275
design__instance__area__class:timing_repair_buffer,4724.7
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,32230.7
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,1155.77
design__instance__count__class:clock_inverter,16
design__instance__area__class:clock_inverter,87.0912
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,198
global_route__vias,8538
global_route__wirelength,52214
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1295
route__net__special,2
route__drc_errors__iter:0,317
route__wirelength__iter:0,35066
route__drc_errors__iter:1,89
route__wirelength__iter:1,34738
route__drc_errors__iter:2,73
route__wirelength__iter:2,34649
route__drc_errors__iter:3,1
route__wirelength__iter:3,34670
route__drc_errors__iter:4,0
route__wirelength__iter:4,34670
route__drc_errors,0
route__wirelength,34670
route__vias,7395
route__vias__singlecut,7395
route__vias__multicut,0
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,398.635
design__instance__count__class:fill_cell,888
design__instance__area__class:fill_cell,5858.7
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,20
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,20
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,20
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,20
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19968
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19985
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00032409
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000382608
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000153364
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000382608
design_powergrid__voltage__worst,0.000382608
design_powergrid__voltage__worst__net:VPWR,1.19968
design_powergrid__drop__worst,0.000382608
design_powergrid__drop__worst__net:VPWR,0.00032409
design_powergrid__voltage__worst__net:VGND,0.000382608
design_powergrid__drop__worst__net:VGND,0.000382608
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0001540000000000000027720881146109377368702553212642669677734375
ir__drop__worst,0.0003240000000000000149845413854876596815302036702632904052734375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
