==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.970 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.36 seconds; current allocated memory: 94.147 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.47 seconds. CPU system time: 0.4 seconds. Elapsed time: 4.54 seconds; current allocated memory: 96.549 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 96.549 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 97.802 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 97.058 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_3' (HLS_CISR_spmv_accel.c:70) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_4' (HLS_CISR_spmv_accel.c:87) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_114_5' (HLS_CISR_spmv_accel.c:114) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_2' (HLS_CISR_spmv_accel.c:60) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 117.691 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:62:38)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:78:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 110.808 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_70_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_87_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_5'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:119) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:119).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:119) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:119).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:119) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:119).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:119) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:119).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, loop 'VITIS_LOOP_114_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 111.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 112.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_2' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.970 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.51 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.36 seconds; current allocated memory: 94.147 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.64 seconds. CPU system time: 0.4 seconds. Elapsed time: 4.66 seconds; current allocated memory: 96.549 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.550 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.803 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.058 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_3' (HLS_CISR_spmv_accel.c:70) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_4' (HLS_CISR_spmv_accel.c:87) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_114_5' (HLS_CISR_spmv_accel.c:114) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_2' (HLS_CISR_spmv_accel.c:60) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 117.693 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:62:38)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:78:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 110.815 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_70_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_87_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_5'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:119) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:119).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:119) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:119).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:119) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:119).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:119) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:119).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, loop 'VITIS_LOOP_114_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 111.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 112.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_2' is power-on initialization.
WARNING: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.970 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.56 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.4 seconds; current allocated memory: 94.147 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.01 seconds. CPU system time: 0.45 seconds. Elapsed time: 5.11 seconds; current allocated memory: 96.549 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.549 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.803 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.060 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_3' (HLS_CISR_spmv_accel.c:70) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_4' (HLS_CISR_spmv_accel.c:87) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_114_5' (HLS_CISR_spmv_accel.c:114) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_2' (HLS_CISR_spmv_accel.c:60) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 117.695 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:62:38)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:78:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 110.817 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_70_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_87_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_5'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:120) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:119).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:120) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:119).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:120) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:119).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:120) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:119).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, loop 'VITIS_LOOP_114_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 111.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 112.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_2' is power-on initialization.
WARNING==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.970 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.65 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.44 seconds; current allocated memory: 94.147 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.93 seconds. CPU system time: 0.44 seconds. Elapsed time: 5.12 seconds; current allocated memory: 96.564 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.565 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.818 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.078 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_3' (HLS_CISR_spmv_accel.c:70) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_4' (HLS_CISR_spmv_accel.c:87) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_114_5' (HLS_CISR_spmv_accel.c:114) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_2' (HLS_CISR_spmv_accel.c:60) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 117.730 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:62:38)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:78:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 110.850 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_70_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_87_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_5'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:121) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:120).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:121) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:120).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:121) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:120).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:121) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:120).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, loop 'VITIS_LOOP_114_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 111.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 112.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_2' is power-on initialization.
WARNING==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.970 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: HLS_CISR_spmv_accel.c:114:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.51 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.36 seconds; current allocated memory: 94.197 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.68 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.47 seconds; current allocated memory: 96.643 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 96.644 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 97.898 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.157 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_3' (HLS_CISR_spmv_accel.c:70) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_4' (HLS_CISR_spmv_accel.c:87) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_115_5' (HLS_CISR_spmv_accel.c:115) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_2' (HLS_CISR_spmv_accel.c:60) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 117.808 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:62:38)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:78:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 110.899 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_70_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_87_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_115_5'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_115_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:122) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:121).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_115_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:122) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:121).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_115_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:122) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:121).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_115_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:122) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:121).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, loop 'VITIS_LOOP_115_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 111.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 112.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_1' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.970 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.5 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.36 seconds; current allocated memory: 94.147 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_114_5' (HLS_CISR_spmv_accel.c:114:23) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:114:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:118:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:118:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:118:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:118:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.69 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.6 seconds; current allocated memory: 96.748 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.750 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.010 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.268 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_3' (HLS_CISR_spmv_accel.c:70) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_4' (HLS_CISR_spmv_accel.c:87) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_2' (HLS_CISR_spmv_accel.c:60) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 117.903 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:62:38)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:78:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 111.005 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_70_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_87_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 111.620 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 112.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_0' is power-on initialization.
WARNING: [RTGEN 206-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.970 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 207-5527] unexpected pragma parameter 'type': HLS_CISR_spmv_accel.c:121:44
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.55 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.38 seconds; current allocated memory: 94.196 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.48 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.43 seconds; current allocated memory: 96.642 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.643 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.897 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.154 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_3' (HLS_CISR_spmv_accel.c:70) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_4' (HLS_CISR_spmv_accel.c:87) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_114_5' (HLS_CISR_spmv_accel.c:114) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_2' (HLS_CISR_spmv_accel.c:60) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 117.805 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:62:38)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:78:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 110.895 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_70_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_87_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_5'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:123) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:123).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:123) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:123).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:123) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:123).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:123) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:123).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, loop 'VITIS_LOOP_114_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 111.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 112.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_1' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.970 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 207-5527] unexpected pragma parameter 'dependent': HLS_CISR_spmv_accel.c:121:44
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.34 seconds; current allocated memory: 94.196 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.74 seconds. CPU system time: 0.39 seconds. Elapsed time: 4.67 seconds; current allocated memory: 96.642 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.643 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.896 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.154 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_3' (HLS_CISR_spmv_accel.c:70) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_4' (HLS_CISR_spmv_accel.c:87) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_114_5' (HLS_CISR_spmv_accel.c:114) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_2' (HLS_CISR_spmv_accel.c:60) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 117.804 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:62:38)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:78:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 110.894 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_70_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_87_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_5'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:123) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:123).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:123) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:123).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:123) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:123).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:123) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:123).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, loop 'VITIS_LOOP_114_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 111.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 112.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_1' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.970 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 207-5534] Assuming false dependence as a "true/false" selection was not specified: HLS_CISR_spmv_accel.c:121:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.52 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.37 seconds; current allocated memory: 94.196 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.54 seconds. CPU system time: 0.43 seconds. Elapsed time: 4.57 seconds; current allocated memory: 96.643 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 96.644 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.899 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.156 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_3' (HLS_CISR_spmv_accel.c:70) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_4' (HLS_CISR_spmv_accel.c:87) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_114_5' (HLS_CISR_spmv_accel.c:114) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_2' (HLS_CISR_spmv_accel.c:60) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 117.809 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_vec' (HLS_CISR_spmv_accel.c:26).
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:62:38)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:78:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 110.903 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_70_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_87_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_5'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:123) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:123).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:123) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:123).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:123) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:123).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:123) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:123).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, loop 'VITIS_LOOP_114_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 111.549 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 112.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_3' is power-on initialization.
WARNING: [RTGEN 206-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.970 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 207-5534] Assuming false dependence as a "true/false" selection was not specified: HLS_CISR_spmv_accel.c:121:9
WARNING: [HLS 207-5534] Assuming false dependence as a "true/false" selection was not specified: HLS_CISR_spmv_accel.c:122:9
WARNING: [HLS 207-5534] Assuming false dependence as a "true/false" selection was not specified: HLS_CISR_spmv_accel.c:123:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.51 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.35 seconds; current allocated memory: 94.228 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.52 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.48 seconds; current allocated memory: 96.646 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 96.646 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.906 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.166 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_3' (HLS_CISR_spmv_accel.c:70) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_4' (HLS_CISR_spmv_accel.c:87) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_114_5' (HLS_CISR_spmv_accel.c:114) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_2' (HLS_CISR_spmv_accel.c:60) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 117.829 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_vec' (HLS_CISR_spmv_accel.c:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'slot_row_id'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'slot_data_arr' (HLS_CISR_spmv_accel.c:22).
INFO: [HLS 200-472] Inferring partial write operation for 'slot_row_id' (HLS_CISR_spmv_accel.c:58:29)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:62:38)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:78:49)
INFO: [HLS 200-472] Inferring partial write operation for 'slot_row_id' (HLS_CISR_spmv_accel.c:100:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 111.023 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_70_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_87_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_5'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:126) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:126).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:126) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:126).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:126) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:126).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:126) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:126).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, loop 'VITIS_LOOP_114_5'
WARNING: [HLS 200-871] Estimated clock period (7.5996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'HLS_CISR_spmv_accel' consists of the following:	'phi' operation ('slot_id2', HLS_CISR_spmv_accel.c:87) with incoming values : ('add_ln87', HLS_CISR_spmv_accel.c:87) [134]  (0 ns)
	'mux' operation ('tmp_1', HLS_CISR_spmv_accel.c:96) [157]  (1.83 ns)
	'add' operation ('add_ln97', HLS_CISR_spmv_accel.c:97) [163]  (2.55 ns)
	'store' operation ('slot_row_len_id_2_write_ln97', HLS_CISR_spmv_accel.c:97) of variable 'add_ln97', HLS_CISR_spmv_accel.c:97 on static variable 'slot_row_len_id_2' [167]  (1.59 ns)
	blocking operation 1.63 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 111.693 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.022 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 207-5534] Assuming false dependence as a "true/false" selection was not specified: HLS_CISR_spmv_accel.c:121:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.88 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.71 seconds; current allocated memory: 94.235 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.34 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.94 seconds; current allocated memory: 96.654 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.655 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 97.909 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.167 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_3' (HLS_CISR_spmv_accel.c:70) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_4' (HLS_CISR_spmv_accel.c:87) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_114_5' (HLS_CISR_spmv_accel.c:114) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_2' (HLS_CISR_spmv_accel.c:60) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 117.819 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_vec' (HLS_CISR_spmv_accel.c:26).
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:62:38)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:78:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 110.948 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_70_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_87_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_5'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:126) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:126).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:126) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:126).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:126) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:126).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_114_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:126) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:126).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, loop 'VITIS_LOOP_114_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 111.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 112.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_3' is power-on initialization.
WARNING: [RTGEN 206-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.985 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 207-5534] Assuming false dependence as a "true/false" selection was not specified: HLS_CISR_spmv_accel.c:110:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.45 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.31 seconds; current allocated memory: 94.149 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.73 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.52 seconds; current allocated memory: 96.628 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.628 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.874 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.126 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_3' (HLS_CISR_spmv_accel.c:70) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_4' (HLS_CISR_spmv_accel.c:87) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_2' (HLS_CISR_spmv_accel.c:60) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 117.765 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_vec' (HLS_CISR_spmv_accel.c:26).
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:62:38)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:78:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 110.778 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_70_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_4'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_87_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('slot_row_counter_0_write_ln114', HLS_CISR_spmv_accel.c:114) of variable 'add_ln114', HLS_CISR_spmv_accel.c:114 on static variable 'slot_row_counter_0' and 'load' operation ('slot_row_counter_0_load', HLS_CISR_spmv_accel.c:93) on static variable 'slot_row_counter_0'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_87_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:113) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:113).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_87_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:113) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:113).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_87_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:113) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:113).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, loop 'VITIS_LOOP_87_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 111.364 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 112.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_1' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.985 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 207-5534] Assuming false dependence as a "true/false" selection was not specified: HLS_CISR_spmv_accel.c:111:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.47 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.33 seconds; current allocated memory: 94.149 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.57 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.45 seconds; current allocated memory: 96.628 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.628 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.876 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.133 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_3' (HLS_CISR_spmv_accel.c:70) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_4' (HLS_CISR_spmv_accel.c:87) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_2' (HLS_CISR_spmv_accel.c:60) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 117.777 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'slot_row_id'.
INFO: [HLS 200-472] Inferring partial write operation for 'slot_row_id' (HLS_CISR_spmv_accel.c:58:29)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:62:38)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:78:49)
INFO: [HLS 200-472] Inferring partial write operation for 'slot_row_id' (HLS_CISR_spmv_accel.c:100:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 110.810 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_70_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_4'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_87_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('slot_row_counter_0_write_ln114', HLS_CISR_spmv_accel.c:114) of variable 'add_ln114', HLS_CISR_spmv_accel.c:114 on static variable 'slot_row_counter_0' and 'load' operation ('slot_row_counter_0_load', HLS_CISR_spmv_accel.c:93) on static variable 'slot_row_counter_0'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_87_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:113) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:113).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_87_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:113) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:113).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_87_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:113) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:113).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, loop 'VITIS_LOOP_87_4'
WARNING: [HLS 200-871] Estimated clock period (7.5996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'HLS_CISR_spmv_accel' consists of the following:	'phi' operation ('slot_id2', HLS_CISR_spmv_accel.c:87) with incoming values : ('add_ln87', HLS_CISR_spmv_accel.c:87) [140]  (0 ns)
	'mux' operation ('tmp_1', HLS_CISR_spmv_accel.c:96) [164]  (1.83 ns)
	'add' operation ('add_ln97', HLS_CISR_spmv_accel.c:97) [170]  (2.55 ns)
	'store' operation ('slot_row_len_id_2_write_ln97', HLS_CISR_spmv_accel.c:97) of variable 'add_ln97', HLS_CISR_spmv_accel.c:97 on static variable 'slot_row_len_id_2' [173]  (1.59 ns)
	blocking operation 1.63 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 111.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 112.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.985 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 207-5534] Assuming false dependence as a "true/false" selection was not specified: HLS_CISR_spmv_accel.c:111:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.34 seconds; current allocated memory: 94.149 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.51 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.55 seconds; current allocated memory: 96.628 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.628 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.876 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.131 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_3' (HLS_CISR_spmv_accel.c:70) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_4' (HLS_CISR_spmv_accel.c:87) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_2' (HLS_CISR_spmv_accel.c:60) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 117.777 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'slot_row_id'.
INFO: [HLS 200-472] Inferring partial write operation for 'slot_row_id' (HLS_CISR_spmv_accel.c:58:29)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:62:38)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:78:49)
INFO: [HLS 200-472] Inferring partial write operation for 'slot_row_id' (HLS_CISR_spmv_accel.c:100:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 110.807 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_70_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_4'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_87_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('slot_row_counter_0_write_ln114', HLS_CISR_spmv_accel.c:114) of variable 'add_ln114', HLS_CISR_spmv_accel.c:114 on static variable 'slot_row_counter_0' and 'load' operation ('slot_row_counter_0_load', HLS_CISR_spmv_accel.c:93) on static variable 'slot_row_counter_0'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_87_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:113) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:113).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_87_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:113) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:113).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_87_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:113) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:113).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, loop 'VITIS_LOOP_87_4'
WARNING: [HLS 200-871] Estimated clock period (7.5996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'HLS_CISR_spmv_accel' consists of the following:	'phi' operation ('slot_id2', HLS_CISR_spmv_accel.c:87) with incoming values : ('add_ln87', HLS_CISR_spmv_accel.c:87) [140]  (0 ns)
	'mux' operation ('tmp_1', HLS_CISR_spmv_accel.c:96) [164]  (1.83 ns)
	'add' operation ('add_ln97', HLS_CISR_spmv_accel.c:97) [170]  (2.55 ns)
	'store' operation ('slot_row_len_id_2_write_ln97', HLS_CISR_spmv_accel.c:97) of variable 'add_ln97', HLS_CISR_spmv_accel.c:97 on static variable 'slot_row_len_id_2' [173]  (1.59 ns)
	blocking operation 1.63 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 111.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 112.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.987 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 207-5534] Assuming false dependence as a "true/false" selection was not specified: HLS_CISR_spmv_accel.c:111:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.32 seconds; current allocated memory: 94.183 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.48 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.4 seconds; current allocated memory: 96.600 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.601 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.848 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.104 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_3' (HLS_CISR_spmv_accel.c:70) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_4' (HLS_CISR_spmv_accel.c:87) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_2' (HLS_CISR_spmv_accel.c:60) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 117.736 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'slot_row_id'.
INFO: [HLS 200-472] Inferring partial write operation for 'slot_row_id' (HLS_CISR_spmv_accel.c:58:29)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:62:38)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:78:49)
INFO: [HLS 200-472] Inferring partial write operation for 'slot_row_id' (HLS_CISR_spmv_accel.c:100:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 110.784 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_70_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_4'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_87_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:113) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:113).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_87_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:113) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:113).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_87_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:113) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:113).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 4, loop 'VITIS_LOOP_87_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 111.385 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 112.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_1' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.985 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 207-5534] Assuming false dependence as a "true/false" selection was not specified: HLS_CISR_spmv_accel.c:111:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.47 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.33 seconds; current allocated memory: 94.149 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.48 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.44 seconds; current allocated memory: 96.612 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 96.612 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 97.850 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.103 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_3' (HLS_CISR_spmv_accel.c:70) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_2' (HLS_CISR_spmv_accel.c:60) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 117.730 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'slot_row_id'.
INFO: [HLS 200-472] Inferring partial write operation for 'slot_row_id' (HLS_CISR_spmv_accel.c:58:29)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:62:38)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:78:49)
INFO: [HLS 200-472] Inferring partial write operation for 'slot_row_id' (HLS_CISR_spmv_accel.c:100:28)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 110.674 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_70_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:113) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:113).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_70_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:113) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:113).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_70_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:113) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:113).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 4, loop 'VITIS_LOOP_70_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 111.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 111.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.987 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 207-5534] Assuming false dependence as a "true/false" selection was not specified: HLS_CISR_spmv_accel.c:111:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.48 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.33 seconds; current allocated memory: 94.136 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.73 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.65 seconds; current allocated memory: 96.599 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.600 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.836 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.089 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_3' (HLS_CISR_spmv_accel.c:70) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_2' (HLS_CISR_spmv_accel.c:60) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 117.713 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'slot_row_id'.
INFO: [HLS 200-472] Inferring partial write operation for 'slot_row_id' (HLS_CISR_spmv_accel.c:58:29)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:62:38)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:78:49)
INFO: [HLS 200-472] Inferring partial write operation for 'slot_row_id' (HLS_CISR_spmv_accel.c:100:28)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 110.688 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_70_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('slot_row_counter_0_write_ln114', HLS_CISR_spmv_accel.c:114) of variable 'add_ln114', HLS_CISR_spmv_accel.c:114 on static variable 'slot_row_counter_0' and 'load' operation ('slot_row_counter_0_load', HLS_CISR_spmv_accel.c:93) on static variable 'slot_row_counter_0'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_70_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:113) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:113).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_70_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:113) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:113).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_70_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:113) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:113).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, loop 'VITIS_LOOP_70_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 111.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 111.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.985 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 207-5534] Assuming false dependence as a "true/false" selection was not specified: HLS_CISR_spmv_accel.c:111:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.48 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.32 seconds; current allocated memory: 94.149 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'row_index'. (HLS_CISR_spmv_accel.c:109:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.55 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.47 seconds; current allocated memory: 96.613 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.614 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.849 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.095 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_3' (HLS_CISR_spmv_accel.c:70) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_2' (HLS_CISR_spmv_accel.c:60) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 117.708 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:62:38)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:78:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 110.631 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_70_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('slot_row_counter_0_write_ln115', HLS_CISR_spmv_accel.c:115) of variable 'add_ln115', HLS_CISR_spmv_accel.c:115 on static variable 'slot_row_counter_0' and 'load' operation ('slot_row_counter_0_load', HLS_CISR_spmv_accel.c:93) on static variable 'slot_row_counter_0'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_70_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:114) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:114).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_70_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:114) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:114).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_70_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:114) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:114).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, loop 'VITIS_LOOP_70_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 111.186 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 111.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_1' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.985 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 207-5534] Assuming false dependence as a "true/false" selection was not specified: HLS_CISR_spmv_accel.c:113:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.45 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.32 seconds; current allocated memory: 94.149 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.51 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.49 seconds; current allocated memory: 96.628 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 96.629 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.878 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.132 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_3' (HLS_CISR_spmv_accel.c:70) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_4' (HLS_CISR_spmv_accel.c:104) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_2' (HLS_CISR_spmv_accel.c:60) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 117.778 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'slot_row_id'.
INFO: [HLS 200-472] Inferring partial write operation for 'slot_row_id' (HLS_CISR_spmv_accel.c:58:29)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:62:38)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:78:49)
INFO: [HLS 200-472] Inferring partial write operation for 'slot_row_id' (HLS_CISR_spmv_accel.c:98:28)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 110.847 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_70_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_104_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:115) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:115).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_104_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:115) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:115).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_104_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:115) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:115).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_104_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:115) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:115).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, loop 'VITIS_LOOP_104_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 111.483 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 112.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_1' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.985 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: HLS_CISR_spmv_accel.c:68:9
WARNING: [HLS 207-5534] Assuming false dependence as a "true/false" selection was not specified: HLS_CISR_spmv_accel.c:113:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.33 seconds; current allocated memory: 94.180 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.7 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.66 seconds; current allocated memory: 96.646 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.647 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.895 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.150 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_3' (HLS_CISR_spmv_accel.c:70) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_4' (HLS_CISR_spmv_accel.c:104) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:53) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_2' (HLS_CISR_spmv_accel.c:60) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 117.798 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'slot_row_id'.
INFO: [HLS 200-472] Inferring partial write operation for 'slot_row_id' (HLS_CISR_spmv_accel.c:58:29)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:62:38)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:78:49)
INFO: [HLS 200-472] Inferring partial write operation for 'slot_row_id' (HLS_CISR_spmv_accel.c:98:28)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 110.865 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_70_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_104_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:115) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:115).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_104_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:115) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:115).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_104_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:115) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:115).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_104_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:115) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:115).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, loop 'VITIS_LOOP_104_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 111.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 112.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_0' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.985 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:33:16
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:35:16
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:39:16
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:42:16
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:45:16
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:48:16
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: HLS_CISR_spmv_accel.c:49:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: HLS_CISR_spmv_accel.c:70:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: HLS_CISR_spmv_accel.c:104:7
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file HLS_CISR_spmv_accel.c
WARNING: [HLS 207-5534] Assuming false dependence as a "true/false" selection was not specified: HLS_CISR_spmv_accel.c:113:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.32 seconds; current allocated memory: 94.269 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:55:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:56:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:57:33)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:58:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:62:38)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:73:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:91:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:22)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:116:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:116:35)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.42 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.34 seconds; current allocated memory: 95.960 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 95.961 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.245 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 96.516 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:55) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_3' (HLS_CISR_spmv_accel.c:73) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_4' (HLS_CISR_spmv_accel.c:109) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_1' (HLS_CISR_spmv_accel.c:55) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_2' (HLS_CISR_spmv_accel.c:60) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:17)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:17), detected/extracted 1 process function(s): 
	 'Block_.split6_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 117.069 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'slot_row_id'.
INFO: [HLS 200-472] Inferring partial write operation for 'slot_counter' (HLS_CISR_spmv_accel.c:55:30)
INFO: [HLS 200-472] Inferring partial write operation for 'slot_row_counter' (HLS_CISR_spmv_accel.c:56:34)
INFO: [HLS 200-472] Inferring partial write operation for 'slot_row_len_id' (HLS_CISR_spmv_accel.c:57:33)
INFO: [HLS 200-472] Inferring partial write operation for 'slot_row_id' (HLS_CISR_spmv_accel.c:58:29)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:62:38)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:78:49)
INFO: [HLS 200-472] Inferring partial write operation for 'slot_counter' (HLS_CISR_spmv_accel.c:79:28)
INFO: [HLS 200-472] Inferring partial write operation for 'slot_row_counter' (HLS_CISR_spmv_accel.c:94:33)
INFO: [HLS 200-472] Inferring partial write operation for 'slot_row_len_id' (HLS_CISR_spmv_accel.c:95:31)
INFO: [HLS 200-472] Inferring partial write operation for 'slot_row_id' (HLS_CISR_spmv_accel.c:98:28)
INFO: [HLS 200-472] Inferring partial write operation for 'slot_row_counter' (HLS_CISR_spmv_accel.c:116:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 119.543 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split6_proc' to 'Block_split6_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split6_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_70_3'
INFO: [SCHED 204-61] ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.985 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 207-5534] Assuming false dependence as a "true/false" selection was not specified: HLS_CISR_spmv_accel.c:115:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.47 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.32 seconds; current allocated memory: 94.196 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.62 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.55 seconds; current allocated memory: 96.629 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 96.630 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 97.891 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.157 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_1' (HLS_CISR_spmv_accel.c:56) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_3' (HLS_CISR_spmv_accel.c:72) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_107_4' (HLS_CISR_spmv_accel.c:107) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_5' (HLS_CISR_spmv_accel.c:125) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_56_1' (HLS_CISR_spmv_accel.c:56) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_63_2' (HLS_CISR_spmv_accel.c:63) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:129).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 117.865 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'slot_row_id'.
INFO: [HLS 200-472] Inferring partial write operation for 'slot_row_id' (HLS_CISR_spmv_accel.c:61:29)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:65:38)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:81:49)
INFO: [HLS 200-472] Inferring partial write operation for 'slot_row_id' (HLS_CISR_spmv_accel.c:101:28)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 111.145 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_72_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_107_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_5'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_125_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:129) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:129).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_125_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:129) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:129).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_125_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:129) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:129).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_125_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:129) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:129).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, loop 'VITIS_LOOP_125_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 111.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 112.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_ovld'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.985 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 207-5534] Assuming false dependence as a "true/false" selection was not specified: HLS_CISR_spmv_accel.c:115:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.47 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.33 seconds; current allocated memory: 94.196 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.51 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.4 seconds; current allocated memory: 96.629 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.630 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.915 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.160 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_1' (HLS_CISR_spmv_accel.c:56) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_3' (HLS_CISR_spmv_accel.c:72) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_107_4' (HLS_CISR_spmv_accel.c:107) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_56_1' (HLS_CISR_spmv_accel.c:56) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_63_2' (HLS_CISR_spmv_accel.c:63) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:130).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 117.866 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'slot_row_id'.
INFO: [HLS 200-472] Inferring partial write operation for 'slot_row_id' (HLS_CISR_spmv_accel.c:61:29)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:65:38)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:81:49)
INFO: [HLS 200-472] Inferring partial write operation for 'slot_row_id' (HLS_CISR_spmv_accel.c:101:28)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 111.148 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_72_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_107_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_5'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_125_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:130) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:130).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_125_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:130) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:130).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_125_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:130) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:130).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_125_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:130) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:130).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, loop 'VITIS_LOOP_125_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 111.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 112.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.985 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: HLS_CISR_spmv_accel.c:98:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.34 seconds; current allocated memory: 94.181 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.63 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.46 seconds; current allocated memory: 96.715 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.716 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.981 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.241 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_1' (HLS_CISR_spmv_accel.c:56) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_3' (HLS_CISR_spmv_accel.c:73) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_4' (HLS_CISR_spmv_accel.c:87) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_115_5' (HLS_CISR_spmv_accel.c:115) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_56_1' (HLS_CISR_spmv_accel.c:56) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_2' (HLS_CISR_spmv_accel.c:64) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:101).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:124).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 118.162 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:66:38)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:82:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 111.770 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_73_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_4'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_87_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:101) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:101).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_87_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:101) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:101).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_87_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:101) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:101).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_87_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:101) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:101).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, loop 'VITIS_LOOP_87_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_115_5'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_115_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln124', HLS_CISR_spmv_accel.c:124) of variable 'add1', HLS_CISR_spmv_accel.c:124 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load_1', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:124) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_115_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln124', HLS_CISR_spmv_accel.c:124) of variable 'add1', HLS_CISR_spmv_accel.c:124 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load_1', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:124) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_115_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln124', HLS_CISR_spmv_accel.c:124) of variable 'add1', HLS_CISR_spmv_accel.c:124 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load_1', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:124) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_115_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln124', HLS_CISR_spmv_accel.c:124) of variable 'add1', HLS_CISR_spmv_accel.c:124 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load_1', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:124) on static variable 'slot_res_arr_3'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.985 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: HLS_CISR_spmv_accel.c:98:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.34 seconds; current allocated memory: 94.181 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_115_5' (HLS_CISR_spmv_accel.c:115:25) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:115:25)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:122:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:122:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:122:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:122:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:122:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:122:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:122:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:122:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:35)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.62 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.55 seconds; current allocated memory: 96.915 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.917 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.218 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.456 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_1' (HLS_CISR_spmv_accel.c:56) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_3' (HLS_CISR_spmv_accel.c:73) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_4' (HLS_CISR_spmv_accel.c:87) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_56_1' (HLS_CISR_spmv_accel.c:56) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_2' (HLS_CISR_spmv_accel.c:64) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:101).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 118.167 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:66:38)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:82:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 111.479 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_73_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_4'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_87_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:101) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:101).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_87_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:101) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:101).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_87_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:101) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:101).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_87_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:101) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:101).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, loop 'VITIS_LOOP_87_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 112.222 MB.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.985 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: HLS_CISR_spmv_accel.c:98:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.48 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.33 seconds; current allocated memory: 94.196 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_115_5' (HLS_CISR_spmv_accel.c:115:25) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:115:25)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:122:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:122:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:122:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:122:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:122:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:122:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:122:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:122:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:35)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.81 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.74 seconds; current allocated memory: 96.915 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.917 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.218 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.455 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_1' (HLS_CISR_spmv_accel.c:56) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_3' (HLS_CISR_spmv_accel.c:73) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_4' (HLS_CISR_spmv_accel.c:87) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_56_1' (HLS_CISR_spmv_accel.c:56) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_2' (HLS_CISR_spmv_accel.c:64) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:101).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 118.169 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:66:38)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:82:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 111.482 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_73_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_4'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_87_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:101) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:101).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_87_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:101) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:101).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_87_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:101) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:101).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_87_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:101) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:101).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, loop 'VITIS_LOOP_87_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 112.224 MB.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.985 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.43 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.3 seconds; current allocated memory: 94.194 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_5' (HLS_CISR_spmv_accel.c:112:25) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:112:25)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:120:22)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:120:22)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:120:22)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:120:22)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.67 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.55 seconds; current allocated memory: 96.749 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.750 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.006 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.263 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_1' (HLS_CISR_spmv_accel.c:56) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_3' (HLS_CISR_spmv_accel.c:73) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_4' (HLS_CISR_spmv_accel.c:87) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_56_1' (HLS_CISR_spmv_accel.c:56) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_2' (HLS_CISR_spmv_accel.c:64) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 117.883 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:66:38)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:82:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 110.976 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_73_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_87_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 111.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 112.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_0' is power-on initialization.
WARNING==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.985 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.33 seconds; current allocated memory: 94.179 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_5' (HLS_CISR_spmv_accel.c:112:25) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:112:25)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:119:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:119:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:122:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:122:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:119:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:119:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:122:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:122:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:119:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:119:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:122:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:122:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:119:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:119:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:122:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:122:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.88 seconds. CPU system time: 0.28 seconds. Elapsed time: 4.61 seconds; current allocated memory: 96.849 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.851 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.152 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.396 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_1' (HLS_CISR_spmv_accel.c:56) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_3' (HLS_CISR_spmv_accel.c:73) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_4' (HLS_CISR_spmv_accel.c:87) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_6' (HLS_CISR_spmv_accel.c:129) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_56_1' (HLS_CISR_spmv_accel.c:56) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_2' (HLS_CISR_spmv_accel.c:64) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:132).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 118.095 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:66:38)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:82:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 111.340 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_73_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_87_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_129_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 112.022 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 112.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.985 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.48 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.32 seconds; current allocated memory: 94.178 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_5' (HLS_CISR_spmv_accel.c:112:25) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:112:25)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:119:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:119:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:122:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:122:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:119:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:119:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:122:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:122:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:119:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:119:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:122:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:122:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:119:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:119:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:122:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:122:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.92 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.83 seconds; current allocated memory: 96.850 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.852 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.154 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.402 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_1' (HLS_CISR_spmv_accel.c:56) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_3' (HLS_CISR_spmv_accel.c:73) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_4' (HLS_CISR_spmv_accel.c:87) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_6' (HLS_CISR_spmv_accel.c:129) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_56_1' (HLS_CISR_spmv_accel.c:56) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_2' (HLS_CISR_spmv_accel.c:64) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:132).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 118.122 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:66:38)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:82:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 111.439 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_73_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_87_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_129_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 112.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 112.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.985 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:34:13
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:36:16
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:40:16
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:43:16
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:46:16
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:49:16
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:52:18
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: HLS_CISR_spmv_accel.c:53:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: HLS_CISR_spmv_accel.c:74:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: HLS_CISR_spmv_accel.c:88:5
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region: HLS_CISR_spmv_accel.c:34:2
WARNING: [HLS 200-471] Dataflow form checks found 11 issue(s) in file HLS_CISR_spmv_accel.c
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.51 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.34 seconds; current allocated memory: 94.269 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_5' (HLS_CISR_spmv_accel.c:113:25) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:113:25)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:60:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:61:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:62:33)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:63:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:67:38)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:97:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:120:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:120:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:120:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:120:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:120:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:120:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:120:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:120:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:132:24)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:133:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.34 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.24 seconds; current allocated memory: 95.981 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 95.982 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.317 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 96.568 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_1' (HLS_CISR_spmv_accel.c:59) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_3' (HLS_CISR_spmv_accel.c:78) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_88_4' (HLS_CISR_spmv_accel.c:97) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_130_6' (HLS_CISR_spmv_accel.c:133) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_57_1' (HLS_CISR_spmv_accel.c:59) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_65_2' (HLS_CISR_spmv_accel.c:65) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_130_6_proc' (HLS_CISR_spmv_accel.c:133) to a process function for dataflow in function 'HLS_CISR_spmv_accel'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:17)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
ERROR: [HLS 200-968] Internal global variable 'slot_res_arr' failed dataflow checking: it can only be read in one process function.
INFO: [HLS 200-992] Internal global variable 'slot_res_arr' has read and write operations in process function 'Block_.split7_proc' (HLS_CISR_spmv_accel.c:53:22).
INFO: [HLS 200-992] Internal global variable 'slot_res_arr' has read operations in process function 'Loop_VITIS_LOOP_130_6_proc' (HLS_CISR_spmv_accel.c:130:25).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.985 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:145:13
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:147:16
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:151:16
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:154:16
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:157:16
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:160:16
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:163:18
WARNING: [HLS 200-471] Dataflow form checks found 7 issue(s) in file HLS_CISR_spmv_accel.c
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.51 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.34 seconds; current allocated memory: 94.233 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_91_1' (HLS_CISR_spmv_accel.c:91:22) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:91:22)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:19:19)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:82:20)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:98:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:98:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:98:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:98:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:98:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:98:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:98:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:98:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.85 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.8 seconds; current allocated memory: 96.906 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.908 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.173 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.497 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (HLS_CISR_spmv_accel.c:21) in function 'initialize' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_115_1' (HLS_CISR_spmv_accel.c:115) in function 'output_write.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (HLS_CISR_spmv_accel.c:43) in function 'store_row_len_arr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_1' (HLS_CISR_spmv_accel.c:62) in function 'CISR_decoder' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_21_1' (HLS_CISR_spmv_accel.c:21) in function 'initialize' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_2' (HLS_CISR_spmv_accel.c:29) in function 'initialize' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'max_row_id' automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:128)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
ERROR: [HLS 200-979] Internal global variable 'max_row_id.0' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable 'max_row_id.0' has write operations in process function 'initialize3' (HLS_CISR_spmv_accel.c:17:58) (around HLS_CISR_spmv_accel.c:165).
INFO: [HLS 200-992] Internal global variable 'max_row_id.0' has read and write operations in process function 'CISR_decoder' (HLS_CISR_spmv_accel.c:62:60) (around HLS_CISR_spmv_accel.c:169).
ERROR: [HLS 200-979] Internal global variable 'row_len_slot_arr' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable 'row_len_slot_arr' has write operations in process function 'initialize3' (HLS_CISR_spmv_accel.c:17:58) (around HLS_CISR_spmv_accel.c:165).
INFO: [HLS 200-992] Internal global variable 'row_len_slot_arr' has write operations in process function 'store_row_len_arr.1' (HLS_CISR_spmv_accel.c:43:6) (around HLS_CISR_spmv_accel.c:167).
ERROR: [HLS 200-779] Non-shared array 'row_len_slot_arr' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Internal global variable 'row_len_slot_arr' has write operations in process function 'initialize3' (HLS_CISR_spmv_accel.c:17:58) (around HLS_CISR_spmv_accel.c:165).
INFO: [HLS 200-992] Internal global variable 'row_len_slot_arr' has write operations in process function 'store_row_len_arr.1' (HLS_CISR_spmv_accel.c:43:6) (around HLS_CISR_spmv_accel.c:167).
INFO: [HLS 200-992] Internal global variable 'row_len_slot_arr' has read operations in process function 'CISR_decoder' (HLS_CISR_spmv_accel.c:62:60) (around HLS_CISR_spmv_accel.c:169).
ERROR: [HLS 200-979] Internal global variable 'slot_counter' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable 'slot_counter' has write operations in process function 'initialize3' (HLS_CISR_spmv_accel.c:17:58) (around HLS_CISR_spmv_accel.c:165).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.985 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:144:16
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:146:16
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:150:16
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:153:16
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:156:16
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:159:16
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:162:18
WARNING: [HLS 200-471] Dataflow form checks found 7 issue(s) in file HLS_CISR_spmv_accel.c
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.5 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.34 seconds; current allocated memory: 94.232 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_91_1' (HLS_CISR_spmv_accel.c:91:22) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:91:22)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:19:19)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:82:20)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:98:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:98:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:98:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:98:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:98:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:98:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:98:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:98:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.77 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.57 seconds; current allocated memory: 96.907 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.909 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.175 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.500 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (HLS_CISR_spmv_accel.c:21) in function 'initialize' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_115_1' (HLS_CISR_spmv_accel.c:115) in function 'output_write.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (HLS_CISR_spmv_accel.c:43) in function 'store_row_len_arr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_1' (HLS_CISR_spmv_accel.c:62) in function 'CISR_decoder' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_21_1' (HLS_CISR_spmv_accel.c:21) in function 'initialize' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_2' (HLS_CISR_spmv_accel.c:29) in function 'initialize' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'max_row_id' automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:128)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
ERROR: [HLS 200-979] Internal global variable 'max_row_id.0' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable 'max_row_id.0' has write operations in process function 'initialize3' (HLS_CISR_spmv_accel.c:17:58) (around HLS_CISR_spmv_accel.c:166).
INFO: [HLS 200-992] Internal global variable 'max_row_id.0' has read and write operations in process function 'CISR_decoder' (HLS_CISR_spmv_accel.c:62:60) (around HLS_CISR_spmv_accel.c:170).
ERROR: [HLS 200-979] Internal global variable 'row_len_slot_arr' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable 'row_len_slot_arr' has write operations in process function 'initialize3' (HLS_CISR_spmv_accel.c:17:58) (around HLS_CISR_spmv_accel.c:166).
INFO: [HLS 200-992] Internal global variable 'row_len_slot_arr' has write operations in process function 'store_row_len_arr.1' (HLS_CISR_spmv_accel.c:43:6) (around HLS_CISR_spmv_accel.c:168).
ERROR: [HLS 200-779] Non-shared array 'row_len_slot_arr' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Internal global variable 'row_len_slot_arr' has write operations in process function 'initialize3' (HLS_CISR_spmv_accel.c:17:58) (around HLS_CISR_spmv_accel.c:166).
INFO: [HLS 200-992] Internal global variable 'row_len_slot_arr' has write operations in process function 'store_row_len_arr.1' (HLS_CISR_spmv_accel.c:43:6) (around HLS_CISR_spmv_accel.c:168).
INFO: [HLS 200-992] Internal global variable 'row_len_slot_arr' has read operations in process function 'CISR_decoder' (HLS_CISR_spmv_accel.c:62:60) (around HLS_CISR_spmv_accel.c:170).
ERROR: [HLS 200-979] Internal global variable 'slot_counter' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable 'slot_counter' has write operations in process function 'initialize3' (HLS_CISR_spmv_accel.c:17:58) (around HLS_CISR_spmv_accel.c:166).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.985 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: HLS_CISR_spmv_accel.c:169:23
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: HLS_CISR_spmv_accel.c:169:34
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: HLS_CISR_spmv_accel.c:169:47
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: HLS_CISR_spmv_accel.c:169:60
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: HLS_CISR_spmv_accel.c:169:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: HLS_CISR_spmv_accel.c:169:93
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: HLS_CISR_spmv_accel.c:169:105
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: HLS_CISR_spmv_accel.c:171:23
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: HLS_CISR_spmv_accel.c:171:53
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: HLS_CISR_spmv_accel.c:173:18
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: HLS_CISR_spmv_accel.c:173:35
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: HLS_CISR_spmv_accel.c:173:52
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: HLS_CISR_spmv_accel.c:173:65
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: HLS_CISR_spmv_accel.c:173:81
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: HLS_CISR_spmv_accel.c:173:93
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: HLS_CISR_spmv_accel.c:175:35
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: HLS_CISR_spmv_accel.c:175:48
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: HLS_CISR_spmv_accel.c:178:29
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: HLS_CISR_spmv_accel.c:178:42
WARNING: [HLS 200-471] Dataflow form checks found 19 issue(s) in file HLS_CISR_spmv_accel.c
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.56 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.37 seconds; current allocated memory: 94.461 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_1' (HLS_CISR_spmv_accel.c:113:23) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:113:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:41:19)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:103:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:104:20)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:120:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:120:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:120:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:120:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:120:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:120:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:120:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:120:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.76 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.66 seconds; current allocated memory: 96.884 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.886 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.169 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.502 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (HLS_CISR_spmv_accel.c:43) in function 'initialize' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_137_1' (HLS_CISR_spmv_accel.c:137) in function 'output_write.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_1' (HLS_CISR_spmv_accel.c:65) in function 'store_row_len_arr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (HLS_CISR_spmv_accel.c:84) in function 'CISR_decoder' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_43_1' (HLS_CISR_spmv_accel.c:43) in function 'initialize' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_2' (HLS_CISR_spmv_accel.c:51) in function 'initialize' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'max_row_id' automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:150)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
ERROR: [HLS 200-979] Internal global variable 'max_row_id.0' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable 'max_row_id.0' has write operations in process function 'initialize3' (HLS_CISR_spmv_accel.c:39:58) (around HLS_CISR_spmv_accel.c:169).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.985 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:150:13
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:152:17
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:156:17
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:159:17
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:162:17
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:165:17
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:168:19
WARNING: [HLS 200-471] Dataflow form checks found 7 issue(s) in file HLS_CISR_spmv_accel.c
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.33 seconds; current allocated memory: 94.232 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (HLS_CISR_spmv_accel.c:94:22) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:94:22)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:22:19)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:20)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:104:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:104:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:104:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:104:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:104:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:104:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:104:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:104:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.77 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.71 seconds; current allocated memory: 96.891 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.892 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.173 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.499 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_1' (HLS_CISR_spmv_accel.c:24) in function 'initialize' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_118_1' (HLS_CISR_spmv_accel.c:118) in function 'output_write.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_1' (HLS_CISR_spmv_accel.c:46) in function 'store_row_len_arr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_1' (HLS_CISR_spmv_accel.c:65) in function 'CISR_decoder' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_24_1' (HLS_CISR_spmv_accel.c:24) in function 'initialize' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_32_2' (HLS_CISR_spmv_accel.c:32) in function 'initialize' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'max_row_id' automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:131)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
ERROR: [HLS 200-979] Internal global variable 'max_row_id.0' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable 'max_row_id.0' has write operations in process function 'initialize3' (HLS_CISR_spmv_accel.c:20:58) (around HLS_CISR_spmv_accel.c:169).
INFO: [HLS 200-992] Internal global variable 'max_row_id.0' has read and write operations in process function 'CISR_decoder' (HLS_CISR_spmv_accel.c:65:60) (around HLS_CISR_spmv_accel.c:173).
ERROR: [HLS 200-979] Internal global variable 'row_len_slot_arr' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable 'row_len_slot_arr' has write operations in process function 'initialize3' (HLS_CISR_spmv_accel.c:20:58) (around HLS_CISR_spmv_accel.c:169).
INFO: [HLS 200-992] Internal global variable 'row_len_slot_arr' has write operations in process function 'store_row_len_arr.1' (HLS_CISR_spmv_accel.c:46:6) (around HLS_CISR_spmv_accel.c:171).
ERROR: [HLS 200-779] Non-shared array 'row_len_slot_arr' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Internal global variable 'row_len_slot_arr' has write operations in process function 'initialize3' (HLS_CISR_spmv_accel.c:20:58) (around HLS_CISR_spmv_accel.c:169).
INFO: [HLS 200-992] Internal global variable 'row_len_slot_arr' has write operations in process function 'store_row_len_arr.1' (HLS_CISR_spmv_accel.c:46:6) (around HLS_CISR_spmv_accel.c:171).
INFO: [HLS 200-992] Internal global variable 'row_len_slot_arr' has read operations in process function 'CISR_decoder' (HLS_CISR_spmv_accel.c:65:60) (around HLS_CISR_spmv_accel.c:173).
ERROR: [HLS 200-979] Internal global variable 'slot_counter' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable 'slot_counter' has write operations in process function 'initialize3' (HLS_CISR_spmv_accel.c:20:58) (around HLS_CISR_spmv_accel.c:169).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.985 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:149:17
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:151:17
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:155:17
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:158:17
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:161:17
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:164:17
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: HLS_CISR_spmv_accel.c:167:19
WARNING: [HLS 200-471] Dataflow form checks found 7 issue(s) in file HLS_CISR_spmv_accel.c
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.51 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.35 seconds; current allocated memory: 94.232 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (HLS_CISR_spmv_accel.c:94:22) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:94:22)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:22:19)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:20)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:104:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:104:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:104:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:104:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:104:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:104:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:104:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:104:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.76 seconds. CPU system time: 0.33 seconds. Elapsed time: 4.65 seconds; current allocated memory: 96.891 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.892 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.173 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 97.500 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_1' (HLS_CISR_spmv_accel.c:24) in function 'initialize' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_118_1' (HLS_CISR_spmv_accel.c:118) in function 'output_write.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_1' (HLS_CISR_spmv_accel.c:46) in function 'store_row_len_arr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_1' (HLS_CISR_spmv_accel.c:65) in function 'CISR_decoder' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_24_1' (HLS_CISR_spmv_accel.c:24) in function 'initialize' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_32_2' (HLS_CISR_spmv_accel.c:32) in function 'initialize' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'max_row_id' automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:131)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
ERROR: [HLS 200-979] Internal global variable 'max_row_id.0' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable 'max_row_id.0' has write operations in process function 'initialize3' (HLS_CISR_spmv_accel.c:20:58) (around HLS_CISR_spmv_accel.c:168).
INFO: [HLS 200-992] Internal global variable 'max_row_id.0' has read and write operations in process function 'CISR_decoder' (HLS_CISR_spmv_accel.c:65:60) (around HLS_CISR_spmv_accel.c:173).
ERROR: [HLS 200-979] Internal global variable 'row_len_slot_arr' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable 'row_len_slot_arr' has write operations in process function 'initialize3' (HLS_CISR_spmv_accel.c:20:58) (around HLS_CISR_spmv_accel.c:168).
INFO: [HLS 200-992] Internal global variable 'row_len_slot_arr' has write operations in process function 'store_row_len_arr.1' (HLS_CISR_spmv_accel.c:46:6) (around HLS_CISR_spmv_accel.c:171).
ERROR: [HLS 200-779] Non-shared array 'row_len_slot_arr' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Internal global variable 'row_len_slot_arr' has write operations in process function 'initialize3' (HLS_CISR_spmv_accel.c:20:58) (around HLS_CISR_spmv_accel.c:168).
INFO: [HLS 200-992] Internal global variable 'row_len_slot_arr' has write operations in process function 'store_row_len_arr.1' (HLS_CISR_spmv_accel.c:46:6) (around HLS_CISR_spmv_accel.c:171).
INFO: [HLS 200-992] Internal global variable 'row_len_slot_arr' has read operations in process function 'CISR_decoder' (HLS_CISR_spmv_accel.c:65:60) (around HLS_CISR_spmv_accel.c:173).
ERROR: [HLS 200-979] Internal global variable 'slot_counter' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable 'slot_counter' has write operations in process function 'initialize3' (HLS_CISR_spmv_accel.c:20:58) (around HLS_CISR_spmv_accel.c:168).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.985 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.5 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.34 seconds; current allocated memory: 94.194 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_1' (HLS_CISR_spmv_accel.c:67:22) in function 'compute_and_CISR_decode' completely with a factor of 4 (HLS_CISR_spmv_accel.c:67:22)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:139:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:139:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:139:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:67)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:38)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:36)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:33)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:89:24)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:96:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:96:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:99:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:67)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:38)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:36)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:33)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:89:24)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:96:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:96:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:99:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:67)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:38)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:36)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:33)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:89:24)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:96:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:96:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:99:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:67)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:38)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:36)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:33)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:89:24)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:96:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:96:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:99:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:22:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.91 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.77 seconds; current allocated memory: 97.206 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.208 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.518 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.797 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_1' (HLS_CISR_spmv_accel.c:24) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_1' (HLS_CISR_spmv_accel.c:46) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_113_1' (HLS_CISR_spmv_accel.c:113) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_24_1' (HLS_CISR_spmv_accel.c:24) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_32_2' (HLS_CISR_spmv_accel.c:32) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'max_row_id' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.985 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.52 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.35 seconds; current allocated memory: 94.178 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (HLS_CISR_spmv_accel.c:94:22) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:94:22)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:144:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:144:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:144:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:144:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:144:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:104:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:104:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:104:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:104:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:104:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:104:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:101:27)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:104:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:104:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.56 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.61 seconds; current allocated memory: 96.918 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.920 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.252 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.493 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_1' (HLS_CISR_spmv_accel.c:24) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_1' (HLS_CISR_spmv_accel.c:46) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_1' (HLS_CISR_spmv_accel.c:65) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_118_1' (HLS_CISR_spmv_accel.c:118) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_24_1' (HLS_CISR_spmv_accel.c:24) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_32_2' (HLS_CISR_spmv_accel.c:32) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:121).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 118.163 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:34:38)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:55:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 111.440 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_24_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_65_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_118_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_118_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 112.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 112.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.985 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.47 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.33 seconds; current allocated memory: 94.178 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_1' (HLS_CISR_spmv_accel.c:24:23) in function 'initialize' completely with a factor of 4 (HLS_CISR_spmv_accel.c:24:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_1' (HLS_CISR_spmv_accel.c:48:22) in function 'store_row_len_arr' completely with a factor of 4 (HLS_CISR_spmv_accel.c:48:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_1' (HLS_CISR_spmv_accel.c:67:22) in function 'CISR_decoder' completely with a factor of 4 (HLS_CISR_spmv_accel.c:67:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_97_1' (HLS_CISR_spmv_accel.c:97:22) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:97:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_1' (HLS_CISR_spmv_accel.c:121:26) in function 'output_write' completely with a factor of 4 (HLS_CISR_spmv_accel.c:121:26)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:148:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:148:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:148:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:148:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:148:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.85 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.78 seconds; current allocated memory: 97.179 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.181 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.577 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.792 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_2' (HLS_CISR_spmv_accel.c:34) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_2' (HLS_CISR_spmv_accel.c:34) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_2' (HLS_CISR_spmv_accel.c:34) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_2' (HLS_CISR_spmv_accel.c:34) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:77:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:77:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:77:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:77:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:135)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 118.576 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:36:38)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:57:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 111.943 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 112.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 113.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_res_arr_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_res_arr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_1' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 92.987 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.48 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.34 seconds; current allocated memory: 94.181 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_1' (HLS_CISR_spmv_accel.c:24:23) in function 'initialize' completely with a factor of 4 (HLS_CISR_spmv_accel.c:24:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_1' (HLS_CISR_spmv_accel.c:48:22) in function 'store_row_len_arr' completely with a factor of 4 (HLS_CISR_spmv_accel.c:48:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_1' (HLS_CISR_spmv_accel.c:67:22) in function 'CISR_decoder' completely with a factor of 4 (HLS_CISR_spmv_accel.c:67:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_97_1' (HLS_CISR_spmv_accel.c:97:22) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:97:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_1' (HLS_CISR_spmv_accel.c:121:26) in function 'output_write' completely with a factor of 4 (HLS_CISR_spmv_accel.c:121:26)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:148:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:148:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:148:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:148:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:148:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.97 seconds. CPU system time: 0.33 seconds. Elapsed time: 4.84 seconds; current allocated memory: 97.182 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.580 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.791 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_2' (HLS_CISR_spmv_accel.c:34) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_2' (HLS_CISR_spmv_accel.c:34) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_2' (HLS_CISR_spmv_accel.c:34) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_2' (HLS_CISR_spmv_accel.c:34) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:77:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:77:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:77:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:77:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:135)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 118.579 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:36:38)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:57:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 111.943 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 112.744 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 113.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_res_arr_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_res_arr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_1' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.987 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.5 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.34 seconds; current allocated memory: 94.196 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_1' (HLS_CISR_spmv_accel.c:24:23) in function 'initialize' completely with a factor of 4 (HLS_CISR_spmv_accel.c:24:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_1' (HLS_CISR_spmv_accel.c:48:22) in function 'store_row_len_arr' completely with a factor of 4 (HLS_CISR_spmv_accel.c:48:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_1' (HLS_CISR_spmv_accel.c:67:22) in function 'CISR_decoder' completely with a factor of 4 (HLS_CISR_spmv_accel.c:67:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_97_1' (HLS_CISR_spmv_accel.c:97:22) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:97:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_1' (HLS_CISR_spmv_accel.c:121:26) in function 'output_write' completely with a factor of 4 (HLS_CISR_spmv_accel.c:121:26)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:148:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:148:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:148:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:148:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:148:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.98 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.85 seconds; current allocated memory: 97.165 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.167 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.563 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.778 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_2' (HLS_CISR_spmv_accel.c:34) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_2' (HLS_CISR_spmv_accel.c:34) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_2' (HLS_CISR_spmv_accel.c:34) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_2' (HLS_CISR_spmv_accel.c:34) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:77:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:77:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:77:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:77:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:135)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 118.563 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:36:38)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:57:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 111.929 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 112.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 113.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_res_arr_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_res_arr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_1' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.022 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.48 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.34 seconds; current allocated memory: 94.201 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_1' (HLS_CISR_spmv_accel.c:24:23) in function 'initialize' completely with a factor of 4 (HLS_CISR_spmv_accel.c:24:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_1' (HLS_CISR_spmv_accel.c:48:22) in function 'store_row_len_arr' completely with a factor of 4 (HLS_CISR_spmv_accel.c:48:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_1' (HLS_CISR_spmv_accel.c:67:22) in function 'CISR_decoder' completely with a factor of 4 (HLS_CISR_spmv_accel.c:67:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_97_1' (HLS_CISR_spmv_accel.c:97:22) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:97:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_1' (HLS_CISR_spmv_accel.c:121:26) in function 'output_write' completely with a factor of 4 (HLS_CISR_spmv_accel.c:121:26)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:148:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:148:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:148:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:148:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:148:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.97 seconds. CPU system time: 0.39 seconds. Elapsed time: 4.95 seconds; current allocated memory: 97.220 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.222 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.617 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 97.830 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_2' (HLS_CISR_spmv_accel.c:34) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_2' (HLS_CISR_spmv_accel.c:34) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_2' (HLS_CISR_spmv_accel.c:34) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_2' (HLS_CISR_spmv_accel.c:34) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:77:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:77:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:77:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:77:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:135)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 118.613 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:36:38)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:57:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 111.986 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 112.737 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 113.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_res_arr_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_res_arr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_1' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.022 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.34 seconds; current allocated memory: 94.201 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_1' (HLS_CISR_spmv_accel.c:24:23) in function 'initialize' completely with a factor of 4 (HLS_CISR_spmv_accel.c:24:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_1' (HLS_CISR_spmv_accel.c:48:22) in function 'store_row_len_arr' completely with a factor of 4 (HLS_CISR_spmv_accel.c:48:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_1' (HLS_CISR_spmv_accel.c:67:22) in function 'CISR_decoder' completely with a factor of 4 (HLS_CISR_spmv_accel.c:67:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_97_1' (HLS_CISR_spmv_accel.c:97:22) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:97:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_1' (HLS_CISR_spmv_accel.c:121:26) in function 'output_write' completely with a factor of 4 (HLS_CISR_spmv_accel.c:121:26)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:148:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:148:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:148:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:148:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:148:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.87 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.72 seconds; current allocated memory: 97.221 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.222 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.621 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.835 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_2' (HLS_CISR_spmv_accel.c:34) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_2' (HLS_CISR_spmv_accel.c:34) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_2' (HLS_CISR_spmv_accel.c:34) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_2' (HLS_CISR_spmv_accel.c:34) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-102] Partitioning array 'row_len_slot_arr' in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'row_len_slot_arr.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'row_len_slot_arr.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'row_len_slot_arr.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'row_len_slot_arr.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'row_len_slot_arr.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_len_slot_arr.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_len_slot_arr.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_len_slot_arr.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:77:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:77:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:77:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:77:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:135)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 118.551 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 111.572 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 112.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 112.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_res_arr_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_res_arr_1' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.022 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.82 seconds. CPU system time: 0.26 seconds. Elapsed time: 0.86 seconds; current allocated memory: 94.192 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_161_6' (HLS_CISR_spmv_accel.c:161:30) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:161:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_5' (HLS_CISR_spmv_accel.c:138:24) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:138:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_111_4' (HLS_CISR_spmv_accel.c:111:24) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:111:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_97_3' (HLS_CISR_spmv_accel.c:97:23) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:97:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76:26) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:76:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.57 seconds. CPU system time: 0.39 seconds. Elapsed time: 5.18 seconds; current allocated memory: 97.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 97.185 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.555 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.764 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-102] Partitioning array 'row_len_slot_arr' in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'row_len_slot_arr.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'row_len_slot_arr.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'row_len_slot_arr.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'row_len_slot_arr.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'row_len_slot_arr.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_len_slot_arr.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_len_slot_arr.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_len_slot_arr.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:121:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:121:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:121:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:121:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:33)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 118.484 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 111.532 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_86_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 112.149 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 112.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_res_arr_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_res_arr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_res_arr_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_2' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.022 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 207-5301] unused parameter 'inp_vec': HLS_CISR_spmv_accel.c:36:11
WARNING: [HLS 207-5301] unused parameter 'slot_data_arr': HLS_CISR_spmv_accel.c:38:22
WARNING: [HLS 207-5301] unused parameter 'output_vec': HLS_CISR_spmv_accel.c:42:11
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.23 seconds. Elapsed time: 0.36 seconds; current allocated memory: 94.204 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_4' (HLS_CISR_spmv_accel.c:112:24) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:112:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_97_3' (HLS_CISR_spmv_accel.c:97:23) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:97:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76:26) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:76:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.63 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.61 seconds; current allocated memory: 96.702 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.703 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.993 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:31) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.232 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-102] Partitioning array 'row_len_slot_arr' in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'row_len_slot_arr.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'row_len_slot_arr.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'row_len_slot_arr.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'row_len_slot_arr.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'row_len_slot_arr.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_len_slot_arr.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_len_slot_arr.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_len_slot_arr.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:122:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:122:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:122:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:122:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:33)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 117.871 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 110.476 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_86_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 110.866 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 111.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_2' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.022 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 207-5301] unused parameter 'output_vec': HLS_CISR_spmv_accel.c:42:11
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.52 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.37 seconds; current allocated memory: 94.235 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_5' (HLS_CISR_spmv_accel.c:141:24) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:141:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_4' (HLS_CISR_spmv_accel.c:112:24) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:112:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_97_3' (HLS_CISR_spmv_accel.c:97:23) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:97:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76:26) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:76:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.74 seconds. CPU system time: 0.39 seconds. Elapsed time: 4.77 seconds; current allocated memory: 97.080 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.081 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.445 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:31) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.650 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-102] Partitioning array 'row_len_slot_arr' in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'row_len_slot_arr.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'row_len_slot_arr.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'row_len_slot_arr.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'row_len_slot_arr.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'row_len_slot_arr.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_len_slot_arr.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_len_slot_arr.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_len_slot_arr.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:122:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:122:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:122:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:122:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:33)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 118.366 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 111.353 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_86_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 111.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 112.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_res_arr_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_res_arr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_1' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.022 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 207-5301] unused parameter 'inp_vec': HLS_CISR_spmv_accel.c:36:11
WARNING: [HLS 207-5301] unused parameter 'output_vec': HLS_CISR_spmv_accel.c:42:11
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.35 seconds; current allocated memory: 94.265 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_5' (HLS_CISR_spmv_accel.c:141:24) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:141:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_4' (HLS_CISR_spmv_accel.c:112:24) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:112:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_97_3' (HLS_CISR_spmv_accel.c:97:23) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:97:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76:26) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:76:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.5 seconds. CPU system time: 0.4 seconds. Elapsed time: 4.52 seconds; current allocated memory: 96.734 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.735 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.039 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:31) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.271 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-102] Partitioning array 'row_len_slot_arr' in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'row_len_slot_arr.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'row_len_slot_arr.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'row_len_slot_arr.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'row_len_slot_arr.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'row_len_slot_arr.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_len_slot_arr.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_len_slot_arr.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_len_slot_arr.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:122:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:122:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:122:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:122:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:33)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 117.950 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 110.832 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_86_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 111.364 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 111.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_2' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.022 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 207-5301] unused parameter 'output_vec': HLS_CISR_spmv_accel.c:42:11
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.51 seconds. CPU system time: 0.23 seconds. Elapsed time: 0.37 seconds; current allocated memory: 94.235 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_5' (HLS_CISR_spmv_accel.c:141:24) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:141:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_4' (HLS_CISR_spmv_accel.c:112:24) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:112:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_97_3' (HLS_CISR_spmv_accel.c:97:23) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:97:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76:26) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:76:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.97 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.83 seconds; current allocated memory: 97.080 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.081 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.445 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:31) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.651 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-102] Partitioning array 'row_len_slot_arr' in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'row_len_slot_arr.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'row_len_slot_arr.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'row_len_slot_arr.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'row_len_slot_arr.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'row_len_slot_arr.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_len_slot_arr.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_len_slot_arr.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_len_slot_arr.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:122:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:122:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:122:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:122:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:33)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 118.367 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 111.352 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_86_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 111.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 112.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_res_arr_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_res_arr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_1' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.022 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.36 seconds; current allocated memory: 94.201 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_6' (HLS_CISR_spmv_accel.c:164:30) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:164:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_5' (HLS_CISR_spmv_accel.c:141:24) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:141:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_4' (HLS_CISR_spmv_accel.c:112:24) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:112:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_97_3' (HLS_CISR_spmv_accel.c:97:23) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:97:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76:26) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:76:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.8 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.77 seconds; current allocated memory: 97.200 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.201 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.574 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.782 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-102] Partitioning array 'row_len_slot_arr' in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'row_len_slot_arr.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'row_len_slot_arr.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'row_len_slot_arr.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'row_len_slot_arr.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'row_len_slot_arr.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_len_slot_arr.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_len_slot_arr.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_len_slot_arr.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:122:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:122:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:122:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:122:5) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:33)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 118.505 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 111.544 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_86_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 112.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 112.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_res_arr_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_res_arr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_res_arr_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_2' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.022 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.56 seconds. CPU system time: 0.23 seconds. Elapsed time: 0.4 seconds; current allocated memory: 94.201 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_6' (HLS_CISR_spmv_accel.c:164:30) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:164:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:167:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:168:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:167:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:168:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:167:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:168:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:167:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:168:39)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.69 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.66 seconds; current allocated memory: 96.776 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.776 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.042 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.306 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_97_3' (HLS_CISR_spmv_accel.c:97) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_4' (HLS_CISR_spmv_accel.c:112) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_5' (HLS_CISR_spmv_accel.c:141) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:148).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 118.241 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:88:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:106:53)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 111.877 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_97_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_4'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_112_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('slot_row_counter_0_write_ln128', HLS_CISR_spmv_accel.c:128) of variable 'row_len_slot_arr_load', HLS_CISR_spmv_accel.c:128 on static variable 'slot_row_counter_0' and 'load' operation ('slot_row_counter_0_load', HLS_CISR_spmv_accel.c:122) on static variable 'slot_row_counter_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_112_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_5'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln148', HLS_CISR_spmv_accel.c:148) of variable 'add', HLS_CISR_spmv_accel.c:148 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load_1', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:148) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln148', HLS_CISR_spmv_accel.c:148) of variable 'add', HLS_CISR_spmv_accel.c:148 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load_1', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:148) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln148', HLS_CISR_spmv_accel.c:148) of variable 'add', HLS_CISR_spmv_accel.c:148 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load_1', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:148) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln148', HLS_CISR_spmv_accel.c:148) of variable 'add', HLS_CISR_spmv_accel.c:148 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load_1', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:148) on static variable 'slot_res_arr_3'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.022 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.48 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.35 seconds; current allocated memory: 94.201 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_6' (HLS_CISR_spmv_accel.c:164:30) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:164:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_5' (HLS_CISR_spmv_accel.c:141:24) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:141:24)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:148:28)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:148:28)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:151:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:151:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:148:28)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:148:28)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:151:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:151:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:148:28)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:148:28)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:151:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:151:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:148:28)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:148:28)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:151:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:151:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:167:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:167:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:167:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:167:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.7 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.62 seconds; current allocated memory: 96.926 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.928 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.227 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.468 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_97_3' (HLS_CISR_spmv_accel.c:97) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_4' (HLS_CISR_spmv_accel.c:112) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 118.132 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:88:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:106:53)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 111.420 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_97_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_4'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_112_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('slot_row_counter_0_write_ln128', HLS_CISR_spmv_accel.c:128) of variable 'row_len_slot_arr_load', HLS_CISR_spmv_accel.c:128 on static variable 'slot_row_counter_0' and 'load' operation ('slot_row_counter_0_load_1', HLS_CISR_spmv_accel.c:122) on static variable 'slot_row_counter_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_112_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 112.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 112.941 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.985 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.56 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.38 seconds; current allocated memory: 94.178 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.67 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.51 seconds; current allocated memory: 96.583 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.584 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.882 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.132 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_97_3' (HLS_CISR_spmv_accel.c:97) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_4' (HLS_CISR_spmv_accel.c:112) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_5' (HLS_CISR_spmv_accel.c:141) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_164_6' (HLS_CISR_spmv_accel.c:164) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:148).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:168).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 118.103 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:88:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:106:53)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 111.931 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_97_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_4'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_112_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('slot_row_counter_0_write_ln128', HLS_CISR_spmv_accel.c:128) of variable 'row_len_slot_arr_load', HLS_CISR_spmv_accel.c:128 on static variable 'slot_row_counter_0' and 'load' operation ('slot_row_counter_0_load', HLS_CISR_spmv_accel.c:122) on static variable 'slot_row_counter_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_112_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_5'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln148', HLS_CISR_spmv_accel.c:148) of variable 'add', HLS_CISR_spmv_accel.c:148 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:148) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln148', HLS_CISR_spmv_accel.c:148) of variable 'add', HLS_CISR_spmv_accel.c:148 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:148) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln148', HLS_CISR_spmv_accel.c:148) of variable 'add', HLS_CISR_spmv_accel.c:148 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:148) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln148', HLS_CISR_spmv_accel.c:148) of variable 'add', HLS_CISR_spmv_accel.c:148 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:148) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln148', HLS_CISR_spmv_accel.c:148) of variable 'add', HLS_CISR_spmv_accel.c:148 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:148) on static variable 'slot_res_arr_3'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.985 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 207-5534] Assuming false dependence as a "true/false" selection was not specified: HLS_CISR_spmv_accel.c:147:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.5 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.37 seconds; current allocated memory: 94.196 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.61 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.46 seconds; current allocated memory: 96.646 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.647 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.946 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.194 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_97_3' (HLS_CISR_spmv_accel.c:97) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_4' (HLS_CISR_spmv_accel.c:112) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_5' (HLS_CISR_spmv_accel.c:141) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_164_6' (HLS_CISR_spmv_accel.c:164) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:148).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:168).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 118.168 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'slot_data_arr' (HLS_CISR_spmv_accel.c:38).
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:88:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:106:53)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 111.954 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_97_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_112_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_5'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln148', HLS_CISR_spmv_accel.c:148) of variable 'add', HLS_CISR_spmv_accel.c:148 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:148) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln148', HLS_CISR_spmv_accel.c:148) of variable 'add', HLS_CISR_spmv_accel.c:148 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:148) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln148', HLS_CISR_spmv_accel.c:148) of variable 'add', HLS_CISR_spmv_accel.c:148 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:148) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln148', HLS_CISR_spmv_accel.c:148) of variable 'add', HLS_CISR_spmv_accel.c:148 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:148) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln148', HLS_CISR_spmv_accel.c:148) of variable 'add', HLS_CISR_spmv_accel.c:148 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:148) on static variable 'slot_res_arr_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 7, loop 'VITIS_LOOP_141_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_164_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_164_6'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.985 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.53 seconds. CPU system time: 0.23 seconds. Elapsed time: 0.38 seconds; current allocated memory: 94.178 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.68 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.53 seconds; current allocated memory: 96.584 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 96.585 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.881 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.131 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_97_3' (HLS_CISR_spmv_accel.c:97) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_4' (HLS_CISR_spmv_accel.c:112) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_5' (HLS_CISR_spmv_accel.c:141) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_164_6' (HLS_CISR_spmv_accel.c:164) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:148).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:168).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 118.102 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:88:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:106:53)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 111.915 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_97_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_112_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_5'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln148', HLS_CISR_spmv_accel.c:148) of variable 'add', HLS_CISR_spmv_accel.c:148 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:148) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln148', HLS_CISR_spmv_accel.c:148) of variable 'add', HLS_CISR_spmv_accel.c:148 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:148) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln148', HLS_CISR_spmv_accel.c:148) of variable 'add', HLS_CISR_spmv_accel.c:148 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:148) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln148', HLS_CISR_spmv_accel.c:148) of variable 'add', HLS_CISR_spmv_accel.c:148 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:148) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln148', HLS_CISR_spmv_accel.c:148) of variable 'add', HLS_CISR_spmv_accel.c:148 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:148) on static variable 'slot_res_arr_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 7, loop 'VITIS_LOOP_141_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_164_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_164_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 112.828 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.985 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.53 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.37 seconds; current allocated memory: 94.162 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:46:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.86 seconds. CPU system time: 0.42 seconds. Elapsed time: 4.81 seconds; current allocated memory: 96.743 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.745 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 110.670 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 124.641 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_97_3' (HLS_CISR_spmv_accel.c:97) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_4' (HLS_CISR_spmv_accel.c:112) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_143_5' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_149_6' (HLS_CISR_spmv_accel.c:149) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_172_7' (HLS_CISR_spmv_accel.c:172) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'inp_vec_data' (HLS_CISR_spmv_accel.c:142) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inp_vec_data' (HLS_CISR_spmv_accel.c:142) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:156).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:176).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 159.910 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:88:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:106:53)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 157.806 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_97_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_112_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_143_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_6'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_149_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln156', HLS_CISR_spmv_accel.c:156) of variable 'add', HLS_CISR_spmv_accel.c:156 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:156) on static variable 'slot_res_arr_3'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.985 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 207-5534] Assuming false dependence as a "true/false" selection was not specified: HLS_CISR_spmv_accel.c:147:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.48 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.35 seconds; current allocated memory: 94.196 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.63 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.52 seconds; current allocated memory: 96.646 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.647 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.946 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.195 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_97_3' (HLS_CISR_spmv_accel.c:97) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_4' (HLS_CISR_spmv_accel.c:112) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_5' (HLS_CISR_spmv_accel.c:141) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_164_6' (HLS_CISR_spmv_accel.c:164) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:148).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:168).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 118.168 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'slot_data_arr' (HLS_CISR_spmv_accel.c:38).
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:88:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:106:53)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 111.953 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_97_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_112_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_5'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln148', HLS_CISR_spmv_accel.c:148) of variable 'add', HLS_CISR_spmv_accel.c:148 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:148) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln148', HLS_CISR_spmv_accel.c:148) of variable 'add', HLS_CISR_spmv_accel.c:148 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:148) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln148', HLS_CISR_spmv_accel.c:148) of variable 'add', HLS_CISR_spmv_accel.c:148 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:148) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln148', HLS_CISR_spmv_accel.c:148) of variable 'add', HLS_CISR_spmv_accel.c:148 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:148) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln148', HLS_CISR_spmv_accel.c:148) of variable 'add', HLS_CISR_spmv_accel.c:148 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:148) on static variable 'slot_res_arr_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 7, loop 'VITIS_LOOP_141_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_164_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_164_6'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.985 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.52 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.36 seconds; current allocated memory: 94.194 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.51 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.41 seconds; current allocated memory: 96.565 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.566 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.823 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.078 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_97_3' (HLS_CISR_spmv_accel.c:97) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_4' (HLS_CISR_spmv_accel.c:112) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_5' (HLS_CISR_spmv_accel.c:141) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 117.726 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:88:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:106:53)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 110.925 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_97_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_112_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_5'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:150) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:150).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:150) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:150).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:150) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:150).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:150) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:150).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, loop 'VITIS_LOOP_141_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 111.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 112.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_2' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.985 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.52 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.38 seconds; current allocated memory: 94.194 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_5' (HLS_CISR_spmv_accel.c:141:24) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:141:24)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:149:22)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:149:22)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:149:22)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:149:22)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.65 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.6 seconds; current allocated memory: 96.749 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.750 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.012 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.267 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_97_3' (HLS_CISR_spmv_accel.c:97) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_4' (HLS_CISR_spmv_accel.c:112) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 117.886 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:88:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:106:53)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 111.008 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_97_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_112_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 111.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 112.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_0' is power-on initialization.
WARNING==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.022 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.64 seconds. CPU system time: 0.25 seconds. Elapsed time: 0.45 seconds; current allocated memory: 94.233 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5 seconds. CPU system time: 0.4 seconds. Elapsed time: 5.04 seconds; current allocated memory: 96.577 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.578 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.856 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.096 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_97_3' (HLS_CISR_spmv_accel.c:97) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_4' (HLS_CISR_spmv_accel.c:112) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 117.746 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:88:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:106:53)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 110.970 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_97_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_112_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_5'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:150) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:150).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:150) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:150).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:150) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:150).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:150) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:150).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, loop 'VITIS_LOOP_141_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 111.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 112.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_0' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.022 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.47 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.35 seconds; current allocated memory: 94.233 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.5 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.38 seconds; current allocated memory: 96.575 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 96.576 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 97.832 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.088 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_97_3' (HLS_CISR_spmv_accel.c:97) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_4' (HLS_CISR_spmv_accel.c:112) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_5' (HLS_CISR_spmv_accel.c:141) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 117.739 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:88:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:106:53)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 110.964 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_97_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_112_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_5'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:150) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:150).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:150) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:150).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:150) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:150).
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire write on port 'output_vec' (HLS_CISR_spmv_accel.c:150) and wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:150).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, loop 'VITIS_LOOP_141_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 111.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 112.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_2' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.022 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.52 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.36 seconds; current allocated memory: 94.233 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_1' (HLS_CISR_spmv_accel.c:31:22) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:31:22)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:67:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:39:21)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:43:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:43:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:39:21)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:43:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:43:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:39:21)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:43:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:43:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:39:21)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:43:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:43:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.64 seconds. CPU system time: 0.39 seconds. Elapsed time: 4.52 seconds; current allocated memory: 96.792 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 96.793 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 98.078 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.341 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_97_1' (HLS_CISR_spmv_accel.c:97) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_118_3' (HLS_CISR_spmv_accel.c:118) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_4' (HLS_CISR_spmv_accel.c:133) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_97_1' (HLS_CISR_spmv_accel.c:97) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_107_2' (HLS_CISR_spmv_accel.c:107) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 117.971 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:109:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:127:53)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 111.093 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_97_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_118_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_118_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_133_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 111.720 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 112.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_3' is power-on initialization.
WARNING==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.022 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 207-5301] unused parameter 'output_vec': HLS_CISR_spmv_accel.c:42:11
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.5 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.36 seconds; current allocated memory: 94.235 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.45 seconds. CPU system time: 0.4 seconds. Elapsed time: 4.39 seconds; current allocated memory: 96.585 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.585 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.844 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:31) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.106 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_97_3' (HLS_CISR_spmv_accel.c:97) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_4' (HLS_CISR_spmv_accel.c:112) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_5' (HLS_CISR_spmv_accel.c:141) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:150).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 118.016 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:88:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:106:53)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 111.577 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_97_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_112_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_5'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln150', HLS_CISR_spmv_accel.c:150) of variable 'add', HLS_CISR_spmv_accel.c:150 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:150) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln150', HLS_CISR_spmv_accel.c:150) of variable 'add', HLS_CISR_spmv_accel.c:150 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:150) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln150', HLS_CISR_spmv_accel.c:150) of variable 'add', HLS_CISR_spmv_accel.c:150 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:150) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln150', HLS_CISR_spmv_accel.c:150) of variable 'add', HLS_CISR_spmv_accel.c:150 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:150) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_141_5'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln150', HLS_CISR_spmv_accel.c:150) of variable 'add', HLS_CISR_spmv_accel.c:150 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:150) on static variable 'slot_res_arr_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 7, loop 'VITIS_LOOP_141_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 112.372 MB.
INFO: [BIND 205-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.022 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 207-5301] unused parameter 'output_vec': HLS_CISR_spmv_accel.c:42:11
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.5 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.36 seconds; current allocated memory: 94.235 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_5' (HLS_CISR_spmv_accel.c:141:24) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:141:24)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:151:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:151:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:154:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:154:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:151:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:151:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:154:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:154:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:151:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:151:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:154:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:154:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:151:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:151:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:154:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:154:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.63 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.5 seconds; current allocated memory: 96.807 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.809 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.079 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:31) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.343 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_97_3' (HLS_CISR_spmv_accel.c:97) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_4' (HLS_CISR_spmv_accel.c:112) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 118.018 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:88:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:106:53)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 111.243 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_97_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_112_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 111.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 112.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.022 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.51 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.37 seconds; current allocated memory: 94.201 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_5' (HLS_CISR_spmv_accel.c:141:24) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:141:24)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.83 seconds. CPU system time: 0.39 seconds. Elapsed time: 4.77 seconds; current allocated memory: 96.893 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.894 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.196 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.442 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_97_3' (HLS_CISR_spmv_accel.c:97) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_4' (HLS_CISR_spmv_accel.c:112) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_161_6' (HLS_CISR_spmv_accel.c:161) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:164).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 118.145 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:88:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:106:53)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 111.518 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_97_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_112_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_161_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 112.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 113.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.022 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.54 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.37 seconds; current allocated memory: 94.201 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_161_6' (HLS_CISR_spmv_accel.c:161:24) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:161:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_5' (HLS_CISR_spmv_accel.c:141:24) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:141:24)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:165:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:165:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:165:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:165:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.74 seconds. CPU system time: 0.4 seconds. Elapsed time: 4.66 seconds; current allocated memory: 96.941 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.943 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.224 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.479 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_97_3' (HLS_CISR_spmv_accel.c:97) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_4' (HLS_CISR_spmv_accel.c:112) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 118.152 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:88:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:106:53)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 111.388 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_97_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_112_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 112.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 112.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.022 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.5 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.37 seconds; current allocated memory: 94.201 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_161_6' (HLS_CISR_spmv_accel.c:161:24) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:161:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_5' (HLS_CISR_spmv_accel.c:141:24) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:141:24)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:165:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:165:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:165:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:165:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.63 seconds. CPU system time: 0.4 seconds. Elapsed time: 4.64 seconds; current allocated memory: 96.941 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.942 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.224 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.478 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_97_3' (HLS_CISR_spmv_accel.c:97) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_4' (HLS_CISR_spmv_accel.c:112) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 118.154 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:88:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:106:53)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 111.389 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_97_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_112_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 112.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 112.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.022 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.51 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.36 seconds; current allocated memory: 94.201 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_161_6' (HLS_CISR_spmv_accel.c:161:24) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:161:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_5' (HLS_CISR_spmv_accel.c:141:24) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:141:24)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:165:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:165:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:165:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:165:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.7 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.58 seconds; current allocated memory: 96.941 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.943 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.223 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.479 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_97_3' (HLS_CISR_spmv_accel.c:97) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_4' (HLS_CISR_spmv_accel.c:112) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 118.156 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:88:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:106:53)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 111.392 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_97_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_112_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 112.077 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 112.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 93.022 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.55 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.38 seconds; current allocated memory: 94.201 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_161_6' (HLS_CISR_spmv_accel.c:161:24) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:161:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_5' (HLS_CISR_spmv_accel.c:141:24) in function 'HLS_CISR_spmv_accel' completely with a factor of 4 (HLS_CISR_spmv_accel.c:141:24)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:150:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:165:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:165:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:165:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:165:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.66 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.64 seconds; current allocated memory: 96.941 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.943 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.223 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.480 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_97_3' (HLS_CISR_spmv_accel.c:97) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_4' (HLS_CISR_spmv_accel.c:112) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_76_1' (HLS_CISR_spmv_accel.c:76) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_86_2' (HLS_CISR_spmv_accel.c:86) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 118.156 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:88:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:106:53)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 111.389 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_97_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_112_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 112.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 112.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.022 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 207-5301] unused parameter 'slot_res_arr': HLS_CISR_spmv_accel.c:18:56
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.61 seconds. CPU system time: 0.23 seconds. Elapsed time: 0.42 seconds; current allocated memory: 94.204 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_1' (HLS_CISR_spmv_accel.c:98:20) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:98:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (HLS_CISR_spmv_accel.c:119:23) in function 'output_write' completely with a factor of 4 (HLS_CISR_spmv_accel.c:119:23)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:146:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:146:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:146:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:146:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:146:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:107:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:107:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:107:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:107:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:107:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:107:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:107:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:107:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.22 seconds. CPU system time: 0.39 seconds. Elapsed time: 5.14 seconds; current allocated memory: 96.995 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.997 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.307 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 97.559 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_1' (HLS_CISR_spmv_accel.c:24) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_1' (HLS_CISR_spmv_accel.c:48) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_1' (HLS_CISR_spmv_accel.c:67) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_24_1' (HLS_CISR_spmv_accel.c:24) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_2' (HLS_CISR_spmv_accel.c:34) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 118.210 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:36:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:57:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 111.422 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_24_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_67_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 112.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 112.867 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.022 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.59 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.41 seconds; current allocated memory: 94.201 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_1' (HLS_CISR_spmv_accel.c:98:20) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:98:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (HLS_CISR_spmv_accel.c:119:23) in function 'output_write' completely with a factor of 4 (HLS_CISR_spmv_accel.c:119:23)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:146:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:146:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:146:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:146:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:146:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:107:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:107:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:107:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:107:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:107:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:107:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:107:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:107:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:123:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.06 seconds. CPU system time: 0.44 seconds. Elapsed time: 5.04 seconds; current allocated memory: 96.962 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.964 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.276 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 97.529 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_1' (HLS_CISR_spmv_accel.c:24) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_1' (HLS_CISR_spmv_accel.c:48) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_1' (HLS_CISR_spmv_accel.c:67) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_24_1' (HLS_CISR_spmv_accel.c:24) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_2' (HLS_CISR_spmv_accel.c:34) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 118.184 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:36:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:57:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 111.408 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_24_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_67_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 112.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 112.873 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.022 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 207-5301] unused parameter 'slot_res_arr': HLS_CISR_spmv_accel.c:118:44
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.54 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.39 seconds; current allocated memory: 94.204 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.89 seconds. CPU system time: 0.42 seconds. Elapsed time: 4.79 seconds; current allocated memory: 96.760 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.762 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.097 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 97.319 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_99_1' (HLS_CISR_spmv_accel.c:99) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_1' (HLS_CISR_spmv_accel.c:120) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:108).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 118.347 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:37:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:58:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 112.191 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_1'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_99_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln108', HLS_CISR_spmv_accel.c:108) of variable 'add_i', HLS_CISR_spmv_accel.c:108 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:108) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_99_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln108', HLS_CISR_spmv_accel.c:108) of variable 'add_i', HLS_CISR_spmv_accel.c:108 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:108) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_99_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln108', HLS_CISR_spmv_accel.c:108) of variable 'add_i', HLS_CISR_spmv_accel.c:108 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:108) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_99_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln108', HLS_CISR_spmv_accel.c:108) of variable 'add_i', HLS_CISR_spmv_accel.c:108 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:108) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_99_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln108', HLS_CISR_spmv_accel.c:108) of variable 'add_i', HLS_CISR_spmv_accel.c:108 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:108) on static variable 'slot_res_arr_3'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.022 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 207-5301] unused parameter 'slot_res_arr': HLS_CISR_spmv_accel.c:118:44
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.54 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.39 seconds; current allocated memory: 94.204 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.79 seconds; current allocated memory: 96.760 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.762 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.098 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.323 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_99_1' (HLS_CISR_spmv_accel.c:99) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_1' (HLS_CISR_spmv_accel.c:120) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:108).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 118.356 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:37:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:58:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 112.193 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_1'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_99_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln108', HLS_CISR_spmv_accel.c:108) of variable 'add_i', HLS_CISR_spmv_accel.c:108 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:108) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_99_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln108', HLS_CISR_spmv_accel.c:108) of variable 'add_i', HLS_CISR_spmv_accel.c:108 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:108) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_99_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln108', HLS_CISR_spmv_accel.c:108) of variable 'add_i', HLS_CISR_spmv_accel.c:108 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:108) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_99_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln108', HLS_CISR_spmv_accel.c:108) of variable 'add_i', HLS_CISR_spmv_accel.c:108 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:108) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_99_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln108', HLS_CISR_spmv_accel.c:108) of variable 'add_i', HLS_CISR_spmv_accel.c:108 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:108) on static variable 'slot_res_arr_3'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.022 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 207-5301] unused parameter 'slot_res_arr': HLS_CISR_spmv_accel.c:118:44
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.53 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.36 seconds; current allocated memory: 94.204 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.07 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.86 seconds; current allocated memory: 96.760 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.762 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 98.102 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.321 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_99_1' (HLS_CISR_spmv_accel.c:99) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_1' (HLS_CISR_spmv_accel.c:120) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:108).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 118.388 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:37:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:58:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 112.227 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_1'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_99_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln108', HLS_CISR_spmv_accel.c:108) of variable 'add_i', HLS_CISR_spmv_accel.c:108 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:108) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_99_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln108', HLS_CISR_spmv_accel.c:108) of variable 'add_i', HLS_CISR_spmv_accel.c:108 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:108) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_99_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln108', HLS_CISR_spmv_accel.c:108) of variable 'add_i', HLS_CISR_spmv_accel.c:108 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:108) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_99_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln108', HLS_CISR_spmv_accel.c:108) of variable 'add_i', HLS_CISR_spmv_accel.c:108 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:108) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_99_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln108', HLS_CISR_spmv_accel.c:108) of variable 'add_i', HLS_CISR_spmv_accel.c:108 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:108) on static variable 'slot_res_arr_3'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.022 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.56 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.35 seconds; current allocated memory: 94.201 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.4 seconds. CPU system time: 0.44 seconds. Elapsed time: 5.31 seconds; current allocated memory: 96.680 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.682 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.021 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 97.241 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_99_1' (HLS_CISR_spmv_accel.c:99) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_1' (HLS_CISR_spmv_accel.c:120) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:108).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:125).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 118.302 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:37:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:58:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 112.204 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_1'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_99_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln108', HLS_CISR_spmv_accel.c:108) of variable 'add_i', HLS_CISR_spmv_accel.c:108 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:108) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_99_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln108', HLS_CISR_spmv_accel.c:108) of variable 'add_i', HLS_CISR_spmv_accel.c:108 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:108) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_99_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln108', HLS_CISR_spmv_accel.c:108) of variable 'add_i', HLS_CISR_spmv_accel.c:108 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:108) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_99_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln108', HLS_CISR_spmv_accel.c:108) of variable 'add_i', HLS_CISR_spmv_accel.c:108 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:108) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_99_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln108', HLS_CISR_spmv_accel.c:108) of variable 'add_i', HLS_CISR_spmv_accel.c:108 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:108) on static variable 'slot_res_arr_3'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.022 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.54 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.35 seconds; current allocated memory: 94.201 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_1' (HLS_CISR_spmv_accel.c:99:20) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:99:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_120_1' (HLS_CISR_spmv_accel.c:120:23) in function 'output_write' completely with a factor of 4 (HLS_CISR_spmv_accel.c:120:23)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.34 seconds. CPU system time: 0.33 seconds. Elapsed time: 4.92 seconds; current allocated memory: 96.962 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.964 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.405 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 97.589 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 118.461 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:37:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:58:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 112.134 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 113.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.022 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.5 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.34 seconds; current allocated memory: 94.201 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_1' (HLS_CISR_spmv_accel.c:99:20) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:99:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_120_1' (HLS_CISR_spmv_accel.c:120:23) in function 'output_write' completely with a factor of 4 (HLS_CISR_spmv_accel.c:120:23)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.82 seconds; current allocated memory: 96.962 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 96.964 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.407 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 97.591 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 118.459 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:37:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:58:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 112.127 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 113.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.022 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.56 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.37 seconds; current allocated memory: 94.201 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49:22) in function 'store_row_len_arr' completely with a factor of 4 (HLS_CISR_spmv_accel.c:49:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68:21) in function 'CISR_decoder' completely with a factor of 4 (HLS_CISR_spmv_accel.c:68:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_1' (HLS_CISR_spmv_accel.c:99:20) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:99:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_120_1' (HLS_CISR_spmv_accel.c:120:23) in function 'output_write' completely with a factor of 4 (HLS_CISR_spmv_accel.c:120:23)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.64 seconds. CPU system time: 0.36 seconds. Elapsed time: 5.36 seconds; current allocated memory: 97.416 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.419 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.948 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 98.095 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.022 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.55 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.37 seconds; current allocated memory: 94.201 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49:22) in function 'store_row_len_arr' completely with a factor of 4 (HLS_CISR_spmv_accel.c:49:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68:21) in function 'CISR_decoder' completely with a factor of 4 (HLS_CISR_spmv_accel.c:68:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_120_1' (HLS_CISR_spmv_accel.c:120:23) in function 'output_write' completely with a factor of 4 (HLS_CISR_spmv_accel.c:120:23)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:125:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:125:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:125:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:125:34)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.66 seconds. CPU system time: 0.4 seconds. Elapsed time: 5.39 seconds; current allocated memory: 97.297 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.299 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 98.809 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 97.949 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_99_1' (HLS_CISR_spmv_accel.c:99) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:108).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i32P0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:111).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 118.830 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:37:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:58:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 112.635 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_1'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_99_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln108', HLS_CISR_spmv_accel.c:108) of variable 'add_i', HLS_CISR_spmv_accel.c:108 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load_1', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:108) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_99_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln108', HLS_CISR_spmv_accel.c:108) of variable 'add_i', HLS_CISR_spmv_accel.c:108 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load_1', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:108) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_99_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln108', HLS_CISR_spmv_accel.c:108) of variable 'add_i', HLS_CISR_spmv_accel.c:108 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load_1', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:108) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_99_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln108', HLS_CISR_spmv_accel.c:108) of variable 'add_i', HLS_CISR_spmv_accel.c:108 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load_1', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:108) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_99_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln108', HLS_CISR_spmv_accel.c:108) of variable 'add_i', HLS_CISR_spmv_accel.c:108 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load_1', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:108) on static variable 'slot_res_arr_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 13, loop 'VITIS_LOOP_99_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 113.640 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 114.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_res_arr_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_id_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_res_arr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_id_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_res_arr_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_id_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_res_arr_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_id_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_CISR_spmv_accel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 116.240 MB.
INFO: [RTMG 210-278] Implementing memory 'HLS_CISR_spmv_accel_row_len_slot_arr_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.35 seconds; current allocated memory: 127.784 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for HLS_CISR_spmv_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for HLS_CISR_spmv_accel.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.022 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.52 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.33 seconds; current allocated memory: 94.201 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49:22) in function 'store_row_len_arr' completely with a factor of 4 (HLS_CISR_spmv_accel.c:49:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68:21) in function 'CISR_decoder' completely with a factor of 4 (HLS_CISR_spmv_accel.c:68:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_1' (HLS_CISR_spmv_accel.c:99:20) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:99:20)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.26 seconds. CPU system time: 0.34 seconds. Elapsed time: 5.03 seconds; current allocated memory: 97.366 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.369 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.895 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 98.039 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_1' (HLS_CISR_spmv_accel.c:120) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.022 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.34 seconds; current allocated memory: 94.201 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49:22) in function 'store_row_len_arr' completely with a factor of 4 (HLS_CISR_spmv_accel.c:49:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68:21) in function 'CISR_decoder' completely with a factor of 4 (HLS_CISR_spmv_accel.c:68:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_1' (HLS_CISR_spmv_accel.c:99:20) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:99:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_120_1' (HLS_CISR_spmv_accel.c:120:23) in function 'output_write' completely with a factor of 4 (HLS_CISR_spmv_accel.c:120:23)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.26 seconds. CPU system time: 0.31 seconds. Elapsed time: 5.01 seconds; current allocated memory: 97.416 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.419 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 98.949 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 98.095 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.022 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.85 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.73 seconds; current allocated memory: 94.192 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49:22) in function 'store_row_len_arr' completely with a factor of 4 (HLS_CISR_spmv_accel.c:49:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_1' (HLS_CISR_spmv_accel.c:99:20) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:99:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_120_1' (HLS_CISR_spmv_accel.c:120:23) in function 'output_write' completely with a factor of 4 (HLS_CISR_spmv_accel.c:120:23)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.44 seconds. CPU system time: 0.36 seconds. Elapsed time: 5.02 seconds; current allocated memory: 97.127 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.129 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 98.642 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 97.783 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 118.723 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:37:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:58:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 112.408 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.022 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.42 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.27 seconds; current allocated memory: 94.201 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49:22) in function 'store_row_len_arr' completely with a factor of 4 (HLS_CISR_spmv_accel.c:49:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68:21) in function 'CISR_decoder' completely with a factor of 4 (HLS_CISR_spmv_accel.c:68:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_1' (HLS_CISR_spmv_accel.c:99:20) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:99:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_120_1' (HLS_CISR_spmv_accel.c:120:23) in function 'output_write' completely with a factor of 4 (HLS_CISR_spmv_accel.c:120:23)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.89 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.74 seconds; current allocated memory: 97.416 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.419 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.949 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.097 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.146 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.31 seconds; current allocated memory: 94.326 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_1' (HLS_CISR_spmv_accel.c:101:21) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:101:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_1' (HLS_CISR_spmv_accel.c:122:23) in function 'output_write' completely with a factor of 4 (HLS_CISR_spmv_accel.c:122:23)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.68 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.57 seconds; current allocated memory: 97.072 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.074 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.518 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.702 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 118.557 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:37:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:58:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 112.261 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 113.149 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.296 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.5 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.35 seconds; current allocated memory: 94.491 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_1' (HLS_CISR_spmv_accel.c:48:22) in function 'store_row_len_arr' completely with a factor of 4 (HLS_CISR_spmv_accel.c:48:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_1' (HLS_CISR_spmv_accel.c:67:21) in function 'CISR_decoder' completely with a factor of 4 (HLS_CISR_spmv_accel.c:67:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_1' (HLS_CISR_spmv_accel.c:101:21) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:101:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_1' (HLS_CISR_spmv_accel.c:123:23) in function 'output_write' completely with a factor of 4 (HLS_CISR_spmv_accel.c:123:23)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:152:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:152:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:152:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:152:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:152:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:52:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:58:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:52:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:58:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:52:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:58:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:52:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:58:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:79:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:82:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:90:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:79:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:82:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:90:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:79:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:82:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:90:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:79:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:82:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:90:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:114:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:114:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:114:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:114:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:129:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:129:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:129:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:129:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.12 seconds. CPU system time: 0.37 seconds. Elapsed time: 5.06 seconds; current allocated memory: 97.641 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.644 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 99.167 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.308 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_2' (HLS_CISR_spmv_accel.c:34) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.265 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.47 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.32 seconds; current allocated memory: 94.461 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_1' (HLS_CISR_spmv_accel.c:48:22) in function 'store_row_len_arr' completely with a factor of 4 (HLS_CISR_spmv_accel.c:48:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_1' (HLS_CISR_spmv_accel.c:67:21) in function 'CISR_decoder' completely with a factor of 4 (HLS_CISR_spmv_accel.c:67:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_1' (HLS_CISR_spmv_accel.c:101:21) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:101:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_1' (HLS_CISR_spmv_accel.c:123:23) in function 'output_write' completely with a factor of 4 (HLS_CISR_spmv_accel.c:123:23)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:152:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:152:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:152:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:152:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:152:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:52:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:58:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:52:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:58:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:52:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:58:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:52:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:58:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:79:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:82:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:90:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:79:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:82:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:90:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:79:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:82:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:90:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:79:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:82:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:90:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:114:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:114:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:114:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:114:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:129:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:129:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:129:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:129:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.84 seconds; current allocated memory: 97.643 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.645 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 99.169 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.311 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_2' (HLS_CISR_spmv_accel.c:34) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.275 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: HLS_CISR_spmv_accel.c:25:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.33 seconds; current allocated memory: 94.518 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49:22) in function 'store_row_len_arr' completely with a factor of 4 (HLS_CISR_spmv_accel.c:49:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68:21) in function 'CISR_decoder' completely with a factor of 4 (HLS_CISR_spmv_accel.c:68:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_1' (HLS_CISR_spmv_accel.c:102:21) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:102:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_1' (HLS_CISR_spmv_accel.c:124:23) in function 'output_write' completely with a factor of 4 (HLS_CISR_spmv_accel.c:124:23)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:80:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:83:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:87:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:91:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:80:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:83:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:87:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:91:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:80:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:83:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:87:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:91:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:80:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:83:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:87:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:91:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:130:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:130:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:130:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:130:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.9 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.88 seconds; current allocated memory: 97.704 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.707 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 99.228 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.371 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (HLS_CISR_spmv_accel.c:26) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_26_1' (HLS_CISR_spmv_accel.c:26) in function 'HLS_CISR_spmv_accel' for pipelining.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.275 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.5 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.35 seconds; current allocated memory: 94.516 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49:22) in function 'store_row_len_arr' completely with a factor of 4 (HLS_CISR_spmv_accel.c:49:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68:21) in function 'CISR_decoder' completely with a factor of 4 (HLS_CISR_spmv_accel.c:68:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_1' (HLS_CISR_spmv_accel.c:102:21) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:102:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_1' (HLS_CISR_spmv_accel.c:124:23) in function 'output_write' completely with a factor of 4 (HLS_CISR_spmv_accel.c:124:23)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:80:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:83:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:87:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:91:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:80:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:83:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:87:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:91:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:80:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:83:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:87:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:91:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:80:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:83:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:87:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:91:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:130:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:130:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:130:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:130:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.97 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.88 seconds; current allocated memory: 97.671 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.673 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 99.196 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.337 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (HLS_CISR_spmv_accel.c:26) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_26_1' (HLS_CISR_spmv_accel.c:26) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
