Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\User\Documents\Conception conjointe\FAUGERE_Lab1\lab1_qsys.qsys" --synthesis=VHDL --output-directory="C:\Users\User\Documents\Conception conjointe\FAUGERE_Lab1\lab1_qsys\synthesis" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading FAUGERE_Lab1/lab1_qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory
Progress: Adding pioLEDs [altera_avalon_pio 18.0]
Progress: Parameterizing module pioLEDs
Progress: Adding pioPushButton [altera_avalon_pio 18.0]
Progress: Parameterizing module pioPushButton
Progress: Adding pioSwitch [altera_avalon_pio 18.0]
Progress: Parameterizing module pioSwitch
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab1_qsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: lab1_qsys.pioPushButton: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab1_qsys.pioSwitch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: lab1_qsys.pioPushButton: Interrupt sender pioPushButton.irq is not connected to an interrupt receiver
Warning: lab1_qsys.pioSwitch: Interrupt sender pioSwitch.irq is not connected to an interrupt receiver
Info: lab1_qsys: Generating lab1_qsys "lab1_qsys" for QUARTUS_SYNTH
Info: jtag_uart_0: Starting RTL generation for module 'lab1_qsys_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab1_qsys_jtag_uart_0 --dir=C:/Users/User/AppData/Local/Temp/alt9737_7903454389174289149.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9737_7903454389174289149.dir/0002_jtag_uart_0_gen//lab1_qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'lab1_qsys_jtag_uart_0'
Info: jtag_uart_0: "lab1_qsys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "lab1_qsys" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory: Starting RTL generation for module 'lab1_qsys_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab1_qsys_onchip_memory --dir=C:/Users/User/AppData/Local/Temp/alt9737_7903454389174289149.dir/0003_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9737_7903454389174289149.dir/0003_onchip_memory_gen//lab1_qsys_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'lab1_qsys_onchip_memory'
Info: onchip_memory: "lab1_qsys" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: pioLEDs: Starting RTL generation for module 'lab1_qsys_pioLEDs'
Info: pioLEDs:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab1_qsys_pioLEDs --dir=C:/Users/User/AppData/Local/Temp/alt9737_7903454389174289149.dir/0004_pioLEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9737_7903454389174289149.dir/0004_pioLEDs_gen//lab1_qsys_pioLEDs_component_configuration.pl  --do_build_sim=0  ]
Info: pioLEDs: Done RTL generation for module 'lab1_qsys_pioLEDs'
Info: pioLEDs: "lab1_qsys" instantiated altera_avalon_pio "pioLEDs"
Info: pioPushButton: Starting RTL generation for module 'lab1_qsys_pioPushButton'
Info: pioPushButton:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab1_qsys_pioPushButton --dir=C:/Users/User/AppData/Local/Temp/alt9737_7903454389174289149.dir/0005_pioPushButton_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9737_7903454389174289149.dir/0005_pioPushButton_gen//lab1_qsys_pioPushButton_component_configuration.pl  --do_build_sim=0  ]
Info: pioPushButton: Done RTL generation for module 'lab1_qsys_pioPushButton'
Info: pioPushButton: "lab1_qsys" instantiated altera_avalon_pio "pioPushButton"
Info: pioSwitch: Starting RTL generation for module 'lab1_qsys_pioSwitch'
Info: pioSwitch:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab1_qsys_pioSwitch --dir=C:/Users/User/AppData/Local/Temp/alt9737_7903454389174289149.dir/0006_pioSwitch_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9737_7903454389174289149.dir/0006_pioSwitch_gen//lab1_qsys_pioSwitch_component_configuration.pl  --do_build_sim=0  ]
Info: pioSwitch: Done RTL generation for module 'lab1_qsys_pioSwitch'
Info: pioSwitch: "lab1_qsys" instantiated altera_avalon_pio "pioSwitch"
Error: Generation stopped, 4 or more modules remaining
Info: lab1_qsys: Done "lab1_qsys" with 11 modules, 7 files
Error: qsys-generate failed with exit code 1: 1 Error, 2 Warnings
Info: Stopping: Create HDL design files for synthesis
