

================================================================
== Vivado HLS Report for 'Duplicate'
================================================================
* Date:           Wed Dec  5 01:56:08 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Haaris
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.520|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    1|  66305|    1|  66305|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-------+----------+-----------+-----------+---------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   | min |  max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+-----+-------+----------+-----------+-----------+---------+----------+
        |- loop_height  |    0|  66304|  3 ~ 259 |          -|          -| 0 ~ 256 |    no    |
        | + loop_width  |    0|    256|         2|          1|          1| 0 ~ 256 |    yes   |
        +---------------+-----+-------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     124|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     114|
|Register         |        -|      -|     168|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     168|     238|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_115_p2                     |     +    |      0|  0|  39|          32|           1|
    |j_V_fu_126_p2                     |     +    |      0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |exitcond6_i_fu_110_p2             |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_i_fu_121_p2              |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 124|         134|          72|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  27|          5|    1|          5|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |  15|          3|    1|          3|
    |dst1_data_stream_V_V_blk_n  |   9|          2|    1|          2|
    |dst2_data_stream_V_V_blk_n  |   9|          2|    1|          2|
    |src_cols_V_blk_n            |   9|          2|    1|          2|
    |src_data_stream_V_V_blk_n   |   9|          2|    1|          2|
    |src_rows_V_blk_n            |   9|          2|    1|          2|
    |t_V_15_reg_99               |   9|          2|   32|         64|
    |t_V_reg_88                  |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 114|         24|   72|        148|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |cols_V_reg_137           |  32|   0|   32|          0|
    |exitcond_i_reg_151       |   1|   0|    1|          0|
    |i_V_reg_146              |  32|   0|   32|          0|
    |rows_V_reg_132           |  32|   0|   32|          0|
    |t_V_15_reg_99            |  32|   0|   32|          0|
    |t_V_reg_88               |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 168|   0|  168|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |       Duplicate      | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |       Duplicate      | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |       Duplicate      | return value |
|ap_done                      | out |    1| ap_ctrl_hs |       Duplicate      | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |       Duplicate      | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |       Duplicate      | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |       Duplicate      | return value |
|src_rows_V_dout              |  in |   32|   ap_fifo  |      src_rows_V      |    pointer   |
|src_rows_V_empty_n           |  in |    1|   ap_fifo  |      src_rows_V      |    pointer   |
|src_rows_V_read              | out |    1|   ap_fifo  |      src_rows_V      |    pointer   |
|src_cols_V_dout              |  in |   32|   ap_fifo  |      src_cols_V      |    pointer   |
|src_cols_V_empty_n           |  in |    1|   ap_fifo  |      src_cols_V      |    pointer   |
|src_cols_V_read              | out |    1|   ap_fifo  |      src_cols_V      |    pointer   |
|src_data_stream_V_V_dout     |  in |   15|   ap_fifo  |  src_data_stream_V_V |    pointer   |
|src_data_stream_V_V_empty_n  |  in |    1|   ap_fifo  |  src_data_stream_V_V |    pointer   |
|src_data_stream_V_V_read     | out |    1|   ap_fifo  |  src_data_stream_V_V |    pointer   |
|dst1_data_stream_V_V_din     | out |   15|   ap_fifo  | dst1_data_stream_V_V |    pointer   |
|dst1_data_stream_V_V_full_n  |  in |    1|   ap_fifo  | dst1_data_stream_V_V |    pointer   |
|dst1_data_stream_V_V_write   | out |    1|   ap_fifo  | dst1_data_stream_V_V |    pointer   |
|dst2_data_stream_V_V_din     | out |   15|   ap_fifo  | dst2_data_stream_V_V |    pointer   |
|dst2_data_stream_V_V_full_n  |  in |    1|   ap_fifo  | dst2_data_stream_V_V |    pointer   |
|dst2_data_stream_V_V_write   | out |    1|   ap_fifo  | dst2_data_stream_V_V |    pointer   |
+-----------------------------+-----+-----+------------+----------------------+--------------+

