// Generated by CIRCT unknown git version
module ram_68k(	// file.cleaned.mlir:2:3
  input  [14:0] address,	// file.cleaned.mlir:2:25
  input  [1:0]  byteena,	// file.cleaned.mlir:2:44
  input         clock,	// file.cleaned.mlir:2:62
  input  [15:0] data,	// file.cleaned.mlir:2:78
  input         wren,	// file.cleaned.mlir:2:94
  output [15:0] q	// file.cleaned.mlir:2:110
);

  assign q = 16'h0;	// file.cleaned.mlir:3:15, :4:5
endmodule

module ram_z80(	// file.cleaned.mlir:6:3
  input  [12:0] address,	// file.cleaned.mlir:6:25
  input         clock,	// file.cleaned.mlir:6:44
  input  [7:0]  data,	// file.cleaned.mlir:6:60
  input         wren,	// file.cleaned.mlir:6:75
  output [7:0]  q	// file.cleaned.mlir:6:91
);

  assign q = 8'h0;	// file.cleaned.mlir:7:14, :8:5
endmodule

module vram_ip(	// file.cleaned.mlir:10:3
  input  [13:0] address,	// file.cleaned.mlir:10:25
  input  [3:0]  byteena,	// file.cleaned.mlir:10:44
  input         clock,	// file.cleaned.mlir:10:62
  input  [31:0] data,	// file.cleaned.mlir:10:78
  input         wren,	// file.cleaned.mlir:10:94
  output [31:0] q	// file.cleaned.mlir:10:110
);

  assign q = 32'h0;	// file.cleaned.mlir:11:15, :12:5
endmodule

