<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>Yassine Hariri, PhD | IoT & Edge AI</title>
  <link rel="stylesheet" href="style.css">
  <script src="script.js" defer></script>
</head>
<body>
  <header>
    <div class="container">
      <h1>Yassine Hariri, PhD</h1>
      <p>Manager, IoT & Edge AI | Member of the CTO Office | Strategic Technology Leader</p>
      <nav>
        <ul>
          <li><a href="index.html">Home</a></li>
          <li><a href="about.html">About</a></li>
          <li><a href="#experience">Experience</a></li>
          <li><a href="#publications">Publications</a></li>
          <li><a href="#contact">Contact</a></li>
        </ul>
      </nav>
    </div>
  </header>

  <section class="hero">
    <div class="container">
      <img src="images/profile.jpg" alt="Profile photo of Yassine Hariri" class="profile-pic">
      <h2>Advancing AI at the Edge</h2>
      <p>I bring 17+ years of experience building systems at the intersection of AI, IoT, embedded computing, and cloud-to-edge intelligence.</p>
    </div>
  </section>

  <section id="experience" class="container">
    <h2>Leadership & Experience</h2>
    <ul>
      <li><strong>Manager, IoT & Edge AI</strong>, CMC Microsystems (2025 – Present)</li>
      <li><strong>Senior Staff Scientist – AI/ML & Embedded Systems</strong>, CMC Microsystems (2021 – 2025)</li>
      <li><strong>Senior Engineer, Platform Design</strong>, CMC Microsystems (2011 – 2021)</li>
      <li><strong>ASIC/FPGA Hardware Research Engineer</strong>, LACIME Lab (2009 – 2011)</li>
      <li><strong>Research Fellow & R&D Engineer</strong>, LACIME Lab / ÉTS (2000 – 2009)</li>
    </ul>
  </section>

  <section id="publications" class="container">
    <h2>Publications (Selected)</h2>
    <ul>
      <li>“Bridging fault diagnostic tool…” – IET Computers & Digital Techniques, 2007</li>
      <li>“Improving a 3 Data-Source Diagnostic Method” – IEEE NEWCAS, 2006</li>
      <li>“Early Soft Error Sensitivity Analysis Technique for SRAM FPGA Design” – JETTA, 2013</li>
      <li>“Adaptive High Quality Test Optimization Strategy” – Defect Based Testing, 2006</li>
    </ul>
  </section>

  <section id="contact" class="container">
    <h2>Contact</h2>
    <p>Email: <a href="mailto:hariri.yassine@outlook.com">hariri.yassine@outlook.com</a></p>
    <p>LinkedIn: <a href="https://www.linkedin.com/in/yassinehariri">linkedin.com/in/yassinehariri</a></p>
    <p>Twitter: <a href="https://twitter.com/HaririYassine">@HaririYassine</a></p>
  </section>

  <footer>
    <p>© 2025 Yassine Hariri. Built with ❤️ on GitHub Pages.</p>
  </footer>
</body>
</html>
