/* $Id: ui_rom_defi_fap21v_acc.h,v 1.4 Broadcom SDK $
 * $Copyright: (c) 2016 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
*/


#ifndef __UI_ROM_DEFI_FAP21V_ACC_INCLUDED__
/* { */
#define __UI_ROM_DEFI_FAP21V_ACC_INCLUDED__

#ifdef  __cplusplus
extern "C" {
#endif

#ifdef _MSC_VER
  /*
   * On MS-Windows platform this attribute is not defined.
   */
  #define __ATTRIBUTE_PACKED__
  #pragma pack(push)
  #pragma pack(1)

#elif __GNUC__
    /*
     * GNUC packing attribute
     */
     #define __ATTRIBUTE_PACKED__  __attribute__ ((packed))
#else
     #error  "Add your system support for packed attribute."
#endif

#include <appl/dpp/UserInterface/ui_pure_defi_fap21v_acc.h>

/********************************************************/

EXTERN CONST
   PARAM_VAL
     Fap21v_acc_mask_default
#ifdef INIT
   =
{
  VAL_NUMERIC,
  0,
  {
    /*
     * Casting may be required here only to keep the compiler silent.
     */
    (unsigned long)0xFFFFFFFF
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL
     Fap21v_acc_shift_default
#ifdef INIT
   =
{
  VAL_NUMERIC,
  0,
  {
    /*
     * Casting may be required here only to keep the compiler silent.
     */
    (unsigned long)0
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_acc_free_vals[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,SYMB_NAME_NUMERIC,
    {
      {
        HAS_NO_MIN_VALUE | HAS_NO_MAX_VALUE,
        0,0,
          /*
           * Number of times this value can be repeated (i.e.,
           * value is an array). Must be at least 1!
           */
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
/*
 * Last element. Do not remove.
 */
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_acc_empty_vals[]
#ifdef INIT
   =
{
/*
 * Last element. Do not remove.
 */
  {
    VAL_END_OF_LIST
  }
}
#endif
;

EXTERN CONST
   PARAM_VAL_RULES
     FAP21V_SPI4_2_INTERFACE_rule[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "fap21v_spi4_2_interface_non",
    {
      {
        FAP21V_SPI4_2_INTERFACE_NON,
          /*
           * Casting added here just to keep the compiler silent.
           */
        (long)""
        "  FAP21V_SPI4_2_INTERFACE_NON:\r\n"
        "  Not on A nor B.\r\n"
        "",
          /*
           * Pointer to a function to call after symbolic value
           * has been accepted. Casting should be 'VAL_PROC_PTR'.
           * Casting to 'long' added here just to keep the
           * compiler silent.
           */
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fap21v_spi4_2_interface_a",
    {
      {
        FAP21V_SPI4_2_INTERFACE_A,
          /*
           * Casting added here just to keep the compiler silent.
           */
        (long)""
        "  FAP21V_SPI4_2_INTERFACE_A:\r\n"
        "  Only interface A.\r\n"
        "",
          /*
           * Pointer to a function to call after symbolic value
           * has been accepted. Casting should be 'VAL_PROC_PTR'.
           * Casting to 'long' added here just to keep the
           * compiler silent.
           */
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fap21v_spi4_2_interface_b",
    {
      {
        FAP21V_SPI4_2_INTERFACE_B,
          /*
           * Casting added here just to keep the compiler silent.
           */
        (long)""
        "  FAP21V_SPI4_2_INTERFACE_B:\r\n"
        "  Only interface B.\r\n"
        "",
          /*
           * Pointer to a function to call after symbolic value
           * has been accepted. Casting should be 'VAL_PROC_PTR'.
           * Casting to 'long' added here just to keep the
           * compiler silent.
           */
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fap21v_spi4_2_interface_a_b",
    {
      {
        FAP21V_SPI4_2_INTERFACE_A_B,
          /*
           * Casting added here just to keep the compiler silent.
           */
        (long)""
        "  FAP21V_SPI4_2_INTERFACE_A_B:\r\n"
        "  Both on interface A and B.\r\n"
        "",
          /*
           * Pointer to a function to call after symbolic value
           * has been accepted. Casting should be 'VAL_PROC_PTR'.
           * Casting to 'long' added here just to keep the
           * compiler silent.
           */
        (long)NULL
      }
    }
  },
/*
 * Last element. Do not remove.
 */
  {
    VAL_END_OF_LIST
  }
}
#endif
;

/********************************************************/

EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_cib_gci_2_event_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_GCI_2_EVENT_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "gci2_evnt_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_GCI_2_EVENT_COUNTER_REG_GCI2_EVNT_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "gci2_evnt_cnt_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_GCI_2_EVENT_COUNTER_REG_GCI2_EVNT_CNT_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_cib_gci_1_event_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_GCI_1_EVENT_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "gci1_evnt_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_GCI_1_EVENT_COUNTER_REG_GCI1_EVNT_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "gci1_evnt_cnt_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_GCI_1_EVENT_COUNTER_REG_GCI1_EVNT_CNT_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_cib_cib_config_0_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_CIB_CONFIG_0_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lky_bkt_max_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_CIB_CONFIG_0_REG_LKY_BKT_MAX_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lky_bkt_cng_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_CIB_CONFIG_0_REG_LKY_BKT_CNG_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_cib_cib_status_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_CIB_STATUS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mci0_on",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_CIB_STATUS_REG_MCI0_ON_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mci1_on",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_CIB_STATUS_REG_MCI1_ON_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lky_bkt1_cng",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_CIB_STATUS_REG_LKY_BKT1_CNG_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lky_bkt2_cng",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_CIB_STATUS_REG_LKY_BKT2_CNG_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lky_bkt3_cng",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_CIB_STATUS_REG_LKY_BKT3_CNG_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mci0_evnt_cnt_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_CIB_STATUS_REG_MCI0_EVNT_CNT_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mci1_evnt_cnt_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_CIB_STATUS_REG_MCI1_EVNT_CNT_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "gci1_evnt_cnt_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_CIB_STATUS_REG_GCI1_EVNT_CNT_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "gci2_evnt_cnt_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_CIB_STATUS_REG_GCI2_EVNT_CNT_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "gci3_evnt_cnt_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_CIB_STATUS_REG_GCI3_EVNT_CNT_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_cib_mci0_on_event_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_MCI0_ON_EVENT_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mci0_evnt_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_MCI0_ON_EVENT_COUNTER_REG_MCI0_EVNT_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mci0_evnt_cnt_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_MCI0_ON_EVENT_COUNTER_REG_MCI0_EVNT_CNT_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_cib_leaky_buckets_value_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_LEAKY_BUCKETS_VALUE_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lky_bkt_val1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_LEAKY_BUCKETS_VALUE_REG_LKY_BKT_VAL1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lky_bkt_val2",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_LEAKY_BUCKETS_VALUE_REG_LKY_BKT_VAL2_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lky_bkt_val3",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_LEAKY_BUCKETS_VALUE_REG_LKY_BKT_VAL3_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cng_flag1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_LEAKY_BUCKETS_VALUE_REG_CNG_FLAG1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cng_flag2",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_LEAKY_BUCKETS_VALUE_REG_CNG_FLAG2_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cng_flag3",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_LEAKY_BUCKETS_VALUE_REG_CNG_FLAG3_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_cib_cib_config_3_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_CIB_CONFIG_3_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "hold_mciprd",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_CIB_CONFIG_3_REG_HOLD_MCIPRD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_cib_mci1_on_event_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_MCI1_ON_EVENT_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mci1_evnt_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_MCI1_ON_EVENT_COUNTER_REG_MCI1_EVNT_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mci1_evnt_cnt_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_MCI1_ON_EVENT_COUNTER_REG_MCI1_EVNT_CNT_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_cib_gci_3_event_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_GCI_3_EVENT_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "gci3_evnt_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_GCI_3_EVENT_COUNTER_REG_GCI3_EVNT_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "gci3_evnt_cnt_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_GCI_3_EVENT_COUNTER_REG_GCI3_EVNT_CNT_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_cib_cib_config_1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_CIB_CONFIG_1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lky_bkt_dcr_rate1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_CIB_CONFIG_1_REG_LKY_BKT_DCR_RATE1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lky_bkt_dcr_rate2",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_CIB_CONFIG_1_REG_LKY_BKT_DCR_RATE2_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lky_bkt_dcr_rate3",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_CIB_CIB_CONFIG_1_REG_LKY_BKT_DCR_RATE3_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_bist_pattern_word4_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD4_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "bist_pattern4",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD4_REG_BIST_PATTERN4_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_bist_full_mask_error_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_ERROR_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "full_err_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_ERROR_COUNTER_REG_FULL_ERR_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_ddr_mode_2_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DDR_MODE_2_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mode_reg_wr2",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DDR_MODE_2_REG_MODE_REG_WR2_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_training_sequence_2_word_6_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_6_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "train_seq2_wrd6",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_6_REG_TRAIN_SEQ2_WRD6_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_bist_pattern_word5_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD5_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "bist_pattern5",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD5_REG_BIST_PATTERN5_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_bist_full_mask_word4_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD4_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "bist_full_mask4",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD4_REG_BIST_FULL_MASK4_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_ddr_mode_1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DDR_MODE_1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mode_reg_wr1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DDR_MODE_1_REG_MODE_REG_WR1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_bist_pattern_word6_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD6_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "bist_pattern6",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD6_REG_BIST_PATTERN6_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_drc_statuses_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DRC_STATUSES_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "bist_finished",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DRC_STATUSES_REG_BIST_FINISHED_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cqfovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DRC_STATUSES_REG_CQFOVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_bist_pattern_word7_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD7_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "bist_pattern7",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD7_REG_BIST_PATTERN7_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_bist_full_mask_word2_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD2_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "bist_full_mask2",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD2_REG_BIST_FULL_MASK2_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_ac_operating_conditions_2_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_2_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ddrt_rrd",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_2_REG_DDRT_RRD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ddrt_rfc",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_2_REG_DDRT_RFC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ddrt_rcdr",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_2_REG_DDRT_RCDR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ddrt_rcdw",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_2_REG_DDRT_RCDW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_glue_logic_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_GLUE_LOGIC_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "burst_length",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_GLUE_LOGIC_REG_BURST_LENGTH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "read_delay",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_GLUE_LOGIC_REG_READ_DELAY_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "data_valid_delay",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_GLUE_LOGIC_REG_DATA_VALID_DELAY_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "start_burst_delay",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_GLUE_LOGIC_REG_START_BURST_DELAY_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "gddr3_width",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_GLUE_LOGIC_REG_GDDR3_WIDTH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_bist_error_occurred_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_ERROR_OCCURRED_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "err_occurred",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_ERROR_OCCURRED_REG_ERR_OCCURRED_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_training_sequence_2_word_2_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_2_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "train_seq2_wrd2",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_2_REG_TRAIN_SEQ2_WRD2_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_ddr_calibration_unit_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CALIBRATION_UNIT_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cal_override_value",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CALIBRATION_UNIT_CONFIGURATION_REG_CAL_OVERRIDE_VALUE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cal_reset_period",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CALIBRATION_UNIT_CONFIGURATION_REG_CAL_RESET_PERIOD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cal_override_en",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CALIBRATION_UNIT_CONFIGURATION_REG_CAL_OVERRIDE_EN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cal_start_period",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CALIBRATION_UNIT_CONFIGURATION_REG_CAL_START_PERIOD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cal_start_calibration",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CALIBRATION_UNIT_CONFIGURATION_REG_CAL_START_CALIBRATION_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cal_reset_to_start_period",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CALIBRATION_UNIT_CONFIGURATION_REG_CAL_RESET_TO_START_PERIOD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_drc_general_configurations_1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DRC_GENERAL_CONFIGURATIONS_1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cnt_wr_prd",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DRC_GENERAL_CONFIGURATIONS_1_REG_CNT_WR_PRD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cnt_rd_prd",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DRC_GENERAL_CONFIGURATIONS_1_REG_CNT_RD_PRD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ddrt_faw",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DRC_GENERAL_CONFIGURATIONS_1_REG_DDRT_FAW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_init_sequence_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_INIT_SEQUENCE_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "init_wait_prd",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_INIT_SEQUENCE_REG_INIT_WAIT_PRD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_bist_end_address_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_END_ADDRESS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "bist_end_address",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_END_ADDRESS_REG_BIST_END_ADDRESS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_bist_global_error_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_GLOBAL_ERROR_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "global_err_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_GLOBAL_ERROR_COUNTER_REG_GLOBAL_ERR_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_ddr_mode_register_enable_wr_leveling_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DDR_MODE_REGISTER_ENABLE_WR_LEVELING_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mode_reg_wr_en_wr_lvl",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DDR_MODE_REGISTER_ENABLE_WR_LEVELING_REG_MODE_REG_WR_EN_WR_LVL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_training_sequence_2_word_5_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_5_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "train_seq2_wrd5",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_5_REG_TRAIN_SEQ2_WRD5_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_bist_full_mask_word0_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD0_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "bist_full_mask0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD0_REG_BIST_FULL_MASK0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_ac_operating_conditions_4_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_4_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ddrt_refi",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_4_REG_DDRT_REFI_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cnt_wrrd_prd",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_4_REG_CNT_WRRD_PRD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cnt_rdwr_prd",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_4_REG_CNT_RDWR_PRD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_bist_full_mask_word1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "bist_full_mask1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD1_REG_BIST_FULL_MASK1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_training_sequence_2_word_0_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_0_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "train_seq2_wrd0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_0_REG_TRAIN_SEQ2_WRD0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_ddr2_extended_mode_wr3_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DDR2_EXTENDED_MODE_WR3_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ext_mode_wr3",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DDR2_EXTENDED_MODE_WR3_REG_EXT_MODE_WR3_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_odt_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_ODT_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dyn_odt_start_delay",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_ODT_CONFIGURATION_REG_DYN_ODT_START_DELAY_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dyn_odt_length",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_ODT_CONFIGURATION_REG_DYN_ODT_LENGTH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_ddr2_extended_mode_wr2_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DDR2_EXTENDED_MODE_WR2_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ext_mode_wr2",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DDR2_EXTENDED_MODE_WR2_REG_EXT_MODE_WR2_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_bist_full_mask_word7_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD7_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "bist_full_mask7",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD7_REG_BIST_FULL_MASK7_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_ddr_calibration_unit_configuration_2_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CALIBRATION_UNIT_CONFIGURATION_2_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cal_result",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CALIBRATION_UNIT_CONFIGURATION_2_REG_CAL_RESULT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cal_error",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CALIBRATION_UNIT_CONFIGURATION_2_REG_CAL_ERROR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cal_finish",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CALIBRATION_UNIT_CONFIGURATION_2_REG_CAL_FINISH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_ac_operating_conditions_1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ddrt_rst",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_1_REG_DDRT_RST_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ddrt_dll",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_1_REG_DDRT_DLL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ddrt_rc",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_1_REG_DDRT_RC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_drc_general_configurations_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DRC_GENERAL_CONFIGURATIONS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "num_cols",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DRC_GENERAL_CONFIGURATIONS_REG_NUM_COLS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "refresh_burst_size",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DRC_GENERAL_CONFIGURATIONS_REG_REFRESH_BURST_SIZE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_ddr_controller_triggers_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CONTROLLER_TRIGGERS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ddrrstn",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CONTROLLER_TRIGGERS_REG_DDRRSTN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ddrdef_valn",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CONTROLLER_TRIGGERS_REG_DDRDEF_VALN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ddrinit_dis",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CONTROLLER_TRIGGERS_REG_DDRINIT_DIS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ddrcke_dis",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CONTROLLER_TRIGGERS_REG_DDRCKE_DIS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_bist_number_of_actions_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_NUMBER_OF_ACTIONS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "bist_num_actions",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_NUMBER_OF_ACTIONS_REG_BIST_NUM_ACTIONS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_dram_compliance_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DRAM_COMPLIANCE_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "wr_latency",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DRAM_COMPLIANCE_CONFIGURATION_REG_WR_LATENCY_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "burst_size_mode",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DRAM_COMPLIANCE_CONFIGURATION_REG_BURST_SIZE_MODE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "addr_term_half",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DRAM_COMPLIANCE_CONFIGURATION_REG_ADDR_TERM_HALF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ddr2_odt_en",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DRAM_COMPLIANCE_CONFIGURATION_REG_DDR2_ODT_EN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ddrreset_polarity",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DRAM_COMPLIANCE_CONFIGURATION_REG_DDRRESET_POLARITY_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "enable8_banks",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DRAM_COMPLIANCE_CONFIGURATION_REG_ENABLE8_BANKS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_training_sequence_2_word_7_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_7_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "train_seq2_wrd7",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_7_REG_TRAIN_SEQ2_WRD7_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_bist_full_mask_word6_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD6_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "bist_full_mask6",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD6_REG_BIST_FULL_MASK6_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_bist_single_bit_mask_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_SINGLE_BIT_MASK_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "bist_single_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_SINGLE_BIT_MASK_REG_BIST_SINGLE_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_training_sequence_2_word_4_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_4_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "train_seq2_wrd4",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_4_REG_TRAIN_SEQ2_WRD4_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_bist_pattern_word0_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD0_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "bist_pattern0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD0_REG_BIST_PATTERN0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_bist_pattern_word3_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD3_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "bist_pattern3",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD3_REG_BIST_PATTERN3_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_bist_pattern_word1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "bist_pattern1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD1_REG_BIST_PATTERN1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_bist_full_mask_word5_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD5_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "bist_full_mask5",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD5_REG_BIST_FULL_MASK5_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_bist_pattern_word2_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD2_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "bist_pattern2",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD2_REG_BIST_PATTERN2_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_ddr_extended_mode_2_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DDR_EXTENDED_MODE_2_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "emr2",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DDR_EXTENDED_MODE_2_REG_EMR2_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_bist_configurations_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_CONFIGURATIONS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "write_weight",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_CONFIGURATIONS_REG_WRITE_WEIGHT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "read_weight",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_CONFIGURATIONS_REG_READ_WEIGHT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "pattern_bit_mode",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_CONFIGURATIONS_REG_PATTERN_BIT_MODE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "two_addr_mode",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_CONFIGURATIONS_REG_TWO_ADDR_MODE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "bist_en",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_CONFIGURATIONS_REG_BIST_EN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_bist_full_mask_word3_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD3_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "bist_full_mask3",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD3_REG_BIST_FULL_MASK3_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_ddr_extended_mode_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DDR_EXTENDED_MODE_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ext_mode_wr1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DDR_EXTENDED_MODE_REG_EXT_MODE_WR1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_bist_single_bit_mask_error_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_SINGLE_BIT_MASK_ERROR_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "single_err_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_SINGLE_BIT_MASK_ERROR_COUNTER_REG_SINGLE_ERR_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_training_sequence_2_word_3_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_3_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "train_seq2_wrd3",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_3_REG_TRAIN_SEQ2_WRD3_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_training_sequence_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ddrtrn_seq_gen_prd",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_REG_DDRTRN_SEQ_GEN_PRD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ddrtrn_seq_gen_num",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_REG_DDRTRN_SEQ_GEN_NUM_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "trn_seq_wait_prd",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_REG_TRN_SEQ_WAIT_PRD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "start_train_seq",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_REG_START_TRAIN_SEQ_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_ac_operating_conditions_3_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_3_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cnt_rasrd_prd",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_3_REG_CNT_RASRD_PRD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cnt_raswr_prd",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_3_REG_CNT_RASWR_PRD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cnt_rdap_prd",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_3_REG_CNT_RDAP_PRD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cnt_wrap_prd",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_3_REG_CNT_WRAP_PRD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_ddr_extended_mode_3_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DDR_EXTENDED_MODE_3_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "emr3",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_DDR_EXTENDED_MODE_3_REG_EMR3_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_training_sequence_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "train_seq_addr_num",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_CONFIGURATION_REG_TRAIN_SEQ_ADDR_NUM_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "train_seq_use_prbs",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_CONFIGURATION_REG_TRAIN_SEQ_USE_PRBS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_bist_start_address_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_START_ADDRESS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "bist_start_address",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_BIST_START_ADDRESS_REG_BIST_START_ADDRESS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_drc_training_sequence_2_word_1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "train_seq2_wrd1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_1_REG_TRAIN_SEQ2_WRD1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fct_transmitted_control_cells_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCT_TRANSMITTED_CONTROL_CELLS_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ctrl_cell_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCT_TRANSMITTED_CONTROL_CELLS_COUNTER_REG_CTRL_CELL_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ctrl_cell_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCT_TRANSMITTED_CONTROL_CELLS_COUNTER_REG_CTRL_CELL_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fct_fct_enablers_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCT_FCT_ENABLERS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dis_sts",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCT_FCT_ENABLERS_REG_DIS_STS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dis_crd",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCT_FCT_ENABLERS_REG_DIS_CRD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dis_rch",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCT_FCT_ENABLERS_REG_DIS_RCH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dis_lcl_rt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCT_FCT_ENABLERS_REG_DIS_LCL_RT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "force_fslcl",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCT_FCT_ENABLERS_REG_FORCE_FSLCL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "force_crlcl",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCT_FCT_ENABLERS_REG_FORCE_CRLCL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ext_port_mode",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCT_FCT_ENABLERS_REG_EXT_PORT_MODE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fct_cpu_transmit_cells_1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCT_CPU_TRANSMIT_CELLS_1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tx_ctr_cell_buff1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCT_CPU_TRANSMIT_CELLS_1_REG_TX_CTR_CELL_BUFF1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fct_cpu_transmit_cells_link_number_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCT_CPU_TRANSMIT_CELLS_LINK_NUMBER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tx_cell_out_link",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCT_CPU_TRANSMIT_CELLS_LINK_NUMBER_REG_TX_CELL_OUT_LINK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fct_unreachable_destination_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCT_UNREACHABLE_DESTINATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "unrch_dest",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCT_UNREACHABLE_DESTINATION_REG_UNRCH_DEST_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "unrch_dest_evt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCT_UNREACHABLE_DESTINATION_REG_UNRCH_DEST_EVT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "unrch_credit_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCT_UNREACHABLE_DESTINATION_REG_UNRCH_CREDIT_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "unrch_credit_cnt_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCT_UNREACHABLE_DESTINATION_REG_UNRCH_CREDIT_CNT_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fct_cpu_transmit_cells_0_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCT_CPU_TRANSMIT_CELLS_0_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tx_ctr_cell_buff0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCT_CPU_TRANSMIT_CELLS_0_REG_TX_CTR_CELL_BUFF0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fct_cpu_transmit_cells_2_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCT_CPU_TRANSMIT_CELLS_2_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tx_ctr_cell_buff2",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCT_CPU_TRANSMIT_CELLS_2_REG_TX_CTR_CELL_BUFF2_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fct_cpu_transmit_cells_trigger_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCT_CPU_TRANSMIT_CELLS_TRIGGER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tx_cnt_cell_trg",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCT_CPU_TRANSMIT_CELLS_TRIGGER_REG_TX_CNT_CELL_TRG_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fct_local_route_cell_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCT_LOCAL_ROUTE_CELL_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "local_route_cell_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCT_LOCAL_ROUTE_CELL_COUNTER_REG_LOCAL_ROUTE_CELL_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "local_route_cell_cnt_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCT_LOCAL_ROUTE_CELL_COUNTER_REG_LOCAL_ROUTE_CELL_CNT_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_obfcb_dip2_alarm_threshold_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_DIP2_ALARM_THRESHOLD_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "obfcb_dip2_alarm_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_DIP2_ALARM_THRESHOLD_REG_OBFCB_DIP2_ALARM_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_obfcb_max_framing_pattern_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_MAX_FRAMING_PATTERN_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "obfcb_max_frm_pattern",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_MAX_FRAMING_PATTERN_REG_OBFCB_MAX_FRM_PATTERN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_fifo_status_0_from_primary_spi4_fcs_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_FIFO_STATUS_0_FROM_PRIMARY_SPI4_FCS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ffstat_from_prim0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_FIFO_STATUS_0_FROM_PRIMARY_SPI4_FCS_REG_FFSTAT_FROM_PRIM0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_obfc_calendar_m_reg_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        1,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_obfc_calendar_m_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_OBFC_CALENDAR_M_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "obfc_calendar_m",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_OBFC_CALENDAR_M_REG_OBFC_CALENDAR_M_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_spi4_transfer_control_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_SPI4_TRANSFER_CONTROL_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "burst_size",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_SPI4_TRANSFER_CONTROL_REG_BURST_SIZE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_dip2_error_cnt_out_of_band_flow_control_b_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_DIP2_ERROR_CNT_OUT_OF_BAND_FLOW_CONTROL_B_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "obfcb_dip2_err_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_DIP2_ERROR_CNT_OUT_OF_BAND_FLOW_CONTROL_B_REG_OBFCB_DIP2_ERR_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "obfcb_dip2_err_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_DIP2_ERROR_CNT_OUT_OF_BAND_FLOW_CONTROL_B_REG_OBFCB_DIP2_ERR_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_obfca_tsclk_edge_select_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_TSCLK_EDGE_SELECT_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "obfca_tsclkedge_sel",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_TSCLK_EDGE_SELECT_REG_OBFCA_TSCLKEDGE_SEL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_obfca_out_of_frame_threshold_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_OUT_OF_FRAME_THRESHOLD_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "obfca_out_of_frame_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_OUT_OF_FRAME_THRESHOLD_REG_OBFCA_OUT_OF_FRAME_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_indirect_command_wr_data_reg_0[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_INDIRECT_COMMAND_WR_DATA_REG_0_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_wr_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_INDIRECT_COMMAND_WR_DATA_REG_0_INDIRECT_COMMAND_WR_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_obfca_dip2_alarm_threshold_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_DIP2_ALARM_THRESHOLD_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "obfca_dip2_alarm_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_DIP2_ALARM_THRESHOLD_REG_OBFCA_DIP2_ALARM_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_sla_interrupt_mask_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_MASK_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "interrupt_masks",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_MASK_REG_INTERRUPT_MASKS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_dip2_error_cnt_out_of_band_flow_control_a_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_DIP2_ERROR_CNT_OUT_OF_BAND_FLOW_CONTROL_A_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "obfca_dip2_err_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_DIP2_ERROR_CNT_OUT_OF_BAND_FLOW_CONTROL_A_REG_OBFCA_DIP2_ERR_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "obfca_dip2_err_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_DIP2_ERROR_CNT_OUT_OF_BAND_FLOW_CONTROL_A_REG_OBFCA_DIP2_ERR_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_indirect_command_rd_data_reg_0[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_INDIRECT_COMMAND_RD_DATA_REG_0_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_rd_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_INDIRECT_COMMAND_RD_DATA_REG_0_INDIRECT_COMMAND_RD_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_obfca_max_consecutive_framing_pattern_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_MAX_CONSECUTIVE_FRAMING_PATTERN_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "obfca_max_frm_pattern",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_MAX_CONSECUTIVE_FRAMING_PATTERN_REG_OBFCA_MAX_FRM_PATTERN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_obfcb_dip2_good_to_bad_ratio_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_DIP2_GOOD_TO_BAD_RATIO_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "obfcb_dip2_good_to_bad_ratio",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_DIP2_GOOD_TO_BAD_RATIO_REG_OBFCB_DIP2_GOOD_TO_BAD_RATIO_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_sla_initialization_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INITIALIZATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "slablock_init",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INITIALIZATION_REG_SLABLOCK_INIT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_spi4_sel_reg_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        1,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_spi4_sel_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_SPI4_SEL_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "spi4_sel",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_SPI4_SEL_REG_SPI4_SEL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_flow_control_configurations_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_FLOW_CONTROL_CONFIGURATIONS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ibf_ca_ena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_FLOW_CONTROL_CONFIGURATIONS_REG_IBF_CA_ENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ibf_cb_ena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_FLOW_CONTROL_CONFIGURATIONS_REG_IBF_CB_ENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_fifo_status_0_from_auxiliary_flow_control_channel_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_FIFO_STATUS_0_FROM_AUXILIARY_FLOW_CONTROL_CHANNEL_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ffstat_from_aux_0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_FIFO_STATUS_0_FROM_AUXILIARY_FLOW_CONTROL_CHANNEL_REG_FFSTAT_FROM_AUX_0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_fifo_status_1_from_auxiliary_flow_control_channel_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_FIFO_STATUS_1_FROM_AUXILIARY_FLOW_CONTROL_CHANNEL_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ffstat_from_aux_1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_FIFO_STATUS_1_FROM_AUXILIARY_FLOW_CONTROL_CHANNEL_REG_FFSTAT_FROM_AUX_1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_general_configuration_register_out_of_band_flow_control_for_spi4_reg_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        1,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_general_configuration_register_out_of_band_flow_control_for_spi4_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_GENERAL_CONFIGURATION_REGISTER_OUT_OF_BAND_FLOW_CONTROL_FOR_SPI4_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "obfc_ena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_GENERAL_CONFIGURATION_REGISTER_OUT_OF_BAND_FLOW_CONTROL_FOR_SPI4_REG_OBFC_ENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "obfc_lbena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_GENERAL_CONFIGURATION_REGISTER_OUT_OF_BAND_FLOW_CONTROL_FOR_SPI4_REG_OBFC_LBENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "obfc_async_rstn",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_GENERAL_CONFIGURATION_REGISTER_OUT_OF_BAND_FLOW_CONTROL_FOR_SPI4_REG_OBFC_ASYNC_RSTN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_otm_headers_in_petra_mode_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_OTM_HEADERS_IN_PETRA_MODE_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "otmpetraen",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_OTM_HEADERS_IN_PETRA_MODE_REG_OTMPETRAEN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_fabric_header_in_fap20b_mode_and_otm_header_in_petra_mode_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_FABRIC_HEADER_IN_FAP20B_MODE_AND_OTM_HEADER_IN_PETRA_MODE_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fap20otm_petra_mask_src_if",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_FABRIC_HEADER_IN_FAP20B_MODE_AND_OTM_HEADER_IN_PETRA_MODE_CONFIGURATION_REG_FAP20OTM_PETRA_MASK_SRC_IF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fap20otm_petra_fap_id_sel",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_FABRIC_HEADER_IN_FAP20B_MODE_AND_OTM_HEADER_IN_PETRA_MODE_CONFIGURATION_REG_FAP20OTM_PETRA_FAP_ID_SEL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fap20otm_petra_uni_src_type",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_FABRIC_HEADER_IN_FAP20B_MODE_AND_OTM_HEADER_IN_PETRA_MODE_CONFIGURATION_REG_FAP20OTM_PETRA_UNI_SRC_TYPE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "Fap20_Otm_Petra_Mul_Class_8_to_4",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_FABRIC_HEADER_IN_FAP20B_MODE_AND_OTM_HEADER_IN_PETRA_MODE_CONFIGURATION_REG_FAP20_OTM_PETRA_MUL_CLASS_8_TO_4_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_cpu_and_lbp_valid_flags_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_CPU_AND_LBP_VALID_FLAGS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpuvalid",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_CPU_AND_LBP_VALID_FLAGS_REG_CPUVALID_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lbpvalid",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_CPU_AND_LBP_VALID_FLAGS_REG_LBPVALID_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_cpu_packet_control_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_CPU_PACKET_CONTROL_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "start_of_packet",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_CPU_PACKET_CONTROL_REG_START_OF_PACKET_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "end_of_packet",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_CPU_PACKET_CONTROL_REG_END_OF_PACKET_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_number_of_lost_tdm_cells_in_interface_b_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_NUMBER_OF_LOST_TDM_CELLS_IN_INTERFACE_B_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tdmffb_lost_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_NUMBER_OF_LOST_TDM_CELLS_IN_INTERFACE_B_REG_TDMFFB_LOST_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tdmffb_lost_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_NUMBER_OF_LOST_TDM_CELLS_IN_INTERFACE_B_REG_TDMFFB_LOST_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_obfcb_out_of_frame_threshold_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_OUT_OF_FRAME_THRESHOLD_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "obfcb_out_of_frm_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_OUT_OF_FRAME_THRESHOLD_REG_OBFCB_OUT_OF_FRM_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_indirect_command_address_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_INDIRECT_COMMAND_ADDRESS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_address",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_INDIRECT_COMMAND_ADDRESS_REG_INDIRECT_COMMAND_ADDRESS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_fifo_status_1_from_primary_spi4_fcs_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_FIFO_STATUS_1_FROM_PRIMARY_SPI4_FCS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ffstat_from_prim1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_FIFO_STATUS_1_FROM_PRIMARY_SPI4_FCS_REG_FFSTAT_FROM_PRIM1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_number_of_lost_tdm_cells_in_interface_a_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_NUMBER_OF_LOST_TDM_CELLS_IN_INTERFACE_A_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tdmffa_lost_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_NUMBER_OF_LOST_TDM_CELLS_IN_INTERFACE_A_REG_TDMFFA_LOST_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tdmffa_lost_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_NUMBER_OF_LOST_TDM_CELLS_IN_INTERFACE_A_REG_TDMFFA_LOST_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_fabric_header_and_otm_header_in_fap20b_mode_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_FABRIC_HEADER_AND_OTM_HEADER_IN_FAP20B_MODE_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fap20_otmmask_mid13",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_FABRIC_HEADER_AND_OTM_HEADER_IN_FAP20B_MODE_CONFIGURATION_REG_FAP20_OTMMASK_MID13_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_framing_error_cnt_out_of_frame_flow_control_a_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_FRAMING_ERROR_CNT_OUT_OF_FRAME_FLOW_CONTROL_A_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "obfca_frm_err_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_FRAMING_ERROR_CNT_OUT_OF_FRAME_FLOW_CONTROL_A_REG_OBFCA_FRM_ERR_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "obfca_frm_err_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_FRAMING_ERROR_CNT_OUT_OF_FRAME_FLOW_CONTROL_A_REG_OBFCA_FRM_ERR_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_indirect_command_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_INDIRECT_COMMAND_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_INDIRECT_COMMAND_REG_INDIRECT_COMMAND_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_obfca_consecutive_error_free_frames_threshold_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_CONSECUTIVE_ERROR_FREE_FRAMES_THRESHOLD_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "obfca_in_frame_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_CONSECUTIVE_ERROR_FREE_FRAMES_THRESHOLD_REG_OBFCA_IN_FRAME_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_packet_fragment_word_reg_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        7,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_packet_fragment_word_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_PACKET_FRAGMENT_WORD_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "packet_fragment_word",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_PACKET_FRAGMENT_WORD_REG_PACKET_FRAGMENT_WORD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_obfc_calendar_len_reg_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        1,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_obfc_calendar_len_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_OBFC_CALENDAR_LEN_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "obfc_calendar_len",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_OBFC_CALENDAR_LEN_REG_OBFC_CALENDAR_LEN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_framing_error_cnt_out_of_frame_flow_control_b_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_FRAMING_ERROR_CNT_OUT_OF_FRAME_FLOW_CONTROL_B_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "obfcb_frm_err_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_FRAMING_ERROR_CNT_OUT_OF_FRAME_FLOW_CONTROL_B_REG_OBFCB_FRM_ERR_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "obfcb_frm_err_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_FRAMING_ERROR_CNT_OUT_OF_FRAME_FLOW_CONTROL_B_REG_OBFCB_FRM_ERR_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_obfcb_tsclk_edge_select_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_TSCLK_EDGE_SELECT_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "obfcb_tsclkedge_sel",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_TSCLK_EDGE_SELECT_REG_OBFCB_TSCLKEDGE_SEL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_obfcb_in_frame_threshold_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_IN_FRAME_THRESHOLD_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "obfcb_in_frm_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_IN_FRAME_THRESHOLD_REG_OBFCB_IN_FRM_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_sla_interrupt_sources_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_SOURCES_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prima_out_of_frame",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_SOURCES_REG_PRIMA_OUT_OF_FRAME_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "primb_out_of_frame",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_SOURCES_REG_PRIMB_OUT_OF_FRAME_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sladata_ready_for_cpu",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_SOURCES_REG_SLADATA_READY_FOR_CPU_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tdma_fflost",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_SOURCES_REG_TDMA_FFLOST_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tdmb_fflost",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_SOURCES_REG_TDMB_FFLOST_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "obfca_no_lock",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_SOURCES_REG_OBFCA_NO_LOCK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "obfca_out_of_frame",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_SOURCES_REG_OBFCA_OUT_OF_FRAME_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "obfca_dip2_alarm",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_SOURCES_REG_OBFCA_DIP2_ALARM_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "obfca_frm_error",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_SOURCES_REG_OBFCA_FRM_ERROR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "obfca_dip2_error",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_SOURCES_REG_OBFCA_DIP2_ERROR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "obfcb_no_lock",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_SOURCES_REG_OBFCB_NO_LOCK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "obfcb_out_of_frame",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_SOURCES_REG_OBFCB_OUT_OF_FRAME_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "obfcb_dip2_alarm",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_SOURCES_REG_OBFCB_DIP2_ALARM_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "obfcb_frm_error",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_SOURCES_REG_OBFCB_FRM_ERROR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "obfcb_dip2_error",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_SOURCES_REG_OBFCB_DIP2_ERROR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sla_obfca_dip2_good_to_bad_ratio_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_DIP2_GOOD_TO_BAD_RATIO_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "obfca_dip2_good_to_bad_ratio",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_DIP2_GOOD_TO_BAD_RATIO_REG_OBFCA_DIP2_GOOD_TO_BAD_RATIO_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdt_interrupt_mask_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_INTERRUPT_MASK_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "unrch_dest_evt_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_INTERRUPT_MASK_REG_UNRCH_DEST_EVT_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "unidup",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_INTERRUPT_MASK_REG_UNIDUP_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ecc_error",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_INTERRUPT_MASK_REG_ECC_ERROR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdt_transmit_data_cells_registers_2_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_2_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpudata_cell",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_2_REG_CPUDATA_CELL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdt_unicast_coexist_bitmap_reg_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        3,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdt_unicast_coexist_bitmap_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_UNICAST_COEXIST_BITMAP_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "uni_coex_bmp",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_UNICAST_COEXIST_BITMAP_REG_UNI_COEX_BMP_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdt_transmit_data_cell_trigger_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELL_TRIGGER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cell_trg",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELL_TRIGGER_REG_CELL_TRG_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdt_indirect_command_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_INDIRECT_COMMAND_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_INDIRECT_COMMAND_REG_INDIRECT_COMMAND_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdt_context_defines_reg_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        4,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdt_context_defines_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_CONTEXT_DEFINES_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "context_link_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_CONTEXT_DEFINES_REG_CONTEXT_LINK_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "context_dest_id",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_CONTEXT_DEFINES_REG_CONTEXT_DEST_ID_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdt_transmit_data_cells_registers_0_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_0_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpudata_cell",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_0_REG_CPUDATA_CELL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdt_transmit_cell_output_link_number_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpu_link_num",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBER_REG_CPU_LINK_NUM_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdt_transmit_data_cells_registers_5_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_5_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpudata_cell",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_5_REG_CPUDATA_CELL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdt_fdt_enablers_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_FDT_ENABLERS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "disc_all_pkts",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_FDT_ENABLERS_REG_DISC_ALL_PKTS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "segment_pkt_pdc",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_FDT_ENABLERS_REG_SEGMENT_PKT_PDC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "del_crcpkt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_FDT_ENABLERS_REG_DEL_CRCPKT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dis_lcl_rt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_FDT_ENABLERS_REG_DIS_LCL_RT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "for_all_pdc_local",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_FDT_ENABLERS_REG_FOR_ALL_PDC_LOCAL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "for_all_lbp_local",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_FDT_ENABLERS_REG_FOR_ALL_LBP_LOCAL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mesh_type",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_FDT_ENABLERS_REG_MESH_TYPE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tdm_discard_en",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_FDT_ENABLERS_REG_TDM_DISCARD_EN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "size_err_discard",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_FDT_ENABLERS_REG_SIZE_ERR_DISCARD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "all_ones_discard",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_FDT_ENABLERS_REG_ALL_ONES_DISCARD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "wrong_pck_type",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_FDT_ENABLERS_REG_WRONG_PCK_TYPE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mul_coexist_enable",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_FDT_ENABLERS_REG_MUL_COEXIST_ENABLE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdt_indirect_command_rd_data_reg_0[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_INDIRECT_COMMAND_RD_DATA_REG_0_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_rd_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_INDIRECT_COMMAND_RD_DATA_REG_0_INDIRECT_COMMAND_RD_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdt_transmit_data_cells_registers_9_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_9_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpudata_cell",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_9_REG_CPUDATA_CELL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdt_indirect_command_address_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_INDIRECT_COMMAND_ADDRESS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_address",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_INDIRECT_COMMAND_ADDRESS_REG_INDIRECT_COMMAND_ADDRESS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdt_local_route_cell_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_LOCAL_ROUTE_CELL_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "local_route_cell_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_LOCAL_ROUTE_CELL_COUNTER_REG_LOCAL_ROUTE_CELL_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "local_route_cell_cnt_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_LOCAL_ROUTE_CELL_COUNTER_REG_LOCAL_ROUTE_CELL_CNT_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdt_transmit_data_cells_registers_4_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_4_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpudata_cell",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_4_REG_CPUDATA_CELL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdt_transmit_data_cells_registers_6_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_6_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpudata_cell",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_6_REG_CPUDATA_CELL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdt_transmit_data_cells_registers_8_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_8_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpudata_cell",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_8_REG_CPUDATA_CELL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdt_transmitted_data_cells_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMITTED_DATA_CELLS_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "data_cell_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMITTED_DATA_CELLS_COUNTER_REG_DATA_CELL_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "data_cell_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMITTED_DATA_CELLS_COUNTER_REG_DATA_CELL_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdt_transmit_data_cells_registers_3_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_3_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpudata_cell",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_3_REG_CPUDATA_CELL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdt_interrupt_source_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_INTERRUPT_SOURCE_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "unrch_dest_evt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_INTERRUPT_SOURCE_REG_UNRCH_DEST_EVT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "unidup",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_INTERRUPT_SOURCE_REG_UNIDUP_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ecc_error",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_INTERRUPT_SOURCE_REG_ECC_ERROR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdt_indirect_command_wr_data_reg_0[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_INDIRECT_COMMAND_WR_DATA_REG_0_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_wr_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_INDIRECT_COMMAND_WR_DATA_REG_0_INDIRECT_COMMAND_WR_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdt_transmit_data_cells_registers_1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpudata_cell",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_1_REG_CPUDATA_CELL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdt_transmit_data_cells_registers_7_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_7_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpudata_cell",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_7_REG_CPUDATA_CELL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdt_unreachable_destination_discarded_cells_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "unreach_dest",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER_REG_UNREACH_DEST_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "unrch_dest_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER_REG_UNRCH_DEST_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "unrch_dest_cnt_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER_REG_UNRCH_DEST_CNT_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_dpi_dq_dly_act_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DPI_DQ_DLY_ACT_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dq_dly_act_reg",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DPI_DQ_DLY_ACT_REG_DQ_DLY_ACT_REG_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_dpi_set_sample_reg_x_reg_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        0x1F,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_dpi_set_sample_reg_x_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DPI_SET_SAMPLE_REG_X_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "use_cfg",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DPI_SET_SAMPLE_REG_X_REG_USE_CFG_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sel_sample",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DPI_SET_SAMPLE_REG_X_REG_SEL_SAMPLE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_dpi_sync_lock_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DPI_SYNC_LOCK_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sync_lock",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DPI_SYNC_LOCK_REG_SYNC_LOCK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_dpi_manual_calibration_value_reg_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        0x1F,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_dpi_manual_calibration_value_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DPI_MANUAL_CALIBRATION_VALUE_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "num_dels",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DPI_MANUAL_CALIBRATION_VALUE_REG_NUM_DELS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_dpi_per_bit_manual_calibration_enable_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DPI_PER_BIT_MANUAL_CALIBRATION_ENABLE_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "man_cal_en",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DPI_PER_BIT_MANUAL_CALIBRATION_ENABLE_REG_MAN_CAL_EN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_dpi_ddr_physical_layer_reg_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        0xB,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_dpi_ddr_physical_layer_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DPI_DDR_PHYSICAL_LAYER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sample_dly_reg_xy",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DPI_DDR_PHYSICAL_LAYER_REG_SAMPLE_DLY_REG_XY_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_dpi_dq_dly_reg1_5_reg_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        0x4,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_dpi_dq_dly_reg1_5_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DPI_DQ_DLY_REG1_5_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dq_dly_reg1_5",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_DPI_DQ_DLY_REG1_5_REG_DQ_DLY_REG1_5_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_rtp_multicast_link_up_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_MULTICAST_LINK_UP_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mul_link_up",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_MULTICAST_LINK_UP_REG_MUL_LINK_UP_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_rtp_acl_received_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_ACL_RECEIVED_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "aclrcv_n",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_ACL_RECEIVED_REG_ACLRCV_N_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_rtp_acl_generated_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_ACL_GENERATED_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mlink_msk_changed",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_ACL_GENERATED_REG_MLINK_MSK_CHANGED_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_rtp_indirect_command_wr_data_reg_1[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_WR_DATA_REG_1_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_wr_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_WR_DATA_REG_1_INDIRECT_COMMAND_WR_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_rtp_indirect_command_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_REG_INDIRECT_COMMAND_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_rtp_multicast_distribution_map_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_MULTICAST_DISTRIBUTION_MAP_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mcdist",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_MULTICAST_DISTRIBUTION_MAP_REG_MCDIST_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_rtp_multicast_distribution_config_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_MULTICAST_DISTRIBUTION_CONFIG_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mul_num_trav",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_MULTICAST_DISTRIBUTION_CONFIG_REG_MUL_NUM_TRAV_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "bypass_update",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_MULTICAST_DISTRIBUTION_CONFIG_REG_BYPASS_UPDATE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "enable_mclupdates",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_MULTICAST_DISTRIBUTION_CONFIG_REG_ENABLE_MCLUPDATES_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_rtp_indirect_command_address_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_ADDRESS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_address",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_ADDRESS_REG_INDIRECT_COMMAND_ADDRESS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_rtp_active_link_map_register_low_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_ACTIVE_LINK_MAP_REGISTER_LOW_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lnk_actv_msk",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_ACTIVE_LINK_MAP_REGISTER_LOW_REG_LNK_ACTV_MSK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lnk_actv_msk_ch",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_ACTIVE_LINK_MAP_REGISTER_LOW_REG_LNK_ACTV_MSK_CH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_rtp_indirect_command_rd_data_reg_0[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_RD_DATA_REG_0_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_rd_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_RD_DATA_REG_0_INDIRECT_COMMAND_RD_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_rtp_indirect_command_rd_data_reg_1[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_RD_DATA_REG_1_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_rd_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_RD_DATA_REG_1_INDIRECT_COMMAND_RD_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_rtp_fap21_coexist_connected_to_fdt_and_fct_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_FAP21_COEXIST_CONNECTED_TO_FDT_AND_FCT_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dest_cfg",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_FAP21_COEXIST_CONNECTED_TO_FDT_AND_FCT_REG_DEST_CFG_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_rtp_routing_processor_enables_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_ROUTING_PROCESSOR_ENABLES_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "rtp_wp",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_ROUTING_PROCESSOR_ENABLES_REG_RTP_WP_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "aclm",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_ROUTING_PROCESSOR_ENABLES_REG_ACLM_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "rtp_up_en",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_ROUTING_PROCESSOR_ENABLES_REG_RTP_UP_EN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "rtp_en_msk",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_ROUTING_PROCESSOR_ENABLES_REG_RTP_EN_MSK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "rmgr",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_ROUTING_PROCESSOR_ENABLES_REG_RMGR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_rtp_interrupts_mask_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_INTERRUPTS_MASK_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "link_msk_changed",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_INTERRUPTS_MASK_REG_LINK_MSK_CHANGED_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_rtp_indirect_command_wr_data_reg_0[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_WR_DATA_REG_0_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_wr_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_WR_DATA_REG_0_INDIRECT_COMMAND_WR_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_rtp_bypassing_the_tables_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_BYPASSING_THE_TABLES_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "frc_lnks_high",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_BYPASSING_THE_TABLES_REG_FRC_LNKS_HIGH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "frc_lnk_num_high",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_BYPASSING_THE_TABLES_REG_FRC_LNK_NUM_HIGH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "frc_lnk_num",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_BYPASSING_THE_TABLES_REG_FRC_LNK_NUM_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_rtp_interrupts_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_INTERRUPTS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "link_msk_changed",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_INTERRUPTS_REG_LINK_MSK_CHANGED_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_rtp_max_base_index_for_reachabilty_message_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_MAX_BASE_INDEX_FOR_REACHABILTY_MESSAGE_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "max_bi",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_RTP_MAX_BASE_INDEX_FOR_REACHABILTY_MESSAGE_REG_MAX_BI_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_internal_low_priority_dqcq_fc_status_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERNAL_LOW_PRIORITY_DQCQ_FC_STATUS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lp_dqcq_queue_id",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERNAL_LOW_PRIORITY_DQCQ_FC_STATUS_REG_LP_DQCQ_QUEUE_ID_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lp_dqcq_queue_size",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERNAL_LOW_PRIORITY_DQCQ_FC_STATUS_REG_LP_DQCQ_QUEUE_SIZE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lp_dqcq_flow_control",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERNAL_LOW_PRIORITY_DQCQ_FC_STATUS_REG_LP_DQCQ_FLOW_CONTROL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_low_priority_dqcq_depth_config3_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG3_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dest4_depth",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG3_REG_DEST4_DEPTH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dest5_depth",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG3_REG_DEST5_DEPTH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_system_red_aging_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_SYSTEM_RED_AGING_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "system_red_age_period",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_SYSTEM_RED_AGING_CONFIGURATION_REG_SYSTEM_RED_AGE_PERIOD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_ips_credit_config_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_IPS_CREDIT_CONFIG_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "credit_value",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_IPS_CREDIT_CONFIG_REG_CREDIT_VALUE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_low_priority_dqcq_depth_config2_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG2_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dest2_depth",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG2_REG_DEST2_DEPTH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dest3_depth",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG2_REG_DEST3_DEPTH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_low_priority_dqcq_depth_config1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dest0_depth",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG1_REG_DEST0_DEPTH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dest1_depth",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG1_REG_DEST1_DEPTH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_max_port_queue_size_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_MAX_PORT_QUEUE_SIZE_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "max_port_queue_size",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_MAX_PORT_QUEUE_SIZE_REG_MAX_PORT_QUEUE_SIZE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ins_port_queue_size",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_MAX_PORT_QUEUE_SIZE_REG_INS_PORT_QUEUE_SIZE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "max_port_queue_size_port_id",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_MAX_PORT_QUEUE_SIZE_REG_MAX_PORT_QUEUE_SIZE_PORT_ID_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_global_credit_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_GLOBAL_CREDIT_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "global_credit_counter",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_GLOBAL_CREDIT_COUNTER_REG_GLOBAL_CREDIT_COUNTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "global_credit_counter_overflow",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_GLOBAL_CREDIT_COUNTER_REG_GLOBAL_CREDIT_COUNTER_OVERFLOW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_masked_qdp_event_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_MASKED_QDP_EVENT_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mskd_qdp_evnts_counter",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_MASKED_QDP_EVENT_COUNTER_REG_MSKD_QDP_EVNTS_COUNTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mskd_qdp_evnts_counter_overflow",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_MASKED_QDP_EVENT_COUNTER_REG_MSKD_QDP_EVNTS_COUNTER_OVERFLOW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_illegal_mesh_destination_queue_number_error_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_ILLEGAL_MESH_DESTINATION_QUEUE_NUMBER_ERROR_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "illegel_mesh_dest_queue",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_ILLEGAL_MESH_DESTINATION_QUEUE_NUMBER_ERROR_REG_ILLEGEL_MESH_DEST_QUEUE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_dqcq_id_filter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_DQCQ_ID_FILTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dqcq_id_filter",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_DQCQ_ID_FILTER_REG_DQCQ_ID_FILTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dqcq_dest_port_filter",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_DQCQ_ID_FILTER_REG_DQCQ_DEST_PORT_FILTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dqcq_dest_dev_filter",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_DQCQ_ID_FILTER_REG_DQCQ_DEST_DEV_FILTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dqcq_id_filter_en",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_DQCQ_ID_FILTER_REG_DQCQ_ID_FILTER_EN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dqcq_dest_port_filter_en",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_DQCQ_ID_FILTER_REG_DQCQ_DEST_PORT_FILTER_EN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dqcq_dest_dev_filter_en",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_DQCQ_ID_FILTER_REG_DQCQ_DEST_DEV_FILTER_EN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_time_in_slow_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_TIME_IN_SLOW_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "time_in_slow",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_TIME_IN_SLOW_REG_TIME_IN_SLOW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "time_in_slow_valid",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_TIME_IN_SLOW_REG_TIME_IN_SLOW_VALID_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_fsm_on_message_shaper_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FSM_ON_MESSAGE_SHAPER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fsm_max_rate",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FSM_ON_MESSAGE_SHAPER_REG_FSM_MAX_RATE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fsm_max_burst",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FSM_ON_MESSAGE_SHAPER_REG_FSM_MAX_BURST_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "shaper_low_pri",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FSM_ON_MESSAGE_SHAPER_REG_SHAPER_LOW_PRI_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_activate_timer_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_ACTIVATE_TIMER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "activate_timer",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_ACTIVATE_TIMER_REG_ACTIVATE_TIMER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_flow_status_filter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FLOW_STATUS_FILTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fs_dest_port_id",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FLOW_STATUS_FILTER_REG_FS_DEST_PORT_ID_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fs_dest_dev_id",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FLOW_STATUS_FILTER_REG_FS_DEST_DEV_ID_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "flow_status_filter",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FLOW_STATUS_FILTER_REG_FLOW_STATUS_FILTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_global_flow_status_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_GLOBAL_FLOW_STATUS_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "global_flow_status_counter",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_GLOBAL_FLOW_STATUS_COUNTER_REG_GLOBAL_FLOW_STATUS_COUNTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "global_flow_status_counter_overflow",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_GLOBAL_FLOW_STATUS_COUNTER_REG_GLOBAL_FLOW_STATUS_COUNTER_OVERFLOW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_low_priority_dqcq_depth_config4_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG4_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "bfmc_depth",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG4_REG_BFMC_DEPTH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_flow_control_count_select_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FLOW_CONTROL_COUNT_SELECT_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fc_count_sel",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FLOW_CONTROL_COUNT_SELECT_REG_FC_COUNT_SEL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_indirect_command_wr_data_reg_0[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_WR_DATA_REG_0_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_wr_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_WR_DATA_REG_0_INDIRECT_COMMAND_WR_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_high_priority_dqcq_depth_config1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_HIGH_PRIORITY_DQCQ_DEPTH_CONFIG1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "gfmc_depth",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_HIGH_PRIORITY_DQCQ_DEPTH_CONFIG1_REG_GFMC_DEPTH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "is_depth",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_HIGH_PRIORITY_DQCQ_DEPTH_CONFIG1_REG_IS_DEPTH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_qdp_report_filter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_QDP_REPORT_FILTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "deq_not_enq_fltr",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_QDP_REPORT_FILTER_REG_DEQ_NOT_ENQ_FLTR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "discard_fltr",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_QDP_REPORT_FILTER_REG_DISCARD_FLTR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "wqup_fltr",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_QDP_REPORT_FILTER_REG_WQUP_FLTR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "deq_not_enq_fltr_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_QDP_REPORT_FILTER_REG_DEQ_NOT_ENQ_FLTR_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "discard_fltr_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_QDP_REPORT_FILTER_REG_DISCARD_FLTR_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "wqup_fltr_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_QDP_REPORT_FILTER_REG_WQUP_FLTR_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_credit_fabric_latency_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_CREDIT_FABRIC_LATENCY_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cr_ltncy_counter",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_CREDIT_FABRIC_LATENCY_COUNTER_REG_CR_LTNCY_COUNTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cr_ltncy_que",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_CREDIT_FABRIC_LATENCY_COUNTER_REG_CR_LTNCY_QUE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_time_in_norm_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_TIME_IN_NORM_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "time_in_norm",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_TIME_IN_NORM_REG_TIME_IN_NORM_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "time_in_norm_valid",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_TIME_IN_NORM_REG_TIME_IN_NORM_VALID_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_timer_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_TIMER_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "time_count_config",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_TIMER_CONFIGURATION_REG_TIME_COUNT_CONFIG_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "counter_reset",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_TIMER_CONFIGURATION_REG_COUNTER_RESET_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_fsmrq_max_occupancy_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FSMRQ_MAX_OCCUPANCY_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lp_fsmrq_max_occ",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FSMRQ_MAX_OCCUPANCY_REG_LP_FSMRQ_MAX_OCC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "hp_fsmrq_max_occ",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FSMRQ_MAX_OCCUPANCY_REG_HP_FSMRQ_MAX_OCC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_global_qdp_report_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_GLOBAL_QDP_REPORT_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "glbl_qdp_rprt_counter",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_GLOBAL_QDP_REPORT_COUNTER_REG_GLBL_QDP_RPRT_COUNTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "glbl_qdp_rprt_counter_overflow",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_GLOBAL_QDP_REPORT_COUNTER_REG_GLBL_QDP_RPRT_COUNTER_OVERFLOW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_indirect_command_rd_data_reg_0[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_RD_DATA_REG_0_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_rd_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_RD_DATA_REG_0_INDIRECT_COMMAND_RD_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_fms_max_occupancy_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FMS_MAX_OCCUPANCY_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fms_max_occupancy",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FMS_MAX_OCCUPANCY_REG_FMS_MAX_OCCUPANCY_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_capture_queue_descriptor_config_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_CONFIG_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "capture_crs",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_CONFIG_REG_CAPTURE_CRS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "capture_crs_en",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_CONFIG_REG_CAPTURE_CRS_EN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "capture_fsmrq_ctrl",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_CONFIG_REG_CAPTURE_FSMRQ_CTRL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "capture_fsmrq_ctrl_en",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_CONFIG_REG_CAPTURE_FSMRQ_CTRL_EN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "capture_in_dqcq",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_CONFIG_REG_CAPTURE_IN_DQCQ_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "capture_in_dqcq_en",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_CONFIG_REG_CAPTURE_IN_DQCQ_EN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "capture_one_pkt_deq",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_CONFIG_REG_CAPTURE_ONE_PKT_DEQ_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "capture_one_pkt_deq_en",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_CONFIG_REG_CAPTURE_ONE_PKT_DEQ_EN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_interrupt_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dqcq_depth_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_REG_DQCQ_DEPTH_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "empty_dqcq_write",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_REG_EMPTY_DQCQ_WRITE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "illegel_mesh_dest",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_REG_ILLEGEL_MESH_DEST_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "credit_lost",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_REG_CREDIT_LOST_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "credit_overflow",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_REG_CREDIT_OVERFLOW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "system_port_queue_size_expired",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_REG_SYSTEM_PORT_QUEUE_SIZE_EXPIRED_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "flwid_ecc_err",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_REG_FLWID_ECC_ERR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "qtype_ecc_err",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_REG_QTYPE_ECC_ERR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "qdesc_ecc_err",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_REG_QDESC_ECC_ERR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "qsz_ecc_err",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_REG_QSZ_ECC_ERR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fsmrqctrl_ecc_err",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_REG_FSMRQCTRL_ECC_ERR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dqcqmem_ecc_err",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_REG_DQCQMEM_ECC_ERR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fsmrqmem_ecc_err",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_REG_FSMRQMEM_ECC_ERR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_bfmc_class_configs_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_BFMC_CLASS_CONFIGS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "bfmc_wfq_en",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_BFMC_CLASS_CONFIGS_REG_BFMC_WFQ_EN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_ips_general_configurations_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "discard_all_qdpmsg",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_DISCARD_ALL_QDPMSG_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "discard_all_crdt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_DISCARD_ALL_CRDT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "disable_status_msg_gen",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_DISABLE_STATUS_MSG_GEN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "disable_credit_surplus",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_DISABLE_CREDIT_SURPLUS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fmc_credits_from_sch",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_FMC_CREDITS_FROM_SCH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dis_off_send_after_deq",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_DIS_OFF_SEND_AFTER_DEQ_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "send_fsm_on_credit",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_SEND_FSM_ON_CREDIT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "send_no_chg_on_credit",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_SEND_NO_CHG_ON_CREDIT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "send_fsm_for_bigger_max_queue_size",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_SEND_FSM_FOR_BIGGER_MAX_QUEUE_SIZE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "send_fsm_for_mul_cross_down",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_SEND_FSM_FOR_MUL_CROSS_DOWN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "update_max_qsz_from_local",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_UPDATE_MAX_QSZ_FROM_LOCAL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dis_auto_credit_send_msg",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_DIS_AUTO_CREDIT_SEND_MSG_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "en_int_lp_dqcq_fc",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_EN_INT_LP_DQCQ_FC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dis_deq_cmds",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_DIS_DEQ_CMDS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ips_count_by_timer",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_IPS_COUNT_BY_TIMER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ips_init_trigger",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_IPS_INIT_TRIGGER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_interdigitated_mode_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERDIGITATED_MODE_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "interdigitated_mode",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERDIGITATED_MODE_REG_INTERDIGITATED_MODE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_fmc_scheduler_configs_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FMC_SCHEDULER_CONFIGS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fmc_max_cr_rate",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FMC_SCHEDULER_CONFIGS_REG_FMC_MAX_CR_RATE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_max_cr_bal_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_MAX_CR_BAL_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "max_cr_bal",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_MAX_CR_BAL_REG_MAX_CR_BAL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_credit_flow_control_threshold_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_CREDIT_FLOW_CONTROL_THRESHOLD_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "crdt_fc_set",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_CREDIT_FLOW_CONTROL_THRESHOLD_REG_CRDT_FC_SET_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "crdt_fc_reset",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_CREDIT_FLOW_CONTROL_THRESHOLD_REG_CRDT_FC_RESET_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_interrupt_mask_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_MASK_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dqcq_depth_ovf_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_MASK_REG_DQCQ_DEPTH_OVF_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "empty_dqcq_write_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_MASK_REG_EMPTY_DQCQ_WRITE_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "illegel_mesh_dest_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_MASK_REG_ILLEGEL_MESH_DEST_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "credit_lost_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_MASK_REG_CREDIT_LOST_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "credit_overflow_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_MASK_REG_CREDIT_OVERFLOW_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "system_port_queue_size_expired_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_MASK_REG_SYSTEM_PORT_QUEUE_SIZE_EXPIRED_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "flwid_ecc_err_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_MASK_REG_FLWID_ECC_ERR_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "qtype_ecc_err_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_MASK_REG_QTYPE_ECC_ERR_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "qdesc_ecc_err_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_MASK_REG_QDESC_ECC_ERR_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "qsz_ecc_err_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_MASK_REG_QSZ_ECC_ERR_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fsmrqctrl_ecc_err_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_MASK_REG_FSMRQCTRL_ECC_ERR_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dqcqmem_ecc_err_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_MASK_REG_DQCQMEM_ECC_ERR_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fsmrqmem_ecc_err_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_MASK_REG_FSMRQMEM_ECC_ERR_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_fmc3_credit_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FMC3_CREDIT_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fmc3_credit_counter",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FMC3_CREDIT_COUNTER_REG_FMC3_CREDIT_COUNTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fmc3_credit_counter_overflow",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FMC3_CREDIT_COUNTER_REG_FMC3_CREDIT_COUNTER_OVERFLOW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_flow_status_filter_mask_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FLOW_STATUS_FILTER_MASK_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fs_dest_port_id_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FLOW_STATUS_FILTER_MASK_REG_FS_DEST_PORT_ID_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fs_dest_dev_id_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FLOW_STATUS_FILTER_MASK_REG_FS_DEST_DEV_ID_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "flow_status_filter_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FLOW_STATUS_FILTER_MASK_REG_FLOW_STATUS_FILTER_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_ingress_shape_scheduler_config_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INGRESS_SHAPE_SCHEDULER_CONFIG_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "iss_max_cr_rate",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INGRESS_SHAPE_SCHEDULER_CONFIG_REG_ISS_MAX_CR_RATE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_indirect_command_rd_data_reg_1[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_RD_DATA_REG_1_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_rd_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_RD_DATA_REG_1_INDIRECT_COMMAND_RD_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_deq_cmd_byte_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_DEQ_CMD_BYTE_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "deq_cmd_byte_counter",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_DEQ_CMD_BYTE_COUNTER_REG_DEQ_CMD_BYTE_COUNTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "deq_cmd_byte_counter_overflow",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_DEQ_CMD_BYTE_COUNTER_REG_DEQ_CMD_BYTE_COUNTER_OVERFLOW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_manual_queue_operation_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_MANUAL_QUEUE_OPERATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "man_queue_id",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_MANUAL_QUEUE_OPERATION_REG_MAN_QUEUE_ID_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "deq_cmd_cr2send",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_MANUAL_QUEUE_OPERATION_REG_DEQ_CMD_CR2SEND_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fs_value",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_MANUAL_QUEUE_OPERATION_REG_FS_VALUE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fs_override",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_MANUAL_QUEUE_OPERATION_REG_FS_OVERRIDE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "del_dqcq_not_valid_for_fap21",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_MANUAL_QUEUE_OPERATION_REG_DEL_DQCQ_NOT_VALID_FOR_FAP21_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fs_trigger",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_MANUAL_QUEUE_OPERATION_REG_FS_TRIGGER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "grant_credit",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_MANUAL_QUEUE_OPERATION_REG_GRANT_CREDIT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "flush_trigger_not_valid_for_fap21",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_MANUAL_QUEUE_OPERATION_REG_FLUSH_TRIGGER_NOT_VALID_FOR_FAP21_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "send_pkt_trigger",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_MANUAL_QUEUE_OPERATION_REG_SEND_PKT_TRIGGER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_auto_credit_mechanism_queue_boundaries_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_AUTO_CREDIT_MECHANISM_QUEUE_BOUNDARIES_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "auto_cr_frst_que",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_AUTO_CREDIT_MECHANISM_QUEUE_BOUNDARIES_REG_AUTO_CR_FRST_QUE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "auto_cr_last_que",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_AUTO_CREDIT_MECHANISM_QUEUE_BOUNDARIES_REG_AUTO_CR_LAST_QUE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_fmc1_credit_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FMC1_CREDIT_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fmc1_credit_counter",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FMC1_CREDIT_COUNTER_REG_FMC1_CREDIT_COUNTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fmc1_credit_counter_overflow",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FMC1_CREDIT_COUNTER_REG_FMC1_CREDIT_COUNTER_OVERFLOW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_fsm_scrubber_event_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FSM_SCRUBBER_EVENT_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "scrubber_counter",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FSM_SCRUBBER_EVENT_COUNTER_REG_SCRUBBER_COUNTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "scrubber_counter_overflow",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FSM_SCRUBBER_EVENT_COUNTER_REG_SCRUBBER_COUNTER_OVERFLOW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_fmc2_credit_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FMC2_CREDIT_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fmc2_credit_counter",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FMC2_CREDIT_COUNTER_REG_FMC2_CREDIT_COUNTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fmc2_credit_counter_overflow",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FMC2_CREDIT_COUNTER_REG_FMC2_CREDIT_COUNTER_OVERFLOW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_fms_flow_status_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FMS_FLOW_STATUS_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fms_flow_status_counter",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FMS_FLOW_STATUS_COUNTER_REG_FMS_FLOW_STATUS_COUNTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fms_flow_status_counter_overflow",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FMS_FLOW_STATUS_COUNTER_REG_FMS_FLOW_STATUS_COUNTER_OVERFLOW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_fsm_scrubber_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FSM_SCRUBBER_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "scrubber_max_flow_msg_gen_rate",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FSM_SCRUBBER_CONFIGURATION_REG_SCRUBBER_MAX_FLOW_MSG_GEN_RATE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "scrubber_max_flow_msg_gen_burst_size",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FSM_SCRUBBER_CONFIGURATION_REG_SCRUBBER_MAX_FLOW_MSG_GEN_BURST_SIZE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "scrubber_min_scan_cycle_period",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FSM_SCRUBBER_CONFIGURATION_REG_SCRUBBER_MIN_SCAN_CYCLE_PERIOD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "scrubber_gen_off_msgs",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FSM_SCRUBBER_CONFIGURATION_REG_SCRUBBER_GEN_OFF_MSGS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_capture_queue_descriptor_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cptrd_cr_bal",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_REG_CPTRD_CR_BAL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cptrd_qsz",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_REG_CPTRD_QSZ_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cptrd_crs",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_REG_CPTRD_CRS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cptrd_fsmrq_ctrl",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_REG_CPTRD_FSMRQ_CTRL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cptrd_in_dqcq",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_REG_CPTRD_IN_DQCQ_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cptrd_one_pkt_deq",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_REG_CPTRD_ONE_PKT_DEQ_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cptrd_valid",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_REG_CPTRD_VALID_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_flow_control_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FLOW_CONTROL_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fc_count",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FLOW_CONTROL_COUNTER_REG_FC_COUNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fc_count_overflow",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FLOW_CONTROL_COUNTER_REG_FC_COUNT_OVERFLOW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_indirect_command_address_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_ADDRESS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_addr",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_ADDRESS_REG_INDIRECT_COMMAND_ADDR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_type",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_ADDRESS_REG_INDIRECT_COMMAND_TYPE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_active_queue_count_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_ACTIVE_QUEUE_COUNT_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "max_active_queue_count",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_ACTIVE_QUEUE_COUNT_REG_MAX_ACTIVE_QUEUE_COUNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "active_queue_count",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_ACTIVE_QUEUE_COUNT_REG_ACTIVE_QUEUE_COUNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_internal_low_priority_dqcq_flow_control_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERNAL_LOW_PRIORITY_DQCQ_FLOW_CONTROL_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "int_lp_dqcq_fc_set_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERNAL_LOW_PRIORITY_DQCQ_FLOW_CONTROL_CONFIGURATION_REG_INT_LP_DQCQ_FC_SET_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "int_lp_dqcq_fc_reset_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INTERNAL_LOW_PRIORITY_DQCQ_FLOW_CONTROL_CONFIGURATION_REG_INT_LP_DQCQ_FC_RESET_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_indirect_command_wr_data_reg_1[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_WR_DATA_REG_1_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_wr_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_WR_DATA_REG_1_INDIRECT_COMMAND_WR_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_fms_delay_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FMS_DELAY_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fms_delay_counter",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FMS_DELAY_COUNTER_REG_FMS_DELAY_COUNTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fms_delay_queue",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FMS_DELAY_COUNTER_REG_FMS_DELAY_QUEUE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fms_delay_by_queue",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FMS_DELAY_COUNTER_REG_FMS_DELAY_BY_QUEUE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_fsm_scrubber_queue_boundaries_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FSM_SCRUBBER_QUEUE_BOUNDARIES_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "scrubber_bottom_q",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FSM_SCRUBBER_QUEUE_BOUNDARIES_REG_SCRUBBER_BOTTOM_Q_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "scrubber_top_q",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FSM_SCRUBBER_QUEUE_BOUNDARIES_REG_SCRUBBER_TOP_Q_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_programmable_qdp_report_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_PROGRAMMABLE_QDP_REPORT_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prg_qdp_rprt_counter",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_PROGRAMMABLE_QDP_REPORT_COUNTER_REG_PRG_QDP_RPRT_COUNTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prg_qdp_rprt_counter_overflow",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_PROGRAMMABLE_QDP_REPORT_COUNTER_REG_PRG_QDP_RPRT_COUNTER_OVERFLOW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_indirect_command_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_trigger",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_REG_INDIRECT_COMMAND_TRIGGER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_trigger_on_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_REG_INDIRECT_COMMAND_TRIGGER_ON_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_count",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_REG_INDIRECT_COMMAND_COUNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_timeout",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_REG_INDIRECT_COMMAND_TIMEOUT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_status",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_REG_INDIRECT_COMMAND_STATUS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_dqcq_max_occupancy_hp_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_DQCQ_MAX_OCCUPANCY_HP_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "hp_dqcq_max_occ",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_DQCQ_MAX_OCCUPANCY_HP_REG_HP_DQCQ_MAX_OCC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "hp_dqcq_max_occ_id",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_DQCQ_MAX_OCCUPANCY_HP_REG_HP_DQCQ_MAX_OCC_ID_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_fcr_credit_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FCR_CREDIT_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fcr_credit_counter",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FCR_CREDIT_COUNTER_REG_FCR_CREDIT_COUNTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fcr_credit_counter_overflow",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FCR_CREDIT_COUNTER_REG_FCR_CREDIT_COUNTER_OVERFLOW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_lost_credit_queue_number_error_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_LOST_CREDIT_QUEUE_NUMBER_ERROR_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lost_cr_queue_num",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_LOST_CREDIT_QUEUE_NUMBER_ERROR_REG_LOST_CR_QUEUE_NUM_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dqcq_id",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_LOST_CREDIT_QUEUE_NUMBER_ERROR_REG_DQCQ_ID_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dqcq_nrdy",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_LOST_CREDIT_QUEUE_NUMBER_ERROR_REG_DQCQ_NRDY_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fms_nrdy",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_LOST_CREDIT_QUEUE_NUMBER_ERROR_REG_FMS_NRDY_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_fmc0_credit_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FMC0_CREDIT_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fmc0_credit_counter",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FMC0_CREDIT_COUNTER_REG_FMC0_CREDIT_COUNTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fmc0_credit_counter_overflow",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FMC0_CREDIT_COUNTER_REG_FMC0_CREDIT_COUNTER_OVERFLOW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_expired_system_port_id_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_EXPIRED_SYSTEM_PORT_ID_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "expired_system_port_id",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_EXPIRED_SYSTEM_PORT_ID_REG_EXPIRED_SYSTEM_PORT_ID_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_queue_num_filter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_QUEUE_NUM_FILTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "queue_num_filter",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_QUEUE_NUM_FILTER_REG_QUEUE_NUM_FILTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "queue_num_filter_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_QUEUE_NUM_FILTER_REG_QUEUE_NUM_FILTER_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_auto_credit_mechanism_rate_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_AUTO_CREDIT_MECHANISM_RATE_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "auto_cr_rate",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_AUTO_CREDIT_MECHANISM_RATE_CONFIGURATION_REG_AUTO_CR_RATE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_gfmc_shaper_configs_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_GFMC_SHAPER_CONFIGS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fmc_max_cr_rate",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_GFMC_SHAPER_CONFIGS_REG_FMC_MAX_CR_RATE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fmc_max_burst",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_GFMC_SHAPER_CONFIGS_REG_FMC_MAX_BURST_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_bfmc_shaper_configs_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_BFMC_SHAPER_CONFIGS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fmc_max_cr_rate",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_BFMC_SHAPER_CONFIGS_REG_FMC_MAX_CR_RATE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fmc_max_burst",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_BFMC_SHAPER_CONFIGS_REG_FMC_MAX_BURST_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_fsmrq_flow_status_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FSMRQ_FLOW_STATUS_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fsmrq_flow_status_counter",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FSMRQ_FLOW_STATUS_COUNTER_REG_FSMRQ_FLOW_STATUS_COUNTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fsmrq_flow_status_counter_overflow",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FSMRQ_FLOW_STATUS_COUNTER_REG_FSMRQ_FLOW_STATUS_COUNTER_OVERFLOW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_fsmrq_delay_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FSMRQ_DELAY_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fsmrq_delay_counter",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FSMRQ_DELAY_COUNTER_REG_FSMRQ_DELAY_COUNTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fsmrq_delay_queue",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FSMRQ_DELAY_COUNTER_REG_FSMRQ_DELAY_QUEUE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fsmrq_delay_by_queue",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FSMRQ_DELAY_COUNTER_REG_FSMRQ_DELAY_BY_QUEUE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_high_priority_dqcq_depth_config2_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_HIGH_PRIORITY_DQCQ_DEPTH_CONFIG2_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "low_delay_depth",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_HIGH_PRIORITY_DQCQ_DEPTH_CONFIG2_REG_LOW_DELAY_DEPTH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_dqcq_max_occupancy_lp_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_DQCQ_MAX_OCCUPANCY_LP_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lp_dqcq_max_occ",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_DQCQ_MAX_OCCUPANCY_LP_REG_LP_DQCQ_MAX_OCC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lp_dqcq_max_occ_id",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_DQCQ_MAX_OCCUPANCY_LP_REG_LP_DQCQ_MAX_OCC_ID_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_fms_parameters_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FMS_PARAMETERS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "bypass_shaper",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FMS_PARAMETERS_REG_BYPASS_SHAPER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "disable_slow_delay",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FMS_PARAMETERS_REG_DISABLE_SLOW_DELAY_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "local_route_bypass",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FMS_PARAMETERS_REG_LOCAL_ROUTE_BYPASS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "min_dly",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_FMS_PARAMETERS_REG_MIN_DLY_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_empty_dqcq_id_error_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_EMPTY_DQCQ_ID_ERROR_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "empty_dqcq_id",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_EMPTY_DQCQ_ID_ERROR_REG_EMPTY_DQCQ_ID_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_credit_overflow_queue_num_error_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_CREDIT_OVERFLOW_QUEUE_NUM_ERROR_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "credit_overflow_queue_num",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_CREDIT_OVERFLOW_QUEUE_NUM_ERROR_REG_CREDIT_OVERFLOW_QUEUE_NUM_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_ips_max_fsmrq_req_queues_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_MAX_FSMRQ_REQ_QUEUES_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "max_fsmrq_req_queues",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_MAX_FSMRQ_REQ_QUEUES_REG_MAX_FSMRQ_REQ_QUEUES_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fsmrq_req_queues",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_IPS_MAX_FSMRQ_REQ_QUEUES_REG_FSMRQ_REQ_QUEUES_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_zbt_physical_interface_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_ZBT_PHYSICAL_INTERFACE_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "zbtcfg",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_ZBT_PHYSICAL_INTERFACE_CONFIGURATION_REG_ZBTCFG_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_enqueue_queued_total_packets_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_ENQUEUE_QUEUED_TOTAL_PACKETS_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "en_qpkt_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_ENQUEUE_QUEUED_TOTAL_PACKETS_COUNTER_REG_EN_QPKT_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_programmable_counter_queue_selection_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_COUNTER_QUEUE_SELECTION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prg_cnt_target_q",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_COUNTER_QUEUE_SELECTION_REG_PRG_CNT_TARGET_Q_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prg_cnt_target_q_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_COUNTER_QUEUE_SELECTION_REG_PRG_CNT_TARGET_Q_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_interrupts_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dptf0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_DPTF0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dptf1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_DPTF1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dptf2",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_DPTF2_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dptf3",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_DPTF3_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "nvalid_hdr",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_NVALID_HDR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sft_err_rd_desc",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_SFT_ERR_RD_DESC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sft_err_wr_desc",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_SFT_ERR_WR_DESC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sft_err_ins_qsize",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_SFT_ERR_INS_QSIZE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sft_err_qempty",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_SFT_ERR_QEMPTY_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "qroll_over",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_QROLL_OVER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sft_err_zbt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_SFT_ERR_ZBT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sft_err_buff_qid",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_SFT_ERR_BUFF_QID_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ovf_buff_qid",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_OVF_BUFF_QID_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "udf_buff_qid",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_UDF_BUFF_QID_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "en_qpkt_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_EN_QPKT_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "en_qword_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_EN_QWORD_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "head_del_pkt_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_HEAD_DEL_PKT_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "head_del_word_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_HEAD_DEL_WORD_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "de_qpkt_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_DE_QPKT_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "de_qword_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_DE_QWORD_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tail_del_pkt_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_TAIL_DEL_PKT_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tail_del_word_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_TAIL_DEL_WORD_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prg_en_qpkt_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_PRG_EN_QPKT_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prg_en_qword_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_PRG_EN_QWORD_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prg_head_del_pkt_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_PRG_HEAD_DEL_PKT_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prg_head_del_word_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_PRG_HEAD_DEL_WORD_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prg_de_qpkt_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_PRG_DE_QPKT_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prg_de_qword_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_PRG_DE_QWORD_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prg_tail_del_pkt_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_PRG_TAIL_DEL_PKT_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prg_tail_del_word_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_PRG_TAIL_DEL_WORD_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "nv_pkt_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_NV_PKT_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_enqueue_discarded_total_words_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_ENQUEUE_DISCARDED_TOTAL_WORDS_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "hd_del_wrd_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_ENQUEUE_DISCARDED_TOTAL_WORDS_COUNTER_REG_HD_DEL_WRD_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_qid_overflow_block_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_QID_OVERFLOW_BLOCK_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ovf_buff_qidblk",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_QID_OVERFLOW_BLOCK_REG_OVF_BUFF_QIDBLK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_initialization_trigger_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INITIALIZATION_TRIGGER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "init_trg",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INITIALIZATION_TRIGGER_REG_INIT_TRG_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_mask_interrupts_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dptf0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_DPTF0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dptf1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_DPTF1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dptf2",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_DPTF2_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dptf3",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_DPTF3_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "nvalid_hdr",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_NVALID_HDR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sft_err_rd_desc_mask_int",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_SFT_ERR_RD_DESC_MASK_INT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sft_err_wr_desc_mask_int",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_SFT_ERR_WR_DESC_MASK_INT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sft_err_ins_que_size_mask_int",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_SFT_ERR_INS_QUE_SIZE_MASK_INT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sft_err_queue_empty_mask_int",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_SFT_ERR_QUEUE_EMPTY_MASK_INT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "qroll_over_mask_int",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_QROLL_OVER_MASK_INT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sft_err_zbtmask_int",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_SFT_ERR_ZBTMASK_INT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sft_err_buff_que_idmask_int",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_SFT_ERR_BUFF_QUE_IDMASK_INT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ovf_buff_qid",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_OVF_BUFF_QID_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "udf_buff_qid",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_UDF_BUFF_QID_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "en_qpkt_cnt_omask_int",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_EN_QPKT_CNT_OMASK_INT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "en_qword_cnt_omask_int",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_EN_QWORD_CNT_OMASK_INT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "hd_del_pkt_cnt_omask_int",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_HD_DEL_PKT_CNT_OMASK_INT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "hd_del_word_cnt_omask_int",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_HD_DEL_WORD_CNT_OMASK_INT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "de_qpkt_cnt_omask_int",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_DE_QPKT_CNT_OMASK_INT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "de_qpkt_wrd_omask_int",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_DE_QPKT_WRD_OMASK_INT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tail_del_pkt_cnt_omask_int",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_TAIL_DEL_PKT_CNT_OMASK_INT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tail_del_wrd_cnt_omask_int",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_TAIL_DEL_WRD_CNT_OMASK_INT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prg_en_qpkt_cnt_omask_int",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_PRG_EN_QPKT_CNT_OMASK_INT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prg_en_qwrd_cnt_omask_int",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_PRG_EN_QWRD_CNT_OMASK_INT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prg_hd_del_pkt_cnt_omask_int",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_PRG_HD_DEL_PKT_CNT_OMASK_INT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prg_hd_del_wrd_cnt_omask_int",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_PRG_HD_DEL_WRD_CNT_OMASK_INT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prg_de_qpkt_cnt_omask_int",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_PRG_DE_QPKT_CNT_OMASK_INT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prg_de_qpkt_wrd_omask_int",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_PRG_DE_QPKT_WRD_OMASK_INT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prg_tail_del_pkt_cnt_omask_int",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_PRG_TAIL_DEL_PKT_CNT_OMASK_INT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "nv_pkt_cnt_mask_int",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_NV_PKT_CNT_MASK_INT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_programmable_dequeue_total_packets_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_DEQUEUE_TOTAL_PACKETS_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prg_de_qpkt_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_DEQUEUE_TOTAL_PACKETS_COUNTER_REG_PRG_DE_QPKT_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_global_buffers_consumbtion_reject_enable_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_GLOBAL_BUFFERS_CONSUMBTION_REJECT_ENABLE_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "reject_ena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_GLOBAL_BUFFERS_CONSUMBTION_REJECT_ENABLE_REG_REJECT_ENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_indirect_command_wr_data_reg_0[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INDIRECT_COMMAND_WR_DATA_REG_0_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_wr_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INDIRECT_COMMAND_WR_DATA_REG_0_INDIRECT_COMMAND_WR_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_enqueue_discarded_total_packets_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_ENQUEUE_DISCARDED_TOTAL_PACKETS_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "hd_del_pkt_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_ENQUEUE_DISCARDED_TOTAL_PACKETS_COUNTER_REG_HD_DEL_PKT_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_indirect_command_rd_data_reg_0[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INDIRECT_COMMAND_RD_DATA_REG_0_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_rd_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INDIRECT_COMMAND_RD_DATA_REG_0_INDIRECT_COMMAND_RD_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_dequeue_total_packets_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_DEQUEUE_TOTAL_PACKETS_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "de_qpkt_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_DEQUEUE_TOTAL_PACKETS_COUNTER_REG_DE_QPKT_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_programmable_dequeue_discarded_total_packets_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_DEQUEUE_DISCARDED_TOTAL_PACKETS_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prg_tail_del_pkt_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_DEQUEUE_DISCARDED_TOTAL_PACKETS_COUNTER_REG_PRG_TAIL_DEL_PKT_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_buffers_consumption_block_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_BUFFERS_CONSUMPTION_BLOCK_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "reject_state",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_BUFFERS_CONSUMPTION_BLOCK_REG_REJECT_STATE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "block0_state",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_BUFFERS_CONSUMPTION_BLOCK_REG_BLOCK0_STATE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "block1_state",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_BUFFERS_CONSUMPTION_BLOCK_REG_BLOCK1_STATE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "block2_state",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_BUFFERS_CONSUMPTION_BLOCK_REG_BLOCK2_STATE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "block3_state",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_BUFFERS_CONSUMPTION_BLOCK_REG_BLOCK3_STATE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_total_buffers_consumed_block_0_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_TOTAL_BUFFERS_CONSUMED_BLOCK_0_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tot_buffers0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_TOTAL_BUFFERS_CONSUMED_BLOCK_0_REG_TOT_BUFFERS0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_last_queue_assigned_to_block_reg_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        0x2,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_last_queue_assigned_to_block_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_LAST_QUEUE_ASSIGNED_TO_BLOCK_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "top_que_blk",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_LAST_QUEUE_ASSIGNED_TO_BLOCK_REG_TOP_QUE_BLK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_qid_under_flow_block_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_QID_UNDER_FLOW_BLOCK_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "udf_buff_qidblk",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_QID_UNDER_FLOW_BLOCK_REG_UDF_BUFF_QIDBLK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_delete_total_words_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_DELETE_TOTAL_WORDS_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tail_del_word_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_DELETE_TOTAL_WORDS_COUNTER_REG_TAIL_DEL_WORD_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_link_sram_configuration_mode_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_LINK_SRAM_CONFIGURATION_MODE_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "num_buff_mem",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_LINK_SRAM_CONFIGURATION_MODE_REG_NUM_BUFF_MEM_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_programmable_enqueue_discarded_total_packets_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_ENQUEUE_DISCARDED_TOTAL_PACKETS_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prg_hd_del_pkt_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_ENQUEUE_DISCARDED_TOTAL_PACKETS_COUNTER_REG_PRG_HD_DEL_PKT_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_programmable_enqueue_discarded_total_words_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_ENQUEUE_DISCARDED_TOTAL_WORDS_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prg_hd_del_wrd_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_ENQUEUE_DISCARDED_TOTAL_WORDS_COUNTER_REG_PRG_HD_DEL_WRD_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_last_lbp_descriptor_0_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_LAST_LBP_DESCRIPTOR_0_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lbpdesc0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_LAST_LBP_DESCRIPTOR_0_REG_LBPDESC0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_programmable_dequeue_discarded_total_words_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_DEQUEUE_DISCARDED_TOTAL_WORDS_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prg_tail_del_wrd_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_DEQUEUE_DISCARDED_TOTAL_WORDS_COUNTER_REG_PRG_TAIL_DEL_WRD_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_total_buffers_consumed_block_3_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_TOTAL_BUFFERS_CONSUMED_BLOCK_3_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tot_buffers3",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_TOTAL_BUFFERS_CONSUMED_BLOCK_3_REG_TOT_BUFFERS3_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_indirect_command_address_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INDIRECT_COMMAND_ADDRESS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_address",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INDIRECT_COMMAND_ADDRESS_REG_INDIRECT_COMMAND_ADDRESS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_total_buffers_consumed_block_2_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_TOTAL_BUFFERS_CONSUMED_BLOCK_2_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tot_buffers2",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_TOTAL_BUFFERS_CONSUMED_BLOCK_2_REG_TOT_BUFFERS2_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_indirect_command_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INDIRECT_COMMAND_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_INDIRECT_COMMAND_REG_INDIRECT_COMMAND_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_non_valid_header_packet_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_NON_VALID_HEADER_PACKET_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "nv_pkt_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_NON_VALID_HEADER_PACKET_COUNTER_REG_NV_PKT_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_qdp_commands_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_QDP_COMMANDS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "discard_all_pkt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_QDP_COMMANDS_REG_DISCARD_ALL_PKT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dis_lbprd",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_QDP_COMMANDS_REG_DIS_LBPRD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ena_avrg_upd",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_QDP_COMMANDS_REG_ENA_AVRG_UPD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_programmable_enqueue_queued_total_packets_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_ENQUEUE_QUEUED_TOTAL_PACKETS_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prg_en_qpkt_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_ENQUEUE_QUEUED_TOTAL_PACKETS_COUNTER_REG_PRG_EN_QPKT_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_total_buffers_consumed_block_1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_TOTAL_BUFFERS_CONSUMED_BLOCK_1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tot_buffers1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_TOTAL_BUFFERS_CONSUMED_BLOCK_1_REG_TOT_BUFFERS1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_last_buffer_assigned_to_block_reg_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        0x2,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_last_buffer_assigned_to_block_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_LAST_BUFFER_ASSIGNED_TO_BLOCK_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "top_buff_blk",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_LAST_BUFFER_ASSIGNED_TO_BLOCK_REG_TOP_BUFF_BLK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_queue_size_watermark_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_QUEUE_SIZE_WATERMARK_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prg_peak_que_size",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_QUEUE_SIZE_WATERMARK_CONFIGURATION_REG_PRG_PEAK_QUE_SIZE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_enqueue_queued_total_words_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_ENQUEUE_QUEUED_TOTAL_WORDS_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "en_qword_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_ENQUEUE_QUEUED_TOTAL_WORDS_COUNTER_REG_EN_QWORD_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_programmable_dequeue_total_words_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_DEQUEUE_TOTAL_WORDS_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prg_de_qwrd_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_DEQUEUE_TOTAL_WORDS_COUNTER_REG_PRG_DE_QWRD_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_dequeue_total_words_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_DEQUEUE_TOTAL_WORDS_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "de_qword_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_DEQUEUE_TOTAL_WORDS_COUNTER_REG_DE_QWORD_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_delete_total_packets_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_DELETE_TOTAL_PACKETS_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tail_del_pkt_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_DELETE_TOTAL_PACKETS_COUNTER_REG_TAIL_DEL_PKT_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_programmable_enqueue_queued_total_words_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_ENQUEUE_QUEUED_TOTAL_WORDS_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prg_en_qword_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_ENQUEUE_QUEUED_TOTAL_WORDS_COUNTER_REG_PRG_EN_QWORD_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_last_lbp_descriptor_1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_LAST_LBP_DESCRIPTOR_1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lbpdesc1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_LAST_LBP_DESCRIPTOR_1_REG_LBPDESC1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_qdp_qid_global_pointers_distance_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_QID_GLOBAL_POINTERS_DISTANCE_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "del_ptr_wr_ptr_dist",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_QDP_QID_GLOBAL_POINTERS_DISTANCE_REG_DEL_PTR_WR_PTR_DIST_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_credit_from_shaper_1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_FROM_SHAPER_1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "shaper_credit1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_FROM_SHAPER_1_REG_SHAPER_CREDIT1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_mapping_multicast_packets_to_egress_dp_msb_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_MAPPING_MULTICAST_PACKETS_TO_EGRESS_DP_MSB_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "m2_megress_dp_table_h",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_MAPPING_MULTICAST_PACKETS_TO_EGRESS_DP_MSB_REG_M2_MEGRESS_DP_TABLE_H_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_multicast_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cputrap",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_CONFIGURATION_REG_CPUTRAP_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpucopy",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_CONFIGURATION_REG_CPUCOPY_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "force_no_mci",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_CONFIGURATION_REG_FORCE_NO_MCI_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prunning_ena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_CONFIGURATION_REG_PRUNNING_ENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mifmode_port",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_CONFIGURATION_REG_MIFMODE_PORT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ucast_to_lbp",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_CONFIGURATION_REG_UCAST_TO_LBP_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "rqpreject_threshold_ena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_CONFIGURATION_REG_RQPREJECT_THRESHOLD_ENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lag_prunning_ena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_CONFIGURATION_REG_LAG_PRUNNING_ENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "en4k_mc",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_CONFIGURATION_REG_EN4K_MC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "enable_4_egress_queues_per_port_ena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_CONFIGURATION_REG_ENABLE_4_EGRESS_QUEUES_PER_PORT_ENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "enable_4_egress_queues_per_port_mc_sp",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_CONFIGURATION_REG_ENABLE_4_EGRESS_QUEUES_PER_PORT_MC_SP_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "enable_4_egress_queues_per_port_wfq_ena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_CONFIGURATION_REG_ENABLE_4_EGRESS_QUEUES_PER_PORT_WFQ_ENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fqp_ready_cnt_ena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_CONFIGURATION_REG_FQP_READY_CNT_ENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_fragmentation_queue_id_at_which_underflow_occurs_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_FRAGMENTATION_QUEUE_ID_AT_WHICH_UNDERFLOW_OCCURS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "udfl_qid",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_FRAGMENTATION_QUEUE_ID_AT_WHICH_UNDERFLOW_OCCURS_REG_UDFL_QID_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_reassembly_queue_processor_configurations_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_REASSEMBLY_QUEUE_PROCESSOR_CONFIGURATIONS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "self_fapid",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_REASSEMBLY_QUEUE_PROCESSOR_CONFIGURATIONS_REG_SELF_FAPID_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_maximum_credit_for_each_port_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_MAXIMUM_CREDIT_FOR_EACH_PORT_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "port_max_credit",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_MAXIMUM_CREDIT_FOR_EACH_PORT_REG_PORT_MAX_CREDIT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_threshold_select_1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_SELECT_1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "qth_sel1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_SELECT_1_REG_QTH_SEL1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_egress_mirroring_enable_reg_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        1,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_egress_mirroring_enable_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_EGRESS_MIRRORING_ENABLE_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "egress_mirroring_ena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_EGRESS_MIRRORING_ENABLE_REG_EGRESS_MIRRORING_ENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_thresholds_of_consumed_resources_for_scheduled_queue_to_reject_scheduled_packets_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_FOR_SCHEDULED_QUEUE_TO_REJECT_SCHEDULED_PACKETS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "rej_schd_total_wrds_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_FOR_SCHEDULED_QUEUE_TO_REJECT_SCHEDULED_PACKETS_REG_REJ_SCHD_TOTAL_WRDS_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "rej_schd_total_pkts_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_FOR_SCHEDULED_QUEUE_TO_REJECT_SCHEDULED_PACKETS_REG_REJ_SCHD_TOTAL_PKTS_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_egq_interrupt_sources_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "data_coh_error",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_DATA_COH_ERROR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "frag_num_error",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_FRAG_NUM_ERROR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "port63_error",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_PORT63_ERROR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "packet_header_error",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_PACKET_HEADER_ERROR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "packet_lost",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_PACKET_LOST_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "packet_discarded",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_PACKET_DISCARDED_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "queue_under_flow",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_QUEUE_UNDER_FLOW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prog_enq_pkt_cnt_ovfl",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_PROG_ENQ_PKT_CNT_OVFL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prog_enq_wrd_cnt_ovfl",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_PROG_ENQ_WRD_CNT_OVFL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prog_dsc_pkt_cnt_ovfl",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_PROG_DSC_PKT_CNT_OVFL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prog_dsc_wrd_cnt_ovfl",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_PROG_DSC_WRD_CNT_OVFL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "total_enq_pkt_cnt_ovfl",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_TOTAL_ENQ_PKT_CNT_OVFL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "total_enq_wrd_cnt_ovfl",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_TOTAL_ENQ_WRD_CNT_OVFL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "total_dsc_pkt_cnt_ovfl",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_TOTAL_DSC_PKT_CNT_OVFL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "total_dsc_wrd_cnt_ovfl",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_TOTAL_DSC_WRD_CNT_OVFL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "pdmparity_error",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_PDMPARITY_ERROR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "plmparity_error",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_PLMPARITY_ERROR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "data_buff_eccerror",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_DATA_BUFF_ECCERROR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "data_link_parity_error",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_DATA_LINK_PARITY_ERROR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "packet_aged",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_PACKET_AGED_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_cpu_frag_word_4_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_4_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "packet_fragment_word",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_4_REG_PACKET_FRAGMENT_WORD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_thresholds_of_individual_unscheduled_queues_for_port_type_2_and_3_to_reject_unscheduled_packets_of_multicast_class_2_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_2_AND_3_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_2_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mcls2_rej_usch_wrds_th_prt_type2",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_2_AND_3_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_2_REG_MCLS2_REJ_USCH_WRDS_TH_PRT_TYPE2_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mcls2_rej_usch_wrds_th_prt_type3",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_2_AND_3_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_2_REG_MCLS2_REJ_USCH_WRDS_TH_PRT_TYPE3_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_total_number_of_enqueued_words_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_TOTAL_NUMBER_OF_ENQUEUED_WORDS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "total_enq_wrd_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_TOTAL_NUMBER_OF_ENQUEUED_WORDS_REG_TOTAL_ENQ_WRD_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "total_enq_wrd_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_TOTAL_NUMBER_OF_ENQUEUED_WORDS_REG_TOTAL_ENQ_WRD_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_enhanced_qo_s_reject_thresholds_configuration_0_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_ENHANCED_QO_S_REJECT_THRESHOLDS_CONFIGURATION_0_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "rej_schd_total_wrds_th_h",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_ENHANCED_QO_S_REJECT_THRESHOLDS_CONFIGURATION_0_REG_REJ_SCHD_TOTAL_WRDS_TH_H_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "rej_schd_total_pkt_th_h",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_ENHANCED_QO_S_REJECT_THRESHOLDS_CONFIGURATION_0_REG_REJ_SCHD_TOTAL_PKT_TH_H_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_indirect_command_wr_data_reg_0[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_INDIRECT_COMMAND_WR_DATA_REG_0_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_wr_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_INDIRECT_COMMAND_WR_DATA_REG_0_INDIRECT_COMMAND_WR_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_threshold_select_0_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_SELECT_0_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "qth_sel0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_SELECT_0_REG_QTH_SEL0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_spi4_rate_in_the_absence_of_flow_control_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_SPI4_RATE_IN_THE_ABSENCE_OF_FLOW_CONTROL_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "spi4_arate_no_fc",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_SPI4_RATE_IN_THE_ABSENCE_OF_FLOW_CONTROL_REG_SPI4_ARATE_NO_FC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "spi4_brate_no_fc",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_SPI4_RATE_IN_THE_ABSENCE_OF_FLOW_CONTROL_REG_SPI4_BRATE_NO_FC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_mapping_multicast_packets_to_egress_traffic_class_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_MAPPING_MULTICAST_PACKETS_TO_EGRESS_TRAFFIC_CLASS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "m2_megress_tc_table",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_MAPPING_MULTICAST_PACKETS_TO_EGRESS_TRAFFIC_CLASS_REG_M2_MEGRESS_TC_TABLE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_cpu_frag_word_5_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_5_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "packet_fragment_word",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_5_REG_PACKET_FRAGMENT_WORD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_thresholds_of_available_resources_for_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mcls1_rej_usch_avail_desc_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_1_REG_MCLS1_REJ_USCH_AVAIL_DESC_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_cpu_frag_word_6_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_6_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "packet_fragment_word",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_6_REG_PACKET_FRAGMENT_WORD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_packets_lost_due_to_buffer_full_out_of_memory_in_the_egress_path_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PACKETS_LOST_DUE_TO_BUFFER_FULL_OUT_OF_MEMORY_IN_THE_EGRESS_PATH_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "num_lost_packets",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PACKETS_LOST_DUE_TO_BUFFER_FULL_OUT_OF_MEMORY_IN_THE_EGRESS_PATH_REG_NUM_LOST_PACKETS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "overflow",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PACKETS_LOST_DUE_TO_BUFFER_FULL_OUT_OF_MEMORY_IN_THE_EGRESS_PATH_REG_OVERFLOW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lost_reas_cntxt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PACKETS_LOST_DUE_TO_BUFFER_FULL_OUT_OF_MEMORY_IN_THE_EGRESS_PATH_REG_LOST_REAS_CNTXT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_shaper_enable_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_SHAPER_ENABLE_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "egqspr_ena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_SHAPER_ENABLE_REG_EGQSPR_ENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "spi4_aspr_cal_sel",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_SHAPER_ENABLE_REG_SPI4_ASPR_CAL_SEL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "spi4_bspr_cal_sel",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_SHAPER_ENABLE_REG_SPI4_BSPR_CAL_SEL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_device_spi4_flow_controls_to_scheduler_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_DEVICE_SPI4_FLOW_CONTROLS_TO_SCHEDULER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "scheduler_device_fc",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_DEVICE_SPI4_FLOW_CONTROLS_TO_SCHEDULER_REG_SCHEDULER_DEVICE_FC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "scheduler_spi4_afc",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_DEVICE_SPI4_FLOW_CONTROLS_TO_SCHEDULER_REG_SCHEDULER_SPI4_AFC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "scheduler_spi4_bfc",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_DEVICE_SPI4_FLOW_CONTROLS_TO_SCHEDULER_REG_SCHEDULER_SPI4_BFC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_thresholds_of_consumed_resources_for_asserting_mci1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_FOR_ASSERTING_MCI1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mci1_usch_total_wrds_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_FOR_ASSERTING_MCI1_REG_MCI1_USCH_TOTAL_WRDS_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mci1_usch_total_pkts_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_FOR_ASSERTING_MCI1_REG_MCI1_USCH_TOTAL_PKTS_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_thresholds_of_total_consumed_resources_in_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_3_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_TOTAL_CONSUMED_RESOURCES_IN_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_3_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mcls3_rej_usch_total_wrds_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_TOTAL_CONSUMED_RESOURCES_IN_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_3_REG_MCLS3_REJ_USCH_TOTAL_WRDS_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mcls3_rej_usch_total_pkts_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_TOTAL_CONSUMED_RESOURCES_IN_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_3_REG_MCLS3_REJ_USCH_TOTAL_PKTS_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_per_port_flow_control_to_scheduler_0_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PER_PORT_FLOW_CONTROL_TO_SCHEDULER_0_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "scheduler_port_fc0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PER_PORT_FLOW_CONTROL_TO_SCHEDULER_0_REG_SCHEDULER_PORT_FC0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_thresholds_of_available_resources_for_scheduled_queue_to_reject_scheduled_packets_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_SCHEDULED_QUEUE_TO_REJECT_SCHEDULED_PACKETS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "rej_schd_avail_desc_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_SCHEDULED_QUEUE_TO_REJECT_SCHEDULED_PACKETS_REG_REJ_SCHD_AVAIL_DESC_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_total_number_of_enqueued_packets_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_TOTAL_NUMBER_OF_ENQUEUED_PACKETS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "total_enq_pkt_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_TOTAL_NUMBER_OF_ENQUEUED_PACKETS_REG_TOTAL_ENQ_PKT_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "total_enq_pkt_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_TOTAL_NUMBER_OF_ENQUEUED_PACKETS_REG_TOTAL_ENQ_PKT_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_priority_select_3_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PRIORITY_SELECT_3_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "port_priority_sel3",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PRIORITY_SELECT_3_REG_PORT_PRIORITY_SEL3_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_mapping_multicast_packets_to_egress_dp_lsb_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_MAPPING_MULTICAST_PACKETS_TO_EGRESS_DP_LSB_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "m2_megress_dp_table_l",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_MAPPING_MULTICAST_PACKETS_TO_EGRESS_DP_LSB_REG_M2_MEGRESS_DP_TABLE_L_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_spi4_a_credit_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_SPI4_A_CREDIT_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "spi4_acredit",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_SPI4_A_CREDIT_REG_SPI4_ACREDIT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_thresholds_of_individual_unscheduled_queues_of_port_type_2_and_port_type_3_for_asserting_mci0_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_OF_PORT_TYPE_2_AND_PORT_TYPE_3_FOR_ASSERTING_MCI0_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mci0_usch_wrds_th_prt_type2",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_OF_PORT_TYPE_2_AND_PORT_TYPE_3_FOR_ASSERTING_MCI0_REG_MCI0_USCH_WRDS_TH_PRT_TYPE2_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mci0_usch_wrds_th_prt_type3",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_OF_PORT_TYPE_2_AND_PORT_TYPE_3_FOR_ASSERTING_MCI0_REG_MCI0_USCH_WRDS_TH_PRT_TYPE3_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_fqp_counter_threshold_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_FQP_COUNTER_THRESHOLD_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fqp_ready_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_FQP_COUNTER_THRESHOLD_REG_FQP_READY_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_thresholds_of_individual_unscheduled_queues_for_port_type_2_and_3_to_reject_unscheduled_packets_of_multicast_class_0_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_2_AND_3_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_0_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mcls0_rej_usch_wrds_th_prt_type2",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_2_AND_3_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_0_REG_MCLS0_REJ_USCH_WRDS_TH_PRT_TYPE2_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mcls0_rej_usch_wrds_th_prt_type3",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_2_AND_3_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_0_REG_MCLS0_REJ_USCH_WRDS_TH_PRT_TYPE3_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_packet_aging_enable_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PACKET_AGING_ENABLE_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "aging_ena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PACKET_AGING_ENABLE_REG_AGING_ENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "aging_time",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PACKET_AGING_ENABLE_REG_AGING_TIME_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_priority_select_2_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PRIORITY_SELECT_2_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "port_priority_sel2",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PRIORITY_SELECT_2_REG_PORT_PRIORITY_SEL2_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_thresholds_of_individual_scheduled_queues_of_port_type_2_and_port_type_3_to_reject_scheduled_packets_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_SCHEDULED_QUEUES_OF_PORT_TYPE_2_AND_PORT_TYPE_3_TO_REJECT_SCHEDULED_PACKETS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "rej_schd_wrds_th_prt_type2",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_SCHEDULED_QUEUES_OF_PORT_TYPE_2_AND_PORT_TYPE_3_TO_REJECT_SCHEDULED_PACKETS_REG_REJ_SCHD_WRDS_TH_PRT_TYPE2_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "rej_schd_wrds_th_prt_type3",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_SCHEDULED_QUEUES_OF_PORT_TYPE_2_AND_PORT_TYPE_3_TO_REJECT_SCHEDULED_PACKETS_REG_REJ_SCHD_WRDS_TH_PRT_TYPE3_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_cpu_frag_word_7_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_7_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "packet_fragment_word",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_7_REG_PACKET_FRAGMENT_WORD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_mapping_unscheduled_multicast_packets_to_egress_traffic_class_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_MAPPING_UNSCHEDULED_MULTICAST_PACKETS_TO_EGRESS_TRAFFIC_CLASS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "m2_uegress_tc_table",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_MAPPING_UNSCHEDULED_MULTICAST_PACKETS_TO_EGRESS_TRAFFIC_CLASS_REG_M2_UEGRESS_TC_TABLE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_thresholds_of_consumed_resources_for_asserting_mci0_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_FOR_ASSERTING_MCI0_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mci0_usch_total_wrds_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_FOR_ASSERTING_MCI0_REG_MCI0_USCH_TOTAL_WRDS_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mci0_usch_total_pkts_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_FOR_ASSERTING_MCI0_REG_MCI0_USCH_TOTAL_PKTS_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_link_level_flow_control_signals_from_sla_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_LINK_LEVEL_FLOW_CONTROL_SIGNALS_FROM_SLA_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "spialink_level_flow_control",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_LINK_LEVEL_FLOW_CONTROL_SIGNALS_FROM_SLA_REG_SPIALINK_LEVEL_FLOW_CONTROL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "spiblink_level_flow_control",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_LINK_LEVEL_FLOW_CONTROL_SIGNALS_FROM_SLA_REG_SPIBLINK_LEVEL_FLOW_CONTROL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_spi4_b_credit_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_SPI4_B_CREDIT_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "spi4_bcredit",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_SPI4_B_CREDIT_REG_SPI4_BCREDIT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_number_of_enqueued_packets_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_NUMBER_OF_ENQUEUED_PACKETS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prog_enq_pkt_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_NUMBER_OF_ENQUEUED_PACKETS_REG_PROG_ENQ_PKT_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prog_enq_pkt_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_NUMBER_OF_ENQUEUED_PACKETS_REG_PROG_ENQ_PKT_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_thresholds_for_devices_level_flow_control_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_FOR_DEVICES_LEVEL_FLOW_CONTROL_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "avail_buff_fcth",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_FOR_DEVICES_LEVEL_FLOW_CONTROL_REG_AVAIL_BUFF_FCTH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "avail_desc_fcth",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_FOR_DEVICES_LEVEL_FLOW_CONTROL_REG_AVAIL_DESC_FCTH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_mapping_unicast_traffic_to_egress_traffic_class_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_MAPPING_UNICAST_TRAFFIC_TO_EGRESS_TRAFFIC_CLASS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "u2_uegress_tc_table",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_MAPPING_UNICAST_TRAFFIC_TO_EGRESS_TRAFFIC_CLASS_REG_U2_UEGRESS_TC_TABLE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_thresholds_of_total_consumed_resources_in_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_0_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_TOTAL_CONSUMED_RESOURCES_IN_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_0_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mcls0_rej_usch_total_wrds_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_TOTAL_CONSUMED_RESOURCES_IN_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_0_REG_MCLS0_REJ_USCH_TOTAL_WRDS_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mcls0_rej_usch_total_pkts_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_TOTAL_CONSUMED_RESOURCES_IN_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_0_REG_MCLS0_REJ_USCH_TOTAL_PKTS_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_multicast_bitmap_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_BITMAP_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "top_mc_bmp_port_ena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_BITMAP_CONFIGURATION_REG_TOP_MC_BMP_PORT_ENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "top_mc_bmp_port",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_BITMAP_CONFIGURATION_REG_TOP_MC_BMP_PORT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_enhanced_qo_s_reject_thresholds_configuration_1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_ENHANCED_QO_S_REJECT_THRESHOLDS_CONFIGURATION_1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "rej_schd_avail_desc",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_ENHANCED_QO_S_REJECT_THRESHOLDS_CONFIGURATION_1_REG_REJ_SCHD_AVAIL_DESC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_thresholds_of_individual_scheduled_queues_of_port_type_0_and_port_type_1_to_reject_scheduled_packets_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_SCHEDULED_QUEUES_OF_PORT_TYPE_0_AND_PORT_TYPE_1_TO_REJECT_SCHEDULED_PACKETS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "rej_schd_wrds_th_prt_type0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_SCHEDULED_QUEUES_OF_PORT_TYPE_0_AND_PORT_TYPE_1_TO_REJECT_SCHEDULED_PACKETS_REG_REJ_SCHD_WRDS_TH_PRT_TYPE0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "rej_schd_wrds_th_prt_type1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_SCHEDULED_QUEUES_OF_PORT_TYPE_0_AND_PORT_TYPE_1_TO_REJECT_SCHEDULED_PACKETS_REG_REJ_SCHD_WRDS_TH_PRT_TYPE1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_thresholds_of_individual_unscheduled_queues_for_port_type_0_and_1_to_reject_unscheduled_packets_of_multicast_class_3_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_0_AND_1_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_3_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mcls3_rej_usch_wrds_th_prt_type0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_0_AND_1_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_3_REG_MCLS3_REJ_USCH_WRDS_TH_PRT_TYPE0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mcls3_rej_usch_wrds_th_prt_type1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_0_AND_1_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_3_REG_MCLS3_REJ_USCH_WRDS_TH_PRT_TYPE1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_packet_header_error_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PACKET_HEADER_ERROR_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "packet_header_error_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PACKET_HEADER_ERROR_REG_PACKET_HEADER_ERROR_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "overflow",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PACKET_HEADER_ERROR_REG_OVERFLOW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "phereas_cntxt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PACKET_HEADER_ERROR_REG_PHEREAS_CNTXT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_thresholds_for_device_level_flow_control_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_FOR_DEVICE_LEVEL_FLOW_CONTROL_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "total_schd_wrds_fcth",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_FOR_DEVICE_LEVEL_FLOW_CONTROL_REG_TOTAL_SCHD_WRDS_FCTH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "total_schd_pkts_fcth",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_FOR_DEVICE_LEVEL_FLOW_CONTROL_REG_TOTAL_SCHD_PKTS_FCTH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_credit_adjustments_for_unicast_and_multicast_packets_for_spi4_a_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_ADJUSTMENTS_FOR_UNICAST_AND_MULTICAST_PACKETS_FOR_SPI4_A_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "unicast_credit_adjustment_spi4_a",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_ADJUSTMENTS_FOR_UNICAST_AND_MULTICAST_PACKETS_FOR_SPI4_A_REG_UNICAST_CREDIT_ADJUSTMENT_SPI4_A_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "unicast_credit_subtract_spi4_a",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_ADJUSTMENTS_FOR_UNICAST_AND_MULTICAST_PACKETS_FOR_SPI4_A_REG_UNICAST_CREDIT_SUBTRACT_SPI4_A_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "multicast_credit_adjustment_spi4_a",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_ADJUSTMENTS_FOR_UNICAST_AND_MULTICAST_PACKETS_FOR_SPI4_A_REG_MULTICAST_CREDIT_ADJUSTMENT_SPI4_A_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "multicast_credit_subtract_spi4_a",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_ADJUSTMENTS_FOR_UNICAST_AND_MULTICAST_PACKETS_FOR_SPI4_A_REG_MULTICAST_CREDIT_SUBTRACT_SPI4_A_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_credit_adjustments_for_unicast_and_multicast_packets_for_spi4_b_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_ADJUSTMENTS_FOR_UNICAST_AND_MULTICAST_PACKETS_FOR_SPI4_B_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "unicast_credit_adjustment_spi4_b",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_ADJUSTMENTS_FOR_UNICAST_AND_MULTICAST_PACKETS_FOR_SPI4_B_REG_UNICAST_CREDIT_ADJUSTMENT_SPI4_B_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "unicast_credit_subtract_spi4_b",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_ADJUSTMENTS_FOR_UNICAST_AND_MULTICAST_PACKETS_FOR_SPI4_B_REG_UNICAST_CREDIT_SUBTRACT_SPI4_B_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "multicast_credit_adjustment_spi4_b",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_ADJUSTMENTS_FOR_UNICAST_AND_MULTICAST_PACKETS_FOR_SPI4_B_REG_MULTICAST_CREDIT_ADJUSTMENT_SPI4_B_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "multicast_credit_subtract_spi4_b",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_ADJUSTMENTS_FOR_UNICAST_AND_MULTICAST_PACKETS_FOR_SPI4_B_REG_MULTICAST_CREDIT_SUBTRACT_SPI4_B_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_port63_error_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PORT63_ERROR_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "port63_error_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PORT63_ERROR_REG_PORT63_ERROR_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "overflow",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PORT63_ERROR_REG_OVERFLOW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "p63_ereas_cntxt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PORT63_ERROR_REG_P63_EREAS_CNTXT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_thresholds_of_total_consumed_resources_in_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_TOTAL_CONSUMED_RESOURCES_IN_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mcls1_rej_usch_total_wrds_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_TOTAL_CONSUMED_RESOURCES_IN_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_1_REG_MCLS1_REJ_USCH_TOTAL_WRDS_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mcls1_rej_usch_total_pkts_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_TOTAL_CONSUMED_RESOURCES_IN_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_1_REG_MCLS1_REJ_USCH_TOTAL_PKTS_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_fragment_number_error_count_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_FRAGMENT_NUMBER_ERROR_COUNT_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "frag_num_error_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_FRAGMENT_NUMBER_ERROR_COUNT_REG_FRAG_NUM_ERROR_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "overflow",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_FRAGMENT_NUMBER_ERROR_COUNT_REG_OVERFLOW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fnereas_cntxt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_FRAGMENT_NUMBER_ERROR_COUNT_REG_FNEREAS_CNTXT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_per_port_flow_control_to_scheduler_1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PER_PORT_FLOW_CONTROL_TO_SCHEDULER_1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "scheduler_port_fc1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PER_PORT_FLOW_CONTROL_TO_SCHEDULER_1_REG_SCHEDULER_PORT_FC1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_thresholds_of_individual_unscheduled_queues_for_port_type_0_and_1_to_reject_unscheduled_packets_of_multicast_class_2_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_0_AND_1_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_2_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mcls2_rej_usch_wrds_th_prt_type0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_0_AND_1_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_2_REG_MCLS2_REJ_USCH_WRDS_TH_PRT_TYPE0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mcls2_rej_usch_wrds_th_prt_type1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_0_AND_1_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_2_REG_MCLS2_REJ_USCH_WRDS_TH_PRT_TYPE1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_total_number_of_discarded_packets_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_TOTAL_NUMBER_OF_DISCARDED_PACKETS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "total_dsc_pkt_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_TOTAL_NUMBER_OF_DISCARDED_PACKETS_REG_TOTAL_DSC_PKT_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "total_dsc_pkt_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_TOTAL_NUMBER_OF_DISCARDED_PACKETS_REG_TOTAL_DSC_PKT_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_cpu_frag_word_2_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_2_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "packet_fragment_word",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_2_REG_PACKET_FRAGMENT_WORD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_number_of_discarded_packets_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_NUMBER_OF_DISCARDED_PACKETS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prog_dsc_pkt_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_NUMBER_OF_DISCARDED_PACKETS_REG_PROG_DSC_PKT_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prog_dsc_pkt_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_NUMBER_OF_DISCARDED_PACKETS_REG_PROG_DSC_PKT_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_programmable_credit_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PROGRAMMABLE_CREDIT_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prog_crdt_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PROGRAMMABLE_CREDIT_COUNTER_REG_PROG_CRDT_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prog_crdt_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PROGRAMMABLE_CREDIT_COUNTER_REG_PROG_CRDT_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_scheduled_queue_status_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_SCHEDULED_QUEUE_STATUS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "total_schd_cells",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_SCHEDULED_QUEUE_STATUS_REG_TOTAL_SCHD_CELLS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "total_schd_desc",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_SCHEDULED_QUEUE_STATUS_REG_TOTAL_SCHD_DESC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_thresholds_of_available_resources_for_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_2_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_2_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mcls2_rej_usch_avail_desc_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_2_REG_MCLS2_REJ_USCH_AVAIL_DESC_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_number_of_enqueued_words_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_NUMBER_OF_ENQUEUED_WORDS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prog_enq_wrd_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_NUMBER_OF_ENQUEUED_WORDS_REG_PROG_ENQ_WRD_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prog_enq_wrd_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_NUMBER_OF_ENQUEUED_WORDS_REG_PROG_ENQ_WRD_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_credit_from_shaper_0_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_FROM_SHAPER_0_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "shaper_credit0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_FROM_SHAPER_0_REG_SHAPER_CREDIT0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_configurations_for_programmable_counters_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CONFIGURATIONS_FOR_PROGRAMMABLE_COUNTERS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sch_qfor_enq_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CONFIGURATIONS_FOR_PROGRAMMABLE_COUNTERS_REG_SCH_QFOR_ENQ_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sel_total_sch_enq_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CONFIGURATIONS_FOR_PROGRAMMABLE_COUNTERS_REG_SEL_TOTAL_SCH_ENQ_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sch_qfor_dsc_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CONFIGURATIONS_FOR_PROGRAMMABLE_COUNTERS_REG_SCH_QFOR_DSC_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sel_total_sch_dsc_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CONFIGURATIONS_FOR_PROGRAMMABLE_COUNTERS_REG_SEL_TOTAL_SCH_DSC_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_cpu_packet_control_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_PACKET_CONTROL_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "send_pkt_frag",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_PACKET_CONTROL_REG_SEND_PKT_FRAG_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "start_of_packet",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_PACKET_CONTROL_REG_START_OF_PACKET_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "end_of_packet",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_PACKET_CONTROL_REG_END_OF_PACKET_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_priority_select_0_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PRIORITY_SELECT_0_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "port_priority_sel0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PRIORITY_SELECT_0_REG_PORT_PRIORITY_SEL0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_thresholds_of_individual_unscheduled_queues_for_port_type_0_and_1_to_reject_unscheduled_packets_of_multicast_class_0_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_0_AND_1_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_0_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mcls0_rej_usch_wrds_th_prt_type0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_0_AND_1_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_0_REG_MCLS0_REJ_USCH_WRDS_TH_PRT_TYPE0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mcls0_rej_usch_wrds_th_prt_type1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_0_AND_1_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_0_REG_MCLS0_REJ_USCH_WRDS_TH_PRT_TYPE1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_cpu_frag_word_3_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_3_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "packet_fragment_word",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_3_REG_PACKET_FRAGMENT_WORD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_fap10_m_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_FAP10_M_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fap10m_l2_mcidoffset",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_FAP10_M_CONFIGURATION_REG_FAP10M_L2_MCIDOFFSET_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fap10m_l3_mcidoffset",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_FAP10_M_CONFIGURATION_REG_FAP10M_L3_MCIDOFFSET_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fap10m_always_use_vidx",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_FAP10_M_CONFIGURATION_REG_FAP10M_ALWAYS_USE_VIDX_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_total_number_of_discarded_words_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_TOTAL_NUMBER_OF_DISCARDED_WORDS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "total_dsc_wrd_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_TOTAL_NUMBER_OF_DISCARDED_WORDS_REG_TOTAL_DSC_WRD_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "total_dsc_wrd_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_TOTAL_NUMBER_OF_DISCARDED_WORDS_REG_TOTAL_DSC_WRD_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_packet_queue_id_where_underflow_has_occurred_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PACKET_QUEUE_ID_WHERE_UNDERFLOW_HAS_OCCURRED_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "under_flow_queue_id",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PACKET_QUEUE_ID_WHERE_UNDERFLOW_HAS_OCCURRED_REG_UNDER_FLOW_QUEUE_ID_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_unscheduled_queue_status_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_UNSCHEDULED_QUEUE_STATUS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "total_unsch_cells",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_UNSCHEDULED_QUEUE_STATUS_REG_TOTAL_UNSCH_CELLS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "total_unsch_desc",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_UNSCHEDULED_QUEUE_STATUS_REG_TOTAL_UNSCH_DESC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_thresholds_of_individual_unscheduled_queues_of_port_type_0_and_port_type_1_for_asserting_mci1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_OF_PORT_TYPE_0_AND_PORT_TYPE_1_FOR_ASSERTING_MCI1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mci1_usch_wrds_th_prt_type0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_OF_PORT_TYPE_0_AND_PORT_TYPE_1_FOR_ASSERTING_MCI1_REG_MCI1_USCH_WRDS_TH_PRT_TYPE0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mci1_usch_wrds_th_prt_type1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_OF_PORT_TYPE_0_AND_PORT_TYPE_1_FOR_ASSERTING_MCI1_REG_MCI1_USCH_WRDS_TH_PRT_TYPE1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_indirect_command_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_INDIRECT_COMMAND_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_INDIRECT_COMMAND_REG_INDIRECT_COMMAND_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_thresholds_of_individual_unscheduled_queues_for_port_type_2_and_3_to_reject_unscheduled_packets_of_multicast_class_3_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_2_AND_3_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_3_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mcls3_rej_usch_wrds_th_prt_type2",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_2_AND_3_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_3_REG_MCLS3_REJ_USCH_WRDS_TH_PRT_TYPE2_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mcls3_rej_usch_wrds_th_prt_type3",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_2_AND_3_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_3_REG_MCLS3_REJ_USCH_WRDS_TH_PRT_TYPE3_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_cpu_frag_word_0_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_0_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "packet_fragment_word",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_0_REG_PACKET_FRAGMENT_WORD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_recycle_queue_thresholds_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_RECYCLE_QUEUE_THRESHOLDS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "rcy_afth",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_RECYCLE_QUEUE_THRESHOLDS_REG_RCY_AFTH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_number_of_discarded_words_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_NUMBER_OF_DISCARDED_WORDS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prog_dsc_pkt_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_NUMBER_OF_DISCARDED_WORDS_REG_PROG_DSC_PKT_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prog_dsc_pkt_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_NUMBER_OF_DISCARDED_WORDS_REG_PROG_DSC_PKT_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_force_not_ready_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_FORCE_NOT_READY_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "force_port_not_ready",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_FORCE_NOT_READY_REG_FORCE_PORT_NOT_READY_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_lengths_of_shaper_calendars_of_the_spi4_interfaces_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_LENGTHS_OF_SHAPER_CALENDARS_OF_THE_SPI4_INTERFACES_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "spi4_aspr_cal_length0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_LENGTHS_OF_SHAPER_CALENDARS_OF_THE_SPI4_INTERFACES_REG_SPI4_ASPR_CAL_LENGTH0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "spi4_aspr_cal_length1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_LENGTHS_OF_SHAPER_CALENDARS_OF_THE_SPI4_INTERFACES_REG_SPI4_ASPR_CAL_LENGTH1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "spi4_bspr_cal_length0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_LENGTHS_OF_SHAPER_CALENDARS_OF_THE_SPI4_INTERFACES_REG_SPI4_BSPR_CAL_LENGTH0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "spi4_bspr_cal_length1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_LENGTHS_OF_SHAPER_CALENDARS_OF_THE_SPI4_INTERFACES_REG_SPI4_BSPR_CAL_LENGTH1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_thresholds_of_individual_unscheduled_queues_for_port_type_0_and_1_to_reject_unscheduled_packets_of_multicast_class_1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_0_AND_1_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mcls1_rej_usch_wrds_th_prt_type0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_0_AND_1_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_1_REG_MCLS1_REJ_USCH_WRDS_TH_PRT_TYPE0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mcls1_rej_usch_wrds_th_prt_type1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_0_AND_1_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_1_REG_MCLS1_REJ_USCH_WRDS_TH_PRT_TYPE1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_indirect_command_rd_data_reg_0[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_INDIRECT_COMMAND_RD_DATA_REG_0_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_rd_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_INDIRECT_COMMAND_RD_DATA_REG_0_INDIRECT_COMMAND_RD_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_thresholds_of_consumed_resources_in_spi4_a_for_flow_control_to_scheduler_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_IN_SPI4_A_FOR_FLOW_CONTROL_TO_SCHEDULER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "spi4_atotal_wrds_fcth",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_IN_SPI4_A_FOR_FLOW_CONTROL_TO_SCHEDULER_REG_SPI4_ATOTAL_WRDS_FCTH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "spi4_atotal_pkts_fcth",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_IN_SPI4_A_FOR_FLOW_CONTROL_TO_SCHEDULER_REG_SPI4_ATOTAL_PKTS_FCTH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_threshold_for_setting_reassembly_reject_flag_for_unscheduled_packets_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_FOR_SETTING_REASSEMBLY_REJECT_FLAG_FOR_UNSCHEDULED_PACKETS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "set_reas_rej_unschd_buff_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_FOR_SETTING_REASSEMBLY_REJECT_FLAG_FOR_UNSCHEDULED_PACKETS_REG_SET_REAS_REJ_UNSCHD_BUFF_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_cpu_frag_word_1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "packet_fragment_word",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_1_REG_PACKET_FRAGMENT_WORD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_thresholds_of_available_resources_for_asserting_mci0_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_ASSERTING_MCI0_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mci0_usch_avail_buff_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_ASSERTING_MCI0_REG_MCI0_USCH_AVAIL_BUFF_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mci0_usch_avail_desc_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_ASSERTING_MCI0_REG_MCI0_USCH_AVAIL_DESC_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_egq_initialization_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INITIALIZATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "egqblock_init",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INITIALIZATION_REG_EGQBLOCK_INIT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_aged_packet_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_AGED_PACKET_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "aged_pkt_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_AGED_PACKET_REG_AGED_PKT_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "aged_pkt_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_AGED_PACKET_REG_AGED_PKT_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "port_pkt_aged",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_AGED_PACKET_REG_PORT_PKT_AGED_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_thresholds_of_available_resources_for_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_0_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_0_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mcls0_rej_usch_avail_desc_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_0_REG_MCLS0_REJ_USCH_AVAIL_DESC_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_threshold_select_3_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_SELECT_3_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "qth_sel3",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_SELECT_3_REG_QTH_SEL3_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_thresholds_of_consumed_resources_in_spi4_b_for_flow_control_to_scheduler_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_IN_SPI4_B_FOR_FLOW_CONTROL_TO_SCHEDULER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "spi4_btotal_wrds_fcth",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_IN_SPI4_B_FOR_FLOW_CONTROL_TO_SCHEDULER_REG_SPI4_BTOTAL_WRDS_FCTH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "spi4_btotal_pkts_fcth",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_IN_SPI4_B_FOR_FLOW_CONTROL_TO_SCHEDULER_REG_SPI4_BTOTAL_PKTS_FCTH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_maximum_credit_for_the_spi4_interfaces_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_MAXIMUM_CREDIT_FOR_THE_SPI4_INTERFACES_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "spi4_amax_credit",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_MAXIMUM_CREDIT_FOR_THE_SPI4_INTERFACES_REG_SPI4_AMAX_CREDIT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "spi4_bmax_credit",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_MAXIMUM_CREDIT_FOR_THE_SPI4_INTERFACES_REG_SPI4_BMAX_CREDIT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_priority_select_1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PRIORITY_SELECT_1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "port_priority_sel1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PRIORITY_SELECT_1_REG_PORT_PRIORITY_SEL1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_configurations_for_programmable_credit_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CONFIGURATIONS_FOR_PROGRAMMABLE_CREDIT_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "counter_ena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CONFIGURATIONS_FOR_PROGRAMMABLE_CREDIT_COUNTER_REG_COUNTER_ENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "spisel",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CONFIGURATIONS_FOR_PROGRAMMABLE_CREDIT_COUNTER_REG_SPISEL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "total_sel",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CONFIGURATIONS_FOR_PROGRAMMABLE_CREDIT_COUNTER_REG_TOTAL_SEL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "port_sel",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_CONFIGURATIONS_FOR_PROGRAMMABLE_CREDIT_COUNTER_REG_PORT_SEL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_threshold_for_clearing_reassembly_reject_flag_for_unscheduled_packets_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_FOR_CLEARING_REASSEMBLY_REJECT_FLAG_FOR_UNSCHEDULED_PACKETS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "clear_reas_rej_unschd_buff_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_FOR_CLEARING_REASSEMBLY_REJECT_FLAG_FOR_UNSCHEDULED_PACKETS_REG_CLEAR_REAS_REJ_UNSCHD_BUFF_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_indirect_command_address_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_INDIRECT_COMMAND_ADDRESS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_address",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_INDIRECT_COMMAND_ADDRESS_REG_INDIRECT_COMMAND_ADDRESS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_threshold_for_setting_reassembly_reject_flag_for_scheduled_packets_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_FOR_SETTING_REASSEMBLY_REJECT_FLAG_FOR_SCHEDULED_PACKETS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "set_reas_rej_schd_buff_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_FOR_SETTING_REASSEMBLY_REJECT_FLAG_FOR_SCHEDULED_PACKETS_REG_SET_REAS_REJ_SCHD_BUFF_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_thresholds_of_individual_unscheduled_queues_of_port_type_2_and_port_type_3_for_asserting_mci1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_OF_PORT_TYPE_2_AND_PORT_TYPE_3_FOR_ASSERTING_MCI1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mci1_usch_wrds_th_prt_type2",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_OF_PORT_TYPE_2_AND_PORT_TYPE_3_FOR_ASSERTING_MCI1_REG_MCI1_USCH_WRDS_TH_PRT_TYPE2_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mci1_usch_wrds_th_prt_type3",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_OF_PORT_TYPE_2_AND_PORT_TYPE_3_FOR_ASSERTING_MCI1_REG_MCI1_USCH_WRDS_TH_PRT_TYPE3_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_thresholds_of_available_resources_for_asserting_mci1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_ASSERTING_MCI1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mci1_usch_avail_buff_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_ASSERTING_MCI1_REG_MCI1_USCH_AVAIL_BUFF_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mci1_usch_avail_desc_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_ASSERTING_MCI1_REG_MCI1_USCH_AVAIL_DESC_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_threshold_for_clearing_reassembly_reject_flag_for_scheduled_packets_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_FOR_CLEARING_REASSEMBLY_REJECT_FLAG_FOR_SCHEDULED_PACKETS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "clear_reas_rej_schd_buff_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_FOR_CLEARING_REASSEMBLY_REJECT_FLAG_FOR_SCHEDULED_PACKETS_REG_CLEAR_REAS_REJ_SCHD_BUFF_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_thresholds_of_total_consumed_resources_in_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_2_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_TOTAL_CONSUMED_RESOURCES_IN_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_2_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mcls2_rej_usch_total_wrds_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_TOTAL_CONSUMED_RESOURCES_IN_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_2_REG_MCLS2_REJ_USCH_TOTAL_WRDS_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mcls2_rej_usch_total_pkts_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_TOTAL_CONSUMED_RESOURCES_IN_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_2_REG_MCLS2_REJ_USCH_TOTAL_PKTS_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_data_coherency_error_count_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_DATA_COHERENCY_ERROR_COUNT_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "data_coh",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_DATA_COHERENCY_ERROR_COUNT_REG_DATA_COH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "overflow",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_DATA_COHERENCY_ERROR_COUNT_REG_OVERFLOW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tsereas_cntxt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_DATA_COHERENCY_ERROR_COUNT_REG_TSEREAS_CNTXT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_threshold_select_2_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_SELECT_2_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "qth_sel2",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_SELECT_2_REG_QTH_SEL2_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_per_port_flow_control_threshold_for_queues_with_port_types_0_and_1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PER_PORT_FLOW_CONTROL_THRESHOLD_FOR_QUEUES_WITH_PORT_TYPES_0_AND_1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prt_wrds_fcth_type0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PER_PORT_FLOW_CONTROL_THRESHOLD_FOR_QUEUES_WITH_PORT_TYPES_0_AND_1_REG_PRT_WRDS_FCTH_TYPE0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prt_wrds_fcth_type1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PER_PORT_FLOW_CONTROL_THRESHOLD_FOR_QUEUES_WITH_PORT_TYPES_0_AND_1_REG_PRT_WRDS_FCTH_TYPE1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_thresholds_of_individual_unscheduled_queues_for_port_type_2_and_3_to_reject_unscheduled_packets_of_multicast_class_1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_2_AND_3_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mcls1_rej_usch_wrds_th_prt_type2",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_2_AND_3_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_1_REG_MCLS1_REJ_USCH_WRDS_TH_PRT_TYPE2_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mcls1_rej_usch_wrds_th_prt_type3",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_2_AND_3_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_1_REG_MCLS1_REJ_USCH_WRDS_TH_PRT_TYPE3_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_thresholds_of_available_resources_for_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_3_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_3_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mcls3_rej_usch_avail_desc_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_3_REG_MCLS3_REJ_USCH_AVAIL_DESC_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_reassembly_error_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_REASSEMBLY_ERROR_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "num_discard_pkt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_REASSEMBLY_ERROR_REG_NUM_DISCARD_PKT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "num_discard_pkt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_REASSEMBLY_ERROR_REG_NUM_DISCARD_PKT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "num_discard_words",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_REASSEMBLY_ERROR_REG_NUM_DISCARD_WORDS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "num_discard_words_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_REASSEMBLY_ERROR_REG_NUM_DISCARD_WORDS_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_per_port_flow_control_thresholds_for_queues_with_port_types_2_and_3_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PER_PORT_FLOW_CONTROL_THRESHOLDS_FOR_QUEUES_WITH_PORT_TYPES_2_AND_3_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prt_wrds_fcth_type2",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PER_PORT_FLOW_CONTROL_THRESHOLDS_FOR_QUEUES_WITH_PORT_TYPES_2_AND_3_REG_PRT_WRDS_FCTH_TYPE2_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prt_wrds_fcth_type3",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_PER_PORT_FLOW_CONTROL_THRESHOLDS_FOR_QUEUES_WITH_PORT_TYPES_2_AND_3_REG_PRT_WRDS_FCTH_TYPE3_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_egq_interrupt_mask_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_MASK_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "interrupt_masks",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_MASK_REG_INTERRUPT_MASKS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_reassembly_reject_flags_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_REASSEMBLY_REJECT_FLAGS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "reassembly_reject_scheduled",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_REASSEMBLY_REJECT_FLAGS_REG_REASSEMBLY_REJECT_SCHEDULED_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "reassembly_reject_unscheduled",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_REASSEMBLY_REJECT_FLAGS_REG_REASSEMBLY_REJECT_UNSCHEDULED_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_egq_thresholds_of_individual_unscheduled_queues_of_port_type_0_and_port_type_1_for_asserting_mci0_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_OF_PORT_TYPE_0_AND_PORT_TYPE_1_FOR_ASSERTING_MCI0_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mci0_usch_wrds_th_prt_type0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_OF_PORT_TYPE_0_AND_PORT_TYPE_1_FOR_ASSERTING_MCI0_REG_MCI0_USCH_WRDS_TH_PRT_TYPE0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mci0_usch_wrds_th_prt_type1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_OF_PORT_TYPE_0_AND_PORT_TYPE_1_FOR_ASSERTING_MCI0_REG_MCI0_USCH_WRDS_TH_PRT_TYPE1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_eci_egq_sch_calendar_select_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_EGQ_SCH_CALENDAR_SELECT_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "egqcalendar_sel_spi4_a",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_EGQ_SCH_CALENDAR_SELECT_REG_EGQCALENDAR_SEL_SPI4_A_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "egqcalendar_sel_spi4_b",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_EGQ_SCH_CALENDAR_SELECT_REG_EGQCALENDAR_SEL_SPI4_B_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dvscalendar_sel_spi4_a",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_EGQ_SCH_CALENDAR_SELECT_REG_DVSCALENDAR_SEL_SPI4_A_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dvscalendar_sel_spi4_b",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_EGQ_SCH_CALENDAR_SELECT_REG_DVSCALENDAR_SEL_SPI4_B_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "egqen_enhance_port",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_EGQ_SCH_CALENDAR_SELECT_REG_EGQEN_ENHANCE_PORT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "schen_enhance_port",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_EGQ_SCH_CALENDAR_SELECT_REG_SCHEN_ENHANCE_PORT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_eci_interrupt_block_mask_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lbp",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_LBP_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "qdp",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_QDP_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mmu",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_MMU_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "inq",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_INQ_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fdt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_FDT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sch",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_SCH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "rtp",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_RTP_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fdr",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_FDR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fcr",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_FCR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "maca",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_MACA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "macb",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_MACB_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "egq",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_EGQ_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sla",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_SLA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "spi4_a",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_SPI4_A_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "spi4_b",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_SPI4_B_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ips",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_IPS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_eci_csi_interrupts_mask_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_MASK_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "receive_pkt_prty_err_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_MASK_REG_RECEIVE_PKT_PRTY_ERR_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "receive_cmd_prty_err_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_MASK_REG_RECEIVE_CMD_PRTY_ERR_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "receive_pkt_seq_err_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_MASK_REG_RECEIVE_PKT_SEQ_ERR_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "receive_cmd_type_err_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_MASK_REG_RECEIVE_CMD_TYPE_ERR_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "receive_cmd_seq_err_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_MASK_REG_RECEIVE_CMD_SEQ_ERR_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "read_reg_timeout_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_MASK_REG_READ_REG_TIMEOUT_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "transmit_soperr_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_MASK_REG_TRANSMIT_SOPERR_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "transmit_eoperr_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_MASK_REG_TRANSMIT_EOPERR_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_eci_fabric_multicast_queue_boundary_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_FABRIC_MULTICAST_QUEUE_BOUNDARY_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fmc_qnum_low",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_FABRIC_MULTICAST_QUEUE_BOUNDARY_CONFIGURATION_REG_FMC_QNUM_LOW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fmc_qnum_high",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_FABRIC_MULTICAST_QUEUE_BOUNDARY_CONFIGURATION_REG_FMC_QNUM_HIGH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_eci_drc_bist_enables_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_DRC_BIST_ENABLES_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "drcabist_en",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_DRC_BIST_ENABLES_REG_DRCABIST_EN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "drcbbist_en",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_DRC_BIST_ENABLES_REG_DRCBBIST_EN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "drccbist_en",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_DRC_BIST_ENABLES_REG_DRCCBIST_EN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "drcdbist_en",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_DRC_BIST_ENABLES_REG_DRCDBIST_EN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_eci_mesh_mode_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_MESH_MODE_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mesh_mode",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_MESH_MODE_CONFIGURATION_REG_MESH_MODE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_eci_csi_interrupts_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "receive_pkt_prty_err",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_REG_RECEIVE_PKT_PRTY_ERR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "receive_cmd_prty_err",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_REG_RECEIVE_CMD_PRTY_ERR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "receive_pkt_seq_err",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_REG_RECEIVE_PKT_SEQ_ERR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "receive_cmd_type_err",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_REG_RECEIVE_CMD_TYPE_ERR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "receive_cmd_seq_err",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_REG_RECEIVE_CMD_SEQ_ERR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "read_reg_timeout",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_REG_READ_REG_TIMEOUT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "transmit_soperr",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_REG_TRANSMIT_SOPERR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "transmit_eoperr",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_REG_TRANSMIT_EOPERR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "bad_parity_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_REG_BAD_PARITY_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_eci_zbt_control_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_ZBT_CONTROL_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "zbtearly_cfg",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_ZBT_CONTROL_REG_ZBTEARLY_CFG_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_eci_chip_working_modes_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_CHIP_WORKING_MODES_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ftmh_ext_ena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_CHIP_WORKING_MODES_CONFIGURATION_REG_FTMH_EXT_ENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "itmh_ext_ena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_CHIP_WORKING_MODES_CONFIGURATION_REG_ITMH_EXT_ENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lbppetra_mode_ingress",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_CHIP_WORKING_MODES_CONFIGURATION_REG_LBPPETRA_MODE_INGRESS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lbppetra_mode_fabric",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_CHIP_WORKING_MODES_CONFIGURATION_REG_LBPPETRA_MODE_FABRIC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "egqpetra_mode_fabric",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_CHIP_WORKING_MODES_CONFIGURATION_REG_EGQPETRA_MODE_FABRIC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mmupetra_mode_fabric",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_CHIP_WORKING_MODES_CONFIGURATION_REG_MMUPETRA_MODE_FABRIC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fdrcpetra_mode_fabric",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_CHIP_WORKING_MODES_CONFIGURATION_REG_FDRCPETRA_MODE_FABRIC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_eci_cpu_streaming_if_configurations_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_CPU_STREAMING_IF_CONFIGURATIONS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "multi_port_mode",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_CPU_STREAMING_IF_CONFIGURATIONS_REG_MULTI_PORT_MODE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "enable_time_out_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_CPU_STREAMING_IF_CONFIGURATIONS_REG_ENABLE_TIME_OUT_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "time_out_prd",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_CPU_STREAMING_IF_CONFIGURATIONS_REG_TIME_OUT_PRD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "quiet_mode",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_CPU_STREAMING_IF_CONFIGURATIONS_REG_QUIET_MODE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dont_discard_bad_parity",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_CPU_STREAMING_IF_CONFIGURATIONS_REG_DONT_DISCARD_BAD_PARITY_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_eci_version_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_VERSION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "chip_type",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_VERSION_REG_CHIP_TYPE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dbg_ver",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_VERSION_REG_DBG_VER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "chip_ver",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_VERSION_REG_CHIP_VER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_eci_identification_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_IDENTIFICATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "pipe_id",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_IDENTIFICATION_REG_PIPE_ID_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_eci_fap10_m_exists_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_FAP10_M_EXISTS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fap10m_mode",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_FAP10_M_EXISTS_REG_FAP10M_MODE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_eci_ingress_init_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INGRESS_INIT_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "qdpinit",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INGRESS_INIT_REG_QDPINIT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mmuinit",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INGRESS_INIT_REG_MMUINIT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ipsinit",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INGRESS_INIT_REG_IPSINIT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_eci_general_controls_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_GENERAL_CONTROLS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "pkt_crcena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_GENERAL_CONTROLS_REG_PKT_CRCENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "buff_size",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_GENERAL_CONTROLS_REG_BUFF_SIZE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_eci_ingress_shape_queue_boundary_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INGRESS_SHAPE_QUEUE_BOUNDARY_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "isp_qnum_low",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INGRESS_SHAPE_QUEUE_BOUNDARY_CONFIGURATION_REG_ISP_QNUM_LOW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "isp_qnum_high",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INGRESS_SHAPE_QUEUE_BOUNDARY_CONFIGURATION_REG_ISP_QNUM_HIGH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_eci_mask_all_interrupts_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_MASK_ALL_INTERRUPTS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mask_all",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_MASK_ALL_INTERRUPTS_REG_MASK_ALL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_eci_eight_k_multicast_groups_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_EIGHT_K_MULTICAST_GROUPS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "en8k_mul",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_EIGHT_K_MULTICAST_GROUPS_REG_EN8K_MUL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_eci_interrupt_block_source_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lbp",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_LBP_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "qdp",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_QDP_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mmu",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_MMU_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "inq",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_INQ_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fdt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_FDT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sch",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_SCH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "rtp",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_RTP_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fdr",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_FDR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fcr",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_FCR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "maca",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_MACA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "macb",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_MACB_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "egq",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_EGQ_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sla",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_SLA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "spi4_a",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_SPI4_A_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "spi4_b",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_SPI4_B_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ips",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_IPS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_msh_init_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MSH_INIT_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cfg_dly_msg_gen",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MSH_INIT_REG_CFG_DLY_MSG_GEN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_msh_fap_detect_ctrl_cells_cnt[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MSH_FAP_DETECT_CTRL_CELLS_CNT_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "rcv_ctrl1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MSH_FAP_DETECT_CTRL_CELLS_CNT_RCV_CTRL1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "rcv_ctrl2",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MSH_FAP_DETECT_CTRL_CELLS_CNT_RCV_CTRL2_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_msh_mesh_topology_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MSH_MESH_TOPOLOGY_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "stand_aln",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MSH_MESH_TOPOLOGY_REG_STAND_ALN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "in_system",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MSH_MESH_TOPOLOGY_REG_IN_SYSTEM_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "multi_fap",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MSH_MESH_TOPOLOGY_REG_MULTI_FAP_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cfg_cell_rep",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MSH_MESH_TOPOLOGY_REG_CFG_CELL_REP_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cfg_trig",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MSH_MESH_TOPOLOGY_REG_CFG_TRIG_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fcr_interrupt_masks_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_MASKS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "src_dv_cng_link_ev_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_MASKS_REG_SRC_DV_CNG_LINK_EV_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpucnt_cell_fnemask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_MASKS_REG_CPUCNT_CELL_FNEMASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "local_rout_fsovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_MASKS_REG_LOCAL_ROUT_FSOVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "local_rout_credit_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_MASKS_REG_LOCAL_ROUT_CREDIT_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "reach_fifo_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_MASKS_REG_REACH_FIFO_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fsfifo_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_MASKS_REG_FSFIFO_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "credit_fifo_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_MASKS_REG_CREDIT_FIFO_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fcr_flow_status_cells_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_FLOW_STATUS_CELLS_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fscell_count",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_FLOW_STATUS_CELLS_COUNTER_REG_FSCELL_COUNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fscell_count_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_FLOW_STATUS_CELLS_COUNTER_REG_FSCELL_COUNT_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fcr_gtimer_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_GTIMER_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "time_count_config",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_GTIMER_CONFIGURATION_REG_TIME_COUNT_CONFIG_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "counter_reset",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_GTIMER_CONFIGURATION_REG_COUNTER_RESET_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fcr_credit_cells_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_CREDIT_CELLS_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "credit_cell_count",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_CREDIT_CELLS_COUNTER_REG_CREDIT_CELL_COUNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "credit_cell_count_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_CREDIT_CELLS_COUNTER_REG_CREDIT_CELL_COUNT_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fcr_fcr_enablers_and_filter_match_input_link_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dis_fl_sts",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_REG_DIS_FL_STS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dis_crd_fcr",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_REG_DIS_CRD_FCR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dis_sr",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_REG_DIS_SR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "trap_all_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_REG_TRAP_ALL_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mtch_act",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_REG_MTCH_ACT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fcrmtch_logic_not",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_REG_FCRMTCH_LOGIC_NOT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "pc_mtch_link",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_REG_PC_MTCH_LINK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "pc_mtch_link_on",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_REG_PC_MTCH_LINK_ON_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fcr_programmable_control_cell_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "pcmtch_ctrl_lb2",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_REG_PCMTCH_CTRL_LB2_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fcr_interrupt_sources_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_SOURCES_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "src_dv_cng_link_ev",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_SOURCES_REG_SRC_DV_CNG_LINK_EV_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpucnt_cell_fne",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_SOURCES_REG_CPUCNT_CELL_FNE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "local_rout_fsovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_SOURCES_REG_LOCAL_ROUT_FSOVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "local_rout_credit_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_SOURCES_REG_LOCAL_ROUT_CREDIT_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "reach_fifo_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_SOURCES_REG_REACH_FIFO_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fsfifo_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_SOURCES_REG_FSFIFO_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "credit_fifo_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_SOURCES_REG_CREDIT_FIFO_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fcr_programmable_control_cell_counter_mask_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "pcmtch_ctrl_msk2",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_REG_PCMTCH_CTRL_MSK2_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fcr_total_cells_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_TOTAL_CELLS_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "total_cell_count",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_TOTAL_CELLS_COUNTER_REG_TOTAL_CELL_COUNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "total_cell_count_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_TOTAL_CELLS_COUNTER_REG_TOTAL_CELL_COUNT_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fcr_connectivity_map_registers_reg_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        23,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fcr_connectivity_map_registers_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_CONNECTIVITY_MAP_REGISTERS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "src_dv_idlnk",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_CONNECTIVITY_MAP_REGISTERS_REG_SRC_DV_IDLNK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "src_dv_lvl_lnk",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_CONNECTIVITY_MAP_REGISTERS_REG_SRC_DV_LVL_LNK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "src_dv_lnk_num",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_CONNECTIVITY_MAP_REGISTERS_REG_SRC_DV_LNK_NUM_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fcr_gtimer_trigger_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_GTIMER_TRIGGER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "activate_gtimer",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_GTIMER_TRIGGER_REG_ACTIVATE_GTIMER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fcr_enable_petra_cell_formats_reg_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        0x3,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fcr_enable_petra_cell_formats_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_ENABLE_PETRA_CELL_FORMATS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fap20b_en",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_ENABLE_PETRA_CELL_FORMATS_REG_FAP20B_EN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fcr_programmable_cells_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_PROGRAMMABLE_CELLS_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prg_ctrl_cell_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_PROGRAMMABLE_CELLS_COUNTER_REG_PRG_CTRL_CELL_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prg_ctrl_cellcnt_co",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_PROGRAMMABLE_CELLS_COUNTER_REG_PRG_CTRL_CELLCNT_CO_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fcr_connectivity_map_change_event_registers_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "src_dv_cng_link",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERS_REG_SRC_DV_CNG_LINK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fcr_reach_cells_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_REACH_CELLS_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "reach_cell_count",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_REACH_CELLS_COUNTER_REG_REACH_CELL_COUNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "reach_cell_count_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FCR_REACH_CELLS_COUNTER_REG_REACH_CELL_COUNT_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_select_flow_to_queue_mapping_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SELECT_FLOW_TO_QUEUE_MAPPING_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "inter_dig",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SELECT_FLOW_TO_QUEUE_MAPPING_REG_INTER_DIG_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_sch_0x3_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SCH_0X3_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "filter_dest_fap",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SCH_0X3_REG_FILTER_DEST_FAP_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "filter_by_dest_fap",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SCH_0X3_REG_FILTER_BY_DEST_FAP_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "filter_by_flow",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SCH_0X3_REG_FILTER_BY_FLOW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "filter_by_sub_flow",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SCH_0X3_REG_FILTER_BY_SUB_FLOW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_spia_cal_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SPIA_CAL_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cal_alen0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SPIA_CAL_CONFIGURATION_REG_CAL_ALEN0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cal_alen1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SPIA_CAL_CONFIGURATION_REG_CAL_ALEN1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "spiweight",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SPIA_CAL_CONFIGURATION_REG_SPIWEIGHT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dvscalendar_sel_ch_spix",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SPIA_CAL_CONFIGURATION_REG_DVSCALENDAR_SEL_CH_SPIX_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_force_aggr_fc_3_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_AGGR_FC_3_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "force_aggr_fc255_224",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_AGGR_FC_3_REG_FORCE_AGGR_FC255_224_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_force_aggr_fc_1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_AGGR_FC_1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "force_aggr_fc191_160",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_AGGR_FC_1_REG_FORCE_AGGR_FC191_160_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_hr_flow_control_mask_3_2_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_HR_FLOW_CONTROL_MASK_3_2_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "hrfcmask2",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_HR_FLOW_CONTROL_MASK_3_2_REG_HRFCMASK2_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "hrfcmask3",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_HR_FLOW_CONTROL_MASK_3_2_REG_HRFCMASK3_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_force_low_fc_0_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_LOW_FC_0_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "force_low_fc31_0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_LOW_FC_0_REG_FORCE_LOW_FC31_0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_dvs_link_status_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_DVS_LINK_STATUS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dvslink_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_DVS_LINK_STATUS_REG_DVSLINK_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_indirect_command_wr_data_reg_0[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_WR_DATA_REG_0_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_wr_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_WR_DATA_REG_0_INDIRECT_COMMAND_WR_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_last_flow_restart_event_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_LAST_FLOW_RESTART_EVENT_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "restart_flow_id",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_LAST_FLOW_RESTART_EVENT_REG_RESTART_FLOW_ID_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "restart_flow_event",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_LAST_FLOW_RESTART_EVENT_REG_RESTART_FLOW_EVENT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_force_high_fc_0_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_HIGH_FC_0_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "force_high_fc31_0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_HIGH_FC_0_REG_FORCE_HIGH_FC31_0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_shaper_configuration_1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SHAPER_CONFIGURATION_1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "shaper_slow_rate1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SHAPER_CONFIGURATION_1_REG_SHAPER_SLOW_RATE1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "shaper_slow_rate2",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SHAPER_CONFIGURATION_1_REG_SHAPER_SLOW_RATE2_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_smp_message_counter_and_status_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SMP_MESSAGE_COUNTER_AND_STATUS_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "smpcnt_type",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SMP_MESSAGE_COUNTER_AND_STATUS_CONFIGURATION_REG_SMPCNT_TYPE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "smpfilter_by_type",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SMP_MESSAGE_COUNTER_AND_STATUS_CONFIGURATION_REG_SMPFILTER_BY_TYPE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "smpcnt_flow_port",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SMP_MESSAGE_COUNTER_AND_STATUS_CONFIGURATION_REG_SMPCNT_FLOW_PORT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "smpfilter_by_flow_port",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SMP_MESSAGE_COUNTER_AND_STATUS_CONFIGURATION_REG_SMPFILTER_BY_FLOW_PORT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_spib_rates_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SPIB_RATES_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "spib_sum_of_ports",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SPIB_RATES_REG_SPIB_SUM_OF_PORTS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "spib_max_cr_rate",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SPIB_RATES_REG_SPIB_MAX_CR_RATE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_indirect_command_rd_data_reg_0[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_RD_DATA_REG_0_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_rd_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_RD_DATA_REG_0_INDIRECT_COMMAND_RD_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_fsf_composite_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_FSF_COMPOSITE_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fsfcomp_odd_even",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_FSF_COMPOSITE_CONFIGURATION_REG_FSFCOMP_ODD_EVEN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_interrupt_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "smp_bad_msg",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_SMP_BAD_MSG_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "act_flow_bad_params",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_ACT_FLOW_BAD_PARAMS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "shp_flow_bad_params",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_SHP_FLOW_BAD_PARAMS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "restart_flow_event",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_RESTART_FLOW_EVENT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "smpfull_level1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_SMPFULL_LEVEL1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "smpfull_level2",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_SMPFULL_LEVEL2_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fctfifoovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_FCTFIFOOVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dhdecc",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_DHDECC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dcdecc",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_DCDECC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "flhhrecc",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_FLHHRECC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "flthrecc",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_FLTHRECC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "flhclecc",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_FLHCLECC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fltclecc",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_FLTCLECC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "flhfqecc",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_FLHFQECC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fltfqecc",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_FLTFQECC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fdmsecc",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_FDMSECC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fdmdecc",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_FDMDECC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "shdsecc",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_SHDSECC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "shddecc",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_SHDDECC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fqmecc",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_FQMECC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sflhecc",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_SFLHECC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sfltecc",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_SFLTECC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fsmecc",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_FSMECC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_force_aggr_fc_2_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_AGGR_FC_2_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "force_aggr_fc223_192",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_AGGR_FC_2_REG_FORCE_AGGR_FC223_192_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_hr_flow_control_mask_0_1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_HR_FLOW_CONTROL_MASK_0_1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "hrfcmask0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_HR_FLOW_CONTROL_MASK_0_1_REG_HRFCMASK0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "hrfcmask1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_HR_FLOW_CONTROL_MASK_0_1_REG_HRFCMASK1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_credit_counter_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_CREDIT_COUNTER_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "filter_flow",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_CREDIT_COUNTER_CONFIGURATION_REG_FILTER_FLOW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "filter_flow_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_CREDIT_COUNTER_CONFIGURATION_REG_FILTER_FLOW_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_system_red_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SYSTEM_RED_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "aging_timer_cfg",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SYSTEM_RED_CONFIGURATION_REG_AGING_TIMER_CFG_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "reset_xpired_qsz",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SYSTEM_RED_CONFIGURATION_REG_RESET_XPIRED_QSZ_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "aging_only_dec_pqs",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SYSTEM_RED_CONFIGURATION_REG_AGING_ONLY_DEC_PQS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "enable_sys_red",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SYSTEM_RED_CONFIGURATION_REG_ENABLE_SYS_RED_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_force_high_fc_1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_HIGH_FC_1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "force_high_fc63_32",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_HIGH_FC_1_REG_FORCE_HIGH_FC63_32_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_attempt_to_activate_flow_scheduler_with_bad_parameters_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_ATTEMPT_TO_ACTIVATE_FLOW_SCHEDULER_WITH_BAD_PARAMETERS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "act_flow_id",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_ATTEMPT_TO_ACTIVATE_FLOW_SCHEDULER_WITH_BAD_PARAMETERS_REG_ACT_FLOW_ID_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "act_flow_cosn_valid",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_ATTEMPT_TO_ACTIVATE_FLOW_SCHEDULER_WITH_BAD_PARAMETERS_REG_ACT_FLOW_COSN_VALID_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "act_flow_bad_sch",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_ATTEMPT_TO_ACTIVATE_FLOW_SCHEDULER_WITH_BAD_PARAMETERS_REG_ACT_FLOW_BAD_SCH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "act_flow_bad_params",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_ATTEMPT_TO_ACTIVATE_FLOW_SCHEDULER_WITH_BAD_PARAMETERS_REG_ACT_FLOW_BAD_PARAMS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_credit_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_CREDIT_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "credit_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_CREDIT_COUNTER_REG_CREDIT_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "credit_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_CREDIT_COUNTER_REG_CREDIT_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_scl_smp_messages_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SCL_SMP_MESSAGES_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "smpsclmsg_id",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SCL_SMP_MESSAGES_REG_SMPSCLMSG_ID_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "smpsclmsg_status",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SCL_SMP_MESSAGES_REG_SMPSCLMSG_STATUS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "smpsclmsg_type",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SCL_SMP_MESSAGES_REG_SMPSCLMSG_TYPE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "smpsclmsg_throw",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SCL_SMP_MESSAGES_REG_SMPSCLMSG_THROW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "smpsclmsg",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SCL_SMP_MESSAGES_REG_SMPSCLMSG_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_hrport_en_1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_HRPORT_EN_1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "hrport_en31_0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_HRPORT_EN_1_REG_HRPORT_EN31_0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_force_low_fc_1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_LOW_FC_1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "force_low_fc63_32",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_LOW_FC_1_REG_FORCE_LOW_FC63_32_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_attempt_to_activate_a_shaper_with_bad_parameters_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_ATTEMPT_TO_ACTIVATE_A_SHAPER_WITH_BAD_PARAMETERS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "shp_flow_id",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_ATTEMPT_TO_ACTIVATE_A_SHAPER_WITH_BAD_PARAMETERS_REG_SHP_FLOW_ID_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "shp_flow_bad_params",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_ATTEMPT_TO_ACTIVATE_A_SHAPER_WITH_BAD_PARAMETERS_REG_SHP_FLOW_BAD_PARAMS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_cpu_and_recycle_interfaces_configuration_cpu_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_CPU_AND_RECYCLE_INTERFACES_CONFIGURATION_CPU_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "max_cr_rate",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_CPU_AND_RECYCLE_INTERFACES_CONFIGURATION_CPU_REG_MAX_CR_RATE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "port_id",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_CPU_AND_RECYCLE_INTERFACES_CONFIGURATION_CPU_REG_PORT_ID_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "weight",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_CPU_AND_RECYCLE_INTERFACES_CONFIGURATION_CPU_REG_WEIGHT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_spib_cal_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SPIB_CAL_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cal_blen0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SPIB_CAL_CONFIGURATION_REG_CAL_BLEN0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cal_blen1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SPIB_CAL_CONFIGURATION_REG_CAL_BLEN1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "spiweight",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SPIB_CAL_CONFIGURATION_REG_SPIWEIGHT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dvscalendar_sel_ch_spix",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SPIB_CAL_CONFIGURATION_REG_DVSCALENDAR_SEL_CH_SPIX_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_indirect_command_address_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_ADDRESS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_addr",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_ADDRESS_REG_INDIRECT_COMMAND_ADDR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_type",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_ADDRESS_REG_INDIRECT_COMMAND_TYPE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_device_scheduler_dvs_config0_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_DEVICE_SCHEDULER_DVS_CONFIG0_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "spia_force_pause",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_DEVICE_SCHEDULER_DVS_CONFIG0_REG_SPIA_FORCE_PAUSE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "spib_force_pause",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_DEVICE_SCHEDULER_DVS_CONFIG0_REG_SPIB_FORCE_PAUSE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_indirect_command_wr_data_reg_1[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_WR_DATA_REG_1_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_wr_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_WR_DATA_REG_1_INDIRECT_COMMAND_WR_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_cpu_and_recycle_interfaces_configuration_recycle_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_CPU_AND_RECYCLE_INTERFACES_CONFIGURATION_RECYCLE_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "max_cr_rate",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_CPU_AND_RECYCLE_INTERFACES_CONFIGURATION_RECYCLE_REG_MAX_CR_RATE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "port_id",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_CPU_AND_RECYCLE_INTERFACES_CONFIGURATION_RECYCLE_REG_PORT_ID_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "weight",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_CPU_AND_RECYCLE_INTERFACES_CONFIGURATION_RECYCLE_REG_WEIGHT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_indirect_command_rd_data_reg_2[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_RD_DATA_REG_2_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_rd_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_RD_DATA_REG_2_INDIRECT_COMMAND_RD_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_indirect_command_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_REG_INDIRECT_COMMAND_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_force_fc_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_FC_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "force_high_fcoverride",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_FC_CONFIGURATION_REG_FORCE_HIGH_FCOVERRIDE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "force_low_fcoverride",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_FC_CONFIGURATION_REG_FORCE_LOW_FCOVERRIDE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "force_aggr_fcen",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_FC_CONFIGURATION_REG_FORCE_AGGR_FCEN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "force_aggr_fcoverride",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_FC_CONFIGURATION_REG_FORCE_AGGR_FCOVERRIDE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_force_aggr_fc_0_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_AGGR_FC_0_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "force_aggr_fc159_128",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_AGGR_FC_0_REG_FORCE_AGGR_FC159_128_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_device_scheduler_dvs_weight_config_reg_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        3,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_device_scheduler_dvs_weight_config_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_DEVICE_SCHEDULER_DVS_WEIGHT_CONFIG_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "wfqweight_xx",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_DEVICE_SCHEDULER_DVS_WEIGHT_CONFIG_REG_WFQWEIGHT_XX_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "wfqweight_xx_plus_1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_DEVICE_SCHEDULER_DVS_WEIGHT_CONFIG_REG_WFQWEIGHT_XX_PLUS_1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_device_scheduler_dvs_config1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_DEVICE_SCHEDULER_DVS_CONFIG1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpuforce_pause",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_DEVICE_SCHEDULER_DVS_CONFIG1_REG_CPUFORCE_PAUSE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "rcyforce_pause",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_DEVICE_SCHEDULER_DVS_CONFIG1_REG_RCYFORCE_PAUSE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "force_pause",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_DEVICE_SCHEDULER_DVS_CONFIG1_REG_FORCE_PAUSE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_smp_message_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SMP_MESSAGE_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "smpmsg_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SMP_MESSAGE_COUNTER_REG_SMPMSG_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "smpmsg_cnt_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SMP_MESSAGE_COUNTER_REG_SMPMSG_CNT_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_indirect_command_rd_data_reg_1[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_RD_DATA_REG_1_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_rd_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_RD_DATA_REG_1_INDIRECT_COMMAND_RD_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_spia_rates_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SPIA_RATES_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "spia_sum_of_ports",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SPIA_RATES_REG_SPIA_SUM_OF_PORTS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "spia_max_cr_rate",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SPIA_RATES_REG_SPIA_MAX_CR_RATE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_interrupt_mask_data_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "smp_bad_msg_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_SMP_BAD_MSG_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "act_flow_bad_params_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_ACT_FLOW_BAD_PARAMS_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "shp_flow_bad_params_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_SHP_FLOW_BAD_PARAMS_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "restart_flow_event_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_RESTART_FLOW_EVENT_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "smpfull_level1_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_SMPFULL_LEVEL1_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "smpfull_level2_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_SMPFULL_LEVEL2_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fctfifoovf_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_FCTFIFOOVF_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dhdeccmask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_DHDECCMASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dcdeccmask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_DCDECCMASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "flhhreccmask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_FLHHRECCMASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "flthreccmask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_FLTHRECCMASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "flhcleccmask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_FLHCLECCMASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fltcleccmask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_FLTCLECCMASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "flhfqeccmask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_FLHFQECCMASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fltfqeccmask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_FLTFQECCMASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fdmseccmask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_FDMSECCMASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fdmdeccmask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_FDMDECCMASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "shdseccmask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_SHDSECCMASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "shddeccmask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_SHDDECCMASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fqmeccmask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_FQMECCMASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sflheccmask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_SFLHECCMASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sflteccmask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_SFLTECCMASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fsmeccmask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_FSMECCMASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_hrport_en_2_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_HRPORT_EN_2_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "hrport_en63_32",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_HRPORT_EN_2_REG_HRPORT_EN63_32_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_scheduler_configuration_register[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SCHEDULER_CONFIGURATION_REGISTER_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "smp_disable_fabric",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SCHEDULER_CONFIGURATION_REGISTER_SMP_DISABLE_FABRIC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_indirect_command_wr_data_reg_2[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_WR_DATA_REG_2_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_wr_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_WR_DATA_REG_2_INDIRECT_COMMAND_WR_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_sch_switch_cir_eir_in_dual_shapers_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SWITCH_CIR_EIR_IN_DUAL_SHAPERS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "switch_cireir",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SCH_SWITCH_CIR_EIR_IN_DUAL_SHAPERS_REG_SWITCH_CIREIR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_inq_indirect_command_wr_data_reg_2[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_2_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_wr_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_2_INDIRECT_COMMAND_WR_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_inq_ipb_overflow_header_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_IPB_OVERFLOW_HEADER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ipb_ovf_header",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_IPB_OVERFLOW_HEADER_REG_IPB_OVF_HEADER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_inq_indirect_command_rd_data_reg_1[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_1_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_rd_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_1_INDIRECT_COMMAND_RD_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_inq_indirect_command_wr_data_reg_4[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_4_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_wr_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_4_INDIRECT_COMMAND_WR_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_inq_lbpth_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_LBPTH_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lbp_th_a",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_LBPTH_REG_LBP_TH_A_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lbp_th_b",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_LBPTH_REG_LBP_TH_B_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_inq_indirect_command_wr_data_reg_1[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_1_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_wr_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_1_INDIRECT_COMMAND_WR_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_inq_inq_fifo_status_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INQ_FIFO_STATUS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "spi4_astat",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INQ_FIFO_STATUS_REG_SPI4_ASTAT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "spi4_bstat",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INQ_FIFO_STATUS_REG_SPI4_BSTAT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lbpstat",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INQ_FIFO_STATUS_REG_LBPSTAT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_inq_ipa_overflow_header_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_IPA_OVERFLOW_HEADER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ipa_ovf_header",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_IPA_OVERFLOW_HEADER_REG_IPA_OVF_HEADER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_inq_spi4_frst_th_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_SPI4_FRST_TH_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "frst_thrsh_spi4_a",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_SPI4_FRST_TH_REG_FRST_THRSH_SPI4_A_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "frst_thrsh_spi4_b",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_SPI4_FRST_TH_REG_FRST_THRSH_SPI4_B_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_inq_tdmb_packet_counters_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_TDMB_PACKET_COUNTERS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tdmbcnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_TDMB_PACKET_COUNTERS_REG_TDMBCNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tdmbcnt_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_TDMB_PACKET_COUNTERS_REG_TDMBCNT_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_inq_spi4_scnd_th_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_SPI4_SCND_TH_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "scnd_thrsh_spi4_a",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_SPI4_SCND_TH_REG_SCND_THRSH_SPI4_A_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "scnd_thrsh_spi4_b",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_SPI4_SCND_TH_REG_SCND_THRSH_SPI4_B_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_inq_indirect_command_rd_data_reg_3[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_3_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_rd_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_3_INDIRECT_COMMAND_RD_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_inq_masks_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_MASKS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ipa_ovf_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_MASKS_REG_IPA_OVF_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ipb_ovf_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_MASKS_REG_IPB_OVF_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tdma_ovf_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_MASKS_REG_TDMA_OVF_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tdmb_ovf_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_MASKS_REG_TDMB_OVF_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ipa_msb_ecc_err_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_MASKS_REG_IPA_MSB_ECC_ERR_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ipa_lsb_ecc_err_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_MASKS_REG_IPA_LSB_ECC_ERR_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ipb_msb_ecc_err_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_MASKS_REG_IPB_MSB_ECC_ERR_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ipb_lsb_ecc_err_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_MASKS_REG_IPB_LSB_ECC_ERR_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tdmacount_ovf_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_MASKS_REG_TDMACOUNT_OVF_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tdmbcount_ovf_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_MASKS_REG_TDMBCOUNT_OVF_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_inq_indirect_command_wr_data_reg_3[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_3_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_wr_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_3_INDIRECT_COMMAND_WR_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_inq_tdm_fifos_memory_locks_for_data_flow_read_and_or_write_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_TDM_FIFOS_MEMORY_LOCKS_FOR_DATA_FLOW_READ_AND_OR_WRITE_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lock_tdmard",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_TDM_FIFOS_MEMORY_LOCKS_FOR_DATA_FLOW_READ_AND_OR_WRITE_REG_LOCK_TDMARD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lock_tdmbrd",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_TDM_FIFOS_MEMORY_LOCKS_FOR_DATA_FLOW_READ_AND_OR_WRITE_REG_LOCK_TDMBRD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lock_tdmawr",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_TDM_FIFOS_MEMORY_LOCKS_FOR_DATA_FLOW_READ_AND_OR_WRITE_REG_LOCK_TDMAWR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lock_tdmbwr",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_TDM_FIFOS_MEMORY_LOCKS_FOR_DATA_FLOW_READ_AND_OR_WRITE_REG_LOCK_TDMBWR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_inq_indirect_command_address_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_ADDRESS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_address",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_ADDRESS_REG_INDIRECT_COMMAND_ADDRESS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_inq_indirect_command_rd_data_reg_0[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_0_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_rd_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_0_INDIRECT_COMMAND_RD_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_inq_indirect_command_rd_data_reg_5[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_5_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_rd_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_5_INDIRECT_COMMAND_RD_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_inq_indirect_command_wr_data_reg_6[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_6_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_wr_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_6_INDIRECT_COMMAND_WR_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_inq_tdma_packet_counters_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_TDMA_PACKET_COUNTERS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tdmacnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_TDMA_PACKET_COUNTERS_REG_TDMACNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tdmacnt_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_TDMA_PACKET_COUNTERS_REG_TDMACNT_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_inq_indirect_command_rd_data_reg_4[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_4_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_rd_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_4_INDIRECT_COMMAND_RD_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_inq_indirect_command_wr_data_reg_0[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_0_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_wr_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_0_INDIRECT_COMMAND_WR_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_inq_indirect_command_wr_data_reg_5[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_5_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_wr_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_5_INDIRECT_COMMAND_WR_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_inq_indirect_command_rd_data_reg_2[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_2_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_rd_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_2_INDIRECT_COMMAND_RD_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_inq_ip_fifos_memory_locks_for_data_flow_read_and_or_write_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_IP_FIFOS_MEMORY_LOCKS_FOR_DATA_FLOW_READ_AND_OR_WRITE_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lock_ipard",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_IP_FIFOS_MEMORY_LOCKS_FOR_DATA_FLOW_READ_AND_OR_WRITE_REG_LOCK_IPARD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lock_ipbrd",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_IP_FIFOS_MEMORY_LOCKS_FOR_DATA_FLOW_READ_AND_OR_WRITE_REG_LOCK_IPBRD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lock_ipawr",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_IP_FIFOS_MEMORY_LOCKS_FOR_DATA_FLOW_READ_AND_OR_WRITE_REG_LOCK_IPAWR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lock_ipbwr",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_IP_FIFOS_MEMORY_LOCKS_FOR_DATA_FLOW_READ_AND_OR_WRITE_REG_LOCK_IPBWR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_inq_indirect_command_rd_data_reg_7[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_7_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_rd_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_7_INDIRECT_COMMAND_RD_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_inq_indirect_command_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_REG_INDIRECT_COMMAND_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_inq_interrupts_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INTERRUPTS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ipa_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INTERRUPTS_REG_IPA_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ipb_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INTERRUPTS_REG_IPB_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tdma_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INTERRUPTS_REG_TDMA_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tdmb_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INTERRUPTS_REG_TDMB_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ipa_msb_ecc_err",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INTERRUPTS_REG_IPA_MSB_ECC_ERR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ipa_lsb_ecc_err",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INTERRUPTS_REG_IPA_LSB_ECC_ERR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ipb_msb_ecc_err",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INTERRUPTS_REG_IPB_MSB_ECC_ERR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ipb_lsb_ecc_err",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INTERRUPTS_REG_IPB_LSB_ECC_ERR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tdmacount_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INTERRUPTS_REG_TDMACOUNT_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tdmbcount_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INTERRUPTS_REG_TDMBCOUNT_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_inq_indirect_command_wr_data_reg_7[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_7_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_wr_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_7_INDIRECT_COMMAND_WR_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_inq_tdm_overflow_header_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_TDM_OVERFLOW_HEADER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tdma_ovf_header",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_TDM_OVERFLOW_HEADER_REG_TDMA_OVF_HEADER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tdmb_ovf_header",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_TDM_OVERFLOW_HEADER_REG_TDMB_OVF_HEADER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_inq_indirect_command_rd_data_reg_6[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_6_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_rd_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_6_INDIRECT_COMMAND_RD_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mmu_indirect_command_wr_data_reg_2[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_2_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_wr_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_2_INDIRECT_COMMAND_WR_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mmu_indirect_command_address_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_ADDRESS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mem_add",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_ADDRESS_REG_MEM_ADD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mem_rw",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_ADDRESS_REG_MEM_RW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mmu_indirect_command_rd_data_reg_1[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_1_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_rd_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_1_INDIRECT_COMMAND_RD_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mmu_mmu_petra_header_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_PETRA_HEADER_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "iqs_ena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_PETRA_HEADER_CONFIGURATION_REG_IQS_ENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "iqs_ena_def_stamp",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_PETRA_HEADER_CONFIGURATION_REG_IQS_ENA_DEF_STAMP_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "bottom_uqs",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_PETRA_HEADER_CONFIGURATION_REG_BOTTOM_UQS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "iqs_def_stamp_val",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_PETRA_HEADER_CONFIGURATION_REG_IQS_DEF_STAMP_VAL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sfm_ena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_PETRA_HEADER_CONFIGURATION_REG_SFM_ENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sfm_tc_ena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_PETRA_HEADER_CONFIGURATION_REG_SFM_TC_ENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sfm_dp_ena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_PETRA_HEADER_CONFIGURATION_REG_SFM_DP_ENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mmu_indirect_command_rd_data_reg_0[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_0_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_rd_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_0_INDIRECT_COMMAND_RD_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mmu_indirect_command_wr_data_reg_1[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_1_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_wr_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_1_INDIRECT_COMMAND_WR_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mmu_indirect_command_rd_data_reg_6[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_6_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_rd_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_6_INDIRECT_COMMAND_RD_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mmu_indirect_command_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_REG_INDIRECT_COMMAND_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mmu_mmu_interrupts_mask_regsiter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_INTERRUPTS_MASK_REGSITER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "pec_int_err_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_INTERRUPTS_MASK_REGSITER_REG_PEC_INT_ERR_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "crcerr_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_INTERRUPTS_MASK_REGSITER_REG_CRCERR_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "pdc_sync_err_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_INTERRUPTS_MASK_REGSITER_REG_PDC_SYNC_ERR_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "eccerr_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_INTERRUPTS_MASK_REGSITER_REG_ECCERR_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "pdcbad_desc_size_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_INTERRUPTS_MASK_REGSITER_REG_PDCBAD_DESC_SIZE_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "pdcreread_time_out_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_INTERRUPTS_MASK_REGSITER_REG_PDCREREAD_TIME_OUT_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mmu_indirect_command_wr_data_reg_4[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_4_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_wr_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_4_INDIRECT_COMMAND_WR_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mmu_indirect_command_rd_data_reg_3[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_3_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_rd_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_3_INDIRECT_COMMAND_RD_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mmu_indirect_command_wr_data_reg_3[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_3_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_wr_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_3_INDIRECT_COMMAND_WR_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mmu_mmu_enablers_register_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_ENABLERS_REGISTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fap10m_use_ipm_ptr",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_ENABLERS_REGISTER_REG_FAP10M_USE_IPM_PTR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fap10m_override_ipm_en",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_ENABLERS_REGISTER_REG_FAP10M_OVERRIDE_IPM_EN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fap10m_vid_mc_idx_en",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_ENABLERS_REGISTER_REG_FAP10M_VID_MC_IDX_EN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "burst_size_mode",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_ENABLERS_REGISTER_REG_BURST_SIZE_MODE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "scr_rvrse_mode",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_ENABLERS_REGISTER_REG_SCR_RVRSE_MODE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "scr_bit_num",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_ENABLERS_REGISTER_REG_SCR_BIT_NUM_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mmu_indirect_command_wr_data_reg_6[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_6_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_wr_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_6_INDIRECT_COMMAND_WR_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mmu_mmu_crc_error_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_CRC_ERROR_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "crcerr_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_CRC_ERROR_COUNTER_REG_CRCERR_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mmu_mmu_address_mapping_register_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_ADDRESS_MAPPING_REGISTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "address_map_config_wr",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_ADDRESS_MAPPING_REGISTER_REG_ADDRESS_MAP_CONFIG_WR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "num_of_cols",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_ADDRESS_MAPPING_REGISTER_REG_NUM_OF_COLS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "enable_8_bank_mode",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_ADDRESS_MAPPING_REGISTER_REG_ENABLE_8_BANK_MODE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "address_map_config_rd",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_ADDRESS_MAPPING_REGISTER_REG_ADDRESS_MAP_CONFIG_RD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mmu_indirect_command_rd_data_reg_5[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_5_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_rd_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_5_INDIRECT_COMMAND_RD_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mmu_mmu_interrupts_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_INTERRUPTS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "pec_int_err",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_INTERRUPTS_REG_PEC_INT_ERR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "crcerr",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_INTERRUPTS_REG_CRCERR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "pdc_sync_err",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_INTERRUPTS_REG_PDC_SYNC_ERR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "eccerr",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_INTERRUPTS_REG_ECCERR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "pdcbad_desc_size",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_INTERRUPTS_REG_PDCBAD_DESC_SIZE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "pdcreread_time_out",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_MMU_INTERRUPTS_REG_PDCREREAD_TIME_OUT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mmu_indirect_command_wr_data_reg_5[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_5_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_wr_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_5_INDIRECT_COMMAND_WR_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mmu_indirect_command_rd_data_reg_2[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_2_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_rd_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_2_INDIRECT_COMMAND_RD_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mmu_indirect_command_wr_data_reg_0[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_0_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_wr_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_0_INDIRECT_COMMAND_WR_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mmu_indirect_command_rd_data_reg_7[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_7_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_rd_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_7_INDIRECT_COMMAND_RD_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mmu_indirect_command_wr_data_reg_7[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_7_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_wr_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_7_INDIRECT_COMMAND_WR_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mmu_indirect_command_rd_data_reg_4[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_4_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_rd_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_4_INDIRECT_COMMAND_RD_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_2_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_2_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpudata_cell_word_a0_a9_cpudata_cell_word_b0_b9",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_2_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_4_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_4_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpudata_cell_word_a0_a9_cpudata_cell_word_b0_b9",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_4_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpudata_cell_word_a0_a9_cpudata_cell_word_b0_b9",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_1_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_0_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_0_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpudata_cell_word_a0_a9_cpudata_cell_word_b0_b9",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_0_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_0_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_0_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpudata_cell_word_a0_a9_cpudata_cell_word_b0_b9",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_0_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdr_interrupt_mask_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_INTERRUPT_MASK_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "int_mask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_INTERRUPT_MASK_REG_INT_MASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_8_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_8_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpudata_cell_word_a0_a9_cpudata_cell_word_b0_b9",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_8_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_8_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_8_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpudata_cell_word_a0_a9_cpudata_cell_word_b0_b9",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_8_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_7_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_7_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpudata_cell_word_a0_a9_cpudata_cell_word_b0_b9",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_7_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_6_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_6_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpudata_cell_word_a0_a9_cpudata_cell_word_b0_b9",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_6_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_9_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_9_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpudata_cell_word_a0_a9_cpudata_cell_word_b0_b9",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_9_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdr_programmable_cells_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_PROGRAMMABLE_CELLS_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prg_cell_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_PROGRAMMABLE_CELLS_COUNTER_REG_PRG_CELL_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prg_cell_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_PROGRAMMABLE_CELLS_COUNTER_REG_PRG_CELL_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdr_filter_match_input_link_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_FILTER_MATCH_INPUT_LINK_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "pc_mtch_link",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_FILTER_MATCH_INPUT_LINK_REG_PC_MTCH_LINK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "pc_mtch_link_on",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_FILTER_MATCH_INPUT_LINK_REG_PC_MTCH_LINK_ON_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "crc_mtch_on",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_FILTER_MATCH_INPUT_LINK_REG_CRC_MTCH_ON_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdr_programmable_data_cell_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "pcmtch_msk1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_REG_PCMTCH_MSK1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_3_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_3_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpudata_cell_word_a0_a9_cpudata_cell_word_b0_b9",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_3_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_2_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_2_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpudata_cell_word_a0_a9_cpudata_cell_word_b0_b9",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_2_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_5_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_5_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpudata_cell_word_a0_a9_cpudata_cell_word_b0_b9",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_5_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_4_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_4_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpudata_cell_word_a0_a9_cpudata_cell_word_b0_b9",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_4_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpudata_cell_word_a0_a9_cpudata_cell_word_b0_b9",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_1_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_3_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_3_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpudata_cell_word_a0_a9_cpudata_cell_word_b0_b9",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_3_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdr_fdr_overflows_and_fifos_statuses_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpudata_cell_fo_a",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_REG_CPUDATA_CELL_FO_A_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpudata_cell_fo_b",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_REG_CPUDATA_CELL_FO_B_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "max_ifmaf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_REG_MAX_IFMAF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "max_ifmbf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_REG_MAX_IFMBF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "max_ifmf_num",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_REG_MAX_IFMF_NUM_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdr_interrupt_sources_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_INTERRUPT_SOURCES_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ifmafo",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_INTERRUPT_SOURCES_REG_IFMAFO_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ifmbfo",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_INTERRUPT_SOURCES_REG_IFMBFO_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpudata_cell_fne_a",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_INTERRUPT_SOURCES_REG_CPUDATA_CELL_FNE_A_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpudata_cell_fne_b",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_INTERRUPT_SOURCES_REG_CPUDATA_CELL_FNE_B_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ifma_low_ecc_error",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_INTERRUPT_SOURCES_REG_IFMA_LOW_ECC_ERROR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ifma_high_ecc_error",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_INTERRUPT_SOURCES_REG_IFMA_HIGH_ECC_ERROR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ifmb_low_ecc_error",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_INTERRUPT_SOURCES_REG_IFMB_LOW_ECC_ERROR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ifmb_high_ecc_error",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_INTERRUPT_SOURCES_REG_IFMB_HIGH_ECC_ERROR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_7_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_7_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpudata_cell_word_a0_a9_cpudata_cell_word_b0_b9",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_7_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_6_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_6_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpudata_cell_word_a0_a9_cpudata_cell_word_b0_b9",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_6_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_9_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_9_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpudata_cell_word_a0_a9_cpudata_cell_word_b0_b9",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_9_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_5_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_5_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cpudata_cell_word_a0_a9_cpudata_cell_word_b0_b9",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_5_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_packet_header_filter_a_reg_4[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_4_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "filter_hdr_a_79_64",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_4_FILTER_HDR_A_79_64_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_class2to3_mapping_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_CLASS2TO3_MAPPING_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "map_class2to3_0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_CLASS2TO3_MAPPING_REG_MAP_CLASS2TO3_0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "map_class2to3_1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_CLASS2TO3_MAPPING_REG_MAP_CLASS2TO3_1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "map_class2to3_2",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_CLASS2TO3_MAPPING_REG_MAP_CLASS2TO3_2_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "map_class2to3_3",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_CLASS2TO3_MAPPING_REG_MAP_CLASS2TO3_3_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_lag_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_LAG_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lag_dest_indication",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_LAG_CONFIGURATION_REG_LAG_DEST_INDICATION_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lag_hash_pos",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_LAG_CONFIGURATION_REG_LAG_HASH_POS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lag_hash_pos_shp",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_LAG_CONFIGURATION_REG_LAG_HASH_POS_SHP_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_interrupts_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_INTERRUPTS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tree_lvl_cnt_err",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_INTERRUPTS_REG_TREE_LVL_CNT_ERR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "qu_num_ovr_flow",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_INTERRUPTS_REG_QU_NUM_OVR_FLOW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "un_init_rout",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_INTERRUPTS_REG_UN_INIT_ROUT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "smcast_err",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_INTERRUPTS_REG_SMCAST_ERR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "pkt_size_err_inq",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_INTERRUPTS_REG_PKT_SIZE_ERR_INQ_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "pkt_size_err_egq",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_INTERRUPTS_REG_PKT_SIZE_ERR_EGQ_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "pkt_par_err",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_INTERRUPTS_REG_PKT_PAR_ERR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "pkt_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_INTERRUPTS_REG_PKT_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ecc_err",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_INTERRUPTS_REG_ECC_ERR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "un_init_lag_fwd",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_INTERRUPTS_REG_UN_INIT_LAG_FWD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "un_init_lag_scnd",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_INTERRUPTS_REG_UN_INIT_LAG_SCND_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sm_cast_que_err1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_INTERRUPTS_REG_SM_CAST_QUE_ERR1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "pkt_cnt_dscrd_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_INTERRUPTS_REG_PKT_CNT_DSCRD_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_un_initialized_lag_fwd_address_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_UN_INITIALIZED_LAG_FWD_ADDRESS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "un_init_lag_fwd_address",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_UN_INITIALIZED_LAG_FWD_ADDRESS_REG_UN_INIT_LAG_FWD_ADDRESS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_lbp_configuration_2_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_LBP_CONFIGURATION_2_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "flow_base_qnum",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_LBP_CONFIGURATION_2_REG_FLOW_BASE_QNUM_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "flow_base_qnum_add",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_LBP_CONFIGURATION_2_REG_FLOW_BASE_QNUM_ADD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_mask_interrupts_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_MASK_INTERRUPTS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mtree_lvl_cnt_err",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_MASK_INTERRUPTS_REG_MTREE_LVL_CNT_ERR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mqu_num_ovr_flow",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_MASK_INTERRUPTS_REG_MQU_NUM_OVR_FLOW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mun_init_rout",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_MASK_INTERRUPTS_REG_MUN_INIT_ROUT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "msmcast_err",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_MASK_INTERRUPTS_REG_MSMCAST_ERR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mpkt_size_err_inq",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_MASK_INTERRUPTS_REG_MPKT_SIZE_ERR_INQ_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mpkt_size_err_egq",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_MASK_INTERRUPTS_REG_MPKT_SIZE_ERR_EGQ_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mpkt_par_err",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_MASK_INTERRUPTS_REG_MPKT_PAR_ERR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mpkt_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_MASK_INTERRUPTS_REG_MPKT_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "mecc_err",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_MASK_INTERRUPTS_REG_MECC_ERR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "un_init_lag_fwd",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_MASK_INTERRUPTS_REG_UN_INIT_LAG_FWD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "un_init_lag_scnd",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_MASK_INTERRUPTS_REG_UN_INIT_LAG_SCND_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sm_cast_que_err1_mask_int",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_MASK_INTERRUPTS_REG_SM_CAST_QUE_ERR1_MASK_INT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "pkt_cnt_dscrd_mask_int",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_MASK_INTERRUPTS_REG_PKT_CNT_DSCRD_MASK_INT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_snoop_commands_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        14,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_snoop_commands[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_SNOOP_COMMANDS_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "act_mode",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_SNOOP_COMMANDS_ACT_MODE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dest_id",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_SNOOP_COMMANDS_DEST_ID_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "que_num_val",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_SNOOP_COMMANDS_QUE_NUM_VAL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "que_num",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_SNOOP_COMMANDS_QUE_NUM_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "full_packet",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_SNOOP_COMMANDS_FULL_PACKET_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "priority",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_SNOOP_COMMANDS_PRIORITY_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "size",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_SNOOP_COMMANDS_SIZE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ov_class_ena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_SNOOP_COMMANDS_OV_CLASS_ENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ov_class",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_SNOOP_COMMANDS_OV_CLASS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ov_dp_ena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_SNOOP_COMMANDS_OV_DP_ENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ov_dp",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_SNOOP_COMMANDS_OV_DP_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_un_initialized_lag_scnd_address_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_UN_INITIALIZED_LAG_SCND_ADDRESS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "un_init_lag_scnd_address",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_UN_INITIALIZED_LAG_SCND_ADDRESS_REG_UN_INIT_LAG_SCND_ADDRESS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_packet_header_filter_b_reg_0[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_0_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "filter_hdr_b_31_0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_0_FILTER_HDR_B_31_0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_packet_header_filter_a_reg_3[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_3_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "filter_mask_a_63_32",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_3_FILTER_MASK_A_63_32_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_indirect_command_wr_data_reg_0[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_INDIRECT_COMMAND_WR_DATA_REG_0_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_wr_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_INDIRECT_COMMAND_WR_DATA_REG_0_INDIRECT_COMMAND_WR_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_packet_header_filter_a_reg_2[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_2_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "filter_hdr_a_63_32",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_2_FILTER_HDR_A_63_32_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_fabric_multicast_queues_range_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_FABRIC_MULTICAST_QUEUES_RANGE_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fmc_qnum_low",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_FABRIC_MULTICAST_QUEUES_RANGE_REG_FMC_QNUM_LOW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fmc_qnum_high",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_FABRIC_MULTICAST_QUEUES_RANGE_REG_FMC_QNUM_HIGH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_prestera_related_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PRESTERA_RELATED_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cap_mptport63",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PRESTERA_RELATED_REG_CAP_MPTPORT63_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cap_mpttrap2_cpu",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PRESTERA_RELATED_REG_CAP_MPTTRAP2_CPU_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cap_mptcopy",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PRESTERA_RELATED_REG_CAP_MPTCOPY_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_lst_crp_hdr_2_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_LST_CRP_HDR_2_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lst_hdr_crp_hdr_2",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_LST_CRP_HDR_2_REG_LST_HDR_CRP_HDR_2_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_packet_header_filter_b_reg_1[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_1_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "filter_mask_b_31_0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_1_FILTER_MASK_B_31_0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_indirect_command_rd_data_reg_0[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_INDIRECT_COMMAND_RD_DATA_REG_0_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_rd_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_INDIRECT_COMMAND_RD_DATA_REG_0_INDIRECT_COMMAND_RD_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_petra_ftmh_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PETRA_FTMH_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "soc_petra_ftmhext_ucmsb",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PETRA_FTMH_REG_PETRA_FTMHEXT_UCMSB_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "soc_petra_ftmhext_flwmsb",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PETRA_FTMH_REG_PETRA_FTMHEXT_FLWMSB_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "soc_petra_ftmhext_mcmsb",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PETRA_FTMH_REG_PETRA_FTMHEXT_MCMSB_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "soc_petra_ftmhmc64_faps",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PETRA_FTMH_REG_PETRA_FTMHMC64_FAPS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_packet_header_filter_b_reg_4[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_4_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "filter_hdr_b_79_64",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_4_FILTER_HDR_B_79_64_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_packet_header_filter_a_reg_1[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_1_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "filter_mask_a_31_0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_1_FILTER_MASK_A_31_0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_discarde_packet_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_DISCARDE_PACKET_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "pkt_cnt_dscrd_target_q",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_DISCARDE_PACKET_COUNTER_REG_PKT_CNT_DSCRD_TARGET_Q_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_class3to2_mapping_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_CLASS3TO2_MAPPING_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "map_class3to2_0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_CLASS3TO2_MAPPING_REG_MAP_CLASS3TO2_0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "map_class3to2_1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_CLASS3TO2_MAPPING_REG_MAP_CLASS3TO2_1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "map_class3to2_2",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_CLASS3TO2_MAPPING_REG_MAP_CLASS3TO2_2_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "map_class3to2_3",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_CLASS3TO2_MAPPING_REG_MAP_CLASS3TO2_3_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "map_class3to2_4",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_CLASS3TO2_MAPPING_REG_MAP_CLASS3TO2_4_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "map_class3to2_5",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_CLASS3TO2_MAPPING_REG_MAP_CLASS3TO2_5_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "map_class3to2_6",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_CLASS3TO2_MAPPING_REG_MAP_CLASS3TO2_6_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "map_class3to2_7",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_CLASS3TO2_MAPPING_REG_MAP_CLASS3TO2_7_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_packet_header_filter_b_reg_3[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_3_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "filter_mask_b_63_32",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_3_FILTER_MASK_B_63_32_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_packet_header_filter_b_reg_2[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_2_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "filter_hdr_b_63_32",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_2_FILTER_HDR_B_63_32_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_packet_header_filter_a_reg_5[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_5_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "filter_mask_a_79_64",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_5_FILTER_MASK_A_79_64_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_packet_counter_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_COUNTER_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prg_cnt_target_q",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_COUNTER_CONFIGURATION_REG_PRG_CNT_TARGET_Q_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prg_cnt_target_qmask",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_COUNTER_CONFIGURATION_REG_PRG_CNT_TARGET_QMASK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_lst_crp_hdr_1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_LST_CRP_HDR_1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lst_hdr_crp_hdr_1",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_LST_CRP_HDR_1_REG_LST_HDR_CRP_HDR_1_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_un_init_entry_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_UN_INIT_ENTRY_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "un_initaddress",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_UN_INIT_ENTRY_REG_UN_INITADDRESS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "un_init_pkt_type",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_UN_INIT_ENTRY_REG_UN_INIT_PKT_TYPE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_lst_crp_hdr_0_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_LST_CRP_HDR_0_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lst_hdr_crp_hdr_0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_LST_CRP_HDR_0_REG_LST_HDR_CRP_HDR_0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_indirect_command_address_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_INDIRECT_COMMAND_ADDRESS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_address",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_INDIRECT_COMMAND_ADDRESS_REG_INDIRECT_COMMAND_ADDRESS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_packet_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "pkt_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_COUNTER_REG_PKT_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_lbp_configuration_1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_LBP_CONFIGURATION_1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dscrd_all_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_LBP_CONFIGURATION_1_REG_DSCRD_ALL_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tree_lvl_cnt_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_LBP_CONFIGURATION_1_REG_TREE_LVL_CNT_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "pkt_cnt_hdr_type",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_LBP_CONFIGURATION_1_REG_PKT_CNT_HDR_TYPE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dscrd_all_tdm",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_LBP_CONFIGURATION_1_REG_DSCRD_ALL_TDM_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ovr_lsben",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_LBP_CONFIGURATION_1_REG_OVR_LSBEN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "inbound_mirror_class_en",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_LBP_CONFIGURATION_1_REG_INBOUND_MIRROR_CLASS_EN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "outbound_mirror_class_en",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_LBP_CONFIGURATION_1_REG_OUTBOUND_MIRROR_CLASS_EN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ena_fap21_npu",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_LBP_CONFIGURATION_1_REG_ENA_FAP21_NPU_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ishp_petra_itmh_ext_ena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_LBP_CONFIGURATION_1_REG_ISHP_PETRA_ITMH_EXT_ENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "filter_ena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_LBP_CONFIGURATION_1_REG_FILTER_ENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "flow_class_ena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_LBP_CONFIGURATION_1_REG_FLOW_CLASS_ENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_packet_header_filter_a_reg_0[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_0_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "filter_hdr_a_31_0",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_0_FILTER_HDR_A_31_0_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_indirect_command_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_INDIRECT_COMMAND_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_INDIRECT_COMMAND_REG_INDIRECT_COMMAND_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_inbound_mirror_enable_b_63_to_32_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_INBOUND_MIRROR_ENABLE_B_63_TO_32_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "in_bnd_mir_en",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_INBOUND_MIRROR_ENABLE_B_63_TO_32_REG_IN_BND_MIR_EN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_inbound_mirror_enable_a_31_to_0_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_INBOUND_MIRROR_ENABLE_A_31_TO_0_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "in_bnd_mir_en",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_INBOUND_MIRROR_ENABLE_A_31_TO_0_REG_IN_BND_MIR_EN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_initialize_tables_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_INITIALIZE_TABLES_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "init_trg",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_INITIALIZE_TABLES_REG_INIT_TRG_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_lbp_packet_header_filter_b_reg_5[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_5_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "filter_mask_b_79_64",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_5_FILTER_MASK_B_79_64_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_rsclk_edge_select_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_RSCLK_EDGE_SELECT_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "rsclkedge_sel",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_RSCLK_EDGE_SELECT_REG_RSCLKEDGE_SEL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_data_error_cnt_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_DATA_ERROR_CNT_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "data_err_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_DATA_ERROR_CNT_REG_DATA_ERR_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "data_err_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_DATA_ERROR_CNT_REG_DATA_ERR_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_dip4_error_cnt_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_DIP4_ERROR_CNT_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dip4_err_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_DIP4_ERROR_CNT_REG_DIP4_ERR_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dip4_err_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_DIP4_ERROR_CNT_REG_DIP4_ERR_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_dip4_alarm_threshold_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_DIP4_ALARM_THRESHOLD_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dip4_alarm_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_DIP4_ALARM_THRESHOLD_REG_DIP4_ALARM_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_general_sink_configuration_register_for_status_channel_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_GENERAL_SINK_CONFIGURATION_REGISTER_FOR_STATUS_CHANNEL_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sink_status_ena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_GENERAL_SINK_CONFIGURATION_REGISTER_FOR_STATUS_CHANNEL_REG_SINK_STATUS_ENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sink_status_async_rstn",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_GENERAL_SINK_CONFIGURATION_REGISTER_FOR_STATUS_CHANNEL_REG_SINK_STATUS_ASYNC_RSTN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_source_data_train_len_m_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_SOURCE_DATA_TRAIN_LEN_M_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "source_data_train_len_m",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_SOURCE_DATA_TRAIN_LEN_M_REG_SOURCE_DATA_TRAIN_LEN_M_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_under_flow_error_cnt_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_UNDER_FLOW_ERROR_CNT_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "under_flow_err_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_UNDER_FLOW_ERROR_CNT_REG_UNDER_FLOW_ERR_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "overflow",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_UNDER_FLOW_ERROR_CNT_REG_OVERFLOW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_sink_status_calendar_m_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_SINK_STATUS_CALENDAR_M_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sink_status_calendar_m",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_SINK_STATUS_CALENDAR_M_REG_SINK_STATUS_CALENDAR_M_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_indirect_command_wr_data_reg_0[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_INDIRECT_COMMAND_WR_DATA_REG_0_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_wr_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_INDIRECT_COMMAND_WR_DATA_REG_0_INDIRECT_COMMAND_WR_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_general_sink_data_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_GENERAL_SINK_DATA_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sink_data_ena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_GENERAL_SINK_DATA_CONFIGURATION_REG_SINK_DATA_ENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sink_data_lbena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_GENERAL_SINK_DATA_CONFIGURATION_REG_SINK_DATA_LBENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "stamp_channel_idena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_GENERAL_SINK_DATA_CONFIGURATION_REG_STAMP_CHANNEL_IDENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_source_status_calendar_m_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_SOURCE_STATUS_CALENDAR_M_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "source_status_calendar_m",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_SOURCE_STATUS_CALENDAR_M_REG_SOURCE_STATUS_CALENDAR_M_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_source_status_calendar_len_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_SOURCE_STATUS_CALENDAR_LEN_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "source_status_calender_len",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_SOURCE_STATUS_CALENDAR_LEN_REG_SOURCE_STATUS_CALENDER_LEN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_pcw_error_cnt_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_PCW_ERROR_CNT_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "pcwerr_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_PCW_ERROR_CNT_REG_PCWERR_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "pcwerr_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_PCW_ERROR_CNT_REG_PCWERR_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_clear_sink_state_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_CLEAR_SINK_STATE_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "clear_sink_state",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_CLEAR_SINK_STATE_REG_CLEAR_SINK_STATE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_dip2_error_cnt_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_DIP2_ERROR_CNT_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dip2_err_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_DIP2_ERROR_CNT_REG_DIP2_ERR_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dip2_err_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_DIP2_ERROR_CNT_REG_DIP2_ERR_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_indirect_command_rd_data_reg_0[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_INDIRECT_COMMAND_RD_DATA_REG_0_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_rd_data",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_INDIRECT_COMMAND_RD_DATA_REG_0_INDIRECT_COMMAND_RD_DATA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_dip2_good_to_bad_ratio_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_DIP2_GOOD_TO_BAD_RATIO_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dip2_good_to_bad_ratio",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_DIP2_GOOD_TO_BAD_RATIO_REG_DIP2_GOOD_TO_BAD_RATIO_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_sink_data_train_len_m_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_SINK_DATA_TRAIN_LEN_M_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sink_data_tain_len_m",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_SINK_DATA_TRAIN_LEN_M_REG_SINK_DATA_TAIN_LEN_M_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_max_framing_pattern_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_MAX_FRAMING_PATTERN_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "max_frm_pattern",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_MAX_FRAMING_PATTERN_REG_MAX_FRM_PATTERN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_sink_status_calendar_len_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_SINK_STATUS_CALENDAR_LEN_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sink_status_calendar_len",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_SINK_STATUS_CALENDAR_LEN_REG_SINK_STATUS_CALENDAR_LEN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_interrupt_sources_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_SOURCES_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "vanished_dvw",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_SOURCES_REG_VANISHED_DVW_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "train_error",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_SOURCES_REG_TRAIN_ERROR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "source_stat_no_lock",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_SOURCES_REG_SOURCE_STAT_NO_LOCK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "out_of_frame",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_SOURCES_REG_OUT_OF_FRAME_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dip2_alarm",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_SOURCES_REG_DIP2_ALARM_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lods",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_SOURCES_REG_LODS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "source_underflow_err",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_SOURCES_REG_SOURCE_UNDERFLOW_ERR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "source_frm_error",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_SOURCES_REG_SOURCE_FRM_ERROR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "source_dip2_error",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_SOURCES_REG_SOURCE_DIP2_ERROR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sink_data_error",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_SOURCES_REG_SINK_DATA_ERROR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sink_soperror",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_SOURCES_REG_SINK_SOPERROR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sink_eoperror",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_SOURCES_REG_SINK_EOPERROR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sink_pcwerror",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_SOURCES_REG_SINK_PCWERROR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sink_dip4_error",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_SOURCES_REG_SINK_DIP4_ERROR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sink_overflow_error",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_SOURCES_REG_SINK_OVERFLOW_ERROR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_tsclk_edge_select_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_TSCLK_EDGE_SELECT_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tsclkedge_sel",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_TSCLK_EDGE_SELECT_REG_TSCLKEDGE_SEL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_dip2_alarm_threshold_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_DIP2_ALARM_THRESHOLD_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dip2_alarm_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_DIP2_ALARM_THRESHOLD_REG_DIP2_ALARM_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_source_data_max_t_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_SOURCE_DATA_MAX_T_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "initial_training_seq",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_SOURCE_DATA_MAX_T_REG_INITIAL_TRAINING_SEQ_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_in_frame_threshold_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_IN_FRAME_THRESHOLD_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "in_frm_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_IN_FRAME_THRESHOLD_REG_IN_FRM_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_out_of_frame_threshold_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_OUT_OF_FRAME_THRESHOLD_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "out_of_frm_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_OUT_OF_FRAME_THRESHOLD_REG_OUT_OF_FRM_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_sync_good_dip4_threshold_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_SYNC_GOOD_DIP4_THRESHOLD_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sync_good_dip4_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_SYNC_GOOD_DIP4_THRESHOLD_REG_SYNC_GOOD_DIP4_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_interrupt_masks_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_MASKS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "interrupt_masks",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_MASKS_REG_INTERRUPT_MASKS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_indirect_command_address_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_INDIRECT_COMMAND_ADDRESS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command_address",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_INDIRECT_COMMAND_ADDRESS_REG_INDIRECT_COMMAND_ADDRESS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_general_source_data_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_GENERAL_SOURCE_DATA_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "source_data_ena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_GENERAL_SOURCE_DATA_CONFIGURATION_REG_SOURCE_DATA_ENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_general_source_fcs_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_GENERAL_SOURCE_FCS_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "source_status_ena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_GENERAL_SOURCE_FCS_CONFIGURATION_REG_SOURCE_STATUS_ENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "source_status_lbena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_GENERAL_SOURCE_FCS_CONFIGURATION_REG_SOURCE_STATUS_LBENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "source_status_async_rstn",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_GENERAL_SOURCE_FCS_CONFIGURATION_REG_SOURCE_STATUS_ASYNC_RSTN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_sop_error_cnt_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_SOP_ERROR_CNT_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "soperr_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_SOP_ERROR_CNT_REG_SOPERR_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "soperr_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_SOP_ERROR_CNT_REG_SOPERR_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_framing_error_cnt_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_FRAMING_ERROR_CNT_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "frm_err_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_FRAMING_ERROR_CNT_REG_FRM_ERR_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "frm_err_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_FRAMING_ERROR_CNT_REG_FRM_ERR_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_eop_error_cnt_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_EOP_ERROR_CNT_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "eoperr_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_EOP_ERROR_CNT_REG_EOPERR_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "eoperr_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_EOP_ERROR_CNT_REG_EOPERR_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_indirect_command_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_INDIRECT_COMMAND_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "indirect_command",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_INDIRECT_COMMAND_REG_INDIRECT_COMMAND_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_tss_rdy_position_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_TSS_RDY_POSITION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tss_rdy_position",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_TSS_RDY_POSITION_REG_TSS_RDY_POSITION_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_data_link_state_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_DATA_LINK_STATE_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lods",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_DATA_LINK_STATE_REG_LODS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "data_sync",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_DATA_LINK_STATE_REG_DATA_SYNC_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "channel_active",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_DATA_LINK_STATE_REG_CHANNEL_ACTIVE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_dip4_good_to_bad_ratio_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_DIP4_GOOD_TO_BAD_RATIO_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "dip4_good_to_bad_ratio",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_DIP4_GOOD_TO_BAD_RATIO_REG_DIP4_GOOD_TO_BAD_RATIO_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_spi_overflow_error_cnt_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_OVERFLOW_ERROR_CNT_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "overflow_err_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_OVERFLOW_ERROR_CNT_REG_OVERFLOW_ERR_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "overflow_err_cnt_o",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_SPI_OVERFLOW_ERROR_CNT_REG_OVERFLOW_ERR_CNT_O_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_tx_pattern_reg_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        1,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_tx_pattern_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_TX_PATTERN_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fmactx_ptrn",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_TX_PATTERN_REG_FMACTX_PTRN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ptrn20bit",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_TX_PATTERN_REG_PTRN20BIT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_ser_des_power_down_and_reset_reg_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        1,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_ser_des_power_down_and_reset_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_SER_DES_POWER_DOWN_AND_RESET_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "pdsn",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_SER_DES_POWER_DOWN_AND_RESET_REG_PDSN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_interrupt_2_reg_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        1,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_interrupt_2_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_2_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "los",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_2_REG_LOS_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "rx_mis_aerr_n_int",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_2_REG_RX_MIS_AERR_N_INT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_ser_des_pll_reset_reg_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        1,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_ser_des_pll_reset_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_SER_DES_PLL_RESET_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "rst_pll",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_SER_DES_PLL_RESET_REG_RST_PLL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "rst_sn",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_SER_DES_PLL_RESET_REG_RST_SN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ser_des_rst_load",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_SER_DES_PLL_RESET_REG_SER_DES_RST_LOAD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_serdes_configuration_reg_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        1,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_serdes_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_SERDES_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "drv_crrnt_lvl",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_SERDES_CONFIGURATION_REG_DRV_CRRNT_LVL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "drv_eq",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_SERDES_CONFIGURATION_REG_DRV_EQ_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "hi_drv",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_SERDES_CONFIGURATION_REG_HI_DRV_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lo_drv",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_SERDES_CONFIGURATION_REG_LO_DRV_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lpbk",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_SERDES_CONFIGURATION_REG_LPBK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_leaky_bucket_control_reg_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        1,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_leaky_bucket_control_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_LEAKY_BUCKET_CONTROL_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "bkt_fill_rate",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_LEAKY_BUCKET_CONTROL_REG_BKT_FILL_RATE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "bkt_link_up_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_LEAKY_BUCKET_CONTROL_REG_BKT_LINK_UP_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "bkt_link_dn_th",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_LEAKY_BUCKET_CONTROL_REG_BKT_LINK_DN_TH_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "sig_det_bkt_rst_ena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_LEAKY_BUCKET_CONTROL_REG_SIG_DET_BKT_RST_ENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "align_lck_bkt_rst_ena",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_LEAKY_BUCKET_CONTROL_REG_ALIGN_LCK_BKT_RST_ENA_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_mac_transmit_cell_counters_reg_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        23,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_mac_transmit_cell_counters_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_MAC_TRANSMIT_CELL_COUNTERS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tx_cell_cnt_n",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_MAC_TRANSMIT_CELL_COUNTERS_REG_TX_CELL_CNT_N_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_single_mac_crc_error_counter_reg_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        23,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_single_mac_crc_error_counter_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_SINGLE_MAC_CRC_ERROR_COUNTER_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "crcerr_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_SINGLE_MAC_CRC_ERROR_COUNTER_REG_CRCERR_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "crcerr_cnt_ovf",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_SINGLE_MAC_CRC_ERROR_COUNTER_REG_CRCERR_CNT_OVF_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_interrupt_3_reg_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        1,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_interrupt_3_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_3_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "rx_tdmhdr",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_3_REG_RX_TDMHDR_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "rx_disp_err_n_int",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_3_REG_RX_DISP_ERR_N_INT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_general_ser_des_configurations_reg_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        1,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_general_ser_des_configurations_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_GENERAL_SER_DES_CONFIGURATIONS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ser_des_term_res_adj",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_GENERAL_SER_DES_CONFIGURATIONS_REG_SER_DES_TERM_RES_ADJ_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "ser_des_init_wait",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_GENERAL_SER_DES_CONFIGURATIONS_REG_SER_DES_INIT_WAIT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_interrupt_4_reg_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        1,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_interrupt_4_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_4_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lnklvl_age_n",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_4_REG_LNKLVL_AGE_N_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lnklvl_halt_n",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_4_REG_LNKLVL_HALT_N_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_mac_link_level_flow_control_and_comma_configuration_reg_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        1,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_mac_link_level_flow_control_and_comma_configuration_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_MAC_LINK_LEVEL_FLOW_CONTROL_AND_COMMA_CONFIGURATION_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lnk_lvl_age_prd",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_MAC_LINK_LEVEL_FLOW_CONTROL_AND_COMMA_CONFIGURATION_REG_LNK_LVL_AGE_PRD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lnk_lvl_frag_num",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_MAC_LINK_LEVEL_FLOW_CONTROL_AND_COMMA_CONFIGURATION_REG_LNK_LVL_FRAG_NUM_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cm_brst_size",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_MAC_LINK_LEVEL_FLOW_CONTROL_AND_COMMA_CONFIGURATION_REG_CM_BRST_SIZE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "cm_tx_period",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_MAC_LINK_LEVEL_FLOW_CONTROL_AND_COMMA_CONFIGURATION_REG_CM_TX_PERIOD_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_ber_counters_reg_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        23,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_ber_counters_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_BER_COUNTERS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "bercnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_BER_COUNTERS_REG_BERCNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_leaky_bucket_reg_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        23,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_leaky_bucket_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_LEAKY_BUCKET_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lky_bkt_value",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_LEAKY_BUCKET_REG_LKY_BKT_VALUE_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "rx_good_cell_cnt",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_LEAKY_BUCKET_REG_RX_GOOD_CELL_CNT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_interrupt_1_reg_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        1,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_interrupt_1_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_1_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "rx_crcerr_n_int",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_1_REG_RX_CRCERR_N_INT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "rx_cgerr_n_int",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_1_REG_RX_CGERR_N_INT_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_mac_enablers_reg_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        1,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_mac_enablers_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_MAC_ENABLERS_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "enable_serial_link",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_MAC_ENABLERS_REG_ENABLE_SERIAL_LINK_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "del_crcerr_cell",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_MAC_ENABLERS_REG_DEL_CRCERR_CELL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "del_tdmcrcerr_cell",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_MAC_ENABLERS_REG_DEL_TDMCRCERR_CELL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "del_tdmhdr_crcerr_cell",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_MAC_ENABLERS_REG_DEL_TDMHDR_CRCERR_CELL_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "del_data_cell_lb",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_MAC_ENABLERS_REG_DEL_DATA_CELL_LB_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "del_fscr_cell_lb",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_MAC_ENABLERS_REG_DEL_FSCR_CELL_LB_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "del_allcells_lb",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_MAC_ENABLERS_REG_DEL_ALLCELLS_LB_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "tx_cnt_cfg",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_MAC_ENABLERS_REG_TX_CNT_CFG_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "rx_cnt_cfg",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_MAC_ENABLERS_REG_RX_CNT_CFG_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_mac_receive_reset_reg_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        1,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_mac_receive_reset_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_MAC_RECEIVE_RESET_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "fmacrx_rst",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_MAC_RECEIVE_RESET_REG_FMACRX_RST_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_single_mac_loopback_prbs_and_link_level_flow_control_enable_reg_offset[]
#ifdef INIT
   =
{
  {
    VAL_NUMERIC,
    SYMB_NAME_NUMERIC,
    {
      {
        HAS_MIN_VALUE | HAS_MAX_VALUE,
        23,
        0,
        1,
        (VAL_PROC_PTR)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;
EXTERN CONST
   PARAM_VAL_RULES
     Fap21v_mac_single_mac_loopback_prbs_and_link_level_flow_control_enable_reg[]
#ifdef INIT
   =
{
  {
    VAL_SYMBOL,
    "register",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_SINGLE_MAC_LOOPBACK_PRBS_AND_LINK_LEVEL_FLOW_CONTROL_ENABLE_REG_REGISTER_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prbsgen_on",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_SINGLE_MAC_LOOPBACK_PRBS_AND_LINK_LEVEL_FLOW_CONTROL_ENABLE_REG_PRBSGEN_ON_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "prbscheck_on",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_SINGLE_MAC_LOOPBACK_PRBS_AND_LINK_LEVEL_FLOW_CONTROL_ENABLE_REG_PRBSCHECK_ON_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lcl_lpbk_on",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_SINGLE_MAC_LOOPBACK_PRBS_AND_LINK_LEVEL_FLOW_CONTROL_ENABLE_REG_LCL_LPBK_ON_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lnk_lvl_fc_tx_en",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_SINGLE_MAC_LOOPBACK_PRBS_AND_LINK_LEVEL_FLOW_CONTROL_ENABLE_REG_LNK_LVL_FC_TX_EN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_SYMBOL,
    "lnk_lvl_fc_rx_en",
    {
      {
        PARAM_FAP21V_ACC_DIRECT_MAC_SINGLE_MAC_LOOPBACK_PRBS_AND_LINK_LEVEL_FLOW_CONTROL_ENABLE_REG_LNK_LVL_FC_RX_EN_ID,
        (long)"",
        (long)NULL
      }
    }
  },
  {
    VAL_END_OF_LIST
  }
}
#endif
;


/*********************************************************/

EXTERN CONST
   PARAM
     fap21v_acc_params[]
#ifdef INIT
   =
{
  {
    PARAM_FAP21V_ACC_DIRECT_CIB_GCI_2_EVENT_COUNTER_REG_ID,
    "gci_2_event_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_cib_gci_2_event_counter_reg[0],
    (sizeof(Fap21v_cib_gci_2_event_counter_reg) / sizeof(Fap21v_cib_gci_2_event_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_CIB_GCI_1_EVENT_COUNTER_REG_ID,
    "gci_1_event_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_cib_gci_1_event_counter_reg[0],
    (sizeof(Fap21v_cib_gci_1_event_counter_reg) / sizeof(Fap21v_cib_gci_1_event_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_CIB_CIB_CONFIG_0_REG_ID,
    "cib_config_0_reg",
    (PARAM_VAL_RULES *)&Fap21v_cib_cib_config_0_reg[0],
    (sizeof(Fap21v_cib_cib_config_0_reg) / sizeof(Fap21v_cib_cib_config_0_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_CIB_CIB_STATUS_REG_ID,
    "cib_status_reg",
    (PARAM_VAL_RULES *)&Fap21v_cib_cib_status_reg[0],
    (sizeof(Fap21v_cib_cib_status_reg) / sizeof(Fap21v_cib_cib_status_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_CIB_MCI0_ON_EVENT_COUNTER_REG_ID,
    "mci0_on_event_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_cib_mci0_on_event_counter_reg[0],
    (sizeof(Fap21v_cib_mci0_on_event_counter_reg) / sizeof(Fap21v_cib_mci0_on_event_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_CIB_LEAKY_BUCKETS_VALUE_REG_ID,
    "leaky_buckets_value_reg",
    (PARAM_VAL_RULES *)&Fap21v_cib_leaky_buckets_value_reg[0],
    (sizeof(Fap21v_cib_leaky_buckets_value_reg) / sizeof(Fap21v_cib_leaky_buckets_value_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_CIB_CIB_CONFIG_3_REG_ID,
    "cib_config_3_reg",
    (PARAM_VAL_RULES *)&Fap21v_cib_cib_config_3_reg[0],
    (sizeof(Fap21v_cib_cib_config_3_reg) / sizeof(Fap21v_cib_cib_config_3_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_CIB_MCI1_ON_EVENT_COUNTER_REG_ID,
    "mci1_on_event_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_cib_mci1_on_event_counter_reg[0],
    (sizeof(Fap21v_cib_mci1_on_event_counter_reg) / sizeof(Fap21v_cib_mci1_on_event_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_CIB_GCI_3_EVENT_COUNTER_REG_ID,
    "gci_3_event_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_cib_gci_3_event_counter_reg[0],
    (sizeof(Fap21v_cib_gci_3_event_counter_reg) / sizeof(Fap21v_cib_gci_3_event_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_CIB_CIB_CONFIG_1_REG_ID,
    "cib_config_1_reg",
    (PARAM_VAL_RULES *)&Fap21v_cib_cib_config_1_reg[0],
    (sizeof(Fap21v_cib_cib_config_1_reg) / sizeof(Fap21v_cib_cib_config_1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_CIB_ID,
    "cib",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(2)},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD4_REG_ID,
    "bist_pattern_word4_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_bist_pattern_word4_reg[0],
    (sizeof(Fap21v_drc_bist_pattern_word4_reg) / sizeof(Fap21v_drc_bist_pattern_word4_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_ERROR_COUNTER_REG_ID,
    "bist_full_mask_error_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_bist_full_mask_error_counter_reg[0],
    (sizeof(Fap21v_drc_bist_full_mask_error_counter_reg) / sizeof(Fap21v_drc_bist_full_mask_error_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_DDR_MODE_2_REG_ID,
    "ddr_mode_2_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_ddr_mode_2_reg[0],
    (sizeof(Fap21v_drc_ddr_mode_2_reg) / sizeof(Fap21v_drc_ddr_mode_2_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_6_REG_ID,
    "training_sequence_2_word_6_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_training_sequence_2_word_6_reg[0],
    (sizeof(Fap21v_drc_training_sequence_2_word_6_reg) / sizeof(Fap21v_drc_training_sequence_2_word_6_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD5_REG_ID,
    "bist_pattern_word5_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_bist_pattern_word5_reg[0],
    (sizeof(Fap21v_drc_bist_pattern_word5_reg) / sizeof(Fap21v_drc_bist_pattern_word5_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD4_REG_ID,
    "bist_full_mask_word4_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_bist_full_mask_word4_reg[0],
    (sizeof(Fap21v_drc_bist_full_mask_word4_reg) / sizeof(Fap21v_drc_bist_full_mask_word4_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_DDR_MODE_1_REG_ID,
    "ddr_mode_1_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_ddr_mode_1_reg[0],
    (sizeof(Fap21v_drc_ddr_mode_1_reg) / sizeof(Fap21v_drc_ddr_mode_1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD6_REG_ID,
    "bist_pattern_word6_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_bist_pattern_word6_reg[0],
    (sizeof(Fap21v_drc_bist_pattern_word6_reg) / sizeof(Fap21v_drc_bist_pattern_word6_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_DRC_STATUSES_REG_ID,
    "drc_statuses_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_drc_statuses_reg[0],
    (sizeof(Fap21v_drc_drc_statuses_reg) / sizeof(Fap21v_drc_drc_statuses_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD7_REG_ID,
    "bist_pattern_word7_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_bist_pattern_word7_reg[0],
    (sizeof(Fap21v_drc_bist_pattern_word7_reg) / sizeof(Fap21v_drc_bist_pattern_word7_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD2_REG_ID,
    "bist_full_mask_word2_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_bist_full_mask_word2_reg[0],
    (sizeof(Fap21v_drc_bist_full_mask_word2_reg) / sizeof(Fap21v_drc_bist_full_mask_word2_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_2_REG_ID,
    "ac_operating_conditions_2_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_ac_operating_conditions_2_reg[0],
    (sizeof(Fap21v_drc_ac_operating_conditions_2_reg) / sizeof(Fap21v_drc_ac_operating_conditions_2_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_GLUE_LOGIC_REG_ID,
    "glue_logic_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_glue_logic_reg[0],
    (sizeof(Fap21v_drc_glue_logic_reg) / sizeof(Fap21v_drc_glue_logic_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_BIST_ERROR_OCCURRED_REG_ID,
    "bist_error_occurred_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_bist_error_occurred_reg[0],
    (sizeof(Fap21v_drc_bist_error_occurred_reg) / sizeof(Fap21v_drc_bist_error_occurred_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_2_REG_ID,
    "training_sequence_2_word_2_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_training_sequence_2_word_2_reg[0],
    (sizeof(Fap21v_drc_training_sequence_2_word_2_reg) / sizeof(Fap21v_drc_training_sequence_2_word_2_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CALIBRATION_UNIT_CONFIGURATION_REG_ID,
    "ddr_calibration_unit_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_ddr_calibration_unit_configuration_reg[0],
    (sizeof(Fap21v_drc_ddr_calibration_unit_configuration_reg) / sizeof(Fap21v_drc_ddr_calibration_unit_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_DRC_GENERAL_CONFIGURATIONS_1_REG_ID,
    "drc_general_configurations_1_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_drc_general_configurations_1_reg[0],
    (sizeof(Fap21v_drc_drc_general_configurations_1_reg) / sizeof(Fap21v_drc_drc_general_configurations_1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_INIT_SEQUENCE_REG_ID,
    "init_sequence_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_init_sequence_reg[0],
    (sizeof(Fap21v_drc_init_sequence_reg) / sizeof(Fap21v_drc_init_sequence_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_BIST_END_ADDRESS_REG_ID,
    "bist_end_address_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_bist_end_address_reg[0],
    (sizeof(Fap21v_drc_bist_end_address_reg) / sizeof(Fap21v_drc_bist_end_address_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_BIST_GLOBAL_ERROR_COUNTER_REG_ID,
    "bist_global_error_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_bist_global_error_counter_reg[0],
    (sizeof(Fap21v_drc_bist_global_error_counter_reg) / sizeof(Fap21v_drc_bist_global_error_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_DDR_MODE_REGISTER_ENABLE_WR_LEVELING_REG_ID,
    "ddr_mode_register_enable_wr_leveling_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_ddr_mode_register_enable_wr_leveling_reg[0],
    (sizeof(Fap21v_drc_ddr_mode_register_enable_wr_leveling_reg) / sizeof(Fap21v_drc_ddr_mode_register_enable_wr_leveling_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_5_REG_ID,
    "training_sequence_2_word_5_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_training_sequence_2_word_5_reg[0],
    (sizeof(Fap21v_drc_training_sequence_2_word_5_reg) / sizeof(Fap21v_drc_training_sequence_2_word_5_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD0_REG_ID,
    "bist_full_mask_word0_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_bist_full_mask_word0_reg[0],
    (sizeof(Fap21v_drc_bist_full_mask_word0_reg) / sizeof(Fap21v_drc_bist_full_mask_word0_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_4_REG_ID,
    "ac_operating_conditions_4_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_ac_operating_conditions_4_reg[0],
    (sizeof(Fap21v_drc_ac_operating_conditions_4_reg) / sizeof(Fap21v_drc_ac_operating_conditions_4_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD1_REG_ID,
    "bist_full_mask_word1_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_bist_full_mask_word1_reg[0],
    (sizeof(Fap21v_drc_bist_full_mask_word1_reg) / sizeof(Fap21v_drc_bist_full_mask_word1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_0_REG_ID,
    "training_sequence_2_word_0_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_training_sequence_2_word_0_reg[0],
    (sizeof(Fap21v_drc_training_sequence_2_word_0_reg) / sizeof(Fap21v_drc_training_sequence_2_word_0_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_DDR2_EXTENDED_MODE_WR3_REG_ID,
    "ddr2_extended_mode_wr3_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_ddr2_extended_mode_wr3_reg[0],
    (sizeof(Fap21v_drc_ddr2_extended_mode_wr3_reg) / sizeof(Fap21v_drc_ddr2_extended_mode_wr3_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_ODT_CONFIGURATION_REG_ID,
    "odt_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_odt_configuration_reg[0],
    (sizeof(Fap21v_drc_odt_configuration_reg) / sizeof(Fap21v_drc_odt_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_DDR2_EXTENDED_MODE_WR2_REG_ID,
    "ddr2_extended_mode_wr2_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_ddr2_extended_mode_wr2_reg[0],
    (sizeof(Fap21v_drc_ddr2_extended_mode_wr2_reg) / sizeof(Fap21v_drc_ddr2_extended_mode_wr2_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD7_REG_ID,
    "bist_full_mask_word7_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_bist_full_mask_word7_reg[0],
    (sizeof(Fap21v_drc_bist_full_mask_word7_reg) / sizeof(Fap21v_drc_bist_full_mask_word7_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CALIBRATION_UNIT_CONFIGURATION_2_REG_ID,
    "ddr_calibration_unit_configuration_2_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_ddr_calibration_unit_configuration_2_reg[0],
    (sizeof(Fap21v_drc_ddr_calibration_unit_configuration_2_reg) / sizeof(Fap21v_drc_ddr_calibration_unit_configuration_2_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_1_REG_ID,
    "ac_operating_conditions_1_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_ac_operating_conditions_1_reg[0],
    (sizeof(Fap21v_drc_ac_operating_conditions_1_reg) / sizeof(Fap21v_drc_ac_operating_conditions_1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_DRC_GENERAL_CONFIGURATIONS_REG_ID,
    "drc_general_configurations_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_drc_general_configurations_reg[0],
    (sizeof(Fap21v_drc_drc_general_configurations_reg) / sizeof(Fap21v_drc_drc_general_configurations_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CONTROLLER_TRIGGERS_REG_ID,
    "ddr_controller_triggers_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_ddr_controller_triggers_reg[0],
    (sizeof(Fap21v_drc_ddr_controller_triggers_reg) / sizeof(Fap21v_drc_ddr_controller_triggers_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_BIST_NUMBER_OF_ACTIONS_REG_ID,
    "bist_number_of_actions_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_bist_number_of_actions_reg[0],
    (sizeof(Fap21v_drc_bist_number_of_actions_reg) / sizeof(Fap21v_drc_bist_number_of_actions_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_DRAM_COMPLIANCE_CONFIGURATION_REG_ID,
    "dram_compliance_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_dram_compliance_configuration_reg[0],
    (sizeof(Fap21v_drc_dram_compliance_configuration_reg) / sizeof(Fap21v_drc_dram_compliance_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_7_REG_ID,
    "training_sequence_2_word_7_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_training_sequence_2_word_7_reg[0],
    (sizeof(Fap21v_drc_training_sequence_2_word_7_reg) / sizeof(Fap21v_drc_training_sequence_2_word_7_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD6_REG_ID,
    "bist_full_mask_word6_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_bist_full_mask_word6_reg[0],
    (sizeof(Fap21v_drc_bist_full_mask_word6_reg) / sizeof(Fap21v_drc_bist_full_mask_word6_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_BIST_SINGLE_BIT_MASK_REG_ID,
    "bist_single_bit_mask_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_bist_single_bit_mask_reg[0],
    (sizeof(Fap21v_drc_bist_single_bit_mask_reg) / sizeof(Fap21v_drc_bist_single_bit_mask_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_4_REG_ID,
    "training_sequence_2_word_4_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_training_sequence_2_word_4_reg[0],
    (sizeof(Fap21v_drc_training_sequence_2_word_4_reg) / sizeof(Fap21v_drc_training_sequence_2_word_4_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD0_REG_ID,
    "bist_pattern_word0_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_bist_pattern_word0_reg[0],
    (sizeof(Fap21v_drc_bist_pattern_word0_reg) / sizeof(Fap21v_drc_bist_pattern_word0_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD3_REG_ID,
    "bist_pattern_word3_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_bist_pattern_word3_reg[0],
    (sizeof(Fap21v_drc_bist_pattern_word3_reg) / sizeof(Fap21v_drc_bist_pattern_word3_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD1_REG_ID,
    "bist_pattern_word1_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_bist_pattern_word1_reg[0],
    (sizeof(Fap21v_drc_bist_pattern_word1_reg) / sizeof(Fap21v_drc_bist_pattern_word1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD5_REG_ID,
    "bist_full_mask_word5_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_bist_full_mask_word5_reg[0],
    (sizeof(Fap21v_drc_bist_full_mask_word5_reg) / sizeof(Fap21v_drc_bist_full_mask_word5_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD2_REG_ID,
    "bist_pattern_word2_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_bist_pattern_word2_reg[0],
    (sizeof(Fap21v_drc_bist_pattern_word2_reg) / sizeof(Fap21v_drc_bist_pattern_word2_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_DDR_EXTENDED_MODE_2_REG_ID,
    "ddr_extended_mode_2_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_ddr_extended_mode_2_reg[0],
    (sizeof(Fap21v_drc_ddr_extended_mode_2_reg) / sizeof(Fap21v_drc_ddr_extended_mode_2_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_BIST_CONFIGURATIONS_REG_ID,
    "bist_configurations_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_bist_configurations_reg[0],
    (sizeof(Fap21v_drc_bist_configurations_reg) / sizeof(Fap21v_drc_bist_configurations_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD3_REG_ID,
    "bist_full_mask_word3_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_bist_full_mask_word3_reg[0],
    (sizeof(Fap21v_drc_bist_full_mask_word3_reg) / sizeof(Fap21v_drc_bist_full_mask_word3_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_DDR_EXTENDED_MODE_REG_ID,
    "ddr_extended_mode_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_ddr_extended_mode_reg[0],
    (sizeof(Fap21v_drc_ddr_extended_mode_reg) / sizeof(Fap21v_drc_ddr_extended_mode_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_BIST_SINGLE_BIT_MASK_ERROR_COUNTER_REG_ID,
    "bist_single_bit_mask_error_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_bist_single_bit_mask_error_counter_reg[0],
    (sizeof(Fap21v_drc_bist_single_bit_mask_error_counter_reg) / sizeof(Fap21v_drc_bist_single_bit_mask_error_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_3_REG_ID,
    "training_sequence_2_word_3_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_training_sequence_2_word_3_reg[0],
    (sizeof(Fap21v_drc_training_sequence_2_word_3_reg) / sizeof(Fap21v_drc_training_sequence_2_word_3_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_REG_ID,
    "training_sequence_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_training_sequence_reg[0],
    (sizeof(Fap21v_drc_training_sequence_reg) / sizeof(Fap21v_drc_training_sequence_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_3_REG_ID,
    "ac_operating_conditions_3_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_ac_operating_conditions_3_reg[0],
    (sizeof(Fap21v_drc_ac_operating_conditions_3_reg) / sizeof(Fap21v_drc_ac_operating_conditions_3_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_DDR_EXTENDED_MODE_3_REG_ID,
    "ddr_extended_mode_3_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_ddr_extended_mode_3_reg[0],
    (sizeof(Fap21v_drc_ddr_extended_mode_3_reg) / sizeof(Fap21v_drc_ddr_extended_mode_3_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_CONFIGURATION_REG_ID,
    "training_sequence_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_training_sequence_configuration_reg[0],
    (sizeof(Fap21v_drc_training_sequence_configuration_reg) / sizeof(Fap21v_drc_training_sequence_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_BIST_START_ADDRESS_REG_ID,
    "bist_start_address_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_bist_start_address_reg[0],
    (sizeof(Fap21v_drc_bist_start_address_reg) / sizeof(Fap21v_drc_bist_start_address_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_1_REG_ID,
    "training_sequence_2_word_1_reg",
    (PARAM_VAL_RULES *)&Fap21v_drc_training_sequence_2_word_1_reg[0],
    (sizeof(Fap21v_drc_training_sequence_2_word_1_reg) / sizeof(Fap21v_drc_training_sequence_2_word_1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DRC_ID,
    "drc",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(3)},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FCT_TRANSMITTED_CONTROL_CELLS_COUNTER_REG_ID,
    "transmitted_control_cells_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_fct_transmitted_control_cells_counter_reg[0],
    (sizeof(Fap21v_fct_transmitted_control_cells_counter_reg) / sizeof(Fap21v_fct_transmitted_control_cells_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FCT_FCT_ENABLERS_REG_ID,
    "fct_enablers_reg",
    (PARAM_VAL_RULES *)&Fap21v_fct_fct_enablers_reg[0],
    (sizeof(Fap21v_fct_fct_enablers_reg) / sizeof(Fap21v_fct_fct_enablers_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FCT_CPU_TRANSMIT_CELLS_1_REG_ID,
    "cpu_transmit_cells_1_reg",
    (PARAM_VAL_RULES *)&Fap21v_fct_cpu_transmit_cells_1_reg[0],
    (sizeof(Fap21v_fct_cpu_transmit_cells_1_reg) / sizeof(Fap21v_fct_cpu_transmit_cells_1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FCT_CPU_TRANSMIT_CELLS_LINK_NUMBER_REG_ID,
    "cpu_transmit_cells_link_number_reg",
    (PARAM_VAL_RULES *)&Fap21v_fct_cpu_transmit_cells_link_number_reg[0],
    (sizeof(Fap21v_fct_cpu_transmit_cells_link_number_reg) / sizeof(Fap21v_fct_cpu_transmit_cells_link_number_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FCT_UNREACHABLE_DESTINATION_REG_ID,
    "unreachable_destination_reg",
    (PARAM_VAL_RULES *)&Fap21v_fct_unreachable_destination_reg[0],
    (sizeof(Fap21v_fct_unreachable_destination_reg) / sizeof(Fap21v_fct_unreachable_destination_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FCT_CPU_TRANSMIT_CELLS_0_REG_ID,
    "cpu_transmit_cells_0_reg",
    (PARAM_VAL_RULES *)&Fap21v_fct_cpu_transmit_cells_0_reg[0],
    (sizeof(Fap21v_fct_cpu_transmit_cells_0_reg) / sizeof(Fap21v_fct_cpu_transmit_cells_0_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FCT_CPU_TRANSMIT_CELLS_2_REG_ID,
    "cpu_transmit_cells_2_reg",
    (PARAM_VAL_RULES *)&Fap21v_fct_cpu_transmit_cells_2_reg[0],
    (sizeof(Fap21v_fct_cpu_transmit_cells_2_reg) / sizeof(Fap21v_fct_cpu_transmit_cells_2_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FCT_CPU_TRANSMIT_CELLS_TRIGGER_REG_ID,
    "cpu_transmit_cells_trigger_reg",
    (PARAM_VAL_RULES *)&Fap21v_fct_cpu_transmit_cells_trigger_reg[0],
    (sizeof(Fap21v_fct_cpu_transmit_cells_trigger_reg) / sizeof(Fap21v_fct_cpu_transmit_cells_trigger_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FCT_LOCAL_ROUTE_CELL_COUNTER_REG_ID,
    "local_route_cell_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_fct_local_route_cell_counter_reg[0],
    (sizeof(Fap21v_fct_local_route_cell_counter_reg) / sizeof(Fap21v_fct_local_route_cell_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FCT_ID,
    "fct",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(4)},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_DIP2_ALARM_THRESHOLD_REG_ID,
    "obfcb_dip2_alarm_threshold_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_obfcb_dip2_alarm_threshold_reg[0],
    (sizeof(Fap21v_sla_obfcb_dip2_alarm_threshold_reg) / sizeof(Fap21v_sla_obfcb_dip2_alarm_threshold_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_MAX_FRAMING_PATTERN_REG_ID,
    "obfcb_max_framing_pattern_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_obfcb_max_framing_pattern_reg[0],
    (sizeof(Fap21v_sla_obfcb_max_framing_pattern_reg) / sizeof(Fap21v_sla_obfcb_max_framing_pattern_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_FIFO_STATUS_0_FROM_PRIMARY_SPI4_FCS_REG_ID,
    "fifo_status_0_from_primary_spi4_fcs_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_fifo_status_0_from_primary_spi4_fcs_reg[0],
    (sizeof(Fap21v_sla_fifo_status_0_from_primary_spi4_fcs_reg) / sizeof(Fap21v_sla_fifo_status_0_from_primary_spi4_fcs_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_OBFC_CALENDAR_M_REG_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_sla_obfc_calendar_m_reg_offset[0],
    (sizeof(Fap21v_sla_obfc_calendar_m_reg_offset) / sizeof(Fap21v_sla_obfc_calendar_m_reg_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(6)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_OBFC_CALENDAR_M_REG_ID,
    "obfc_calendar_m_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_obfc_calendar_m_reg[0],
    (sizeof(Fap21v_sla_obfc_calendar_m_reg) / sizeof(Fap21v_sla_obfc_calendar_m_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_SPI4_TRANSFER_CONTROL_REG_ID,
    "spi4_transfer_control_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_spi4_transfer_control_reg[0],
    (sizeof(Fap21v_sla_spi4_transfer_control_reg) / sizeof(Fap21v_sla_spi4_transfer_control_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_DIP2_ERROR_CNT_OUT_OF_BAND_FLOW_CONTROL_B_REG_ID,
    "dip2_error_cnt_out_of_band_flow_control_b_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_dip2_error_cnt_out_of_band_flow_control_b_reg[0],
    (sizeof(Fap21v_sla_dip2_error_cnt_out_of_band_flow_control_b_reg) / sizeof(Fap21v_sla_dip2_error_cnt_out_of_band_flow_control_b_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_TSCLK_EDGE_SELECT_REG_ID,
    "obfca_tsclk_edge_select_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_obfca_tsclk_edge_select_reg[0],
    (sizeof(Fap21v_sla_obfca_tsclk_edge_select_reg) / sizeof(Fap21v_sla_obfca_tsclk_edge_select_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_OUT_OF_FRAME_THRESHOLD_REG_ID,
    "obfca_out_of_frame_threshold_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_obfca_out_of_frame_threshold_reg[0],
    (sizeof(Fap21v_sla_obfca_out_of_frame_threshold_reg) / sizeof(Fap21v_sla_obfca_out_of_frame_threshold_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_INDIRECT_COMMAND_WR_DATA_REG_0_ID,
    "indirect_command_wr_data_reg_0",
    (PARAM_VAL_RULES *)&Fap21v_sla_indirect_command_wr_data_reg_0[0],
    (sizeof(Fap21v_sla_indirect_command_wr_data_reg_0) / sizeof(Fap21v_sla_indirect_command_wr_data_reg_0[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_DIP2_ALARM_THRESHOLD_REG_ID,
    "obfca_dip2_alarm_threshold_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_obfca_dip2_alarm_threshold_reg[0],
    (sizeof(Fap21v_sla_obfca_dip2_alarm_threshold_reg) / sizeof(Fap21v_sla_obfca_dip2_alarm_threshold_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_MASK_REG_ID,
    "sla_interrupt_mask_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_sla_interrupt_mask_reg[0],
    (sizeof(Fap21v_sla_sla_interrupt_mask_reg) / sizeof(Fap21v_sla_sla_interrupt_mask_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_DIP2_ERROR_CNT_OUT_OF_BAND_FLOW_CONTROL_A_REG_ID,
    "dip2_error_cnt_out_of_band_flow_control_a_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_dip2_error_cnt_out_of_band_flow_control_a_reg[0],
    (sizeof(Fap21v_sla_dip2_error_cnt_out_of_band_flow_control_a_reg) / sizeof(Fap21v_sla_dip2_error_cnt_out_of_band_flow_control_a_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_INDIRECT_COMMAND_RD_DATA_REG_0_ID,
    "indirect_command_rd_data_reg_0",
    (PARAM_VAL_RULES *)&Fap21v_sla_indirect_command_rd_data_reg_0[0],
    (sizeof(Fap21v_sla_indirect_command_rd_data_reg_0) / sizeof(Fap21v_sla_indirect_command_rd_data_reg_0[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_MAX_CONSECUTIVE_FRAMING_PATTERN_REG_ID,
    "obfca_max_consecutive_framing_pattern_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_obfca_max_consecutive_framing_pattern_reg[0],
    (sizeof(Fap21v_sla_obfca_max_consecutive_framing_pattern_reg) / sizeof(Fap21v_sla_obfca_max_consecutive_framing_pattern_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_DIP2_GOOD_TO_BAD_RATIO_REG_ID,
    "obfcb_dip2_good_to_bad_ratio_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_obfcb_dip2_good_to_bad_ratio_reg[0],
    (sizeof(Fap21v_sla_obfcb_dip2_good_to_bad_ratio_reg) / sizeof(Fap21v_sla_obfcb_dip2_good_to_bad_ratio_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INITIALIZATION_REG_ID,
    "sla_initialization_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_sla_initialization_reg[0],
    (sizeof(Fap21v_sla_sla_initialization_reg) / sizeof(Fap21v_sla_sla_initialization_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_SPI4_SEL_REG_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_sla_spi4_sel_reg_offset[0],
    (sizeof(Fap21v_sla_spi4_sel_reg_offset) / sizeof(Fap21v_sla_spi4_sel_reg_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(7)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_SPI4_SEL_REG_ID,
    "spi4_sel_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_spi4_sel_reg[0],
    (sizeof(Fap21v_sla_spi4_sel_reg) / sizeof(Fap21v_sla_spi4_sel_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(7)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_FLOW_CONTROL_CONFIGURATIONS_REG_ID,
    "flow_control_configurations_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_flow_control_configurations_reg[0],
    (sizeof(Fap21v_sla_flow_control_configurations_reg) / sizeof(Fap21v_sla_flow_control_configurations_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_FIFO_STATUS_0_FROM_AUXILIARY_FLOW_CONTROL_CHANNEL_REG_ID,
    "fifo_status_0_from_auxiliary_flow_control_channel_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_fifo_status_0_from_auxiliary_flow_control_channel_reg[0],
    (sizeof(Fap21v_sla_fifo_status_0_from_auxiliary_flow_control_channel_reg) / sizeof(Fap21v_sla_fifo_status_0_from_auxiliary_flow_control_channel_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_FIFO_STATUS_1_FROM_AUXILIARY_FLOW_CONTROL_CHANNEL_REG_ID,
    "fifo_status_1_from_auxiliary_flow_control_channel_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_fifo_status_1_from_auxiliary_flow_control_channel_reg[0],
    (sizeof(Fap21v_sla_fifo_status_1_from_auxiliary_flow_control_channel_reg) / sizeof(Fap21v_sla_fifo_status_1_from_auxiliary_flow_control_channel_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_GENERAL_CONFIGURATION_REGISTER_OUT_OF_BAND_FLOW_CONTROL_FOR_SPI4_REG_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_sla_general_configuration_register_out_of_band_flow_control_for_spi4_reg_offset[0],
    (sizeof(Fap21v_sla_general_configuration_register_out_of_band_flow_control_for_spi4_reg_offset) / sizeof(Fap21v_sla_general_configuration_register_out_of_band_flow_control_for_spi4_reg_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(8)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_GENERAL_CONFIGURATION_REGISTER_OUT_OF_BAND_FLOW_CONTROL_FOR_SPI4_REG_ID,
    "general_configuration_register_out_of_band_flow_control_for_spi4_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_general_configuration_register_out_of_band_flow_control_for_spi4_reg[0],
    (sizeof(Fap21v_sla_general_configuration_register_out_of_band_flow_control_for_spi4_reg) / sizeof(Fap21v_sla_general_configuration_register_out_of_band_flow_control_for_spi4_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(8)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_OTM_HEADERS_IN_PETRA_MODE_REG_ID,
    "otm_headers_in_petra_mode_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_otm_headers_in_petra_mode_reg[0],
    (sizeof(Fap21v_sla_otm_headers_in_petra_mode_reg) / sizeof(Fap21v_sla_otm_headers_in_petra_mode_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_FABRIC_HEADER_IN_FAP20B_MODE_AND_OTM_HEADER_IN_PETRA_MODE_CONFIGURATION_REG_ID,
    "fabric_header_in_fap20b_mode_and_otm_header_in_petra_mode_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_fabric_header_in_fap20b_mode_and_otm_header_in_petra_mode_configuration_reg[0],
    (sizeof(Fap21v_sla_fabric_header_in_fap20b_mode_and_otm_header_in_petra_mode_configuration_reg) / sizeof(Fap21v_sla_fabric_header_in_fap20b_mode_and_otm_header_in_petra_mode_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_CPU_AND_LBP_VALID_FLAGS_REG_ID,
    "cpu_and_lbp_valid_flags_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_cpu_and_lbp_valid_flags_reg[0],
    (sizeof(Fap21v_sla_cpu_and_lbp_valid_flags_reg) / sizeof(Fap21v_sla_cpu_and_lbp_valid_flags_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_CPU_PACKET_CONTROL_REG_ID,
    "cpu_packet_control_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_cpu_packet_control_reg[0],
    (sizeof(Fap21v_sla_cpu_packet_control_reg) / sizeof(Fap21v_sla_cpu_packet_control_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_NUMBER_OF_LOST_TDM_CELLS_IN_INTERFACE_B_REG_ID,
    "number_of_lost_tdm_cells_in_interface_b_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_number_of_lost_tdm_cells_in_interface_b_reg[0],
    (sizeof(Fap21v_sla_number_of_lost_tdm_cells_in_interface_b_reg) / sizeof(Fap21v_sla_number_of_lost_tdm_cells_in_interface_b_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_OUT_OF_FRAME_THRESHOLD_REG_ID,
    "obfcb_out_of_frame_threshold_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_obfcb_out_of_frame_threshold_reg[0],
    (sizeof(Fap21v_sla_obfcb_out_of_frame_threshold_reg) / sizeof(Fap21v_sla_obfcb_out_of_frame_threshold_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_INDIRECT_COMMAND_ADDRESS_REG_ID,
    "indirect_command_address_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_indirect_command_address_reg[0],
    (sizeof(Fap21v_sla_indirect_command_address_reg) / sizeof(Fap21v_sla_indirect_command_address_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_FIFO_STATUS_1_FROM_PRIMARY_SPI4_FCS_REG_ID,
    "fifo_status_1_from_primary_spi4_fcs_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_fifo_status_1_from_primary_spi4_fcs_reg[0],
    (sizeof(Fap21v_sla_fifo_status_1_from_primary_spi4_fcs_reg) / sizeof(Fap21v_sla_fifo_status_1_from_primary_spi4_fcs_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_NUMBER_OF_LOST_TDM_CELLS_IN_INTERFACE_A_REG_ID,
    "number_of_lost_tdm_cells_in_interface_a_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_number_of_lost_tdm_cells_in_interface_a_reg[0],
    (sizeof(Fap21v_sla_number_of_lost_tdm_cells_in_interface_a_reg) / sizeof(Fap21v_sla_number_of_lost_tdm_cells_in_interface_a_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_FABRIC_HEADER_AND_OTM_HEADER_IN_FAP20B_MODE_CONFIGURATION_REG_ID,
    "fabric_header_and_otm_header_in_fap20b_mode_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_fabric_header_and_otm_header_in_fap20b_mode_configuration_reg[0],
    (sizeof(Fap21v_sla_fabric_header_and_otm_header_in_fap20b_mode_configuration_reg) / sizeof(Fap21v_sla_fabric_header_and_otm_header_in_fap20b_mode_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_FRAMING_ERROR_CNT_OUT_OF_FRAME_FLOW_CONTROL_A_REG_ID,
    "framing_error_cnt_out_of_frame_flow_control_a_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_framing_error_cnt_out_of_frame_flow_control_a_reg[0],
    (sizeof(Fap21v_sla_framing_error_cnt_out_of_frame_flow_control_a_reg) / sizeof(Fap21v_sla_framing_error_cnt_out_of_frame_flow_control_a_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_INDIRECT_COMMAND_REG_ID,
    "indirect_command_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_indirect_command_reg[0],
    (sizeof(Fap21v_sla_indirect_command_reg) / sizeof(Fap21v_sla_indirect_command_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_CONSECUTIVE_ERROR_FREE_FRAMES_THRESHOLD_REG_ID,
    "obfca_consecutive_error_free_frames_threshold_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_obfca_consecutive_error_free_frames_threshold_reg[0],
    (sizeof(Fap21v_sla_obfca_consecutive_error_free_frames_threshold_reg) / sizeof(Fap21v_sla_obfca_consecutive_error_free_frames_threshold_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_PACKET_FRAGMENT_WORD_REG_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_sla_packet_fragment_word_reg_offset[0],
    (sizeof(Fap21v_sla_packet_fragment_word_reg_offset) / sizeof(Fap21v_sla_packet_fragment_word_reg_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(9)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_PACKET_FRAGMENT_WORD_REG_ID,
    "packet_fragment_word_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_packet_fragment_word_reg[0],
    (sizeof(Fap21v_sla_packet_fragment_word_reg) / sizeof(Fap21v_sla_packet_fragment_word_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(9)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_OBFC_CALENDAR_LEN_REG_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_sla_obfc_calendar_len_reg_offset[0],
    (sizeof(Fap21v_sla_obfc_calendar_len_reg_offset) / sizeof(Fap21v_sla_obfc_calendar_len_reg_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(10)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_OBFC_CALENDAR_LEN_REG_ID,
    "obfc_calendar_len_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_obfc_calendar_len_reg[0],
    (sizeof(Fap21v_sla_obfc_calendar_len_reg) / sizeof(Fap21v_sla_obfc_calendar_len_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(10)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_FRAMING_ERROR_CNT_OUT_OF_FRAME_FLOW_CONTROL_B_REG_ID,
    "framing_error_cnt_out_of_frame_flow_control_b_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_framing_error_cnt_out_of_frame_flow_control_b_reg[0],
    (sizeof(Fap21v_sla_framing_error_cnt_out_of_frame_flow_control_b_reg) / sizeof(Fap21v_sla_framing_error_cnt_out_of_frame_flow_control_b_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_TSCLK_EDGE_SELECT_REG_ID,
    "obfcb_tsclk_edge_select_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_obfcb_tsclk_edge_select_reg[0],
    (sizeof(Fap21v_sla_obfcb_tsclk_edge_select_reg) / sizeof(Fap21v_sla_obfcb_tsclk_edge_select_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_IN_FRAME_THRESHOLD_REG_ID,
    "obfcb_in_frame_threshold_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_obfcb_in_frame_threshold_reg[0],
    (sizeof(Fap21v_sla_obfcb_in_frame_threshold_reg) / sizeof(Fap21v_sla_obfcb_in_frame_threshold_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_SOURCES_REG_ID,
    "sla_interrupt_sources_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_sla_interrupt_sources_reg[0],
    (sizeof(Fap21v_sla_sla_interrupt_sources_reg) / sizeof(Fap21v_sla_sla_interrupt_sources_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_DIP2_GOOD_TO_BAD_RATIO_REG_ID,
    "obfca_dip2_good_to_bad_ratio_reg",
    (PARAM_VAL_RULES *)&Fap21v_sla_obfca_dip2_good_to_bad_ratio_reg[0],
    (sizeof(Fap21v_sla_obfca_dip2_good_to_bad_ratio_reg) / sizeof(Fap21v_sla_obfca_dip2_good_to_bad_ratio_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SLA_ID,
    "sla",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDT_INTERRUPT_MASK_REG_ID,
    "interrupt_mask_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdt_interrupt_mask_reg[0],
    (sizeof(Fap21v_fdt_interrupt_mask_reg) / sizeof(Fap21v_fdt_interrupt_mask_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(11)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_2_REG_ID,
    "transmit_data_cells_registers_2_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdt_transmit_data_cells_registers_2_reg[0],
    (sizeof(Fap21v_fdt_transmit_data_cells_registers_2_reg) / sizeof(Fap21v_fdt_transmit_data_cells_registers_2_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(11)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDT_UNICAST_COEXIST_BITMAP_REG_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_fdt_unicast_coexist_bitmap_reg_offset[0],
    (sizeof(Fap21v_fdt_unicast_coexist_bitmap_reg_offset) / sizeof(Fap21v_fdt_unicast_coexist_bitmap_reg_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(12)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDT_UNICAST_COEXIST_BITMAP_REG_ID,
    "unicast_coexist_bitmap_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdt_unicast_coexist_bitmap_reg[0],
    (sizeof(Fap21v_fdt_unicast_coexist_bitmap_reg) / sizeof(Fap21v_fdt_unicast_coexist_bitmap_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(12)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELL_TRIGGER_REG_ID,
    "transmit_data_cell_trigger_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdt_transmit_data_cell_trigger_reg[0],
    (sizeof(Fap21v_fdt_transmit_data_cell_trigger_reg) / sizeof(Fap21v_fdt_transmit_data_cell_trigger_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(11)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDT_INDIRECT_COMMAND_REG_ID,
    "indirect_command_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdt_indirect_command_reg[0],
    (sizeof(Fap21v_fdt_indirect_command_reg) / sizeof(Fap21v_fdt_indirect_command_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(11)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDT_CONTEXT_DEFINES_REG_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_fdt_context_defines_reg_offset[0],
    (sizeof(Fap21v_fdt_context_defines_reg_offset) / sizeof(Fap21v_fdt_context_defines_reg_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(13)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDT_CONTEXT_DEFINES_REG_ID,
    "context_defines_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdt_context_defines_reg[0],
    (sizeof(Fap21v_fdt_context_defines_reg) / sizeof(Fap21v_fdt_context_defines_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(13)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_0_REG_ID,
    "transmit_data_cells_registers_0_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdt_transmit_data_cells_registers_0_reg[0],
    (sizeof(Fap21v_fdt_transmit_data_cells_registers_0_reg) / sizeof(Fap21v_fdt_transmit_data_cells_registers_0_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(11)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBER_REG_ID,
    "transmit_cell_output_link_number_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdt_transmit_cell_output_link_number_reg[0],
    (sizeof(Fap21v_fdt_transmit_cell_output_link_number_reg) / sizeof(Fap21v_fdt_transmit_cell_output_link_number_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(11)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_5_REG_ID,
    "transmit_data_cells_registers_5_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdt_transmit_data_cells_registers_5_reg[0],
    (sizeof(Fap21v_fdt_transmit_data_cells_registers_5_reg) / sizeof(Fap21v_fdt_transmit_data_cells_registers_5_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(11)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDT_FDT_ENABLERS_REG_ID,
    "fdt_enablers_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdt_fdt_enablers_reg[0],
    (sizeof(Fap21v_fdt_fdt_enablers_reg) / sizeof(Fap21v_fdt_fdt_enablers_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(11)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDT_INDIRECT_COMMAND_RD_DATA_REG_0_ID,
    "indirect_command_rd_data_reg_0",
    (PARAM_VAL_RULES *)&Fap21v_fdt_indirect_command_rd_data_reg_0[0],
    (sizeof(Fap21v_fdt_indirect_command_rd_data_reg_0) / sizeof(Fap21v_fdt_indirect_command_rd_data_reg_0[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(11)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_9_REG_ID,
    "transmit_data_cells_registers_9_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdt_transmit_data_cells_registers_9_reg[0],
    (sizeof(Fap21v_fdt_transmit_data_cells_registers_9_reg) / sizeof(Fap21v_fdt_transmit_data_cells_registers_9_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(11)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDT_INDIRECT_COMMAND_ADDRESS_REG_ID,
    "indirect_command_address_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdt_indirect_command_address_reg[0],
    (sizeof(Fap21v_fdt_indirect_command_address_reg) / sizeof(Fap21v_fdt_indirect_command_address_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(11)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDT_LOCAL_ROUTE_CELL_COUNTER_REG_ID,
    "local_route_cell_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdt_local_route_cell_counter_reg[0],
    (sizeof(Fap21v_fdt_local_route_cell_counter_reg) / sizeof(Fap21v_fdt_local_route_cell_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(11)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_4_REG_ID,
    "transmit_data_cells_registers_4_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdt_transmit_data_cells_registers_4_reg[0],
    (sizeof(Fap21v_fdt_transmit_data_cells_registers_4_reg) / sizeof(Fap21v_fdt_transmit_data_cells_registers_4_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(11)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_6_REG_ID,
    "transmit_data_cells_registers_6_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdt_transmit_data_cells_registers_6_reg[0],
    (sizeof(Fap21v_fdt_transmit_data_cells_registers_6_reg) / sizeof(Fap21v_fdt_transmit_data_cells_registers_6_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(11)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_8_REG_ID,
    "transmit_data_cells_registers_8_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdt_transmit_data_cells_registers_8_reg[0],
    (sizeof(Fap21v_fdt_transmit_data_cells_registers_8_reg) / sizeof(Fap21v_fdt_transmit_data_cells_registers_8_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(11)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMITTED_DATA_CELLS_COUNTER_REG_ID,
    "transmitted_data_cells_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdt_transmitted_data_cells_counter_reg[0],
    (sizeof(Fap21v_fdt_transmitted_data_cells_counter_reg) / sizeof(Fap21v_fdt_transmitted_data_cells_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(11)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_3_REG_ID,
    "transmit_data_cells_registers_3_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdt_transmit_data_cells_registers_3_reg[0],
    (sizeof(Fap21v_fdt_transmit_data_cells_registers_3_reg) / sizeof(Fap21v_fdt_transmit_data_cells_registers_3_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(11)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDT_INTERRUPT_SOURCE_REG_ID,
    "interrupt_source_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdt_interrupt_source_reg[0],
    (sizeof(Fap21v_fdt_interrupt_source_reg) / sizeof(Fap21v_fdt_interrupt_source_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(11)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDT_INDIRECT_COMMAND_WR_DATA_REG_0_ID,
    "indirect_command_wr_data_reg_0",
    (PARAM_VAL_RULES *)&Fap21v_fdt_indirect_command_wr_data_reg_0[0],
    (sizeof(Fap21v_fdt_indirect_command_wr_data_reg_0) / sizeof(Fap21v_fdt_indirect_command_wr_data_reg_0[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(11)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_1_REG_ID,
    "transmit_data_cells_registers_1_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdt_transmit_data_cells_registers_1_reg[0],
    (sizeof(Fap21v_fdt_transmit_data_cells_registers_1_reg) / sizeof(Fap21v_fdt_transmit_data_cells_registers_1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(11)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_7_REG_ID,
    "transmit_data_cells_registers_7_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdt_transmit_data_cells_registers_7_reg[0],
    (sizeof(Fap21v_fdt_transmit_data_cells_registers_7_reg) / sizeof(Fap21v_fdt_transmit_data_cells_registers_7_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(11)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER_REG_ID,
    "unreachable_destination_discarded_cells_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdt_unreachable_destination_discarded_cells_counter_reg[0],
    (sizeof(Fap21v_fdt_unreachable_destination_discarded_cells_counter_reg) / sizeof(Fap21v_fdt_unreachable_destination_discarded_cells_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(11)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDT_ID,
    "fdt",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(11)|BIT(12)|BIT(13)},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DPI_DQ_DLY_ACT_REG_ID,
    "dq_dly_act_reg",
    (PARAM_VAL_RULES *)&Fap21v_dpi_dq_dly_act_reg[0],
    (sizeof(Fap21v_dpi_dq_dly_act_reg) / sizeof(Fap21v_dpi_dq_dly_act_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(14)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DPI_SET_SAMPLE_REG_X_REG_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_dpi_set_sample_reg_x_reg_offset[0],
    (sizeof(Fap21v_dpi_set_sample_reg_x_reg_offset) / sizeof(Fap21v_dpi_set_sample_reg_x_reg_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(15)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DPI_SET_SAMPLE_REG_X_REG_ID,
    "set_sample_reg_x_reg",
    (PARAM_VAL_RULES *)&Fap21v_dpi_set_sample_reg_x_reg[0],
    (sizeof(Fap21v_dpi_set_sample_reg_x_reg) / sizeof(Fap21v_dpi_set_sample_reg_x_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(15)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DPI_SYNC_LOCK_REG_ID,
    "sync_lock_reg",
    (PARAM_VAL_RULES *)&Fap21v_dpi_sync_lock_reg[0],
    (sizeof(Fap21v_dpi_sync_lock_reg) / sizeof(Fap21v_dpi_sync_lock_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(14)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DPI_MANUAL_CALIBRATION_VALUE_REG_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_dpi_manual_calibration_value_reg_offset[0],
    (sizeof(Fap21v_dpi_manual_calibration_value_reg_offset) / sizeof(Fap21v_dpi_manual_calibration_value_reg_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(16)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DPI_MANUAL_CALIBRATION_VALUE_REG_ID,
    "manual_calibration_value_reg",
    (PARAM_VAL_RULES *)&Fap21v_dpi_manual_calibration_value_reg[0],
    (sizeof(Fap21v_dpi_manual_calibration_value_reg) / sizeof(Fap21v_dpi_manual_calibration_value_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(16)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DPI_PER_BIT_MANUAL_CALIBRATION_ENABLE_REG_ID,
    "per_bit_manual_calibration_enable_reg",
    (PARAM_VAL_RULES *)&Fap21v_dpi_per_bit_manual_calibration_enable_reg[0],
    (sizeof(Fap21v_dpi_per_bit_manual_calibration_enable_reg) / sizeof(Fap21v_dpi_per_bit_manual_calibration_enable_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(14)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DPI_DDR_PHYSICAL_LAYER_REG_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_dpi_ddr_physical_layer_reg_offset[0],
    (sizeof(Fap21v_dpi_ddr_physical_layer_reg_offset) / sizeof(Fap21v_dpi_ddr_physical_layer_reg_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(17)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DPI_DDR_PHYSICAL_LAYER_REG_ID,
    "ddr_physical_layer_reg",
    (PARAM_VAL_RULES *)&Fap21v_dpi_ddr_physical_layer_reg[0],
    (sizeof(Fap21v_dpi_ddr_physical_layer_reg) / sizeof(Fap21v_dpi_ddr_physical_layer_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(17)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DPI_DQ_DLY_REG1_5_REG_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_dpi_dq_dly_reg1_5_reg_offset[0],
    (sizeof(Fap21v_dpi_dq_dly_reg1_5_reg_offset) / sizeof(Fap21v_dpi_dq_dly_reg1_5_reg_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(18)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DPI_DQ_DLY_REG1_5_REG_ID,
    "dq_dly_reg1_5_reg",
    (PARAM_VAL_RULES *)&Fap21v_dpi_dq_dly_reg1_5_reg[0],
    (sizeof(Fap21v_dpi_dq_dly_reg1_5_reg) / sizeof(Fap21v_dpi_dq_dly_reg1_5_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(18)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_DPI_ID,
    "dpi",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_RTP_MULTICAST_LINK_UP_REG_ID,
    "multicast_link_up_reg",
    (PARAM_VAL_RULES *)&Fap21v_rtp_multicast_link_up_reg[0],
    (sizeof(Fap21v_rtp_multicast_link_up_reg) / sizeof(Fap21v_rtp_multicast_link_up_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(19)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_RTP_ACL_RECEIVED_REG_ID,
    "acl_received_reg",
    (PARAM_VAL_RULES *)&Fap21v_rtp_acl_received_reg[0],
    (sizeof(Fap21v_rtp_acl_received_reg) / sizeof(Fap21v_rtp_acl_received_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(19)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_RTP_ACL_GENERATED_REG_ID,
    "acl_generated_reg",
    (PARAM_VAL_RULES *)&Fap21v_rtp_acl_generated_reg[0],
    (sizeof(Fap21v_rtp_acl_generated_reg) / sizeof(Fap21v_rtp_acl_generated_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(19)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_WR_DATA_REG_1_ID,
    "indirect_command_wr_data_reg_1",
    (PARAM_VAL_RULES *)&Fap21v_rtp_indirect_command_wr_data_reg_1[0],
    (sizeof(Fap21v_rtp_indirect_command_wr_data_reg_1) / sizeof(Fap21v_rtp_indirect_command_wr_data_reg_1[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(19)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_REG_ID,
    "indirect_command_reg",
    (PARAM_VAL_RULES *)&Fap21v_rtp_indirect_command_reg[0],
    (sizeof(Fap21v_rtp_indirect_command_reg) / sizeof(Fap21v_rtp_indirect_command_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(19)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_RTP_MULTICAST_DISTRIBUTION_MAP_REG_ID,
    "multicast_distribution_map_reg",
    (PARAM_VAL_RULES *)&Fap21v_rtp_multicast_distribution_map_reg[0],
    (sizeof(Fap21v_rtp_multicast_distribution_map_reg) / sizeof(Fap21v_rtp_multicast_distribution_map_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(19)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_RTP_MULTICAST_DISTRIBUTION_CONFIG_REG_ID,
    "multicast_distribution_config_reg",
    (PARAM_VAL_RULES *)&Fap21v_rtp_multicast_distribution_config_reg[0],
    (sizeof(Fap21v_rtp_multicast_distribution_config_reg) / sizeof(Fap21v_rtp_multicast_distribution_config_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(19)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_ADDRESS_REG_ID,
    "indirect_command_address_reg",
    (PARAM_VAL_RULES *)&Fap21v_rtp_indirect_command_address_reg[0],
    (sizeof(Fap21v_rtp_indirect_command_address_reg) / sizeof(Fap21v_rtp_indirect_command_address_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(19)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_RTP_ACTIVE_LINK_MAP_REGISTER_LOW_REG_ID,
    "active_link_map_register_low_reg",
    (PARAM_VAL_RULES *)&Fap21v_rtp_active_link_map_register_low_reg[0],
    (sizeof(Fap21v_rtp_active_link_map_register_low_reg) / sizeof(Fap21v_rtp_active_link_map_register_low_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(19)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_RD_DATA_REG_0_ID,
    "indirect_command_rd_data_reg_0",
    (PARAM_VAL_RULES *)&Fap21v_rtp_indirect_command_rd_data_reg_0[0],
    (sizeof(Fap21v_rtp_indirect_command_rd_data_reg_0) / sizeof(Fap21v_rtp_indirect_command_rd_data_reg_0[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(19)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_RD_DATA_REG_1_ID,
    "indirect_command_rd_data_reg_1",
    (PARAM_VAL_RULES *)&Fap21v_rtp_indirect_command_rd_data_reg_1[0],
    (sizeof(Fap21v_rtp_indirect_command_rd_data_reg_1) / sizeof(Fap21v_rtp_indirect_command_rd_data_reg_1[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(19)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_RTP_FAP21_COEXIST_CONNECTED_TO_FDT_AND_FCT_REG_ID,
    "fap21_coexist_connected_to_fdt_and_fct_reg",
    (PARAM_VAL_RULES *)&Fap21v_rtp_fap21_coexist_connected_to_fdt_and_fct_reg[0],
    (sizeof(Fap21v_rtp_fap21_coexist_connected_to_fdt_and_fct_reg) / sizeof(Fap21v_rtp_fap21_coexist_connected_to_fdt_and_fct_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(19)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_RTP_ROUTING_PROCESSOR_ENABLES_REG_ID,
    "routing_processor_enables_reg",
    (PARAM_VAL_RULES *)&Fap21v_rtp_routing_processor_enables_reg[0],
    (sizeof(Fap21v_rtp_routing_processor_enables_reg) / sizeof(Fap21v_rtp_routing_processor_enables_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(19)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_RTP_INTERRUPTS_MASK_REG_ID,
    "interrupts_mask_reg",
    (PARAM_VAL_RULES *)&Fap21v_rtp_interrupts_mask_reg[0],
    (sizeof(Fap21v_rtp_interrupts_mask_reg) / sizeof(Fap21v_rtp_interrupts_mask_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(19)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_WR_DATA_REG_0_ID,
    "indirect_command_wr_data_reg_0",
    (PARAM_VAL_RULES *)&Fap21v_rtp_indirect_command_wr_data_reg_0[0],
    (sizeof(Fap21v_rtp_indirect_command_wr_data_reg_0) / sizeof(Fap21v_rtp_indirect_command_wr_data_reg_0[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(19)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_RTP_BYPASSING_THE_TABLES_REG_ID,
    "bypassing_the_tables_reg",
    (PARAM_VAL_RULES *)&Fap21v_rtp_bypassing_the_tables_reg[0],
    (sizeof(Fap21v_rtp_bypassing_the_tables_reg) / sizeof(Fap21v_rtp_bypassing_the_tables_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(19)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_RTP_INTERRUPTS_REG_ID,
    "interrupts_reg",
    (PARAM_VAL_RULES *)&Fap21v_rtp_interrupts_reg[0],
    (sizeof(Fap21v_rtp_interrupts_reg) / sizeof(Fap21v_rtp_interrupts_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(19)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_RTP_MAX_BASE_INDEX_FOR_REACHABILTY_MESSAGE_REG_ID,
    "max_base_index_for_reachabilty_message_reg",
    (PARAM_VAL_RULES *)&Fap21v_rtp_max_base_index_for_reachabilty_message_reg[0],
    (sizeof(Fap21v_rtp_max_base_index_for_reachabilty_message_reg) / sizeof(Fap21v_rtp_max_base_index_for_reachabilty_message_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(19)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_RTP_ID,
    "rtp",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(19)},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_INTERNAL_LOW_PRIORITY_DQCQ_FC_STATUS_REG_ID,
    "internal_low_priority_dqcq_fc_status_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_internal_low_priority_dqcq_fc_status_reg[0],
    (sizeof(Fap21v_ips_internal_low_priority_dqcq_fc_status_reg) / sizeof(Fap21v_ips_internal_low_priority_dqcq_fc_status_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG3_REG_ID,
    "low_priority_dqcq_depth_config3_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_low_priority_dqcq_depth_config3_reg[0],
    (sizeof(Fap21v_ips_low_priority_dqcq_depth_config3_reg) / sizeof(Fap21v_ips_low_priority_dqcq_depth_config3_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_SYSTEM_RED_AGING_CONFIGURATION_REG_ID,
    "system_red_aging_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_system_red_aging_configuration_reg[0],
    (sizeof(Fap21v_ips_system_red_aging_configuration_reg) / sizeof(Fap21v_ips_system_red_aging_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_IPS_CREDIT_CONFIG_REG_ID,
    "ips_credit_config_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_ips_credit_config_reg[0],
    (sizeof(Fap21v_ips_ips_credit_config_reg) / sizeof(Fap21v_ips_ips_credit_config_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG2_REG_ID,
    "low_priority_dqcq_depth_config2_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_low_priority_dqcq_depth_config2_reg[0],
    (sizeof(Fap21v_ips_low_priority_dqcq_depth_config2_reg) / sizeof(Fap21v_ips_low_priority_dqcq_depth_config2_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG1_REG_ID,
    "low_priority_dqcq_depth_config1_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_low_priority_dqcq_depth_config1_reg[0],
    (sizeof(Fap21v_ips_low_priority_dqcq_depth_config1_reg) / sizeof(Fap21v_ips_low_priority_dqcq_depth_config1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_MAX_PORT_QUEUE_SIZE_REG_ID,
    "max_port_queue_size_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_max_port_queue_size_reg[0],
    (sizeof(Fap21v_ips_max_port_queue_size_reg) / sizeof(Fap21v_ips_max_port_queue_size_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_GLOBAL_CREDIT_COUNTER_REG_ID,
    "global_credit_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_global_credit_counter_reg[0],
    (sizeof(Fap21v_ips_global_credit_counter_reg) / sizeof(Fap21v_ips_global_credit_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_MASKED_QDP_EVENT_COUNTER_REG_ID,
    "masked_qdp_event_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_masked_qdp_event_counter_reg[0],
    (sizeof(Fap21v_ips_masked_qdp_event_counter_reg) / sizeof(Fap21v_ips_masked_qdp_event_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_ILLEGAL_MESH_DESTINATION_QUEUE_NUMBER_ERROR_REG_ID,
    "illegal_mesh_destination_queue_number_error_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_illegal_mesh_destination_queue_number_error_reg[0],
    (sizeof(Fap21v_ips_illegal_mesh_destination_queue_number_error_reg) / sizeof(Fap21v_ips_illegal_mesh_destination_queue_number_error_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_DQCQ_ID_FILTER_REG_ID,
    "dqcq_id_filter_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_dqcq_id_filter_reg[0],
    (sizeof(Fap21v_ips_dqcq_id_filter_reg) / sizeof(Fap21v_ips_dqcq_id_filter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_TIME_IN_SLOW_REG_ID,
    "time_in_slow_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_time_in_slow_reg[0],
    (sizeof(Fap21v_ips_time_in_slow_reg) / sizeof(Fap21v_ips_time_in_slow_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_FSM_ON_MESSAGE_SHAPER_REG_ID,
    "fsm_on_message_shaper_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_fsm_on_message_shaper_reg[0],
    (sizeof(Fap21v_ips_fsm_on_message_shaper_reg) / sizeof(Fap21v_ips_fsm_on_message_shaper_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_ACTIVATE_TIMER_REG_ID,
    "activate_timer_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_activate_timer_reg[0],
    (sizeof(Fap21v_ips_activate_timer_reg) / sizeof(Fap21v_ips_activate_timer_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_FLOW_STATUS_FILTER_REG_ID,
    "flow_status_filter_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_flow_status_filter_reg[0],
    (sizeof(Fap21v_ips_flow_status_filter_reg) / sizeof(Fap21v_ips_flow_status_filter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_GLOBAL_FLOW_STATUS_COUNTER_REG_ID,
    "global_flow_status_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_global_flow_status_counter_reg[0],
    (sizeof(Fap21v_ips_global_flow_status_counter_reg) / sizeof(Fap21v_ips_global_flow_status_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG4_REG_ID,
    "low_priority_dqcq_depth_config4_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_low_priority_dqcq_depth_config4_reg[0],
    (sizeof(Fap21v_ips_low_priority_dqcq_depth_config4_reg) / sizeof(Fap21v_ips_low_priority_dqcq_depth_config4_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_FLOW_CONTROL_COUNT_SELECT_REG_ID,
    "flow_control_count_select_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_flow_control_count_select_reg[0],
    (sizeof(Fap21v_ips_flow_control_count_select_reg) / sizeof(Fap21v_ips_flow_control_count_select_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_WR_DATA_REG_0_ID,
    "indirect_command_wr_data_reg_0",
    (PARAM_VAL_RULES *)&Fap21v_ips_indirect_command_wr_data_reg_0[0],
    (sizeof(Fap21v_ips_indirect_command_wr_data_reg_0) / sizeof(Fap21v_ips_indirect_command_wr_data_reg_0[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_HIGH_PRIORITY_DQCQ_DEPTH_CONFIG1_REG_ID,
    "high_priority_dqcq_depth_config1_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_high_priority_dqcq_depth_config1_reg[0],
    (sizeof(Fap21v_ips_high_priority_dqcq_depth_config1_reg) / sizeof(Fap21v_ips_high_priority_dqcq_depth_config1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_QDP_REPORT_FILTER_REG_ID,
    "qdp_report_filter_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_qdp_report_filter_reg[0],
    (sizeof(Fap21v_ips_qdp_report_filter_reg) / sizeof(Fap21v_ips_qdp_report_filter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_CREDIT_FABRIC_LATENCY_COUNTER_REG_ID,
    "credit_fabric_latency_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_credit_fabric_latency_counter_reg[0],
    (sizeof(Fap21v_ips_credit_fabric_latency_counter_reg) / sizeof(Fap21v_ips_credit_fabric_latency_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_TIME_IN_NORM_REG_ID,
    "time_in_norm_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_time_in_norm_reg[0],
    (sizeof(Fap21v_ips_time_in_norm_reg) / sizeof(Fap21v_ips_time_in_norm_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_TIMER_CONFIGURATION_REG_ID,
    "timer_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_timer_configuration_reg[0],
    (sizeof(Fap21v_ips_timer_configuration_reg) / sizeof(Fap21v_ips_timer_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_FSMRQ_MAX_OCCUPANCY_REG_ID,
    "fsmrq_max_occupancy_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_fsmrq_max_occupancy_reg[0],
    (sizeof(Fap21v_ips_fsmrq_max_occupancy_reg) / sizeof(Fap21v_ips_fsmrq_max_occupancy_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_GLOBAL_QDP_REPORT_COUNTER_REG_ID,
    "global_qdp_report_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_global_qdp_report_counter_reg[0],
    (sizeof(Fap21v_ips_global_qdp_report_counter_reg) / sizeof(Fap21v_ips_global_qdp_report_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_RD_DATA_REG_0_ID,
    "indirect_command_rd_data_reg_0",
    (PARAM_VAL_RULES *)&Fap21v_ips_indirect_command_rd_data_reg_0[0],
    (sizeof(Fap21v_ips_indirect_command_rd_data_reg_0) / sizeof(Fap21v_ips_indirect_command_rd_data_reg_0[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_FMS_MAX_OCCUPANCY_REG_ID,
    "fms_max_occupancy_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_fms_max_occupancy_reg[0],
    (sizeof(Fap21v_ips_fms_max_occupancy_reg) / sizeof(Fap21v_ips_fms_max_occupancy_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_CONFIG_REG_ID,
    "capture_queue_descriptor_config_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_capture_queue_descriptor_config_reg[0],
    (sizeof(Fap21v_ips_capture_queue_descriptor_config_reg) / sizeof(Fap21v_ips_capture_queue_descriptor_config_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_REG_ID,
    "interrupt_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_interrupt_reg[0],
    (sizeof(Fap21v_ips_interrupt_reg) / sizeof(Fap21v_ips_interrupt_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_BFMC_CLASS_CONFIGS_REG_ID,
    "bfmc_class_configs_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_bfmc_class_configs_reg[0],
    (sizeof(Fap21v_ips_bfmc_class_configs_reg) / sizeof(Fap21v_ips_bfmc_class_configs_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_ID,
    "ips_general_configurations_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_ips_general_configurations_reg[0],
    (sizeof(Fap21v_ips_ips_general_configurations_reg) / sizeof(Fap21v_ips_ips_general_configurations_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_INTERDIGITATED_MODE_REG_ID,
    "interdigitated_mode_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_interdigitated_mode_reg[0],
    (sizeof(Fap21v_ips_interdigitated_mode_reg) / sizeof(Fap21v_ips_interdigitated_mode_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_FMC_SCHEDULER_CONFIGS_REG_ID,
    "fmc_scheduler_configs_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_fmc_scheduler_configs_reg[0],
    (sizeof(Fap21v_ips_fmc_scheduler_configs_reg) / sizeof(Fap21v_ips_fmc_scheduler_configs_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_MAX_CR_BAL_REG_ID,
    "max_cr_bal_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_max_cr_bal_reg[0],
    (sizeof(Fap21v_ips_max_cr_bal_reg) / sizeof(Fap21v_ips_max_cr_bal_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_CREDIT_FLOW_CONTROL_THRESHOLD_REG_ID,
    "credit_flow_control_threshold_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_credit_flow_control_threshold_reg[0],
    (sizeof(Fap21v_ips_credit_flow_control_threshold_reg) / sizeof(Fap21v_ips_credit_flow_control_threshold_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_MASK_REG_ID,
    "interrupt_mask_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_interrupt_mask_reg[0],
    (sizeof(Fap21v_ips_interrupt_mask_reg) / sizeof(Fap21v_ips_interrupt_mask_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_FMC3_CREDIT_COUNTER_REG_ID,
    "fmc3_credit_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_fmc3_credit_counter_reg[0],
    (sizeof(Fap21v_ips_fmc3_credit_counter_reg) / sizeof(Fap21v_ips_fmc3_credit_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_FLOW_STATUS_FILTER_MASK_REG_ID,
    "flow_status_filter_mask_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_flow_status_filter_mask_reg[0],
    (sizeof(Fap21v_ips_flow_status_filter_mask_reg) / sizeof(Fap21v_ips_flow_status_filter_mask_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_INGRESS_SHAPE_SCHEDULER_CONFIG_REG_ID,
    "ingress_shape_scheduler_config_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_ingress_shape_scheduler_config_reg[0],
    (sizeof(Fap21v_ips_ingress_shape_scheduler_config_reg) / sizeof(Fap21v_ips_ingress_shape_scheduler_config_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_RD_DATA_REG_1_ID,
    "indirect_command_rd_data_reg_1",
    (PARAM_VAL_RULES *)&Fap21v_ips_indirect_command_rd_data_reg_1[0],
    (sizeof(Fap21v_ips_indirect_command_rd_data_reg_1) / sizeof(Fap21v_ips_indirect_command_rd_data_reg_1[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_DEQ_CMD_BYTE_COUNTER_REG_ID,
    "deq_cmd_byte_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_deq_cmd_byte_counter_reg[0],
    (sizeof(Fap21v_ips_deq_cmd_byte_counter_reg) / sizeof(Fap21v_ips_deq_cmd_byte_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_MANUAL_QUEUE_OPERATION_REG_ID,
    "manual_queue_operation_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_manual_queue_operation_reg[0],
    (sizeof(Fap21v_ips_manual_queue_operation_reg) / sizeof(Fap21v_ips_manual_queue_operation_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_AUTO_CREDIT_MECHANISM_QUEUE_BOUNDARIES_REG_ID,
    "auto_credit_mechanism_queue_boundaries_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_auto_credit_mechanism_queue_boundaries_reg[0],
    (sizeof(Fap21v_ips_auto_credit_mechanism_queue_boundaries_reg) / sizeof(Fap21v_ips_auto_credit_mechanism_queue_boundaries_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_FMC1_CREDIT_COUNTER_REG_ID,
    "fmc1_credit_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_fmc1_credit_counter_reg[0],
    (sizeof(Fap21v_ips_fmc1_credit_counter_reg) / sizeof(Fap21v_ips_fmc1_credit_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_FSM_SCRUBBER_EVENT_COUNTER_REG_ID,
    "fsm_scrubber_event_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_fsm_scrubber_event_counter_reg[0],
    (sizeof(Fap21v_ips_fsm_scrubber_event_counter_reg) / sizeof(Fap21v_ips_fsm_scrubber_event_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_FMC2_CREDIT_COUNTER_REG_ID,
    "fmc2_credit_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_fmc2_credit_counter_reg[0],
    (sizeof(Fap21v_ips_fmc2_credit_counter_reg) / sizeof(Fap21v_ips_fmc2_credit_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_FMS_FLOW_STATUS_COUNTER_REG_ID,
    "fms_flow_status_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_fms_flow_status_counter_reg[0],
    (sizeof(Fap21v_ips_fms_flow_status_counter_reg) / sizeof(Fap21v_ips_fms_flow_status_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_FSM_SCRUBBER_CONFIGURATION_REG_ID,
    "fsm_scrubber_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_fsm_scrubber_configuration_reg[0],
    (sizeof(Fap21v_ips_fsm_scrubber_configuration_reg) / sizeof(Fap21v_ips_fsm_scrubber_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_REG_ID,
    "capture_queue_descriptor_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_capture_queue_descriptor_reg[0],
    (sizeof(Fap21v_ips_capture_queue_descriptor_reg) / sizeof(Fap21v_ips_capture_queue_descriptor_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_FLOW_CONTROL_COUNTER_REG_ID,
    "flow_control_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_flow_control_counter_reg[0],
    (sizeof(Fap21v_ips_flow_control_counter_reg) / sizeof(Fap21v_ips_flow_control_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_ADDRESS_REG_ID,
    "indirect_command_address_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_indirect_command_address_reg[0],
    (sizeof(Fap21v_ips_indirect_command_address_reg) / sizeof(Fap21v_ips_indirect_command_address_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_ACTIVE_QUEUE_COUNT_REG_ID,
    "active_queue_count_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_active_queue_count_reg[0],
    (sizeof(Fap21v_ips_active_queue_count_reg) / sizeof(Fap21v_ips_active_queue_count_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_INTERNAL_LOW_PRIORITY_DQCQ_FLOW_CONTROL_CONFIGURATION_REG_ID,
    "internal_low_priority_dqcq_flow_control_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_internal_low_priority_dqcq_flow_control_configuration_reg[0],
    (sizeof(Fap21v_ips_internal_low_priority_dqcq_flow_control_configuration_reg) / sizeof(Fap21v_ips_internal_low_priority_dqcq_flow_control_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_WR_DATA_REG_1_ID,
    "indirect_command_wr_data_reg_1",
    (PARAM_VAL_RULES *)&Fap21v_ips_indirect_command_wr_data_reg_1[0],
    (sizeof(Fap21v_ips_indirect_command_wr_data_reg_1) / sizeof(Fap21v_ips_indirect_command_wr_data_reg_1[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_FMS_DELAY_COUNTER_REG_ID,
    "fms_delay_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_fms_delay_counter_reg[0],
    (sizeof(Fap21v_ips_fms_delay_counter_reg) / sizeof(Fap21v_ips_fms_delay_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_FSM_SCRUBBER_QUEUE_BOUNDARIES_REG_ID,
    "fsm_scrubber_queue_boundaries_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_fsm_scrubber_queue_boundaries_reg[0],
    (sizeof(Fap21v_ips_fsm_scrubber_queue_boundaries_reg) / sizeof(Fap21v_ips_fsm_scrubber_queue_boundaries_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_PROGRAMMABLE_QDP_REPORT_COUNTER_REG_ID,
    "programmable_qdp_report_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_programmable_qdp_report_counter_reg[0],
    (sizeof(Fap21v_ips_programmable_qdp_report_counter_reg) / sizeof(Fap21v_ips_programmable_qdp_report_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_REG_ID,
    "indirect_command_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_indirect_command_reg[0],
    (sizeof(Fap21v_ips_indirect_command_reg) / sizeof(Fap21v_ips_indirect_command_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_DQCQ_MAX_OCCUPANCY_HP_REG_ID,
    "dqcq_max_occupancy_hp_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_dqcq_max_occupancy_hp_reg[0],
    (sizeof(Fap21v_ips_dqcq_max_occupancy_hp_reg) / sizeof(Fap21v_ips_dqcq_max_occupancy_hp_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_FCR_CREDIT_COUNTER_REG_ID,
    "fcr_credit_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_fcr_credit_counter_reg[0],
    (sizeof(Fap21v_ips_fcr_credit_counter_reg) / sizeof(Fap21v_ips_fcr_credit_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_LOST_CREDIT_QUEUE_NUMBER_ERROR_REG_ID,
    "lost_credit_queue_number_error_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_lost_credit_queue_number_error_reg[0],
    (sizeof(Fap21v_ips_lost_credit_queue_number_error_reg) / sizeof(Fap21v_ips_lost_credit_queue_number_error_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_FMC0_CREDIT_COUNTER_REG_ID,
    "fmc0_credit_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_fmc0_credit_counter_reg[0],
    (sizeof(Fap21v_ips_fmc0_credit_counter_reg) / sizeof(Fap21v_ips_fmc0_credit_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_EXPIRED_SYSTEM_PORT_ID_REG_ID,
    "expired_system_port_id_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_expired_system_port_id_reg[0],
    (sizeof(Fap21v_ips_expired_system_port_id_reg) / sizeof(Fap21v_ips_expired_system_port_id_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_QUEUE_NUM_FILTER_REG_ID,
    "queue_num_filter_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_queue_num_filter_reg[0],
    (sizeof(Fap21v_ips_queue_num_filter_reg) / sizeof(Fap21v_ips_queue_num_filter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_AUTO_CREDIT_MECHANISM_RATE_CONFIGURATION_REG_ID,
    "auto_credit_mechanism_rate_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_auto_credit_mechanism_rate_configuration_reg[0],
    (sizeof(Fap21v_ips_auto_credit_mechanism_rate_configuration_reg) / sizeof(Fap21v_ips_auto_credit_mechanism_rate_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_GFMC_SHAPER_CONFIGS_REG_ID,
    "gfmc_shaper_configs_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_gfmc_shaper_configs_reg[0],
    (sizeof(Fap21v_ips_gfmc_shaper_configs_reg) / sizeof(Fap21v_ips_gfmc_shaper_configs_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_BFMC_SHAPER_CONFIGS_REG_ID,
    "bfmc_shaper_configs_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_bfmc_shaper_configs_reg[0],
    (sizeof(Fap21v_ips_bfmc_shaper_configs_reg) / sizeof(Fap21v_ips_bfmc_shaper_configs_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_FSMRQ_FLOW_STATUS_COUNTER_REG_ID,
    "fsmrq_flow_status_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_fsmrq_flow_status_counter_reg[0],
    (sizeof(Fap21v_ips_fsmrq_flow_status_counter_reg) / sizeof(Fap21v_ips_fsmrq_flow_status_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_FSMRQ_DELAY_COUNTER_REG_ID,
    "fsmrq_delay_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_fsmrq_delay_counter_reg[0],
    (sizeof(Fap21v_ips_fsmrq_delay_counter_reg) / sizeof(Fap21v_ips_fsmrq_delay_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_HIGH_PRIORITY_DQCQ_DEPTH_CONFIG2_REG_ID,
    "high_priority_dqcq_depth_config2_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_high_priority_dqcq_depth_config2_reg[0],
    (sizeof(Fap21v_ips_high_priority_dqcq_depth_config2_reg) / sizeof(Fap21v_ips_high_priority_dqcq_depth_config2_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_DQCQ_MAX_OCCUPANCY_LP_REG_ID,
    "dqcq_max_occupancy_lp_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_dqcq_max_occupancy_lp_reg[0],
    (sizeof(Fap21v_ips_dqcq_max_occupancy_lp_reg) / sizeof(Fap21v_ips_dqcq_max_occupancy_lp_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_FMS_PARAMETERS_REG_ID,
    "fms_parameters_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_fms_parameters_reg[0],
    (sizeof(Fap21v_ips_fms_parameters_reg) / sizeof(Fap21v_ips_fms_parameters_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_EMPTY_DQCQ_ID_ERROR_REG_ID,
    "empty_dqcq_id_error_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_empty_dqcq_id_error_reg[0],
    (sizeof(Fap21v_ips_empty_dqcq_id_error_reg) / sizeof(Fap21v_ips_empty_dqcq_id_error_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_CREDIT_OVERFLOW_QUEUE_NUM_ERROR_REG_ID,
    "credit_overflow_queue_num_error_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_credit_overflow_queue_num_error_reg[0],
    (sizeof(Fap21v_ips_credit_overflow_queue_num_error_reg) / sizeof(Fap21v_ips_credit_overflow_queue_num_error_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_MAX_FSMRQ_REQ_QUEUES_REG_ID,
    "max_fsmrq_req_queues_reg",
    (PARAM_VAL_RULES *)&Fap21v_ips_max_fsmrq_req_queues_reg[0],
    (sizeof(Fap21v_ips_max_fsmrq_req_queues_reg) / sizeof(Fap21v_ips_max_fsmrq_req_queues_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_IPS_ID,
    "ips",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(20)},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_ZBT_PHYSICAL_INTERFACE_CONFIGURATION_REG_ID,
    "zbt_physical_interface_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_zbt_physical_interface_configuration_reg[0],
    (sizeof(Fap21v_qdp_zbt_physical_interface_configuration_reg) / sizeof(Fap21v_qdp_zbt_physical_interface_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_ENQUEUE_QUEUED_TOTAL_PACKETS_COUNTER_REG_ID,
    "enqueue_queued_total_packets_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_enqueue_queued_total_packets_counter_reg[0],
    (sizeof(Fap21v_qdp_enqueue_queued_total_packets_counter_reg) / sizeof(Fap21v_qdp_enqueue_queued_total_packets_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_COUNTER_QUEUE_SELECTION_REG_ID,
    "programmable_counter_queue_selection_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_programmable_counter_queue_selection_reg[0],
    (sizeof(Fap21v_qdp_programmable_counter_queue_selection_reg) / sizeof(Fap21v_qdp_programmable_counter_queue_selection_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_ID,
    "interrupts_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_interrupts_reg[0],
    (sizeof(Fap21v_qdp_interrupts_reg) / sizeof(Fap21v_qdp_interrupts_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_ENQUEUE_DISCARDED_TOTAL_WORDS_COUNTER_REG_ID,
    "enqueue_discarded_total_words_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_enqueue_discarded_total_words_counter_reg[0],
    (sizeof(Fap21v_qdp_enqueue_discarded_total_words_counter_reg) / sizeof(Fap21v_qdp_enqueue_discarded_total_words_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_QID_OVERFLOW_BLOCK_REG_ID,
    "qid_overflow_block_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_qid_overflow_block_reg[0],
    (sizeof(Fap21v_qdp_qid_overflow_block_reg) / sizeof(Fap21v_qdp_qid_overflow_block_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_INITIALIZATION_TRIGGER_REG_ID,
    "initialization_trigger_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_initialization_trigger_reg[0],
    (sizeof(Fap21v_qdp_initialization_trigger_reg) / sizeof(Fap21v_qdp_initialization_trigger_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_ID,
    "mask_interrupts_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_mask_interrupts_reg[0],
    (sizeof(Fap21v_qdp_mask_interrupts_reg) / sizeof(Fap21v_qdp_mask_interrupts_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_DEQUEUE_TOTAL_PACKETS_COUNTER_REG_ID,
    "programmable_dequeue_total_packets_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_programmable_dequeue_total_packets_counter_reg[0],
    (sizeof(Fap21v_qdp_programmable_dequeue_total_packets_counter_reg) / sizeof(Fap21v_qdp_programmable_dequeue_total_packets_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_GLOBAL_BUFFERS_CONSUMBTION_REJECT_ENABLE_REG_ID,
    "global_buffers_consumbtion_reject_enable_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_global_buffers_consumbtion_reject_enable_reg[0],
    (sizeof(Fap21v_qdp_global_buffers_consumbtion_reject_enable_reg) / sizeof(Fap21v_qdp_global_buffers_consumbtion_reject_enable_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_INDIRECT_COMMAND_WR_DATA_REG_0_ID,
    "indirect_command_wr_data_reg_0",
    (PARAM_VAL_RULES *)&Fap21v_qdp_indirect_command_wr_data_reg_0[0],
    (sizeof(Fap21v_qdp_indirect_command_wr_data_reg_0) / sizeof(Fap21v_qdp_indirect_command_wr_data_reg_0[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_ENQUEUE_DISCARDED_TOTAL_PACKETS_COUNTER_REG_ID,
    "enqueue_discarded_total_packets_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_enqueue_discarded_total_packets_counter_reg[0],
    (sizeof(Fap21v_qdp_enqueue_discarded_total_packets_counter_reg) / sizeof(Fap21v_qdp_enqueue_discarded_total_packets_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_INDIRECT_COMMAND_RD_DATA_REG_0_ID,
    "indirect_command_rd_data_reg_0",
    (PARAM_VAL_RULES *)&Fap21v_qdp_indirect_command_rd_data_reg_0[0],
    (sizeof(Fap21v_qdp_indirect_command_rd_data_reg_0) / sizeof(Fap21v_qdp_indirect_command_rd_data_reg_0[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_DEQUEUE_TOTAL_PACKETS_COUNTER_REG_ID,
    "dequeue_total_packets_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_dequeue_total_packets_counter_reg[0],
    (sizeof(Fap21v_qdp_dequeue_total_packets_counter_reg) / sizeof(Fap21v_qdp_dequeue_total_packets_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_DEQUEUE_DISCARDED_TOTAL_PACKETS_COUNTER_REG_ID,
    "programmable_dequeue_discarded_total_packets_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_programmable_dequeue_discarded_total_packets_counter_reg[0],
    (sizeof(Fap21v_qdp_programmable_dequeue_discarded_total_packets_counter_reg) / sizeof(Fap21v_qdp_programmable_dequeue_discarded_total_packets_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_BUFFERS_CONSUMPTION_BLOCK_REG_ID,
    "buffers_consumption_block_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_buffers_consumption_block_reg[0],
    (sizeof(Fap21v_qdp_buffers_consumption_block_reg) / sizeof(Fap21v_qdp_buffers_consumption_block_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_TOTAL_BUFFERS_CONSUMED_BLOCK_0_REG_ID,
    "total_buffers_consumed_block_0_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_total_buffers_consumed_block_0_reg[0],
    (sizeof(Fap21v_qdp_total_buffers_consumed_block_0_reg) / sizeof(Fap21v_qdp_total_buffers_consumed_block_0_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_LAST_QUEUE_ASSIGNED_TO_BLOCK_REG_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_qdp_last_queue_assigned_to_block_reg_offset[0],
    (sizeof(Fap21v_qdp_last_queue_assigned_to_block_reg_offset) / sizeof(Fap21v_qdp_last_queue_assigned_to_block_reg_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(22)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_LAST_QUEUE_ASSIGNED_TO_BLOCK_REG_ID,
    "last_queue_assigned_to_block_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_last_queue_assigned_to_block_reg[0],
    (sizeof(Fap21v_qdp_last_queue_assigned_to_block_reg) / sizeof(Fap21v_qdp_last_queue_assigned_to_block_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(22)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_QID_UNDER_FLOW_BLOCK_REG_ID,
    "qid_under_flow_block_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_qid_under_flow_block_reg[0],
    (sizeof(Fap21v_qdp_qid_under_flow_block_reg) / sizeof(Fap21v_qdp_qid_under_flow_block_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_DELETE_TOTAL_WORDS_COUNTER_REG_ID,
    "delete_total_words_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_delete_total_words_counter_reg[0],
    (sizeof(Fap21v_qdp_delete_total_words_counter_reg) / sizeof(Fap21v_qdp_delete_total_words_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_LINK_SRAM_CONFIGURATION_MODE_REG_ID,
    "link_sram_configuration_mode_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_link_sram_configuration_mode_reg[0],
    (sizeof(Fap21v_qdp_link_sram_configuration_mode_reg) / sizeof(Fap21v_qdp_link_sram_configuration_mode_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_ENQUEUE_DISCARDED_TOTAL_PACKETS_COUNTER_REG_ID,
    "programmable_enqueue_discarded_total_packets_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_programmable_enqueue_discarded_total_packets_counter_reg[0],
    (sizeof(Fap21v_qdp_programmable_enqueue_discarded_total_packets_counter_reg) / sizeof(Fap21v_qdp_programmable_enqueue_discarded_total_packets_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_ENQUEUE_DISCARDED_TOTAL_WORDS_COUNTER_REG_ID,
    "programmable_enqueue_discarded_total_words_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_programmable_enqueue_discarded_total_words_counter_reg[0],
    (sizeof(Fap21v_qdp_programmable_enqueue_discarded_total_words_counter_reg) / sizeof(Fap21v_qdp_programmable_enqueue_discarded_total_words_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_LAST_LBP_DESCRIPTOR_0_REG_ID,
    "last_lbp_descriptor_0_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_last_lbp_descriptor_0_reg[0],
    (sizeof(Fap21v_qdp_last_lbp_descriptor_0_reg) / sizeof(Fap21v_qdp_last_lbp_descriptor_0_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_DEQUEUE_DISCARDED_TOTAL_WORDS_COUNTER_REG_ID,
    "programmable_dequeue_discarded_total_words_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_programmable_dequeue_discarded_total_words_counter_reg[0],
    (sizeof(Fap21v_qdp_programmable_dequeue_discarded_total_words_counter_reg) / sizeof(Fap21v_qdp_programmable_dequeue_discarded_total_words_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_TOTAL_BUFFERS_CONSUMED_BLOCK_3_REG_ID,
    "total_buffers_consumed_block_3_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_total_buffers_consumed_block_3_reg[0],
    (sizeof(Fap21v_qdp_total_buffers_consumed_block_3_reg) / sizeof(Fap21v_qdp_total_buffers_consumed_block_3_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_INDIRECT_COMMAND_ADDRESS_REG_ID,
    "indirect_command_address_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_indirect_command_address_reg[0],
    (sizeof(Fap21v_qdp_indirect_command_address_reg) / sizeof(Fap21v_qdp_indirect_command_address_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_TOTAL_BUFFERS_CONSUMED_BLOCK_2_REG_ID,
    "total_buffers_consumed_block_2_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_total_buffers_consumed_block_2_reg[0],
    (sizeof(Fap21v_qdp_total_buffers_consumed_block_2_reg) / sizeof(Fap21v_qdp_total_buffers_consumed_block_2_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_INDIRECT_COMMAND_REG_ID,
    "indirect_command_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_indirect_command_reg[0],
    (sizeof(Fap21v_qdp_indirect_command_reg) / sizeof(Fap21v_qdp_indirect_command_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_NON_VALID_HEADER_PACKET_COUNTER_REG_ID,
    "non_valid_header_packet_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_non_valid_header_packet_counter_reg[0],
    (sizeof(Fap21v_qdp_non_valid_header_packet_counter_reg) / sizeof(Fap21v_qdp_non_valid_header_packet_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_QDP_COMMANDS_REG_ID,
    "qdp_commands_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_qdp_commands_reg[0],
    (sizeof(Fap21v_qdp_qdp_commands_reg) / sizeof(Fap21v_qdp_qdp_commands_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_ENQUEUE_QUEUED_TOTAL_PACKETS_COUNTER_REG_ID,
    "programmable_enqueue_queued_total_packets_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_programmable_enqueue_queued_total_packets_counter_reg[0],
    (sizeof(Fap21v_qdp_programmable_enqueue_queued_total_packets_counter_reg) / sizeof(Fap21v_qdp_programmable_enqueue_queued_total_packets_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_TOTAL_BUFFERS_CONSUMED_BLOCK_1_REG_ID,
    "total_buffers_consumed_block_1_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_total_buffers_consumed_block_1_reg[0],
    (sizeof(Fap21v_qdp_total_buffers_consumed_block_1_reg) / sizeof(Fap21v_qdp_total_buffers_consumed_block_1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_LAST_BUFFER_ASSIGNED_TO_BLOCK_REG_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_qdp_last_buffer_assigned_to_block_reg_offset[0],
    (sizeof(Fap21v_qdp_last_buffer_assigned_to_block_reg_offset) / sizeof(Fap21v_qdp_last_buffer_assigned_to_block_reg_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(23)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_LAST_BUFFER_ASSIGNED_TO_BLOCK_REG_ID,
    "last_buffer_assigned_to_block_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_last_buffer_assigned_to_block_reg[0],
    (sizeof(Fap21v_qdp_last_buffer_assigned_to_block_reg) / sizeof(Fap21v_qdp_last_buffer_assigned_to_block_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(23)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_QUEUE_SIZE_WATERMARK_CONFIGURATION_REG_ID,
    "queue_size_watermark_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_queue_size_watermark_configuration_reg[0],
    (sizeof(Fap21v_qdp_queue_size_watermark_configuration_reg) / sizeof(Fap21v_qdp_queue_size_watermark_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_ENQUEUE_QUEUED_TOTAL_WORDS_COUNTER_REG_ID,
    "enqueue_queued_total_words_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_enqueue_queued_total_words_counter_reg[0],
    (sizeof(Fap21v_qdp_enqueue_queued_total_words_counter_reg) / sizeof(Fap21v_qdp_enqueue_queued_total_words_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_DEQUEUE_TOTAL_WORDS_COUNTER_REG_ID,
    "programmable_dequeue_total_words_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_programmable_dequeue_total_words_counter_reg[0],
    (sizeof(Fap21v_qdp_programmable_dequeue_total_words_counter_reg) / sizeof(Fap21v_qdp_programmable_dequeue_total_words_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_DEQUEUE_TOTAL_WORDS_COUNTER_REG_ID,
    "dequeue_total_words_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_dequeue_total_words_counter_reg[0],
    (sizeof(Fap21v_qdp_dequeue_total_words_counter_reg) / sizeof(Fap21v_qdp_dequeue_total_words_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_DELETE_TOTAL_PACKETS_COUNTER_REG_ID,
    "delete_total_packets_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_delete_total_packets_counter_reg[0],
    (sizeof(Fap21v_qdp_delete_total_packets_counter_reg) / sizeof(Fap21v_qdp_delete_total_packets_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_ENQUEUE_QUEUED_TOTAL_WORDS_COUNTER_REG_ID,
    "programmable_enqueue_queued_total_words_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_programmable_enqueue_queued_total_words_counter_reg[0],
    (sizeof(Fap21v_qdp_programmable_enqueue_queued_total_words_counter_reg) / sizeof(Fap21v_qdp_programmable_enqueue_queued_total_words_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_LAST_LBP_DESCRIPTOR_1_REG_ID,
    "last_lbp_descriptor_1_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_last_lbp_descriptor_1_reg[0],
    (sizeof(Fap21v_qdp_last_lbp_descriptor_1_reg) / sizeof(Fap21v_qdp_last_lbp_descriptor_1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_QID_GLOBAL_POINTERS_DISTANCE_REG_ID,
    "qid_global_pointers_distance_reg",
    (PARAM_VAL_RULES *)&Fap21v_qdp_qid_global_pointers_distance_reg[0],
    (sizeof(Fap21v_qdp_qid_global_pointers_distance_reg) / sizeof(Fap21v_qdp_qid_global_pointers_distance_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_QDP_ID,
    "qdp",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(21)|BIT(22)|BIT(23)},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_FROM_SHAPER_1_REG_ID,
    "credit_from_shaper_1_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_credit_from_shaper_1_reg[0],
    (sizeof(Fap21v_egq_credit_from_shaper_1_reg) / sizeof(Fap21v_egq_credit_from_shaper_1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_MAPPING_MULTICAST_PACKETS_TO_EGRESS_DP_MSB_REG_ID,
    "mapping_multicast_packets_to_egress_dp_msb_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_mapping_multicast_packets_to_egress_dp_msb_reg[0],
    (sizeof(Fap21v_egq_mapping_multicast_packets_to_egress_dp_msb_reg) / sizeof(Fap21v_egq_mapping_multicast_packets_to_egress_dp_msb_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_CONFIGURATION_REG_ID,
    "multicast_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_multicast_configuration_reg[0],
    (sizeof(Fap21v_egq_multicast_configuration_reg) / sizeof(Fap21v_egq_multicast_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_FRAGMENTATION_QUEUE_ID_AT_WHICH_UNDERFLOW_OCCURS_REG_ID,
    "fragmentation_queue_id_at_which_underflow_occurs_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_fragmentation_queue_id_at_which_underflow_occurs_reg[0],
    (sizeof(Fap21v_egq_fragmentation_queue_id_at_which_underflow_occurs_reg) / sizeof(Fap21v_egq_fragmentation_queue_id_at_which_underflow_occurs_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_REASSEMBLY_QUEUE_PROCESSOR_CONFIGURATIONS_REG_ID,
    "reassembly_queue_processor_configurations_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_reassembly_queue_processor_configurations_reg[0],
    (sizeof(Fap21v_egq_reassembly_queue_processor_configurations_reg) / sizeof(Fap21v_egq_reassembly_queue_processor_configurations_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_MAXIMUM_CREDIT_FOR_EACH_PORT_REG_ID,
    "maximum_credit_for_each_port_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_maximum_credit_for_each_port_reg[0],
    (sizeof(Fap21v_egq_maximum_credit_for_each_port_reg) / sizeof(Fap21v_egq_maximum_credit_for_each_port_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_SELECT_1_REG_ID,
    "threshold_select_1_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_threshold_select_1_reg[0],
    (sizeof(Fap21v_egq_threshold_select_1_reg) / sizeof(Fap21v_egq_threshold_select_1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_EGRESS_MIRRORING_ENABLE_REG_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_egq_egress_mirroring_enable_reg_offset[0],
    (sizeof(Fap21v_egq_egress_mirroring_enable_reg_offset) / sizeof(Fap21v_egq_egress_mirroring_enable_reg_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(25)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_EGRESS_MIRRORING_ENABLE_REG_ID,
    "egress_mirroring_enable_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_egress_mirroring_enable_reg[0],
    (sizeof(Fap21v_egq_egress_mirroring_enable_reg) / sizeof(Fap21v_egq_egress_mirroring_enable_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(25)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_FOR_SCHEDULED_QUEUE_TO_REJECT_SCHEDULED_PACKETS_REG_ID,
    "thresholds_of_consumed_resources_for_scheduled_queue_to_reject_scheduled_packets_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_thresholds_of_consumed_resources_for_scheduled_queue_to_reject_scheduled_packets_reg[0],
    (sizeof(Fap21v_egq_thresholds_of_consumed_resources_for_scheduled_queue_to_reject_scheduled_packets_reg) / sizeof(Fap21v_egq_thresholds_of_consumed_resources_for_scheduled_queue_to_reject_scheduled_packets_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_ID,
    "egq_interrupt_sources_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_egq_interrupt_sources_reg[0],
    (sizeof(Fap21v_egq_egq_interrupt_sources_reg) / sizeof(Fap21v_egq_egq_interrupt_sources_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_4_REG_ID,
    "cpu_frag_word_4_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_cpu_frag_word_4_reg[0],
    (sizeof(Fap21v_egq_cpu_frag_word_4_reg) / sizeof(Fap21v_egq_cpu_frag_word_4_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_2_AND_3_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_2_REG_ID,
    "thresholds_of_individual_unscheduled_queues_for_port_type_2_and_3_to_reject_unscheduled_packets_of_multicast_class_2_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_thresholds_of_individual_unscheduled_queues_for_port_type_2_and_3_to_reject_unscheduled_packets_of_multicast_class_2_reg[0],
    (sizeof(Fap21v_egq_thresholds_of_individual_unscheduled_queues_for_port_type_2_and_3_to_reject_unscheduled_packets_of_multicast_class_2_reg) / sizeof(Fap21v_egq_thresholds_of_individual_unscheduled_queues_for_port_type_2_and_3_to_reject_unscheduled_packets_of_multicast_class_2_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_TOTAL_NUMBER_OF_ENQUEUED_WORDS_REG_ID,
    "total_number_of_enqueued_words_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_total_number_of_enqueued_words_reg[0],
    (sizeof(Fap21v_egq_total_number_of_enqueued_words_reg) / sizeof(Fap21v_egq_total_number_of_enqueued_words_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_ENHANCED_QO_S_REJECT_THRESHOLDS_CONFIGURATION_0_REG_ID,
    "enhanced_qo_s_reject_thresholds_configuration_0_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_enhanced_qo_s_reject_thresholds_configuration_0_reg[0],
    (sizeof(Fap21v_egq_enhanced_qo_s_reject_thresholds_configuration_0_reg) / sizeof(Fap21v_egq_enhanced_qo_s_reject_thresholds_configuration_0_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_INDIRECT_COMMAND_WR_DATA_REG_0_ID,
    "indirect_command_wr_data_reg_0",
    (PARAM_VAL_RULES *)&Fap21v_egq_indirect_command_wr_data_reg_0[0],
    (sizeof(Fap21v_egq_indirect_command_wr_data_reg_0) / sizeof(Fap21v_egq_indirect_command_wr_data_reg_0[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_SELECT_0_REG_ID,
    "threshold_select_0_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_threshold_select_0_reg[0],
    (sizeof(Fap21v_egq_threshold_select_0_reg) / sizeof(Fap21v_egq_threshold_select_0_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_SPI4_RATE_IN_THE_ABSENCE_OF_FLOW_CONTROL_REG_ID,
    "spi4_rate_in_the_absence_of_flow_control_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_spi4_rate_in_the_absence_of_flow_control_reg[0],
    (sizeof(Fap21v_egq_spi4_rate_in_the_absence_of_flow_control_reg) / sizeof(Fap21v_egq_spi4_rate_in_the_absence_of_flow_control_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_MAPPING_MULTICAST_PACKETS_TO_EGRESS_TRAFFIC_CLASS_REG_ID,
    "mapping_multicast_packets_to_egress_traffic_class_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_mapping_multicast_packets_to_egress_traffic_class_reg[0],
    (sizeof(Fap21v_egq_mapping_multicast_packets_to_egress_traffic_class_reg) / sizeof(Fap21v_egq_mapping_multicast_packets_to_egress_traffic_class_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_5_REG_ID,
    "cpu_frag_word_5_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_cpu_frag_word_5_reg[0],
    (sizeof(Fap21v_egq_cpu_frag_word_5_reg) / sizeof(Fap21v_egq_cpu_frag_word_5_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_1_REG_ID,
    "thresholds_of_available_resources_for_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_1_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_thresholds_of_available_resources_for_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_1_reg[0],
    (sizeof(Fap21v_egq_thresholds_of_available_resources_for_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_1_reg) / sizeof(Fap21v_egq_thresholds_of_available_resources_for_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_6_REG_ID,
    "cpu_frag_word_6_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_cpu_frag_word_6_reg[0],
    (sizeof(Fap21v_egq_cpu_frag_word_6_reg) / sizeof(Fap21v_egq_cpu_frag_word_6_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_PACKETS_LOST_DUE_TO_BUFFER_FULL_OUT_OF_MEMORY_IN_THE_EGRESS_PATH_REG_ID,
    "packets_lost_due_to_buffer_full_out_of_memory_in_the_egress_path_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_packets_lost_due_to_buffer_full_out_of_memory_in_the_egress_path_reg[0],
    (sizeof(Fap21v_egq_packets_lost_due_to_buffer_full_out_of_memory_in_the_egress_path_reg) / sizeof(Fap21v_egq_packets_lost_due_to_buffer_full_out_of_memory_in_the_egress_path_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_SHAPER_ENABLE_REG_ID,
    "shaper_enable_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_shaper_enable_reg[0],
    (sizeof(Fap21v_egq_shaper_enable_reg) / sizeof(Fap21v_egq_shaper_enable_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_DEVICE_SPI4_FLOW_CONTROLS_TO_SCHEDULER_REG_ID,
    "device_spi4_flow_controls_to_scheduler_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_device_spi4_flow_controls_to_scheduler_reg[0],
    (sizeof(Fap21v_egq_device_spi4_flow_controls_to_scheduler_reg) / sizeof(Fap21v_egq_device_spi4_flow_controls_to_scheduler_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_FOR_ASSERTING_MCI1_REG_ID,
    "thresholds_of_consumed_resources_for_asserting_mci1_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_thresholds_of_consumed_resources_for_asserting_mci1_reg[0],
    (sizeof(Fap21v_egq_thresholds_of_consumed_resources_for_asserting_mci1_reg) / sizeof(Fap21v_egq_thresholds_of_consumed_resources_for_asserting_mci1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_TOTAL_CONSUMED_RESOURCES_IN_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_3_REG_ID,
    "thresholds_of_total_consumed_resources_in_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_3_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_thresholds_of_total_consumed_resources_in_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_3_reg[0],
    (sizeof(Fap21v_egq_thresholds_of_total_consumed_resources_in_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_3_reg) / sizeof(Fap21v_egq_thresholds_of_total_consumed_resources_in_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_3_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_PER_PORT_FLOW_CONTROL_TO_SCHEDULER_0_REG_ID,
    "per_port_flow_control_to_scheduler_0_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_per_port_flow_control_to_scheduler_0_reg[0],
    (sizeof(Fap21v_egq_per_port_flow_control_to_scheduler_0_reg) / sizeof(Fap21v_egq_per_port_flow_control_to_scheduler_0_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_SCHEDULED_QUEUE_TO_REJECT_SCHEDULED_PACKETS_REG_ID,
    "thresholds_of_available_resources_for_scheduled_queue_to_reject_scheduled_packets_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_thresholds_of_available_resources_for_scheduled_queue_to_reject_scheduled_packets_reg[0],
    (sizeof(Fap21v_egq_thresholds_of_available_resources_for_scheduled_queue_to_reject_scheduled_packets_reg) / sizeof(Fap21v_egq_thresholds_of_available_resources_for_scheduled_queue_to_reject_scheduled_packets_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_TOTAL_NUMBER_OF_ENQUEUED_PACKETS_REG_ID,
    "total_number_of_enqueued_packets_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_total_number_of_enqueued_packets_reg[0],
    (sizeof(Fap21v_egq_total_number_of_enqueued_packets_reg) / sizeof(Fap21v_egq_total_number_of_enqueued_packets_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_PRIORITY_SELECT_3_REG_ID,
    "priority_select_3_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_priority_select_3_reg[0],
    (sizeof(Fap21v_egq_priority_select_3_reg) / sizeof(Fap21v_egq_priority_select_3_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_MAPPING_MULTICAST_PACKETS_TO_EGRESS_DP_LSB_REG_ID,
    "mapping_multicast_packets_to_egress_dp_lsb_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_mapping_multicast_packets_to_egress_dp_lsb_reg[0],
    (sizeof(Fap21v_egq_mapping_multicast_packets_to_egress_dp_lsb_reg) / sizeof(Fap21v_egq_mapping_multicast_packets_to_egress_dp_lsb_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_SPI4_A_CREDIT_REG_ID,
    "spi4_a_credit_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_spi4_a_credit_reg[0],
    (sizeof(Fap21v_egq_spi4_a_credit_reg) / sizeof(Fap21v_egq_spi4_a_credit_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_OF_PORT_TYPE_2_AND_PORT_TYPE_3_FOR_ASSERTING_MCI0_REG_ID,
    "thresholds_of_individual_unscheduled_queues_of_port_type_2_and_port_type_3_for_asserting_mci0_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_thresholds_of_individual_unscheduled_queues_of_port_type_2_and_port_type_3_for_asserting_mci0_reg[0],
    (sizeof(Fap21v_egq_thresholds_of_individual_unscheduled_queues_of_port_type_2_and_port_type_3_for_asserting_mci0_reg) / sizeof(Fap21v_egq_thresholds_of_individual_unscheduled_queues_of_port_type_2_and_port_type_3_for_asserting_mci0_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_FQP_COUNTER_THRESHOLD_REG_ID,
    "fqp_counter_threshold_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_fqp_counter_threshold_reg[0],
    (sizeof(Fap21v_egq_fqp_counter_threshold_reg) / sizeof(Fap21v_egq_fqp_counter_threshold_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_2_AND_3_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_0_REG_ID,
    "thresholds_of_individual_unscheduled_queues_for_port_type_2_and_3_to_reject_unscheduled_packets_of_multicast_class_0_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_thresholds_of_individual_unscheduled_queues_for_port_type_2_and_3_to_reject_unscheduled_packets_of_multicast_class_0_reg[0],
    (sizeof(Fap21v_egq_thresholds_of_individual_unscheduled_queues_for_port_type_2_and_3_to_reject_unscheduled_packets_of_multicast_class_0_reg) / sizeof(Fap21v_egq_thresholds_of_individual_unscheduled_queues_for_port_type_2_and_3_to_reject_unscheduled_packets_of_multicast_class_0_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_PACKET_AGING_ENABLE_REG_ID,
    "packet_aging_enable_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_packet_aging_enable_reg[0],
    (sizeof(Fap21v_egq_packet_aging_enable_reg) / sizeof(Fap21v_egq_packet_aging_enable_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_PRIORITY_SELECT_2_REG_ID,
    "priority_select_2_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_priority_select_2_reg[0],
    (sizeof(Fap21v_egq_priority_select_2_reg) / sizeof(Fap21v_egq_priority_select_2_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_SCHEDULED_QUEUES_OF_PORT_TYPE_2_AND_PORT_TYPE_3_TO_REJECT_SCHEDULED_PACKETS_REG_ID,
    "thresholds_of_individual_scheduled_queues_of_port_type_2_and_port_type_3_to_reject_scheduled_packets_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_thresholds_of_individual_scheduled_queues_of_port_type_2_and_port_type_3_to_reject_scheduled_packets_reg[0],
    (sizeof(Fap21v_egq_thresholds_of_individual_scheduled_queues_of_port_type_2_and_port_type_3_to_reject_scheduled_packets_reg) / sizeof(Fap21v_egq_thresholds_of_individual_scheduled_queues_of_port_type_2_and_port_type_3_to_reject_scheduled_packets_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_7_REG_ID,
    "cpu_frag_word_7_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_cpu_frag_word_7_reg[0],
    (sizeof(Fap21v_egq_cpu_frag_word_7_reg) / sizeof(Fap21v_egq_cpu_frag_word_7_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_MAPPING_UNSCHEDULED_MULTICAST_PACKETS_TO_EGRESS_TRAFFIC_CLASS_REG_ID,
    "mapping_unscheduled_multicast_packets_to_egress_traffic_class_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_mapping_unscheduled_multicast_packets_to_egress_traffic_class_reg[0],
    (sizeof(Fap21v_egq_mapping_unscheduled_multicast_packets_to_egress_traffic_class_reg) / sizeof(Fap21v_egq_mapping_unscheduled_multicast_packets_to_egress_traffic_class_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_FOR_ASSERTING_MCI0_REG_ID,
    "thresholds_of_consumed_resources_for_asserting_mci0_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_thresholds_of_consumed_resources_for_asserting_mci0_reg[0],
    (sizeof(Fap21v_egq_thresholds_of_consumed_resources_for_asserting_mci0_reg) / sizeof(Fap21v_egq_thresholds_of_consumed_resources_for_asserting_mci0_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_LINK_LEVEL_FLOW_CONTROL_SIGNALS_FROM_SLA_REG_ID,
    "link_level_flow_control_signals_from_sla_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_link_level_flow_control_signals_from_sla_reg[0],
    (sizeof(Fap21v_egq_link_level_flow_control_signals_from_sla_reg) / sizeof(Fap21v_egq_link_level_flow_control_signals_from_sla_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_SPI4_B_CREDIT_REG_ID,
    "spi4_b_credit_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_spi4_b_credit_reg[0],
    (sizeof(Fap21v_egq_spi4_b_credit_reg) / sizeof(Fap21v_egq_spi4_b_credit_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_NUMBER_OF_ENQUEUED_PACKETS_REG_ID,
    "number_of_enqueued_packets_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_number_of_enqueued_packets_reg[0],
    (sizeof(Fap21v_egq_number_of_enqueued_packets_reg) / sizeof(Fap21v_egq_number_of_enqueued_packets_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_FOR_DEVICES_LEVEL_FLOW_CONTROL_REG_ID,
    "thresholds_for_devices_level_flow_control_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_thresholds_for_devices_level_flow_control_reg[0],
    (sizeof(Fap21v_egq_thresholds_for_devices_level_flow_control_reg) / sizeof(Fap21v_egq_thresholds_for_devices_level_flow_control_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_MAPPING_UNICAST_TRAFFIC_TO_EGRESS_TRAFFIC_CLASS_REG_ID,
    "mapping_unicast_traffic_to_egress_traffic_class_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_mapping_unicast_traffic_to_egress_traffic_class_reg[0],
    (sizeof(Fap21v_egq_mapping_unicast_traffic_to_egress_traffic_class_reg) / sizeof(Fap21v_egq_mapping_unicast_traffic_to_egress_traffic_class_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_TOTAL_CONSUMED_RESOURCES_IN_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_0_REG_ID,
    "thresholds_of_total_consumed_resources_in_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_0_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_thresholds_of_total_consumed_resources_in_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_0_reg[0],
    (sizeof(Fap21v_egq_thresholds_of_total_consumed_resources_in_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_0_reg) / sizeof(Fap21v_egq_thresholds_of_total_consumed_resources_in_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_0_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_BITMAP_CONFIGURATION_REG_ID,
    "multicast_bitmap_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_multicast_bitmap_configuration_reg[0],
    (sizeof(Fap21v_egq_multicast_bitmap_configuration_reg) / sizeof(Fap21v_egq_multicast_bitmap_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_ENHANCED_QO_S_REJECT_THRESHOLDS_CONFIGURATION_1_REG_ID,
    "enhanced_qo_s_reject_thresholds_configuration_1_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_enhanced_qo_s_reject_thresholds_configuration_1_reg[0],
    (sizeof(Fap21v_egq_enhanced_qo_s_reject_thresholds_configuration_1_reg) / sizeof(Fap21v_egq_enhanced_qo_s_reject_thresholds_configuration_1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_SCHEDULED_QUEUES_OF_PORT_TYPE_0_AND_PORT_TYPE_1_TO_REJECT_SCHEDULED_PACKETS_REG_ID,
    "thresholds_of_individual_scheduled_queues_of_port_type_0_and_port_type_1_to_reject_scheduled_packets_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_thresholds_of_individual_scheduled_queues_of_port_type_0_and_port_type_1_to_reject_scheduled_packets_reg[0],
    (sizeof(Fap21v_egq_thresholds_of_individual_scheduled_queues_of_port_type_0_and_port_type_1_to_reject_scheduled_packets_reg) / sizeof(Fap21v_egq_thresholds_of_individual_scheduled_queues_of_port_type_0_and_port_type_1_to_reject_scheduled_packets_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_0_AND_1_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_3_REG_ID,
    "thresholds_of_individual_unscheduled_queues_for_port_type_0_and_1_to_reject_unscheduled_packets_of_multicast_class_3_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_thresholds_of_individual_unscheduled_queues_for_port_type_0_and_1_to_reject_unscheduled_packets_of_multicast_class_3_reg[0],
    (sizeof(Fap21v_egq_thresholds_of_individual_unscheduled_queues_for_port_type_0_and_1_to_reject_unscheduled_packets_of_multicast_class_3_reg) / sizeof(Fap21v_egq_thresholds_of_individual_unscheduled_queues_for_port_type_0_and_1_to_reject_unscheduled_packets_of_multicast_class_3_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_PACKET_HEADER_ERROR_REG_ID,
    "packet_header_error_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_packet_header_error_reg[0],
    (sizeof(Fap21v_egq_packet_header_error_reg) / sizeof(Fap21v_egq_packet_header_error_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_FOR_DEVICE_LEVEL_FLOW_CONTROL_REG_ID,
    "thresholds_for_device_level_flow_control_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_thresholds_for_device_level_flow_control_reg[0],
    (sizeof(Fap21v_egq_thresholds_for_device_level_flow_control_reg) / sizeof(Fap21v_egq_thresholds_for_device_level_flow_control_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_ADJUSTMENTS_FOR_UNICAST_AND_MULTICAST_PACKETS_FOR_SPI4_A_REG_ID,
    "credit_adjustments_for_unicast_and_multicast_packets_for_spi4_a_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_credit_adjustments_for_unicast_and_multicast_packets_for_spi4_a_reg[0],
    (sizeof(Fap21v_egq_credit_adjustments_for_unicast_and_multicast_packets_for_spi4_a_reg) / sizeof(Fap21v_egq_credit_adjustments_for_unicast_and_multicast_packets_for_spi4_a_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_ADJUSTMENTS_FOR_UNICAST_AND_MULTICAST_PACKETS_FOR_SPI4_B_REG_ID,
    "credit_adjustments_for_unicast_and_multicast_packets_for_spi4_b_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_credit_adjustments_for_unicast_and_multicast_packets_for_spi4_b_reg[0],
    (sizeof(Fap21v_egq_credit_adjustments_for_unicast_and_multicast_packets_for_spi4_b_reg) / sizeof(Fap21v_egq_credit_adjustments_for_unicast_and_multicast_packets_for_spi4_b_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_PORT63_ERROR_REG_ID,
    "port63_error_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_port63_error_reg[0],
    (sizeof(Fap21v_egq_port63_error_reg) / sizeof(Fap21v_egq_port63_error_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_TOTAL_CONSUMED_RESOURCES_IN_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_1_REG_ID,
    "thresholds_of_total_consumed_resources_in_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_1_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_thresholds_of_total_consumed_resources_in_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_1_reg[0],
    (sizeof(Fap21v_egq_thresholds_of_total_consumed_resources_in_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_1_reg) / sizeof(Fap21v_egq_thresholds_of_total_consumed_resources_in_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_FRAGMENT_NUMBER_ERROR_COUNT_REG_ID,
    "fragment_number_error_count_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_fragment_number_error_count_reg[0],
    (sizeof(Fap21v_egq_fragment_number_error_count_reg) / sizeof(Fap21v_egq_fragment_number_error_count_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_PER_PORT_FLOW_CONTROL_TO_SCHEDULER_1_REG_ID,
    "per_port_flow_control_to_scheduler_1_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_per_port_flow_control_to_scheduler_1_reg[0],
    (sizeof(Fap21v_egq_per_port_flow_control_to_scheduler_1_reg) / sizeof(Fap21v_egq_per_port_flow_control_to_scheduler_1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_0_AND_1_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_2_REG_ID,
    "thresholds_of_individual_unscheduled_queues_for_port_type_0_and_1_to_reject_unscheduled_packets_of_multicast_class_2_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_thresholds_of_individual_unscheduled_queues_for_port_type_0_and_1_to_reject_unscheduled_packets_of_multicast_class_2_reg[0],
    (sizeof(Fap21v_egq_thresholds_of_individual_unscheduled_queues_for_port_type_0_and_1_to_reject_unscheduled_packets_of_multicast_class_2_reg) / sizeof(Fap21v_egq_thresholds_of_individual_unscheduled_queues_for_port_type_0_and_1_to_reject_unscheduled_packets_of_multicast_class_2_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_TOTAL_NUMBER_OF_DISCARDED_PACKETS_REG_ID,
    "total_number_of_discarded_packets_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_total_number_of_discarded_packets_reg[0],
    (sizeof(Fap21v_egq_total_number_of_discarded_packets_reg) / sizeof(Fap21v_egq_total_number_of_discarded_packets_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_2_REG_ID,
    "cpu_frag_word_2_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_cpu_frag_word_2_reg[0],
    (sizeof(Fap21v_egq_cpu_frag_word_2_reg) / sizeof(Fap21v_egq_cpu_frag_word_2_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_NUMBER_OF_DISCARDED_PACKETS_REG_ID,
    "number_of_discarded_packets_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_number_of_discarded_packets_reg[0],
    (sizeof(Fap21v_egq_number_of_discarded_packets_reg) / sizeof(Fap21v_egq_number_of_discarded_packets_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_PROGRAMMABLE_CREDIT_COUNTER_REG_ID,
    "programmable_credit_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_programmable_credit_counter_reg[0],
    (sizeof(Fap21v_egq_programmable_credit_counter_reg) / sizeof(Fap21v_egq_programmable_credit_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_SCHEDULED_QUEUE_STATUS_REG_ID,
    "scheduled_queue_status_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_scheduled_queue_status_reg[0],
    (sizeof(Fap21v_egq_scheduled_queue_status_reg) / sizeof(Fap21v_egq_scheduled_queue_status_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_2_REG_ID,
    "thresholds_of_available_resources_for_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_2_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_thresholds_of_available_resources_for_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_2_reg[0],
    (sizeof(Fap21v_egq_thresholds_of_available_resources_for_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_2_reg) / sizeof(Fap21v_egq_thresholds_of_available_resources_for_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_2_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_NUMBER_OF_ENQUEUED_WORDS_REG_ID,
    "number_of_enqueued_words_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_number_of_enqueued_words_reg[0],
    (sizeof(Fap21v_egq_number_of_enqueued_words_reg) / sizeof(Fap21v_egq_number_of_enqueued_words_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_FROM_SHAPER_0_REG_ID,
    "credit_from_shaper_0_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_credit_from_shaper_0_reg[0],
    (sizeof(Fap21v_egq_credit_from_shaper_0_reg) / sizeof(Fap21v_egq_credit_from_shaper_0_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_CONFIGURATIONS_FOR_PROGRAMMABLE_COUNTERS_REG_ID,
    "configurations_for_programmable_counters_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_configurations_for_programmable_counters_reg[0],
    (sizeof(Fap21v_egq_configurations_for_programmable_counters_reg) / sizeof(Fap21v_egq_configurations_for_programmable_counters_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_PACKET_CONTROL_REG_ID,
    "cpu_packet_control_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_cpu_packet_control_reg[0],
    (sizeof(Fap21v_egq_cpu_packet_control_reg) / sizeof(Fap21v_egq_cpu_packet_control_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_PRIORITY_SELECT_0_REG_ID,
    "priority_select_0_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_priority_select_0_reg[0],
    (sizeof(Fap21v_egq_priority_select_0_reg) / sizeof(Fap21v_egq_priority_select_0_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_0_AND_1_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_0_REG_ID,
    "thresholds_of_individual_unscheduled_queues_for_port_type_0_and_1_to_reject_unscheduled_packets_of_multicast_class_0_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_thresholds_of_individual_unscheduled_queues_for_port_type_0_and_1_to_reject_unscheduled_packets_of_multicast_class_0_reg[0],
    (sizeof(Fap21v_egq_thresholds_of_individual_unscheduled_queues_for_port_type_0_and_1_to_reject_unscheduled_packets_of_multicast_class_0_reg) / sizeof(Fap21v_egq_thresholds_of_individual_unscheduled_queues_for_port_type_0_and_1_to_reject_unscheduled_packets_of_multicast_class_0_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_3_REG_ID,
    "cpu_frag_word_3_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_cpu_frag_word_3_reg[0],
    (sizeof(Fap21v_egq_cpu_frag_word_3_reg) / sizeof(Fap21v_egq_cpu_frag_word_3_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_FAP10_M_CONFIGURATION_REG_ID,
    "fap10_m_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_fap10_m_configuration_reg[0],
    (sizeof(Fap21v_egq_fap10_m_configuration_reg) / sizeof(Fap21v_egq_fap10_m_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_TOTAL_NUMBER_OF_DISCARDED_WORDS_REG_ID,
    "total_number_of_discarded_words_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_total_number_of_discarded_words_reg[0],
    (sizeof(Fap21v_egq_total_number_of_discarded_words_reg) / sizeof(Fap21v_egq_total_number_of_discarded_words_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_PACKET_QUEUE_ID_WHERE_UNDERFLOW_HAS_OCCURRED_REG_ID,
    "packet_queue_id_where_underflow_has_occurred_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_packet_queue_id_where_underflow_has_occurred_reg[0],
    (sizeof(Fap21v_egq_packet_queue_id_where_underflow_has_occurred_reg) / sizeof(Fap21v_egq_packet_queue_id_where_underflow_has_occurred_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_UNSCHEDULED_QUEUE_STATUS_REG_ID,
    "unscheduled_queue_status_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_unscheduled_queue_status_reg[0],
    (sizeof(Fap21v_egq_unscheduled_queue_status_reg) / sizeof(Fap21v_egq_unscheduled_queue_status_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_OF_PORT_TYPE_0_AND_PORT_TYPE_1_FOR_ASSERTING_MCI1_REG_ID,
    "thresholds_of_individual_unscheduled_queues_of_port_type_0_and_port_type_1_for_asserting_mci1_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_thresholds_of_individual_unscheduled_queues_of_port_type_0_and_port_type_1_for_asserting_mci1_reg[0],
    (sizeof(Fap21v_egq_thresholds_of_individual_unscheduled_queues_of_port_type_0_and_port_type_1_for_asserting_mci1_reg) / sizeof(Fap21v_egq_thresholds_of_individual_unscheduled_queues_of_port_type_0_and_port_type_1_for_asserting_mci1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_INDIRECT_COMMAND_REG_ID,
    "indirect_command_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_indirect_command_reg[0],
    (sizeof(Fap21v_egq_indirect_command_reg) / sizeof(Fap21v_egq_indirect_command_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_2_AND_3_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_3_REG_ID,
    "thresholds_of_individual_unscheduled_queues_for_port_type_2_and_3_to_reject_unscheduled_packets_of_multicast_class_3_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_thresholds_of_individual_unscheduled_queues_for_port_type_2_and_3_to_reject_unscheduled_packets_of_multicast_class_3_reg[0],
    (sizeof(Fap21v_egq_thresholds_of_individual_unscheduled_queues_for_port_type_2_and_3_to_reject_unscheduled_packets_of_multicast_class_3_reg) / sizeof(Fap21v_egq_thresholds_of_individual_unscheduled_queues_for_port_type_2_and_3_to_reject_unscheduled_packets_of_multicast_class_3_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_0_REG_ID,
    "cpu_frag_word_0_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_cpu_frag_word_0_reg[0],
    (sizeof(Fap21v_egq_cpu_frag_word_0_reg) / sizeof(Fap21v_egq_cpu_frag_word_0_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_RECYCLE_QUEUE_THRESHOLDS_REG_ID,
    "recycle_queue_thresholds_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_recycle_queue_thresholds_reg[0],
    (sizeof(Fap21v_egq_recycle_queue_thresholds_reg) / sizeof(Fap21v_egq_recycle_queue_thresholds_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_NUMBER_OF_DISCARDED_WORDS_REG_ID,
    "number_of_discarded_words_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_number_of_discarded_words_reg[0],
    (sizeof(Fap21v_egq_number_of_discarded_words_reg) / sizeof(Fap21v_egq_number_of_discarded_words_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_FORCE_NOT_READY_REG_ID,
    "force_not_ready_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_force_not_ready_reg[0],
    (sizeof(Fap21v_egq_force_not_ready_reg) / sizeof(Fap21v_egq_force_not_ready_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_LENGTHS_OF_SHAPER_CALENDARS_OF_THE_SPI4_INTERFACES_REG_ID,
    "lengths_of_shaper_calendars_of_the_spi4_interfaces_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_lengths_of_shaper_calendars_of_the_spi4_interfaces_reg[0],
    (sizeof(Fap21v_egq_lengths_of_shaper_calendars_of_the_spi4_interfaces_reg) / sizeof(Fap21v_egq_lengths_of_shaper_calendars_of_the_spi4_interfaces_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_0_AND_1_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_1_REG_ID,
    "thresholds_of_individual_unscheduled_queues_for_port_type_0_and_1_to_reject_unscheduled_packets_of_multicast_class_1_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_thresholds_of_individual_unscheduled_queues_for_port_type_0_and_1_to_reject_unscheduled_packets_of_multicast_class_1_reg[0],
    (sizeof(Fap21v_egq_thresholds_of_individual_unscheduled_queues_for_port_type_0_and_1_to_reject_unscheduled_packets_of_multicast_class_1_reg) / sizeof(Fap21v_egq_thresholds_of_individual_unscheduled_queues_for_port_type_0_and_1_to_reject_unscheduled_packets_of_multicast_class_1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_INDIRECT_COMMAND_RD_DATA_REG_0_ID,
    "indirect_command_rd_data_reg_0",
    (PARAM_VAL_RULES *)&Fap21v_egq_indirect_command_rd_data_reg_0[0],
    (sizeof(Fap21v_egq_indirect_command_rd_data_reg_0) / sizeof(Fap21v_egq_indirect_command_rd_data_reg_0[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_IN_SPI4_A_FOR_FLOW_CONTROL_TO_SCHEDULER_REG_ID,
    "thresholds_of_consumed_resources_in_spi4_a_for_flow_control_to_scheduler_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_thresholds_of_consumed_resources_in_spi4_a_for_flow_control_to_scheduler_reg[0],
    (sizeof(Fap21v_egq_thresholds_of_consumed_resources_in_spi4_a_for_flow_control_to_scheduler_reg) / sizeof(Fap21v_egq_thresholds_of_consumed_resources_in_spi4_a_for_flow_control_to_scheduler_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_FOR_SETTING_REASSEMBLY_REJECT_FLAG_FOR_UNSCHEDULED_PACKETS_REG_ID,
    "threshold_for_setting_reassembly_reject_flag_for_unscheduled_packets_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_threshold_for_setting_reassembly_reject_flag_for_unscheduled_packets_reg[0],
    (sizeof(Fap21v_egq_threshold_for_setting_reassembly_reject_flag_for_unscheduled_packets_reg) / sizeof(Fap21v_egq_threshold_for_setting_reassembly_reject_flag_for_unscheduled_packets_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_1_REG_ID,
    "cpu_frag_word_1_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_cpu_frag_word_1_reg[0],
    (sizeof(Fap21v_egq_cpu_frag_word_1_reg) / sizeof(Fap21v_egq_cpu_frag_word_1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_ASSERTING_MCI0_REG_ID,
    "thresholds_of_available_resources_for_asserting_mci0_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_thresholds_of_available_resources_for_asserting_mci0_reg[0],
    (sizeof(Fap21v_egq_thresholds_of_available_resources_for_asserting_mci0_reg) / sizeof(Fap21v_egq_thresholds_of_available_resources_for_asserting_mci0_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INITIALIZATION_REG_ID,
    "egq_initialization_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_egq_initialization_reg[0],
    (sizeof(Fap21v_egq_egq_initialization_reg) / sizeof(Fap21v_egq_egq_initialization_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_AGED_PACKET_REG_ID,
    "aged_packet_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_aged_packet_reg[0],
    (sizeof(Fap21v_egq_aged_packet_reg) / sizeof(Fap21v_egq_aged_packet_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_0_REG_ID,
    "thresholds_of_available_resources_for_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_0_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_thresholds_of_available_resources_for_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_0_reg[0],
    (sizeof(Fap21v_egq_thresholds_of_available_resources_for_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_0_reg) / sizeof(Fap21v_egq_thresholds_of_available_resources_for_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_0_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_SELECT_3_REG_ID,
    "threshold_select_3_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_threshold_select_3_reg[0],
    (sizeof(Fap21v_egq_threshold_select_3_reg) / sizeof(Fap21v_egq_threshold_select_3_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_IN_SPI4_B_FOR_FLOW_CONTROL_TO_SCHEDULER_REG_ID,
    "thresholds_of_consumed_resources_in_spi4_b_for_flow_control_to_scheduler_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_thresholds_of_consumed_resources_in_spi4_b_for_flow_control_to_scheduler_reg[0],
    (sizeof(Fap21v_egq_thresholds_of_consumed_resources_in_spi4_b_for_flow_control_to_scheduler_reg) / sizeof(Fap21v_egq_thresholds_of_consumed_resources_in_spi4_b_for_flow_control_to_scheduler_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_MAXIMUM_CREDIT_FOR_THE_SPI4_INTERFACES_REG_ID,
    "maximum_credit_for_the_spi4_interfaces_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_maximum_credit_for_the_spi4_interfaces_reg[0],
    (sizeof(Fap21v_egq_maximum_credit_for_the_spi4_interfaces_reg) / sizeof(Fap21v_egq_maximum_credit_for_the_spi4_interfaces_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_PRIORITY_SELECT_1_REG_ID,
    "priority_select_1_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_priority_select_1_reg[0],
    (sizeof(Fap21v_egq_priority_select_1_reg) / sizeof(Fap21v_egq_priority_select_1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_CONFIGURATIONS_FOR_PROGRAMMABLE_CREDIT_COUNTER_REG_ID,
    "configurations_for_programmable_credit_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_configurations_for_programmable_credit_counter_reg[0],
    (sizeof(Fap21v_egq_configurations_for_programmable_credit_counter_reg) / sizeof(Fap21v_egq_configurations_for_programmable_credit_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_FOR_CLEARING_REASSEMBLY_REJECT_FLAG_FOR_UNSCHEDULED_PACKETS_REG_ID,
    "threshold_for_clearing_reassembly_reject_flag_for_unscheduled_packets_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_threshold_for_clearing_reassembly_reject_flag_for_unscheduled_packets_reg[0],
    (sizeof(Fap21v_egq_threshold_for_clearing_reassembly_reject_flag_for_unscheduled_packets_reg) / sizeof(Fap21v_egq_threshold_for_clearing_reassembly_reject_flag_for_unscheduled_packets_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_INDIRECT_COMMAND_ADDRESS_REG_ID,
    "indirect_command_address_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_indirect_command_address_reg[0],
    (sizeof(Fap21v_egq_indirect_command_address_reg) / sizeof(Fap21v_egq_indirect_command_address_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_FOR_SETTING_REASSEMBLY_REJECT_FLAG_FOR_SCHEDULED_PACKETS_REG_ID,
    "threshold_for_setting_reassembly_reject_flag_for_scheduled_packets_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_threshold_for_setting_reassembly_reject_flag_for_scheduled_packets_reg[0],
    (sizeof(Fap21v_egq_threshold_for_setting_reassembly_reject_flag_for_scheduled_packets_reg) / sizeof(Fap21v_egq_threshold_for_setting_reassembly_reject_flag_for_scheduled_packets_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_OF_PORT_TYPE_2_AND_PORT_TYPE_3_FOR_ASSERTING_MCI1_REG_ID,
    "thresholds_of_individual_unscheduled_queues_of_port_type_2_and_port_type_3_for_asserting_mci1_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_thresholds_of_individual_unscheduled_queues_of_port_type_2_and_port_type_3_for_asserting_mci1_reg[0],
    (sizeof(Fap21v_egq_thresholds_of_individual_unscheduled_queues_of_port_type_2_and_port_type_3_for_asserting_mci1_reg) / sizeof(Fap21v_egq_thresholds_of_individual_unscheduled_queues_of_port_type_2_and_port_type_3_for_asserting_mci1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_ASSERTING_MCI1_REG_ID,
    "thresholds_of_available_resources_for_asserting_mci1_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_thresholds_of_available_resources_for_asserting_mci1_reg[0],
    (sizeof(Fap21v_egq_thresholds_of_available_resources_for_asserting_mci1_reg) / sizeof(Fap21v_egq_thresholds_of_available_resources_for_asserting_mci1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_FOR_CLEARING_REASSEMBLY_REJECT_FLAG_FOR_SCHEDULED_PACKETS_REG_ID,
    "threshold_for_clearing_reassembly_reject_flag_for_scheduled_packets_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_threshold_for_clearing_reassembly_reject_flag_for_scheduled_packets_reg[0],
    (sizeof(Fap21v_egq_threshold_for_clearing_reassembly_reject_flag_for_scheduled_packets_reg) / sizeof(Fap21v_egq_threshold_for_clearing_reassembly_reject_flag_for_scheduled_packets_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_TOTAL_CONSUMED_RESOURCES_IN_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_2_REG_ID,
    "thresholds_of_total_consumed_resources_in_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_2_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_thresholds_of_total_consumed_resources_in_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_2_reg[0],
    (sizeof(Fap21v_egq_thresholds_of_total_consumed_resources_in_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_2_reg) / sizeof(Fap21v_egq_thresholds_of_total_consumed_resources_in_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_2_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_DATA_COHERENCY_ERROR_COUNT_REG_ID,
    "data_coherency_error_count_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_data_coherency_error_count_reg[0],
    (sizeof(Fap21v_egq_data_coherency_error_count_reg) / sizeof(Fap21v_egq_data_coherency_error_count_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_SELECT_2_REG_ID,
    "threshold_select_2_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_threshold_select_2_reg[0],
    (sizeof(Fap21v_egq_threshold_select_2_reg) / sizeof(Fap21v_egq_threshold_select_2_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_PER_PORT_FLOW_CONTROL_THRESHOLD_FOR_QUEUES_WITH_PORT_TYPES_0_AND_1_REG_ID,
    "per_port_flow_control_threshold_for_queues_with_port_types_0_and_1_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_per_port_flow_control_threshold_for_queues_with_port_types_0_and_1_reg[0],
    (sizeof(Fap21v_egq_per_port_flow_control_threshold_for_queues_with_port_types_0_and_1_reg) / sizeof(Fap21v_egq_per_port_flow_control_threshold_for_queues_with_port_types_0_and_1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_2_AND_3_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_1_REG_ID,
    "thresholds_of_individual_unscheduled_queues_for_port_type_2_and_3_to_reject_unscheduled_packets_of_multicast_class_1_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_thresholds_of_individual_unscheduled_queues_for_port_type_2_and_3_to_reject_unscheduled_packets_of_multicast_class_1_reg[0],
    (sizeof(Fap21v_egq_thresholds_of_individual_unscheduled_queues_for_port_type_2_and_3_to_reject_unscheduled_packets_of_multicast_class_1_reg) / sizeof(Fap21v_egq_thresholds_of_individual_unscheduled_queues_for_port_type_2_and_3_to_reject_unscheduled_packets_of_multicast_class_1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_3_REG_ID,
    "thresholds_of_available_resources_for_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_3_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_thresholds_of_available_resources_for_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_3_reg[0],
    (sizeof(Fap21v_egq_thresholds_of_available_resources_for_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_3_reg) / sizeof(Fap21v_egq_thresholds_of_available_resources_for_unscheduled_queue_to_reject_unscheduled_packets_of_multicast_class_3_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_REASSEMBLY_ERROR_REG_ID,
    "reassembly_error_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_reassembly_error_reg[0],
    (sizeof(Fap21v_egq_reassembly_error_reg) / sizeof(Fap21v_egq_reassembly_error_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_PER_PORT_FLOW_CONTROL_THRESHOLDS_FOR_QUEUES_WITH_PORT_TYPES_2_AND_3_REG_ID,
    "per_port_flow_control_thresholds_for_queues_with_port_types_2_and_3_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_per_port_flow_control_thresholds_for_queues_with_port_types_2_and_3_reg[0],
    (sizeof(Fap21v_egq_per_port_flow_control_thresholds_for_queues_with_port_types_2_and_3_reg) / sizeof(Fap21v_egq_per_port_flow_control_thresholds_for_queues_with_port_types_2_and_3_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_MASK_REG_ID,
    "egq_interrupt_mask_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_egq_interrupt_mask_reg[0],
    (sizeof(Fap21v_egq_egq_interrupt_mask_reg) / sizeof(Fap21v_egq_egq_interrupt_mask_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_REASSEMBLY_REJECT_FLAGS_REG_ID,
    "reassembly_reject_flags_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_reassembly_reject_flags_reg[0],
    (sizeof(Fap21v_egq_reassembly_reject_flags_reg) / sizeof(Fap21v_egq_reassembly_reject_flags_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_OF_PORT_TYPE_0_AND_PORT_TYPE_1_FOR_ASSERTING_MCI0_REG_ID,
    "thresholds_of_individual_unscheduled_queues_of_port_type_0_and_port_type_1_for_asserting_mci0_reg",
    (PARAM_VAL_RULES *)&Fap21v_egq_thresholds_of_individual_unscheduled_queues_of_port_type_0_and_port_type_1_for_asserting_mci0_reg[0],
    (sizeof(Fap21v_egq_thresholds_of_individual_unscheduled_queues_of_port_type_0_and_port_type_1_for_asserting_mci0_reg) / sizeof(Fap21v_egq_thresholds_of_individual_unscheduled_queues_of_port_type_0_and_port_type_1_for_asserting_mci0_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_EGQ_ID,
    "egq",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(24)|BIT(25)},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_ECI_EGQ_SCH_CALENDAR_SELECT_REG_ID,
    "egq_sch_calendar_select_reg",
    (PARAM_VAL_RULES *)&Fap21v_eci_egq_sch_calendar_select_reg[0],
    (sizeof(Fap21v_eci_egq_sch_calendar_select_reg) / sizeof(Fap21v_eci_egq_sch_calendar_select_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(26)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_ID,
    "interrupt_block_mask_reg",
    (PARAM_VAL_RULES *)&Fap21v_eci_interrupt_block_mask_reg[0],
    (sizeof(Fap21v_eci_interrupt_block_mask_reg) / sizeof(Fap21v_eci_interrupt_block_mask_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(26)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_MASK_REG_ID,
    "csi_interrupts_mask_reg",
    (PARAM_VAL_RULES *)&Fap21v_eci_csi_interrupts_mask_reg[0],
    (sizeof(Fap21v_eci_csi_interrupts_mask_reg) / sizeof(Fap21v_eci_csi_interrupts_mask_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(26)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_ECI_FABRIC_MULTICAST_QUEUE_BOUNDARY_CONFIGURATION_REG_ID,
    "fabric_multicast_queue_boundary_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_eci_fabric_multicast_queue_boundary_configuration_reg[0],
    (sizeof(Fap21v_eci_fabric_multicast_queue_boundary_configuration_reg) / sizeof(Fap21v_eci_fabric_multicast_queue_boundary_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(26)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_ECI_DRC_BIST_ENABLES_REG_ID,
    "drc_bist_enables_reg",
    (PARAM_VAL_RULES *)&Fap21v_eci_drc_bist_enables_reg[0],
    (sizeof(Fap21v_eci_drc_bist_enables_reg) / sizeof(Fap21v_eci_drc_bist_enables_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(26)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_ECI_MESH_MODE_CONFIGURATION_REG_ID,
    "mesh_mode_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_eci_mesh_mode_configuration_reg[0],
    (sizeof(Fap21v_eci_mesh_mode_configuration_reg) / sizeof(Fap21v_eci_mesh_mode_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(26)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_REG_ID,
    "csi_interrupts_reg",
    (PARAM_VAL_RULES *)&Fap21v_eci_csi_interrupts_reg[0],
    (sizeof(Fap21v_eci_csi_interrupts_reg) / sizeof(Fap21v_eci_csi_interrupts_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(26)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_ECI_ZBT_CONTROL_REG_ID,
    "zbt_control_reg",
    (PARAM_VAL_RULES *)&Fap21v_eci_zbt_control_reg[0],
    (sizeof(Fap21v_eci_zbt_control_reg) / sizeof(Fap21v_eci_zbt_control_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(26)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_ECI_CHIP_WORKING_MODES_CONFIGURATION_REG_ID,
    "chip_working_modes_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_eci_chip_working_modes_configuration_reg[0],
    (sizeof(Fap21v_eci_chip_working_modes_configuration_reg) / sizeof(Fap21v_eci_chip_working_modes_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(26)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_ECI_CPU_STREAMING_IF_CONFIGURATIONS_REG_ID,
    "cpu_streaming_if_configurations_reg",
    (PARAM_VAL_RULES *)&Fap21v_eci_cpu_streaming_if_configurations_reg[0],
    (sizeof(Fap21v_eci_cpu_streaming_if_configurations_reg) / sizeof(Fap21v_eci_cpu_streaming_if_configurations_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(26)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_ECI_VERSION_REG_ID,
    "version_reg",
    (PARAM_VAL_RULES *)&Fap21v_eci_version_reg[0],
    (sizeof(Fap21v_eci_version_reg) / sizeof(Fap21v_eci_version_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(26)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_ECI_IDENTIFICATION_REG_ID,
    "identification_reg",
    (PARAM_VAL_RULES *)&Fap21v_eci_identification_reg[0],
    (sizeof(Fap21v_eci_identification_reg) / sizeof(Fap21v_eci_identification_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(26)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_ECI_FAP10_M_EXISTS_REG_ID,
    "fap10_m_exists_reg",
    (PARAM_VAL_RULES *)&Fap21v_eci_fap10_m_exists_reg[0],
    (sizeof(Fap21v_eci_fap10_m_exists_reg) / sizeof(Fap21v_eci_fap10_m_exists_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(26)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_ECI_INGRESS_INIT_REG_ID,
    "ingress_init_reg",
    (PARAM_VAL_RULES *)&Fap21v_eci_ingress_init_reg[0],
    (sizeof(Fap21v_eci_ingress_init_reg) / sizeof(Fap21v_eci_ingress_init_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(26)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_ECI_GENERAL_CONTROLS_REG_ID,
    "general_controls_reg",
    (PARAM_VAL_RULES *)&Fap21v_eci_general_controls_reg[0],
    (sizeof(Fap21v_eci_general_controls_reg) / sizeof(Fap21v_eci_general_controls_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(26)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_ECI_INGRESS_SHAPE_QUEUE_BOUNDARY_CONFIGURATION_REG_ID,
    "ingress_shape_queue_boundary_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_eci_ingress_shape_queue_boundary_configuration_reg[0],
    (sizeof(Fap21v_eci_ingress_shape_queue_boundary_configuration_reg) / sizeof(Fap21v_eci_ingress_shape_queue_boundary_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(26)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_ECI_MASK_ALL_INTERRUPTS_REG_ID,
    "mask_all_interrupts_reg",
    (PARAM_VAL_RULES *)&Fap21v_eci_mask_all_interrupts_reg[0],
    (sizeof(Fap21v_eci_mask_all_interrupts_reg) / sizeof(Fap21v_eci_mask_all_interrupts_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(26)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_ECI_EIGHT_K_MULTICAST_GROUPS_REG_ID,
    "eight_k_multicast_groups_reg",
    (PARAM_VAL_RULES *)&Fap21v_eci_eight_k_multicast_groups_reg[0],
    (sizeof(Fap21v_eci_eight_k_multicast_groups_reg) / sizeof(Fap21v_eci_eight_k_multicast_groups_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(26)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_ID,
    "interrupt_block_source_reg",
    (PARAM_VAL_RULES *)&Fap21v_eci_interrupt_block_source_reg[0],
    (sizeof(Fap21v_eci_interrupt_block_source_reg) / sizeof(Fap21v_eci_interrupt_block_source_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(26)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_ECI_ID,
    "eci",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(26)},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MSH_INIT_REG_ID,
    "init_reg",
    (PARAM_VAL_RULES *)&Fap21v_msh_init_reg[0],
    (sizeof(Fap21v_msh_init_reg) / sizeof(Fap21v_msh_init_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(27)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MSH_FAP_DETECT_CTRL_CELLS_CNT_ID,
    "fap_detect_ctrl_cells_cnt",
    (PARAM_VAL_RULES *)&Fap21v_msh_fap_detect_ctrl_cells_cnt[0],
    (sizeof(Fap21v_msh_fap_detect_ctrl_cells_cnt) / sizeof(Fap21v_msh_fap_detect_ctrl_cells_cnt[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(27)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MSH_MESH_TOPOLOGY_REG_ID,
    "mesh_topology_reg",
    (PARAM_VAL_RULES *)&Fap21v_msh_mesh_topology_reg[0],
    (sizeof(Fap21v_msh_mesh_topology_reg) / sizeof(Fap21v_msh_mesh_topology_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(27)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MSH_ID,
    "msh",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(27)},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_MASKS_REG_ID,
    "interrupt_masks_reg",
    (PARAM_VAL_RULES *)&Fap21v_fcr_interrupt_masks_reg[0],
    (sizeof(Fap21v_fcr_interrupt_masks_reg) / sizeof(Fap21v_fcr_interrupt_masks_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(28)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FCR_FLOW_STATUS_CELLS_COUNTER_REG_ID,
    "flow_status_cells_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_fcr_flow_status_cells_counter_reg[0],
    (sizeof(Fap21v_fcr_flow_status_cells_counter_reg) / sizeof(Fap21v_fcr_flow_status_cells_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(28)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FCR_GTIMER_CONFIGURATION_REG_ID,
    "gtimer_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_fcr_gtimer_configuration_reg[0],
    (sizeof(Fap21v_fcr_gtimer_configuration_reg) / sizeof(Fap21v_fcr_gtimer_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(28)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FCR_CREDIT_CELLS_COUNTER_REG_ID,
    "credit_cells_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_fcr_credit_cells_counter_reg[0],
    (sizeof(Fap21v_fcr_credit_cells_counter_reg) / sizeof(Fap21v_fcr_credit_cells_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(28)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_REG_ID,
    "fcr_enablers_and_filter_match_input_link_reg",
    (PARAM_VAL_RULES *)&Fap21v_fcr_fcr_enablers_and_filter_match_input_link_reg[0],
    (sizeof(Fap21v_fcr_fcr_enablers_and_filter_match_input_link_reg) / sizeof(Fap21v_fcr_fcr_enablers_and_filter_match_input_link_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(28)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_REG_ID,
    "programmable_control_cell_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_fcr_programmable_control_cell_counter_reg[0],
    (sizeof(Fap21v_fcr_programmable_control_cell_counter_reg) / sizeof(Fap21v_fcr_programmable_control_cell_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(28)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_SOURCES_REG_ID,
    "interrupt_sources_reg",
    (PARAM_VAL_RULES *)&Fap21v_fcr_interrupt_sources_reg[0],
    (sizeof(Fap21v_fcr_interrupt_sources_reg) / sizeof(Fap21v_fcr_interrupt_sources_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(28)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_REG_ID,
    "programmable_control_cell_counter_mask_reg",
    (PARAM_VAL_RULES *)&Fap21v_fcr_programmable_control_cell_counter_mask_reg[0],
    (sizeof(Fap21v_fcr_programmable_control_cell_counter_mask_reg) / sizeof(Fap21v_fcr_programmable_control_cell_counter_mask_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(28)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FCR_TOTAL_CELLS_COUNTER_REG_ID,
    "total_cells_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_fcr_total_cells_counter_reg[0],
    (sizeof(Fap21v_fcr_total_cells_counter_reg) / sizeof(Fap21v_fcr_total_cells_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(28)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FCR_CONNECTIVITY_MAP_REGISTERS_REG_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_fcr_connectivity_map_registers_reg_offset[0],
    (sizeof(Fap21v_fcr_connectivity_map_registers_reg_offset) / sizeof(Fap21v_fcr_connectivity_map_registers_reg_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(29)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FCR_CONNECTIVITY_MAP_REGISTERS_REG_ID,
    "connectivity_map_registers_reg",
    (PARAM_VAL_RULES *)&Fap21v_fcr_connectivity_map_registers_reg[0],
    (sizeof(Fap21v_fcr_connectivity_map_registers_reg) / sizeof(Fap21v_fcr_connectivity_map_registers_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(29)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FCR_GTIMER_TRIGGER_REG_ID,
    "gtimer_trigger_reg",
    (PARAM_VAL_RULES *)&Fap21v_fcr_gtimer_trigger_reg[0],
    (sizeof(Fap21v_fcr_gtimer_trigger_reg) / sizeof(Fap21v_fcr_gtimer_trigger_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(28)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FCR_ENABLE_PETRA_CELL_FORMATS_REG_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_fcr_enable_petra_cell_formats_reg_offset[0],
    (sizeof(Fap21v_fcr_enable_petra_cell_formats_reg_offset) / sizeof(Fap21v_fcr_enable_petra_cell_formats_reg_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(30)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FCR_ENABLE_PETRA_CELL_FORMATS_REG_ID,
    "enable_petra_cell_formats_reg",
    (PARAM_VAL_RULES *)&Fap21v_fcr_enable_petra_cell_formats_reg[0],
    (sizeof(Fap21v_fcr_enable_petra_cell_formats_reg) / sizeof(Fap21v_fcr_enable_petra_cell_formats_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(30)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FCR_PROGRAMMABLE_CELLS_COUNTER_REG_ID,
    "programmable_cells_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_fcr_programmable_cells_counter_reg[0],
    (sizeof(Fap21v_fcr_programmable_cells_counter_reg) / sizeof(Fap21v_fcr_programmable_cells_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(28)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERS_REG_ID,
    "connectivity_map_change_event_registers_reg",
    (PARAM_VAL_RULES *)&Fap21v_fcr_connectivity_map_change_event_registers_reg[0],
    (sizeof(Fap21v_fcr_connectivity_map_change_event_registers_reg) / sizeof(Fap21v_fcr_connectivity_map_change_event_registers_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(28)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FCR_REACH_CELLS_COUNTER_REG_ID,
    "reach_cells_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_fcr_reach_cells_counter_reg[0],
    (sizeof(Fap21v_fcr_reach_cells_counter_reg) / sizeof(Fap21v_fcr_reach_cells_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(28)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FCR_ID,
    "fcr",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(28)|BIT(29)|BIT(30)},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_SELECT_FLOW_TO_QUEUE_MAPPING_REG_ID,
    "select_flow_to_queue_mapping_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_select_flow_to_queue_mapping_reg[0],
    (sizeof(Fap21v_sch_select_flow_to_queue_mapping_reg) / sizeof(Fap21v_sch_select_flow_to_queue_mapping_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_SCH_0X3_REG_ID,
    "sch_0x3_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_sch_0x3_reg[0],
    (sizeof(Fap21v_sch_sch_0x3_reg) / sizeof(Fap21v_sch_sch_0x3_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_SPIA_CAL_CONFIGURATION_REG_ID,
    "spia_cal_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_spia_cal_configuration_reg[0],
    (sizeof(Fap21v_sch_spia_cal_configuration_reg) / sizeof(Fap21v_sch_spia_cal_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_AGGR_FC_3_REG_ID,
    "force_aggr_fc_3_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_force_aggr_fc_3_reg[0],
    (sizeof(Fap21v_sch_force_aggr_fc_3_reg) / sizeof(Fap21v_sch_force_aggr_fc_3_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_AGGR_FC_1_REG_ID,
    "force_aggr_fc_1_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_force_aggr_fc_1_reg[0],
    (sizeof(Fap21v_sch_force_aggr_fc_1_reg) / sizeof(Fap21v_sch_force_aggr_fc_1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_HR_FLOW_CONTROL_MASK_3_2_REG_ID,
    "hr_flow_control_mask_3_2_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_hr_flow_control_mask_3_2_reg[0],
    (sizeof(Fap21v_sch_hr_flow_control_mask_3_2_reg) / sizeof(Fap21v_sch_hr_flow_control_mask_3_2_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_LOW_FC_0_REG_ID,
    "force_low_fc_0_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_force_low_fc_0_reg[0],
    (sizeof(Fap21v_sch_force_low_fc_0_reg) / sizeof(Fap21v_sch_force_low_fc_0_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_DVS_LINK_STATUS_REG_ID,
    "dvs_link_status_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_dvs_link_status_reg[0],
    (sizeof(Fap21v_sch_dvs_link_status_reg) / sizeof(Fap21v_sch_dvs_link_status_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_WR_DATA_REG_0_ID,
    "indirect_command_wr_data_reg_0",
    (PARAM_VAL_RULES *)&Fap21v_sch_indirect_command_wr_data_reg_0[0],
    (sizeof(Fap21v_sch_indirect_command_wr_data_reg_0) / sizeof(Fap21v_sch_indirect_command_wr_data_reg_0[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_LAST_FLOW_RESTART_EVENT_REG_ID,
    "last_flow_restart_event_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_last_flow_restart_event_reg[0],
    (sizeof(Fap21v_sch_last_flow_restart_event_reg) / sizeof(Fap21v_sch_last_flow_restart_event_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_HIGH_FC_0_REG_ID,
    "force_high_fc_0_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_force_high_fc_0_reg[0],
    (sizeof(Fap21v_sch_force_high_fc_0_reg) / sizeof(Fap21v_sch_force_high_fc_0_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_SHAPER_CONFIGURATION_1_REG_ID,
    "shaper_configuration_1_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_shaper_configuration_1_reg[0],
    (sizeof(Fap21v_sch_shaper_configuration_1_reg) / sizeof(Fap21v_sch_shaper_configuration_1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_SMP_MESSAGE_COUNTER_AND_STATUS_CONFIGURATION_REG_ID,
    "smp_message_counter_and_status_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_smp_message_counter_and_status_configuration_reg[0],
    (sizeof(Fap21v_sch_smp_message_counter_and_status_configuration_reg) / sizeof(Fap21v_sch_smp_message_counter_and_status_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_SPIB_RATES_REG_ID,
    "spib_rates_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_spib_rates_reg[0],
    (sizeof(Fap21v_sch_spib_rates_reg) / sizeof(Fap21v_sch_spib_rates_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_RD_DATA_REG_0_ID,
    "indirect_command_rd_data_reg_0",
    (PARAM_VAL_RULES *)&Fap21v_sch_indirect_command_rd_data_reg_0[0],
    (sizeof(Fap21v_sch_indirect_command_rd_data_reg_0) / sizeof(Fap21v_sch_indirect_command_rd_data_reg_0[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_FSF_COMPOSITE_CONFIGURATION_REG_ID,
    "fsf_composite_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_fsf_composite_configuration_reg[0],
    (sizeof(Fap21v_sch_fsf_composite_configuration_reg) / sizeof(Fap21v_sch_fsf_composite_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_ID,
    "interrupt_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_interrupt_reg[0],
    (sizeof(Fap21v_sch_interrupt_reg) / sizeof(Fap21v_sch_interrupt_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_AGGR_FC_2_REG_ID,
    "force_aggr_fc_2_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_force_aggr_fc_2_reg[0],
    (sizeof(Fap21v_sch_force_aggr_fc_2_reg) / sizeof(Fap21v_sch_force_aggr_fc_2_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_HR_FLOW_CONTROL_MASK_0_1_REG_ID,
    "hr_flow_control_mask_0_1_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_hr_flow_control_mask_0_1_reg[0],
    (sizeof(Fap21v_sch_hr_flow_control_mask_0_1_reg) / sizeof(Fap21v_sch_hr_flow_control_mask_0_1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_CREDIT_COUNTER_CONFIGURATION_REG_ID,
    "credit_counter_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_credit_counter_configuration_reg[0],
    (sizeof(Fap21v_sch_credit_counter_configuration_reg) / sizeof(Fap21v_sch_credit_counter_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_SYSTEM_RED_CONFIGURATION_REG_ID,
    "system_red_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_system_red_configuration_reg[0],
    (sizeof(Fap21v_sch_system_red_configuration_reg) / sizeof(Fap21v_sch_system_red_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_HIGH_FC_1_REG_ID,
    "force_high_fc_1_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_force_high_fc_1_reg[0],
    (sizeof(Fap21v_sch_force_high_fc_1_reg) / sizeof(Fap21v_sch_force_high_fc_1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_ATTEMPT_TO_ACTIVATE_FLOW_SCHEDULER_WITH_BAD_PARAMETERS_REG_ID,
    "attempt_to_activate_flow_scheduler_with_bad_parameters_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_attempt_to_activate_flow_scheduler_with_bad_parameters_reg[0],
    (sizeof(Fap21v_sch_attempt_to_activate_flow_scheduler_with_bad_parameters_reg) / sizeof(Fap21v_sch_attempt_to_activate_flow_scheduler_with_bad_parameters_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_CREDIT_COUNTER_REG_ID,
    "credit_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_credit_counter_reg[0],
    (sizeof(Fap21v_sch_credit_counter_reg) / sizeof(Fap21v_sch_credit_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_SCL_SMP_MESSAGES_REG_ID,
    "scl_smp_messages_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_scl_smp_messages_reg[0],
    (sizeof(Fap21v_sch_scl_smp_messages_reg) / sizeof(Fap21v_sch_scl_smp_messages_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_HRPORT_EN_1_REG_ID,
    "hrport_en_1_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_hrport_en_1_reg[0],
    (sizeof(Fap21v_sch_hrport_en_1_reg) / sizeof(Fap21v_sch_hrport_en_1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_LOW_FC_1_REG_ID,
    "force_low_fc_1_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_force_low_fc_1_reg[0],
    (sizeof(Fap21v_sch_force_low_fc_1_reg) / sizeof(Fap21v_sch_force_low_fc_1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_ATTEMPT_TO_ACTIVATE_A_SHAPER_WITH_BAD_PARAMETERS_REG_ID,
    "attempt_to_activate_a_shaper_with_bad_parameters_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_attempt_to_activate_a_shaper_with_bad_parameters_reg[0],
    (sizeof(Fap21v_sch_attempt_to_activate_a_shaper_with_bad_parameters_reg) / sizeof(Fap21v_sch_attempt_to_activate_a_shaper_with_bad_parameters_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_CPU_AND_RECYCLE_INTERFACES_CONFIGURATION_CPU_REG_ID,
    "cpu_and_recycle_interfaces_configuration_cpu_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_cpu_and_recycle_interfaces_configuration_cpu_reg[0],
    (sizeof(Fap21v_sch_cpu_and_recycle_interfaces_configuration_cpu_reg) / sizeof(Fap21v_sch_cpu_and_recycle_interfaces_configuration_cpu_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_SPIB_CAL_CONFIGURATION_REG_ID,
    "spib_cal_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_spib_cal_configuration_reg[0],
    (sizeof(Fap21v_sch_spib_cal_configuration_reg) / sizeof(Fap21v_sch_spib_cal_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_ADDRESS_REG_ID,
    "indirect_command_address_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_indirect_command_address_reg[0],
    (sizeof(Fap21v_sch_indirect_command_address_reg) / sizeof(Fap21v_sch_indirect_command_address_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_DEVICE_SCHEDULER_DVS_CONFIG0_REG_ID,
    "device_scheduler_dvs_config0_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_device_scheduler_dvs_config0_reg[0],
    (sizeof(Fap21v_sch_device_scheduler_dvs_config0_reg) / sizeof(Fap21v_sch_device_scheduler_dvs_config0_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_WR_DATA_REG_1_ID,
    "indirect_command_wr_data_reg_1",
    (PARAM_VAL_RULES *)&Fap21v_sch_indirect_command_wr_data_reg_1[0],
    (sizeof(Fap21v_sch_indirect_command_wr_data_reg_1) / sizeof(Fap21v_sch_indirect_command_wr_data_reg_1[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_CPU_AND_RECYCLE_INTERFACES_CONFIGURATION_RECYCLE_REG_ID,
    "cpu_and_recycle_interfaces_configuration_recycle_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_cpu_and_recycle_interfaces_configuration_recycle_reg[0],
    (sizeof(Fap21v_sch_cpu_and_recycle_interfaces_configuration_recycle_reg) / sizeof(Fap21v_sch_cpu_and_recycle_interfaces_configuration_recycle_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_RD_DATA_REG_2_ID,
    "indirect_command_rd_data_reg_2",
    (PARAM_VAL_RULES *)&Fap21v_sch_indirect_command_rd_data_reg_2[0],
    (sizeof(Fap21v_sch_indirect_command_rd_data_reg_2) / sizeof(Fap21v_sch_indirect_command_rd_data_reg_2[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_REG_ID,
    "indirect_command_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_indirect_command_reg[0],
    (sizeof(Fap21v_sch_indirect_command_reg) / sizeof(Fap21v_sch_indirect_command_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_FC_CONFIGURATION_REG_ID,
    "force_fc_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_force_fc_configuration_reg[0],
    (sizeof(Fap21v_sch_force_fc_configuration_reg) / sizeof(Fap21v_sch_force_fc_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_AGGR_FC_0_REG_ID,
    "force_aggr_fc_0_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_force_aggr_fc_0_reg[0],
    (sizeof(Fap21v_sch_force_aggr_fc_0_reg) / sizeof(Fap21v_sch_force_aggr_fc_0_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_DEVICE_SCHEDULER_DVS_WEIGHT_CONFIG_REG_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_sch_device_scheduler_dvs_weight_config_reg_offset[0],
    (sizeof(Fap21v_sch_device_scheduler_dvs_weight_config_reg_offset) / sizeof(Fap21v_sch_device_scheduler_dvs_weight_config_reg_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(0)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_DEVICE_SCHEDULER_DVS_WEIGHT_CONFIG_REG_ID,
    "device_scheduler_dvs_weight_config_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_device_scheduler_dvs_weight_config_reg[0],
    (sizeof(Fap21v_sch_device_scheduler_dvs_weight_config_reg) / sizeof(Fap21v_sch_device_scheduler_dvs_weight_config_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(0)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_DEVICE_SCHEDULER_DVS_CONFIG1_REG_ID,
    "device_scheduler_dvs_config1_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_device_scheduler_dvs_config1_reg[0],
    (sizeof(Fap21v_sch_device_scheduler_dvs_config1_reg) / sizeof(Fap21v_sch_device_scheduler_dvs_config1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_SMP_MESSAGE_COUNTER_REG_ID,
    "smp_message_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_smp_message_counter_reg[0],
    (sizeof(Fap21v_sch_smp_message_counter_reg) / sizeof(Fap21v_sch_smp_message_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_RD_DATA_REG_1_ID,
    "indirect_command_rd_data_reg_1",
    (PARAM_VAL_RULES *)&Fap21v_sch_indirect_command_rd_data_reg_1[0],
    (sizeof(Fap21v_sch_indirect_command_rd_data_reg_1) / sizeof(Fap21v_sch_indirect_command_rd_data_reg_1[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_SPIA_RATES_REG_ID,
    "spia_rates_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_spia_rates_reg[0],
    (sizeof(Fap21v_sch_spia_rates_reg) / sizeof(Fap21v_sch_spia_rates_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_ID,
    "interrupt_mask_data_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_interrupt_mask_data_reg[0],
    (sizeof(Fap21v_sch_interrupt_mask_data_reg) / sizeof(Fap21v_sch_interrupt_mask_data_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_HRPORT_EN_2_REG_ID,
    "hrport_en_2_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_hrport_en_2_reg[0],
    (sizeof(Fap21v_sch_hrport_en_2_reg) / sizeof(Fap21v_sch_hrport_en_2_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_SCHEDULER_CONFIGURATION_REGISTER_ID,
    "scheduler_configuration_register",
    (PARAM_VAL_RULES *)&Fap21v_sch_scheduler_configuration_register[0],
    (sizeof(Fap21v_sch_scheduler_configuration_register) / sizeof(Fap21v_sch_scheduler_configuration_register[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_WR_DATA_REG_2_ID,
    "indirect_command_wr_data_reg_2",
    (PARAM_VAL_RULES *)&Fap21v_sch_indirect_command_wr_data_reg_2[0],
    (sizeof(Fap21v_sch_indirect_command_wr_data_reg_2) / sizeof(Fap21v_sch_indirect_command_wr_data_reg_2[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_SWITCH_CIR_EIR_IN_DUAL_SHAPERS_REG_ID,
    "switch_cir_eir_in_dual_shapers_reg",
    (PARAM_VAL_RULES *)&Fap21v_sch_switch_cir_eir_in_dual_shapers_reg[0],
    (sizeof(Fap21v_sch_switch_cir_eir_in_dual_shapers_reg) / sizeof(Fap21v_sch_switch_cir_eir_in_dual_shapers_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SCH_ID,
    "sch",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(31), BIT(0)},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_2_ID,
    "indirect_command_wr_data_reg_2",
    (PARAM_VAL_RULES *)&Fap21v_inq_indirect_command_wr_data_reg_2[0],
    (sizeof(Fap21v_inq_indirect_command_wr_data_reg_2) / sizeof(Fap21v_inq_indirect_command_wr_data_reg_2[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_INQ_IPB_OVERFLOW_HEADER_REG_ID,
    "ipb_overflow_header_reg",
    (PARAM_VAL_RULES *)&Fap21v_inq_ipb_overflow_header_reg[0],
    (sizeof(Fap21v_inq_ipb_overflow_header_reg) / sizeof(Fap21v_inq_ipb_overflow_header_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_1_ID,
    "indirect_command_rd_data_reg_1",
    (PARAM_VAL_RULES *)&Fap21v_inq_indirect_command_rd_data_reg_1[0],
    (sizeof(Fap21v_inq_indirect_command_rd_data_reg_1) / sizeof(Fap21v_inq_indirect_command_rd_data_reg_1[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_4_ID,
    "indirect_command_wr_data_reg_4",
    (PARAM_VAL_RULES *)&Fap21v_inq_indirect_command_wr_data_reg_4[0],
    (sizeof(Fap21v_inq_indirect_command_wr_data_reg_4) / sizeof(Fap21v_inq_indirect_command_wr_data_reg_4[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_INQ_LBPTH_REG_ID,
    "lbpth_reg",
    (PARAM_VAL_RULES *)&Fap21v_inq_lbpth_reg[0],
    (sizeof(Fap21v_inq_lbpth_reg) / sizeof(Fap21v_inq_lbpth_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_1_ID,
    "indirect_command_wr_data_reg_1",
    (PARAM_VAL_RULES *)&Fap21v_inq_indirect_command_wr_data_reg_1[0],
    (sizeof(Fap21v_inq_indirect_command_wr_data_reg_1) / sizeof(Fap21v_inq_indirect_command_wr_data_reg_1[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_INQ_INQ_FIFO_STATUS_REG_ID,
    "inq_fifo_status_reg",
    (PARAM_VAL_RULES *)&Fap21v_inq_inq_fifo_status_reg[0],
    (sizeof(Fap21v_inq_inq_fifo_status_reg) / sizeof(Fap21v_inq_inq_fifo_status_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_INQ_IPA_OVERFLOW_HEADER_REG_ID,
    "ipa_overflow_header_reg",
    (PARAM_VAL_RULES *)&Fap21v_inq_ipa_overflow_header_reg[0],
    (sizeof(Fap21v_inq_ipa_overflow_header_reg) / sizeof(Fap21v_inq_ipa_overflow_header_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_INQ_SPI4_FRST_TH_REG_ID,
    "spi4_frst_th_reg",
    (PARAM_VAL_RULES *)&Fap21v_inq_spi4_frst_th_reg[0],
    (sizeof(Fap21v_inq_spi4_frst_th_reg) / sizeof(Fap21v_inq_spi4_frst_th_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_INQ_TDMB_PACKET_COUNTERS_REG_ID,
    "tdmb_packet_counters_reg",
    (PARAM_VAL_RULES *)&Fap21v_inq_tdmb_packet_counters_reg[0],
    (sizeof(Fap21v_inq_tdmb_packet_counters_reg) / sizeof(Fap21v_inq_tdmb_packet_counters_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_INQ_SPI4_SCND_TH_REG_ID,
    "spi4_scnd_th_reg",
    (PARAM_VAL_RULES *)&Fap21v_inq_spi4_scnd_th_reg[0],
    (sizeof(Fap21v_inq_spi4_scnd_th_reg) / sizeof(Fap21v_inq_spi4_scnd_th_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_3_ID,
    "indirect_command_rd_data_reg_3",
    (PARAM_VAL_RULES *)&Fap21v_inq_indirect_command_rd_data_reg_3[0],
    (sizeof(Fap21v_inq_indirect_command_rd_data_reg_3) / sizeof(Fap21v_inq_indirect_command_rd_data_reg_3[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_INQ_MASKS_REG_ID,
    "masks_reg",
    (PARAM_VAL_RULES *)&Fap21v_inq_masks_reg[0],
    (sizeof(Fap21v_inq_masks_reg) / sizeof(Fap21v_inq_masks_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_3_ID,
    "indirect_command_wr_data_reg_3",
    (PARAM_VAL_RULES *)&Fap21v_inq_indirect_command_wr_data_reg_3[0],
    (sizeof(Fap21v_inq_indirect_command_wr_data_reg_3) / sizeof(Fap21v_inq_indirect_command_wr_data_reg_3[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_INQ_TDM_FIFOS_MEMORY_LOCKS_FOR_DATA_FLOW_READ_AND_OR_WRITE_REG_ID,
    "tdm_fifos_memory_locks_for_data_flow_read_and_or_write_reg",
    (PARAM_VAL_RULES *)&Fap21v_inq_tdm_fifos_memory_locks_for_data_flow_read_and_or_write_reg[0],
    (sizeof(Fap21v_inq_tdm_fifos_memory_locks_for_data_flow_read_and_or_write_reg) / sizeof(Fap21v_inq_tdm_fifos_memory_locks_for_data_flow_read_and_or_write_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_ADDRESS_REG_ID,
    "indirect_command_address_reg",
    (PARAM_VAL_RULES *)&Fap21v_inq_indirect_command_address_reg[0],
    (sizeof(Fap21v_inq_indirect_command_address_reg) / sizeof(Fap21v_inq_indirect_command_address_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_0_ID,
    "indirect_command_rd_data_reg_0",
    (PARAM_VAL_RULES *)&Fap21v_inq_indirect_command_rd_data_reg_0[0],
    (sizeof(Fap21v_inq_indirect_command_rd_data_reg_0) / sizeof(Fap21v_inq_indirect_command_rd_data_reg_0[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_5_ID,
    "indirect_command_rd_data_reg_5",
    (PARAM_VAL_RULES *)&Fap21v_inq_indirect_command_rd_data_reg_5[0],
    (sizeof(Fap21v_inq_indirect_command_rd_data_reg_5) / sizeof(Fap21v_inq_indirect_command_rd_data_reg_5[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_6_ID,
    "indirect_command_wr_data_reg_6",
    (PARAM_VAL_RULES *)&Fap21v_inq_indirect_command_wr_data_reg_6[0],
    (sizeof(Fap21v_inq_indirect_command_wr_data_reg_6) / sizeof(Fap21v_inq_indirect_command_wr_data_reg_6[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_INQ_TDMA_PACKET_COUNTERS_REG_ID,
    "tdma_packet_counters_reg",
    (PARAM_VAL_RULES *)&Fap21v_inq_tdma_packet_counters_reg[0],
    (sizeof(Fap21v_inq_tdma_packet_counters_reg) / sizeof(Fap21v_inq_tdma_packet_counters_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_4_ID,
    "indirect_command_rd_data_reg_4",
    (PARAM_VAL_RULES *)&Fap21v_inq_indirect_command_rd_data_reg_4[0],
    (sizeof(Fap21v_inq_indirect_command_rd_data_reg_4) / sizeof(Fap21v_inq_indirect_command_rd_data_reg_4[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_0_ID,
    "indirect_command_wr_data_reg_0",
    (PARAM_VAL_RULES *)&Fap21v_inq_indirect_command_wr_data_reg_0[0],
    (sizeof(Fap21v_inq_indirect_command_wr_data_reg_0) / sizeof(Fap21v_inq_indirect_command_wr_data_reg_0[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_5_ID,
    "indirect_command_wr_data_reg_5",
    (PARAM_VAL_RULES *)&Fap21v_inq_indirect_command_wr_data_reg_5[0],
    (sizeof(Fap21v_inq_indirect_command_wr_data_reg_5) / sizeof(Fap21v_inq_indirect_command_wr_data_reg_5[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_2_ID,
    "indirect_command_rd_data_reg_2",
    (PARAM_VAL_RULES *)&Fap21v_inq_indirect_command_rd_data_reg_2[0],
    (sizeof(Fap21v_inq_indirect_command_rd_data_reg_2) / sizeof(Fap21v_inq_indirect_command_rd_data_reg_2[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_INQ_IP_FIFOS_MEMORY_LOCKS_FOR_DATA_FLOW_READ_AND_OR_WRITE_REG_ID,
    "ip_fifos_memory_locks_for_data_flow_read_and_or_write_reg",
    (PARAM_VAL_RULES *)&Fap21v_inq_ip_fifos_memory_locks_for_data_flow_read_and_or_write_reg[0],
    (sizeof(Fap21v_inq_ip_fifos_memory_locks_for_data_flow_read_and_or_write_reg) / sizeof(Fap21v_inq_ip_fifos_memory_locks_for_data_flow_read_and_or_write_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_7_ID,
    "indirect_command_rd_data_reg_7",
    (PARAM_VAL_RULES *)&Fap21v_inq_indirect_command_rd_data_reg_7[0],
    (sizeof(Fap21v_inq_indirect_command_rd_data_reg_7) / sizeof(Fap21v_inq_indirect_command_rd_data_reg_7[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_REG_ID,
    "indirect_command_reg",
    (PARAM_VAL_RULES *)&Fap21v_inq_indirect_command_reg[0],
    (sizeof(Fap21v_inq_indirect_command_reg) / sizeof(Fap21v_inq_indirect_command_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_INQ_INTERRUPTS_REG_ID,
    "interrupts_reg",
    (PARAM_VAL_RULES *)&Fap21v_inq_interrupts_reg[0],
    (sizeof(Fap21v_inq_interrupts_reg) / sizeof(Fap21v_inq_interrupts_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_7_ID,
    "indirect_command_wr_data_reg_7",
    (PARAM_VAL_RULES *)&Fap21v_inq_indirect_command_wr_data_reg_7[0],
    (sizeof(Fap21v_inq_indirect_command_wr_data_reg_7) / sizeof(Fap21v_inq_indirect_command_wr_data_reg_7[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_INQ_TDM_OVERFLOW_HEADER_REG_ID,
    "tdm_overflow_header_reg",
    (PARAM_VAL_RULES *)&Fap21v_inq_tdm_overflow_header_reg[0],
    (sizeof(Fap21v_inq_tdm_overflow_header_reg) / sizeof(Fap21v_inq_tdm_overflow_header_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_6_ID,
    "indirect_command_rd_data_reg_6",
    (PARAM_VAL_RULES *)&Fap21v_inq_indirect_command_rd_data_reg_6[0],
    (sizeof(Fap21v_inq_indirect_command_rd_data_reg_6) / sizeof(Fap21v_inq_indirect_command_rd_data_reg_6[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_INQ_ID,
    "inq",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(1)},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_2_ID,
    "indirect_command_wr_data_reg_2",
    (PARAM_VAL_RULES *)&Fap21v_mmu_indirect_command_wr_data_reg_2[0],
    (sizeof(Fap21v_mmu_indirect_command_wr_data_reg_2) / sizeof(Fap21v_mmu_indirect_command_wr_data_reg_2[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_ADDRESS_REG_ID,
    "indirect_command_address_reg",
    (PARAM_VAL_RULES *)&Fap21v_mmu_indirect_command_address_reg[0],
    (sizeof(Fap21v_mmu_indirect_command_address_reg) / sizeof(Fap21v_mmu_indirect_command_address_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_1_ID,
    "indirect_command_rd_data_reg_1",
    (PARAM_VAL_RULES *)&Fap21v_mmu_indirect_command_rd_data_reg_1[0],
    (sizeof(Fap21v_mmu_indirect_command_rd_data_reg_1) / sizeof(Fap21v_mmu_indirect_command_rd_data_reg_1[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MMU_MMU_PETRA_HEADER_CONFIGURATION_REG_ID,
    "mmu_petra_header_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_mmu_mmu_petra_header_configuration_reg[0],
    (sizeof(Fap21v_mmu_mmu_petra_header_configuration_reg) / sizeof(Fap21v_mmu_mmu_petra_header_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_0_ID,
    "indirect_command_rd_data_reg_0",
    (PARAM_VAL_RULES *)&Fap21v_mmu_indirect_command_rd_data_reg_0[0],
    (sizeof(Fap21v_mmu_indirect_command_rd_data_reg_0) / sizeof(Fap21v_mmu_indirect_command_rd_data_reg_0[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_1_ID,
    "indirect_command_wr_data_reg_1",
    (PARAM_VAL_RULES *)&Fap21v_mmu_indirect_command_wr_data_reg_1[0],
    (sizeof(Fap21v_mmu_indirect_command_wr_data_reg_1) / sizeof(Fap21v_mmu_indirect_command_wr_data_reg_1[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_6_ID,
    "indirect_command_rd_data_reg_6",
    (PARAM_VAL_RULES *)&Fap21v_mmu_indirect_command_rd_data_reg_6[0],
    (sizeof(Fap21v_mmu_indirect_command_rd_data_reg_6) / sizeof(Fap21v_mmu_indirect_command_rd_data_reg_6[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_REG_ID,
    "indirect_command_reg",
    (PARAM_VAL_RULES *)&Fap21v_mmu_indirect_command_reg[0],
    (sizeof(Fap21v_mmu_indirect_command_reg) / sizeof(Fap21v_mmu_indirect_command_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MMU_MMU_INTERRUPTS_MASK_REGSITER_REG_ID,
    "mmu_interrupts_mask_regsiter_reg",
    (PARAM_VAL_RULES *)&Fap21v_mmu_mmu_interrupts_mask_regsiter_reg[0],
    (sizeof(Fap21v_mmu_mmu_interrupts_mask_regsiter_reg) / sizeof(Fap21v_mmu_mmu_interrupts_mask_regsiter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_4_ID,
    "indirect_command_wr_data_reg_4",
    (PARAM_VAL_RULES *)&Fap21v_mmu_indirect_command_wr_data_reg_4[0],
    (sizeof(Fap21v_mmu_indirect_command_wr_data_reg_4) / sizeof(Fap21v_mmu_indirect_command_wr_data_reg_4[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_3_ID,
    "indirect_command_rd_data_reg_3",
    (PARAM_VAL_RULES *)&Fap21v_mmu_indirect_command_rd_data_reg_3[0],
    (sizeof(Fap21v_mmu_indirect_command_rd_data_reg_3) / sizeof(Fap21v_mmu_indirect_command_rd_data_reg_3[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_3_ID,
    "indirect_command_wr_data_reg_3",
    (PARAM_VAL_RULES *)&Fap21v_mmu_indirect_command_wr_data_reg_3[0],
    (sizeof(Fap21v_mmu_indirect_command_wr_data_reg_3) / sizeof(Fap21v_mmu_indirect_command_wr_data_reg_3[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MMU_MMU_ENABLERS_REGISTER_REG_ID,
    "mmu_enablers_register_reg",
    (PARAM_VAL_RULES *)&Fap21v_mmu_mmu_enablers_register_reg[0],
    (sizeof(Fap21v_mmu_mmu_enablers_register_reg) / sizeof(Fap21v_mmu_mmu_enablers_register_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_6_ID,
    "indirect_command_wr_data_reg_6",
    (PARAM_VAL_RULES *)&Fap21v_mmu_indirect_command_wr_data_reg_6[0],
    (sizeof(Fap21v_mmu_indirect_command_wr_data_reg_6) / sizeof(Fap21v_mmu_indirect_command_wr_data_reg_6[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MMU_MMU_CRC_ERROR_COUNTER_REG_ID,
    "mmu_crc_error_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_mmu_mmu_crc_error_counter_reg[0],
    (sizeof(Fap21v_mmu_mmu_crc_error_counter_reg) / sizeof(Fap21v_mmu_mmu_crc_error_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MMU_MMU_ADDRESS_MAPPING_REGISTER_REG_ID,
    "mmu_address_mapping_register_reg",
    (PARAM_VAL_RULES *)&Fap21v_mmu_mmu_address_mapping_register_reg[0],
    (sizeof(Fap21v_mmu_mmu_address_mapping_register_reg) / sizeof(Fap21v_mmu_mmu_address_mapping_register_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_5_ID,
    "indirect_command_rd_data_reg_5",
    (PARAM_VAL_RULES *)&Fap21v_mmu_indirect_command_rd_data_reg_5[0],
    (sizeof(Fap21v_mmu_indirect_command_rd_data_reg_5) / sizeof(Fap21v_mmu_indirect_command_rd_data_reg_5[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MMU_MMU_INTERRUPTS_REG_ID,
    "mmu_interrupts_reg",
    (PARAM_VAL_RULES *)&Fap21v_mmu_mmu_interrupts_reg[0],
    (sizeof(Fap21v_mmu_mmu_interrupts_reg) / sizeof(Fap21v_mmu_mmu_interrupts_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_5_ID,
    "indirect_command_wr_data_reg_5",
    (PARAM_VAL_RULES *)&Fap21v_mmu_indirect_command_wr_data_reg_5[0],
    (sizeof(Fap21v_mmu_indirect_command_wr_data_reg_5) / sizeof(Fap21v_mmu_indirect_command_wr_data_reg_5[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_2_ID,
    "indirect_command_rd_data_reg_2",
    (PARAM_VAL_RULES *)&Fap21v_mmu_indirect_command_rd_data_reg_2[0],
    (sizeof(Fap21v_mmu_indirect_command_rd_data_reg_2) / sizeof(Fap21v_mmu_indirect_command_rd_data_reg_2[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_0_ID,
    "indirect_command_wr_data_reg_0",
    (PARAM_VAL_RULES *)&Fap21v_mmu_indirect_command_wr_data_reg_0[0],
    (sizeof(Fap21v_mmu_indirect_command_wr_data_reg_0) / sizeof(Fap21v_mmu_indirect_command_wr_data_reg_0[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_7_ID,
    "indirect_command_rd_data_reg_7",
    (PARAM_VAL_RULES *)&Fap21v_mmu_indirect_command_rd_data_reg_7[0],
    (sizeof(Fap21v_mmu_indirect_command_rd_data_reg_7) / sizeof(Fap21v_mmu_indirect_command_rd_data_reg_7[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_7_ID,
    "indirect_command_wr_data_reg_7",
    (PARAM_VAL_RULES *)&Fap21v_mmu_indirect_command_wr_data_reg_7[0],
    (sizeof(Fap21v_mmu_indirect_command_wr_data_reg_7) / sizeof(Fap21v_mmu_indirect_command_wr_data_reg_7[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_4_ID,
    "indirect_command_rd_data_reg_4",
    (PARAM_VAL_RULES *)&Fap21v_mmu_indirect_command_rd_data_reg_4[0],
    (sizeof(Fap21v_mmu_indirect_command_rd_data_reg_4) / sizeof(Fap21v_mmu_indirect_command_rd_data_reg_4[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MMU_ID,
    "mmu",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(2)},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_2_REG_ID,
    "receive_source_routed_data_cell_filtered_cells_side_a_2_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_2_reg[0],
    (sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_2_reg) / sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_2_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_4_REG_ID,
    "receive_source_routed_data_cell_filtered_cells_side_a_4_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_4_reg[0],
    (sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_4_reg) / sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_4_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_1_REG_ID,
    "receive_source_routed_data_cell_filtered_cells_side_a_1_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_1_reg[0],
    (sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_1_reg) / sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_0_REG_ID,
    "receive_source_routed_data_cell_filtered_cells_side_b_0_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_0_reg[0],
    (sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_0_reg) / sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_0_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_0_REG_ID,
    "receive_source_routed_data_cell_filtered_cells_side_a_0_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_0_reg[0],
    (sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_0_reg) / sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_0_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDR_INTERRUPT_MASK_REG_ID,
    "interrupt_mask_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdr_interrupt_mask_reg[0],
    (sizeof(Fap21v_fdr_interrupt_mask_reg) / sizeof(Fap21v_fdr_interrupt_mask_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_8_REG_ID,
    "receive_source_routed_data_cell_filtered_cells_side_b_8_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_8_reg[0],
    (sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_8_reg) / sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_8_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_8_REG_ID,
    "receive_source_routed_data_cell_filtered_cells_side_a_8_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_8_reg[0],
    (sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_8_reg) / sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_8_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_7_REG_ID,
    "receive_source_routed_data_cell_filtered_cells_side_b_7_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_7_reg[0],
    (sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_7_reg) / sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_7_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_6_REG_ID,
    "receive_source_routed_data_cell_filtered_cells_side_b_6_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_6_reg[0],
    (sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_6_reg) / sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_6_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_9_REG_ID,
    "receive_source_routed_data_cell_filtered_cells_side_b_9_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_9_reg[0],
    (sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_9_reg) / sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_9_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDR_PROGRAMMABLE_CELLS_COUNTER_REG_ID,
    "programmable_cells_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdr_programmable_cells_counter_reg[0],
    (sizeof(Fap21v_fdr_programmable_cells_counter_reg) / sizeof(Fap21v_fdr_programmable_cells_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDR_FILTER_MATCH_INPUT_LINK_REG_ID,
    "filter_match_input_link_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdr_filter_match_input_link_reg[0],
    (sizeof(Fap21v_fdr_filter_match_input_link_reg) / sizeof(Fap21v_fdr_filter_match_input_link_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_REG_ID,
    "programmable_data_cell_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdr_programmable_data_cell_counter_reg[0],
    (sizeof(Fap21v_fdr_programmable_data_cell_counter_reg) / sizeof(Fap21v_fdr_programmable_data_cell_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_3_REG_ID,
    "receive_source_routed_data_cell_filtered_cells_side_a_3_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_3_reg[0],
    (sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_3_reg) / sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_3_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_2_REG_ID,
    "receive_source_routed_data_cell_filtered_cells_side_b_2_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_2_reg[0],
    (sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_2_reg) / sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_2_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_5_REG_ID,
    "receive_source_routed_data_cell_filtered_cells_side_a_5_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_5_reg[0],
    (sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_5_reg) / sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_5_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_4_REG_ID,
    "receive_source_routed_data_cell_filtered_cells_side_b_4_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_4_reg[0],
    (sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_4_reg) / sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_4_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_1_REG_ID,
    "receive_source_routed_data_cell_filtered_cells_side_b_1_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_1_reg[0],
    (sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_1_reg) / sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_3_REG_ID,
    "receive_source_routed_data_cell_filtered_cells_side_b_3_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_3_reg[0],
    (sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_3_reg) / sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_3_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_REG_ID,
    "fdr_overflows_and_fifos_statuses_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdr_fdr_overflows_and_fifos_statuses_reg[0],
    (sizeof(Fap21v_fdr_fdr_overflows_and_fifos_statuses_reg) / sizeof(Fap21v_fdr_fdr_overflows_and_fifos_statuses_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDR_INTERRUPT_SOURCES_REG_ID,
    "interrupt_sources_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdr_interrupt_sources_reg[0],
    (sizeof(Fap21v_fdr_interrupt_sources_reg) / sizeof(Fap21v_fdr_interrupt_sources_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_7_REG_ID,
    "receive_source_routed_data_cell_filtered_cells_side_a_7_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_7_reg[0],
    (sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_7_reg) / sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_7_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_6_REG_ID,
    "receive_source_routed_data_cell_filtered_cells_side_a_6_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_6_reg[0],
    (sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_6_reg) / sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_6_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_9_REG_ID,
    "receive_source_routed_data_cell_filtered_cells_side_a_9_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_9_reg[0],
    (sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_9_reg) / sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_a_9_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_5_REG_ID,
    "receive_source_routed_data_cell_filtered_cells_side_b_5_reg",
    (PARAM_VAL_RULES *)&Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_5_reg[0],
    (sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_5_reg) / sizeof(Fap21v_fdr_receive_source_routed_data_cell_filtered_cells_side_b_5_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_FDR_ID,
    "fdr",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(3)},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_4_ID,
    "packet_header_filter_a_reg_4",
    (PARAM_VAL_RULES *)&Fap21v_lbp_packet_header_filter_a_reg_4[0],
    (sizeof(Fap21v_lbp_packet_header_filter_a_reg_4) / sizeof(Fap21v_lbp_packet_header_filter_a_reg_4[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_CLASS2TO3_MAPPING_REG_ID,
    "class2to3_mapping_reg",
    (PARAM_VAL_RULES *)&Fap21v_lbp_class2to3_mapping_reg[0],
    (sizeof(Fap21v_lbp_class2to3_mapping_reg) / sizeof(Fap21v_lbp_class2to3_mapping_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_LAG_CONFIGURATION_REG_ID,
    "lag_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_lbp_lag_configuration_reg[0],
    (sizeof(Fap21v_lbp_lag_configuration_reg) / sizeof(Fap21v_lbp_lag_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_INTERRUPTS_REG_ID,
    "interrupts_reg",
    (PARAM_VAL_RULES *)&Fap21v_lbp_interrupts_reg[0],
    (sizeof(Fap21v_lbp_interrupts_reg) / sizeof(Fap21v_lbp_interrupts_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_UN_INITIALIZED_LAG_FWD_ADDRESS_REG_ID,
    "un_initialized_lag_fwd_address_reg",
    (PARAM_VAL_RULES *)&Fap21v_lbp_un_initialized_lag_fwd_address_reg[0],
    (sizeof(Fap21v_lbp_un_initialized_lag_fwd_address_reg) / sizeof(Fap21v_lbp_un_initialized_lag_fwd_address_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_LBP_CONFIGURATION_2_REG_ID,
    "lbp_configuration_2_reg",
    (PARAM_VAL_RULES *)&Fap21v_lbp_lbp_configuration_2_reg[0],
    (sizeof(Fap21v_lbp_lbp_configuration_2_reg) / sizeof(Fap21v_lbp_lbp_configuration_2_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_MASK_INTERRUPTS_REG_ID,
    "mask_interrupts_reg",
    (PARAM_VAL_RULES *)&Fap21v_lbp_mask_interrupts_reg[0],
    (sizeof(Fap21v_lbp_mask_interrupts_reg) / sizeof(Fap21v_lbp_mask_interrupts_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_SNOOP_COMMANDS_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_lbp_snoop_commands_offset[0],
    (sizeof(Fap21v_lbp_snoop_commands_offset) / sizeof(Fap21v_lbp_snoop_commands_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(5)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_SNOOP_COMMANDS_ID,
    "snoop_commands",
    (PARAM_VAL_RULES *)&Fap21v_lbp_snoop_commands[0],
    (sizeof(Fap21v_lbp_snoop_commands) / sizeof(Fap21v_lbp_snoop_commands[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_UN_INITIALIZED_LAG_SCND_ADDRESS_REG_ID,
    "un_initialized_lag_scnd_address_reg",
    (PARAM_VAL_RULES *)&Fap21v_lbp_un_initialized_lag_scnd_address_reg[0],
    (sizeof(Fap21v_lbp_un_initialized_lag_scnd_address_reg) / sizeof(Fap21v_lbp_un_initialized_lag_scnd_address_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_0_ID,
    "packet_header_filter_b_reg_0",
    (PARAM_VAL_RULES *)&Fap21v_lbp_packet_header_filter_b_reg_0[0],
    (sizeof(Fap21v_lbp_packet_header_filter_b_reg_0) / sizeof(Fap21v_lbp_packet_header_filter_b_reg_0[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_3_ID,
    "packet_header_filter_a_reg_3",
    (PARAM_VAL_RULES *)&Fap21v_lbp_packet_header_filter_a_reg_3[0],
    (sizeof(Fap21v_lbp_packet_header_filter_a_reg_3) / sizeof(Fap21v_lbp_packet_header_filter_a_reg_3[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_INDIRECT_COMMAND_WR_DATA_REG_0_ID,
    "indirect_command_wr_data_reg_0",
    (PARAM_VAL_RULES *)&Fap21v_lbp_indirect_command_wr_data_reg_0[0],
    (sizeof(Fap21v_lbp_indirect_command_wr_data_reg_0) / sizeof(Fap21v_lbp_indirect_command_wr_data_reg_0[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_2_ID,
    "packet_header_filter_a_reg_2",
    (PARAM_VAL_RULES *)&Fap21v_lbp_packet_header_filter_a_reg_2[0],
    (sizeof(Fap21v_lbp_packet_header_filter_a_reg_2) / sizeof(Fap21v_lbp_packet_header_filter_a_reg_2[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_FABRIC_MULTICAST_QUEUES_RANGE_REG_ID,
    "fabric_multicast_queues_range_reg",
    (PARAM_VAL_RULES *)&Fap21v_lbp_fabric_multicast_queues_range_reg[0],
    (sizeof(Fap21v_lbp_fabric_multicast_queues_range_reg) / sizeof(Fap21v_lbp_fabric_multicast_queues_range_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_PRESTERA_RELATED_REG_ID,
    "prestera_related_reg",
    (PARAM_VAL_RULES *)&Fap21v_lbp_prestera_related_reg[0],
    (sizeof(Fap21v_lbp_prestera_related_reg) / sizeof(Fap21v_lbp_prestera_related_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_LST_CRP_HDR_2_REG_ID,
    "lst_crp_hdr_2_reg",
    (PARAM_VAL_RULES *)&Fap21v_lbp_lst_crp_hdr_2_reg[0],
    (sizeof(Fap21v_lbp_lst_crp_hdr_2_reg) / sizeof(Fap21v_lbp_lst_crp_hdr_2_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_1_ID,
    "packet_header_filter_b_reg_1",
    (PARAM_VAL_RULES *)&Fap21v_lbp_packet_header_filter_b_reg_1[0],
    (sizeof(Fap21v_lbp_packet_header_filter_b_reg_1) / sizeof(Fap21v_lbp_packet_header_filter_b_reg_1[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_INDIRECT_COMMAND_RD_DATA_REG_0_ID,
    "indirect_command_rd_data_reg_0",
    (PARAM_VAL_RULES *)&Fap21v_lbp_indirect_command_rd_data_reg_0[0],
    (sizeof(Fap21v_lbp_indirect_command_rd_data_reg_0) / sizeof(Fap21v_lbp_indirect_command_rd_data_reg_0[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_PETRA_FTMH_REG_ID,
    "soc_petra_ftmh_reg",
    (PARAM_VAL_RULES *)&Fap21v_lbp_petra_ftmh_reg[0],
    (sizeof(Fap21v_lbp_petra_ftmh_reg) / sizeof(Fap21v_lbp_petra_ftmh_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_4_ID,
    "packet_header_filter_b_reg_4",
    (PARAM_VAL_RULES *)&Fap21v_lbp_packet_header_filter_b_reg_4[0],
    (sizeof(Fap21v_lbp_packet_header_filter_b_reg_4) / sizeof(Fap21v_lbp_packet_header_filter_b_reg_4[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_1_ID,
    "packet_header_filter_a_reg_1",
    (PARAM_VAL_RULES *)&Fap21v_lbp_packet_header_filter_a_reg_1[0],
    (sizeof(Fap21v_lbp_packet_header_filter_a_reg_1) / sizeof(Fap21v_lbp_packet_header_filter_a_reg_1[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_DISCARDE_PACKET_COUNTER_REG_ID,
    "discarde_packet_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_lbp_discarde_packet_counter_reg[0],
    (sizeof(Fap21v_lbp_discarde_packet_counter_reg) / sizeof(Fap21v_lbp_discarde_packet_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_CLASS3TO2_MAPPING_REG_ID,
    "class3to2_mapping_reg",
    (PARAM_VAL_RULES *)&Fap21v_lbp_class3to2_mapping_reg[0],
    (sizeof(Fap21v_lbp_class3to2_mapping_reg) / sizeof(Fap21v_lbp_class3to2_mapping_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_3_ID,
    "packet_header_filter_b_reg_3",
    (PARAM_VAL_RULES *)&Fap21v_lbp_packet_header_filter_b_reg_3[0],
    (sizeof(Fap21v_lbp_packet_header_filter_b_reg_3) / sizeof(Fap21v_lbp_packet_header_filter_b_reg_3[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_2_ID,
    "packet_header_filter_b_reg_2",
    (PARAM_VAL_RULES *)&Fap21v_lbp_packet_header_filter_b_reg_2[0],
    (sizeof(Fap21v_lbp_packet_header_filter_b_reg_2) / sizeof(Fap21v_lbp_packet_header_filter_b_reg_2[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_5_ID,
    "packet_header_filter_a_reg_5",
    (PARAM_VAL_RULES *)&Fap21v_lbp_packet_header_filter_a_reg_5[0],
    (sizeof(Fap21v_lbp_packet_header_filter_a_reg_5) / sizeof(Fap21v_lbp_packet_header_filter_a_reg_5[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_COUNTER_CONFIGURATION_REG_ID,
    "packet_counter_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_lbp_packet_counter_configuration_reg[0],
    (sizeof(Fap21v_lbp_packet_counter_configuration_reg) / sizeof(Fap21v_lbp_packet_counter_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_LST_CRP_HDR_1_REG_ID,
    "lst_crp_hdr_1_reg",
    (PARAM_VAL_RULES *)&Fap21v_lbp_lst_crp_hdr_1_reg[0],
    (sizeof(Fap21v_lbp_lst_crp_hdr_1_reg) / sizeof(Fap21v_lbp_lst_crp_hdr_1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_UN_INIT_ENTRY_REG_ID,
    "un_init_entry_reg",
    (PARAM_VAL_RULES *)&Fap21v_lbp_un_init_entry_reg[0],
    (sizeof(Fap21v_lbp_un_init_entry_reg) / sizeof(Fap21v_lbp_un_init_entry_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_LST_CRP_HDR_0_REG_ID,
    "lst_crp_hdr_0_reg",
    (PARAM_VAL_RULES *)&Fap21v_lbp_lst_crp_hdr_0_reg[0],
    (sizeof(Fap21v_lbp_lst_crp_hdr_0_reg) / sizeof(Fap21v_lbp_lst_crp_hdr_0_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_INDIRECT_COMMAND_ADDRESS_REG_ID,
    "indirect_command_address_reg",
    (PARAM_VAL_RULES *)&Fap21v_lbp_indirect_command_address_reg[0],
    (sizeof(Fap21v_lbp_indirect_command_address_reg) / sizeof(Fap21v_lbp_indirect_command_address_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_COUNTER_REG_ID,
    "packet_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_lbp_packet_counter_reg[0],
    (sizeof(Fap21v_lbp_packet_counter_reg) / sizeof(Fap21v_lbp_packet_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_LBP_CONFIGURATION_1_REG_ID,
    "lbp_configuration_1_reg",
    (PARAM_VAL_RULES *)&Fap21v_lbp_lbp_configuration_1_reg[0],
    (sizeof(Fap21v_lbp_lbp_configuration_1_reg) / sizeof(Fap21v_lbp_lbp_configuration_1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_0_ID,
    "packet_header_filter_a_reg_0",
    (PARAM_VAL_RULES *)&Fap21v_lbp_packet_header_filter_a_reg_0[0],
    (sizeof(Fap21v_lbp_packet_header_filter_a_reg_0) / sizeof(Fap21v_lbp_packet_header_filter_a_reg_0[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_INDIRECT_COMMAND_REG_ID,
    "indirect_command_reg",
    (PARAM_VAL_RULES *)&Fap21v_lbp_indirect_command_reg[0],
    (sizeof(Fap21v_lbp_indirect_command_reg) / sizeof(Fap21v_lbp_indirect_command_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_INBOUND_MIRROR_ENABLE_B_63_TO_32_REG_ID,
    "inbound_mirror_enable_b_63_to_32_reg",
    (PARAM_VAL_RULES *)&Fap21v_lbp_inbound_mirror_enable_b_63_to_32_reg[0],
    (sizeof(Fap21v_lbp_inbound_mirror_enable_b_63_to_32_reg) / sizeof(Fap21v_lbp_inbound_mirror_enable_b_63_to_32_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_INBOUND_MIRROR_ENABLE_A_31_TO_0_REG_ID,
    "inbound_mirror_enable_a_31_to_0_reg",
    (PARAM_VAL_RULES *)&Fap21v_lbp_inbound_mirror_enable_a_31_to_0_reg[0],
    (sizeof(Fap21v_lbp_inbound_mirror_enable_a_31_to_0_reg) / sizeof(Fap21v_lbp_inbound_mirror_enable_a_31_to_0_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_INITIALIZE_TABLES_REG_ID,
    "initialize_tables_reg",
    (PARAM_VAL_RULES *)&Fap21v_lbp_initialize_tables_reg[0],
    (sizeof(Fap21v_lbp_initialize_tables_reg) / sizeof(Fap21v_lbp_initialize_tables_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_5_ID,
    "packet_header_filter_b_reg_5",
    (PARAM_VAL_RULES *)&Fap21v_lbp_packet_header_filter_b_reg_5[0],
    (sizeof(Fap21v_lbp_packet_header_filter_b_reg_5) / sizeof(Fap21v_lbp_packet_header_filter_b_reg_5[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_LBP_ID,
    "lbp",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(4)|BIT(5)},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_RSCLK_EDGE_SELECT_REG_ID,
    "rsclk_edge_select_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_rsclk_edge_select_reg[0],
    (sizeof(Fap21v_spi_rsclk_edge_select_reg) / sizeof(Fap21v_spi_rsclk_edge_select_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_DATA_ERROR_CNT_REG_ID,
    "data_error_cnt_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_data_error_cnt_reg[0],
    (sizeof(Fap21v_spi_data_error_cnt_reg) / sizeof(Fap21v_spi_data_error_cnt_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_DIP4_ERROR_CNT_REG_ID,
    "dip4_error_cnt_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_dip4_error_cnt_reg[0],
    (sizeof(Fap21v_spi_dip4_error_cnt_reg) / sizeof(Fap21v_spi_dip4_error_cnt_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_DIP4_ALARM_THRESHOLD_REG_ID,
    "dip4_alarm_threshold_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_dip4_alarm_threshold_reg[0],
    (sizeof(Fap21v_spi_dip4_alarm_threshold_reg) / sizeof(Fap21v_spi_dip4_alarm_threshold_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_GENERAL_SINK_CONFIGURATION_REGISTER_FOR_STATUS_CHANNEL_REG_ID,
    "general_sink_configuration_register_for_status_channel_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_general_sink_configuration_register_for_status_channel_reg[0],
    (sizeof(Fap21v_spi_general_sink_configuration_register_for_status_channel_reg) / sizeof(Fap21v_spi_general_sink_configuration_register_for_status_channel_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_SOURCE_DATA_TRAIN_LEN_M_REG_ID,
    "source_data_train_len_m_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_source_data_train_len_m_reg[0],
    (sizeof(Fap21v_spi_source_data_train_len_m_reg) / sizeof(Fap21v_spi_source_data_train_len_m_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_UNDER_FLOW_ERROR_CNT_REG_ID,
    "under_flow_error_cnt_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_under_flow_error_cnt_reg[0],
    (sizeof(Fap21v_spi_under_flow_error_cnt_reg) / sizeof(Fap21v_spi_under_flow_error_cnt_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_SINK_STATUS_CALENDAR_M_REG_ID,
    "sink_status_calendar_m_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_sink_status_calendar_m_reg[0],
    (sizeof(Fap21v_spi_sink_status_calendar_m_reg) / sizeof(Fap21v_spi_sink_status_calendar_m_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_INDIRECT_COMMAND_WR_DATA_REG_0_ID,
    "indirect_command_wr_data_reg_0",
    (PARAM_VAL_RULES *)&Fap21v_spi_indirect_command_wr_data_reg_0[0],
    (sizeof(Fap21v_spi_indirect_command_wr_data_reg_0) / sizeof(Fap21v_spi_indirect_command_wr_data_reg_0[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_GENERAL_SINK_DATA_CONFIGURATION_REG_ID,
    "general_sink_data_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_general_sink_data_configuration_reg[0],
    (sizeof(Fap21v_spi_general_sink_data_configuration_reg) / sizeof(Fap21v_spi_general_sink_data_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_SOURCE_STATUS_CALENDAR_M_REG_ID,
    "source_status_calendar_m_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_source_status_calendar_m_reg[0],
    (sizeof(Fap21v_spi_source_status_calendar_m_reg) / sizeof(Fap21v_spi_source_status_calendar_m_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_SOURCE_STATUS_CALENDAR_LEN_REG_ID,
    "source_status_calendar_len_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_source_status_calendar_len_reg[0],
    (sizeof(Fap21v_spi_source_status_calendar_len_reg) / sizeof(Fap21v_spi_source_status_calendar_len_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_PCW_ERROR_CNT_REG_ID,
    "pcw_error_cnt_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_pcw_error_cnt_reg[0],
    (sizeof(Fap21v_spi_pcw_error_cnt_reg) / sizeof(Fap21v_spi_pcw_error_cnt_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_CLEAR_SINK_STATE_REG_ID,
    "clear_sink_state_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_clear_sink_state_reg[0],
    (sizeof(Fap21v_spi_clear_sink_state_reg) / sizeof(Fap21v_spi_clear_sink_state_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_DIP2_ERROR_CNT_REG_ID,
    "dip2_error_cnt_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_dip2_error_cnt_reg[0],
    (sizeof(Fap21v_spi_dip2_error_cnt_reg) / sizeof(Fap21v_spi_dip2_error_cnt_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_INDIRECT_COMMAND_RD_DATA_REG_0_ID,
    "indirect_command_rd_data_reg_0",
    (PARAM_VAL_RULES *)&Fap21v_spi_indirect_command_rd_data_reg_0[0],
    (sizeof(Fap21v_spi_indirect_command_rd_data_reg_0) / sizeof(Fap21v_spi_indirect_command_rd_data_reg_0[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_DIP2_GOOD_TO_BAD_RATIO_REG_ID,
    "dip2_good_to_bad_ratio_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_dip2_good_to_bad_ratio_reg[0],
    (sizeof(Fap21v_spi_dip2_good_to_bad_ratio_reg) / sizeof(Fap21v_spi_dip2_good_to_bad_ratio_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_SINK_DATA_TRAIN_LEN_M_REG_ID,
    "sink_data_train_len_m_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_sink_data_train_len_m_reg[0],
    (sizeof(Fap21v_spi_sink_data_train_len_m_reg) / sizeof(Fap21v_spi_sink_data_train_len_m_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_MAX_FRAMING_PATTERN_REG_ID,
    "max_framing_pattern_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_max_framing_pattern_reg[0],
    (sizeof(Fap21v_spi_max_framing_pattern_reg) / sizeof(Fap21v_spi_max_framing_pattern_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_SINK_STATUS_CALENDAR_LEN_REG_ID,
    "sink_status_calendar_len_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_sink_status_calendar_len_reg[0],
    (sizeof(Fap21v_spi_sink_status_calendar_len_reg) / sizeof(Fap21v_spi_sink_status_calendar_len_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_SOURCES_REG_ID,
    "interrupt_sources_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_interrupt_sources_reg[0],
    (sizeof(Fap21v_spi_interrupt_sources_reg) / sizeof(Fap21v_spi_interrupt_sources_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_TSCLK_EDGE_SELECT_REG_ID,
    "tsclk_edge_select_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_tsclk_edge_select_reg[0],
    (sizeof(Fap21v_spi_tsclk_edge_select_reg) / sizeof(Fap21v_spi_tsclk_edge_select_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_DIP2_ALARM_THRESHOLD_REG_ID,
    "dip2_alarm_threshold_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_dip2_alarm_threshold_reg[0],
    (sizeof(Fap21v_spi_dip2_alarm_threshold_reg) / sizeof(Fap21v_spi_dip2_alarm_threshold_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_SOURCE_DATA_MAX_T_REG_ID,
    "source_data_max_t_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_source_data_max_t_reg[0],
    (sizeof(Fap21v_spi_source_data_max_t_reg) / sizeof(Fap21v_spi_source_data_max_t_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_IN_FRAME_THRESHOLD_REG_ID,
    "in_frame_threshold_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_in_frame_threshold_reg[0],
    (sizeof(Fap21v_spi_in_frame_threshold_reg) / sizeof(Fap21v_spi_in_frame_threshold_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_OUT_OF_FRAME_THRESHOLD_REG_ID,
    "out_of_frame_threshold_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_out_of_frame_threshold_reg[0],
    (sizeof(Fap21v_spi_out_of_frame_threshold_reg) / sizeof(Fap21v_spi_out_of_frame_threshold_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_SYNC_GOOD_DIP4_THRESHOLD_REG_ID,
    "sync_good_dip4_threshold_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_sync_good_dip4_threshold_reg[0],
    (sizeof(Fap21v_spi_sync_good_dip4_threshold_reg) / sizeof(Fap21v_spi_sync_good_dip4_threshold_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_MASKS_REG_ID,
    "interrupt_masks_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_interrupt_masks_reg[0],
    (sizeof(Fap21v_spi_interrupt_masks_reg) / sizeof(Fap21v_spi_interrupt_masks_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_INDIRECT_COMMAND_ADDRESS_REG_ID,
    "indirect_command_address_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_indirect_command_address_reg[0],
    (sizeof(Fap21v_spi_indirect_command_address_reg) / sizeof(Fap21v_spi_indirect_command_address_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_GENERAL_SOURCE_DATA_CONFIGURATION_REG_ID,
    "general_source_data_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_general_source_data_configuration_reg[0],
    (sizeof(Fap21v_spi_general_source_data_configuration_reg) / sizeof(Fap21v_spi_general_source_data_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_GENERAL_SOURCE_FCS_CONFIGURATION_REG_ID,
    "general_source_fcs_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_general_source_fcs_configuration_reg[0],
    (sizeof(Fap21v_spi_general_source_fcs_configuration_reg) / sizeof(Fap21v_spi_general_source_fcs_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_SOP_ERROR_CNT_REG_ID,
    "sop_error_cnt_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_sop_error_cnt_reg[0],
    (sizeof(Fap21v_spi_sop_error_cnt_reg) / sizeof(Fap21v_spi_sop_error_cnt_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_FRAMING_ERROR_CNT_REG_ID,
    "framing_error_cnt_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_framing_error_cnt_reg[0],
    (sizeof(Fap21v_spi_framing_error_cnt_reg) / sizeof(Fap21v_spi_framing_error_cnt_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_EOP_ERROR_CNT_REG_ID,
    "eop_error_cnt_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_eop_error_cnt_reg[0],
    (sizeof(Fap21v_spi_eop_error_cnt_reg) / sizeof(Fap21v_spi_eop_error_cnt_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_INDIRECT_COMMAND_REG_ID,
    "indirect_command_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_indirect_command_reg[0],
    (sizeof(Fap21v_spi_indirect_command_reg) / sizeof(Fap21v_spi_indirect_command_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_TSS_RDY_POSITION_REG_ID,
    "tss_rdy_position_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_tss_rdy_position_reg[0],
    (sizeof(Fap21v_spi_tss_rdy_position_reg) / sizeof(Fap21v_spi_tss_rdy_position_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_DATA_LINK_STATE_REG_ID,
    "data_link_state_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_data_link_state_reg[0],
    (sizeof(Fap21v_spi_data_link_state_reg) / sizeof(Fap21v_spi_data_link_state_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_DIP4_GOOD_TO_BAD_RATIO_REG_ID,
    "dip4_good_to_bad_ratio_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_dip4_good_to_bad_ratio_reg[0],
    (sizeof(Fap21v_spi_dip4_good_to_bad_ratio_reg) / sizeof(Fap21v_spi_dip4_good_to_bad_ratio_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_OVERFLOW_ERROR_CNT_REG_ID,
    "overflow_error_cnt_reg",
    (PARAM_VAL_RULES *)&Fap21v_spi_overflow_error_cnt_reg[0],
    (sizeof(Fap21v_spi_overflow_error_cnt_reg) / sizeof(Fap21v_spi_overflow_error_cnt_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_SPI_ID,
    "spi",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(6)},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_TX_PATTERN_REG_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_mac_tx_pattern_reg_offset[0],
    (sizeof(Fap21v_mac_tx_pattern_reg_offset) / sizeof(Fap21v_mac_tx_pattern_reg_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(8)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_TX_PATTERN_REG_ID,
    "tx_pattern_reg",
    (PARAM_VAL_RULES *)&Fap21v_mac_tx_pattern_reg[0],
    (sizeof(Fap21v_mac_tx_pattern_reg) / sizeof(Fap21v_mac_tx_pattern_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(8)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_SER_DES_POWER_DOWN_AND_RESET_REG_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_mac_ser_des_power_down_and_reset_reg_offset[0],
    (sizeof(Fap21v_mac_ser_des_power_down_and_reset_reg_offset) / sizeof(Fap21v_mac_ser_des_power_down_and_reset_reg_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(9)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_SER_DES_POWER_DOWN_AND_RESET_REG_ID,
    "ser_des_power_down_and_reset_reg",
    (PARAM_VAL_RULES *)&Fap21v_mac_ser_des_power_down_and_reset_reg[0],
    (sizeof(Fap21v_mac_ser_des_power_down_and_reset_reg) / sizeof(Fap21v_mac_ser_des_power_down_and_reset_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(9)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_2_REG_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_mac_interrupt_2_reg_offset[0],
    (sizeof(Fap21v_mac_interrupt_2_reg_offset) / sizeof(Fap21v_mac_interrupt_2_reg_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(10)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_2_REG_ID,
    "interrupt_2_reg",
    (PARAM_VAL_RULES *)&Fap21v_mac_interrupt_2_reg[0],
    (sizeof(Fap21v_mac_interrupt_2_reg) / sizeof(Fap21v_mac_interrupt_2_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(10)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_SER_DES_PLL_RESET_REG_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_mac_ser_des_pll_reset_reg_offset[0],
    (sizeof(Fap21v_mac_ser_des_pll_reset_reg_offset) / sizeof(Fap21v_mac_ser_des_pll_reset_reg_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(11)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_SER_DES_PLL_RESET_REG_ID,
    "ser_des_pll_reset_reg",
    (PARAM_VAL_RULES *)&Fap21v_mac_ser_des_pll_reset_reg[0],
    (sizeof(Fap21v_mac_ser_des_pll_reset_reg) / sizeof(Fap21v_mac_ser_des_pll_reset_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(11)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_SERDES_CONFIGURATION_REG_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_mac_serdes_configuration_reg_offset[0],
    (sizeof(Fap21v_mac_serdes_configuration_reg_offset) / sizeof(Fap21v_mac_serdes_configuration_reg_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(12)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_SERDES_CONFIGURATION_REG_ID,
    "serdes_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_mac_serdes_configuration_reg[0],
    (sizeof(Fap21v_mac_serdes_configuration_reg) / sizeof(Fap21v_mac_serdes_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(12)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_LEAKY_BUCKET_CONTROL_REG_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_mac_leaky_bucket_control_reg_offset[0],
    (sizeof(Fap21v_mac_leaky_bucket_control_reg_offset) / sizeof(Fap21v_mac_leaky_bucket_control_reg_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(13)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_LEAKY_BUCKET_CONTROL_REG_ID,
    "leaky_bucket_control_reg",
    (PARAM_VAL_RULES *)&Fap21v_mac_leaky_bucket_control_reg[0],
    (sizeof(Fap21v_mac_leaky_bucket_control_reg) / sizeof(Fap21v_mac_leaky_bucket_control_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(13)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_MAC_TRANSMIT_CELL_COUNTERS_REG_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_mac_mac_transmit_cell_counters_reg_offset[0],
    (sizeof(Fap21v_mac_mac_transmit_cell_counters_reg_offset) / sizeof(Fap21v_mac_mac_transmit_cell_counters_reg_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(14)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_MAC_TRANSMIT_CELL_COUNTERS_REG_ID,
    "mac_transmit_cell_counters_reg",
    (PARAM_VAL_RULES *)&Fap21v_mac_mac_transmit_cell_counters_reg[0],
    (sizeof(Fap21v_mac_mac_transmit_cell_counters_reg) / sizeof(Fap21v_mac_mac_transmit_cell_counters_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(14)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_SINGLE_MAC_CRC_ERROR_COUNTER_REG_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_mac_single_mac_crc_error_counter_reg_offset[0],
    (sizeof(Fap21v_mac_single_mac_crc_error_counter_reg_offset) / sizeof(Fap21v_mac_single_mac_crc_error_counter_reg_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(15)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_SINGLE_MAC_CRC_ERROR_COUNTER_REG_ID,
    "single_mac_crc_error_counter_reg",
    (PARAM_VAL_RULES *)&Fap21v_mac_single_mac_crc_error_counter_reg[0],
    (sizeof(Fap21v_mac_single_mac_crc_error_counter_reg) / sizeof(Fap21v_mac_single_mac_crc_error_counter_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(15)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_3_REG_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_mac_interrupt_3_reg_offset[0],
    (sizeof(Fap21v_mac_interrupt_3_reg_offset) / sizeof(Fap21v_mac_interrupt_3_reg_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(16)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_3_REG_ID,
    "interrupt_3_reg",
    (PARAM_VAL_RULES *)&Fap21v_mac_interrupt_3_reg[0],
    (sizeof(Fap21v_mac_interrupt_3_reg) / sizeof(Fap21v_mac_interrupt_3_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(16)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_GENERAL_SER_DES_CONFIGURATIONS_REG_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_mac_general_ser_des_configurations_reg_offset[0],
    (sizeof(Fap21v_mac_general_ser_des_configurations_reg_offset) / sizeof(Fap21v_mac_general_ser_des_configurations_reg_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(17)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_GENERAL_SER_DES_CONFIGURATIONS_REG_ID,
    "general_ser_des_configurations_reg",
    (PARAM_VAL_RULES *)&Fap21v_mac_general_ser_des_configurations_reg[0],
    (sizeof(Fap21v_mac_general_ser_des_configurations_reg) / sizeof(Fap21v_mac_general_ser_des_configurations_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(17)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_4_REG_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_mac_interrupt_4_reg_offset[0],
    (sizeof(Fap21v_mac_interrupt_4_reg_offset) / sizeof(Fap21v_mac_interrupt_4_reg_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(18)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_4_REG_ID,
    "interrupt_4_reg",
    (PARAM_VAL_RULES *)&Fap21v_mac_interrupt_4_reg[0],
    (sizeof(Fap21v_mac_interrupt_4_reg) / sizeof(Fap21v_mac_interrupt_4_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(18)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_MAC_LINK_LEVEL_FLOW_CONTROL_AND_COMMA_CONFIGURATION_REG_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_mac_mac_link_level_flow_control_and_comma_configuration_reg_offset[0],
    (sizeof(Fap21v_mac_mac_link_level_flow_control_and_comma_configuration_reg_offset) / sizeof(Fap21v_mac_mac_link_level_flow_control_and_comma_configuration_reg_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(19)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_MAC_LINK_LEVEL_FLOW_CONTROL_AND_COMMA_CONFIGURATION_REG_ID,
    "mac_link_level_flow_control_and_comma_configuration_reg",
    (PARAM_VAL_RULES *)&Fap21v_mac_mac_link_level_flow_control_and_comma_configuration_reg[0],
    (sizeof(Fap21v_mac_mac_link_level_flow_control_and_comma_configuration_reg) / sizeof(Fap21v_mac_mac_link_level_flow_control_and_comma_configuration_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(19)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_BER_COUNTERS_REG_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_mac_ber_counters_reg_offset[0],
    (sizeof(Fap21v_mac_ber_counters_reg_offset) / sizeof(Fap21v_mac_ber_counters_reg_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(20)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_BER_COUNTERS_REG_ID,
    "ber_counters_reg",
    (PARAM_VAL_RULES *)&Fap21v_mac_ber_counters_reg[0],
    (sizeof(Fap21v_mac_ber_counters_reg) / sizeof(Fap21v_mac_ber_counters_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_LEAKY_BUCKET_REG_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_mac_leaky_bucket_reg_offset[0],
    (sizeof(Fap21v_mac_leaky_bucket_reg_offset) / sizeof(Fap21v_mac_leaky_bucket_reg_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(21)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_LEAKY_BUCKET_REG_ID,
    "leaky_bucket_reg",
    (PARAM_VAL_RULES *)&Fap21v_mac_leaky_bucket_reg[0],
    (sizeof(Fap21v_mac_leaky_bucket_reg) / sizeof(Fap21v_mac_leaky_bucket_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_1_REG_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_mac_interrupt_1_reg_offset[0],
    (sizeof(Fap21v_mac_interrupt_1_reg_offset) / sizeof(Fap21v_mac_interrupt_1_reg_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(22)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_1_REG_ID,
    "interrupt_1_reg",
    (PARAM_VAL_RULES *)&Fap21v_mac_interrupt_1_reg[0],
    (sizeof(Fap21v_mac_interrupt_1_reg) / sizeof(Fap21v_mac_interrupt_1_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(22)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_MAC_ENABLERS_REG_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_mac_mac_enablers_reg_offset[0],
    (sizeof(Fap21v_mac_mac_enablers_reg_offset) / sizeof(Fap21v_mac_mac_enablers_reg_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(23)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_MAC_ENABLERS_REG_ID,
    "mac_enablers_reg",
    (PARAM_VAL_RULES *)&Fap21v_mac_mac_enablers_reg[0],
    (sizeof(Fap21v_mac_mac_enablers_reg) / sizeof(Fap21v_mac_mac_enablers_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(23)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_MAC_RECEIVE_RESET_REG_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_mac_mac_receive_reset_reg_offset[0],
    (sizeof(Fap21v_mac_mac_receive_reset_reg_offset) / sizeof(Fap21v_mac_mac_receive_reset_reg_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(24)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_MAC_RECEIVE_RESET_REG_ID,
    "mac_receive_reset_reg",
    (PARAM_VAL_RULES *)&Fap21v_mac_mac_receive_reset_reg[0],
    (sizeof(Fap21v_mac_mac_receive_reset_reg) / sizeof(Fap21v_mac_mac_receive_reset_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_SINGLE_MAC_LOOPBACK_PRBS_AND_LINK_LEVEL_FLOW_CONTROL_ENABLE_REG_OFFSET_ID,
    "offset",
    (PARAM_VAL_RULES *)&Fap21v_mac_single_mac_loopback_prbs_and_link_level_flow_control_enable_reg_offset[0],
    (sizeof(Fap21v_mac_single_mac_loopback_prbs_and_link_level_flow_control_enable_reg_offset) / sizeof(Fap21v_mac_single_mac_loopback_prbs_and_link_level_flow_control_enable_reg_offset[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(25)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_SINGLE_MAC_LOOPBACK_PRBS_AND_LINK_LEVEL_FLOW_CONTROL_ENABLE_REG_ID,
    "single_mac_loopback_prbs_and_link_level_flow_control_enable_reg",
    (PARAM_VAL_RULES *)&Fap21v_mac_single_mac_loopback_prbs_and_link_level_flow_control_enable_reg[0],
    (sizeof(Fap21v_mac_single_mac_loopback_prbs_and_link_level_flow_control_enable_reg) / sizeof(Fap21v_mac_single_mac_loopback_prbs_and_link_level_flow_control_enable_reg[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(25)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_MAC_ID,
    "mac",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_TYPE_LOOKUP_TABLE_TBL_QUEUE_TYPE_LOOKUP_TABLE_ID,
    "queue_type_lookup_table",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(0)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_TYPE_LOOKUP_TABLE_TBL_W_ID,
    "queue_type_lookup_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(0)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_TYPE_LOOKUP_TABLE_TBL_R_ID,
    "queue_type_lookup_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_PRIORITY_MAP_SELECT_TBL_QUEUE_PRIORITY_MAP_SELECT_ID,
    "queue_priority_map_select",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(2)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_PRIORITY_MAP_SELECT_TBL_W_ID,
    "queue_priority_map_select_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_PRIORITY_MAP_SELECT_TBL_R_ID,
    "queue_priority_map_select_tbl_r",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_CREDIT_BALANCE_BASED_THRESHOLDS_TABLE_TBL_BACKOFF_ENTER_QCR_BAL_TH_ID,
    "backoff_enter_qcr_bal_th",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(4)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_CREDIT_BALANCE_BASED_THRESHOLDS_TABLE_TBL_BACKOFF_EXIT_QCR_BAL_TH_ID,
    "backoff_exit_qcr_bal_th",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(4)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_CREDIT_BALANCE_BASED_THRESHOLDS_TABLE_TBL_BACKLOG_ENTER_QCR_BAL_TH_ID,
    "backlog_enter_qcr_bal_th",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(4)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_CREDIT_BALANCE_BASED_THRESHOLDS_TABLE_TBL_BACKLOG_EXIT_QCR_BAL_TH_ID,
    "backlog_exit_qcr_bal_th",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(4)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_CREDIT_BALANCE_BASED_THRESHOLDS_TABLE_TBL_W_ID,
    "credit_balance_based_thresholds_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_CREDIT_BALANCE_BASED_THRESHOLDS_TABLE_TBL_R_ID,
    "credit_balance_based_thresholds_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_DESCRIPTOR_TABLE_TBL_CR_BAL_ID,
    "cr_bal",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(6)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_DESCRIPTOR_TABLE_TBL_CRS_ID,
    "crs",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(6)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_DESCRIPTOR_TABLE_TBL_IN_DQCQ_ID,
    "in_dqcq",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(6)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_DESCRIPTOR_TABLE_TBL_ONE_PKT_DEQ_ID,
    "one_pkt_deq",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(6)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_DESCRIPTOR_TABLE_TBL_W_ID,
    "queue_descriptor_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_DESCRIPTOR_TABLE_TBL_R_ID,
    "queue_descriptor_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(7)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_DESTINATION_DEVICE_AND_PORT_LOOKUP_TABLE_TBL_DEST_PORT_ID,
    "dest_port",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(8)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_DESTINATION_DEVICE_AND_PORT_LOOKUP_TABLE_TBL_DEST_DEV_ID,
    "dest_dev",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(8)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_DESTINATION_DEVICE_AND_PORT_LOOKUP_TABLE_TBL_W_ID,
    "destination_device_and_port_lookup_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(8)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_DESTINATION_DEVICE_AND_PORT_LOOKUP_TABLE_TBL_R_ID,
    "destination_device_and_port_lookup_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(9)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_SIZE_TABLE_TBL_EXPONENT_ID,
    "exponent",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(10)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_SIZE_TABLE_TBL_MANTISSA_ID,
    "mantissa",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(10)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_SIZE_TABLE_TBL_QSIZE_4B_ID,
    "qsize_4b",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(10)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_SIZE_TABLE_TBL_W_ID,
    "queue_size_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(10)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_SIZE_TABLE_TBL_R_ID,
    "queue_size_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(11)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_EMPTY_QUEUE_CREDIT_BALANCE_TABLE_TBL_EMPTY_QSATISFIED_CR_BAL_ID,
    "empty_qsatisfied_cr_bal",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(12)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_EMPTY_QUEUE_CREDIT_BALANCE_TABLE_TBL_MAX_EMPTY_QCR_BAL_ID,
    "max_empty_qcr_bal",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(12)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_EMPTY_QUEUE_CREDIT_BALANCE_TABLE_TBL_EXCEED_MAX_EMPTY_QCR_BAL_ID,
    "exceed_max_empty_qcr_bal",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(12)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_EMPTY_QUEUE_CREDIT_BALANCE_TABLE_TBL_W_ID,
    "empty_queue_credit_balance_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(12)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_EMPTY_QUEUE_CREDIT_BALANCE_TABLE_TBL_R_ID,
    "empty_queue_credit_balance_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(13)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_SYSTEM_RED_MAX_QUEUE_SIZE_TABLE_TBL_MAXQSZ_ID,
    "maxqsz",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(14)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_SYSTEM_RED_MAX_QUEUE_SIZE_TABLE_TBL_MAXQSZ_AGE_ID,
    "maxqsz_age",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(14)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_SYSTEM_RED_MAX_QUEUE_SIZE_TABLE_TBL_W_ID,
    "system_red_max_queue_size_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(14)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_SYSTEM_RED_MAX_QUEUE_SIZE_TABLE_TBL_R_ID,
    "system_red_max_queue_size_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(15)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_SIZE_BASED_THRESHOLDS_TABLE_TBL_OFF_TO_SLOW_MSG_TH_ID,
    "off_to_slow_msg_th",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(16)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_SIZE_BASED_THRESHOLDS_TABLE_TBL_OFF_TO_NORM_MSG_TH_ID,
    "off_to_norm_msg_th",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(16)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_SIZE_BASED_THRESHOLDS_TABLE_TBL_SLOW_TO_NORM_MSG_TH_ID,
    "slow_to_norm_msg_th",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(16)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_SIZE_BASED_THRESHOLDS_TABLE_TBL_NORM_TO_SLOW_MSG_TH_ID,
    "norm_to_slow_msg_th",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(16)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_SIZE_BASED_THRESHOLDS_TABLE_TBL_FSM_TH_MUL_ID,
    "fsm_th_mul",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(16)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_SIZE_BASED_THRESHOLDS_TABLE_TBL_W_ID,
    "queue_size_based_thresholds_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(16)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_SIZE_BASED_THRESHOLDS_TABLE_TBL_R_ID,
    "queue_size_based_thresholds_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(17)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_SYSTEM_PHYSICAL_PORT_LOOKUP_TABLE_TBL_SYS_PHY_PORT_ID,
    "sys_phy_port",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(18)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_SYSTEM_PHYSICAL_PORT_LOOKUP_TABLE_TBL_W_ID,
    "system_physical_port_lookup_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(18)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_SYSTEM_PHYSICAL_PORT_LOOKUP_TABLE_TBL_R_ID,
    "system_physical_port_lookup_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(19)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_PRIORITY_MAPS_TABLE_TBL_QUEUE_PRIORITY_MAPS_TABLE_0_ID,
    "queue_priority_maps_table0",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(20)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_PRIORITY_MAPS_TABLE_TBL_QUEUE_PRIORITY_MAPS_TABLE_1_ID,
    "queue_priority_maps_table_tbl1",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(10)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_PRIORITY_MAPS_TABLE_TBL_W_ID,
    "queue_priority_maps_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_PRIORITY_MAPS_TABLE_TBL_R_ID,
    "queue_priority_maps_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_FLOW_STATUS_MESSAGE_REQUEST_QUEUE_CONTROL_TABLE_TBL_FSMRQ_CTRL_ID,
    "fsmrq_ctrl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(22)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_FLOW_STATUS_MESSAGE_REQUEST_QUEUE_CONTROL_TABLE_TBL_W_ID,
    "flow_status_message_request_queue_control_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(22)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_FLOW_STATUS_MESSAGE_REQUEST_QUEUE_CONTROL_TABLE_TBL_R_ID,
    "flow_status_message_request_queue_control_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(23)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_FLOW_ID_LOOKUP_TABLE_TBL_BASE_FLOW_ID,
    "base_flow",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(24)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_FLOW_ID_LOOKUP_TABLE_TBL_SUB_FLOW_MODE_ID,
    "sub_flow_mode",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(24)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_FLOW_ID_LOOKUP_TABLE_TBL_W_ID,
    "flow_id_lookup_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_FLOW_ID_LOOKUP_TABLE_TBL_R_ID,
    "flow_id_lookup_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(25)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_W_ID,
    "ips",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0x1555555},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_IPS_R_ID,
    "ips",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0x2AAAAAA},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_SCHEDULER_ENABLE_MEMORY_SEM_TBL_SCH_ENA_8_ELEMENTS_ID,
    "sch_ena_8_elements",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(27)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_SCHEDULER_ENABLE_MEMORY_SEM_TBL_W_ID,
    "scheduler_enable_memory_sem_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(27)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_SCHEDULER_ENABLE_MEMORY_SEM_TBL_R_ID,
    "scheduler_enable_memory_sem_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(28)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_PORT_QUEUE_SIZE_PQS_TBL_MAX_QSZ_ID,
    "max_qsz",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(29)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_PORT_QUEUE_SIZE_PQS_TBL_FLOW_ID_ID,
    "flow_id",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(29)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_PORT_QUEUE_SIZE_PQS_TBL_AGING_BIT_ID,
    "aging_bit",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(29)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_PORT_QUEUE_SIZE_PQS_TBL_W_ID,
    "port_queue_size_pqs_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(29)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_PORT_QUEUE_SIZE_PQS_TBL_R_ID,
    "port_queue_size_pqs_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(30)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_FLOW_SUB_FLOW_FSF_TBL_SFENA_ID,
    "sfena",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(31)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_FLOW_SUB_FLOW_FSF_TBL_W_ID,
    "flow_sub_flow_fsf_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_FLOW_SUB_FLOW_FSF_TBL_R_ID,
    "flow_sub_flow_fsf_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_FLOW_GROUP_MEMORY_FGM_TBL_R_ID,
    "flow_group_memory_fgm_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_FORCE_STATUS_MESSAGE_TBL_MESSAGE_FLOW_ID_ID,
    "message_flow_id",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(3)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_FORCE_STATUS_MESSAGE_TBL_MESSAGE_TYPE_ID,
    "message_type",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(3)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_FORCE_STATUS_MESSAGE_TBL_MESSAGE_GROUP_ID,
    "message_group",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(3)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_FORCE_STATUS_MESSAGE_TBL_MESSAGE_TO_SHAPER_ID,
    "message_to_shaper",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(3)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_FORCE_STATUS_MESSAGE_TBL_W_ID,
    "force_status_message_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_FORCE_STATUS_MESSAGE_TBL_R_ID,
    "force_status_message_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_CL_SCHEDULERS_CONFIGURATION_SCC_TBL_CLSCH_TYPE_ID,
    "clsch_type",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(5)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_CL_SCHEDULERS_CONFIGURATION_SCC_TBL_W_ID,
    "cl_schedulers_configuration_scc_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_CL_SCHEDULERS_CONFIGURATION_SCC_TBL_R_ID,
    "cl_schedulers_configuration_scc_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_DSM_TBL_DUAL_SHAPER_ENA_ID,
    "dual_shaper_ena",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(7)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_DSM_TBL_W_ID,
    "dsm_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(7)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_DSM_TBL_R_ID,
    "dsm_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(8)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_DEVICE_RATE_MEMORY_DRM_TBL_DEVICE_RATE_ID,
    "device_rate",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(9)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_DEVICE_RATE_MEMORY_DRM_TBL_W_ID,
    "device_rate_memory_drm_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(9)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_DEVICE_RATE_MEMORY_DRM_TBL_R_ID,
    "device_rate_memory_drm_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(10)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_TOKEN_MEMORY_CONTROLLER_TMC_TBL_TOKEN_COUNT_ID,
    "token_count",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(11)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_TOKEN_MEMORY_CONTROLLER_TMC_TBL_SLOW_STATUS_ID,
    "slow_status",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(11)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_TOKEN_MEMORY_CONTROLLER_TMC_TBL_W_ID,
    "token_memory_controller_tmc_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(11)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_TOKEN_MEMORY_CONTROLLER_TMC_TBL_R_ID,
    "token_memory_controller_tmc_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(12)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_HR_SCHEDULER_CONFIGURATION_SHC_TBL_HRMODE_ID,
    "hrmode",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(13)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_HR_SCHEDULER_CONFIGURATION_SHC_TBL_HRMASK_TYPE_ID,
    "hrmask_type",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(13)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_HR_SCHEDULER_CONFIGURATION_SHC_TBL_W_ID,
    "hr_scheduler_configuration_shc_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(13)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_HR_SCHEDULER_CONFIGURATION_SHC_TBL_R_ID,
    "hr_scheduler_configuration_shc_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(14)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_FLOW_TO_QUEUE_MAPPING_FQM_TBL_BASE_QUEUE_NUM_ID,
    "base_queue_num",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(15)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_FLOW_TO_QUEUE_MAPPING_FQM_TBL_SUB_FLOW_MODE_ID,
    "sub_flow_mode",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(15)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_FLOW_TO_QUEUE_MAPPING_FQM_TBL_FLOW_SLOW_ENABLE_ID,
    "flow_slow_enable",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(15)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_FLOW_TO_QUEUE_MAPPING_FQM_TBL_W_ID,
    "flow_to_queue_mapping_fqm_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(15)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_FLOW_TO_QUEUE_MAPPING_FQM_TBL_R_ID,
    "flow_to_queue_mapping_fqm_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(16)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_FDMS_TBL_SCH_NUMBER_ID,
    "sch_number",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(17)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_FDMS_TBL_COS_ID,
    "cos",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(17)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_FDMS_TBL_HRSEL_DUAL_ID,
    "hrsel_dual",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(17)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_FDMS_TBL_W_ID,
    "fdms_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(17)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_FDMS_TBL_R_ID,
    "fdms_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(18)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_TBL_HRSEL_ID,
    "hrsel",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(19)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_TBL_W_ID,
    "scheduler_credit_generation_calendar_cal_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(19)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_TBL_R_ID,
    "scheduler_credit_generation_calendar_cal_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_CL_SCHEDULERS_TYPE_SCT_TBL_CLCONFIG_ID,
    "clconfig",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(21)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_CL_SCHEDULERS_TYPE_SCT_TBL_AF0_INV_WEIGHT_ID,
    "af0_inv_weight",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(21)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_CL_SCHEDULERS_TYPE_SCT_TBL_AF1_INV_WEIGHT_ID,
    "af1_inv_weight",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(21)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_CL_SCHEDULERS_TYPE_SCT_TBL_AF2_INV_WEIGHT_ID,
    "af2_inv_weight",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(21)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_CL_SCHEDULERS_TYPE_SCT_TBL_AF3_INV_WEIGHT_ID,
    "af3_inv_weight",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(21)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_CL_SCHEDULERS_TYPE_SCT_TBL_BINARY_FLLMODE_ID,
    "binary_fllmode",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(21)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_CL_SCHEDULERS_TYPE_SCT_TBL_CLASS_MODE_ID,
    "class_mode",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(21)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_CL_SCHEDULERS_TYPE_SCT_TBL_ENH_CLEN_ID,
    "enh_clen",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(21)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_CL_SCHEDULERS_TYPE_SCT_TBL_ENH_CLSPHIGH_ID,
    "enh_clsphigh",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(21)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_CL_SCHEDULERS_TYPE_SCT_TBL_W_ID,
    "cl_schedulers_type_sct_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_CL_SCHEDULERS_TYPE_SCT_TBL_R_ID,
    "cl_schedulers_type_sct_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(22)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS_TBL_PEAK_RATE_MAN_EVEN_ID,
    "peak_rate_man_even",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(23)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS_TBL_PEAK_RATE_EXP_EVEN_ID,
    "peak_rate_exp_even",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(23)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS_TBL_MAX_BURST_EVEN_ID,
    "max_burst_even",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(23)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS_TBL_SLOW_RATE2_SEL_EVEN_ID,
    "slow_rate2_sel_even",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(23)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS_TBL_PEAK_RATE_MAN_ODD_ID,
    "peak_rate_man_odd",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(23)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS_TBL_PEAK_RATE_EXP_ODD_ID,
    "peak_rate_exp_odd",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(23)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS_TBL_MAX_BURST_ODD_ID,
    "max_burst_odd",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(23)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS_TBL_SLOW_RATE2_SEL_ODD_ID,
    "slow_rate2_sel_odd",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(23)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS_TBL_MAX_BURST_UPDATE_EVEN_ID,
    "max_burst_update_even",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(23)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS_TBL_MAX_BURST_UPDATE_ODD_ID,
    "max_burst_update_odd",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(23)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS_TBL_W_ID,
    "shaper_descriptor_memory_static_shds_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(23)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS_TBL_R_ID,
    "shaper_descriptor_memory_static_shds_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_FLOW_TO_FIP_MAPPING_FFM_TBL_DEVICE_NUMBER_ID,
    "device_number",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(25)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_FLOW_TO_FIP_MAPPING_FFM_TBL_W_ID,
    "flow_to_fip_mapping_ffm_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(25)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_FLOW_TO_FIP_MAPPING_FFM_TBL_R_ID,
    "flow_to_fip_mapping_ffm_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(26)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_SCHEDULER_INIT_TBL_SCHINIT_ID,
    "schinit",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(27)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_SCHEDULER_INIT_TBL_W_ID,
    "scheduler_init_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(27)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_SCHEDULER_INIT_TBL_R_ID,
    "scheduler_init_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(28)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_W_ID,
    "sch",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0xA8000000, 0xAAAAAAA},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SCH_R_ID,
    "sch",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0x50000000, 0x15555555},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_MMU_SFM_TBL_MC_ID_ID,
    "mc_id",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(30)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_MMU_SFM_TBL_TC_ID,
    "tc",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(30)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_MMU_SFM_TBL_TC_STAMP_ENA_ID,
    "tc_stamp_ena",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(30)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_MMU_SFM_TBL_DP_ID,
    "dp",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(30)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_MMU_SFM_TBL_DP_STAMP_ENA_ID,
    "dp_stamp_ena",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(30)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_MMU_SFM_TBL_W_ID,
    "sfm_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(30)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_MMU_SFM_TBL_R_ID,
    "sfm_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_MMU_IQS_TBL_ING_QSIG_ID,
    "ing_qsig",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(0)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_MMU_IQS_TBL_W_ID,
    "iqs_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(0)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_MMU_IQS_TBL_R_ID,
    "iqs_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_MMU_DRAM_ADDRESSES_TBL_DATA_ID,
    "data",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(2)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_MMU_DRAM_ADDRESSES_TBL_W_ID,
    "dram_addresses_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_MMU_DRAM_ADDRESSES_TBL_R_ID,
    "dram_addresses_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_MMU_W_ID,
    "mmu",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(30), BIT(0)|BIT(2)},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_MMU_R_ID,
    "mmu",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, BIT(31), BIT(1)|BIT(3)},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SLA_OUT_OF_BAND_FLOW_CONTROL_AUXILIARY_CALENDAR_TABLE_FOR_INTERFACE_TBL_OBFC_CAL_TBL_ID,
    "obfc_cal_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(5)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SLA_OUT_OF_BAND_FLOW_CONTROL_AUXILIARY_CALENDAR_TABLE_FOR_INTERFACE_TBL_SPI_W_ID,
    "spi",
    (PARAM_VAL_RULES *)&FAP21V_SPI4_2_INTERFACE_rule[0],
    (sizeof(FAP21V_SPI4_2_INTERFACE_rule) / sizeof(FAP21V_SPI4_2_INTERFACE_rule[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(5)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SLA_OUT_OF_BAND_FLOW_CONTROL_AUXILIARY_CALENDAR_TABLE_FOR_INTERFACE_TBL_W_ID,
    "out_of_band_flow_control_auxiliary_calendar_table_for_interface_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SLA_OUT_OF_BAND_FLOW_CONTROL_AUXILIARY_CALENDAR_TABLE_FOR_INTERFACE_TBL_SPI_R_ID,
    "spi",
    (PARAM_VAL_RULES *)&FAP21V_SPI4_2_INTERFACE_rule[0],
    (sizeof(FAP21V_SPI4_2_INTERFACE_rule) / sizeof(FAP21V_SPI4_2_INTERFACE_rule[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(6)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SLA_OUT_OF_BAND_FLOW_CONTROL_AUXILIARY_CALENDAR_TABLE_FOR_INTERFACE_TBL_R_ID,
    "out_of_band_flow_control_auxiliary_calendar_table_for_interface_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SLA_DESTINATION_SYSTEM_PORT_LUT_DEST_SYS_PORT_ID,
    "dest_sys_port",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(7)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SLA_DESTINATION_SYSTEM_PORT_LUT_W_ID,
    "destination_system_port_lut",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(7)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SLA_DESTINATION_SYSTEM_PORT_LUT_R_ID,
    "destination_system_port_lut",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(8)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SLA_TDM_MULTICAST_TABLE_TBL_TMITBL_ID,
    "tmitbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(9)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SLA_TDM_MULTICAST_TABLE_TBL_W_ID,
    "tdm_multicast_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(9)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SLA_TDM_MULTICAST_TABLE_TBL_R_ID,
    "tdm_multicast_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(10)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SLA_EGRESS_PORT_TO_SPI4_CHANNEL_TABLE_TBL_P2_CTBL_ID,
    "p2_ctbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(11)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SLA_EGRESS_PORT_TO_SPI4_CHANNEL_TABLE_TBL_W_ID,
    "egress_port_to_spi4_channel_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(11)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SLA_EGRESS_PORT_TO_SPI4_CHANNEL_TABLE_TBL_R_ID,
    "egress_port_to_spi4_channel_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(12)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SLA_SPI4_CHANNEL_TO_EGRESS_PORT_TABLE_FOR_INTERFACE_TBL_C2_P_TBL_ID,
    "c2_p_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(13)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SLA_SPI4_CHANNEL_TO_EGRESS_PORT_TABLE_FOR_INTERFACE_TBL_SPI_W_ID,
    "spi",
    (PARAM_VAL_RULES *)&FAP21V_SPI4_2_INTERFACE_rule[0],
    (sizeof(FAP21V_SPI4_2_INTERFACE_rule) / sizeof(FAP21V_SPI4_2_INTERFACE_rule[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(13)},
    4,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SLA_SPI4_CHANNEL_TO_EGRESS_PORT_TABLE_FOR_INTERFACE_TBL_W_ID,
    "spi4_channel_to_egress_port_table_for_interface_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(13)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SLA_SPI4_CHANNEL_TO_EGRESS_PORT_TABLE_FOR_INTERFACE_TBL_SPI_R_ID,
    "spi",
    (PARAM_VAL_RULES *)&FAP21V_SPI4_2_INTERFACE_rule[0],
    (sizeof(FAP21V_SPI4_2_INTERFACE_rule) / sizeof(FAP21V_SPI4_2_INTERFACE_rule[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(14)},
    4,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SLA_SPI4_CHANNEL_TO_EGRESS_PORT_TABLE_FOR_INTERFACE_TBL_R_ID,
    "spi4_channel_to_egress_port_table_for_interface_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(14)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SLA_W_ID,
    "sla",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0x2AA0},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SLA_R_ID,
    "sla",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0x5540},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SPI_SINK_STATUS_CHANNEL_CALENDAR_TABLE_TBL_SNK_CAL_TBL_ID,
    "snk_cal_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(16)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SPI_SINK_STATUS_CHANNEL_CALENDAR_TABLE_TBL_SPI_W_ID,
    "spi",
    (PARAM_VAL_RULES *)&FAP21V_SPI4_2_INTERFACE_rule[0],
    (sizeof(FAP21V_SPI4_2_INTERFACE_rule) / sizeof(FAP21V_SPI4_2_INTERFACE_rule[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(16)},
    4,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SPI_SINK_STATUS_CHANNEL_CALENDAR_TABLE_TBL_W_ID,
    "sink_status_channel_calendar_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(16)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SPI_SINK_STATUS_CHANNEL_CALENDAR_TABLE_TBL_SPI_R_ID,
    "spi",
    (PARAM_VAL_RULES *)&FAP21V_SPI4_2_INTERFACE_rule[0],
    (sizeof(FAP21V_SPI4_2_INTERFACE_rule) / sizeof(FAP21V_SPI4_2_INTERFACE_rule[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(17)},
    4,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SPI_SINK_STATUS_CHANNEL_CALENDAR_TABLE_TBL_R_ID,
    "sink_status_channel_calendar_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(17)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SPI_SOURCE_STATUS_CHANNEL_CALENDAR_TABLE_TBL_SRC_CAL_TBL_ID,
    "src_cal_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(18)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SPI_SOURCE_STATUS_CHANNEL_CALENDAR_TABLE_TBL_SPI_W_ID,
    "spi",
    (PARAM_VAL_RULES *)&FAP21V_SPI4_2_INTERFACE_rule[0],
    (sizeof(FAP21V_SPI4_2_INTERFACE_rule) / sizeof(FAP21V_SPI4_2_INTERFACE_rule[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(18)},
    4,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SPI_SOURCE_STATUS_CHANNEL_CALENDAR_TABLE_TBL_W_ID,
    "source_status_channel_calendar_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(18)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SPI_SOURCE_STATUS_CHANNEL_CALENDAR_TABLE_TBL_SPI_R_ID,
    "spi",
    (PARAM_VAL_RULES *)&FAP21V_SPI4_2_INTERFACE_rule[0],
    (sizeof(FAP21V_SPI4_2_INTERFACE_rule) / sizeof(FAP21V_SPI4_2_INTERFACE_rule[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(19)},
    4,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SPI_SOURCE_STATUS_CHANNEL_CALENDAR_TABLE_TBL_R_ID,
    "source_status_channel_calendar_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(19)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SPI_W_ID,
    "spi",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0x50000},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_SPI_R_ID,
    "spi",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0xA0000},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_FDT_MESH_SATIAL_MULTICAST_TBL_CONTEXT_DUPLICATION_ID,
    "context_duplication",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(21)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_FDT_MESH_SATIAL_MULTICAST_TBL_LOCAL_DUPLICATION_ID,
    "local_duplication",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(21)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_FDT_MESH_SATIAL_MULTICAST_TBL_W_ID,
    "mesh_satial_multicast_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_FDT_MESH_SATIAL_MULTICAST_TBL_R_ID,
    "mesh_satial_multicast_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(22)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_FDT_W_ID,
    "fdt",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(21)},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_FDT_R_ID,
    "fdt",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(22)},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_UNICAST_LOOKUP_TABLE_TBL_BASE_QNUM_VAL_ID,
    "base_qnum_val",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(24)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_UNICAST_LOOKUP_TABLE_TBL_BASE_QNUM_ID,
    "base_qnum",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(24)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_UNICAST_LOOKUP_TABLE_TBL_W_ID,
    "unicast_lookup_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_UNICAST_LOOKUP_TABLE_TBL_R_ID,
    "unicast_lookup_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(25)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_LAG_MEMBERSHIP_LOOKUP_TABLE_TBL_LAG_DESTINATION_ID_ID,
    "lag_destination_id",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(26)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_LAG_MEMBERSHIP_LOOKUP_TABLE_TBL_W_ID,
    "lag_membership_lookup_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(26)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_LAG_MEMBERSHIP_LOOKUP_TABLE_TBL_R_ID,
    "lag_membership_lookup_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(27)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_LAG_SIZE_LOOKUP_TABLE_TBL_INIT_ID,
    "init",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(28)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_LAG_SIZE_LOOKUP_TABLE_TBL_LAG_SIZE_ID,
    "lag_size",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(28)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_LAG_SIZE_LOOKUP_TABLE_TBL_W_ID,
    "lag_size_lookup_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(28)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_LAG_SIZE_LOOKUP_TABLE_TBL_R_ID,
    "lag_size_lookup_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(29)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_OUTBOUND_MIRROR_DESTINATION_MODE_ID,
    "mode",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(30)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_OUTBOUND_MIRROR_DESTINATION_DESTINATION_ID,
    "destination",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(30)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_OUTBOUND_MIRROR_DESTINATION_QUEUE_NUM_VAL_ID,
    "queue_num_val",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(30)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_OUTBOUND_MIRROR_DESTINATION_QUEUE_NUM_ID,
    "queue_num",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(30)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_OUTBOUND_MIRROR_DESTINATION_W_ID,
    "outbound_mirror_destination",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(30)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_OUTBOUND_MIRROR_DESTINATION_R_ID,
    "outbound_mirror_destination",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_RECYCLING_QUEUES_LOOKUP_TABLE_RECYCLE_FAP_TABLE_TBL_BASE_QNUM_VAL_ID,
    "base_qnum_val",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(0)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_RECYCLING_QUEUES_LOOKUP_TABLE_RECYCLE_FAP_TABLE_TBL_BASE_QNUM_ID,
    "base_qnum",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(0)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_RECYCLING_QUEUES_LOOKUP_TABLE_RECYCLE_FAP_TABLE_TBL_W_ID,
    "recycling_queues_lookup_table_recycle_fap_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(0)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_RECYCLING_QUEUES_LOOKUP_TABLE_RECYCLE_FAP_TABLE_TBL_R_ID,
    "recycling_queues_lookup_table_recycle_fap_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_INCOMING_FAP_PORT_LOOKUP_TABLE_TBL_INCOMING_FAP_PORT_ID,
    "incoming_fap_port",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(2)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_INCOMING_FAP_PORT_LOOKUP_TABLE_TBL_SPI_W_ID,
    "spi",
    (PARAM_VAL_RULES *)&FAP21V_SPI4_2_INTERFACE_rule[0],
    (sizeof(FAP21V_SPI4_2_INTERFACE_rule) / sizeof(FAP21V_SPI4_2_INTERFACE_rule[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(2)},
    4,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_INCOMING_FAP_PORT_LOOKUP_TABLE_TBL_W_ID,
    "incoming_fap_port_lookup_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_INCOMING_FAP_PORT_LOOKUP_TABLE_TBL_SPI_R_ID,
    "spi",
    (PARAM_VAL_RULES *)&FAP21V_SPI4_2_INTERFACE_rule[0],
    (sizeof(FAP21V_SPI4_2_INTERFACE_rule) / sizeof(FAP21V_SPI4_2_INTERFACE_rule[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(3)},
    4,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_INCOMING_FAP_PORT_LOOKUP_TABLE_TBL_R_ID,
    "incoming_fap_port_lookup_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_SYSTEM_FAP_PORT_LOOKUP_TABLE_TBL_SYSTEM_FAP_PORT_ID,
    "system_fap_port",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(4)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_SYSTEM_FAP_PORT_LOOKUP_TABLE_TBL_W_ID,
    "system_fap_port_lookup_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_SYSTEM_FAP_PORT_LOOKUP_TABLE_TBL_R_ID,
    "system_fap_port_lookup_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_LAG_MODULO_DIVIDE_LOOKUP_TABLE_TBL_MODULO_DEVIDE_ID,
    "modulo_devide",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(6)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_LAG_MODULO_DIVIDE_LOOKUP_TABLE_TBL_W_ID,
    "lag_modulo_divide_lookup_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_LAG_MODULO_DIVIDE_LOOKUP_TABLE_TBL_R_ID,
    "lag_modulo_divide_lookup_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(7)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_TREE_ROUTING_ID_LOOKUP_TABLE_TBL_NEXT_DESCENDANT_LEAF_ID,
    "next_descendant_leaf",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(8)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_TREE_ROUTING_ID_LOOKUP_TABLE_TBL_TREE_ROUTING_ID_ID,
    "tree_routing_id",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(8)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_TREE_ROUTING_ID_LOOKUP_TABLE_TBL_LEFT_FAP_POINTER_ID,
    "left_fap_pointer",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(8)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_TREE_ROUTING_ID_LOOKUP_TABLE_TBL_RIGHT_FAP_POINTER_ID,
    "right_fap_pointer",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(8)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_TREE_ROUTING_ID_LOOKUP_TABLE_TBL_W_ID,
    "tree_routing_id_lookup_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(8)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_TREE_ROUTING_ID_LOOKUP_TABLE_TBL_R_ID,
    "tree_routing_id_lookup_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(9)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_INBOUND_MIRROR_DESTINATION_MODE_ID,
    "mode",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(10)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_INBOUND_MIRROR_DESTINATION_DESTINATION_ID,
    "destination",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(10)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_INBOUND_MIRROR_DESTINATION_QUEUE_NUM_VAL_ID,
    "queue_num_val",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(10)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_INBOUND_MIRROR_DESTINATION_QUEUE_NUM_ID,
    "queue_num",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(10)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_INBOUND_MIRROR_DESTINATION_W_ID,
    "inbound_mirror_destination",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(10)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_INBOUND_MIRROR_DESTINATION_R_ID,
    "inbound_mirror_destination",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(11)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_MULTICAST_ID_LOOKUP_TABLE_TBL_NEXT_DESCENDANT_LEAF_ID,
    "next_descendant_leaf",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(12)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_MULTICAST_ID_LOOKUP_TABLE_TBL_RIGHT_BASE_Q_NUM_VAL_ID,
    "right_base_q_num_val",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(12)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_MULTICAST_ID_LOOKUP_TABLE_TBL_RIGHT_BASE_Q_NUM_ID,
    "right_base_q_num",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(12)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_MULTICAST_ID_LOOKUP_TABLE_TBL_LEFT_BASE_Q_NUMBER_VAL_ID,
    "left_base_q_number_val",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(12)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_MULTICAST_ID_LOOKUP_TABLE_TBL_LEFT_BASE_Q_NUMBER_ID,
    "left_base_q_number",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(12)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_MULTICAST_ID_LOOKUP_TABLE_TBL_W_ID,
    "multicast_id_lookup_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(12)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_MULTICAST_ID_LOOKUP_TABLE_TBL_R_ID,
    "multicast_id_lookup_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(13)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_W_ID,
    "lbp",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0x55000000, 0x1555},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_LBP_R_ID,
    "lbp",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0xAA000000, 0x2AAA},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_RTP_CONTROL_ROUTE_MEMORY_TBL_CRMA_0_ID,
    "control_route_memory_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(15)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_RTP_CONTROL_ROUTE_MEMORY_TBL_CRMA_1_ID,
    "control_route_memory_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(15)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_RTP_CONTROL_ROUTE_MEMORY_TBL_W_ID,
    "control_route_memory_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(15)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_RTP_CONTROL_ROUTE_MEMORY_TBL_R_ID,
    "control_route_memory_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(16)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_RTP_DATA_ROUTE_MEMORY_TBL_DRMA_0_ID,
    "drma0",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(17)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_RTP_DATA_ROUTE_MEMORY_TBL_DRMA_1_ID,
    "drma1",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(17)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_RTP_DATA_ROUTE_MEMORY_TBL_W_ID,
    "data_route_memory_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(17)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_RTP_DATA_ROUTE_MEMORY_TBL_R_ID,
    "data_route_memory_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(18)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_RTP_W_ID,
    "rtp",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(15)|BIT(17)},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_RTP_R_ID,
    "rtp",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(16)|BIT(18)},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_IPBSIZE_TBL_SIZE_ID,
    "size",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(20)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_IPBSIZE_TBL_SRC_CHAN_ID_ID,
    "src_chan_id",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(20)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_IPBSIZE_TBL_W_ID,
    "ipbsize_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_IPBSIZE_TBL_R_ID,
    "ipbsize_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_IPASIZE_TBL_SIZE_ID,
    "size",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(22)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_IPASIZE_TBL_SRC_CHAN_ID_ID,
    "src_chan_id",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(22)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_IPASIZE_TBL_W_ID,
    "ipasize_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(22)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_IPASIZE_TBL_R_ID,
    "ipasize_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(23)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_TDMA_TBL_CELL_DATA_0_ID,
    "tdma_tbl0",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(24)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_TDMA_TBL_CELL_DATA_1_ID,
    "tdma_tbl1",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(24)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_TDMA_TBL_CELL_DATA_2_ID,
    "tdma_tbl2",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(24)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_TDMA_TBL_CELL_DATA_3_ID,
    "tdma_tbl3",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(24)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_TDMA_TBL_CELL_DATA_4_ID,
    "tdma_tbl4",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(24)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_TDMA_TBL_CELL_DATA_5_ID,
    "tdma_tbl5",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(24)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_TDMA_TBL_CELL_DATA_6_ID,
    "tdma_tbl6",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(24)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_TDMA_TBL_CELL_DATA_7_ID,
    "tdma_tbl7",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(24)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_TDMA_TBL_W_ID,
    "tdma_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_TDMA_TBL_R_ID,
    "tdma_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(25)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_IPB_TBL_CELL_DATA_0_ID,
    "ipb_tbl0",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(26)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_IPB_TBL_CELL_DATA_1_ID,
    "ipb_tbl1",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(26)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_IPB_TBL_CELL_DATA_2_ID,
    "ipb_tbl2",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(26)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_IPB_TBL_CELL_DATA_3_ID,
    "ipb_tbl3",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(26)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_IPB_TBL_CELL_DATA_4_ID,
    "ipb_tbl4",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(26)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_IPB_TBL_CELL_DATA_5_ID,
    "ipb_tbl5",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(26)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_IPB_TBL_CELL_DATA_6_ID,
    "ipb_tbl6",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(26)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_IPB_TBL_CELL_DATA_7_ID,
    "ipb_tbl7",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(26)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_IPB_TBL_W_ID,
    "ipb_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(26)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_IPB_TBL_R_ID,
    "ipb_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(27)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_IPA_TBL_CELL_DATA_0_ID,
    "ipa_tbl0",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(28)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_IPA_TBL_CELL_DATA_1_ID,
    "ipa_tbl1",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(28)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_IPA_TBL_CELL_DATA_2_ID,
    "ipa_tbl2",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(28)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_IPA_TBL_CELL_DATA_3_ID,
    "ipa_tbl3",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(28)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_IPA_TBL_CELL_DATA_4_ID,
    "ipa_tbl4",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(28)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_IPA_TBL_CELL_DATA_5_ID,
    "ipa_tbl5",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(28)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_IPA_TBL_CELL_DATA_6_ID,
    "ipa_tbl6",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(28)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_IPA_TBL_CELL_DATA_7_ID,
    "ipa_tbl7",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(28)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_IPA_TBL_W_ID,
    "ipa_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(28)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_IPA_TBL_R_ID,
    "ipa_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(29)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_TDMB_TBL_CELL_DATA_0_ID,
    "tdmb_tbl0",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(30)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_TDMB_TBL_CELL_DATA_1_ID,
    "tdmb_tbl1",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(30)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_TDMB_TBL_CELL_DATA_2_ID,
    "tdmb_tbl2",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(30)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_TDMB_TBL_CELL_DATA_3_ID,
    "tdmb_tbl3",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(30)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_TDMB_TBL_CELL_DATA_4_ID,
    "tdmb_tbl4",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(30)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_TDMB_TBL_CELL_DATA_5_ID,
    "tdmb_tbl5",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(30)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_TDMB_TBL_CELL_DATA_6_ID,
    "tdmb_tbl6",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(30)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_TDMB_TBL_CELL_DATA_7_ID,
    "tdmb_tbl7",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(30)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_TDMB_TBL_W_ID,
    "tdmb_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(30)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_TDMB_TBL_R_ID,
    "tdmb_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_W_ID,
    "inq",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0x55500000},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_INQ_R_ID,
    "inq",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0xAAA00000},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_PACKET_DESCRIPTOR_MEMORY_TBL_FREE_READ_CNT_ID,
    "free_read_cnt",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(3)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_PACKET_DESCRIPTOR_MEMORY_TBL_REQ_TX_CNT_ID,
    "req_tx_cnt",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(3)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_PACKET_DESCRIPTOR_MEMORY_TBL_PKT_SIZE_ID,
    "pkt_size",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(3)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_PACKET_DESCRIPTOR_MEMORY_TBL_W_ID,
    "free_buff_no_rd_cnt_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_PACKET_DESCRIPTOR_MEMORY_TBL_R_ID,
    "free_buff_no_rd_cnt_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_SHAPER_CALENDAR_TABLE_TBL_PORT_ID_ID,
    "port_id",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(5)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_SHAPER_CALENDAR_TABLE_TBL_CREDIT_TO_ADD_ID,
    "credit_to_add",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(5)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_SHAPER_CALENDAR_TABLE_TBL_W_ID,
    "shaper_calendar_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_SHAPER_CALENDAR_TABLE_TBL_R_ID,
    "shaper_calendar_table_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(6)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_FOP_MULTICAST_LUT_TBL_FOPTO_BMP_LLST_TBL2_ID,
    "fopto_bmp_llst_tbl2",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(9)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_FOP_MULTICAST_LUT_TBL_FOPTO_BMP_LLST_TBL1_ID,
    "fopto_bmp_llst_tbl1",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(9)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_FOP_MULTICAST_LUT_TBL_FOPTO_BMP_LLST_TBL0_ID,
    "fopto_bmp_llst_tbl0",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(9)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_FOP_MULTICAST_LUT_TBL_W_ID,
    "fop_multicast_lut_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(9)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_FOP_MULTICAST_LUT_TBL_R_ID,
    "fop_multicast_lut_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(10)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_CREDIT_BALANCE_TBL_CREDIT_BALANCE_ID,
    "credit_balance",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(11)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_CREDIT_BALANCE_TBL_W_ID,
    "credit_balance_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(11)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_CREDIT_BALANCE_TBL_R_ID,
    "credit_balance_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(12)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_SCHEDULED_QUEUES_VS_UNSCHEDULED_QUEUES_WEIGHT_TBL_SCHD_WEIGHT_ID,
    "schd_weight",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(13)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_SCHEDULED_QUEUES_VS_UNSCHEDULED_QUEUES_WEIGHT_TBL_UN_SCH_WEIGHT_ID,
    "un_sch_weight",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(13)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_SCHEDULED_QUEUES_VS_UNSCHEDULED_QUEUES_WEIGHT_TBL_W_ID,
    "scheduled_queues_vs_unscheduled_queues_weight_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(13)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_SCHEDULED_QUEUES_VS_UNSCHEDULED_QUEUES_WEIGHT_TBL_R_ID,
    "scheduled_queues_vs_unscheduled_queues_weight_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(14)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_QUEUE_SIZE_DESC_TBL_QUEUE_SIZE_DESC_ID,
    "queue_size_desc",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(15)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_QUEUE_SIZE_DESC_TBL_W_ID,
    "queue_size_desc_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(15)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_QUEUE_SIZE_DESC_TBL_R_ID,
    "queue_size_desc_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(16)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_MULTICAST_PRUNING_LUT_TBL_CHNL_TO_PORT_TBL_ID,
    "chnl_to_port_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(17)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_MULTICAST_PRUNING_LUT_TBL_SPI_W_ID,
    "spi",
    (PARAM_VAL_RULES *)&FAP21V_SPI4_2_INTERFACE_rule[0],
    (sizeof(FAP21V_SPI4_2_INTERFACE_rule) / sizeof(FAP21V_SPI4_2_INTERFACE_rule[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(17)},
    4,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_MULTICAST_PRUNING_LUT_TBL_W_ID,
    "multicast_pruning_lut_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(17)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_MULTICAST_PRUNING_LUT_TBL_SPI_R_ID,
    "spi",
    (PARAM_VAL_RULES *)&FAP21V_SPI4_2_INTERFACE_rule[0],
    (sizeof(FAP21V_SPI4_2_INTERFACE_rule) / sizeof(FAP21V_SPI4_2_INTERFACE_rule[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(18)},
    4,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_MULTICAST_PRUNING_LUT_TBL_R_ID,
    "multicast_pruning_lut_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(18)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_DESTINATION_SYSTEM_PORT_LUT_DEST_SYS_PORT_ID,
    "dest_sys_port",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(19)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_DESTINATION_SYSTEM_PORT_LUT_W_ID,
    "destination_system_port_lut",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(19)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_DESTINATION_SYSTEM_PORT_LUT_R_ID,
    "destination_system_port_lut",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(20)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_QUEUE_SIZE_TBL_QUEUE_SIZE_ID,
    "queue_size",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(21)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_QUEUE_SIZE_TBL_W_ID,
    "queue_size_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(21)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_QUEUE_SIZE_TBL_R_ID,
    "queue_size_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(22)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_W_ID,
    "egq",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, 0x2AAAAA},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_EGQ_R_ID,
    "egq",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, 0x555554},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_SIZE_TBL_AVG_QSIZE_ID,
    "avg_qsize",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(24)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_SIZE_TBL_W_ID,
    "queue_size_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(24)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_SIZE_TBL_R_ID,
    "queue_size_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(25)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_WREDENABLE_ID,
    "wredenable",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(26)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_WREDEXP_WQT_ID,
    "wredexp_wqt",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(26)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_WREDPACKET_DIS_ID,
    "wredpacket_dis",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(26)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_MAX_INS_QSIZ_EXP_ID,
    "max_ins_qsiz_exp",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(26)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_MAX_INS_QSIZ_MNT_ID,
    "max_ins_qsiz_mnt",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(26)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_HDR_COMPENSATION_ID,
    "hdr_compensation",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(26)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_SUB_HDR_COMPENSATION_ID,
    "sub_hdr_compensation",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(26)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_SREDENABLE_ID,
    "sredenable",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(26)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_SREDQSIZE_RANGE_TH_00_ID,
    "queue_type_parameters_tbl00",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(26)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_SREDQSIZE_RANGE_TH_01_ID,
    "queue_type_parameters_tbl01",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(26)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_SREDQSIZE_RANGE_TH_02_ID,
    "queue_type_parameters_tbl02",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(26)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_SREDQSIZE_RANGE_TH_03_ID,
    "queue_type_parameters_tbl03",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(26)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_SREDQSIZE_RANGE_TH_04_ID,
    "queue_type_parameters_tbl04",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(26)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_SREDQSIZE_RANGE_TH_05_ID,
    "queue_type_parameters_tbl05",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(26)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_SREDQSIZE_RANGE_TH_06_ID,
    "queue_type_parameters_tbl06",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(26)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_SREDQSIZE_RANGE_TH_07_ID,
    "queue_type_parameters_tbl07",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(26)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_SREDQSIZE_RANGE_TH_08_ID,
    "queue_type_parameters_tbl08",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(26)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_SREDQSIZE_RANGE_TH_09_ID,
    "queue_type_parameters_tbl09",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(26)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_SREDQSIZE_RANGE_TH_10_ID,
    "queue_type_parameters_tbl10",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(26)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_SREDQSIZE_RANGE_TH_11_ID,
    "queue_type_parameters_tbl11",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(26)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_SREDQSIZE_RANGE_TH_12_ID,
    "queue_type_parameters_tbl12",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(26)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_SREDQSIZE_RANGE_TH_13_ID,
    "queue_type_parameters_tbl13",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(26)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_SREDQSIZE_RANGE_TH_14_ID,
    "queue_type_parameters_tbl14",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(26)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_W_ID,
    "queue_type_parameters_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(26)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_R_ID,
    "queue_type_parameters_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(27)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_WRED_PARAMETERS_TBL_C2_QTNDROP_M_ID,
    "c2_qtndrop_m",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(28)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_WRED_PARAMETERS_TBL_C3_QTNDROP_M_ID,
    "c3_qtndrop_m",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(28)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_WRED_PARAMETERS_TBL_C1_QTNDROP_M_ID,
    "c1_qtndrop_m",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(28)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_WRED_PARAMETERS_TBL_MAX_AVRG_TRH_Q_TNDROP_M_ID,
    "max_avrg_trh_q_tndrop_m",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(28)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_WRED_PARAMETERS_TBL_MIN_AVRG_TRH_QT_NDROP_M_ID,
    "min_avrg_trh_qt_ndrop_m",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(28)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_WRED_PARAMETERS_TBL_SREDADMIT_TH_ID,
    "sredadmit_th",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(28)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_WRED_PARAMETERS_TBL_SREDADMIT_DROP_TH_ID,
    "sredadmit_drop_th",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(28)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_WRED_PARAMETERS_TBL_SREDDROP_TH_ID,
    "sreddrop_th",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(28)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_WRED_PARAMETERS_TBL_SREDDROP_PROB1_ID,
    "sreddrop_prob1",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(28)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_WRED_PARAMETERS_TBL_SREDDROP_PROB2_ID,
    "sreddrop_prob2",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(28)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_WRED_PARAMETERS_TBL_DROP_PRECEDENCE_NDX_W_ID,
    "drop_precedence_ndx",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(28)},
    5,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_WRED_PARAMETERS_TBL_QUEUE_TYPE_QDP_NDX_W_ID,
    "queue_type_qdp_ndx",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(28)},
    4,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_WRED_PARAMETERS_TBL_W_ID,
    "queue_wred_parameters_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(28)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_WRED_PARAMETERS_TBL_DROP_PRECEDENCE_NDX_R_ID,
    "drop_precedence_ndx",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(29)},
    5,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_WRED_PARAMETERS_TBL_QUEUE_TYPE_QDP_NDX_R_ID,
    "queue_type_qdp_ndx",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(29)},
    4,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_WRED_PARAMETERS_TBL_R_ID,
    "queue_wred_parameters_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(29)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_GLOBAL_STATISTICS_REPORT_THRESHOLDS_SYSTEM_RED_TBL_THRESHOLD_ID,
    "threshold",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(30)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_GLOBAL_STATISTICS_REPORT_THRESHOLDS_SYSTEM_RED_TBL_BOUNDARY_NDX_W_ID,
    "boundary_ndx",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(30)},
    5,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_GLOBAL_STATISTICS_REPORT_THRESHOLDS_SYSTEM_RED_TBL_BUFFER_POOL_NDX_W_ID,
    "buffer_pool_ndx",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(30)},
    4,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_GLOBAL_STATISTICS_REPORT_THRESHOLDS_SYSTEM_RED_TBL_W_ID,
    "global_statistics_report_thresholds_system_red_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(30)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_GLOBAL_STATISTICS_REPORT_THRESHOLDS_SYSTEM_RED_TBL_BOUNDARY_NDX_R_ID,
    "boundary_ndx",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(31)},
    5,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_GLOBAL_STATISTICS_REPORT_THRESHOLDS_SYSTEM_RED_TBL_BUFFER_POOL_NDX_R_ID,
    "buffer_pool_ndx",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(31)},
    4,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_GLOBAL_STATISTICS_REPORT_THRESHOLDS_SYSTEM_RED_TBL_R_ID,
    "global_statistics_report_thresholds_system_red_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, BIT(31)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_GLOBAL_STATISTICS_REJECT_THRESHOLDS_TBL_THRESHOLD_ID,
    "threshold",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, 0, BIT(0)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_GLOBAL_STATISTICS_REJECT_THRESHOLDS_TBL_W_ID,
    "global_statistics_reject_thresholds_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, 0, BIT(0)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_GLOBAL_STATISTICS_REJECT_THRESHOLDS_TBL_R_ID,
    "global_statistics_reject_thresholds_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, 0, BIT(1)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_NOT_EMPTY_TBL_NOT_EMPTY_QUEUE_ID,
    "not_empty_queue",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, 0, BIT(2)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_NOT_EMPTY_TBL_W_ID,
    "not_empty_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, 0, BIT(2)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_NOT_EMPTY_TBL_R_ID,
    "not_empty_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, 0, BIT(3)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_TBL_QUEUE_TYPE_ID,
    "queue_type",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, 0, BIT(4)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_TBL_W_ID,
    "queue_type_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, 0, BIT(4)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_TBL_R_ID,
    "queue_type_tbl",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, 0, BIT(5)},
    3,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_W_ID,
    "qdp",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, 0x55000000, 0x15},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_QDP_R_ID,
    "qdp",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0, 0, 0, 0, 0xAA000000, 0x2A},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_ADDRESS_SHIFT_ID,
    "shift",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)&Fap21v_acc_shift_default,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(26)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_ADDRESS_MASK_ID,
    "mask",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)&Fap21v_acc_mask_default,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(26)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_ADDRESS_ID,
    "address",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, BIT(26)},
    2,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_INSTANCE_ID,
    "instance",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MAY_NOT_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {BIT(0)},
    LAST_ORDINAL,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_WRITE_ID,
    "direct_write",
    (PARAM_VAL_RULES *)&Fap21v_acc_free_vals[0],
    (sizeof(Fap21v_acc_free_vals) / sizeof(Fap21v_acc_free_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0xFFFFFFFF, 0x7FFFFFF},
    1,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_WRITE_ID,
    "indirect_write",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0xA9555555, 0x4AAAAAAA, 0x55252AA5, 0x55529155, 0x552AAAAA, 0x15},
    1,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_DIRECT_READ_ID,
    "direct_read",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0xFFFFFFFF, 0x7FFFFFF},
    1,
    (VAL_PROC_PTR)NULL
  },
  {
    PARAM_FAP21V_ACC_INDIRECT_READ_ID,
    "indirect_read",
    (PARAM_VAL_RULES *)&Fap21v_acc_empty_vals[0],
    (sizeof(Fap21v_acc_empty_vals) / sizeof(Fap21v_acc_empty_vals[0])) - 1,
    HAS_NO_DEFAULT | MUST_APPEAR,(PARAM_VAL *)0,
    0,0,0,0,0,0,0,
    "",
    "",
    "",
    {0, 0, 0x52AAAAAA, 0x95555555, 0xAA4A555F, 0xAAA52AAA, 0xAA555554, 0x2A},
    1,
    (VAL_PROC_PTR)NULL
  },
  /*
   * Last element. Do not remove.
   */
  {
    PARAM_END_OF_LIST
  }
};

#endif    /* } INIT*/

#ifdef _MSC_VER
  #pragma pack(pop)
#endif

#ifdef  __cplusplus
}
#endif

#endif    /* } __UI_ROM_DEFI_FAP21V_ACC_INCLUDED__*/
