0.6
2018.2
Jun 14 2018
20:07:38
/home/kanane/Bureau/4A/ProjetSI/project_1/project_1.sim/sim_1/synth/func/xsim/Test_Banc_de_registre_func_synth.v,1684223141,verilog,,,,Instruction_mem;glbl,,,,,,,,
/home/kanane/Bureau/4A/ProjetSI/project_1/project_1.srcs/sim_1/new/Test_ALU.vhd,1683791230,vhdl,,,,test_alu,,,,,,,,
/home/kanane/Bureau/4A/ProjetSI/project_1/project_1.srcs/sim_1/new/Test_Banc_de_registre.vhd,1684222793,vhdl,,,,test_banc_de_registre,,,,,,,,
/home/kanane/Bureau/4A/ProjetSI/project_1/project_1.srcs/sources_1/new/Banc_De_Registre.vhd,1684220260,vhdl,,,,banc_de_registre,,,,,,,,
