

================================================================
== Vitis HLS Report for 'cabac_top'
================================================================
* Date:           Thu Mar 30 10:45:19 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cabac_top
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 5 
2 --> 3 
3 --> 4 
4 --> 7 
5 --> 6 
6 --> 4 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%initd_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %initd"   --->   Operation 28 'read' 'initd_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%globalCtx_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %globalCtx"   --->   Operation 29 'read' 'globalCtx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tempBst_2_024_loc = alloca i64 1"   --->   Operation 30 'alloca' 'tempBst_2_024_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tempBst_3_025_loc = alloca i64 1"   --->   Operation 31 'alloca' 'tempBst_3_025_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 32 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ctx, void @empty_9, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_8, void @empty, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ctx"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %globalCtx, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_11, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_12"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %globalCtx, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_12"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %bitStream, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %bitStream"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bitOut, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bitOut"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %initd"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %initd, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%streamCtxRAM = alloca i64 1" [src/top.cpp:26]   --->   Operation 43 'alloca' 'streamCtxRAM' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 512> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @streamCtxRAM_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i8 %streamCtxRAM, i8 %streamCtxRAM"   --->   Operation 44 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %streamCtxRAM, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%ctxTables = alloca i64 1" [src/top.cpp:29]   --->   Operation 46 'alloca' 'ctxTables' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tempBst_0 = alloca i64 1" [src/top.cpp:39]   --->   Operation 47 'alloca' 'tempBst_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tempBst_1 = alloca i64 1" [src/top.cpp:39]   --->   Operation 48 'alloca' 'tempBst_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%initd_firstSlice = trunc i128 %initd_read"   --->   Operation 49 'trunc' 'initd_firstSlice' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%initd_sType = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %initd_read, i32 32, i32 63"   --->   Operation 50 'partselect' 'initd_sType' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i128.i32.i32, i128 %initd_read, i32 64, i32 94" [src/top.cpp:22]   --->   Operation 51 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%initd_cabac_init_flag = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %initd_read, i32 96"   --->   Operation 52 'bitselect' 'initd_cabac_init_flag' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %initd_firstSlice, void %.preheader.preheader, void %_ifconv" [src/initializer.cpp:99]   --->   Operation 53 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node initType_3)   --->   "%zext_ln67 = zext i1 %initd_cabac_init_flag" [src/initializer.cpp:67]   --->   Operation 54 'zext' 'zext_ln67' <Predicate = (initd_firstSlice)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node initType_3)   --->   "%initType_1 = xor i1 %initd_cabac_init_flag, i1 1" [src/initializer.cpp:72]   --->   Operation 55 'xor' 'initType_1' <Predicate = (initd_firstSlice)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node initType_3)   --->   "%zext_ln67_1 = zext i1 %initType_1" [src/initializer.cpp:67]   --->   Operation 56 'zext' 'zext_ln67_1' <Predicate = (initd_firstSlice)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (2.47ns)   --->   "%icmp_ln69 = icmp_eq  i32 %initd_sType, i32 0" [src/initializer.cpp:69]   --->   Operation 57 'icmp' 'icmp_ln69' <Predicate = (initd_firstSlice)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node initType_3)   --->   "%initType_2 = select i1 %icmp_ln69, i2 %zext_ln67, i2 2" [src/initializer.cpp:69]   --->   Operation 58 'select' 'initType_2' <Predicate = (initd_firstSlice)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (2.47ns)   --->   "%icmp_ln69_1 = icmp_eq  i32 %initd_sType, i32 1" [src/initializer.cpp:69]   --->   Operation 59 'icmp' 'icmp_ln69_1' <Predicate = (initd_firstSlice)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.99ns) (out node of the LUT)   --->   "%initType_3 = select i1 %icmp_ln69_1, i2 %zext_ln67_1, i2 %initType_2" [src/initializer.cpp:69]   --->   Operation 60 'select' 'initType_3' <Predicate = (initd_firstSlice)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.95ns)   --->   "%icmp_ln79 = icmp_eq  i2 %initType_3, i2 1" [src/initializer.cpp:79]   --->   Operation 61 'icmp' 'icmp_ln79' <Predicate = (initd_firstSlice)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.95ns)   --->   "%icmp_ln79_1 = icmp_eq  i2 %initType_3, i2 0" [src/initializer.cpp:79]   --->   Operation 62 'icmp' 'icmp_ln79_1' <Predicate = (initd_firstSlice)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %initd_read, i32 95"   --->   Operation 63 'bitselect' 'tmp' <Predicate = (initd_firstSlice)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.73ns)   --->   "%a_assign = select i1 %tmp, i31 0, i31 %trunc_ln" [src/top.cpp:22]   --->   Operation 64 'select' 'a_assign' <Predicate = (initd_firstSlice)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%empty_31 = trunc i31 %a_assign" [src/top.cpp:22]   --->   Operation 65 'trunc' 'empty_31' <Predicate = (initd_firstSlice)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (2.47ns)   --->   "%cmp_i1_i_i_i_i_i = icmp_ult  i31 %a_assign, i31 51" [src/top.cpp:22]   --->   Operation 66 'icmp' 'cmp_i1_i_i_i_i_i' <Predicate = (initd_firstSlice)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (1.18ns)   --->   "%qp_assign = select i1 %cmp_i1_i_i_i_i_i, i6 %empty_31, i6 51" [src/top.cpp:22]   --->   Operation 67 'select' 'qp_assign' <Predicate = (initd_firstSlice)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%empty_32 = wait i32 @_ssdm_op_Wait"   --->   Operation 68 'wait' 'empty_32' <Predicate = (initd_firstSlice)> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (0.00ns)   --->   "%call_ln79 = call void @cabac_top_Pipeline_VITIS_LOOP_40_1, i1 %icmp_ln79, i1 %icmp_ln79_1, i6 %qp_assign, i8 %streamCtxRAM, i8 %B_FRAME_INIT_VALS, i8 %P_FRAME_INIT_VALS, i8 %I_FRAME_INIT_VALS" [src/initializer.cpp:79]   --->   Operation 69 'call' 'call_ln79' <Predicate = (initd_firstSlice)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%empty_29 = wait i32 @_ssdm_op_Wait"   --->   Operation 70 'wait' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (7.30ns)   --->   "%call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_29_1, i8 %ctx, i64 %globalCtx_read, i8 %streamCtxRAM"   --->   Operation 71 'call' 'call_ln0' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_29_1, i8 %ctx, i64 %globalCtx_read, i8 %streamCtxRAM"   --->   Operation 72 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%empty_30 = wait i32 @_ssdm_op_Wait"   --->   Operation 73 'wait' 'empty_30' <Predicate = (!initd_firstSlice)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit"   --->   Operation 74 'br' 'br_ln0' <Predicate = (!initd_firstSlice)> <Delay = 1.58>

State 5 <SV = 1> <Delay = 0.00>
ST_5 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln79 = call void @cabac_top_Pipeline_VITIS_LOOP_40_1, i1 %icmp_ln79, i1 %icmp_ln79_1, i6 %qp_assign, i8 %streamCtxRAM, i8 %B_FRAME_INIT_VALS, i8 %P_FRAME_INIT_VALS, i8 %I_FRAME_INIT_VALS" [src/initializer.cpp:79]   --->   Operation 75 'call' 'call_ln79' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 2> <Delay = 1.58>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%empty_33 = wait i32 @_ssdm_op_Wait"   --->   Operation 76 'wait' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit"   --->   Operation 77 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 7 <SV = 4> <Delay = 3.35>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%ctxWritten = phi i10 512, void %.preheader.preheader, i10 5, void %_ifconv"   --->   Operation 78 'phi' 'ctxWritten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%empty_34 = wait i32 @_ssdm_op_Wait"   --->   Operation 79 'wait' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [2/2] (3.35ns)   --->   "%call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_7_1, i10 %ctxWritten, i8 %streamCtxRAM, i8 %ctxTables"   --->   Operation 80 'call' 'call_ln0' <Predicate = true> <Delay = 3.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 81 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_7_1, i10 %ctxWritten, i8 %streamCtxRAM, i8 %ctxTables"   --->   Operation 81 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%empty_35 = wait i32 @_ssdm_op_Wait"   --->   Operation 82 'wait' 'empty_35' <Predicate = true> <Delay = 0.00>

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%empty_36 = wait i32 @_ssdm_op_Wait"   --->   Operation 83 'wait' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_40_11, i8 %bitStream, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_3_025_loc, i8 %tempBst_2_024_loc"   --->   Operation 84 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 3.47>
ST_11 : Operation 85 [1/2] (3.47ns)   --->   "%call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_40_11, i8 %bitStream, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_3_025_loc, i8 %tempBst_2_024_loc"   --->   Operation 85 'call' 'call_ln0' <Predicate = true> <Delay = 3.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 7.26>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%tempBst_3_025_loc_load = load i8 %tempBst_3_025_loc"   --->   Operation 86 'load' 'tempBst_3_025_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%tempBst_2_024_loc_load = load i8 %tempBst_2_024_loc"   --->   Operation 87 'load' 'tempBst_2_024_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%empty_37 = wait i32 @_ssdm_op_Wait"   --->   Operation 88 'wait' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [2/2] (7.26ns)   --->   "%call_ret = call i113 @decode_decision, i1 1, i1 0, i32 0, i32 0, i32 0, i8 0, i8 0, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 1, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/top.cpp:48]   --->   Operation 89 'call' 'call_ret' <Predicate = true> <Delay = 7.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 10> <Delay = 1.58>
ST_13 : Operation 90 [1/2] (1.58ns)   --->   "%call_ret = call i113 @decode_decision, i1 1, i1 0, i32 0, i32 0, i32 0, i8 0, i8 0, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 1, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/top.cpp:48]   --->   Operation 90 'call' 'call_ret' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%binVal = extractvalue i113 %call_ret" [src/top.cpp:48]   --->   Operation 91 'extractvalue' 'binVal' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%baeState_bstate_held_aligned_word = extractvalue i113 %call_ret" [src/top.cpp:48]   --->   Operation 92 'extractvalue' 'baeState_bstate_held_aligned_word' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%baeState_bstate_n_bits_held = extractvalue i113 %call_ret" [src/top.cpp:48]   --->   Operation 93 'extractvalue' 'baeState_bstate_n_bits_held' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%baeState_bstate_currIdx = extractvalue i113 %call_ret" [src/top.cpp:48]   --->   Operation 94 'extractvalue' 'baeState_bstate_currIdx' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%baeState_ivlCurrRange_V = extractvalue i113 %call_ret" [src/top.cpp:48]   --->   Operation 95 'extractvalue' 'baeState_ivlCurrRange_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%baeState_ivlOffset_V = extractvalue i113 %call_ret" [src/top.cpp:48]   --->   Operation 96 'extractvalue' 'baeState_ivlOffset_V' <Predicate = true> <Delay = 0.00>

State 14 <SV = 11> <Delay = 7.26>
ST_14 : Operation 97 [2/2] (7.26ns)   --->   "%call_ret8 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V, i32 %baeState_ivlOffset_V, i32 %baeState_bstate_currIdx, i8 %baeState_bstate_n_bits_held, i8 %baeState_bstate_held_aligned_word, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 1, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/top.cpp:59]   --->   Operation 97 'call' 'call_ret8' <Predicate = true> <Delay = 7.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 12> <Delay = 1.58>
ST_15 : Operation 98 [1/2] (1.58ns)   --->   "%call_ret8 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V, i32 %baeState_ivlOffset_V, i32 %baeState_bstate_currIdx, i8 %baeState_bstate_n_bits_held, i8 %baeState_bstate_held_aligned_word, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 1, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/top.cpp:59]   --->   Operation 98 'call' 'call_ret8' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%binVal_1 = extractvalue i113 %call_ret8" [src/top.cpp:59]   --->   Operation 99 'extractvalue' 'binVal_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "%baeState_bstate_held_aligned_word_1 = extractvalue i113 %call_ret8" [src/top.cpp:59]   --->   Operation 100 'extractvalue' 'baeState_bstate_held_aligned_word_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%baeState_bstate_n_bits_held_1 = extractvalue i113 %call_ret8" [src/top.cpp:59]   --->   Operation 101 'extractvalue' 'baeState_bstate_n_bits_held_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%baeState_bstate_currIdx_1 = extractvalue i113 %call_ret8" [src/top.cpp:59]   --->   Operation 102 'extractvalue' 'baeState_bstate_currIdx_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%baeState_ivlCurrRange_V_1 = extractvalue i113 %call_ret8" [src/top.cpp:59]   --->   Operation 103 'extractvalue' 'baeState_ivlCurrRange_V_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%baeState_ivlOffset_V_1 = extractvalue i113 %call_ret8" [src/top.cpp:59]   --->   Operation 104 'extractvalue' 'baeState_ivlOffset_V_1' <Predicate = true> <Delay = 0.00>

State 16 <SV = 13> <Delay = 7.26>
ST_16 : Operation 105 [2/2] (7.26ns)   --->   "%call_ret1 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V_1, i32 %baeState_ivlOffset_V_1, i32 %baeState_bstate_currIdx_1, i8 %baeState_bstate_n_bits_held_1, i8 %baeState_bstate_held_aligned_word_1, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 0, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/top.cpp:71]   --->   Operation 105 'call' 'call_ret1' <Predicate = true> <Delay = 7.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 14> <Delay = 1.58>
ST_17 : Operation 106 [1/2] (1.58ns)   --->   "%call_ret1 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V_1, i32 %baeState_ivlOffset_V_1, i32 %baeState_bstate_currIdx_1, i8 %baeState_bstate_n_bits_held_1, i8 %baeState_bstate_held_aligned_word_1, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 0, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/top.cpp:71]   --->   Operation 106 'call' 'call_ret1' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 107 [1/1] (0.00ns)   --->   "%binVal_2 = extractvalue i113 %call_ret1" [src/top.cpp:71]   --->   Operation 107 'extractvalue' 'binVal_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 108 [1/1] (0.00ns)   --->   "%baeState_bstate_held_aligned_word_2 = extractvalue i113 %call_ret1" [src/top.cpp:71]   --->   Operation 108 'extractvalue' 'baeState_bstate_held_aligned_word_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 109 [1/1] (0.00ns)   --->   "%baeState_bstate_n_bits_held_2 = extractvalue i113 %call_ret1" [src/top.cpp:71]   --->   Operation 109 'extractvalue' 'baeState_bstate_n_bits_held_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 110 [1/1] (0.00ns)   --->   "%baeState_bstate_currIdx_2 = extractvalue i113 %call_ret1" [src/top.cpp:71]   --->   Operation 110 'extractvalue' 'baeState_bstate_currIdx_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "%baeState_ivlCurrRange_V_2 = extractvalue i113 %call_ret1" [src/top.cpp:71]   --->   Operation 111 'extractvalue' 'baeState_ivlCurrRange_V_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "%baeState_ivlOffset_V_2 = extractvalue i113 %call_ret1" [src/top.cpp:71]   --->   Operation 112 'extractvalue' 'baeState_ivlOffset_V_2' <Predicate = true> <Delay = 0.00>

State 18 <SV = 15> <Delay = 7.26>
ST_18 : Operation 113 [2/2] (7.26ns)   --->   "%call_ret2 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V_2, i32 %baeState_ivlOffset_V_2, i32 %baeState_bstate_currIdx_2, i8 %baeState_bstate_n_bits_held_2, i8 %baeState_bstate_held_aligned_word_2, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 0, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/top.cpp:80]   --->   Operation 113 'call' 'call_ret2' <Predicate = true> <Delay = 7.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 16> <Delay = 1.58>
ST_19 : Operation 114 [1/2] (1.58ns)   --->   "%call_ret2 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V_2, i32 %baeState_ivlOffset_V_2, i32 %baeState_bstate_currIdx_2, i8 %baeState_bstate_n_bits_held_2, i8 %baeState_bstate_held_aligned_word_2, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 0, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/top.cpp:80]   --->   Operation 114 'call' 'call_ret2' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 115 [1/1] (0.00ns)   --->   "%binVal_3 = extractvalue i113 %call_ret2" [src/top.cpp:80]   --->   Operation 115 'extractvalue' 'binVal_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "%baeState_bstate_held_aligned_word_3 = extractvalue i113 %call_ret2" [src/top.cpp:80]   --->   Operation 116 'extractvalue' 'baeState_bstate_held_aligned_word_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 117 [1/1] (0.00ns)   --->   "%baeState_bstate_n_bits_held_3 = extractvalue i113 %call_ret2" [src/top.cpp:80]   --->   Operation 117 'extractvalue' 'baeState_bstate_n_bits_held_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "%baeState_bstate_currIdx_3 = extractvalue i113 %call_ret2" [src/top.cpp:80]   --->   Operation 118 'extractvalue' 'baeState_bstate_currIdx_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 119 [1/1] (0.00ns)   --->   "%baeState_ivlCurrRange_V_3 = extractvalue i113 %call_ret2" [src/top.cpp:80]   --->   Operation 119 'extractvalue' 'baeState_ivlCurrRange_V_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 120 [1/1] (0.00ns)   --->   "%baeState_ivlOffset_V_3 = extractvalue i113 %call_ret2" [src/top.cpp:80]   --->   Operation 120 'extractvalue' 'baeState_ivlOffset_V_3' <Predicate = true> <Delay = 0.00>

State 20 <SV = 17> <Delay = 7.26>
ST_20 : Operation 121 [2/2] (7.26ns)   --->   "%call_ret3 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V_3, i32 %baeState_ivlOffset_V_3, i32 %baeState_bstate_currIdx_3, i8 %baeState_bstate_n_bits_held_3, i8 %baeState_bstate_held_aligned_word_3, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 0, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/top.cpp:89]   --->   Operation 121 'call' 'call_ret3' <Predicate = true> <Delay = 7.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 18> <Delay = 1.58>
ST_21 : Operation 122 [1/2] (1.58ns)   --->   "%call_ret3 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V_3, i32 %baeState_ivlOffset_V_3, i32 %baeState_bstate_currIdx_3, i8 %baeState_bstate_n_bits_held_3, i8 %baeState_bstate_held_aligned_word_3, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 0, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/top.cpp:89]   --->   Operation 122 'call' 'call_ret3' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 123 [1/1] (0.00ns)   --->   "%binVal_4 = extractvalue i113 %call_ret3" [src/top.cpp:89]   --->   Operation 123 'extractvalue' 'binVal_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 124 [1/1] (0.00ns)   --->   "%baeState_bstate_held_aligned_word_4 = extractvalue i113 %call_ret3" [src/top.cpp:89]   --->   Operation 124 'extractvalue' 'baeState_bstate_held_aligned_word_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 125 [1/1] (0.00ns)   --->   "%baeState_bstate_n_bits_held_4 = extractvalue i113 %call_ret3" [src/top.cpp:89]   --->   Operation 125 'extractvalue' 'baeState_bstate_n_bits_held_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 126 [1/1] (0.00ns)   --->   "%baeState_bstate_currIdx_4 = extractvalue i113 %call_ret3" [src/top.cpp:89]   --->   Operation 126 'extractvalue' 'baeState_bstate_currIdx_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 127 [1/1] (0.00ns)   --->   "%baeState_ivlCurrRange_V_4 = extractvalue i113 %call_ret3" [src/top.cpp:89]   --->   Operation 127 'extractvalue' 'baeState_ivlCurrRange_V_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 128 [1/1] (0.00ns)   --->   "%baeState_ivlOffset_V_4 = extractvalue i113 %call_ret3" [src/top.cpp:89]   --->   Operation 128 'extractvalue' 'baeState_ivlOffset_V_4' <Predicate = true> <Delay = 0.00>

State 22 <SV = 19> <Delay = 7.26>
ST_22 : Operation 129 [2/2] (7.26ns)   --->   "%call_ret4 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V_4, i32 %baeState_ivlOffset_V_4, i32 %baeState_bstate_currIdx_4, i8 %baeState_bstate_n_bits_held_4, i8 %baeState_bstate_held_aligned_word_4, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 0, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/top.cpp:98]   --->   Operation 129 'call' 'call_ret4' <Predicate = true> <Delay = 7.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 20> <Delay = 1.58>
ST_23 : Operation 130 [1/2] (1.58ns)   --->   "%call_ret4 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V_4, i32 %baeState_ivlOffset_V_4, i32 %baeState_bstate_currIdx_4, i8 %baeState_bstate_n_bits_held_4, i8 %baeState_bstate_held_aligned_word_4, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 0, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/top.cpp:98]   --->   Operation 130 'call' 'call_ret4' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 131 [1/1] (0.00ns)   --->   "%binVal_5 = extractvalue i113 %call_ret4" [src/top.cpp:98]   --->   Operation 131 'extractvalue' 'binVal_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 132 [1/1] (0.00ns)   --->   "%baeState_bstate_held_aligned_word_5 = extractvalue i113 %call_ret4" [src/top.cpp:98]   --->   Operation 132 'extractvalue' 'baeState_bstate_held_aligned_word_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 133 [1/1] (0.00ns)   --->   "%baeState_bstate_n_bits_held_5 = extractvalue i113 %call_ret4" [src/top.cpp:98]   --->   Operation 133 'extractvalue' 'baeState_bstate_n_bits_held_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 134 [1/1] (0.00ns)   --->   "%baeState_bstate_currIdx_5 = extractvalue i113 %call_ret4" [src/top.cpp:98]   --->   Operation 134 'extractvalue' 'baeState_bstate_currIdx_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 135 [1/1] (0.00ns)   --->   "%baeState_ivlCurrRange_V_5 = extractvalue i113 %call_ret4" [src/top.cpp:98]   --->   Operation 135 'extractvalue' 'baeState_ivlCurrRange_V_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 136 [1/1] (0.00ns)   --->   "%baeState_ivlOffset_V_5 = extractvalue i113 %call_ret4" [src/top.cpp:98]   --->   Operation 136 'extractvalue' 'baeState_ivlOffset_V_5' <Predicate = true> <Delay = 0.00>

State 24 <SV = 21> <Delay = 7.26>
ST_24 : Operation 137 [2/2] (7.26ns)   --->   "%call_ret5 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V_5, i32 %baeState_ivlOffset_V_5, i32 %baeState_bstate_currIdx_5, i8 %baeState_bstate_n_bits_held_5, i8 %baeState_bstate_held_aligned_word_5, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 0, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/top.cpp:107]   --->   Operation 137 'call' 'call_ret5' <Predicate = true> <Delay = 7.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 22> <Delay = 5.06>
ST_25 : Operation 138 [1/2] (1.58ns)   --->   "%call_ret5 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V_5, i32 %baeState_ivlOffset_V_5, i32 %baeState_bstate_currIdx_5, i8 %baeState_bstate_n_bits_held_5, i8 %baeState_bstate_held_aligned_word_5, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 0, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/top.cpp:107]   --->   Operation 138 'call' 'call_ret5' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 139 [1/1] (0.00ns)   --->   "%binVal_6 = extractvalue i113 %call_ret5" [src/top.cpp:107]   --->   Operation 139 'extractvalue' 'binVal_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "%outVal = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i1.i1.i1.i1.i1.i1, i1 %binVal, i1 %binVal_1, i1 %binVal_2, i1 %binVal_3, i1 %binVal_4, i1 %binVal_5, i1 %binVal_6" [src/top.cpp:115]   --->   Operation 140 'bitconcatenate' 'outVal' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i7 %outVal" [src/top.cpp:115]   --->   Operation 141 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 142 [1/1] (3.47ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %bitOut, i32 %zext_ln115" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 142 'write' 'write_ln173' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = -1> <FIFO>

State 26 <SV = 23> <Delay = 7.30>
ST_26 : Operation 143 [2/2] (7.30ns)   --->   "%call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_13_1, i8 %ctx, i64 %globalCtx_read, i10 %ctxWritten, i8 %ctxTables, i10 %ctxWritten"   --->   Operation 143 'call' 'call_ln0' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 24> <Delay = 0.00>
ST_27 : Operation 144 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_13_1, i8 %ctx, i64 %globalCtx_read, i10 %ctxWritten, i8 %ctxTables, i10 %ctxWritten"   --->   Operation 144 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 145 [1/1] (0.00ns)   --->   "%ret_ln121 = ret" [src/top.cpp:121]   --->   Operation 145 'ret' 'ret_ln121' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.42ns
The critical path consists of the following:
	wire read operation ('initd_read') on port 'initd' [12]  (0 ns)
	'icmp' operation ('icmp_ln69', src/initializer.cpp:69) [47]  (2.47 ns)
	'select' operation ('initType', src/initializer.cpp:69) [48]  (0 ns)
	'select' operation ('initType', src/initializer.cpp:69) [50]  (0.993 ns)
	'icmp' operation ('icmp_ln79', src/initializer.cpp:79) [51]  (0.959 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'cabac_top_Pipeline_VITIS_LOOP_29_1' [40]  (7.3 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ctxWritten') [63]  (1.59 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ctxWritten') [63]  (1.59 ns)

 <State 7>: 3.36ns
The critical path consists of the following:
	'phi' operation ('ctxWritten') [63]  (0 ns)
	'call' operation ('call_ln0') to 'cabac_top_Pipeline_VITIS_LOOP_7_1' [65]  (3.36 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 3.48ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'cabac_top_Pipeline_VITIS_LOOP_40_11' [68]  (3.48 ns)

 <State 12>: 7.27ns
The critical path consists of the following:
	'load' operation ('tempBst_3_025_loc_load') on local variable 'tempBst_3_025_loc' [69]  (0 ns)
	'call' operation ('call_ret', src/top.cpp:48) to 'decode_decision' [72]  (7.27 ns)

 <State 13>: 1.59ns
The critical path consists of the following:
	'call' operation ('call_ret', src/top.cpp:48) to 'decode_decision' [72]  (1.59 ns)

 <State 14>: 7.27ns
The critical path consists of the following:
	'call' operation ('call_ret8', src/top.cpp:59) to 'decode_decision' [79]  (7.27 ns)

 <State 15>: 1.59ns
The critical path consists of the following:
	'call' operation ('call_ret8', src/top.cpp:59) to 'decode_decision' [79]  (1.59 ns)

 <State 16>: 7.27ns
The critical path consists of the following:
	'call' operation ('call_ret1', src/top.cpp:71) to 'decode_decision' [86]  (7.27 ns)

 <State 17>: 1.59ns
The critical path consists of the following:
	'call' operation ('call_ret1', src/top.cpp:71) to 'decode_decision' [86]  (1.59 ns)

 <State 18>: 7.27ns
The critical path consists of the following:
	'call' operation ('call_ret2', src/top.cpp:80) to 'decode_decision' [93]  (7.27 ns)

 <State 19>: 1.59ns
The critical path consists of the following:
	'call' operation ('call_ret2', src/top.cpp:80) to 'decode_decision' [93]  (1.59 ns)

 <State 20>: 7.27ns
The critical path consists of the following:
	'call' operation ('call_ret3', src/top.cpp:89) to 'decode_decision' [100]  (7.27 ns)

 <State 21>: 1.59ns
The critical path consists of the following:
	'call' operation ('call_ret3', src/top.cpp:89) to 'decode_decision' [100]  (1.59 ns)

 <State 22>: 7.27ns
The critical path consists of the following:
	'call' operation ('call_ret4', src/top.cpp:98) to 'decode_decision' [107]  (7.27 ns)

 <State 23>: 1.59ns
The critical path consists of the following:
	'call' operation ('call_ret4', src/top.cpp:98) to 'decode_decision' [107]  (1.59 ns)

 <State 24>: 7.27ns
The critical path consists of the following:
	'call' operation ('call_ret5', src/top.cpp:107) to 'decode_decision' [114]  (7.27 ns)

 <State 25>: 5.06ns
The critical path consists of the following:
	'call' operation ('call_ret5', src/top.cpp:107) to 'decode_decision' [114]  (1.59 ns)
	fifo write operation ('write_ln173', /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'bitOut' (/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [118]  (3.48 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'cabac_top_Pipeline_VITIS_LOOP_13_1' [119]  (7.3 ns)

 <State 27>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
