<root><simulation><result_generated_time />2023-05-24 01:16:35<layer><layer_spec />{'B': 1, 'K': 32, 'C': 3, 'OY': 112, 'OX': 112, 'IY': 225, 'IX': 225, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />10838016<total_data_size_element />{'W': 864, 'I': 151875, 'O': 401408}<total_data_reuse />{'W': 12544, 'I': 71.36142222222222, 'O': 27}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 16}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [8, 1, 1], 'O': [16, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 16)]], [], []]<I />[[[], [('K', 16)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 16)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 0, 'C': 3, 'OY': 0, 'OX': 0, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('OX', 4), ('FX', 3), ('OX', 28), ('OY', 112)], [('FY', 3), ('K', 2)], []]<I />[[('OX', 4), ('FX', 3)], [('OX', 28), ('OY', 112), ('FY', 3), ('K', 2)], []]<O />[[('OX', 4), ('FX', 3)], [('OX', 28), ('OY', 112), ('FY', 3), ('K', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 12544, 1, 1], 'I': [16.0, 1.49, 2.99, 1.0], 'O': [3.0, 3, 3, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [24, 6912, 6912], 'I': [72, 1215000, 1215000], 'O': [32, 3211264, 3211264], 'O_partial': [32, 3211264, 0], 'O_final': [0, 0, 3211264]}<actual_mem_utilization_individual />{'W': [0.05, 0.0, 0.0], 'I': [0.14, 0.39, 0.0], 'O': [0.06, 0.38, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.77, 0.0], 'I': [0.14, 0.77, 0.0], 'O': [0.06, 0.77, 0.0]}<effective_mem_size_bit />{'W': [24, 2304, 6912], 'I': [72, 1215000, 1215000], 'O': [32, 1605632, 3211264], 'O_partial': [32, 1605632, 0], 'O_final': [0, 0, 3211264]}<total_unit_count />{'W': [128, 128, 1, 1], 'I': [128, 8, 1, 1], 'O': [128, 16, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [8, 8, 1, 1], 'O': [16, 16, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [16.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2709504, 864], [2304, 864], [864, 0]]<I />[[677376, 453599], [1209599, 151875], [151875, 0]]<O />[[(3211264, 3612672), (1204224, 802816)], [(802816, 1204224), (401408, 0)], [(0, 401408), (0, 0)]]<O_partial />[[(3211264, 3612672), (1204224, 802816)], [(802816, 1204224), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (401408, 0)], [(0, 401408), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[338688, 108], [144, 54], [3, 0]]<I />[[84672, 56700], [75600, 9492], [593, 0]]<O />[[(401408, 451584), (150528, 100352)], [(50176, 75264), (25088, 0)], [(0, 1568), (0, 0)]]<O_partial />[([401408, 451584], [150528, 100352]), ([50176, 75264], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [25088, 0]), ([0, 1568], [0, 0])]</mem_access_count_word><mac_count><active />10838016<idle />18063360</mac_count></basic_info><energy><total_energy />24604448.0<mem_energy_breakdown><W />[113.8, 5.0, 4.5]<I />[49.1, 2210.2, 790.1]<O />[386.7, 3729.1, 2088.3]</mem_energy_breakdown><MAC_energy><active_MAC />23691903.0<idle_MAC />903168.0<total />24595071.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.337<utilization_without_data_loading />0.375<utilization_spatial />0.375<utilization_temporal_with_data_loading />0.8987<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />251254<latency_cycle_without_data_loading />225792<ideal_computing_cycle />225792<data_loading><load_cycle_total />25462<load_cycle_individual />{'W': [24, 144, 0], 'I': [5, 25313, 0]}<load_cycle_combined />{'W': 144, 'I': 25313}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-225791], [-188160, -188040], [-225792, -225792]], 'I': [[-225791], [-206965, -150520], [-225792, -225792]], 'O': [[-225792], [-225792, -150528], [-200704, -224224]]}<mem_stall_cycle_shared />{'W': [[-225791], [-188160, 0], [0, 0]], 'I': [[-225791], [-206965, 0], [0, 0]], 'O': [[-225792], [-225792, -150528], [-200704, -224224]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 6912, 6912], 'I': [72, 1215000, 1215000], 'O': [32, 3211264, 3211264], 'O_partial': [32, 3211264, 0], 'O_final': [0, 0, 3211264]}<data_size_each_level_total />{'W': [3072, 6912, 6912], 'I': [576, 1215000, 1215000], 'O': [512, 3211264, 3211264]}<loop_cycles_each_level />{'W': [37632, 225792, 225792], 'I': [12, 225792, 225792], 'O': [12, 225792, 225792]}<top_ir_loop_size />{'W': [3136, 1, 1], 'I': [3, 6, 1], 'O': [3, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [0.1, 0.1], [0.1, 0.1]], 'I': [[8.0, 6.0], [48.0, 14.3], [14.3, 14.3]], 'O': [[8.0, 2.7], [42.7, 14.2], [14.2, 14.2]]}<req_inst_mem_bw />{'W': [[8.0, 2.0], [256.0, 0.1], [0.1, 0.1]], 'I': [[8.0, 18.0], [144.0, 86.1], [86.1, 14.3]], 'O': [[8.0, 8.0], [128.0, 14.2], [14.2, 14.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [0.1, 0.1], [0.1, 0]], 'I': [[8.0, 6.0], [48.0, 14.3], [14.3, 0]], 'O': [[8.0, 2.7], [42.7, 14.2], [14.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [105.0, 57.1], [14.4, 14.2]], 'I': [[8.0, 6.0], [105.0, 57.1], [14.4, 14.2]], 'O': [[8.0, 2.7], [105.0, 57.1], [14.4, 14.2]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 225792], [37632, 37632, 6], [225792, 225792, 1]], 'I': [[1, 1, 225792], [12, 12, 18816], [225792, 225792, 1]], 'O': [[1, 1, 225792], [12, 12, 18816], [225792, 225792, 1]]}<trans_time_real />{'W': [[0, 1, 225792], [[0, 37632, 6], [24, 37632, 6]], [[144, 225792, 1], [9, 225792, 1]]], 'I': [[0, 1, 225792], [[1, 12, 18816], [4, 12, 18816]], [[25312, 225792, 1], [1582, 225792, 1]]], 'O': [[0, 1, 225792], [[0, 12, 18816], [4, 12, 18816]], [[25088, 225792, 1], [1568, 225792, 1]]]}<single_stall_cycle />{'W': [[-1], [-37632, -37608], [-225648, -225783]], 'I': [[-1], [-11, -8], [-200480, -224210]], 'O': [[-1], [-12, -8], [-200704, -224224]]}<single_stall_count />{'W': [225791, 5, 0], 'I': [225791, 18815, 0], 'O': [225792, 18816, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [25088, 0]}, 1: {'W': [120, 0], 'I': [75260, 0], 'O': [75264, 25088]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-225792, -225792], [-200704, -225792]], 1: [[-75148, -225792], [-150528, -200704]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.3<mem_area />100.1<mem_area_percentage />99.8 %</area></results><elapsed_time_second />9.427</simulation></root>