// Seed: 2849136476
module module_0 #(
    parameter id_2 = 32'd90
);
  struct packed {logic id_1;} _id_2;
  ;
  wire [id_2 : 1] id_3, id_4, id_5, id_6;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wor id_2;
  output wire id_1;
  wire id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  assign id_2 = 1;
endmodule
module module_2 #(
    parameter id_18 = 32'd8,
    parameter id_22 = 32'd53,
    parameter id_5  = 32'd62,
    parameter id_7  = 32'd3
) (
    output uwire id_0,
    output logic id_1,
    output tri id_2,
    output tri0 id_3,
    output wor id_4,
    input wor _id_5,
    output supply0 id_6,
    input tri1 _id_7,
    input tri0 id_8,
    input wand id_9,
    input wand id_10,
    input tri id_11,
    input tri1 id_12,
    input supply0 id_13,
    output tri1 id_14,
    input wor id_15,
    output wire id_16,
    output logic id_17,
    input uwire _id_18
);
  logic id_20, id_21;
  always
    if (-1) id_1 = -1;
    else id_17 <= -1;
  wire [id_18 : id_7] _id_22;
  module_0 modCall_1 ();
  logic [7:0][1 'b0 : id_22  (  1  )] id_23, id_24, id_25;
  logic [7:0][id_5 : -1] id_26, id_27["" : 1 'b0], id_28;
  assign id_4 = id_12;
  logic id_29, id_30;
  assign id_30 = -1'b0;
  assign id_24[1] = id_27[1];
endmodule
