{"vcs1":{"timestamp_begin":1684265406.375001102, "rt":1.27, "ut":0.37, "st":0.21}}
{"vcselab":{"timestamp_begin":1684265407.732187583, "rt":1.22, "ut":0.45, "st":0.18}}
{"link":{"timestamp_begin":1684265409.019991293, "rt":0.46, "ut":0.22, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684265405.723084911}
{"VCS_COMP_START_TIME": 1684265405.723084911}
{"VCS_COMP_END_TIME": 1684265411.051259045}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330320}}
{"stitch_vcselab": {"peak_mem": 211888}}
