Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 76ca71a385cb4d3e9c993bdf00db7811 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot wTree_tb_behav xil_defaultlib.wTree_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.FullAdder [fulladder_default]
Compiling architecture behavioral of entity xil_defaultlib.WTree [wtree_default]
Compiling architecture behavioral of entity xil_defaultlib.wtree_tb
Built simulation snapshot wTree_tb_behav
